// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/19/2018 09:55:10"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab06 (
	clk_27,
	sw17,
	sw,
	ram_out_exibir,
	out_display_ex,
	opcode_ex,
	ir_ex,
	pc_out_ex,
	hex0,
	hex1,
	hex2,
	hex3);
input 	clk_27;
input 	sw17;
input 	[7:0] sw;
output 	[15:0] ram_out_exibir;
output 	[15:0] out_display_ex;
output 	[3:0] opcode_ex;
output 	[15:0] ir_ex;
output 	[7:0] pc_out_ex;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CONTROLLER00|CLOCKpcIR|Add0~0_combout ;
wire \CONTROLLER00|CLOCKpcIR|Add0~4_combout ;
wire \CONTROLLER00|CLOCKpcIR|Add0~7 ;
wire \CONTROLLER00|CLOCKpcIR|Add0~8_combout ;
wire \HEX000|outt[3]~10_combout ;
wire \HEX000|outt[4]~16_combout ;
wire \HEX000|outt[6]~17_combout ;
wire \HEX000|outt[4]~19_combout ;
wire \HEX000|outt[6]~26_combout ;
wire \HEX000|outt[6]~28_combout ;
wire \HEX000|outt[6]~29_combout ;
wire \HEX000|outt[6]~30_combout ;
wire \HEX000|outt[6]~31_combout ;
wire \HEX000|outt[6]~32_combout ;
wire \HEX000|outt[6]~33_combout ;
wire \HEX000|outt[6]~34_combout ;
wire \HEX000|outt[6]~35_combout ;
wire \HEX000|outt[6]~36_combout ;
wire \HEX000|outt[6]~37_combout ;
wire \HEX000|outt[6]~38_combout ;
wire \HEX000|outt[6]~39_combout ;
wire \HEX000|outt[6]~40_combout ;
wire \HEX000|outt[6]~41_combout ;
wire \HEX000|outt[6]~47_combout ;
wire \HEX000|outt[6]~48_combout ;
wire \HEX000|outt[6]~49_combout ;
wire \HEX000|outt[6]~50_combout ;
wire \HEX000|outt[6]~51_combout ;
wire \HEX000|outt[6]~52_combout ;
wire \HEX000|outt[6]~53_combout ;
wire \HEX000|outt[6]~54_combout ;
wire \HEX000|outt[6]~60_combout ;
wire \HEX001|outt[4]~7_combout ;
wire \HEX001|outt[4]~8_combout ;
wire \HEX001|outt[4]~9_combout ;
wire \HEX001|outt[4]~10_combout ;
wire \HEX001|outt[4]~11_combout ;
wire \HEX001|outt[4]~12_combout ;
wire \HEX001|outt[4]~13_combout ;
wire \HEX001|outt[4]~14_combout ;
wire \HEX001|outt[4]~15_combout ;
wire \HEX001|outt[4]~28_combout ;
wire \HEX001|outt[6]~36_combout ;
wire \HEX001|outt[6]~37_combout ;
wire \HEX001|outt[6]~38_combout ;
wire \HEX001|outt[6]~39_combout ;
wire \HEX001|outt[6]~43_combout ;
wire \HEX001|outt[6]~50_combout ;
wire \HEX001|outt[6]~51_combout ;
wire \HEX001|outt[6]~52_combout ;
wire \HEX001|outt[6]~53_combout ;
wire \HEX001|outt[6]~54_combout ;
wire \HEX001|outt[6]~55_combout ;
wire \HEX001|outt[6]~56_combout ;
wire \HEX001|outt[6]~57_combout ;
wire \HEX002|outt[4]~7_combout ;
wire \HEX002|outt[4]~8_combout ;
wire \HEX002|outt[4]~9_combout ;
wire \HEX002|outt[4]~10_combout ;
wire \HEX002|outt[4]~11_combout ;
wire \HEX002|outt[4]~12_combout ;
wire \HEX002|outt[4]~13_combout ;
wire \HEX002|outt[4]~14_combout ;
wire \HEX002|outt[4]~15_combout ;
wire \HEX002|outt[6]~28_combout ;
wire \HEX002|outt[6]~36_combout ;
wire \HEX002|outt[6]~37_combout ;
wire \HEX002|outt[6]~38_combout ;
wire \HEX002|outt[6]~39_combout ;
wire \HEX002|outt[6]~43_combout ;
wire \HEX002|outt[6]~50_combout ;
wire \HEX002|outt[6]~51_combout ;
wire \HEX002|outt[6]~52_combout ;
wire \HEX002|outt[6]~53_combout ;
wire \HEX002|outt[6]~54_combout ;
wire \HEX002|outt[6]~55_combout ;
wire \HEX002|outt[6]~56_combout ;
wire \HEX002|outt[6]~57_combout ;
wire \HEX003|outt[3]~3_combout ;
wire \HEX003|outt[4]~12_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD15|qS~regout ;
wire \CONTROLLER00|OPCODE02|Equal0~0_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~1_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~2_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~10_combout ;
wire \OPERATOR00|ULA000|SOM0000|H1|s~0_combout ;
wire \OPERATOR00|ULA000|REG0B|FFD1|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD2|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD3|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD4|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD5|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD6|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD7|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD8|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD9|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD10|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD11|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD12|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD13|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD14|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|FFD15|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~0_combout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~1_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~10_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~11_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~12_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~13_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~14_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~15_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~16_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~17_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~18_combout ;
wire \OPERATOR00|ULA000|REG0B|z[1]~19_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~20_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~21_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~22_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~23_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~24_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~25_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~26_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~27_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~28_combout ;
wire \OPERATOR00|ULA000|REG0B|z[2]~29_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~30_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~31_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~32_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~33_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~34_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~35_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~36_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~37_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~38_combout ;
wire \OPERATOR00|ULA000|REG0B|z[3]~39_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~40_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~41_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~42_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~43_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~44_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~45_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~46_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~47_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~48_combout ;
wire \OPERATOR00|ULA000|REG0B|z[4]~49_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~50_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~51_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~52_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~53_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~54_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~55_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~56_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~57_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~58_combout ;
wire \OPERATOR00|ULA000|REG0B|z[5]~59_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~60_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~61_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~62_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~63_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~64_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~65_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~66_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~67_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~68_combout ;
wire \OPERATOR00|ULA000|REG0B|z[6]~69_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~70_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~71_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~72_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~73_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~74_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~75_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~76_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~77_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~78_combout ;
wire \OPERATOR00|ULA000|REG0B|z[7]~79_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~80_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~81_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~82_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~83_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~84_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~85_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~86_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~87_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~88_combout ;
wire \OPERATOR00|ULA000|REG0B|z[8]~89_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~90_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~91_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~92_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~93_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~94_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~95_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~96_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~97_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~98_combout ;
wire \OPERATOR00|ULA000|REG0B|z[9]~99_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~100_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~101_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~102_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~103_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~104_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~105_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~106_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~107_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~108_combout ;
wire \OPERATOR00|ULA000|REG0B|z[10]~109_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~110_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~111_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~112_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~113_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~114_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~115_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~116_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~117_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~118_combout ;
wire \OPERATOR00|ULA000|REG0B|z[11]~119_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~120_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~121_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~122_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~123_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~124_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~125_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~126_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~127_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~128_combout ;
wire \OPERATOR00|ULA000|REG0B|z[12]~129_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~130_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~131_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~132_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~133_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~134_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~135_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~136_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~137_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~138_combout ;
wire \OPERATOR00|ULA000|REG0B|z[13]~139_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~140_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~141_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~142_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~143_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~144_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~145_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~146_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~147_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~148_combout ;
wire \OPERATOR00|ULA000|REG0B|z[14]~149_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~150_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~151_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~152_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~153_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~154_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~155_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~156_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~157_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~158_combout ;
wire \OPERATOR00|ULA000|REG0B|z[15]~159_combout ;
wire \CONTROLLER00|CLOCKpcIR|cnt~1_combout ;
wire \HEX000|outt[4]~72_combout ;
wire \HEX000|outt[6]~73_combout ;
wire \HEX000|outt[6]~74_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3_combout ;
wire \HEX000|outt[4]~79_combout ;
wire \HEX000|outt[4]~80_combout ;
wire \sw17~combout ;
wire \clk_27~combout ;
wire \CONTROLLER00|CLOCKpcIR|cnt~2_combout ;
wire \CONTROLLER00|CLOCKpcIR|Add0~1 ;
wire \CONTROLLER00|CLOCKpcIR|Add0~2_combout ;
wire \CONTROLLER00|CLOCKpcIR|Add0~3 ;
wire \CONTROLLER00|CLOCKpcIR|Add0~5 ;
wire \CONTROLLER00|CLOCKpcIR|Add0~6_combout ;
wire \CONTROLLER00|CLOCKpcIR|Equal0~0_combout ;
wire \CONTROLLER00|CLOCKpcIR|cnt~0_combout ;
wire \CONTROLLER00|CLOCKpcIR|ax~0_combout ;
wire \CONTROLLER00|CLOCKpcIR|ax~regout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ;
wire \CONTROLLER00|PC0|CONT0|somador|H7|cout~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0_combout ;
wire \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD13|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD14|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD15|qS~regout ;
wire \CONTROLLER00|OPCODE01|Equal0~0_combout ;
wire \DIVCLOCK|cnt~0_combout ;
wire \DIVCLOCK|cnt~regout ;
wire \DIVCLOCK|ax~0_combout ;
wire \DIVCLOCK|ax~regout ;
wire \clock~combout ;
wire \~GND~combout ;
wire \CONTROLLER00|IR0|REGir|FFD5|qS~regout ;
wire \CONTROLLER00|RF_Rp_addr[1]~2_combout ;
wire \CONTROLLER00|RF_Rp_rd~combout ;
wire \CONTROLLER00|IR0|REGir|FFD4|qS~regout ;
wire \CONTROLLER00|RF_Rp_addr[0]~1_combout ;
wire \CONTROLLER00|OPCODE00|Equal0~0_combout ;
wire \CONTROLLER00|IR0|REGir|FFD12|qS~regout ;
wire \CONTROLLER00|OPCODE02|Equal0~1_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD0|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD0|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD3|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD10|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD9|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~14_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD0|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD0|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~2_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~13_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD0|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~3_combout ;
wire \CONTROLLER00|IR0|REGir|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~8_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD0|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~4_combout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~5_combout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~6_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~12_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ;
wire \OPERATOR00|BANCOREG0|REG003|FFD0|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~7_combout ;
wire \CONTROLLER00|IR0|REGir|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD0|qS~regout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~8_combout ;
wire \OPERATOR00|ULA000|REG0B|z[0]~9_combout ;
wire \OPERATOR00|ULA000|REG0B|FFD0|qS~regout ;
wire \OPERATOR00|MUXSELECT|out0[0]~0_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~5_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD0|qS~regout ;
wire \CONTROLLER00|IR0|REGir|FFD7|qS~regout ;
wire \CONTROLLER00|RF_Rp_addr[3]~0_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~6_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~7_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3_combout ;
wire \CONTROLLER00|IR0|REGir|FFD6|qS~regout ;
wire \CONTROLLER00|RF_Rp_addr[2]~3_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~9_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~11_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD0|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD1|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~1_cout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~2_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~4_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~4_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13_combout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD1|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD2|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~3 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~5_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~7_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~0_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|Equal15~3_combout ;
wire \OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23_combout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD2|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD3|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~6 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~8_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~10_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33_combout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD3|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD4|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~9 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~11_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~13_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43_combout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD4|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD5|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~12 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~14_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~16_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53_combout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD5|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD6|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~15 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~17_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~19_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63_combout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD6|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD7|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~18 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~20_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~22_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73_combout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD7|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD8|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~21 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~23_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~25_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83_combout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD8|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD9|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~24 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~26_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~28_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93_combout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD9|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD10|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~27 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~29_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~31_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103_combout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD10|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD11|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~30 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~32_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~34_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113_combout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD11|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD12|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~33 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~35_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~37_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123_combout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD12|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD13|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~36 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~38_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~40_combout ;
wire \OPERATOR00|BANCOREG0|REG005|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG001|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133_combout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout ;
wire \OPERATOR00|BANCOREG0|REG013|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD13|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD14|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~39 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~41_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~43_combout ;
wire \OPERATOR00|BANCOREG0|REG010|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG002|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143_combout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout ;
wire \OPERATOR00|BANCOREG0|REG007|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD14|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149_combout ;
wire \OPERATOR00|ULA000|REG0A|FFD15|qS~regout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~42 ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~44_combout ;
wire \OPERATOR00|ULA000|SOM0000|H2|s~46_combout ;
wire \OPERATOR00|BANCOREG0|REG012|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG008|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout ;
wire \OPERATOR00|BANCOREG0|REG014|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153_combout ;
wire \OPERATOR00|BANCOREG0|REG004|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG000|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout ;
wire \OPERATOR00|BANCOREG0|REG006|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout ;
wire \OPERATOR00|BANCOREG0|REG011|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|REG009|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout ;
wire \OPERATOR00|BANCOREG0|REG015|FFD15|qS~regout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158_combout ;
wire \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159_combout ;
wire \BCD4CON|aux_bin~0_combout ;
wire \BCD4CON|aux_bin~2_combout ;
wire \BCD4CON|aux_bin~4_combout ;
wire \BCD4CON|aux_bin~1_combout ;
wire \BCD4CON|aux_bin~5_combout ;
wire \BCD4CON|aux_bin~6_combout ;
wire \BCD4CON|aux_bin~8_combout ;
wire \BCD4CON|aux_bin~10_combout ;
wire \BCD4CON|aux_bin~3_combout ;
wire \BCD4CON|aux_bin~7_combout ;
wire \BCD4CON|aux_bin~11_combout ;
wire \BCD4CON|aux_bin~12_combout ;
wire \BCD4CON|aux_bin~14_combout ;
wire \BCD4CON|aux_bin~16_combout ;
wire \BCD4CON|aux_bin~9_combout ;
wire \BCD4CON|aux_bin~13_combout ;
wire \BCD4CON|aux_bin~17_combout ;
wire \BCD4CON|aux_bin~18_combout ;
wire \BCD4CON|aux_bin~20_combout ;
wire \BCD4CON|aux_bin~22_combout ;
wire \BCD4CON|aux_bin~15_combout ;
wire \BCD4CON|aux_bin~19_combout ;
wire \BCD4CON|aux_bin~23_combout ;
wire \BCD4CON|aux_bin~24_combout ;
wire \BCD4CON|aux_bin~26_combout ;
wire \BCD4CON|aux_bin~28_combout ;
wire \BCD4CON|aux_bin~21_combout ;
wire \BCD4CON|aux_bin~25_combout ;
wire \BCD4CON|aux_bin~29_combout ;
wire \BCD4CON|bcd[2]~0_combout ;
wire \BCD4CON|bcd[1]~1_combout ;
wire \BCD4CON|aux_bin~27_combout ;
wire \BCD4CON|bcd[3]~2_combout ;
wire \HEX000|outt[0]~8_combout ;
wire \HEX000|outt[1]~81_combout ;
wire \HEX000|outt[1]~82_combout ;
wire \HEX000|outt[2]~9_combout ;
wire \HEX000|outt[3]~11_combout ;
wire \HEX000|outt[3]~12_combout ;
wire \HEX000|outt[3]~13_combout ;
wire \HEX000|outt[3]~14_combout ;
wire \HEX000|outt[4]~15_combout ;
wire \HEX000|outt[4]~77_combout ;
wire \HEX000|outt[4]~78_combout ;
wire \HEX000|outt[4]~18_combout ;
wire \HEX000|outt[4]~20_combout ;
wire \HEX000|outt[4]~21_combout ;
wire \HEX000|outt[4]~22_combout ;
wire \HEX000|outt[4]~23_combout ;
wire \HEX000|outt[4]~24_combout ;
wire \HEX000|outt[4]~25_combout ;
wire \HEX000|outt[6]~42_combout ;
wire \HEX000|outt[6]~43_combout ;
wire \HEX000|outt[6]~44_combout ;
wire \HEX000|outt[4]~45_combout ;
wire \HEX000|outt[5]~46_combout ;
wire \HEX000|outt[6]~55_combout ;
wire \HEX000|outt[6]~27_combout ;
wire \HEX000|outt[6]~56_combout ;
wire \HEX000|outt[6]~57_combout ;
wire \HEX000|outt[6]~58_combout ;
wire \HEX000|outt[6]~59_combout ;
wire \HEX000|outt[6]~61_combout ;
wire \HEX000|outt[6]~75_combout ;
wire \HEX000|outt[6]~62_combout ;
wire \HEX000|outt[6]~63_combout ;
wire \HEX000|outt[6]~64_combout ;
wire \HEX000|outt[6]~76_combout ;
wire \HEX000|outt[6]~65_combout ;
wire \HEX000|outt[6]~66_combout ;
wire \HEX000|outt[6]~67_combout ;
wire \HEX000|outt[6]~68_combout ;
wire \HEX000|outt[6]~69_combout ;
wire \HEX000|outt[6]~70_combout ;
wire \HEX000|outt[6]~71_combout ;
wire \BCD4CON|aux_bin~32_combout ;
wire \BCD4CON|aux_bin~30_combout ;
wire \BCD4CON|aux_bin~31_combout ;
wire \BCD4CON|aux_bin~34_combout ;
wire \BCD4CON|aux_bin~35_combout ;
wire \BCD4CON|aux_bin~36_combout ;
wire \BCD4CON|aux_bin~37_combout ;
wire \BCD4CON|aux_bin~40_combout ;
wire \BCD4CON|aux_bin~33_combout ;
wire \BCD4CON|aux_bin~39_combout ;
wire \BCD4CON|aux_bin~42_combout ;
wire \BCD4CON|aux_bin~38_combout ;
wire \BCD4CON|aux_bin~43_combout ;
wire \BCD4CON|aux_bin~44_combout ;
wire \BCD4CON|aux_bin~45_combout ;
wire \BCD4CON|aux_bin~48_combout ;
wire \BCD4CON|aux_bin~41_combout ;
wire \BCD4CON|aux_bin~47_combout ;
wire \BCD4CON|aux_bin~50_combout ;
wire \BCD4CON|aux_bin~46_combout ;
wire \BCD4CON|aux_bin~51_combout ;
wire \BCD4CON|aux_bin~52_combout ;
wire \BCD4CON|aux_bin~53_combout ;
wire \BCD4CON|aux_bin~56_combout ;
wire \BCD4CON|aux_bin~49_combout ;
wire \BCD4CON|aux_bin~55_combout ;
wire \BCD4CON|aux_bin~58_combout ;
wire \BCD4CON|aux_bin~54_combout ;
wire \BCD4CON|aux_bin~59_combout ;
wire \BCD4CON|aux_bin~60_combout ;
wire \BCD4CON|bcd[5]~3_combout ;
wire \BCD4CON|bcd[4]~4_combout ;
wire \BCD4CON|aux_bin~57_combout ;
wire \BCD4CON|bcd[6]~5_combout ;
wire \BCD4CON|bcd[7]~6_combout ;
wire \HEX001|outt[0]~0_combout ;
wire \HEX001|outt[1]~71_combout ;
wire \HEX001|outt[1]~72_combout ;
wire \HEX001|outt[2]~1_combout ;
wire \HEX001|outt[3]~3_combout ;
wire \HEX001|outt[3]~2_combout ;
wire \HEX001|outt[3]~4_combout ;
wire \HEX001|outt[3]~5_combout ;
wire \HEX001|outt[4]~6_combout ;
wire \HEX001|outt[4]~16_combout ;
wire \HEX001|outt[4]~17_combout ;
wire \HEX001|outt[4]~18_combout ;
wire \HEX001|outt[4]~19_combout ;
wire \HEX001|outt[4]~20_combout ;
wire \HEX001|outt[4]~21_combout ;
wire \HEX001|outt[4]~22_combout ;
wire \HEX001|outt[4]~29_combout ;
wire \HEX001|outt[4]~30_combout ;
wire \HEX001|outt[6]~31_combout ;
wire \HEX001|outt[4]~32_combout ;
wire \HEX001|outt[4]~23_combout ;
wire \HEX001|outt[4]~24_combout ;
wire \HEX001|outt[4]~25_combout ;
wire \HEX001|outt[4]~26_combout ;
wire \HEX001|outt[4]~27_combout ;
wire \HEX001|outt[4]~67_combout ;
wire \HEX001|outt[4]~69_combout ;
wire \HEX001|outt[4]~33_combout ;
wire \HEX001|outt[4]~70_combout ;
wire \HEX001|outt[4]~68_combout ;
wire \HEX001|outt[4]~34_combout ;
wire \HEX001|outt[5]~35_combout ;
wire \HEX001|outt[4]~40_combout ;
wire \HEX001|outt[6]~41_combout ;
wire \HEX001|outt[6]~65_combout ;
wire \HEX001|outt[6]~66_combout ;
wire \HEX001|outt[6]~42_combout ;
wire \HEX001|outt[6]~44_combout ;
wire \HEX001|outt[6]~45_combout ;
wire \HEX001|outt[6]~46_combout ;
wire \HEX001|outt[6]~47_combout ;
wire \HEX001|outt[6]~48_combout ;
wire \HEX001|outt[6]~49_combout ;
wire \HEX001|outt[6]~58_combout ;
wire \HEX001|outt[6]~59_combout ;
wire \HEX001|outt[6]~60_combout ;
wire \HEX001|outt[6]~61_combout ;
wire \HEX001|outt[6]~62_combout ;
wire \HEX001|outt[6]~63_combout ;
wire \HEX001|outt[6]~64_combout ;
wire \BCD4CON|aux_bin~62_combout ;
wire \BCD4CON|aux_bin~63_combout ;
wire \BCD4CON|aux_bin~64_combout ;
wire \BCD4CON|aux_bin~65_combout ;
wire \BCD4CON|aux_bin~68_combout ;
wire \BCD4CON|aux_bin~67_combout ;
wire \BCD4CON|aux_bin~70_combout ;
wire \BCD4CON|aux_bin~61_combout ;
wire \BCD4CON|aux_bin~66_combout ;
wire \BCD4CON|aux_bin~71_combout ;
wire \BCD4CON|aux_bin~72_combout ;
wire \BCD4CON|aux_bin~73_combout ;
wire \BCD4CON|aux_bin~76_combout ;
wire \BCD4CON|aux_bin~69_combout ;
wire \BCD4CON|aux_bin~75_combout ;
wire \BCD4CON|aux_bin~78_combout ;
wire \BCD4CON|aux_bin~74_combout ;
wire \BCD4CON|aux_bin~79_combout ;
wire \BCD4CON|aux_bin~80_combout ;
wire \BCD4CON|bcd[9]~7_combout ;
wire \BCD4CON|bcd[8]~8_combout ;
wire \BCD4CON|aux_bin~77_combout ;
wire \BCD4CON|bcd[10]~9_combout ;
wire \BCD4CON|bcd[11]~10_combout ;
wire \HEX002|outt[0]~0_combout ;
wire \HEX002|outt[1]~71_combout ;
wire \HEX002|outt[1]~72_combout ;
wire \HEX002|outt[2]~1_combout ;
wire \HEX002|outt[3]~3_combout ;
wire \HEX002|outt[3]~2_combout ;
wire \HEX002|outt[3]~4_combout ;
wire \HEX002|outt[3]~5_combout ;
wire \HEX002|outt[4]~6_combout ;
wire \HEX002|outt[4]~16_combout ;
wire \HEX002|outt[4]~17_combout ;
wire \HEX002|outt[4]~18_combout ;
wire \HEX002|outt[4]~19_combout ;
wire \HEX002|outt[4]~20_combout ;
wire \HEX002|outt[4]~21_combout ;
wire \HEX002|outt[6]~22_combout ;
wire \HEX002|outt[6]~29_combout ;
wire \HEX002|outt[6]~30_combout ;
wire \HEX002|outt[6]~31_combout ;
wire \HEX002|outt[6]~32_combout ;
wire \HEX002|outt[6]~23_combout ;
wire \HEX002|outt[6]~24_combout ;
wire \HEX002|outt[6]~25_combout ;
wire \HEX002|outt[6]~26_combout ;
wire \HEX002|outt[6]~27_combout ;
wire \HEX002|outt[6]~67_combout ;
wire \HEX002|outt[6]~69_combout ;
wire \HEX002|outt[6]~33_combout ;
wire \HEX002|outt[6]~70_combout ;
wire \HEX002|outt[6]~68_combout ;
wire \HEX002|outt[4]~34_combout ;
wire \HEX002|outt[5]~35_combout ;
wire \HEX002|outt[4]~40_combout ;
wire \HEX002|outt[6]~41_combout ;
wire \HEX002|outt[6]~65_combout ;
wire \HEX002|outt[6]~66_combout ;
wire \HEX002|outt[6]~42_combout ;
wire \HEX002|outt[6]~44_combout ;
wire \HEX002|outt[6]~45_combout ;
wire \HEX002|outt[6]~46_combout ;
wire \HEX002|outt[6]~47_combout ;
wire \HEX002|outt[6]~48_combout ;
wire \HEX002|outt[6]~49_combout ;
wire \HEX002|outt[6]~58_combout ;
wire \HEX002|outt[6]~59_combout ;
wire \HEX002|outt[6]~60_combout ;
wire \HEX002|outt[6]~61_combout ;
wire \HEX002|outt[6]~62_combout ;
wire \HEX002|outt[6]~63_combout ;
wire \HEX002|outt[6]~64_combout ;
wire \BCD4CON|LessThan10~0_combout ;
wire \BCD4CON|aux_bin~82_combout ;
wire \BCD4CON|aux_bin~83_combout ;
wire \BCD4CON|aux_bin~84_combout ;
wire \BCD4CON|aux_bin~85_combout ;
wire \BCD4CON|aux_bin~81_combout ;
wire \BCD4CON|aux_bin~86_combout ;
wire \BCD4CON|bcd[13]~11_combout ;
wire \HEX003|outt[4]~0_combout ;
wire \BCD4CON|bcd[15]~12_combout ;
wire \BCD4CON|bcd[12]~13_combout ;
wire \BCD4CON|bcd[14]~14_combout ;
wire \HEX003|outt[0]~1_combout ;
wire \HEX003|outt[1]~22_combout ;
wire \HEX003|outt[1]~23_combout ;
wire \HEX003|outt[2]~2_combout ;
wire \HEX003|outt[3]~4_combout ;
wire \HEX003|outt[3]~5_combout ;
wire \HEX003|outt[3]~6_combout ;
wire \HEX003|outt[3]~7_combout ;
wire \HEX003|outt[4]~8_combout ;
wire \HEX003|outt[4]~9_combout ;
wire \HEX003|outt[4]~10_combout ;
wire \HEX003|outt[4]~11_combout ;
wire \HEX003|outt[4]~13_combout ;
wire \HEX003|outt[4]~14_combout ;
wire \HEX003|outt[4]~15_combout ;
wire \HEX003|outt[4]~16_combout ;
wire \HEX003|outt[5]~17_combout ;
wire \HEX003|outt[6]~18_combout ;
wire \HEX003|outt[6]~19_combout ;
wire \HEX003|outt[6]~20_combout ;
wire \HEX003|outt[6]~21_combout ;
wire [15:0] \INSTRUCAO|altsyncram_component|auto_generated|q_a ;
wire [3:0] \CONTROLLER00|RF_Rp_addr ;
wire [4:0] \CONTROLLER00|CLOCKpcIR|cnt ;
wire [15:0] \DADOS|altsyncram_component|auto_generated|q_b ;
wire [15:0] \DADOS|altsyncram_component|auto_generated|q_a ;
wire [7:0] \sw~combout ;

wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \DADOS|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;

assign \DADOS|altsyncram_component|auto_generated|q_a [0] = \DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [0] = \DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [1] = \DADOS|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [1] = \DADOS|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [2] = \DADOS|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [2] = \DADOS|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [3] = \DADOS|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [3] = \DADOS|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [4] = \DADOS|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [4] = \DADOS|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [5] = \DADOS|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [5] = \DADOS|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [6] = \DADOS|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [6] = \DADOS|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [7] = \DADOS|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [7] = \DADOS|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [8] = \DADOS|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [8] = \DADOS|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [9] = \DADOS|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [9] = \DADOS|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [10] = \DADOS|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [10] = \DADOS|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [11] = \DADOS|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [11] = \DADOS|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [12] = \DADOS|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [12] = \DADOS|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [13] = \DADOS|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [13] = \DADOS|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [14] = \DADOS|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [14] = \DADOS|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_a [15] = \DADOS|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \DADOS|altsyncram_component|auto_generated|q_b [15] = \DADOS|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [12] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [13] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [14] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [15] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [0] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [1] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [2] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [3] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [4] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [5] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [6] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [7] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [8] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [9] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [10] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \INSTRUCAO|altsyncram_component|auto_generated|q_a [11] = \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|Add0~0 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|Add0~0_combout  = \CONTROLLER00|CLOCKpcIR|cnt [0] $ (VCC)
// \CONTROLLER00|CLOCKpcIR|Add0~1  = CARRY(\CONTROLLER00|CLOCKpcIR|cnt [0])

	.dataa(\CONTROLLER00|CLOCKpcIR|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CONTROLLER00|CLOCKpcIR|Add0~0_combout ),
	.cout(\CONTROLLER00|CLOCKpcIR|Add0~1 ));
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|Add0~0 .lut_mask = 16'h55AA;
defparam \CONTROLLER00|CLOCKpcIR|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|Add0~4 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|Add0~4_combout  = (\CONTROLLER00|CLOCKpcIR|cnt [2] & (\CONTROLLER00|CLOCKpcIR|Add0~3  $ (GND))) # (!\CONTROLLER00|CLOCKpcIR|cnt [2] & (!\CONTROLLER00|CLOCKpcIR|Add0~3  & VCC))
// \CONTROLLER00|CLOCKpcIR|Add0~5  = CARRY((\CONTROLLER00|CLOCKpcIR|cnt [2] & !\CONTROLLER00|CLOCKpcIR|Add0~3 ))

	.dataa(\CONTROLLER00|CLOCKpcIR|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CONTROLLER00|CLOCKpcIR|Add0~3 ),
	.combout(\CONTROLLER00|CLOCKpcIR|Add0~4_combout ),
	.cout(\CONTROLLER00|CLOCKpcIR|Add0~5 ));
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|Add0~4 .lut_mask = 16'hA50A;
defparam \CONTROLLER00|CLOCKpcIR|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|Add0~6 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|Add0~6_combout  = (\CONTROLLER00|CLOCKpcIR|cnt [3] & (!\CONTROLLER00|CLOCKpcIR|Add0~5 )) # (!\CONTROLLER00|CLOCKpcIR|cnt [3] & ((\CONTROLLER00|CLOCKpcIR|Add0~5 ) # (GND)))
// \CONTROLLER00|CLOCKpcIR|Add0~7  = CARRY((!\CONTROLLER00|CLOCKpcIR|Add0~5 ) # (!\CONTROLLER00|CLOCKpcIR|cnt [3]))

	.dataa(\CONTROLLER00|CLOCKpcIR|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CONTROLLER00|CLOCKpcIR|Add0~5 ),
	.combout(\CONTROLLER00|CLOCKpcIR|Add0~6_combout ),
	.cout(\CONTROLLER00|CLOCKpcIR|Add0~7 ));
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|Add0~6 .lut_mask = 16'h5A5F;
defparam \CONTROLLER00|CLOCKpcIR|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|Add0~8 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|Add0~8_combout  = \CONTROLLER00|CLOCKpcIR|cnt [4] $ (!\CONTROLLER00|CLOCKpcIR|Add0~7 )

	.dataa(\CONTROLLER00|CLOCKpcIR|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CONTROLLER00|CLOCKpcIR|Add0~7 ),
	.combout(\CONTROLLER00|CLOCKpcIR|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|Add0~8 .lut_mask = 16'hA5A5;
defparam \CONTROLLER00|CLOCKpcIR|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[3]~10 (
// Equation(s):
// \HEX000|outt[3]~10_combout  = (\BCD4CON|aux_bin~27_combout  & ((\BCD4CON|aux_bin~29_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [1])) # (!\BCD4CON|aux_bin~29_combout  & ((!\BCD4CON|aux_bin~28_combout ))))) # (!\BCD4CON|aux_bin~27_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [1] & (!\BCD4CON|aux_bin~29_combout  & \BCD4CON|aux_bin~28_combout )))

	.dataa(\BCD4CON|aux_bin~27_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~29_combout ),
	.datad(\BCD4CON|aux_bin~28_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[3]~10 .lut_mask = 16'h818A;
defparam \HEX000|outt[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~16 (
// Equation(s):
// \HEX000|outt[4]~16_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2] & !\BCD4CON|aux_bin~19_combout )

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~19_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~16 .lut_mask = 16'h00AA;
defparam \HEX000|outt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~17 (
// Equation(s):
// \HEX000|outt[6]~17_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & !\DADOS|altsyncram_component|auto_generated|q_a [3])

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~17 .lut_mask = 16'h00AA;
defparam \HEX000|outt[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~19 (
// Equation(s):
// \HEX000|outt[4]~19_combout  = \DADOS|altsyncram_component|auto_generated|q_a [1] $ (\DADOS|altsyncram_component|auto_generated|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~19 .lut_mask = 16'h0FF0;
defparam \HEX000|outt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~26 (
// Equation(s):
// \HEX000|outt[6]~26_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & (\DADOS|altsyncram_component|auto_generated|q_a [2] & !\DADOS|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~26 .lut_mask = 16'h0088;
defparam \HEX000|outt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~28 (
// Equation(s):
// \HEX000|outt[6]~28_combout  = (\BCD4CON|aux_bin~18_combout  & ((\BCD4CON|aux_bin~20_combout  & ((!\HEX000|outt[6]~27_combout ))) # (!\BCD4CON|aux_bin~20_combout  & (\HEX000|outt[6]~26_combout ))))

	.dataa(\BCD4CON|aux_bin~18_combout ),
	.datab(\HEX000|outt[6]~26_combout ),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\HEX000|outt[6]~27_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~28 .lut_mask = 16'h08A8;
defparam \HEX000|outt[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~29 (
// Equation(s):
// \HEX000|outt[6]~29_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2] & (\BCD4CON|aux_bin~20_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [3] $ (!\DADOS|altsyncram_component|auto_generated|q_a [1])))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (!\BCD4CON|aux_bin~20_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [3] & !\DADOS|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~29 .lut_mask = 16'h8018;
defparam \HEX000|outt[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~30 (
// Equation(s):
// \HEX000|outt[6]~30_combout  = (!\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\HEX000|outt[6]~28_combout ) # ((\HEX000|outt[6]~29_combout  & !\BCD4CON|aux_bin~18_combout ))))

	.dataa(\HEX000|outt[6]~28_combout ),
	.datab(\HEX000|outt[6]~29_combout ),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~30 .lut_mask = 16'h00AE;
defparam \HEX000|outt[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~31 (
// Equation(s):
// \HEX000|outt[6]~31_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1]) # ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # (!\DADOS|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~31 .lut_mask = 16'hEEFF;
defparam \HEX000|outt[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~32 (
// Equation(s):
// \HEX000|outt[6]~32_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2]) # (\DADOS|altsyncram_component|auto_generated|q_a [1] $ (\DADOS|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~32 .lut_mask = 16'hAFFA;
defparam \HEX000|outt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~33 (
// Equation(s):
// \HEX000|outt[6]~33_combout  = (\BCD4CON|aux_bin~20_combout  & (((\BCD4CON|aux_bin~18_combout )))) # (!\BCD4CON|aux_bin~20_combout  & ((\BCD4CON|aux_bin~18_combout  & (!\HEX000|outt[6]~32_combout )) # (!\BCD4CON|aux_bin~18_combout  & 
// ((!\HEX000|outt[6]~27_combout )))))

	.dataa(\BCD4CON|aux_bin~20_combout ),
	.datab(\HEX000|outt[6]~32_combout ),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\HEX000|outt[6]~27_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~33 .lut_mask = 16'hB0B5;
defparam \HEX000|outt[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~34 (
// Equation(s):
// \HEX000|outt[6]~34_combout  = (\BCD4CON|aux_bin~20_combout  & ((\HEX000|outt[6]~33_combout  & ((\HEX000|outt[6]~26_combout ))) # (!\HEX000|outt[6]~33_combout  & (!\HEX000|outt[6]~31_combout )))) # (!\BCD4CON|aux_bin~20_combout  & 
// (((\HEX000|outt[6]~33_combout ))))

	.dataa(\HEX000|outt[6]~31_combout ),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\HEX000|outt[6]~33_combout ),
	.datad(\HEX000|outt[6]~26_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~34 .lut_mask = 16'hF434;
defparam \HEX000|outt[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~35 (
// Equation(s):
// \HEX000|outt[6]~35_combout  = (!\BCD4CON|aux_bin~19_combout  & ((\HEX000|outt[6]~30_combout ) # ((\DADOS|altsyncram_component|auto_generated|q_a [4] & \HEX000|outt[6]~34_combout ))))

	.dataa(\HEX000|outt[6]~30_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datac(\HEX000|outt[6]~34_combout ),
	.datad(\BCD4CON|aux_bin~19_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~35 .lut_mask = 16'h00EA;
defparam \HEX000|outt[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~36 (
// Equation(s):
// \HEX000|outt[6]~36_combout  = (\BCD4CON|aux_bin~20_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # (!\DADOS|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\BCD4CON|aux_bin~20_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1] $ (\DADOS|altsyncram_component|auto_generated|q_a [3])) # (!\DADOS|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\BCD4CON|aux_bin~20_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~36 .lut_mask = 16'hBDEF;
defparam \HEX000|outt[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~37 (
// Equation(s):
// \HEX000|outt[6]~37_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2] & (!\DADOS|altsyncram_component|auto_generated|q_a [1] & (\BCD4CON|aux_bin~20_combout  $ (!\DADOS|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (!\DADOS|altsyncram_component|auto_generated|q_a [3] & ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # (!\BCD4CON|aux_bin~20_combout ))))

	.dataa(\BCD4CON|aux_bin~20_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~37 .lut_mask = 16'h0385;
defparam \HEX000|outt[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~38 (
// Equation(s):
// \HEX000|outt[6]~38_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [4] & (((\BCD4CON|aux_bin~18_combout )))) # (!\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\BCD4CON|aux_bin~18_combout  & (\HEX000|outt[6]~37_combout )) # 
// (!\BCD4CON|aux_bin~18_combout  & ((!\HEX000|outt[6]~32_combout )))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datab(\HEX000|outt[6]~37_combout ),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\HEX000|outt[6]~32_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~38 .lut_mask = 16'hE0E5;
defparam \HEX000|outt[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~39 (
// Equation(s):
// \HEX000|outt[6]~39_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [3]) # ((\DADOS|altsyncram_component|auto_generated|q_a [1] $ (\BCD4CON|aux_bin~20_combout )) # (!\DADOS|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~39 .lut_mask = 16'hBEFF;
defparam \HEX000|outt[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~40 (
// Equation(s):
// \HEX000|outt[6]~40_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\HEX000|outt[6]~38_combout  & ((!\HEX000|outt[6]~39_combout ))) # (!\HEX000|outt[6]~38_combout  & (!\HEX000|outt[6]~36_combout )))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [4] & (((\HEX000|outt[6]~38_combout ))))

	.dataa(\HEX000|outt[6]~36_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datac(\HEX000|outt[6]~38_combout ),
	.datad(\HEX000|outt[6]~39_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~40 .lut_mask = 16'h34F4;
defparam \HEX000|outt[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~41 (
// Equation(s):
// \HEX000|outt[6]~41_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [0] & ((\HEX000|outt[6]~35_combout ) # ((\BCD4CON|aux_bin~19_combout  & \HEX000|outt[6]~40_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datab(\HEX000|outt[6]~35_combout ),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\HEX000|outt[6]~40_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~41 .lut_mask = 16'hA888;
defparam \HEX000|outt[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~47 (
// Equation(s):
// \HEX000|outt[6]~47_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2] & (\HEX000|outt[6]~17_combout  & ((!\BCD4CON|aux_bin~20_combout )))) # (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (((!\HEX000|outt[4]~19_combout  & 
// \BCD4CON|aux_bin~20_combout ))))

	.dataa(\HEX000|outt[6]~17_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\HEX000|outt[4]~19_combout ),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~47 .lut_mask = 16'h0388;
defparam \HEX000|outt[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~48 (
// Equation(s):
// \HEX000|outt[6]~48_combout  = (\BCD4CON|aux_bin~20_combout  & (\HEX000|outt[6]~31_combout )) # (!\BCD4CON|aux_bin~20_combout  & ((\HEX000|outt[6]~27_combout )))

	.dataa(\HEX000|outt[6]~31_combout ),
	.datab(\HEX000|outt[6]~27_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~48 .lut_mask = 16'hAACC;
defparam \HEX000|outt[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~49 (
// Equation(s):
// \HEX000|outt[6]~49_combout  = (\BCD4CON|aux_bin~19_combout  & (((\BCD4CON|aux_bin~18_combout )))) # (!\BCD4CON|aux_bin~19_combout  & ((\BCD4CON|aux_bin~18_combout  & (!\HEX000|outt[6]~48_combout )) # (!\BCD4CON|aux_bin~18_combout  & 
// ((!\HEX000|outt[6]~73_combout )))))

	.dataa(\BCD4CON|aux_bin~19_combout ),
	.datab(\HEX000|outt[6]~48_combout ),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\HEX000|outt[6]~73_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~49 .lut_mask = 16'hB0B5;
defparam \HEX000|outt[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~50 (
// Equation(s):
// \HEX000|outt[6]~50_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & (((\BCD4CON|aux_bin~20_combout ) # (\DADOS|altsyncram_component|auto_generated|q_a [3])) # (!\DADOS|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [1] & ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # ((!\DADOS|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~50 .lut_mask = 16'hEEF7;
defparam \HEX000|outt[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~51 (
// Equation(s):
// \HEX000|outt[6]~51_combout  = (\BCD4CON|aux_bin~19_combout  & ((\HEX000|outt[6]~49_combout  & ((!\HEX000|outt[6]~50_combout ))) # (!\HEX000|outt[6]~49_combout  & (\HEX000|outt[6]~47_combout )))) # (!\BCD4CON|aux_bin~19_combout  & 
// (((\HEX000|outt[6]~49_combout ))))

	.dataa(\HEX000|outt[6]~47_combout ),
	.datab(\BCD4CON|aux_bin~19_combout ),
	.datac(\HEX000|outt[6]~49_combout ),
	.datad(\HEX000|outt[6]~50_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~51 .lut_mask = 16'h38F8;
defparam \HEX000|outt[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~52 (
// Equation(s):
// \HEX000|outt[6]~52_combout  = (\BCD4CON|aux_bin~18_combout  & (\BCD4CON|aux_bin~19_combout )) # (!\BCD4CON|aux_bin~18_combout  & (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (\BCD4CON|aux_bin~19_combout  $ 
// (!\DADOS|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\BCD4CON|aux_bin~19_combout ),
	.datab(\BCD4CON|aux_bin~18_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~52 .lut_mask = 16'h88A9;
defparam \HEX000|outt[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~53 (
// Equation(s):
// \HEX000|outt[6]~53_combout  = (\BCD4CON|aux_bin~19_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [2] & ((!\DADOS|altsyncram_component|auto_generated|q_a [1])))) # (!\BCD4CON|aux_bin~19_combout  & ((\BCD4CON|aux_bin~18_combout  $ 
// (\DADOS|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BCD4CON|aux_bin~18_combout ),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~53 .lut_mask = 16'h03AC;
defparam \HEX000|outt[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~54 (
// Equation(s):
// \HEX000|outt[6]~54_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [3] & (((\HEX000|outt[6]~53_combout  & !\HEX000|outt[4]~16_combout )))) # (!\DADOS|altsyncram_component|auto_generated|q_a [3] & (\HEX000|outt[6]~52_combout ))

	.dataa(\HEX000|outt[6]~52_combout ),
	.datab(\HEX000|outt[6]~53_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datad(\HEX000|outt[4]~16_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~54 .lut_mask = 16'h0ACA;
defparam \HEX000|outt[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~60 (
// Equation(s):
// \HEX000|outt[6]~60_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & ((\BCD4CON|aux_bin~18_combout ) # (!\DADOS|altsyncram_component|auto_generated|q_a [3]))) # (!\DADOS|altsyncram_component|auto_generated|q_a [1] & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [3] & \BCD4CON|aux_bin~18_combout ))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX000|outt[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~60 .lut_mask = 16'hB2B2;
defparam \HEX000|outt[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~7 (
// Equation(s):
// \HEX001|outt[4]~7_combout  = (\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~47_combout  $ (!\BCD4CON|aux_bin~45_combout ))) # (!\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~47_combout  & !\BCD4CON|aux_bin~45_combout ))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~47_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX001|outt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~7 .lut_mask = 16'h8686;
defparam \HEX001|outt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~8 (
// Equation(s):
// \HEX001|outt[4]~8_combout  = (!\BCD4CON|aux_bin~60_combout  & (\HEX001|outt[4]~7_combout  & (\BCD4CON|aux_bin~56_combout  $ (\BCD4CON|aux_bin~45_combout ))))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\HEX001|outt[4]~7_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~8 .lut_mask = 16'h1200;
defparam \HEX001|outt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~9 (
// Equation(s):
// \HEX001|outt[4]~9_combout  = (\BCD4CON|aux_bin~45_combout  & ((\BCD4CON|aux_bin~60_combout ) # (\BCD4CON|aux_bin~52_combout )))

	.dataa(\BCD4CON|aux_bin~60_combout ),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX001|outt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~9 .lut_mask = 16'hC8C8;
defparam \HEX001|outt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~10 (
// Equation(s):
// \HEX001|outt[4]~10_combout  = (\BCD4CON|aux_bin~47_combout  & ((\BCD4CON|aux_bin~60_combout  & (\BCD4CON|aux_bin~56_combout  & !\HEX001|outt[4]~9_combout )) # (!\BCD4CON|aux_bin~60_combout  & ((\HEX001|outt[4]~9_combout ))))) # 
// (!\BCD4CON|aux_bin~47_combout  & (\BCD4CON|aux_bin~56_combout ))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~47_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\HEX001|outt[4]~9_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~10 .lut_mask = 16'h2EA2;
defparam \HEX001|outt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~11 (
// Equation(s):
// \HEX001|outt[4]~11_combout  = (\BCD4CON|aux_bin~45_combout  & ((\BCD4CON|aux_bin~47_combout ) # (\BCD4CON|aux_bin~60_combout  $ (!\BCD4CON|aux_bin~52_combout )))) # (!\BCD4CON|aux_bin~45_combout  & (\BCD4CON|aux_bin~60_combout  & 
// (!\BCD4CON|aux_bin~52_combout  & !\BCD4CON|aux_bin~47_combout )))

	.dataa(\BCD4CON|aux_bin~45_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~11 .lut_mask = 16'hAA86;
defparam \HEX001|outt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~12 (
// Equation(s):
// \HEX001|outt[4]~12_combout  = (\BCD4CON|aux_bin~47_combout  & ((\BCD4CON|aux_bin~45_combout ) # (!\BCD4CON|aux_bin~52_combout )))

	.dataa(\BCD4CON|aux_bin~45_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~12 .lut_mask = 16'hAF00;
defparam \HEX001|outt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~13 (
// Equation(s):
// \HEX001|outt[4]~13_combout  = (\BCD4CON|aux_bin~56_combout  & (!\BCD4CON|aux_bin~46_combout  & (\HEX001|outt[4]~11_combout  $ (\HEX001|outt[4]~12_combout )))) # (!\BCD4CON|aux_bin~56_combout  & ((\HEX001|outt[4]~12_combout  & (!\BCD4CON|aux_bin~46_combout 
// )) # (!\HEX001|outt[4]~12_combout  & ((\HEX001|outt[4]~11_combout )))))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\HEX001|outt[4]~11_combout ),
	.datad(\HEX001|outt[4]~12_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~13 .lut_mask = 16'h1370;
defparam \HEX001|outt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~14 (
// Equation(s):
// \HEX001|outt[4]~14_combout  = (\BCD4CON|aux_bin~46_combout  & ((\HEX001|outt[4]~8_combout ) # ((\HEX001|outt[4]~13_combout )))) # (!\BCD4CON|aux_bin~46_combout  & (((\HEX001|outt[4]~10_combout  & \HEX001|outt[4]~13_combout ))))

	.dataa(\HEX001|outt[4]~8_combout ),
	.datab(\HEX001|outt[4]~10_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\HEX001|outt[4]~13_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~14 .lut_mask = 16'hFCA0;
defparam \HEX001|outt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~15 (
// Equation(s):
// \HEX001|outt[4]~15_combout  = (\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~52_combout  $ (\BCD4CON|aux_bin~60_combout )) # (!\BCD4CON|aux_bin~46_combout ))) # (!\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~46_combout ) # 
// (\BCD4CON|aux_bin~52_combout  $ (\BCD4CON|aux_bin~60_combout ))))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~15 .lut_mask = 16'h6FF6;
defparam \HEX001|outt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~28 (
// Equation(s):
// \HEX001|outt[4]~28_combout  = (\BCD4CON|aux_bin~52_combout ) # ((!\BCD4CON|aux_bin~60_combout ) # (!\BCD4CON|aux_bin~56_combout ))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~28 .lut_mask = 16'hAFFF;
defparam \HEX001|outt[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~36 (
// Equation(s):
// \HEX001|outt[6]~36_combout  = (!\BCD4CON|aux_bin~56_combout  & (!\BCD4CON|aux_bin~46_combout  & !\BCD4CON|aux_bin~47_combout ))

	.dataa(vcc),
	.datab(\BCD4CON|aux_bin~56_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~36 .lut_mask = 16'h0003;
defparam \HEX001|outt[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~37 (
// Equation(s):
// \HEX001|outt[6]~37_combout  = (\HEX001|outt[6]~36_combout  & ((\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~45_combout  $ (\BCD4CON|aux_bin~60_combout ))) # (!\BCD4CON|aux_bin~52_combout  & (!\BCD4CON|aux_bin~45_combout  & !\BCD4CON|aux_bin~60_combout 
// ))))

	.dataa(\HEX001|outt[6]~36_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~37 .lut_mask = 16'h0882;
defparam \HEX001|outt[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~38 (
// Equation(s):
// \HEX001|outt[6]~38_combout  = (\BCD4CON|aux_bin~52_combout  & ((\BCD4CON|aux_bin~45_combout  & (\BCD4CON|aux_bin~56_combout  & !\BCD4CON|aux_bin~60_combout )) # (!\BCD4CON|aux_bin~45_combout  & (!\BCD4CON|aux_bin~56_combout  & \BCD4CON|aux_bin~60_combout 
// )))) # (!\BCD4CON|aux_bin~52_combout  & (!\BCD4CON|aux_bin~56_combout  & (\BCD4CON|aux_bin~45_combout  $ (!\BCD4CON|aux_bin~60_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~38 .lut_mask = 16'h0681;
defparam \HEX001|outt[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~39 (
// Equation(s):
// \HEX001|outt[6]~39_combout  = (\HEX001|outt[6]~37_combout ) # ((\BCD4CON|aux_bin~47_combout  & (\HEX001|outt[6]~38_combout  & !\BCD4CON|aux_bin~46_combout )))

	.dataa(\HEX001|outt[6]~37_combout ),
	.datab(\BCD4CON|aux_bin~47_combout ),
	.datac(\HEX001|outt[6]~38_combout ),
	.datad(\BCD4CON|aux_bin~46_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~39 .lut_mask = 16'hAAEA;
defparam \HEX001|outt[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~43 (
// Equation(s):
// \HEX001|outt[6]~43_combout  = (\BCD4CON|aux_bin~56_combout  & (!\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~52_combout  $ (!\BCD4CON|aux_bin~60_combout )))) # (!\BCD4CON|aux_bin~56_combout  & (\BCD4CON|aux_bin~52_combout  & 
// (!\BCD4CON|aux_bin~60_combout  & \BCD4CON|aux_bin~46_combout )))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~56_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~46_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~43 .lut_mask = 16'h0284;
defparam \HEX001|outt[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~50 (
// Equation(s):
// \HEX001|outt[6]~50_combout  = (\BCD4CON|aux_bin~56_combout  & (\BCD4CON|aux_bin~46_combout  $ (((!\BCD4CON|aux_bin~60_combout  & \BCD4CON|aux_bin~52_combout ))))) # (!\BCD4CON|aux_bin~56_combout  & (((!\BCD4CON|aux_bin~60_combout  & 
// \BCD4CON|aux_bin~52_combout )) # (!\BCD4CON|aux_bin~46_combout )))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~50 .lut_mask = 16'h9799;
defparam \HEX001|outt[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~51 (
// Equation(s):
// \HEX001|outt[6]~51_combout  = (\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~56_combout  $ (((\BCD4CON|aux_bin~52_combout ) # (!\BCD4CON|aux_bin~60_combout ))))) # (!\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~60_combout  $ 
// ((!\BCD4CON|aux_bin~52_combout ))))

	.dataa(\BCD4CON|aux_bin~60_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~51 .lut_mask = 16'h29D9;
defparam \HEX001|outt[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~52 (
// Equation(s):
// \HEX001|outt[6]~52_combout  = (\BCD4CON|aux_bin~48_combout  & ((\BCD4CON|aux_bin~45_combout  & (\HEX001|outt[6]~50_combout )) # (!\BCD4CON|aux_bin~45_combout  & ((\HEX001|outt[6]~51_combout )))))

	.dataa(\BCD4CON|aux_bin~48_combout ),
	.datab(\HEX001|outt[6]~50_combout ),
	.datac(\HEX001|outt[6]~51_combout ),
	.datad(\BCD4CON|aux_bin~45_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~52 .lut_mask = 16'h88A0;
defparam \HEX001|outt[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~53 (
// Equation(s):
// \HEX001|outt[6]~53_combout  = (\BCD4CON|aux_bin~56_combout ) # ((\BCD4CON|aux_bin~60_combout  & !\BCD4CON|aux_bin~52_combout ))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~53 .lut_mask = 16'hAAEE;
defparam \HEX001|outt[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~54 (
// Equation(s):
// \HEX001|outt[6]~54_combout  = (\BCD4CON|aux_bin~45_combout  & ((\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~52_combout ) # (!\BCD4CON|aux_bin~46_combout ))) # (!\BCD4CON|aux_bin~60_combout  & ((!\BCD4CON|aux_bin~52_combout ))))) # 
// (!\BCD4CON|aux_bin~45_combout  & ((\BCD4CON|aux_bin~46_combout ) # ((\BCD4CON|aux_bin~60_combout  & !\BCD4CON|aux_bin~52_combout ))))

	.dataa(\BCD4CON|aux_bin~46_combout ),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~54 .lut_mask = 16'hE27E;
defparam \HEX001|outt[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~55 (
// Equation(s):
// \HEX001|outt[6]~55_combout  = (\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~45_combout )) # (!\BCD4CON|aux_bin~46_combout  & ((\BCD4CON|aux_bin~56_combout )))

	.dataa(\BCD4CON|aux_bin~46_combout ),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX001|outt[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~55 .lut_mask = 16'hD8D8;
defparam \HEX001|outt[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~56 (
// Equation(s):
// \HEX001|outt[6]~56_combout  = (\BCD4CON|aux_bin~46_combout  & (\HEX001|outt[6]~54_combout  & ((\HEX001|outt[6]~53_combout ) # (\HEX001|outt[6]~55_combout )))) # (!\BCD4CON|aux_bin~46_combout  & ((\HEX001|outt[6]~54_combout  $ (!\HEX001|outt[6]~55_combout 
// ))))

	.dataa(\BCD4CON|aux_bin~46_combout ),
	.datab(\HEX001|outt[6]~53_combout ),
	.datac(\HEX001|outt[6]~54_combout ),
	.datad(\HEX001|outt[6]~55_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~56 .lut_mask = 16'hF085;
defparam \HEX001|outt[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~57 (
// Equation(s):
// \HEX001|outt[6]~57_combout  = (!\BCD4CON|aux_bin~47_combout  & ((\HEX001|outt[6]~52_combout ) # ((\HEX001|outt[6]~56_combout  & !\BCD4CON|aux_bin~48_combout ))))

	.dataa(\HEX001|outt[6]~52_combout ),
	.datab(\HEX001|outt[6]~56_combout ),
	.datac(\BCD4CON|aux_bin~48_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~57 .lut_mask = 16'h00AE;
defparam \HEX001|outt[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~7 (
// Equation(s):
// \HEX002|outt[4]~7_combout  = (\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~67_combout  $ (!\BCD4CON|aux_bin~65_combout ))) # (!\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~67_combout  & !\BCD4CON|aux_bin~65_combout ))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~67_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX002|outt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~7 .lut_mask = 16'h8686;
defparam \HEX002|outt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~8 (
// Equation(s):
// \HEX002|outt[4]~8_combout  = (!\BCD4CON|aux_bin~80_combout  & (\HEX002|outt[4]~7_combout  & (\BCD4CON|aux_bin~76_combout  $ (\BCD4CON|aux_bin~65_combout ))))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\HEX002|outt[4]~7_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~8 .lut_mask = 16'h1200;
defparam \HEX002|outt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~9 (
// Equation(s):
// \HEX002|outt[4]~9_combout  = (\BCD4CON|aux_bin~65_combout  & ((\BCD4CON|aux_bin~80_combout ) # (\BCD4CON|aux_bin~72_combout )))

	.dataa(\BCD4CON|aux_bin~80_combout ),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX002|outt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~9 .lut_mask = 16'hC8C8;
defparam \HEX002|outt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~10 (
// Equation(s):
// \HEX002|outt[4]~10_combout  = (\BCD4CON|aux_bin~67_combout  & ((\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~76_combout  & !\HEX002|outt[4]~9_combout )) # (!\BCD4CON|aux_bin~80_combout  & ((\HEX002|outt[4]~9_combout ))))) # 
// (!\BCD4CON|aux_bin~67_combout  & (\BCD4CON|aux_bin~76_combout ))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~67_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\HEX002|outt[4]~9_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~10 .lut_mask = 16'h2EA2;
defparam \HEX002|outt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~11 (
// Equation(s):
// \HEX002|outt[4]~11_combout  = (\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~65_combout  & ((\BCD4CON|aux_bin~80_combout ) # (\BCD4CON|aux_bin~67_combout )))) # (!\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~65_combout  $ 
// (((\BCD4CON|aux_bin~80_combout  & !\BCD4CON|aux_bin~67_combout )))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~11 .lut_mask = 16'hF094;
defparam \HEX002|outt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~12 (
// Equation(s):
// \HEX002|outt[4]~12_combout  = (\BCD4CON|aux_bin~67_combout  & ((\BCD4CON|aux_bin~65_combout ) # (!\BCD4CON|aux_bin~72_combout )))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~12 .lut_mask = 16'hF500;
defparam \HEX002|outt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~13 (
// Equation(s):
// \HEX002|outt[4]~13_combout  = (\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~66_combout  & (\HEX002|outt[4]~11_combout  $ (\HEX002|outt[4]~12_combout )))) # (!\BCD4CON|aux_bin~76_combout  & ((\HEX002|outt[4]~12_combout  & (\BCD4CON|aux_bin~66_combout 
// )) # (!\HEX002|outt[4]~12_combout  & ((\HEX002|outt[4]~11_combout )))))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\HEX002|outt[4]~11_combout ),
	.datad(\HEX002|outt[4]~12_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~13 .lut_mask = 16'h4CD0;
defparam \HEX002|outt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~14 (
// Equation(s):
// \HEX002|outt[4]~14_combout  = (\BCD4CON|aux_bin~66_combout  & (((\HEX002|outt[4]~10_combout  & \HEX002|outt[4]~13_combout )))) # (!\BCD4CON|aux_bin~66_combout  & ((\HEX002|outt[4]~8_combout ) # ((\HEX002|outt[4]~13_combout ))))

	.dataa(\HEX002|outt[4]~8_combout ),
	.datab(\HEX002|outt[4]~10_combout ),
	.datac(\BCD4CON|aux_bin~66_combout ),
	.datad(\HEX002|outt[4]~13_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~14 .lut_mask = 16'hCF0A;
defparam \HEX002|outt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~15 (
// Equation(s):
// \HEX002|outt[4]~15_combout  = (\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~76_combout  $ (\BCD4CON|aux_bin~66_combout )))) # (!\BCD4CON|aux_bin~72_combout  & (!\BCD4CON|aux_bin~80_combout  & 
// (\BCD4CON|aux_bin~76_combout  $ (\BCD4CON|aux_bin~66_combout ))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~66_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~15 .lut_mask = 16'h0990;
defparam \HEX002|outt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~28 (
// Equation(s):
// \HEX002|outt[6]~28_combout  = (\BCD4CON|aux_bin~72_combout ) # ((!\BCD4CON|aux_bin~80_combout ) # (!\BCD4CON|aux_bin~76_combout ))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~28 .lut_mask = 16'hAFFF;
defparam \HEX002|outt[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~36 (
// Equation(s):
// \HEX002|outt[6]~36_combout  = (\BCD4CON|aux_bin~66_combout  & (!\BCD4CON|aux_bin~76_combout  & !\BCD4CON|aux_bin~67_combout ))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~36 .lut_mask = 16'h000A;
defparam \HEX002|outt[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~37 (
// Equation(s):
// \HEX002|outt[6]~37_combout  = (\HEX002|outt[6]~36_combout  & ((\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~65_combout  $ (\BCD4CON|aux_bin~80_combout ))) # (!\BCD4CON|aux_bin~72_combout  & (!\BCD4CON|aux_bin~65_combout  & !\BCD4CON|aux_bin~80_combout 
// ))))

	.dataa(\HEX002|outt[6]~36_combout ),
	.datab(\BCD4CON|aux_bin~72_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~37 .lut_mask = 16'h0882;
defparam \HEX002|outt[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~38 (
// Equation(s):
// \HEX002|outt[6]~38_combout  = (\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~65_combout  & (\BCD4CON|aux_bin~76_combout  & !\BCD4CON|aux_bin~80_combout )) # (!\BCD4CON|aux_bin~65_combout  & (!\BCD4CON|aux_bin~76_combout  & \BCD4CON|aux_bin~80_combout 
// )))) # (!\BCD4CON|aux_bin~72_combout  & (!\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~65_combout  $ (!\BCD4CON|aux_bin~80_combout ))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~38 .lut_mask = 16'h0681;
defparam \HEX002|outt[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~39 (
// Equation(s):
// \HEX002|outt[6]~39_combout  = (\HEX002|outt[6]~37_combout ) # ((\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~67_combout  & \HEX002|outt[6]~38_combout )))

	.dataa(\HEX002|outt[6]~37_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~67_combout ),
	.datad(\HEX002|outt[6]~38_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~39 .lut_mask = 16'hEAAA;
defparam \HEX002|outt[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~43 (
// Equation(s):
// \HEX002|outt[6]~43_combout  = (\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~72_combout  $ (!\BCD4CON|aux_bin~80_combout )))) # (!\BCD4CON|aux_bin~76_combout  & (!\BCD4CON|aux_bin~66_combout  & 
// (\BCD4CON|aux_bin~72_combout  & !\BCD4CON|aux_bin~80_combout )))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~43 .lut_mask = 16'h8018;
defparam \HEX002|outt[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~50 (
// Equation(s):
// \HEX002|outt[6]~50_combout  = (\BCD4CON|aux_bin~66_combout  & (((\BCD4CON|aux_bin~72_combout  & !\BCD4CON|aux_bin~80_combout )) # (!\BCD4CON|aux_bin~76_combout ))) # (!\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~76_combout  $ 
// (((\BCD4CON|aux_bin~72_combout  & !\BCD4CON|aux_bin~80_combout )))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~66_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~50 .lut_mask = 16'h2DF2;
defparam \HEX002|outt[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~51 (
// Equation(s):
// \HEX002|outt[6]~51_combout  = (\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~80_combout  $ ((!\BCD4CON|aux_bin~72_combout )))) # (!\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~76_combout  $ (((\BCD4CON|aux_bin~72_combout ) # 
// (!\BCD4CON|aux_bin~80_combout )))))

	.dataa(\BCD4CON|aux_bin~80_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~51 .lut_mask = 16'h86B5;
defparam \HEX002|outt[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~52 (
// Equation(s):
// \HEX002|outt[6]~52_combout  = (\BCD4CON|aux_bin~68_combout  & ((\BCD4CON|aux_bin~65_combout  & (\HEX002|outt[6]~50_combout )) # (!\BCD4CON|aux_bin~65_combout  & ((\HEX002|outt[6]~51_combout )))))

	.dataa(\BCD4CON|aux_bin~68_combout ),
	.datab(\HEX002|outt[6]~50_combout ),
	.datac(\HEX002|outt[6]~51_combout ),
	.datad(\BCD4CON|aux_bin~65_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~52 .lut_mask = 16'h88A0;
defparam \HEX002|outt[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~53 (
// Equation(s):
// \HEX002|outt[6]~53_combout  = (\BCD4CON|aux_bin~76_combout ) # ((\BCD4CON|aux_bin~80_combout  & !\BCD4CON|aux_bin~72_combout ))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~53 .lut_mask = 16'hAAEE;
defparam \HEX002|outt[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~54 (
// Equation(s):
// \HEX002|outt[6]~54_combout  = (\BCD4CON|aux_bin~65_combout  & ((\BCD4CON|aux_bin~80_combout  & ((\BCD4CON|aux_bin~66_combout ) # (\BCD4CON|aux_bin~72_combout ))) # (!\BCD4CON|aux_bin~80_combout  & ((!\BCD4CON|aux_bin~72_combout ))))) # 
// (!\BCD4CON|aux_bin~65_combout  & (((\BCD4CON|aux_bin~80_combout  & !\BCD4CON|aux_bin~72_combout )) # (!\BCD4CON|aux_bin~66_combout )))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~54 .lut_mask = 16'hD1BD;
defparam \HEX002|outt[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~55 (
// Equation(s):
// \HEX002|outt[6]~55_combout  = (\BCD4CON|aux_bin~66_combout  & ((\BCD4CON|aux_bin~76_combout ))) # (!\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~65_combout ))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX002|outt[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~55 .lut_mask = 16'hE4E4;
defparam \HEX002|outt[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~56 (
// Equation(s):
// \HEX002|outt[6]~56_combout  = (\BCD4CON|aux_bin~66_combout  & ((\HEX002|outt[6]~54_combout  $ (!\HEX002|outt[6]~55_combout )))) # (!\BCD4CON|aux_bin~66_combout  & (\HEX002|outt[6]~54_combout  & ((\HEX002|outt[6]~53_combout ) # (\HEX002|outt[6]~55_combout 
// ))))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\HEX002|outt[6]~53_combout ),
	.datac(\HEX002|outt[6]~54_combout ),
	.datad(\HEX002|outt[6]~55_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~56 .lut_mask = 16'hF04A;
defparam \HEX002|outt[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~57 (
// Equation(s):
// \HEX002|outt[6]~57_combout  = (!\BCD4CON|aux_bin~67_combout  & ((\HEX002|outt[6]~52_combout ) # ((\HEX002|outt[6]~56_combout  & !\BCD4CON|aux_bin~68_combout ))))

	.dataa(\HEX002|outt[6]~52_combout ),
	.datab(\HEX002|outt[6]~56_combout ),
	.datac(\BCD4CON|aux_bin~68_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~57 .lut_mask = 16'h00AE;
defparam \HEX002|outt[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[3]~3 (
// Equation(s):
// \HEX003|outt[3]~3_combout  = (\HEX003|outt[4]~0_combout  & (!\BCD4CON|aux_bin~85_combout  & ((\BCD4CON|aux_bin~84_combout ) # (!\BCD4CON|aux_bin~86_combout )))) # (!\HEX003|outt[4]~0_combout  & (!\BCD4CON|aux_bin~84_combout  & (\BCD4CON|aux_bin~86_combout 
//  $ (!\BCD4CON|aux_bin~85_combout ))))

	.dataa(\BCD4CON|aux_bin~86_combout ),
	.datab(\HEX003|outt[4]~0_combout ),
	.datac(\BCD4CON|aux_bin~84_combout ),
	.datad(\BCD4CON|aux_bin~85_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[3]~3 .lut_mask = 16'h02C5;
defparam \HEX003|outt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~12 (
// Equation(s):
// \HEX003|outt[4]~12_combout  = (\BCD4CON|aux_bin~75_combout ) # ((!\BCD4CON|aux_bin~74_combout  & ((!\BCD4CON|aux_bin~73_combout ) # (!\BCD4CON|aux_bin~76_combout ))))

	.dataa(\BCD4CON|aux_bin~75_combout ),
	.datab(\BCD4CON|aux_bin~76_combout ),
	.datac(\BCD4CON|aux_bin~73_combout ),
	.datad(\BCD4CON|aux_bin~74_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~12 .lut_mask = 16'hAABF;
defparam \HEX003|outt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG003|FFD0|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG002|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD0|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD0|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD0|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD0|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~0_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD0|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG010|FFD1|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG008|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD1|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD1|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD1|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD1|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~10_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG005|FFD2|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG004|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD2|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD2|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD2|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD2|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~20_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG003|FFD3|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG001|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD3|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD3|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD3|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD3|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~30_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG003|FFD4|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG002|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD4|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD4|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD4|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD4|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~40_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG010|FFD5|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG008|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD5|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD5|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD5|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD5|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~50_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG005|FFD6|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG004|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD6|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD6|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD6|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD6|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~60_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG003|FFD7|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG001|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD7|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD7|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD7|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD7|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~70_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG003|FFD8|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG002|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD8|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD8|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD8|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD8|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~80_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG010|FFD9|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG008|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD9|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD9|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD9|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD9|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~90_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG005|FFD10|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG004|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD10|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD10|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD10|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD10|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~100_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG003|FFD11|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG001|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD11|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD11|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD11|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD11|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~110_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG003|FFD12|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG002|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD12|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD12|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD12|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD12|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~120_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG010|FFD13|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG008|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD13|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD13|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD13|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD13|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~130_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG005|FFD14|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG004|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD14|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD14|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout  & 
// (\OPERATOR00|BANCOREG0|REG012|FFD14|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG012|FFD14|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~140_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG003|FFD15|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG001|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG003|FFD15|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD15|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD15|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD15|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~150_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD15|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|OPCODE02|Equal0~0 (
// Equation(s):
// \CONTROLLER00|OPCODE02|Equal0~0_combout  = (!\CONTROLLER00|IR0|REGir|FFD12|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD14|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD15|qS~regout ))

	.dataa(vcc),
	.datab(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|OPCODE02|Equal0~0 .lut_mask = 16'h0003;
defparam \CONTROLLER00|OPCODE02|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~1 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~1_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~1 .lut_mask = 16'h1000;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~2 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~2_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~2_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~2 .lut_mask = 16'h0010;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~10 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~10_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~10_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~10 .lut_mask = 16'h0001;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H1|s~0 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H1|s~0_combout  = (\OPERATOR00|ULA000|REG0A|FFD0|qS~regout  & \OPERATOR00|ULA000|REG0B|FFD0|qS~regout )

	.dataa(\OPERATOR00|ULA000|REG0A|FFD0|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|FFD0|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H1|s~0 .lut_mask = 16'h8888;
defparam \OPERATOR00|ULA000|SOM0000|H1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[1]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[2]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[3]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[4]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[5]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[6]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[7]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[8]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[9]~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[10]~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[11]~119_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[12]~129_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[13]~139_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[14]~149_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[15]~159_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD15|qS~regout ));

cycloneii_lcell_ff \CONTROLLER00|CLOCKpcIR|cnt[2] (
	.clk(\clock~combout ),
	.datain(\CONTROLLER00|CLOCKpcIR|cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|CLOCKpcIR|cnt [2]));

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~0 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~0_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD0|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD0|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~0 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~1 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~1_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[0]~0_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD0|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[0]~0_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[0]~0_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD0|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[0]~0_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~1 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~10 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~10_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD1|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD1|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~10 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~11 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~11_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[1]~10_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD1|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[1]~10_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[1]~10_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD1|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[1]~10_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~11 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~12 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~12_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD1|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD1|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~12 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~13 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~13_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[1]~12_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD1|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[1]~12_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[1]~12_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD1|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[1]~12_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~13 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~14 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~14_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD1|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD1|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~14 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~15 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~15_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[1]~14_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD1|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[1]~14_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[1]~14_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD1|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[1]~14_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~15 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~16 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~16_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[1]~13_combout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[1]~15_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[1]~13_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[1]~15_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~16 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~17 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~17_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD1|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD1|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~17 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~18 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~18_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[1]~17_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD1|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[1]~17_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[1]~17_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD1|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[1]~17_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~18 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[1]~19 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[1]~19_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[1]~16_combout  & ((\OPERATOR00|ULA000|REG0B|z[1]~18_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[1]~16_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[1]~11_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[1]~16_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[1]~11_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[1]~16_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[1]~18_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[1]~19 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~20 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~20_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD2|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD2|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~20 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~21 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~21_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[2]~20_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD2|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[2]~20_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[2]~20_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD2|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[2]~20_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~21 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~22 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~22_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD2|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD2|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~22 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~23 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~23_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[2]~22_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD2|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[2]~22_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[2]~22_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD2|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[2]~22_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~23 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~24 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~24_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD2|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD2|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~24 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~25 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~25_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[2]~24_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD2|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[2]~24_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[2]~24_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD2|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[2]~24_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~25 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~26 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~26_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[2]~23_combout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[2]~25_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[2]~23_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[2]~25_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~26 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~27 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~27_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD2|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD2|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~27 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~28 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~28_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[2]~27_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD2|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[2]~27_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[2]~27_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD2|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[2]~27_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~28 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[2]~29 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[2]~29_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[2]~26_combout  & ((\OPERATOR00|ULA000|REG0B|z[2]~28_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[2]~26_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[2]~21_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[2]~26_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[2]~21_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[2]~26_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[2]~28_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[2]~29 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~30 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~30_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD3|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD3|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~30 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~31 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~31_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[3]~30_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD3|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[3]~30_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[3]~30_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD3|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[3]~30_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~31 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~32 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~32_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD3|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD3|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~32 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~33 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~33_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[3]~32_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD3|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[3]~32_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[3]~32_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD3|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[3]~32_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~33 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~34 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~34_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD3|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD3|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~34 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~35 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~35_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[3]~34_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD3|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[3]~34_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[3]~34_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD3|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[3]~34_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~35 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~36 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~36_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[3]~33_combout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[3]~35_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[3]~33_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[3]~35_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~36 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~37 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~37_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD3|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD3|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~37 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~38 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~38_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[3]~37_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD3|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[3]~37_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[3]~37_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD3|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[3]~37_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~38 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[3]~39 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[3]~39_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[3]~36_combout  & ((\OPERATOR00|ULA000|REG0B|z[3]~38_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[3]~36_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[3]~31_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[3]~36_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[3]~31_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[3]~36_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[3]~38_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[3]~39 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~40 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~40_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD4|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD4|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~40 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~41 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~41_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[4]~40_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD4|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[4]~40_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD4|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[4]~40_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD4|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[4]~40_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~41 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~42 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~42_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD4|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD4|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~42 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~43 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~43_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[4]~42_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD4|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[4]~42_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD4|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[4]~42_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD4|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[4]~42_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~43 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~44 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~44_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD4|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD4|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~44 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~45 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~45_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[4]~44_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD4|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[4]~44_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD4|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[4]~44_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD4|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[4]~44_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~45 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~46 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~46_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[4]~43_combout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[4]~45_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[4]~43_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[4]~45_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~46 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~47 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~47_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD4|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD4|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~47 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~48 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~48_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[4]~47_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD4|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[4]~47_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD4|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[4]~47_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD4|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[4]~47_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~48 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[4]~49 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[4]~49_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[4]~46_combout  & ((\OPERATOR00|ULA000|REG0B|z[4]~48_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[4]~46_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[4]~41_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[4]~46_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[4]~41_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[4]~46_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[4]~48_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[4]~49 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~50 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~50_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD5|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD5|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~50 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~51 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~51_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[5]~50_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD5|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[5]~50_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD5|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[5]~50_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD5|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[5]~50_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~51 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~52 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~52_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD5|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD5|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~52 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~53 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~53_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[5]~52_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD5|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[5]~52_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD5|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[5]~52_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD5|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[5]~52_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~53 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~54 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~54_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD5|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD5|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~54 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~55 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~55_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[5]~54_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD5|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[5]~54_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD5|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[5]~54_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD5|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[5]~54_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~55 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~56 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~56_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[5]~53_combout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[5]~55_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[5]~53_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[5]~55_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~56 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~57 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~57_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD5|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD5|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~57 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~58 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~58_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[5]~57_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD5|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[5]~57_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD5|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[5]~57_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD5|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[5]~57_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~58 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[5]~59 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[5]~59_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[5]~56_combout  & ((\OPERATOR00|ULA000|REG0B|z[5]~58_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[5]~56_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[5]~51_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[5]~56_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[5]~51_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[5]~56_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[5]~58_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[5]~59 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~60 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~60_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD6|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD6|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~60 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~61 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~61_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[6]~60_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD6|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[6]~60_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD6|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[6]~60_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD6|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[6]~60_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~61 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~62 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~62_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD6|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD6|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~62 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~63 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~63_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[6]~62_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD6|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[6]~62_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD6|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[6]~62_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD6|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[6]~62_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~63 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~64 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~64_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD6|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD6|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~64 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~65 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~65_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[6]~64_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD6|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[6]~64_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD6|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[6]~64_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD6|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[6]~64_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~65 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~66 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~66_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[6]~63_combout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[6]~65_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[6]~63_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[6]~65_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~66 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~67 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~67_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD6|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD6|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~67 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~68 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~68_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[6]~67_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD6|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[6]~67_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD6|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[6]~67_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD6|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[6]~67_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~68 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[6]~69 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[6]~69_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[6]~66_combout  & ((\OPERATOR00|ULA000|REG0B|z[6]~68_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[6]~66_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[6]~61_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[6]~66_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[6]~61_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[6]~66_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[6]~68_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[6]~69 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~70 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~70_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD7|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD7|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~70 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~71 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~71_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[7]~70_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD7|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[7]~70_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD7|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[7]~70_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD7|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[7]~70_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~71 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~72 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~72_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD7|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD7|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~72 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~73 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~73_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[7]~72_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD7|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[7]~72_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD7|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[7]~72_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD7|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[7]~72_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~73 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~74 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~74_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD7|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD7|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~74 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~75 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~75_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[7]~74_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD7|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[7]~74_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD7|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[7]~74_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD7|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[7]~74_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~75 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~76 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~76_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[7]~73_combout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[7]~75_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[7]~73_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[7]~75_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~76 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~77 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~77_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD7|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD7|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~77 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~78 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~78_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[7]~77_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD7|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[7]~77_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD7|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[7]~77_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD7|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[7]~77_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~78 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[7]~79 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[7]~79_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[7]~76_combout  & ((\OPERATOR00|ULA000|REG0B|z[7]~78_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[7]~76_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[7]~71_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[7]~76_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[7]~71_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[7]~76_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[7]~78_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[7]~79 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~80 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~80_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD8|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD8|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~80 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~81 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~81_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[8]~80_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD8|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[8]~80_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD8|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[8]~80_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD8|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[8]~80_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~81_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~81 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[8]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~82 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~82_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD8|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD8|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~82 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~83 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~83_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[8]~82_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD8|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[8]~82_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD8|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[8]~82_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD8|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[8]~82_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~83 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~84 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~84_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD8|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD8|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~84_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~84 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[8]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~85 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~85_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[8]~84_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD8|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[8]~84_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD8|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[8]~84_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD8|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[8]~84_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~85 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~86 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~86_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[8]~83_combout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[8]~85_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[8]~83_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[8]~85_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~86 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~87 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~87_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD8|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD8|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~87 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~88 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~88_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[8]~87_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD8|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[8]~87_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD8|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[8]~87_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD8|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[8]~87_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~88 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[8]~89 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[8]~89_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[8]~86_combout  & ((\OPERATOR00|ULA000|REG0B|z[8]~88_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[8]~86_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[8]~81_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[8]~86_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[8]~81_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[8]~86_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[8]~88_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[8]~89 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~90 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~90_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD9|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD9|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~90_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~90 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[9]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~91 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~91_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[9]~90_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD9|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[9]~90_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD9|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[9]~90_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD9|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[9]~90_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~91_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~91 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[9]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~92 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~92_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD9|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD9|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~92_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~92 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[9]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~93 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~93_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[9]~92_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD9|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[9]~92_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD9|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[9]~92_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD9|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[9]~92_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~93_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~93 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[9]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~94 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~94_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD9|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD9|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~94 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~95 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~95_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[9]~94_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD9|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[9]~94_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD9|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[9]~94_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD9|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[9]~94_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~95 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~96 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~96_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[9]~93_combout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[9]~95_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[9]~93_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[9]~95_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~96 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~97 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~97_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD9|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD9|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~97_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~97 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[9]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~98 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~98_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[9]~97_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD9|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[9]~97_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD9|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[9]~97_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD9|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[9]~97_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~98 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[9]~99 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[9]~99_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[9]~96_combout  & ((\OPERATOR00|ULA000|REG0B|z[9]~98_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[9]~96_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[9]~91_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[9]~96_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[9]~91_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[9]~96_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[9]~98_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[9]~99 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~100 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~100_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD10|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~100_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~100 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[10]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~101 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~101_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[10]~100_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD10|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[10]~100_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD10|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[10]~100_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD10|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[10]~100_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~101 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~102 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~102_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD10|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~102_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~102 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[10]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~103 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~103_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[10]~102_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD10|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[10]~102_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD10|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[10]~102_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD10|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[10]~102_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~103_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~103 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[10]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~104 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~104_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD10|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~104_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~104 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[10]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~105 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~105_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[10]~104_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD10|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[10]~104_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD10|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[10]~104_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD10|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[10]~104_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~105 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~106 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~106_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[10]~103_combout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[10]~105_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[10]~103_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[10]~105_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~106 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~107 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~107_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD10|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~107 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~108 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~108_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[10]~107_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD10|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[10]~107_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD10|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[10]~107_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD10|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[10]~107_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~108 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[10]~109 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[10]~109_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[10]~106_combout  & ((\OPERATOR00|ULA000|REG0B|z[10]~108_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[10]~106_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[10]~101_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[10]~106_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[10]~101_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[10]~106_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[10]~108_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[10]~109 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~110 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~110_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD11|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD11|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~110 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~111 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~111_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[11]~110_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD11|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[11]~110_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD11|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[11]~110_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[11]~110_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~111 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~112 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~112_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD11|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD11|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~112 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~113 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~113_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[11]~112_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD11|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[11]~112_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD11|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[11]~112_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[11]~112_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~113 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~114 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~114_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD11|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD11|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~114 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~115 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~115_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[11]~114_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD11|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[11]~114_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD11|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[11]~114_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[11]~114_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~115 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~116 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~116_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[11]~113_combout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[11]~115_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[11]~113_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[11]~115_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~116 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~117 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~117_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD11|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD11|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~117 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~118 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~118_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[11]~117_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD11|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[11]~117_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD11|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[11]~117_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[11]~117_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~118_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~118 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[11]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[11]~119 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[11]~119_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[11]~116_combout  & ((\OPERATOR00|ULA000|REG0B|z[11]~118_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[11]~116_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[11]~111_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[11]~116_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[11]~111_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[11]~116_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[11]~118_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[11]~119_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[11]~119 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[11]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~120 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~120_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD12|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD12|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~120 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~121 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~121_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[12]~120_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD12|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[12]~120_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD12|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[12]~120_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[12]~120_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~121 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~122 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~122_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD12|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD12|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~122 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~123 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~123_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[12]~122_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD12|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[12]~122_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD12|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[12]~122_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[12]~122_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~123 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~124 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~124_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD12|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD12|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~124 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~125 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~125_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[12]~124_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD12|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[12]~124_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD12|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[12]~124_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[12]~124_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~125 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~126 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~126_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[12]~123_combout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[12]~125_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[12]~123_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[12]~125_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~126_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~126 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[12]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~127 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~127_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD12|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD12|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~127_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~127 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[12]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~128 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~128_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[12]~127_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD12|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[12]~127_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD12|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[12]~127_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[12]~127_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~128_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~128 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[12]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[12]~129 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[12]~129_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[12]~126_combout  & ((\OPERATOR00|ULA000|REG0B|z[12]~128_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[12]~126_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[12]~121_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[12]~126_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[12]~121_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[12]~126_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[12]~128_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[12]~129_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[12]~129 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[12]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~130 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~130_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD13|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG001|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~130_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~130 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[13]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~131 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~131_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[13]~130_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD13|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[13]~130_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD13|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[13]~130_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD13|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[13]~130_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~131_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~131 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[13]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~132 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~132_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD13|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~132_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~132 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[13]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~133 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~133_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[13]~132_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD13|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[13]~132_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD13|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[13]~132_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD13|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[13]~132_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~133_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~133 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[13]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~134 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~134_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD13|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~134_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~134 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[13]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~135 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~135_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[13]~134_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD13|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[13]~134_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD13|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[13]~134_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD13|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[13]~134_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~135_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~135 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[13]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~136 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~136_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[13]~133_combout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[13]~135_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[13]~133_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[13]~135_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~136_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~136 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[13]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~137 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~137_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD13|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~137_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~137 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[13]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~138 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~138_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[13]~137_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD13|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[13]~137_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD13|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[13]~137_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD13|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[13]~137_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~138_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~138 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[13]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[13]~139 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[13]~139_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[13]~136_combout  & ((\OPERATOR00|ULA000|REG0B|z[13]~138_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[13]~136_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[13]~131_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[13]~136_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[13]~131_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[13]~136_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[13]~138_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[13]~139_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[13]~139 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[13]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~140 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~140_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD14|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD14|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~140_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~140 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[14]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~141 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~141_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[14]~140_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD14|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[14]~140_combout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD14|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[14]~140_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG006|FFD14|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[14]~140_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~141_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~141 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[14]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~142 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~142_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD14|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD14|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~142_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~142 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[14]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~143 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~143_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[14]~142_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD14|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[14]~142_combout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD14|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[14]~142_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG009|FFD14|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[14]~142_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~143_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~143 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[14]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~144 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~144_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD14|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD14|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~144_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~144 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[14]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~145 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~145_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[14]~144_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD14|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[14]~144_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD14|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[14]~144_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD14|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[14]~144_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~145_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~145 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[14]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~146 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~146_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[14]~143_combout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[14]~145_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[14]~143_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[14]~145_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~146 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~147 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~147_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD14|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD14|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~147 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~148 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~148_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[14]~147_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD14|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[14]~147_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD14|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[14]~147_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD14|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[14]~147_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~148 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[14]~149 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[14]~149_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[14]~146_combout  & ((\OPERATOR00|ULA000|REG0B|z[14]~148_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[14]~146_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[14]~141_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[14]~146_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[14]~141_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[14]~146_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[14]~148_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[14]~149_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[14]~149 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[14]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~150 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~150_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG009|FFD15|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG008|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG009|FFD15|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~150_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~150 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[15]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~151 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~151_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[15]~150_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD15|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[15]~150_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD15|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[15]~150_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD15|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[15]~150_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~151_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~151 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[15]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~152 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~152_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD15|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG004|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD15|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~152_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~152 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[15]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~153 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~153_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[15]~152_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD15|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[15]~152_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD15|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[15]~152_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD15|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[15]~152_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~153_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~153 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[15]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~154 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~154_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD15|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD15|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~154_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~154 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[15]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~155 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~155_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[15]~154_combout  & ((\OPERATOR00|BANCOREG0|REG003|FFD15|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[15]~154_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD15|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[15]~154_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD15|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[15]~154_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~155_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~155 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[15]~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~156 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~156_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[15]~153_combout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[15]~155_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[15]~153_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[15]~155_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~156_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~156 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[15]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~157 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~157_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD15|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|BANCOREG0|REG012|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD15|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~157_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~157 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[15]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~158 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~158_combout  = (\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[15]~157_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD15|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[15]~157_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD15|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[15]~157_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD15|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[15]~157_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~158_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~158 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[15]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[15]~159 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[15]~159_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[15]~156_combout  & ((\OPERATOR00|ULA000|REG0B|z[15]~158_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[15]~156_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[15]~151_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[15]~156_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[15]~151_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[15]~156_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[15]~158_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[15]~159_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[15]~159 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[15]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|cnt~1 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|cnt~1_combout  = (\CONTROLLER00|CLOCKpcIR|Add0~4_combout  & ((!\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ) # (!\CONTROLLER00|CLOCKpcIR|cnt [4])))

	.dataa(\CONTROLLER00|CLOCKpcIR|Add0~4_combout ),
	.datab(vcc),
	.datac(\CONTROLLER00|CLOCKpcIR|cnt [4]),
	.datad(\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|CLOCKpcIR|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|cnt~1 .lut_mask = 16'h0AAA;
defparam \CONTROLLER00|CLOCKpcIR|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~72 (
// Equation(s):
// \HEX000|outt[4]~72_combout  = (\BCD4CON|aux_bin~20_combout  & (!\HEX000|outt[4]~80_combout  & ((\BCD4CON|aux_bin~19_combout ) # (!\DADOS|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BCD4CON|aux_bin~19_combout ),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\HEX000|outt[4]~80_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~72 .lut_mask = 16'h00D0;
defparam \HEX000|outt[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~73 (
// Equation(s):
// \HEX000|outt[6]~73_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & ((\DADOS|altsyncram_component|auto_generated|q_a [2] $ (!\BCD4CON|aux_bin~20_combout )) # (!\DADOS|altsyncram_component|auto_generated|q_a [3]))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [1] & ((\DADOS|altsyncram_component|auto_generated|q_a [3]) # (\DADOS|altsyncram_component|auto_generated|q_a [2] $ (!\BCD4CON|aux_bin~20_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~73 .lut_mask = 16'hF66F;
defparam \HEX000|outt[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~74 (
// Equation(s):
// \HEX000|outt[6]~74_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2] & (((\DADOS|altsyncram_component|auto_generated|q_a [1] & !\DADOS|altsyncram_component|auto_generated|q_a [3])) # (!\BCD4CON|aux_bin~20_combout ))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (\BCD4CON|aux_bin~20_combout  $ (((\DADOS|altsyncram_component|auto_generated|q_a [1] & !\DADOS|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~74 .lut_mask = 16'h2DF2;
defparam \HEX000|outt[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3_combout  = (!\CONTROLLER00|IR0|REGir|FFD15|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD14|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD12|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3 .lut_mask = 16'h0100;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~79 (
// Equation(s):
// \HEX000|outt[4]~79_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [3] & (\BCD4CON|aux_bin~19_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # (\DADOS|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [3] & ((\DADOS|altsyncram_component|auto_generated|q_a [1] & ((!\BCD4CON|aux_bin~19_combout ) # (!\DADOS|altsyncram_component|auto_generated|q_a [2]))) # (!\DADOS|altsyncram_component|auto_generated|q_a [1] 
// & ((\BCD4CON|aux_bin~19_combout )))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\BCD4CON|aux_bin~19_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~79 .lut_mask = 16'hBD44;
defparam \HEX000|outt[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~80 (
// Equation(s):
// \HEX000|outt[4]~80_combout  = (\HEX000|outt[4]~79_combout ) # (\BCD4CON|aux_bin~18_combout  $ (((\DADOS|altsyncram_component|auto_generated|q_a [3] & !\DADOS|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(\HEX000|outt[4]~79_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datad(\BCD4CON|aux_bin~18_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~80 .lut_mask = 16'hFDCE;
defparam \HEX000|outt[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \sw17~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw17~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw17));
// synopsys translate_off
defparam \sw17~I .input_async_reset = "none";
defparam \sw17~I .input_power_up = "low";
defparam \sw17~I .input_register_mode = "none";
defparam \sw17~I .input_sync_reset = "none";
defparam \sw17~I .oe_async_reset = "none";
defparam \sw17~I .oe_power_up = "low";
defparam \sw17~I .oe_register_mode = "none";
defparam \sw17~I .oe_sync_reset = "none";
defparam \sw17~I .operation_mode = "input";
defparam \sw17~I .output_async_reset = "none";
defparam \sw17~I .output_power_up = "low";
defparam \sw17~I .output_register_mode = "none";
defparam \sw17~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_27));
// synopsys translate_off
defparam \clk_27~I .input_async_reset = "none";
defparam \clk_27~I .input_power_up = "low";
defparam \clk_27~I .input_register_mode = "none";
defparam \clk_27~I .input_sync_reset = "none";
defparam \clk_27~I .oe_async_reset = "none";
defparam \clk_27~I .oe_power_up = "low";
defparam \clk_27~I .oe_register_mode = "none";
defparam \clk_27~I .oe_sync_reset = "none";
defparam \clk_27~I .operation_mode = "input";
defparam \clk_27~I .output_async_reset = "none";
defparam \clk_27~I .output_power_up = "low";
defparam \clk_27~I .output_register_mode = "none";
defparam \clk_27~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|cnt~2 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|cnt~2_combout  = (\CONTROLLER00|CLOCKpcIR|Add0~0_combout  & ((!\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ) # (!\CONTROLLER00|CLOCKpcIR|cnt [4])))

	.dataa(\CONTROLLER00|CLOCKpcIR|Add0~0_combout ),
	.datab(vcc),
	.datac(\CONTROLLER00|CLOCKpcIR|cnt [4]),
	.datad(\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|CLOCKpcIR|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|cnt~2 .lut_mask = 16'h0AAA;
defparam \CONTROLLER00|CLOCKpcIR|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|CLOCKpcIR|cnt[0] (
	.clk(\clock~combout ),
	.datain(\CONTROLLER00|CLOCKpcIR|cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|CLOCKpcIR|cnt [0]));

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|Add0~2 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|Add0~2_combout  = (\CONTROLLER00|CLOCKpcIR|cnt [1] & (!\CONTROLLER00|CLOCKpcIR|Add0~1 )) # (!\CONTROLLER00|CLOCKpcIR|cnt [1] & ((\CONTROLLER00|CLOCKpcIR|Add0~1 ) # (GND)))
// \CONTROLLER00|CLOCKpcIR|Add0~3  = CARRY((!\CONTROLLER00|CLOCKpcIR|Add0~1 ) # (!\CONTROLLER00|CLOCKpcIR|cnt [1]))

	.dataa(\CONTROLLER00|CLOCKpcIR|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CONTROLLER00|CLOCKpcIR|Add0~1 ),
	.combout(\CONTROLLER00|CLOCKpcIR|Add0~2_combout ),
	.cout(\CONTROLLER00|CLOCKpcIR|Add0~3 ));
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|Add0~2 .lut_mask = 16'h5A5F;
defparam \CONTROLLER00|CLOCKpcIR|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|CLOCKpcIR|cnt[1] (
	.clk(\clock~combout ),
	.datain(\CONTROLLER00|CLOCKpcIR|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|CLOCKpcIR|cnt [1]));

cycloneii_lcell_ff \CONTROLLER00|CLOCKpcIR|cnt[3] (
	.clk(\clock~combout ),
	.datain(\CONTROLLER00|CLOCKpcIR|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|CLOCKpcIR|cnt [3]));

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|Equal0~0 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|Equal0~0_combout  = (\CONTROLLER00|CLOCKpcIR|cnt [2] & (!\CONTROLLER00|CLOCKpcIR|cnt [0] & (!\CONTROLLER00|CLOCKpcIR|cnt [1] & !\CONTROLLER00|CLOCKpcIR|cnt [3])))

	.dataa(\CONTROLLER00|CLOCKpcIR|cnt [2]),
	.datab(\CONTROLLER00|CLOCKpcIR|cnt [0]),
	.datac(\CONTROLLER00|CLOCKpcIR|cnt [1]),
	.datad(\CONTROLLER00|CLOCKpcIR|cnt [3]),
	.cin(gnd),
	.combout(\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|Equal0~0 .lut_mask = 16'h0002;
defparam \CONTROLLER00|CLOCKpcIR|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|cnt~0 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|cnt~0_combout  = (\CONTROLLER00|CLOCKpcIR|Add0~8_combout  & ((!\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ) # (!\CONTROLLER00|CLOCKpcIR|cnt [4])))

	.dataa(\CONTROLLER00|CLOCKpcIR|Add0~8_combout ),
	.datab(vcc),
	.datac(\CONTROLLER00|CLOCKpcIR|cnt [4]),
	.datad(\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|CLOCKpcIR|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|cnt~0 .lut_mask = 16'h0AAA;
defparam \CONTROLLER00|CLOCKpcIR|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|CLOCKpcIR|cnt[4] (
	.clk(\clock~combout ),
	.datain(\CONTROLLER00|CLOCKpcIR|cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|CLOCKpcIR|cnt [4]));

cycloneii_lcell_comb \CONTROLLER00|CLOCKpcIR|ax~0 (
// Equation(s):
// \CONTROLLER00|CLOCKpcIR|ax~0_combout  = \CONTROLLER00|CLOCKpcIR|ax~regout  $ (((\CONTROLLER00|CLOCKpcIR|cnt [4] & \CONTROLLER00|CLOCKpcIR|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datac(\CONTROLLER00|CLOCKpcIR|cnt [4]),
	.datad(\CONTROLLER00|CLOCKpcIR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|CLOCKpcIR|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|CLOCKpcIR|ax~0 .lut_mask = 16'h3CCC;
defparam \CONTROLLER00|CLOCKpcIR|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|CLOCKpcIR|ax (
	.clk(\clock~combout ),
	.datain(\CONTROLLER00|CLOCKpcIR|ax~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|CLOCKpcIR|ax~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0_combout  = !\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout 

	.dataa(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0 .lut_mask = 16'h5555;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD0|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout  $ (\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0 .lut_mask = 16'h0FF0;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD1|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout  $ (((\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout  & \CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout )))

	.dataa(vcc),
	.datab(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0 .lut_mask = 16'h3CCC;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD2|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout  $ (((\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout  & (\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout  & \CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ))))

	.dataa(\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ),
	.datab(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0 .lut_mask = 16'h6AAA;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD3|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|somador|H4|cout~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout  = (\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout  & (\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout  & (\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout  & \CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout )))

	.dataa(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ),
	.datab(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|somador|H4|cout~0 .lut_mask = 16'h8000;
defparam \CONTROLLER00|PC0|CONT0|somador|H4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout  $ (\CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0 .lut_mask = 16'h0FF0;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD4|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout  $ (((\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout  & \CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout )))

	.dataa(vcc),
	.datab(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0 .lut_mask = 16'h3CCC;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD5|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout  $ (((\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout  & (\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout  & \CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ))))

	.dataa(\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ),
	.datab(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0 .lut_mask = 16'h6AAA;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD6|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|somador|H7|cout~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|somador|H7|cout~0_combout  = (\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout  & (\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout  & (\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout  & \CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout )))

	.dataa(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ),
	.datab(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|somador|H4|cout~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|somador|H7|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|somador|H7|cout~0 .lut_mask = 16'h8000;
defparam \CONTROLLER00|PC0|CONT0|somador|H7|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0 (
// Equation(s):
// \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0_combout  = \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout  $ (\CONTROLLER00|PC0|CONT0|somador|H7|cout~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ),
	.datad(\CONTROLLER00|PC0|CONT0|somador|H7|cout~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0 .lut_mask = 16'h0FF0;
defparam \CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|PC0|CONT0|reg|FFD7|qS (
	.clk(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|OPCODE01|Equal0~0 (
// Equation(s):
// \CONTROLLER00|OPCODE01|Equal0~0_combout  = (\CONTROLLER00|IR0|REGir|FFD12|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD13|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD14|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD15|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|OPCODE01|Equal0~0 .lut_mask = 16'h0002;
defparam \CONTROLLER00|OPCODE01|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DIVCLOCK|cnt~0 (
// Equation(s):
// \DIVCLOCK|cnt~0_combout  = !\DIVCLOCK|cnt~regout 

	.dataa(\DIVCLOCK|cnt~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DIVCLOCK|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \DIVCLOCK|cnt~0 .lut_mask = 16'h5555;
defparam \DIVCLOCK|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DIVCLOCK|cnt (
	.clk(\clk_27~combout ),
	.datain(\DIVCLOCK|cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DIVCLOCK|cnt~regout ));

cycloneii_lcell_comb \DIVCLOCK|ax~0 (
// Equation(s):
// \DIVCLOCK|ax~0_combout  = \DIVCLOCK|ax~regout  $ (\DIVCLOCK|cnt~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\DIVCLOCK|ax~regout ),
	.datad(\DIVCLOCK|cnt~regout ),
	.cin(gnd),
	.combout(\DIVCLOCK|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \DIVCLOCK|ax~0 .lut_mask = 16'h0FF0;
defparam \DIVCLOCK|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DIVCLOCK|ax (
	.clk(\clk_27~combout ),
	.datain(\DIVCLOCK|ax~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DIVCLOCK|ax~regout ));

cycloneii_lcell_comb clock(
// Equation(s):
// \clock~combout  = LCELL((\sw17~combout ) # (\DIVCLOCK|ax~regout ))

	.dataa(\sw17~combout ),
	.datab(\DIVCLOCK|ax~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock~combout ),
	.cout());
// synopsys translate_off
defparam clock.lut_mask = 16'hEEEE;
defparam clock.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \sw[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[0]));
// synopsys translate_off
defparam \sw[0]~I .input_async_reset = "none";
defparam \sw[0]~I .input_power_up = "low";
defparam \sw[0]~I .input_register_mode = "none";
defparam \sw[0]~I .input_sync_reset = "none";
defparam \sw[0]~I .oe_async_reset = "none";
defparam \sw[0]~I .oe_power_up = "low";
defparam \sw[0]~I .oe_register_mode = "none";
defparam \sw[0]~I .oe_sync_reset = "none";
defparam \sw[0]~I .operation_mode = "input";
defparam \sw[0]~I .output_async_reset = "none";
defparam \sw[0]~I .output_power_up = "low";
defparam \sw[0]~I .output_register_mode = "none";
defparam \sw[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[1]));
// synopsys translate_off
defparam \sw[1]~I .input_async_reset = "none";
defparam \sw[1]~I .input_power_up = "low";
defparam \sw[1]~I .input_register_mode = "none";
defparam \sw[1]~I .input_sync_reset = "none";
defparam \sw[1]~I .oe_async_reset = "none";
defparam \sw[1]~I .oe_power_up = "low";
defparam \sw[1]~I .oe_register_mode = "none";
defparam \sw[1]~I .oe_sync_reset = "none";
defparam \sw[1]~I .operation_mode = "input";
defparam \sw[1]~I .output_async_reset = "none";
defparam \sw[1]~I .output_power_up = "low";
defparam \sw[1]~I .output_register_mode = "none";
defparam \sw[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[2]));
// synopsys translate_off
defparam \sw[2]~I .input_async_reset = "none";
defparam \sw[2]~I .input_power_up = "low";
defparam \sw[2]~I .input_register_mode = "none";
defparam \sw[2]~I .input_sync_reset = "none";
defparam \sw[2]~I .oe_async_reset = "none";
defparam \sw[2]~I .oe_power_up = "low";
defparam \sw[2]~I .oe_register_mode = "none";
defparam \sw[2]~I .oe_sync_reset = "none";
defparam \sw[2]~I .operation_mode = "input";
defparam \sw[2]~I .output_async_reset = "none";
defparam \sw[2]~I .output_power_up = "low";
defparam \sw[2]~I .output_register_mode = "none";
defparam \sw[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[3]));
// synopsys translate_off
defparam \sw[3]~I .input_async_reset = "none";
defparam \sw[3]~I .input_power_up = "low";
defparam \sw[3]~I .input_register_mode = "none";
defparam \sw[3]~I .input_sync_reset = "none";
defparam \sw[3]~I .oe_async_reset = "none";
defparam \sw[3]~I .oe_power_up = "low";
defparam \sw[3]~I .oe_register_mode = "none";
defparam \sw[3]~I .oe_sync_reset = "none";
defparam \sw[3]~I .operation_mode = "input";
defparam \sw[3]~I .output_async_reset = "none";
defparam \sw[3]~I .output_power_up = "low";
defparam \sw[3]~I .output_register_mode = "none";
defparam \sw[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[4]));
// synopsys translate_off
defparam \sw[4]~I .input_async_reset = "none";
defparam \sw[4]~I .input_power_up = "low";
defparam \sw[4]~I .input_register_mode = "none";
defparam \sw[4]~I .input_sync_reset = "none";
defparam \sw[4]~I .oe_async_reset = "none";
defparam \sw[4]~I .oe_power_up = "low";
defparam \sw[4]~I .oe_register_mode = "none";
defparam \sw[4]~I .oe_sync_reset = "none";
defparam \sw[4]~I .operation_mode = "input";
defparam \sw[4]~I .output_async_reset = "none";
defparam \sw[4]~I .output_power_up = "low";
defparam \sw[4]~I .output_register_mode = "none";
defparam \sw[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[5]));
// synopsys translate_off
defparam \sw[5]~I .input_async_reset = "none";
defparam \sw[5]~I .input_power_up = "low";
defparam \sw[5]~I .input_register_mode = "none";
defparam \sw[5]~I .input_sync_reset = "none";
defparam \sw[5]~I .oe_async_reset = "none";
defparam \sw[5]~I .oe_power_up = "low";
defparam \sw[5]~I .oe_register_mode = "none";
defparam \sw[5]~I .oe_sync_reset = "none";
defparam \sw[5]~I .operation_mode = "input";
defparam \sw[5]~I .output_async_reset = "none";
defparam \sw[5]~I .output_power_up = "low";
defparam \sw[5]~I .output_register_mode = "none";
defparam \sw[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[6]));
// synopsys translate_off
defparam \sw[6]~I .input_async_reset = "none";
defparam \sw[6]~I .input_power_up = "low";
defparam \sw[6]~I .input_register_mode = "none";
defparam \sw[6]~I .input_sync_reset = "none";
defparam \sw[6]~I .oe_async_reset = "none";
defparam \sw[6]~I .oe_power_up = "low";
defparam \sw[6]~I .oe_register_mode = "none";
defparam \sw[6]~I .oe_sync_reset = "none";
defparam \sw[6]~I .operation_mode = "input";
defparam \sw[6]~I .output_async_reset = "none";
defparam \sw[6]~I .output_power_up = "low";
defparam \sw[6]~I .output_register_mode = "none";
defparam \sw[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \sw[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sw~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[7]));
// synopsys translate_off
defparam \sw[7]~I .input_async_reset = "none";
defparam \sw[7]~I .input_power_up = "low";
defparam \sw[7]~I .input_register_mode = "none";
defparam \sw[7]~I .input_sync_reset = "none";
defparam \sw[7]~I .oe_async_reset = "none";
defparam \sw[7]~I .oe_power_up = "low";
defparam \sw[7]~I .oe_register_mode = "none";
defparam \sw[7]~I .oe_sync_reset = "none";
defparam \sw[7]~I .operation_mode = "input";
defparam \sw[7]~I .output_async_reset = "none";
defparam \sw[7]~I .output_power_up = "low";
defparam \sw[7]~I .output_register_mode = "none";
defparam \sw[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD5|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[1]~2 (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr[1]~2_combout  = (\CONTROLLER00|OPCODE01|Equal0~0_combout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout )) # (!\CONTROLLER00|OPCODE01|Equal0~0_combout  & ((\CONTROLLER00|IR0|REGir|FFD5|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD5|qS~regout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[1]~2 .lut_mask = 16'hAACC;
defparam \CONTROLLER00|RF_Rp_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_rd (
// Equation(s):
// \CONTROLLER00|RF_Rp_rd~combout  = (!\CONTROLLER00|IR0|REGir|FFD14|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD15|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD12|qS~regout  $ (\CONTROLLER00|IR0|REGir|FFD13|qS~regout ))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_rd~combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_rd .lut_mask = 16'h0006;
defparam \CONTROLLER00|RF_Rp_rd .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[1] (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr [1] = (\CONTROLLER00|RF_Rp_rd~combout  & (\CONTROLLER00|RF_Rp_addr[1]~2_combout )) # (!\CONTROLLER00|RF_Rp_rd~combout  & ((\CONTROLLER00|RF_Rp_addr [1])))

	.dataa(vcc),
	.datab(\CONTROLLER00|RF_Rp_addr[1]~2_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\CONTROLLER00|RF_Rp_rd~combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr [1]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[1] .lut_mask = 16'hCCF0;
defparam \CONTROLLER00|RF_Rp_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD4|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[0]~1 (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr[0]~1_combout  = (\CONTROLLER00|OPCODE01|Equal0~0_combout  & (\CONTROLLER00|IR0|REGir|FFD8|qS~regout )) # (!\CONTROLLER00|OPCODE01|Equal0~0_combout  & ((\CONTROLLER00|IR0|REGir|FFD4|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD4|qS~regout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[0]~1 .lut_mask = 16'hAACC;
defparam \CONTROLLER00|RF_Rp_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[0] (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr [0] = (\CONTROLLER00|RF_Rp_rd~combout  & (\CONTROLLER00|RF_Rp_addr[0]~1_combout )) # (!\CONTROLLER00|RF_Rp_rd~combout  & ((\CONTROLLER00|RF_Rp_addr [0])))

	.dataa(vcc),
	.datab(\CONTROLLER00|RF_Rp_addr[0]~1_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\CONTROLLER00|RF_Rp_rd~combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr [0]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[0] .lut_mask = 16'hCCF0;
defparam \CONTROLLER00|RF_Rp_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|OPCODE00|Equal0~0 (
// Equation(s):
// \CONTROLLER00|OPCODE00|Equal0~0_combout  = (!\CONTROLLER00|IR0|REGir|FFD12|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD13|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD14|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD15|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|OPCODE00|Equal0~0 .lut_mask = 16'h0001;
defparam \CONTROLLER00|OPCODE00|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|OPCODE02|Equal0~1 (
// Equation(s):
// \CONTROLLER00|OPCODE02|Equal0~1_combout  = (\CONTROLLER00|IR0|REGir|FFD13|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD12|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD14|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD15|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|OPCODE02|Equal0~1 .lut_mask = 16'h0002;
defparam \CONTROLLER00|OPCODE02|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD0|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~14 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~14_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~14_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~14 .lut_mask = 16'h0040;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~14_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~14_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD0|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod~17 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout  = (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~2_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout )))

	.dataa(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~2_combout ),
	.datab(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datac(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod~17 .lut_mask = 16'hA8A8;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~2 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~2_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG006|FFD0|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG002|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG006|FFD0|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~2 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~13 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~13_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~13_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~13 .lut_mask = 16'h0080;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~13_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~13_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~3 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~3_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[0]~2_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD0|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[0]~2_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[0]~2_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD0|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[0]~2_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~3 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~8 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~8_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~8_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~8 .lut_mask = 16'h0002;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~8_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~8_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod~25 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout  = (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~10_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout )))

	.dataa(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~10_combout ),
	.datab(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datac(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod~25 .lut_mask = 16'hA8A8;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~4 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~4_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD3|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD0|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|BANCOREG0|REG000|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD0|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~4 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~5 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~5_combout  = (\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[0]~4_combout  & ((\OPERATOR00|BANCOREG0|REG012|FFD0|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[0]~4_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[0]~4_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD0|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[0]~4_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG012|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~5 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~6 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~6_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD1|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & 
// (\OPERATOR00|ULA000|REG0B|z[0]~3_combout )) # (!\CONTROLLER00|IR0|REGir|FFD1|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[0]~5_combout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0B|z[0]~3_combout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[0]~5_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~6 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~12 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~12_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~12_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~12 .lut_mask = 16'h4000;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~12_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~12_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout  = (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~1_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout )))

	.dataa(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~1_combout ),
	.datab(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datac(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16 .lut_mask = 16'hA8A8;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG003|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG003|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~7 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~7_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\CONTROLLER00|IR0|REGir|FFD2|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD0|qS~regout )) # (!\CONTROLLER00|IR0|REGir|FFD2|qS~regout  & ((\OPERATOR00|BANCOREG0|REG003|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD0|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.datad(\OPERATOR00|BANCOREG0|REG003|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~7 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|ULA000|REG0B|z[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout  = (\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3_combout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & \CONTROLLER00|IR0|REGir|FFD11|qS~regout )))

	.dataa(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~3_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30 .lut_mask = 16'h8000;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~8 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~8_combout  = (\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[0]~7_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD0|qS~regout ))) # (!\OPERATOR00|ULA000|REG0B|z[0]~7_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD0|qS~regout )))) # (!\CONTROLLER00|IR0|REGir|FFD3|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[0]~7_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD0|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[0]~7_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~8 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|REG0B|z[0]~9 (
// Equation(s):
// \OPERATOR00|ULA000|REG0B|z[0]~9_combout  = (\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & ((\OPERATOR00|ULA000|REG0B|z[0]~6_combout  & ((\OPERATOR00|ULA000|REG0B|z[0]~8_combout ))) # (!\OPERATOR00|ULA000|REG0B|z[0]~6_combout  & 
// (\OPERATOR00|ULA000|REG0B|z[0]~1_combout )))) # (!\CONTROLLER00|IR0|REGir|FFD0|qS~regout  & (((\OPERATOR00|ULA000|REG0B|z[0]~6_combout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|z[0]~1_combout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.datac(\OPERATOR00|ULA000|REG0B|z[0]~6_combout ),
	.datad(\OPERATOR00|ULA000|REG0B|z[0]~8_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|REG0B|z[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|REG0B|z[0]~9 .lut_mask = 16'hF838;
defparam \OPERATOR00|ULA000|REG0B|z[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0B|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|REG0B|z[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0B|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|MUXSELECT|out0[0]~0 (
// Equation(s):
// \OPERATOR00|MUXSELECT|out0[0]~0_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [0])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|REG0A|FFD0|qS~regout  $ 
// (\OPERATOR00|ULA000|REG0B|FFD0|qS~regout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [0]),
	.datab(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datac(\OPERATOR00|ULA000|REG0A|FFD0|qS~regout ),
	.datad(\OPERATOR00|ULA000|REG0B|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|MUXSELECT|out0[0]~0 .lut_mask = 16'h8BB8;
defparam \OPERATOR00|MUXSELECT|out0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~5 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~5_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~5_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~5 .lut_mask = 16'h0008;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~5_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~5_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD0|qS~regout ));

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD7|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[3]~0 (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr[3]~0_combout  = (\CONTROLLER00|OPCODE01|Equal0~0_combout  & (\CONTROLLER00|IR0|REGir|FFD11|qS~regout )) # (!\CONTROLLER00|OPCODE01|Equal0~0_combout  & ((\CONTROLLER00|IR0|REGir|FFD7|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD7|qS~regout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[3]~0 .lut_mask = 16'hAACC;
defparam \CONTROLLER00|RF_Rp_addr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[3] (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr [3] = (\CONTROLLER00|RF_Rp_rd~combout  & (\CONTROLLER00|RF_Rp_addr[3]~0_combout )) # (!\CONTROLLER00|RF_Rp_rd~combout  & ((\CONTROLLER00|RF_Rp_addr [3])))

	.dataa(vcc),
	.datab(\CONTROLLER00|RF_Rp_addr[3]~0_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\CONTROLLER00|RF_Rp_rd~combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr [3]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[3] .lut_mask = 16'hCCF0;
defparam \CONTROLLER00|RF_Rp_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~6 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~6_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~6_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~6 .lut_mask = 16'h0004;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~6_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~6_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG012|FFD0|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG004|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD0|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~7 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~7_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~7_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~7 .lut_mask = 16'h0800;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~7_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~7_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD0|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD0|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD0|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~2_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ,
\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ,\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .init_file = "memory_rom.mif";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ALTSYNCRAM";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \INSTRUCAO|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80;
// synopsys translate_on

cycloneii_lcell_ff \CONTROLLER00|IR0|REGir|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\INSTRUCAO|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|CLOCKpcIR|ax~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER00|IR0|REGir|FFD6|qS~regout ));

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[2]~3 (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr[2]~3_combout  = (\CONTROLLER00|OPCODE01|Equal0~0_combout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout )) # (!\CONTROLLER00|OPCODE01|Equal0~0_combout  & ((\CONTROLLER00|IR0|REGir|FFD6|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD6|qS~regout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[2]~3 .lut_mask = 16'hAACC;
defparam \CONTROLLER00|RF_Rp_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CONTROLLER00|RF_Rp_addr[2] (
// Equation(s):
// \CONTROLLER00|RF_Rp_addr [2] = (\CONTROLLER00|RF_Rp_rd~combout  & (\CONTROLLER00|RF_Rp_addr[2]~3_combout )) # (!\CONTROLLER00|RF_Rp_rd~combout  & ((\CONTROLLER00|RF_Rp_addr [2])))

	.dataa(vcc),
	.datab(\CONTROLLER00|RF_Rp_addr[2]~3_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\CONTROLLER00|RF_Rp_rd~combout ),
	.cin(gnd),
	.combout(\CONTROLLER00|RF_Rp_addr [2]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER00|RF_Rp_addr[2] .lut_mask = 16'hCCF0;
defparam \CONTROLLER00|RF_Rp_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~9 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~9_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~9_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~9 .lut_mask = 16'h0100;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout  = (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~9_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout )))

	.dataa(vcc),
	.datab(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datac(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.datad(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~9_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24 .lut_mask = 16'hFC00;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG001|FFD0|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG000|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD0|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~11 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~11_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~11_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~11 .lut_mask = 16'h0200;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~11_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~11_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD0|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|MUXSELECT|out0[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD0|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD0|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD0|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD0|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~4_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~3_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~5_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG014|FFD0|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG006|FFD0|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD0|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD0|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD0|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD0|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~7_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD0|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1_combout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~1_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~6_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~8_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[0]~9_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000024;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~1 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~1_cout  = CARRY(\OPERATOR00|ULA000|REG0B|FFD1|qS~regout )

	.dataa(\OPERATOR00|ULA000|REG0B|FFD1|qS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~1_cout ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~1 .lut_mask = 16'h00AA;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~2 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~2_combout  = (\OPERATOR00|ULA000|SOM0000|H1|s~0_combout  & ((\OPERATOR00|ULA000|REG0A|FFD1|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~1_cout  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD1|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~1_cout )))) # (!\OPERATOR00|ULA000|SOM0000|H1|s~0_combout  & ((\OPERATOR00|ULA000|REG0A|FFD1|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~1_cout )) # (!\OPERATOR00|ULA000|REG0A|FFD1|qS~regout  & 
// ((\OPERATOR00|ULA000|SOM0000|H2|s~1_cout ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~3  = CARRY((\OPERATOR00|ULA000|SOM0000|H1|s~0_combout  & (!\OPERATOR00|ULA000|REG0A|FFD1|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~1_cout )) # (!\OPERATOR00|ULA000|SOM0000|H1|s~0_combout  & 
// ((!\OPERATOR00|ULA000|SOM0000|H2|s~1_cout ) # (!\OPERATOR00|ULA000|REG0A|FFD1|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|SOM0000|H1|s~0_combout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD1|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~1_cout ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~2_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~3 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~2 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~4 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~4_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [1])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~2_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [1]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~2_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~4 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~4 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~4_combout  = (!\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~4_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~4 .lut_mask = 16'h0400;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~4_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~4_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG005|FFD1|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG001|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD1|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD1|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD1|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD1|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~12_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG002|FFD1|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG000|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD1|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD1|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD1|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD1|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~14_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~13_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~15_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD1|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG013|FFD1|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG009|FFD1|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD1|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD1|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD1|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD1|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD1|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD1|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~17_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD1|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11_combout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~11_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~16_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~18_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[1]~19_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000063;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~5 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~5_combout  = ((\OPERATOR00|ULA000|REG0B|FFD2|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD2|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~3 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~6  = CARRY((\OPERATOR00|ULA000|REG0B|FFD2|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD2|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~3 ))) # (!\OPERATOR00|ULA000|REG0B|FFD2|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD2|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~3 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD2|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD2|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~3 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~5_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~6 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~5 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~7 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~7_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [2])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~5_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [2]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~5_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~7 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~0 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~0_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & !\CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~0 .lut_mask = 16'h0020;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~0_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~0_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG010|FFD2|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG002|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD2|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|Equal15~3 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|Equal15~3_combout  = (\CONTROLLER00|IR0|REGir|FFD11|qS~regout  & (!\CONTROLLER00|IR0|REGir|FFD10|qS~regout  & (\CONTROLLER00|IR0|REGir|FFD9|qS~regout  & \CONTROLLER00|IR0|REGir|FFD8|qS~regout )))

	.dataa(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.datab(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.datac(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.datad(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~3_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~3 .lut_mask = 16'h2000;
defparam \OPERATOR00|BANCOREG0|DECODREG0|Equal15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18 (
// Equation(s):
// \OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout  = (\CONTROLLER00|OPCODE02|Equal0~0_combout  & (\OPERATOR00|BANCOREG0|DECODREG0|Equal15~3_combout  & ((\CONTROLLER00|OPCODE00|Equal0~0_combout ) # (\CONTROLLER00|OPCODE02|Equal0~1_combout ))))

	.dataa(\CONTROLLER00|OPCODE02|Equal0~0_combout ),
	.datab(\OPERATOR00|BANCOREG0|DECODREG0|Equal15~3_combout ),
	.datac(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.datad(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18 .lut_mask = 16'h8880;
defparam \OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD2|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD2|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD2|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~22_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG008|FFD2|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG000|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD2|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD2|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD2|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD2|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~24_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~23_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~25_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD2|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG007|FFD2|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG006|FFD2|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD2|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD2|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD2|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD2|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD2|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD2|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~27_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD2|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21_combout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~21_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~26_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~28_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[2]~29_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~8 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~8_combout  = (\OPERATOR00|ULA000|REG0B|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD3|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~6  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD3|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~6 )))) # (!\OPERATOR00|ULA000|REG0B|FFD3|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD3|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~6 )) # (!\OPERATOR00|ULA000|REG0A|FFD3|qS~regout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~6 
// ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~9  = CARRY((\OPERATOR00|ULA000|REG0B|FFD3|qS~regout  & (!\OPERATOR00|ULA000|REG0A|FFD3|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~6 )) # (!\OPERATOR00|ULA000|REG0B|FFD3|qS~regout  & ((!\OPERATOR00|ULA000|SOM0000|H2|s~6 ) 
// # (!\OPERATOR00|ULA000|REG0A|FFD3|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD3|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD3|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~6 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~8_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~9 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~8 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~10 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~10_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [3])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~8_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [3]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~8_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~10 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG012|FFD3|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG008|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD3|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD3|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD3|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD3|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~32_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG004|FFD3|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG000|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD3|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD3|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD3|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD3|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~34_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~33_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~35_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD3|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG011|FFD3|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG009|FFD3|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD3|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD3|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD3|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD3|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD3|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD3|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~37_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD3|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31_combout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~31_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~36_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~38_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[3]~39_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~11 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~11_combout  = ((\OPERATOR00|ULA000|REG0B|FFD4|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD4|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~9 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~12  = CARRY((\OPERATOR00|ULA000|REG0B|FFD4|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD4|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~9 ))) # (!\OPERATOR00|ULA000|REG0B|FFD4|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD4|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~9 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD4|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD4|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~9 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~11_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~12 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~11 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~13 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~13_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [4])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~11_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [4]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~11_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~13 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG012|FFD4|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG004|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD4|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD4|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD4|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD4|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~42_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG001|FFD4|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG000|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD4|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD4|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD4|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD4|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~44_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~43_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~45_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD4|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG014|FFD4|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG006|FFD4|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD4|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD4|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD4|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD4|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD4|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD4|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~47_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD4|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41_combout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~41_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~46_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~48_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[4]~49_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~14 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~14_combout  = (\OPERATOR00|ULA000|REG0B|FFD5|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD5|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~12  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD5|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~12 )))) # (!\OPERATOR00|ULA000|REG0B|FFD5|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD5|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~12 )) # (!\OPERATOR00|ULA000|REG0A|FFD5|qS~regout  & 
// ((\OPERATOR00|ULA000|SOM0000|H2|s~12 ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~15  = CARRY((\OPERATOR00|ULA000|REG0B|FFD5|qS~regout  & (!\OPERATOR00|ULA000|REG0A|FFD5|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~12 )) # (!\OPERATOR00|ULA000|REG0B|FFD5|qS~regout  & 
// ((!\OPERATOR00|ULA000|SOM0000|H2|s~12 ) # (!\OPERATOR00|ULA000|REG0A|FFD5|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD5|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD5|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~12 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~14_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~15 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~14 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~16 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~16_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [5])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~14_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [5]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~14_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~16 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG005|FFD5|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG001|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD5|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD5|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD5|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD5|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~52_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG002|FFD5|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG000|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD5|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD5|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD5|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD5|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~54_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~53_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~55_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD5|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG013|FFD5|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG009|FFD5|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD5|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD5|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD5|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD5|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD5|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD5|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~57_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD5|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51_combout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~51_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~56_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~58_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[5]~59_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~17 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~17_combout  = ((\OPERATOR00|ULA000|REG0B|FFD6|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD6|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~15 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~18  = CARRY((\OPERATOR00|ULA000|REG0B|FFD6|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD6|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~15 ))) # (!\OPERATOR00|ULA000|REG0B|FFD6|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD6|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~15 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD6|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD6|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~15 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~17_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~18 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~17 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~19 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~19_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [6])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~17_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [6]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~17_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~19 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG010|FFD6|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG002|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD6|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD6|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD6|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD6|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~62_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG008|FFD6|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG000|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD6|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD6|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD6|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD6|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~64_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~63_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~65_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD6|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG007|FFD6|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG006|FFD6|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD6|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD6|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD6|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD6|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD6|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD6|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~67_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD6|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61_combout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~61_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~66_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~68_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[6]~69_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~20 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~20_combout  = (\OPERATOR00|ULA000|REG0B|FFD7|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD7|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~18  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD7|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~18 )))) # (!\OPERATOR00|ULA000|REG0B|FFD7|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD7|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~18 )) # (!\OPERATOR00|ULA000|REG0A|FFD7|qS~regout  & 
// ((\OPERATOR00|ULA000|SOM0000|H2|s~18 ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~21  = CARRY((\OPERATOR00|ULA000|REG0B|FFD7|qS~regout  & (!\OPERATOR00|ULA000|REG0A|FFD7|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~18 )) # (!\OPERATOR00|ULA000|REG0B|FFD7|qS~regout  & 
// ((!\OPERATOR00|ULA000|SOM0000|H2|s~18 ) # (!\OPERATOR00|ULA000|REG0A|FFD7|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD7|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD7|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~18 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~20_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~21 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~20 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~22 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~22_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [7])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~20_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [7]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~20_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~22 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG012|FFD7|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG008|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD7|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD7|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD7|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD7|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~72_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG004|FFD7|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG000|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD7|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD7|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD7|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD7|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~74_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~73_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~75_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD7|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG011|FFD7|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG009|FFD7|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD7|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD7|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD7|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD7|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD7|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD7|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~77_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD7|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71_combout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~71_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~76_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~78_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[7]~79_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~23 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~23_combout  = ((\OPERATOR00|ULA000|REG0B|FFD8|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD8|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~21 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~24  = CARRY((\OPERATOR00|ULA000|REG0B|FFD8|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD8|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~21 ))) # (!\OPERATOR00|ULA000|REG0B|FFD8|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD8|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~21 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD8|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD8|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~21 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~23_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~24 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~23 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~25 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~25_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [8])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~23_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [8]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~23_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~25 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG012|FFD8|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG004|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD8|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD8|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD8|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD8|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~82_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG001|FFD8|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG000|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD8|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD8|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD8|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD8|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~84_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~83_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~85_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD8|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG014|FFD8|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG006|FFD8|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD8|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD8|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD8|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD8|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD8|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD8|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~87_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD8|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81_combout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~81_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~86_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~88_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[8]~89_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~26 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~26_combout  = (\OPERATOR00|ULA000|REG0B|FFD9|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD9|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~24  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD9|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~24 )))) # (!\OPERATOR00|ULA000|REG0B|FFD9|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD9|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~24 )) # (!\OPERATOR00|ULA000|REG0A|FFD9|qS~regout  & 
// ((\OPERATOR00|ULA000|SOM0000|H2|s~24 ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~27  = CARRY((\OPERATOR00|ULA000|REG0B|FFD9|qS~regout  & (!\OPERATOR00|ULA000|REG0A|FFD9|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~24 )) # (!\OPERATOR00|ULA000|REG0B|FFD9|qS~regout  & 
// ((!\OPERATOR00|ULA000|SOM0000|H2|s~24 ) # (!\OPERATOR00|ULA000|REG0A|FFD9|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD9|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD9|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~24 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~26_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~27 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~26 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~28 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~28_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [9])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~26_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [9]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~26_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~28 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG005|FFD9|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG001|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD9|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD9|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD9|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD9|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~92_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG002|FFD9|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG000|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD9|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD9|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD9|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD9|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~94_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~93_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~95_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD9|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG013|FFD9|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG009|FFD9|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD9|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD9|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD9|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD9|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD9|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD9|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~97_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD9|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98_combout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout  & 
// (\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91_combout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~91_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~96_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~98_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[9]~99_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~29 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~29_combout  = ((\OPERATOR00|ULA000|REG0B|FFD10|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD10|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~27 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~30  = CARRY((\OPERATOR00|ULA000|REG0B|FFD10|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD10|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~27 ))) # (!\OPERATOR00|ULA000|REG0B|FFD10|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD10|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~27 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD10|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD10|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~27 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~29_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~30 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~29 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~31 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~31_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [10])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~29_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [10]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~29_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~31 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG010|FFD10|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG002|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD10|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD10|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD10|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD10|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~102_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG008|FFD10|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG000|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD10|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD10|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD10|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD10|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~104_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~103_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~105_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD10|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG007|FFD10|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG006|FFD10|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD10|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD10|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD10|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD10|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD10|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD10|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~107_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD10|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108_combout ))) # 
// (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout  & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101_combout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~101_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~106_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~108_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[10]~109_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~32 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~32_combout  = (\OPERATOR00|ULA000|REG0B|FFD11|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD11|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~30  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD11|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~30 )))) # (!\OPERATOR00|ULA000|REG0B|FFD11|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD11|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~30 )) # (!\OPERATOR00|ULA000|REG0A|FFD11|qS~regout  & 
// ((\OPERATOR00|ULA000|SOM0000|H2|s~30 ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~33  = CARRY((\OPERATOR00|ULA000|REG0B|FFD11|qS~regout  & (!\OPERATOR00|ULA000|REG0A|FFD11|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~30 )) # (!\OPERATOR00|ULA000|REG0B|FFD11|qS~regout  & 
// ((!\OPERATOR00|ULA000|SOM0000|H2|s~30 ) # (!\OPERATOR00|ULA000|REG0A|FFD11|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD11|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD11|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~30 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~32_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~33 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~32 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~34 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~34_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [11])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~32_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [11]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~32_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~34 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG012|FFD11|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG008|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD11|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD11|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD11|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD11|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~112_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG004|FFD11|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG000|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD11|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD11|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD11|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD11|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~114_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~113_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~115_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD11|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG011|FFD11|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG009|FFD11|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD11|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD11|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD11|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD11|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD11|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD11|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~117_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD11|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118_combout ))) # 
// (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout  & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111_combout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~111_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~116_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~118_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[11]~119_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~35 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~35_combout  = ((\OPERATOR00|ULA000|REG0B|FFD12|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD12|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~33 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~36  = CARRY((\OPERATOR00|ULA000|REG0B|FFD12|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD12|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~33 ))) # (!\OPERATOR00|ULA000|REG0B|FFD12|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD12|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~33 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD12|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD12|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~33 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~35_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~36 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~35 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~37 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~37_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [12])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~35_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [12]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~35_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~37 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG012|FFD12|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG004|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD12|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG004|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout  & ((\OPERATOR00|BANCOREG0|REG013|FFD12|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout  & 
// (\OPERATOR00|BANCOREG0|REG005|FFD12|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG005|FFD12|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~122_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG013|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG001|FFD12|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG000|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG001|FFD12|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD12|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout  & 
// (\OPERATOR00|BANCOREG0|REG008|FFD12|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG008|FFD12|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~124_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~123_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~125_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD12|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG014|FFD12|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG006|FFD12|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG014|FFD12|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD12|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD12|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD12|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout  & 
// (\OPERATOR00|BANCOREG0|REG007|FFD12|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG007|FFD12|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~127_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD12|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128_combout ))) # 
// (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout  & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121_combout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~121_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~126_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~128_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[12]~129_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~38 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~38_combout  = (\OPERATOR00|ULA000|REG0B|FFD13|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD13|qS~regout  & (\OPERATOR00|ULA000|SOM0000|H2|s~36  & VCC)) # (!\OPERATOR00|ULA000|REG0A|FFD13|qS~regout  & 
// (!\OPERATOR00|ULA000|SOM0000|H2|s~36 )))) # (!\OPERATOR00|ULA000|REG0B|FFD13|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD13|qS~regout  & (!\OPERATOR00|ULA000|SOM0000|H2|s~36 )) # (!\OPERATOR00|ULA000|REG0A|FFD13|qS~regout  & 
// ((\OPERATOR00|ULA000|SOM0000|H2|s~36 ) # (GND)))))
// \OPERATOR00|ULA000|SOM0000|H2|s~39  = CARRY((\OPERATOR00|ULA000|REG0B|FFD13|qS~regout  & (!\OPERATOR00|ULA000|REG0A|FFD13|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~36 )) # (!\OPERATOR00|ULA000|REG0B|FFD13|qS~regout  & 
// ((!\OPERATOR00|ULA000|SOM0000|H2|s~36 ) # (!\OPERATOR00|ULA000|REG0A|FFD13|qS~regout ))))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD13|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD13|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~36 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~38_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~39 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~38 .lut_mask = 16'h9617;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~40 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~40_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [13])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~38_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [13]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~38_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~40 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG005|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG005|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG001|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[1]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG001|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG005|FFD13|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG001|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG005|FFD13|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG001|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout  & ((\OPERATOR00|BANCOREG0|REG007|FFD13|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD13|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD13|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~132_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG007|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG002|FFD13|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG000|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG002|FFD13|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD13|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout  & 
// (\OPERATOR00|BANCOREG0|REG004|FFD13|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG004|FFD13|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~134_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~133_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~135_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG013|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[13]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG013|FFD13|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG013|FFD13|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG009|FFD13|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG013|FFD13|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD13|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD13|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD13|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout  & 
// (\OPERATOR00|BANCOREG0|REG011|FFD13|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG011|FFD13|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~137_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD13|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138_combout ))) # 
// (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout  & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131_combout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~131_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~136_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~138_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[13]~139_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~41 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~41_combout  = ((\OPERATOR00|ULA000|REG0B|FFD14|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD14|qS~regout  $ (!\OPERATOR00|ULA000|SOM0000|H2|s~39 )))) # (GND)
// \OPERATOR00|ULA000|SOM0000|H2|s~42  = CARRY((\OPERATOR00|ULA000|REG0B|FFD14|qS~regout  & ((\OPERATOR00|ULA000|REG0A|FFD14|qS~regout ) # (!\OPERATOR00|ULA000|SOM0000|H2|s~39 ))) # (!\OPERATOR00|ULA000|REG0B|FFD14|qS~regout  & 
// (\OPERATOR00|ULA000|REG0A|FFD14|qS~regout  & !\OPERATOR00|ULA000|SOM0000|H2|s~39 )))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD14|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD14|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~39 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~41_combout ),
	.cout(\OPERATOR00|ULA000|SOM0000|H2|s~42 ));
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~41 .lut_mask = 16'h698E;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~43 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~43_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [14])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~41_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [14]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~41_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~43 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG010|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[10]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG010|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG002|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG002|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG010|FFD14|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG002|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG010|FFD14|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG002|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout  & ((\OPERATOR00|BANCOREG0|REG011|FFD14|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout  & 
// (\OPERATOR00|BANCOREG0|REG003|FFD14|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG003|FFD14|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~142_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG011|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|REG008|FFD14|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|REG000|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|REG008|FFD14|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout  & ((\OPERATOR00|BANCOREG0|REG009|FFD14|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout  & 
// (\OPERATOR00|BANCOREG0|REG001|FFD14|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG001|FFD14|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~144_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~143_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~145_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG007|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG007|FFD14|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout  = (\CONTROLLER00|RF_Rp_addr [3] & (((\CONTROLLER00|RF_Rp_addr [0])))) # (!\CONTROLLER00|RF_Rp_addr [3] & ((\CONTROLLER00|RF_Rp_addr [0] & (\OPERATOR00|BANCOREG0|REG007|FFD14|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|REG006|FFD14|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [3]),
	.datab(\OPERATOR00|BANCOREG0|REG007|FFD14|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [0]),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD14|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD14|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148_combout  = (\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD14|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout  & 
// (\OPERATOR00|BANCOREG0|REG014|FFD14|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [3] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG014|FFD14|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [3]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~147_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD14|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148_combout ))) # 
// (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout  & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141_combout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~141_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~146_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~148_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[14]~149_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|ULA000|REG0A|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER00|OPCODE02|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|ULA000|REG0A|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~44 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~44_combout  = \OPERATOR00|ULA000|REG0B|FFD15|qS~regout  $ (\OPERATOR00|ULA000|REG0A|FFD15|qS~regout  $ (\OPERATOR00|ULA000|SOM0000|H2|s~42 ))

	.dataa(\OPERATOR00|ULA000|REG0B|FFD15|qS~regout ),
	.datab(\OPERATOR00|ULA000|REG0A|FFD15|qS~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\OPERATOR00|ULA000|SOM0000|H2|s~42 ),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~44_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~44 .lut_mask = 16'h9696;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|ULA000|SOM0000|H2|s~46 (
// Equation(s):
// \OPERATOR00|ULA000|SOM0000|H2|s~46_combout  = (\CONTROLLER00|OPCODE00|Equal0~0_combout  & (\DADOS|altsyncram_component|auto_generated|q_b [15])) # (!\CONTROLLER00|OPCODE00|Equal0~0_combout  & ((\OPERATOR00|ULA000|SOM0000|H2|s~44_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_b [15]),
	.datab(\OPERATOR00|ULA000|SOM0000|H2|s~44_combout ),
	.datac(vcc),
	.datad(\CONTROLLER00|OPCODE00|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|ULA000|SOM0000|H2|s~46 .lut_mask = 16'hAACC;
defparam \OPERATOR00|ULA000|SOM0000|H2|s~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG012|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG012|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG008|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG008|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG012|FFD15|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG008|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG012|FFD15|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG008|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG014|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[14]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG014|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout  & ((\OPERATOR00|BANCOREG0|REG014|FFD15|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout  & 
// (\OPERATOR00|BANCOREG0|REG010|FFD15|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG010|FFD15|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~152_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG014|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG004|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG004|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG000|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG000|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout  = (\CONTROLLER00|RF_Rp_addr [1] & (((\CONTROLLER00|RF_Rp_addr [2])))) # (!\CONTROLLER00|RF_Rp_addr [1] & ((\CONTROLLER00|RF_Rp_addr [2] & (\OPERATOR00|BANCOREG0|REG004|FFD15|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|REG000|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [1]),
	.datab(\OPERATOR00|BANCOREG0|REG004|FFD15|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [2]),
	.datad(\OPERATOR00|BANCOREG0|REG000|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG006|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG006|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155_combout  = (\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout  & ((\OPERATOR00|BANCOREG0|REG006|FFD15|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout  & 
// (\OPERATOR00|BANCOREG0|REG002|FFD15|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [1] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG002|FFD15|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [1]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~154_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG006|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout  = (\CONTROLLER00|RF_Rp_addr [0] & (((\CONTROLLER00|RF_Rp_addr [3])))) # (!\CONTROLLER00|RF_Rp_addr [0] & ((\CONTROLLER00|RF_Rp_addr [3] & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153_combout )) # 
// (!\CONTROLLER00|RF_Rp_addr [3] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155_combout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [0]),
	.datab(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~153_combout ),
	.datac(\CONTROLLER00|RF_Rp_addr [3]),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~155_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG011|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG011|FFD15|qS~regout ));

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG009|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[9]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG009|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout  = (\CONTROLLER00|RF_Rp_addr [2] & (((\CONTROLLER00|RF_Rp_addr [1])))) # (!\CONTROLLER00|RF_Rp_addr [2] & ((\CONTROLLER00|RF_Rp_addr [1] & (\OPERATOR00|BANCOREG0|REG011|FFD15|qS~regout )) # 
// (!\CONTROLLER00|RF_Rp_addr [1] & ((\OPERATOR00|BANCOREG0|REG009|FFD15|qS~regout )))))

	.dataa(\CONTROLLER00|RF_Rp_addr [2]),
	.datab(\OPERATOR00|BANCOREG0|REG011|FFD15|qS~regout ),
	.datac(\CONTROLLER00|RF_Rp_addr [1]),
	.datad(\OPERATOR00|BANCOREG0|REG009|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157 .lut_mask = 16'hE5E0;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \OPERATOR00|BANCOREG0|REG015|FFD15|qS (
	.clk(\clock~combout ),
	.datain(\OPERATOR00|ULA000|SOM0000|H2|s~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OPERATOR00|BANCOREG0|DECODREG0|W_decod[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\OPERATOR00|BANCOREG0|REG015|FFD15|qS~regout ));

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158_combout  = (\CONTROLLER00|RF_Rp_addr [2] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout  & ((\OPERATOR00|BANCOREG0|REG015|FFD15|qS~regout ))) # (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout  & 
// (\OPERATOR00|BANCOREG0|REG013|FFD15|qS~regout )))) # (!\CONTROLLER00|RF_Rp_addr [2] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|REG013|FFD15|qS~regout ),
	.datab(\CONTROLLER00|RF_Rp_addr [2]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~157_combout ),
	.datad(\OPERATOR00|BANCOREG0|REG015|FFD15|qS~regout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159 (
// Equation(s):
// \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159_combout  = (\CONTROLLER00|RF_Rp_addr [0] & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout  & ((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158_combout ))) # 
// (!\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout  & (\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151_combout )))) # (!\CONTROLLER00|RF_Rp_addr [0] & (((\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout ))))

	.dataa(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~151_combout ),
	.datab(\CONTROLLER00|RF_Rp_addr [0]),
	.datac(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~156_combout ),
	.datad(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~158_combout ),
	.cin(gnd),
	.combout(\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159_combout ),
	.cout());
// synopsys translate_off
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159 .lut_mask = 16'hF838;
defparam \OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \DADOS|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\CONTROLLER00|OPCODE01|Equal0~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\sw~combout [7],\sw~combout [6],\sw~combout [5],\sw~combout [4],\sw~combout [3],\sw~combout [2],\sw~combout [1],\sw~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\OPERATOR00|BANCOREG0|MUXRP|out_mux[15]~159_combout }),
	.portbaddr({\CONTROLLER00|IR0|REGir|FFD7|qS~regout ,\CONTROLLER00|IR0|REGir|FFD6|qS~regout ,\CONTROLLER00|IR0|REGir|FFD5|qS~regout ,\CONTROLLER00|IR0|REGir|FFD4|qS~regout ,\CONTROLLER00|IR0|REGir|FFD3|qS~regout ,\CONTROLLER00|IR0|REGir|FFD2|qS~regout ,
\CONTROLLER00|IR0|REGir|FFD1|qS~regout ,\CONTROLLER00|IR0|REGir|FFD0|qS~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DADOS|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\DADOS|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .init_file = "memory_ram.mif";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ALTSYNCRAM";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 255;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 256;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \DADOS|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~0 (
// Equation(s):
// \BCD4CON|aux_bin~0_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [14] & (((!\DADOS|altsyncram_component|auto_generated|q_a [11])))) # (!\DADOS|altsyncram_component|auto_generated|q_a [14] & ((\DADOS|altsyncram_component|auto_generated|q_a 
// [13] & (\DADOS|altsyncram_component|auto_generated|q_a [12] & !\DADOS|altsyncram_component|auto_generated|q_a [11])) # (!\DADOS|altsyncram_component|auto_generated|q_a [13] & ((\DADOS|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [12]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [14]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [13]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~0 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~2 (
// Equation(s):
// \BCD4CON|aux_bin~2_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [12] & ((\DADOS|altsyncram_component|auto_generated|q_a [11]) # ((!\DADOS|altsyncram_component|auto_generated|q_a [14] & !\DADOS|altsyncram_component|auto_generated|q_a [13])))) 
// # (!\DADOS|altsyncram_component|auto_generated|q_a [12] & (!\DADOS|altsyncram_component|auto_generated|q_a [11] & (\DADOS|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [12]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [11]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [14]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~2 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~4 (
// Equation(s):
// \BCD4CON|aux_bin~4_combout  = (\BCD4CON|aux_bin~2_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [10] & !\BCD4CON|aux_bin~0_combout )))) # (!\BCD4CON|aux_bin~2_combout  & (\BCD4CON|aux_bin~1_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [10]) # (\BCD4CON|aux_bin~0_combout ))))

	.dataa(\BCD4CON|aux_bin~1_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [10]),
	.datac(\BCD4CON|aux_bin~0_combout ),
	.datad(\BCD4CON|aux_bin~2_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~4_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~4 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~1 (
// Equation(s):
// \BCD4CON|aux_bin~1_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [13] & (((!\DADOS|altsyncram_component|auto_generated|q_a [11] & !\DADOS|altsyncram_component|auto_generated|q_a [12])))) # (!\DADOS|altsyncram_component|auto_generated|q_a [13] 
// & (\DADOS|altsyncram_component|auto_generated|q_a [14] & ((\DADOS|altsyncram_component|auto_generated|q_a [11]) # (\DADOS|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [14]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [11]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [12]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~1 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~5 (
// Equation(s):
// \BCD4CON|aux_bin~5_combout  = (\BCD4CON|aux_bin~0_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [10]) # ((!\BCD4CON|aux_bin~1_combout  & !\BCD4CON|aux_bin~2_combout )))) # (!\BCD4CON|aux_bin~0_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [10] & (\BCD4CON|aux_bin~1_combout )))

	.dataa(\BCD4CON|aux_bin~0_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [10]),
	.datac(\BCD4CON|aux_bin~1_combout ),
	.datad(\BCD4CON|aux_bin~2_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~5_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~5 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~6 (
// Equation(s):
// \BCD4CON|aux_bin~6_combout  = (\BCD4CON|aux_bin~4_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [9])))) # (!\BCD4CON|aux_bin~4_combout  & ((\BCD4CON|aux_bin~5_combout  & (\BCD4CON|aux_bin~3_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [9])) # (!\BCD4CON|aux_bin~5_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\BCD4CON|aux_bin~3_combout ),
	.datab(\BCD4CON|aux_bin~4_combout ),
	.datac(\BCD4CON|aux_bin~5_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~6_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~6 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~8 (
// Equation(s):
// \BCD4CON|aux_bin~8_combout  = (\BCD4CON|aux_bin~3_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [9]) # ((!\BCD4CON|aux_bin~4_combout  & !\BCD4CON|aux_bin~5_combout )))) # (!\BCD4CON|aux_bin~3_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [9] & (\BCD4CON|aux_bin~4_combout )))

	.dataa(\BCD4CON|aux_bin~3_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [9]),
	.datac(\BCD4CON|aux_bin~4_combout ),
	.datad(\BCD4CON|aux_bin~5_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~8_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~8 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~10 (
// Equation(s):
// \BCD4CON|aux_bin~10_combout  = (\BCD4CON|aux_bin~8_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [8] & !\BCD4CON|aux_bin~6_combout )))) # (!\BCD4CON|aux_bin~8_combout  & (\BCD4CON|aux_bin~7_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [8]) # (\BCD4CON|aux_bin~6_combout ))))

	.dataa(\BCD4CON|aux_bin~7_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [8]),
	.datac(\BCD4CON|aux_bin~6_combout ),
	.datad(\BCD4CON|aux_bin~8_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~10_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~10 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~3 (
// Equation(s):
// \BCD4CON|aux_bin~3_combout  = (\BCD4CON|aux_bin~1_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [10])))) # (!\BCD4CON|aux_bin~1_combout  & ((\BCD4CON|aux_bin~2_combout  & (\BCD4CON|aux_bin~0_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [10])) # (!\BCD4CON|aux_bin~2_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\BCD4CON|aux_bin~0_combout ),
	.datab(\BCD4CON|aux_bin~1_combout ),
	.datac(\BCD4CON|aux_bin~2_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~3_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~3 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~7 (
// Equation(s):
// \BCD4CON|aux_bin~7_combout  = (\BCD4CON|aux_bin~5_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [9] & !\BCD4CON|aux_bin~3_combout )))) # (!\BCD4CON|aux_bin~5_combout  & (\BCD4CON|aux_bin~4_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [9]) # (\BCD4CON|aux_bin~3_combout ))))

	.dataa(\BCD4CON|aux_bin~4_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [9]),
	.datac(\BCD4CON|aux_bin~3_combout ),
	.datad(\BCD4CON|aux_bin~5_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~7_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~7 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~11 (
// Equation(s):
// \BCD4CON|aux_bin~11_combout  = (\BCD4CON|aux_bin~6_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [8]) # ((!\BCD4CON|aux_bin~7_combout  & !\BCD4CON|aux_bin~8_combout )))) # (!\BCD4CON|aux_bin~6_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [8] & (\BCD4CON|aux_bin~7_combout )))

	.dataa(\BCD4CON|aux_bin~6_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [8]),
	.datac(\BCD4CON|aux_bin~7_combout ),
	.datad(\BCD4CON|aux_bin~8_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~11_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~11 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~12 (
// Equation(s):
// \BCD4CON|aux_bin~12_combout  = (\BCD4CON|aux_bin~10_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [7])))) # (!\BCD4CON|aux_bin~10_combout  & ((\BCD4CON|aux_bin~11_combout  & (\BCD4CON|aux_bin~9_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [7])) # (!\BCD4CON|aux_bin~11_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\BCD4CON|aux_bin~9_combout ),
	.datab(\BCD4CON|aux_bin~10_combout ),
	.datac(\BCD4CON|aux_bin~11_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~12_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~12 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~14 (
// Equation(s):
// \BCD4CON|aux_bin~14_combout  = (\BCD4CON|aux_bin~9_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [7]) # ((!\BCD4CON|aux_bin~10_combout  & !\BCD4CON|aux_bin~11_combout )))) # (!\BCD4CON|aux_bin~9_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [7] & (\BCD4CON|aux_bin~10_combout )))

	.dataa(\BCD4CON|aux_bin~9_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [7]),
	.datac(\BCD4CON|aux_bin~10_combout ),
	.datad(\BCD4CON|aux_bin~11_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~14_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~14 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~16 (
// Equation(s):
// \BCD4CON|aux_bin~16_combout  = (\BCD4CON|aux_bin~14_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [6] & !\BCD4CON|aux_bin~12_combout )))) # (!\BCD4CON|aux_bin~14_combout  & (\BCD4CON|aux_bin~13_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [6]) # (\BCD4CON|aux_bin~12_combout ))))

	.dataa(\BCD4CON|aux_bin~13_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [6]),
	.datac(\BCD4CON|aux_bin~12_combout ),
	.datad(\BCD4CON|aux_bin~14_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~16_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~16 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~9 (
// Equation(s):
// \BCD4CON|aux_bin~9_combout  = (\BCD4CON|aux_bin~7_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [8])))) # (!\BCD4CON|aux_bin~7_combout  & ((\BCD4CON|aux_bin~8_combout  & (\BCD4CON|aux_bin~6_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [8])) # (!\BCD4CON|aux_bin~8_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\BCD4CON|aux_bin~6_combout ),
	.datab(\BCD4CON|aux_bin~7_combout ),
	.datac(\BCD4CON|aux_bin~8_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~9_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~9 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~13 (
// Equation(s):
// \BCD4CON|aux_bin~13_combout  = (\BCD4CON|aux_bin~11_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [7] & !\BCD4CON|aux_bin~9_combout )))) # (!\BCD4CON|aux_bin~11_combout  & (\BCD4CON|aux_bin~10_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [7]) # (\BCD4CON|aux_bin~9_combout ))))

	.dataa(\BCD4CON|aux_bin~10_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [7]),
	.datac(\BCD4CON|aux_bin~9_combout ),
	.datad(\BCD4CON|aux_bin~11_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~13_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~13 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~17 (
// Equation(s):
// \BCD4CON|aux_bin~17_combout  = (\BCD4CON|aux_bin~12_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [6]) # ((!\BCD4CON|aux_bin~13_combout  & !\BCD4CON|aux_bin~14_combout )))) # (!\BCD4CON|aux_bin~12_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [6] & (\BCD4CON|aux_bin~13_combout )))

	.dataa(\BCD4CON|aux_bin~12_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [6]),
	.datac(\BCD4CON|aux_bin~13_combout ),
	.datad(\BCD4CON|aux_bin~14_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~17_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~17 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~18 (
// Equation(s):
// \BCD4CON|aux_bin~18_combout  = (\BCD4CON|aux_bin~16_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [5])))) # (!\BCD4CON|aux_bin~16_combout  & ((\BCD4CON|aux_bin~17_combout  & (\BCD4CON|aux_bin~15_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [5])) # (!\BCD4CON|aux_bin~17_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\BCD4CON|aux_bin~15_combout ),
	.datab(\BCD4CON|aux_bin~16_combout ),
	.datac(\BCD4CON|aux_bin~17_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~18_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~18 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~20 (
// Equation(s):
// \BCD4CON|aux_bin~20_combout  = (\BCD4CON|aux_bin~15_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [5]) # ((!\BCD4CON|aux_bin~16_combout  & !\BCD4CON|aux_bin~17_combout )))) # (!\BCD4CON|aux_bin~15_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [5] & (\BCD4CON|aux_bin~16_combout )))

	.dataa(\BCD4CON|aux_bin~15_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [5]),
	.datac(\BCD4CON|aux_bin~16_combout ),
	.datad(\BCD4CON|aux_bin~17_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~20_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~20 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~22 (
// Equation(s):
// \BCD4CON|aux_bin~22_combout  = (\BCD4CON|aux_bin~20_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [4] & !\BCD4CON|aux_bin~18_combout )))) # (!\BCD4CON|aux_bin~20_combout  & (\BCD4CON|aux_bin~19_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [4]) # (\BCD4CON|aux_bin~18_combout ))))

	.dataa(\BCD4CON|aux_bin~19_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~22_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~22 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~15 (
// Equation(s):
// \BCD4CON|aux_bin~15_combout  = (\BCD4CON|aux_bin~13_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [6])))) # (!\BCD4CON|aux_bin~13_combout  & ((\BCD4CON|aux_bin~14_combout  & (\BCD4CON|aux_bin~12_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [6])) # (!\BCD4CON|aux_bin~14_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\BCD4CON|aux_bin~12_combout ),
	.datab(\BCD4CON|aux_bin~13_combout ),
	.datac(\BCD4CON|aux_bin~14_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~15_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~15 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~19 (
// Equation(s):
// \BCD4CON|aux_bin~19_combout  = (\BCD4CON|aux_bin~17_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [5] & !\BCD4CON|aux_bin~15_combout )))) # (!\BCD4CON|aux_bin~17_combout  & (\BCD4CON|aux_bin~16_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [5]) # (\BCD4CON|aux_bin~15_combout ))))

	.dataa(\BCD4CON|aux_bin~16_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [5]),
	.datac(\BCD4CON|aux_bin~15_combout ),
	.datad(\BCD4CON|aux_bin~17_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~19_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~19 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~23 (
// Equation(s):
// \BCD4CON|aux_bin~23_combout  = (\BCD4CON|aux_bin~18_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [4]) # ((!\BCD4CON|aux_bin~19_combout  & !\BCD4CON|aux_bin~20_combout )))) # (!\BCD4CON|aux_bin~18_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [4] & (\BCD4CON|aux_bin~19_combout )))

	.dataa(\BCD4CON|aux_bin~18_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~23_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~23 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~24 (
// Equation(s):
// \BCD4CON|aux_bin~24_combout  = (\BCD4CON|aux_bin~22_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [3])))) # (!\BCD4CON|aux_bin~22_combout  & ((\BCD4CON|aux_bin~23_combout  & (\BCD4CON|aux_bin~21_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [3])) # (!\BCD4CON|aux_bin~23_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\BCD4CON|aux_bin~21_combout ),
	.datab(\BCD4CON|aux_bin~22_combout ),
	.datac(\BCD4CON|aux_bin~23_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~24_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~24 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~26 (
// Equation(s):
// \BCD4CON|aux_bin~26_combout  = (\BCD4CON|aux_bin~21_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [3]) # ((!\BCD4CON|aux_bin~22_combout  & !\BCD4CON|aux_bin~23_combout )))) # (!\BCD4CON|aux_bin~21_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [3] & (\BCD4CON|aux_bin~22_combout )))

	.dataa(\BCD4CON|aux_bin~21_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\BCD4CON|aux_bin~22_combout ),
	.datad(\BCD4CON|aux_bin~23_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~26_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~26 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~28 (
// Equation(s):
// \BCD4CON|aux_bin~28_combout  = (\BCD4CON|aux_bin~26_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [2] & !\BCD4CON|aux_bin~24_combout )))) # (!\BCD4CON|aux_bin~26_combout  & (\BCD4CON|aux_bin~25_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # (\BCD4CON|aux_bin~24_combout ))))

	.dataa(\BCD4CON|aux_bin~25_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\BCD4CON|aux_bin~24_combout ),
	.datad(\BCD4CON|aux_bin~26_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~28_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~28 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~21 (
// Equation(s):
// \BCD4CON|aux_bin~21_combout  = (\BCD4CON|aux_bin~19_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [4])))) # (!\BCD4CON|aux_bin~19_combout  & ((\BCD4CON|aux_bin~20_combout  & (\BCD4CON|aux_bin~18_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [4])) # (!\BCD4CON|aux_bin~20_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\BCD4CON|aux_bin~18_combout ),
	.datab(\BCD4CON|aux_bin~19_combout ),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~21_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~21 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~25 (
// Equation(s):
// \BCD4CON|aux_bin~25_combout  = (\BCD4CON|aux_bin~23_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [3] & !\BCD4CON|aux_bin~21_combout )))) # (!\BCD4CON|aux_bin~23_combout  & (\BCD4CON|aux_bin~22_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [3]) # (\BCD4CON|aux_bin~21_combout ))))

	.dataa(\BCD4CON|aux_bin~22_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\BCD4CON|aux_bin~21_combout ),
	.datad(\BCD4CON|aux_bin~23_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~25_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~25 .lut_mask = 16'h03A8;
defparam \BCD4CON|aux_bin~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~29 (
// Equation(s):
// \BCD4CON|aux_bin~29_combout  = (\BCD4CON|aux_bin~24_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # ((!\BCD4CON|aux_bin~25_combout  & !\BCD4CON|aux_bin~26_combout )))) # (!\BCD4CON|aux_bin~24_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (\BCD4CON|aux_bin~25_combout )))

	.dataa(\BCD4CON|aux_bin~24_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\BCD4CON|aux_bin~25_combout ),
	.datad(\BCD4CON|aux_bin~26_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~29_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~29 .lut_mask = 16'h989A;
defparam \BCD4CON|aux_bin~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[2]~0 (
// Equation(s):
// \BCD4CON|bcd[2]~0_combout  = (\BCD4CON|aux_bin~27_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # ((!\BCD4CON|aux_bin~28_combout  & !\BCD4CON|aux_bin~29_combout )))) # (!\BCD4CON|aux_bin~27_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [1] & (\BCD4CON|aux_bin~28_combout )))

	.dataa(\BCD4CON|aux_bin~27_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~28_combout ),
	.datad(\BCD4CON|aux_bin~29_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[2]~0 .lut_mask = 16'h989A;
defparam \BCD4CON|bcd[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[1]~1 (
// Equation(s):
// \BCD4CON|bcd[1]~1_combout  = (\BCD4CON|aux_bin~28_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [1])))) # (!\BCD4CON|aux_bin~28_combout  & ((\BCD4CON|aux_bin~29_combout  & (\BCD4CON|aux_bin~27_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [1])) # (!\BCD4CON|aux_bin~29_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\BCD4CON|aux_bin~27_combout ),
	.datab(\BCD4CON|aux_bin~28_combout ),
	.datac(\BCD4CON|aux_bin~29_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BCD4CON|bcd[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[1]~1 .lut_mask = 16'h03EC;
defparam \BCD4CON|bcd[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~27 (
// Equation(s):
// \BCD4CON|aux_bin~27_combout  = (\BCD4CON|aux_bin~25_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [2])))) # (!\BCD4CON|aux_bin~25_combout  & ((\BCD4CON|aux_bin~26_combout  & (\BCD4CON|aux_bin~24_combout  & 
// !\DADOS|altsyncram_component|auto_generated|q_a [2])) # (!\BCD4CON|aux_bin~26_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\BCD4CON|aux_bin~24_combout ),
	.datab(\BCD4CON|aux_bin~25_combout ),
	.datac(\BCD4CON|aux_bin~26_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~27_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~27 .lut_mask = 16'h03EC;
defparam \BCD4CON|aux_bin~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[3]~2 (
// Equation(s):
// \BCD4CON|bcd[3]~2_combout  = (\BCD4CON|aux_bin~29_combout  & (((!\DADOS|altsyncram_component|auto_generated|q_a [1] & !\BCD4CON|aux_bin~27_combout )))) # (!\BCD4CON|aux_bin~29_combout  & (\BCD4CON|aux_bin~28_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # (\BCD4CON|aux_bin~27_combout ))))

	.dataa(\BCD4CON|aux_bin~28_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~27_combout ),
	.datad(\BCD4CON|aux_bin~29_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[3]~2 .lut_mask = 16'h03A8;
defparam \BCD4CON|bcd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[0]~8 (
// Equation(s):
// \HEX000|outt[0]~8_combout  = (!\BCD4CON|bcd[1]~1_combout  & (!\BCD4CON|bcd[3]~2_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [0] $ (\BCD4CON|bcd[2]~0_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datab(\BCD4CON|bcd[2]~0_combout ),
	.datac(\BCD4CON|bcd[1]~1_combout ),
	.datad(\BCD4CON|bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[0]~8 .lut_mask = 16'h0006;
defparam \HEX000|outt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[1]~81 (
// Equation(s):
// \HEX000|outt[1]~81_combout  = (\BCD4CON|aux_bin~29_combout  & (((\DADOS|altsyncram_component|auto_generated|q_a [0] & \DADOS|altsyncram_component|auto_generated|q_a [1])))) # (!\BCD4CON|aux_bin~29_combout  & ((\BCD4CON|aux_bin~28_combout  & 
// (!\DADOS|altsyncram_component|auto_generated|q_a [0] & !\DADOS|altsyncram_component|auto_generated|q_a [1])) # (!\BCD4CON|aux_bin~28_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [0] $ (\DADOS|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\BCD4CON|aux_bin~28_combout ),
	.datab(\BCD4CON|aux_bin~29_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\HEX000|outt[1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[1]~81 .lut_mask = 16'hC112;
defparam \HEX000|outt[1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[1]~82 (
// Equation(s):
// \HEX000|outt[1]~82_combout  = (\HEX000|outt[1]~81_combout  & (\BCD4CON|aux_bin~27_combout  $ (((\BCD4CON|aux_bin~28_combout  & !\BCD4CON|aux_bin~29_combout )))))

	.dataa(\BCD4CON|aux_bin~28_combout ),
	.datab(\HEX000|outt[1]~81_combout ),
	.datac(\BCD4CON|aux_bin~29_combout ),
	.datad(\BCD4CON|aux_bin~27_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[1]~82 .lut_mask = 16'hC408;
defparam \HEX000|outt[1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[2]~9 (
// Equation(s):
// \HEX000|outt[2]~9_combout  = (\BCD4CON|bcd[1]~1_combout  & (!\DADOS|altsyncram_component|auto_generated|q_a [0] & (!\BCD4CON|bcd[2]~0_combout  & !\BCD4CON|bcd[3]~2_combout )))

	.dataa(\BCD4CON|bcd[1]~1_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datac(\BCD4CON|bcd[2]~0_combout ),
	.datad(\BCD4CON|bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[2]~9 .lut_mask = 16'h0002;
defparam \HEX000|outt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[3]~11 (
// Equation(s):
// \HEX000|outt[3]~11_combout  = (\BCD4CON|aux_bin~28_combout  & (!\DADOS|altsyncram_component|auto_generated|q_a [1] & (!\BCD4CON|aux_bin~27_combout ))) # (!\BCD4CON|aux_bin~28_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [1] & 
// (\BCD4CON|aux_bin~27_combout  & !\BCD4CON|aux_bin~29_combout )))

	.dataa(\BCD4CON|aux_bin~28_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~27_combout ),
	.datad(\BCD4CON|aux_bin~29_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[3]~11 .lut_mask = 16'h0242;
defparam \HEX000|outt[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[3]~12 (
// Equation(s):
// \HEX000|outt[3]~12_combout  = (\HEX000|outt[3]~10_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [0] & (\HEX000|outt[3]~11_combout  & \BCD4CON|bcd[1]~1_combout )) # (!\DADOS|altsyncram_component|auto_generated|q_a [0] & 
// ((!\BCD4CON|bcd[1]~1_combout )))))

	.dataa(\HEX000|outt[3]~10_combout ),
	.datab(\HEX000|outt[3]~11_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datad(\BCD4CON|bcd[1]~1_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[3]~12 .lut_mask = 16'h800A;
defparam \HEX000|outt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[3]~13 (
// Equation(s):
// \HEX000|outt[3]~13_combout  = (!\BCD4CON|bcd[3]~2_combout  & (((\DADOS|altsyncram_component|auto_generated|q_a [0] & \HEX000|outt[3]~11_combout )) # (!\BCD4CON|bcd[2]~0_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datab(\HEX000|outt[3]~11_combout ),
	.datac(\BCD4CON|bcd[2]~0_combout ),
	.datad(\BCD4CON|bcd[3]~2_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[3]~13 .lut_mask = 16'h008F;
defparam \HEX000|outt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[3]~14 (
// Equation(s):
// \HEX000|outt[3]~14_combout  = (\HEX000|outt[3]~12_combout ) # ((\DADOS|altsyncram_component|auto_generated|q_a [0] & (\HEX000|outt[3]~13_combout  & !\BCD4CON|bcd[1]~1_combout )))

	.dataa(\HEX000|outt[3]~12_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datac(\HEX000|outt[3]~13_combout ),
	.datad(\BCD4CON|bcd[1]~1_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[3]~14 .lut_mask = 16'hAAEA;
defparam \HEX000|outt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~15 (
// Equation(s):
// \HEX000|outt[4]~15_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [0] & (\BCD4CON|bcd[3]~2_combout  & (!\BCD4CON|bcd[2]~0_combout  & !\BCD4CON|bcd[1]~1_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datab(\BCD4CON|bcd[3]~2_combout ),
	.datac(\BCD4CON|bcd[2]~0_combout ),
	.datad(\BCD4CON|bcd[1]~1_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~15 .lut_mask = 16'h0008;
defparam \HEX000|outt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~77 (
// Equation(s):
// \HEX000|outt[4]~77_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & (\BCD4CON|aux_bin~18_combout  $ (\BCD4CON|aux_bin~19_combout  $ (\DADOS|altsyncram_component|auto_generated|q_a [3])))) # (!\DADOS|altsyncram_component|auto_generated|q_a 
// [1] & (!\BCD4CON|aux_bin~19_combout  & (\BCD4CON|aux_bin~18_combout  $ (!\DADOS|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\BCD4CON|aux_bin~18_combout ),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~77 .lut_mask = 16'h8629;
defparam \HEX000|outt[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~78 (
// Equation(s):
// \HEX000|outt[4]~78_combout  = (\HEX000|outt[4]~77_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [2] $ (((\DADOS|altsyncram_component|auto_generated|q_a [1] & \BCD4CON|aux_bin~18_combout )))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\HEX000|outt[4]~77_combout ),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\HEX000|outt[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~78 .lut_mask = 16'h4C80;
defparam \HEX000|outt[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~18 (
// Equation(s):
// \HEX000|outt[4]~18_combout  = (!\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\HEX000|outt[4]~72_combout ) # ((\HEX000|outt[4]~78_combout  & !\BCD4CON|aux_bin~20_combout ))))

	.dataa(\HEX000|outt[4]~72_combout ),
	.datab(\HEX000|outt[4]~78_combout ),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\HEX000|outt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~18 .lut_mask = 16'h00AE;
defparam \HEX000|outt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~20 (
// Equation(s):
// \HEX000|outt[4]~20_combout  = (\BCD4CON|aux_bin~20_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [2])) # (!\BCD4CON|aux_bin~20_combout  & (\BCD4CON|aux_bin~19_combout  & ((\BCD4CON|aux_bin~18_combout ) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\BCD4CON|aux_bin~18_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~20 .lut_mask = 16'hB898;
defparam \HEX000|outt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~21 (
// Equation(s):
// \HEX000|outt[4]~21_combout  = (\BCD4CON|aux_bin~19_combout  & (((!\BCD4CON|aux_bin~18_combout )) # (!\DADOS|altsyncram_component|auto_generated|q_a [2]))) # (!\BCD4CON|aux_bin~19_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [2] $ 
// ((\BCD4CON|aux_bin~20_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\BCD4CON|aux_bin~18_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~21 .lut_mask = 16'h56F6;
defparam \HEX000|outt[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~22 (
// Equation(s):
// \HEX000|outt[4]~22_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [3] & (!\BCD4CON|aux_bin~18_combout  & ((\HEX000|outt[4]~21_combout ) # (!\DADOS|altsyncram_component|auto_generated|q_a [1])))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [3] & (\HEX000|outt[4]~21_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # (!\BCD4CON|aux_bin~18_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\HEX000|outt[4]~21_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~22 .lut_mask = 16'h4F02;
defparam \HEX000|outt[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~23 (
// Equation(s):
// \HEX000|outt[4]~23_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [3] & ((\HEX000|outt[4]~21_combout ) # ((\DADOS|altsyncram_component|auto_generated|q_a [1] & \BCD4CON|aux_bin~18_combout )))) # (!\DADOS|altsyncram_component|auto_generated|q_a 
// [3] & ((\BCD4CON|aux_bin~18_combout  & ((!\HEX000|outt[4]~21_combout ))) # (!\BCD4CON|aux_bin~18_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1]) # (\HEX000|outt[4]~21_combout )))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\HEX000|outt[4]~21_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~23 .lut_mask = 16'hAFD4;
defparam \HEX000|outt[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~24 (
// Equation(s):
// \HEX000|outt[4]~24_combout  = (\HEX000|outt[4]~23_combout  & (!\HEX000|outt[4]~19_combout  & (\HEX000|outt[4]~20_combout  & \HEX000|outt[4]~22_combout ))) # (!\HEX000|outt[4]~23_combout  & ((\HEX000|outt[4]~20_combout  $ (\HEX000|outt[4]~22_combout ))))

	.dataa(\HEX000|outt[4]~19_combout ),
	.datab(\HEX000|outt[4]~20_combout ),
	.datac(\HEX000|outt[4]~22_combout ),
	.datad(\HEX000|outt[4]~23_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~24 .lut_mask = 16'h403C;
defparam \HEX000|outt[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~25 (
// Equation(s):
// \HEX000|outt[4]~25_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [0]) # ((\DADOS|altsyncram_component|auto_generated|q_a [4] & \HEX000|outt[4]~24_combout ))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datac(\HEX000|outt[4]~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX000|outt[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~25 .lut_mask = 16'hEAEA;
defparam \HEX000|outt[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~42 (
// Equation(s):
// \HEX000|outt[6]~42_combout  = (!\DADOS|altsyncram_component|auto_generated|q_a [3] & ((!\DADOS|altsyncram_component|auto_generated|q_a [2]) # (!\DADOS|altsyncram_component|auto_generated|q_a [1])))

	.dataa(vcc),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~42 .lut_mask = 16'h003F;
defparam \HEX000|outt[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~43 (
// Equation(s):
// \HEX000|outt[6]~43_combout  = (\BCD4CON|aux_bin~18_combout  & (\BCD4CON|aux_bin~19_combout  & (!\DADOS|altsyncram_component|auto_generated|q_a [0] & !\DADOS|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\BCD4CON|aux_bin~18_combout ),
	.datab(\BCD4CON|aux_bin~19_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~43 .lut_mask = 16'h0008;
defparam \HEX000|outt[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~44 (
// Equation(s):
// \HEX000|outt[6]~44_combout  = (\HEX000|outt[6]~41_combout ) # ((\HEX000|outt[6]~42_combout  & (\HEX000|outt[6]~43_combout  & !\BCD4CON|aux_bin~20_combout )))

	.dataa(\HEX000|outt[6]~41_combout ),
	.datab(\HEX000|outt[6]~42_combout ),
	.datac(\HEX000|outt[6]~43_combout ),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~44 .lut_mask = 16'hAAEA;
defparam \HEX000|outt[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[4]~45 (
// Equation(s):
// \HEX000|outt[4]~45_combout  = (\HEX000|outt[4]~15_combout ) # ((!\HEX000|outt[6]~44_combout  & ((\HEX000|outt[4]~18_combout ) # (\HEX000|outt[4]~25_combout ))))

	.dataa(\HEX000|outt[4]~15_combout ),
	.datab(\HEX000|outt[4]~18_combout ),
	.datac(\HEX000|outt[4]~25_combout ),
	.datad(\HEX000|outt[6]~44_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[4]~45 .lut_mask = 16'hAAFE;
defparam \HEX000|outt[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[5]~46 (
// Equation(s):
// \HEX000|outt[5]~46_combout  = (\HEX000|outt[3]~13_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [0]) # (\BCD4CON|bcd[1]~1_combout )))

	.dataa(\HEX000|outt[3]~13_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datac(\BCD4CON|bcd[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX000|outt[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[5]~46 .lut_mask = 16'hA8A8;
defparam \HEX000|outt[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~55 (
// Equation(s):
// \HEX000|outt[6]~55_combout  = (\HEX000|outt[4]~16_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [1] & (\BCD4CON|aux_bin~18_combout  $ (!\DADOS|altsyncram_component|auto_generated|q_a [3]))) # (!\DADOS|altsyncram_component|auto_generated|q_a 
// [1] & (\BCD4CON|aux_bin~18_combout  & !\DADOS|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\HEX000|outt[4]~16_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~55 .lut_mask = 16'h8028;
defparam \HEX000|outt[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~27 (
// Equation(s):
// \HEX000|outt[6]~27_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # (\DADOS|altsyncram_component|auto_generated|q_a [3]))) # (!\DADOS|altsyncram_component|auto_generated|q_a [1] & 
// ((!\DADOS|altsyncram_component|auto_generated|q_a [3]) # (!\DADOS|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(vcc),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~27 .lut_mask = 16'hAFF5;
defparam \HEX000|outt[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~56 (
// Equation(s):
// \HEX000|outt[6]~56_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] $ (\DADOS|altsyncram_component|auto_generated|q_a [3])) # (!\DADOS|altsyncram_component|auto_generated|q_a [2])

	.dataa(vcc),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~56 .lut_mask = 16'h3CFF;
defparam \HEX000|outt[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~57 (
// Equation(s):
// \HEX000|outt[6]~57_combout  = (\BCD4CON|aux_bin~19_combout  & ((\BCD4CON|aux_bin~18_combout  & ((!\HEX000|outt[6]~56_combout ))) # (!\BCD4CON|aux_bin~18_combout  & (!\HEX000|outt[6]~27_combout ))))

	.dataa(\BCD4CON|aux_bin~19_combout ),
	.datab(\BCD4CON|aux_bin~18_combout ),
	.datac(\HEX000|outt[6]~27_combout ),
	.datad(\HEX000|outt[6]~56_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~57 .lut_mask = 16'h028A;
defparam \HEX000|outt[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~58 (
// Equation(s):
// \HEX000|outt[6]~58_combout  = (\BCD4CON|aux_bin~20_combout  & (((\HEX000|outt[6]~55_combout ) # (\HEX000|outt[6]~57_combout )))) # (!\BCD4CON|aux_bin~20_combout  & (\HEX000|outt[6]~54_combout ))

	.dataa(\HEX000|outt[6]~54_combout ),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\HEX000|outt[6]~55_combout ),
	.datad(\HEX000|outt[6]~57_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~58 .lut_mask = 16'hEEE2;
defparam \HEX000|outt[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~59 (
// Equation(s):
// \HEX000|outt[6]~59_combout  = (!\DADOS|altsyncram_component|auto_generated|q_a [0] & ((\DADOS|altsyncram_component|auto_generated|q_a [4] & (\HEX000|outt[6]~51_combout )) # (!\DADOS|altsyncram_component|auto_generated|q_a [4] & 
// ((\HEX000|outt[6]~58_combout )))))

	.dataa(\HEX000|outt[6]~51_combout ),
	.datab(\HEX000|outt[6]~58_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~59 .lut_mask = 16'h00AC;
defparam \HEX000|outt[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~61 (
// Equation(s):
// \HEX000|outt[6]~61_combout  = (\BCD4CON|aux_bin~18_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [1] $ ((!\DADOS|altsyncram_component|auto_generated|q_a [3])))) # (!\BCD4CON|aux_bin~18_combout  & 
// ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # ((\DADOS|altsyncram_component|auto_generated|q_a [1] & !\DADOS|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\BCD4CON|aux_bin~18_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~61 .lut_mask = 16'h99F2;
defparam \HEX000|outt[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~75 (
// Equation(s):
// \HEX000|outt[6]~75_combout  = (\BCD4CON|aux_bin~20_combout  & (((\HEX000|outt[6]~61_combout )))) # (!\BCD4CON|aux_bin~20_combout  & (\HEX000|outt[6]~60_combout  $ ((!\DADOS|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\HEX000|outt[6]~60_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\HEX000|outt[6]~61_combout ),
	.datad(\BCD4CON|aux_bin~20_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~75 .lut_mask = 16'hF099;
defparam \HEX000|outt[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~62 (
// Equation(s):
// \HEX000|outt[6]~62_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & (!\DADOS|altsyncram_component|auto_generated|q_a [3] & !\BCD4CON|aux_bin~18_combout )) # (!\DADOS|altsyncram_component|auto_generated|q_a [1] & 
// (\DADOS|altsyncram_component|auto_generated|q_a [3] & \BCD4CON|aux_bin~18_combout ))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX000|outt[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~62 .lut_mask = 16'h4242;
defparam \HEX000|outt[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~63 (
// Equation(s):
// \HEX000|outt[6]~63_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [2] & ((!\HEX000|outt[6]~62_combout ))) # (!\DADOS|altsyncram_component|auto_generated|q_a [2] & (\BCD4CON|aux_bin~20_combout  & \HEX000|outt[6]~62_combout ))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\HEX000|outt[6]~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX000|outt[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~63 .lut_mask = 16'h4A4A;
defparam \HEX000|outt[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~64 (
// Equation(s):
// \HEX000|outt[6]~64_combout  = (\BCD4CON|aux_bin~18_combout  & ((\BCD4CON|aux_bin~20_combout  $ (!\HEX000|outt[6]~63_combout )))) # (!\BCD4CON|aux_bin~18_combout  & ((\BCD4CON|aux_bin~20_combout  & ((!\HEX000|outt[6]~63_combout ))) # 
// (!\BCD4CON|aux_bin~20_combout  & (!\HEX000|outt[4]~19_combout ))))

	.dataa(\HEX000|outt[4]~19_combout ),
	.datab(\BCD4CON|aux_bin~18_combout ),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\HEX000|outt[6]~63_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~64 .lut_mask = 16'hC13D;
defparam \HEX000|outt[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~76 (
// Equation(s):
// \HEX000|outt[6]~76_combout  = (!\BCD4CON|aux_bin~19_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\HEX000|outt[6]~64_combout ))) # (!\DADOS|altsyncram_component|auto_generated|q_a [4] & (\HEX000|outt[6]~75_combout ))))

	.dataa(\BCD4CON|aux_bin~19_combout ),
	.datab(\HEX000|outt[6]~75_combout ),
	.datac(\HEX000|outt[6]~64_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~76 .lut_mask = 16'h5044;
defparam \HEX000|outt[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~65 (
// Equation(s):
// \HEX000|outt[6]~65_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & (\BCD4CON|aux_bin~20_combout  $ ((!\DADOS|altsyncram_component|auto_generated|q_a [3])))) # (!\DADOS|altsyncram_component|auto_generated|q_a [1] & 
// (((!\BCD4CON|aux_bin~20_combout  & \DADOS|altsyncram_component|auto_generated|q_a [2])) # (!\DADOS|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\BCD4CON|aux_bin~20_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~65 .lut_mask = 16'h9787;
defparam \HEX000|outt[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~66 (
// Equation(s):
// \HEX000|outt[6]~66_combout  = ((\DADOS|altsyncram_component|auto_generated|q_a [3] & !\DADOS|altsyncram_component|auto_generated|q_a [1])) # (!\DADOS|altsyncram_component|auto_generated|q_a [2])

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(vcc),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~66 .lut_mask = 16'h0AFF;
defparam \HEX000|outt[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~67 (
// Equation(s):
// \HEX000|outt[6]~67_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [4] & (((\BCD4CON|aux_bin~18_combout )))) # (!\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\BCD4CON|aux_bin~18_combout  & (\HEX000|outt[6]~65_combout )) # 
// (!\BCD4CON|aux_bin~18_combout  & ((\HEX000|outt[6]~66_combout )))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datab(\HEX000|outt[6]~65_combout ),
	.datac(\BCD4CON|aux_bin~18_combout ),
	.datad(\HEX000|outt[6]~66_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~67 .lut_mask = 16'hE5E0;
defparam \HEX000|outt[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~68 (
// Equation(s):
// \HEX000|outt[6]~68_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [1] & ((\DADOS|altsyncram_component|auto_generated|q_a [2]) # ((!\BCD4CON|aux_bin~20_combout  & !\DADOS|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [1] & (\DADOS|altsyncram_component|auto_generated|q_a [2] $ (((\DADOS|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datac(\BCD4CON|aux_bin~20_combout ),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\HEX000|outt[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~68 .lut_mask = 16'h99AE;
defparam \HEX000|outt[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~69 (
// Equation(s):
// \HEX000|outt[6]~69_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [4] & ((\HEX000|outt[6]~67_combout  & ((\HEX000|outt[6]~68_combout ))) # (!\HEX000|outt[6]~67_combout  & (\HEX000|outt[6]~74_combout )))) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [4] & (((\HEX000|outt[6]~67_combout ))))

	.dataa(\HEX000|outt[6]~74_combout ),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datac(\HEX000|outt[6]~67_combout ),
	.datad(\HEX000|outt[6]~68_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~69 .lut_mask = 16'hF838;
defparam \HEX000|outt[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~70 (
// Equation(s):
// \HEX000|outt[6]~70_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [0] & ((\HEX000|outt[6]~76_combout ) # ((\BCD4CON|aux_bin~19_combout  & \HEX000|outt[6]~69_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datab(\HEX000|outt[6]~76_combout ),
	.datac(\BCD4CON|aux_bin~19_combout ),
	.datad(\HEX000|outt[6]~69_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~70 .lut_mask = 16'hA888;
defparam \HEX000|outt[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX000|outt[6]~71 (
// Equation(s):
// \HEX000|outt[6]~71_combout  = (\HEX000|outt[6]~59_combout ) # ((\HEX000|outt[6]~44_combout  & ((!\HEX000|outt[4]~15_combout ))) # (!\HEX000|outt[6]~44_combout  & (\HEX000|outt[6]~70_combout )))

	.dataa(\HEX000|outt[6]~59_combout ),
	.datab(\HEX000|outt[6]~70_combout ),
	.datac(\HEX000|outt[6]~44_combout ),
	.datad(\HEX000|outt[4]~15_combout ),
	.cin(gnd),
	.combout(\HEX000|outt[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \HEX000|outt[6]~71 .lut_mask = 16'hAEFE;
defparam \HEX000|outt[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~32 (
// Equation(s):
// \BCD4CON|aux_bin~32_combout  = \BCD4CON|aux_bin~1_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [10] & !\BCD4CON|aux_bin~0_combout )) # (!\BCD4CON|aux_bin~2_combout )))

	.dataa(\BCD4CON|aux_bin~2_combout ),
	.datab(\BCD4CON|aux_bin~1_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [10]),
	.datad(\BCD4CON|aux_bin~0_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~32_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~32 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~30 (
// Equation(s):
// \BCD4CON|aux_bin~30_combout  = \BCD4CON|aux_bin~4_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [9] & !\BCD4CON|aux_bin~3_combout )) # (!\BCD4CON|aux_bin~5_combout )))

	.dataa(\BCD4CON|aux_bin~5_combout ),
	.datab(\BCD4CON|aux_bin~4_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [9]),
	.datad(\BCD4CON|aux_bin~3_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~30_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~30 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~31 (
// Equation(s):
// \BCD4CON|aux_bin~31_combout  = \DADOS|altsyncram_component|auto_generated|q_a [14] $ (((\DADOS|altsyncram_component|auto_generated|q_a [13] & ((\DADOS|altsyncram_component|auto_generated|q_a [11]) # (\DADOS|altsyncram_component|auto_generated|q_a 
// [12])))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [11]),
	.datab(\DADOS|altsyncram_component|auto_generated|q_a [12]),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [14]),
	.datad(\DADOS|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~31_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~31 .lut_mask = 16'h1EF0;
defparam \BCD4CON|aux_bin~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~34 (
// Equation(s):
// \BCD4CON|aux_bin~34_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [15] & (\BCD4CON|aux_bin~32_combout  & ((\BCD4CON|aux_bin~30_combout ) # (\BCD4CON|aux_bin~31_combout )))) # (!\DADOS|altsyncram_component|auto_generated|q_a [15] & 
// (!\BCD4CON|aux_bin~32_combout  & ((!\BCD4CON|aux_bin~31_combout ) # (!\BCD4CON|aux_bin~30_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datab(\BCD4CON|aux_bin~32_combout ),
	.datac(\BCD4CON|aux_bin~30_combout ),
	.datad(\BCD4CON|aux_bin~31_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~34_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~34 .lut_mask = 16'h8991;
defparam \BCD4CON|aux_bin~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~35 (
// Equation(s):
// \BCD4CON|aux_bin~35_combout  = (\BCD4CON|aux_bin~30_combout  & (\BCD4CON|aux_bin~31_combout  & (\DADOS|altsyncram_component|auto_generated|q_a [15] $ (\BCD4CON|aux_bin~32_combout )))) # (!\BCD4CON|aux_bin~30_combout  & (!\BCD4CON|aux_bin~31_combout  & 
// (\DADOS|altsyncram_component|auto_generated|q_a [15] & \BCD4CON|aux_bin~32_combout )))

	.dataa(\BCD4CON|aux_bin~30_combout ),
	.datab(\BCD4CON|aux_bin~31_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datad(\BCD4CON|aux_bin~32_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~35_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~35 .lut_mask = 16'h1880;
defparam \BCD4CON|aux_bin~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~36 (
// Equation(s):
// \BCD4CON|aux_bin~36_combout  = \BCD4CON|aux_bin~7_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [8] & !\BCD4CON|aux_bin~6_combout )) # (!\BCD4CON|aux_bin~8_combout )))

	.dataa(\BCD4CON|aux_bin~8_combout ),
	.datab(\BCD4CON|aux_bin~7_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [8]),
	.datad(\BCD4CON|aux_bin~6_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~36_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~36 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~37 (
// Equation(s):
// \BCD4CON|aux_bin~37_combout  = (\BCD4CON|aux_bin~34_combout  & (((\BCD4CON|aux_bin~33_combout  & !\BCD4CON|aux_bin~35_combout )) # (!\BCD4CON|aux_bin~36_combout ))) # (!\BCD4CON|aux_bin~34_combout  & ((\BCD4CON|aux_bin~35_combout  $ 
// (\BCD4CON|aux_bin~36_combout ))))

	.dataa(\BCD4CON|aux_bin~33_combout ),
	.datab(\BCD4CON|aux_bin~34_combout ),
	.datac(\BCD4CON|aux_bin~35_combout ),
	.datad(\BCD4CON|aux_bin~36_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~37_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~37 .lut_mask = 16'h0BFC;
defparam \BCD4CON|aux_bin~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~40 (
// Equation(s):
// \BCD4CON|aux_bin~40_combout  = \BCD4CON|aux_bin~10_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [7] & !\BCD4CON|aux_bin~9_combout )) # (!\BCD4CON|aux_bin~11_combout )))

	.dataa(\BCD4CON|aux_bin~11_combout ),
	.datab(\BCD4CON|aux_bin~10_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [7]),
	.datad(\BCD4CON|aux_bin~9_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~40_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~40 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~33 (
// Equation(s):
// \BCD4CON|aux_bin~33_combout  = (\BCD4CON|aux_bin~30_combout  & ((\BCD4CON|aux_bin~31_combout  & ((\DADOS|altsyncram_component|auto_generated|q_a [15]) # (\BCD4CON|aux_bin~32_combout ))) # (!\BCD4CON|aux_bin~31_combout  & ((!\BCD4CON|aux_bin~32_combout ) # 
// (!\DADOS|altsyncram_component|auto_generated|q_a [15]))))) # (!\BCD4CON|aux_bin~30_combout  & (\BCD4CON|aux_bin~31_combout  $ (((\DADOS|altsyncram_component|auto_generated|q_a [15] & \BCD4CON|aux_bin~32_combout )))))

	.dataa(\BCD4CON|aux_bin~30_combout ),
	.datab(\BCD4CON|aux_bin~31_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datad(\BCD4CON|aux_bin~32_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~33_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~33 .lut_mask = 16'h9EE6;
defparam \BCD4CON|aux_bin~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~39 (
// Equation(s):
// \BCD4CON|aux_bin~39_combout  = (\BCD4CON|aux_bin~34_combout  & (\BCD4CON|aux_bin~36_combout  & (\BCD4CON|aux_bin~33_combout ))) # (!\BCD4CON|aux_bin~34_combout  & (\BCD4CON|aux_bin~35_combout  & ((!\BCD4CON|aux_bin~33_combout ) # 
// (!\BCD4CON|aux_bin~36_combout ))))

	.dataa(\BCD4CON|aux_bin~36_combout ),
	.datab(\BCD4CON|aux_bin~33_combout ),
	.datac(\BCD4CON|aux_bin~34_combout ),
	.datad(\BCD4CON|aux_bin~35_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~39_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~39 .lut_mask = 16'h8780;
defparam \BCD4CON|aux_bin~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~42 (
// Equation(s):
// \BCD4CON|aux_bin~42_combout  = (\BCD4CON|aux_bin~37_combout  & (((!\BCD4CON|aux_bin~39_combout ) # (!\BCD4CON|aux_bin~40_combout )))) # (!\BCD4CON|aux_bin~37_combout  & (\BCD4CON|aux_bin~40_combout  & ((\BCD4CON|aux_bin~39_combout ) # 
// (!\BCD4CON|aux_bin~38_combout ))))

	.dataa(\BCD4CON|aux_bin~38_combout ),
	.datab(\BCD4CON|aux_bin~37_combout ),
	.datac(\BCD4CON|aux_bin~40_combout ),
	.datad(\BCD4CON|aux_bin~39_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~42_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~42 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~38 (
// Equation(s):
// \BCD4CON|aux_bin~38_combout  = (\BCD4CON|aux_bin~33_combout  & (((!\BCD4CON|aux_bin~35_combout ) # (!\BCD4CON|aux_bin~36_combout )))) # (!\BCD4CON|aux_bin~33_combout  & (\BCD4CON|aux_bin~36_combout  & ((\BCD4CON|aux_bin~34_combout ) # 
// (\BCD4CON|aux_bin~35_combout ))))

	.dataa(\BCD4CON|aux_bin~34_combout ),
	.datab(\BCD4CON|aux_bin~33_combout ),
	.datac(\BCD4CON|aux_bin~36_combout ),
	.datad(\BCD4CON|aux_bin~35_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~38_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~38 .lut_mask = 16'h3CEC;
defparam \BCD4CON|aux_bin~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~43 (
// Equation(s):
// \BCD4CON|aux_bin~43_combout  = (\BCD4CON|aux_bin~38_combout  & (\BCD4CON|aux_bin~39_combout  & ((!\BCD4CON|aux_bin~37_combout ) # (!\BCD4CON|aux_bin~40_combout )))) # (!\BCD4CON|aux_bin~38_combout  & (((\BCD4CON|aux_bin~40_combout  & 
// \BCD4CON|aux_bin~37_combout ))))

	.dataa(\BCD4CON|aux_bin~39_combout ),
	.datab(\BCD4CON|aux_bin~40_combout ),
	.datac(\BCD4CON|aux_bin~37_combout ),
	.datad(\BCD4CON|aux_bin~38_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~43_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~43 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~44 (
// Equation(s):
// \BCD4CON|aux_bin~44_combout  = \BCD4CON|aux_bin~13_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [6] & !\BCD4CON|aux_bin~12_combout )) # (!\BCD4CON|aux_bin~14_combout )))

	.dataa(\BCD4CON|aux_bin~14_combout ),
	.datab(\BCD4CON|aux_bin~13_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [6]),
	.datad(\BCD4CON|aux_bin~12_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~44_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~44 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~45 (
// Equation(s):
// \BCD4CON|aux_bin~45_combout  = (\BCD4CON|aux_bin~42_combout  & ((\BCD4CON|aux_bin~43_combout  $ (\BCD4CON|aux_bin~44_combout )))) # (!\BCD4CON|aux_bin~42_combout  & (((\BCD4CON|aux_bin~41_combout  & !\BCD4CON|aux_bin~43_combout )) # 
// (!\BCD4CON|aux_bin~44_combout )))

	.dataa(\BCD4CON|aux_bin~41_combout ),
	.datab(\BCD4CON|aux_bin~42_combout ),
	.datac(\BCD4CON|aux_bin~43_combout ),
	.datad(\BCD4CON|aux_bin~44_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~45_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~45 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~48 (
// Equation(s):
// \BCD4CON|aux_bin~48_combout  = \BCD4CON|aux_bin~16_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [5] & !\BCD4CON|aux_bin~15_combout )) # (!\BCD4CON|aux_bin~17_combout )))

	.dataa(\BCD4CON|aux_bin~17_combout ),
	.datab(\BCD4CON|aux_bin~16_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [5]),
	.datad(\BCD4CON|aux_bin~15_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~48_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~48 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~41 (
// Equation(s):
// \BCD4CON|aux_bin~41_combout  = (\BCD4CON|aux_bin~38_combout  & ((\BCD4CON|aux_bin~39_combout  $ (\BCD4CON|aux_bin~40_combout )))) # (!\BCD4CON|aux_bin~38_combout  & (((\BCD4CON|aux_bin~37_combout  & !\BCD4CON|aux_bin~39_combout )) # 
// (!\BCD4CON|aux_bin~40_combout )))

	.dataa(\BCD4CON|aux_bin~37_combout ),
	.datab(\BCD4CON|aux_bin~38_combout ),
	.datac(\BCD4CON|aux_bin~39_combout ),
	.datad(\BCD4CON|aux_bin~40_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~41_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~41 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~47 (
// Equation(s):
// \BCD4CON|aux_bin~47_combout  = (\BCD4CON|aux_bin~42_combout  & (\BCD4CON|aux_bin~43_combout  & ((!\BCD4CON|aux_bin~41_combout ) # (!\BCD4CON|aux_bin~44_combout )))) # (!\BCD4CON|aux_bin~42_combout  & (((\BCD4CON|aux_bin~44_combout  & 
// \BCD4CON|aux_bin~41_combout ))))

	.dataa(\BCD4CON|aux_bin~43_combout ),
	.datab(\BCD4CON|aux_bin~44_combout ),
	.datac(\BCD4CON|aux_bin~41_combout ),
	.datad(\BCD4CON|aux_bin~42_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~47_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~47 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~50 (
// Equation(s):
// \BCD4CON|aux_bin~50_combout  = (\BCD4CON|aux_bin~45_combout  & (((!\BCD4CON|aux_bin~47_combout ) # (!\BCD4CON|aux_bin~48_combout )))) # (!\BCD4CON|aux_bin~45_combout  & (\BCD4CON|aux_bin~48_combout  & ((\BCD4CON|aux_bin~47_combout ) # 
// (!\BCD4CON|aux_bin~46_combout ))))

	.dataa(\BCD4CON|aux_bin~46_combout ),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~48_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~50_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~50 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~46 (
// Equation(s):
// \BCD4CON|aux_bin~46_combout  = (\BCD4CON|aux_bin~41_combout  & (((!\BCD4CON|aux_bin~43_combout ) # (!\BCD4CON|aux_bin~44_combout )))) # (!\BCD4CON|aux_bin~41_combout  & (\BCD4CON|aux_bin~44_combout  & ((\BCD4CON|aux_bin~43_combout ) # 
// (!\BCD4CON|aux_bin~42_combout ))))

	.dataa(\BCD4CON|aux_bin~42_combout ),
	.datab(\BCD4CON|aux_bin~41_combout ),
	.datac(\BCD4CON|aux_bin~44_combout ),
	.datad(\BCD4CON|aux_bin~43_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~46_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~46 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~51 (
// Equation(s):
// \BCD4CON|aux_bin~51_combout  = (\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~47_combout  & ((!\BCD4CON|aux_bin~45_combout ) # (!\BCD4CON|aux_bin~48_combout )))) # (!\BCD4CON|aux_bin~46_combout  & (((\BCD4CON|aux_bin~48_combout  & 
// \BCD4CON|aux_bin~45_combout ))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\BCD4CON|aux_bin~48_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\BCD4CON|aux_bin~46_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~51_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~51 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~52 (
// Equation(s):
// \BCD4CON|aux_bin~52_combout  = \BCD4CON|aux_bin~19_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [4] & !\BCD4CON|aux_bin~18_combout )) # (!\BCD4CON|aux_bin~20_combout )))

	.dataa(\BCD4CON|aux_bin~20_combout ),
	.datab(\BCD4CON|aux_bin~19_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BCD4CON|aux_bin~18_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~52_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~52 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~53 (
// Equation(s):
// \BCD4CON|aux_bin~53_combout  = (\BCD4CON|aux_bin~50_combout  & ((\BCD4CON|aux_bin~51_combout  $ (\BCD4CON|aux_bin~52_combout )))) # (!\BCD4CON|aux_bin~50_combout  & (((\BCD4CON|aux_bin~49_combout  & !\BCD4CON|aux_bin~51_combout )) # 
// (!\BCD4CON|aux_bin~52_combout )))

	.dataa(\BCD4CON|aux_bin~49_combout ),
	.datab(\BCD4CON|aux_bin~50_combout ),
	.datac(\BCD4CON|aux_bin~51_combout ),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~53_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~53 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~56 (
// Equation(s):
// \BCD4CON|aux_bin~56_combout  = \BCD4CON|aux_bin~22_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [3] & !\BCD4CON|aux_bin~21_combout )) # (!\BCD4CON|aux_bin~23_combout )))

	.dataa(\BCD4CON|aux_bin~23_combout ),
	.datab(\BCD4CON|aux_bin~22_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BCD4CON|aux_bin~21_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~56_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~56 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~49 (
// Equation(s):
// \BCD4CON|aux_bin~49_combout  = (\BCD4CON|aux_bin~46_combout  & ((\BCD4CON|aux_bin~47_combout  $ (\BCD4CON|aux_bin~48_combout )))) # (!\BCD4CON|aux_bin~46_combout  & (((\BCD4CON|aux_bin~45_combout  & !\BCD4CON|aux_bin~47_combout )) # 
// (!\BCD4CON|aux_bin~48_combout )))

	.dataa(\BCD4CON|aux_bin~45_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~47_combout ),
	.datad(\BCD4CON|aux_bin~48_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~49_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~49 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~55 (
// Equation(s):
// \BCD4CON|aux_bin~55_combout  = (\BCD4CON|aux_bin~50_combout  & (\BCD4CON|aux_bin~51_combout  & ((!\BCD4CON|aux_bin~49_combout ) # (!\BCD4CON|aux_bin~52_combout )))) # (!\BCD4CON|aux_bin~50_combout  & (((\BCD4CON|aux_bin~52_combout  & 
// \BCD4CON|aux_bin~49_combout ))))

	.dataa(\BCD4CON|aux_bin~51_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~49_combout ),
	.datad(\BCD4CON|aux_bin~50_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~55_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~55 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~58 (
// Equation(s):
// \BCD4CON|aux_bin~58_combout  = (\BCD4CON|aux_bin~53_combout  & (((!\BCD4CON|aux_bin~55_combout ) # (!\BCD4CON|aux_bin~56_combout )))) # (!\BCD4CON|aux_bin~53_combout  & (\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~55_combout ) # 
// (!\BCD4CON|aux_bin~54_combout ))))

	.dataa(\BCD4CON|aux_bin~54_combout ),
	.datab(\BCD4CON|aux_bin~53_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~55_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~58_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~58 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~54 (
// Equation(s):
// \BCD4CON|aux_bin~54_combout  = (\BCD4CON|aux_bin~49_combout  & (((!\BCD4CON|aux_bin~51_combout ) # (!\BCD4CON|aux_bin~52_combout )))) # (!\BCD4CON|aux_bin~49_combout  & (\BCD4CON|aux_bin~52_combout  & ((\BCD4CON|aux_bin~51_combout ) # 
// (!\BCD4CON|aux_bin~50_combout ))))

	.dataa(\BCD4CON|aux_bin~50_combout ),
	.datab(\BCD4CON|aux_bin~49_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~51_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~54_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~54 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~59 (
// Equation(s):
// \BCD4CON|aux_bin~59_combout  = (\BCD4CON|aux_bin~54_combout  & (\BCD4CON|aux_bin~55_combout  & ((!\BCD4CON|aux_bin~53_combout ) # (!\BCD4CON|aux_bin~56_combout )))) # (!\BCD4CON|aux_bin~54_combout  & (((\BCD4CON|aux_bin~56_combout  & 
// \BCD4CON|aux_bin~53_combout ))))

	.dataa(\BCD4CON|aux_bin~55_combout ),
	.datab(\BCD4CON|aux_bin~56_combout ),
	.datac(\BCD4CON|aux_bin~53_combout ),
	.datad(\BCD4CON|aux_bin~54_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~59_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~59 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~60 (
// Equation(s):
// \BCD4CON|aux_bin~60_combout  = \BCD4CON|aux_bin~25_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [2] & !\BCD4CON|aux_bin~24_combout )) # (!\BCD4CON|aux_bin~26_combout )))

	.dataa(\BCD4CON|aux_bin~26_combout ),
	.datab(\BCD4CON|aux_bin~25_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datad(\BCD4CON|aux_bin~24_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~60_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~60 .lut_mask = 16'h9993;
defparam \BCD4CON|aux_bin~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[5]~3 (
// Equation(s):
// \BCD4CON|bcd[5]~3_combout  = (\BCD4CON|aux_bin~58_combout  & ((\BCD4CON|aux_bin~59_combout  $ (\BCD4CON|aux_bin~60_combout )))) # (!\BCD4CON|aux_bin~58_combout  & (((\BCD4CON|aux_bin~57_combout  & !\BCD4CON|aux_bin~59_combout )) # 
// (!\BCD4CON|aux_bin~60_combout )))

	.dataa(\BCD4CON|aux_bin~57_combout ),
	.datab(\BCD4CON|aux_bin~58_combout ),
	.datac(\BCD4CON|aux_bin~59_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[5]~3 .lut_mask = 16'h0EF3;
defparam \BCD4CON|bcd[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[4]~4 (
// Equation(s):
// \BCD4CON|bcd[4]~4_combout  = \BCD4CON|aux_bin~28_combout  $ ((((!\DADOS|altsyncram_component|auto_generated|q_a [1] & !\BCD4CON|aux_bin~27_combout )) # (!\BCD4CON|aux_bin~29_combout )))

	.dataa(\BCD4CON|aux_bin~29_combout ),
	.datab(\BCD4CON|aux_bin~28_combout ),
	.datac(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datad(\BCD4CON|aux_bin~27_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[4]~4 .lut_mask = 16'h9993;
defparam \BCD4CON|bcd[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~57 (
// Equation(s):
// \BCD4CON|aux_bin~57_combout  = (\BCD4CON|aux_bin~54_combout  & ((\BCD4CON|aux_bin~55_combout  $ (\BCD4CON|aux_bin~56_combout )))) # (!\BCD4CON|aux_bin~54_combout  & (((\BCD4CON|aux_bin~53_combout  & !\BCD4CON|aux_bin~55_combout )) # 
// (!\BCD4CON|aux_bin~56_combout )))

	.dataa(\BCD4CON|aux_bin~53_combout ),
	.datab(\BCD4CON|aux_bin~54_combout ),
	.datac(\BCD4CON|aux_bin~55_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~57_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~57 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[6]~5 (
// Equation(s):
// \BCD4CON|bcd[6]~5_combout  = (\BCD4CON|aux_bin~57_combout  & (((!\BCD4CON|aux_bin~59_combout ) # (!\BCD4CON|aux_bin~60_combout )))) # (!\BCD4CON|aux_bin~57_combout  & (\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~59_combout ) # 
// (!\BCD4CON|aux_bin~58_combout ))))

	.dataa(\BCD4CON|aux_bin~58_combout ),
	.datab(\BCD4CON|aux_bin~57_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~59_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[6]~5 .lut_mask = 16'h3CDC;
defparam \BCD4CON|bcd[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[7]~6 (
// Equation(s):
// \BCD4CON|bcd[7]~6_combout  = (\BCD4CON|aux_bin~58_combout  & (\BCD4CON|aux_bin~59_combout  & ((!\BCD4CON|aux_bin~57_combout ) # (!\BCD4CON|aux_bin~60_combout )))) # (!\BCD4CON|aux_bin~58_combout  & (((\BCD4CON|aux_bin~60_combout  & 
// \BCD4CON|aux_bin~57_combout ))))

	.dataa(\BCD4CON|aux_bin~59_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~57_combout ),
	.datad(\BCD4CON|aux_bin~58_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[7]~6 .lut_mask = 16'h2AC0;
defparam \BCD4CON|bcd[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[0]~0 (
// Equation(s):
// \HEX001|outt[0]~0_combout  = (\BCD4CON|bcd[5]~3_combout  & (!\BCD4CON|bcd[7]~6_combout  & (\BCD4CON|bcd[4]~4_combout  $ (\BCD4CON|bcd[6]~5_combout ))))

	.dataa(\BCD4CON|bcd[5]~3_combout ),
	.datab(\BCD4CON|bcd[4]~4_combout ),
	.datac(\BCD4CON|bcd[6]~5_combout ),
	.datad(\BCD4CON|bcd[7]~6_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[0]~0 .lut_mask = 16'h0028;
defparam \HEX001|outt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[1]~71 (
// Equation(s):
// \HEX001|outt[1]~71_combout  = (\BCD4CON|aux_bin~60_combout  & (\BCD4CON|aux_bin~58_combout  & (\BCD4CON|aux_bin~59_combout  $ (!\BCD4CON|bcd[4]~4_combout )))) # (!\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~58_combout  & 
// (!\BCD4CON|aux_bin~59_combout  & \BCD4CON|bcd[4]~4_combout )) # (!\BCD4CON|aux_bin~58_combout  & ((!\BCD4CON|bcd[4]~4_combout )))))

	.dataa(\BCD4CON|aux_bin~59_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~58_combout ),
	.datad(\BCD4CON|bcd[4]~4_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[1]~71 .lut_mask = 16'h9043;
defparam \HEX001|outt[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[1]~72 (
// Equation(s):
// \HEX001|outt[1]~72_combout  = (\HEX001|outt[1]~71_combout  & (\BCD4CON|aux_bin~57_combout  $ (((!\BCD4CON|aux_bin~60_combout ) # (!\BCD4CON|aux_bin~59_combout )))))

	.dataa(\BCD4CON|aux_bin~59_combout ),
	.datab(\HEX001|outt[1]~71_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~57_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[1]~72 .lut_mask = 16'h804C;
defparam \HEX001|outt[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[2]~1 (
// Equation(s):
// \HEX001|outt[2]~1_combout  = (\BCD4CON|bcd[4]~4_combout  & (\BCD4CON|bcd[6]~5_combout  & (!\BCD4CON|bcd[5]~3_combout  & !\BCD4CON|bcd[7]~6_combout )))

	.dataa(\BCD4CON|bcd[4]~4_combout ),
	.datab(\BCD4CON|bcd[6]~5_combout ),
	.datac(\BCD4CON|bcd[5]~3_combout ),
	.datad(\BCD4CON|bcd[7]~6_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[2]~1 .lut_mask = 16'h0008;
defparam \HEX001|outt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[3]~3 (
// Equation(s):
// \HEX001|outt[3]~3_combout  = (\BCD4CON|bcd[6]~5_combout  & (((!\BCD4CON|bcd[7]~6_combout )))) # (!\BCD4CON|bcd[6]~5_combout  & (\HEX001|outt[3]~2_combout  & (!\BCD4CON|bcd[4]~4_combout )))

	.dataa(\HEX001|outt[3]~2_combout ),
	.datab(\BCD4CON|bcd[6]~5_combout ),
	.datac(\BCD4CON|bcd[4]~4_combout ),
	.datad(\BCD4CON|bcd[7]~6_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[3]~3 .lut_mask = 16'h02CE;
defparam \HEX001|outt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[3]~2 (
// Equation(s):
// \HEX001|outt[3]~2_combout  = (\BCD4CON|aux_bin~58_combout  & ((\BCD4CON|aux_bin~60_combout  & (\BCD4CON|aux_bin~59_combout  & \BCD4CON|aux_bin~57_combout )) # (!\BCD4CON|aux_bin~60_combout  & (!\BCD4CON|aux_bin~59_combout )))) # 
// (!\BCD4CON|aux_bin~58_combout  & (\BCD4CON|aux_bin~60_combout  & ((!\BCD4CON|aux_bin~57_combout ))))

	.dataa(\BCD4CON|aux_bin~58_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~59_combout ),
	.datad(\BCD4CON|aux_bin~57_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[3]~2 .lut_mask = 16'h8246;
defparam \HEX001|outt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[3]~4 (
// Equation(s):
// \HEX001|outt[3]~4_combout  = (\BCD4CON|bcd[5]~3_combout  & (((\BCD4CON|bcd[7]~6_combout ) # (\BCD4CON|bcd[6]~5_combout )))) # (!\BCD4CON|bcd[5]~3_combout  & (\HEX001|outt[3]~2_combout  & ((!\BCD4CON|bcd[6]~5_combout ))))

	.dataa(\BCD4CON|bcd[5]~3_combout ),
	.datab(\HEX001|outt[3]~2_combout ),
	.datac(\BCD4CON|bcd[7]~6_combout ),
	.datad(\BCD4CON|bcd[6]~5_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[3]~4 .lut_mask = 16'hAAE4;
defparam \HEX001|outt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[3]~5 (
// Equation(s):
// \HEX001|outt[3]~5_combout  = (\BCD4CON|bcd[4]~4_combout  & (((\BCD4CON|bcd[5]~3_combout  & !\HEX001|outt[3]~4_combout )))) # (!\BCD4CON|bcd[4]~4_combout  & ((\BCD4CON|bcd[5]~3_combout  & (\HEX001|outt[3]~3_combout )) # (!\BCD4CON|bcd[5]~3_combout  & 
// ((\HEX001|outt[3]~4_combout )))))

	.dataa(\BCD4CON|bcd[4]~4_combout ),
	.datab(\HEX001|outt[3]~3_combout ),
	.datac(\BCD4CON|bcd[5]~3_combout ),
	.datad(\HEX001|outt[3]~4_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[3]~5 .lut_mask = 16'h45E0;
defparam \HEX001|outt[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~6 (
// Equation(s):
// \HEX001|outt[4]~6_combout  = (\BCD4CON|bcd[6]~5_combout  & (\BCD4CON|bcd[5]~3_combout  & (\BCD4CON|bcd[7]~6_combout  & !\BCD4CON|bcd[4]~4_combout )))

	.dataa(\BCD4CON|bcd[6]~5_combout ),
	.datab(\BCD4CON|bcd[5]~3_combout ),
	.datac(\BCD4CON|bcd[7]~6_combout ),
	.datad(\BCD4CON|bcd[4]~4_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~6 .lut_mask = 16'h0080;
defparam \HEX001|outt[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~16 (
// Equation(s):
// \HEX001|outt[4]~16_combout  = (\BCD4CON|aux_bin~52_combout  & (!\BCD4CON|aux_bin~60_combout  & (\BCD4CON|aux_bin~56_combout  $ (\BCD4CON|aux_bin~46_combout )))) # (!\BCD4CON|aux_bin~52_combout  & (!\BCD4CON|aux_bin~56_combout  & 
// (!\BCD4CON|aux_bin~46_combout  & \BCD4CON|aux_bin~60_combout )))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~56_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~16 .lut_mask = 16'h0128;
defparam \HEX001|outt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~17 (
// Equation(s):
// \HEX001|outt[4]~17_combout  = (\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~52_combout ) # ((!\BCD4CON|aux_bin~60_combout ) # (!\BCD4CON|aux_bin~46_combout )))) # (!\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~46_combout ) # 
// (\BCD4CON|aux_bin~52_combout  $ (\BCD4CON|aux_bin~60_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~56_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~17 .lut_mask = 16'hBDFE;
defparam \HEX001|outt[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~18 (
// Equation(s):
// \HEX001|outt[4]~18_combout  = (\BCD4CON|aux_bin~47_combout  & (((!\BCD4CON|aux_bin~45_combout )))) # (!\BCD4CON|aux_bin~47_combout  & ((\BCD4CON|aux_bin~45_combout  & ((!\HEX001|outt[4]~17_combout ))) # (!\BCD4CON|aux_bin~45_combout  & 
// (\HEX001|outt[4]~16_combout ))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\HEX001|outt[4]~16_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\HEX001|outt[4]~17_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~18 .lut_mask = 16'h0E5E;
defparam \HEX001|outt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~19 (
// Equation(s):
// \HEX001|outt[4]~19_combout  = (\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~46_combout  $ (\BCD4CON|aux_bin~60_combout )) # (!\BCD4CON|aux_bin~52_combout ))) # (!\BCD4CON|aux_bin~56_combout  & ((\BCD4CON|aux_bin~52_combout ) # 
// ((!\BCD4CON|aux_bin~60_combout ))))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~19 .lut_mask = 16'h6EF7;
defparam \HEX001|outt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~20 (
// Equation(s):
// \HEX001|outt[4]~20_combout  = (\BCD4CON|aux_bin~47_combout  & ((\HEX001|outt[4]~18_combout  & ((!\HEX001|outt[4]~19_combout ))) # (!\HEX001|outt[4]~18_combout  & (!\HEX001|outt[4]~15_combout )))) # (!\BCD4CON|aux_bin~47_combout  & 
// (((\HEX001|outt[4]~18_combout ))))

	.dataa(\HEX001|outt[4]~15_combout ),
	.datab(\BCD4CON|aux_bin~47_combout ),
	.datac(\HEX001|outt[4]~18_combout ),
	.datad(\HEX001|outt[4]~19_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~20 .lut_mask = 16'h34F4;
defparam \HEX001|outt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~21 (
// Equation(s):
// \HEX001|outt[4]~21_combout  = ((\BCD4CON|aux_bin~48_combout  & (\HEX001|outt[4]~14_combout )) # (!\BCD4CON|aux_bin~48_combout  & ((\HEX001|outt[4]~20_combout )))) # (!\BCD4CON|bcd[4]~4_combout )

	.dataa(\HEX001|outt[4]~14_combout ),
	.datab(\HEX001|outt[4]~20_combout ),
	.datac(\BCD4CON|aux_bin~48_combout ),
	.datad(\BCD4CON|bcd[4]~4_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~21 .lut_mask = 16'hACFF;
defparam \HEX001|outt[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~22 (
// Equation(s):
// \HEX001|outt[4]~22_combout  = (\BCD4CON|aux_bin~56_combout  & (\BCD4CON|aux_bin~52_combout  $ (!\BCD4CON|aux_bin~60_combout )))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX001|outt[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~22 .lut_mask = 16'h8282;
defparam \HEX001|outt[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~29 (
// Equation(s):
// \HEX001|outt[4]~29_combout  = (\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~56_combout ) # (\BCD4CON|aux_bin~52_combout ))) # (!\BCD4CON|aux_bin~60_combout  & ((!\BCD4CON|aux_bin~52_combout ) # (!\BCD4CON|aux_bin~56_combout )))

	.dataa(\BCD4CON|aux_bin~60_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~29 .lut_mask = 16'hAFF5;
defparam \HEX001|outt[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~30 (
// Equation(s):
// \HEX001|outt[4]~30_combout  = (\BCD4CON|aux_bin~46_combout  & ((\BCD4CON|aux_bin~45_combout  & ((!\HEX001|outt[4]~29_combout ))) # (!\BCD4CON|aux_bin~45_combout  & (\HEX001|outt[4]~22_combout )))) # (!\BCD4CON|aux_bin~46_combout  & 
// (((!\BCD4CON|aux_bin~45_combout ))))

	.dataa(\BCD4CON|aux_bin~46_combout ),
	.datab(\HEX001|outt[4]~22_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\HEX001|outt[4]~29_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~30 .lut_mask = 16'h0DAD;
defparam \HEX001|outt[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~31 (
// Equation(s):
// \HEX001|outt[6]~31_combout  = (\BCD4CON|aux_bin~52_combout  & (!\BCD4CON|aux_bin~56_combout  & !\BCD4CON|aux_bin~60_combout ))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~31 .lut_mask = 16'h000A;
defparam \HEX001|outt[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~32 (
// Equation(s):
// \HEX001|outt[4]~32_combout  = (\BCD4CON|aux_bin~46_combout  & (((\HEX001|outt[4]~30_combout )))) # (!\BCD4CON|aux_bin~46_combout  & ((\HEX001|outt[4]~30_combout  & ((\HEX001|outt[6]~31_combout ))) # (!\HEX001|outt[4]~30_combout  & 
// (!\HEX001|outt[4]~28_combout ))))

	.dataa(\HEX001|outt[4]~28_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\HEX001|outt[4]~30_combout ),
	.datad(\HEX001|outt[6]~31_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~32 .lut_mask = 16'hF1C1;
defparam \HEX001|outt[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~23 (
// Equation(s):
// \HEX001|outt[4]~23_combout  = (\BCD4CON|aux_bin~56_combout ) # ((\BCD4CON|aux_bin~46_combout  $ (\BCD4CON|aux_bin~60_combout )) # (!\BCD4CON|aux_bin~52_combout ))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~23 .lut_mask = 16'hBEFF;
defparam \HEX001|outt[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~24 (
// Equation(s):
// \HEX001|outt[4]~24_combout  = (\BCD4CON|aux_bin~46_combout  & (!\BCD4CON|aux_bin~56_combout  & (\BCD4CON|aux_bin~60_combout  $ (!\BCD4CON|aux_bin~52_combout )))) # (!\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~60_combout  & 
// (!\BCD4CON|aux_bin~52_combout  & \BCD4CON|aux_bin~56_combout )))

	.dataa(\BCD4CON|aux_bin~60_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~24 .lut_mask = 16'h0284;
defparam \HEX001|outt[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~25 (
// Equation(s):
// \HEX001|outt[4]~25_combout  = (\BCD4CON|aux_bin~48_combout  & (((!\BCD4CON|aux_bin~45_combout )))) # (!\BCD4CON|aux_bin~48_combout  & ((\BCD4CON|aux_bin~45_combout  & ((\HEX001|outt[4]~24_combout ))) # (!\BCD4CON|aux_bin~45_combout  & 
// (!\HEX001|outt[4]~23_combout ))))

	.dataa(\BCD4CON|aux_bin~48_combout ),
	.datab(\HEX001|outt[4]~23_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\HEX001|outt[4]~24_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~25 .lut_mask = 16'h5B0B;
defparam \HEX001|outt[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~26 (
// Equation(s):
// \HEX001|outt[4]~26_combout  = (\BCD4CON|aux_bin~52_combout  & ((\BCD4CON|aux_bin~60_combout  & (\BCD4CON|aux_bin~46_combout )) # (!\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~56_combout ))))) # (!\BCD4CON|aux_bin~52_combout  & 
// (!\BCD4CON|aux_bin~46_combout  & (!\BCD4CON|aux_bin~56_combout  & \BCD4CON|aux_bin~60_combout )))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~26 .lut_mask = 16'h89A0;
defparam \HEX001|outt[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~27 (
// Equation(s):
// \HEX001|outt[4]~27_combout  = (\BCD4CON|aux_bin~48_combout  & ((\HEX001|outt[4]~25_combout  & ((\HEX001|outt[4]~26_combout ))) # (!\HEX001|outt[4]~25_combout  & (\HEX001|outt[4]~22_combout )))) # (!\BCD4CON|aux_bin~48_combout  & 
// (((\HEX001|outt[4]~25_combout ))))

	.dataa(\HEX001|outt[4]~22_combout ),
	.datab(\BCD4CON|aux_bin~48_combout ),
	.datac(\HEX001|outt[4]~25_combout ),
	.datad(\HEX001|outt[4]~26_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~27 .lut_mask = 16'hF838;
defparam \HEX001|outt[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~67 (
// Equation(s):
// \HEX001|outt[4]~67_combout  = (!\BCD4CON|bcd[4]~4_combout  & ((\BCD4CON|aux_bin~47_combout  & ((\HEX001|outt[4]~27_combout ))) # (!\BCD4CON|aux_bin~47_combout  & (\HEX001|outt[4]~32_combout ))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\HEX001|outt[4]~32_combout ),
	.datac(\BCD4CON|bcd[4]~4_combout ),
	.datad(\HEX001|outt[4]~27_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~67 .lut_mask = 16'h0E04;
defparam \HEX001|outt[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~69 (
// Equation(s):
// \HEX001|outt[4]~69_combout  = (\BCD4CON|aux_bin~47_combout  & (((!\BCD4CON|aux_bin~45_combout )))) # (!\BCD4CON|aux_bin~47_combout  & ((\BCD4CON|aux_bin~45_combout  & (!\HEX001|outt[4]~17_combout )) # (!\BCD4CON|aux_bin~45_combout  & 
// ((\HEX001|outt[4]~16_combout )))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\HEX001|outt[4]~17_combout ),
	.datac(\HEX001|outt[4]~16_combout ),
	.datad(\BCD4CON|aux_bin~45_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~69 .lut_mask = 16'h11FA;
defparam \HEX001|outt[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~33 (
// Equation(s):
// \HEX001|outt[4]~33_combout  = (\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~46_combout  & ((\BCD4CON|aux_bin~56_combout ) # (\BCD4CON|aux_bin~60_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~33 .lut_mask = 16'h8880;
defparam \HEX001|outt[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~70 (
// Equation(s):
// \HEX001|outt[4]~70_combout  = (\HEX001|outt[4]~69_combout  & ((\BCD4CON|aux_bin~47_combout  & (\HEX001|outt[4]~33_combout  & \BCD4CON|bcd[4]~4_combout )) # (!\BCD4CON|aux_bin~47_combout  & ((!\BCD4CON|bcd[4]~4_combout )))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\HEX001|outt[4]~69_combout ),
	.datac(\HEX001|outt[4]~33_combout ),
	.datad(\BCD4CON|bcd[4]~4_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~70 .lut_mask = 16'h8044;
defparam \HEX001|outt[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~68 (
// Equation(s):
// \HEX001|outt[4]~68_combout  = (\BCD4CON|aux_bin~48_combout  & ((\HEX001|outt[4]~70_combout ) # ((\BCD4CON|aux_bin~47_combout  & \HEX001|outt[4]~67_combout )))) # (!\BCD4CON|aux_bin~48_combout  & (((\HEX001|outt[4]~67_combout ))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\HEX001|outt[4]~67_combout ),
	.datac(\HEX001|outt[4]~70_combout ),
	.datad(\BCD4CON|aux_bin~48_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~68 .lut_mask = 16'hF8CC;
defparam \HEX001|outt[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~34 (
// Equation(s):
// \HEX001|outt[4]~34_combout  = (\HEX001|outt[4]~6_combout ) # ((\HEX001|outt[4]~21_combout  & !\HEX001|outt[4]~68_combout ))

	.dataa(\HEX001|outt[4]~6_combout ),
	.datab(\HEX001|outt[4]~21_combout ),
	.datac(vcc),
	.datad(\HEX001|outt[4]~68_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~34 .lut_mask = 16'hAAEE;
defparam \HEX001|outt[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[5]~35 (
// Equation(s):
// \HEX001|outt[5]~35_combout  = (\HEX001|outt[3]~3_combout  & ((!\BCD4CON|bcd[5]~3_combout ) # (!\BCD4CON|bcd[4]~4_combout )))

	.dataa(\HEX001|outt[3]~3_combout ),
	.datab(vcc),
	.datac(\BCD4CON|bcd[4]~4_combout ),
	.datad(\BCD4CON|bcd[5]~3_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[5]~35 .lut_mask = 16'h0AAA;
defparam \HEX001|outt[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[4]~40 (
// Equation(s):
// \HEX001|outt[4]~40_combout  = (!\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~45_combout  $ (\BCD4CON|aux_bin~60_combout )))

	.dataa(vcc),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~52_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[4]~40 .lut_mask = 16'h003C;
defparam \HEX001|outt[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~41 (
// Equation(s):
// \HEX001|outt[6]~41_combout  = (\BCD4CON|aux_bin~56_combout  & (\HEX001|outt[4]~40_combout  & !\BCD4CON|aux_bin~47_combout ))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\HEX001|outt[4]~40_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~41 .lut_mask = 16'h0088;
defparam \HEX001|outt[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~65 (
// Equation(s):
// \HEX001|outt[6]~65_combout  = (\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~47_combout  $ (((\BCD4CON|aux_bin~45_combout  & \BCD4CON|aux_bin~60_combout ))))) # (!\BCD4CON|aux_bin~52_combout  & (((\BCD4CON|aux_bin~60_combout  & 
// \BCD4CON|aux_bin~47_combout ))))

	.dataa(\BCD4CON|aux_bin~45_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~65 .lut_mask = 16'h7C80;
defparam \HEX001|outt[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~66 (
// Equation(s):
// \HEX001|outt[6]~66_combout  = (\HEX001|outt[6]~65_combout  & ((\BCD4CON|aux_bin~52_combout  & ((\BCD4CON|aux_bin~56_combout ) # (!\BCD4CON|aux_bin~45_combout ))) # (!\BCD4CON|aux_bin~52_combout  & ((!\BCD4CON|aux_bin~56_combout )))))

	.dataa(\BCD4CON|aux_bin~45_combout ),
	.datab(\HEX001|outt[6]~65_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~66 .lut_mask = 16'hC04C;
defparam \HEX001|outt[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~42 (
// Equation(s):
// \HEX001|outt[6]~42_combout  = (\HEX001|outt[6]~39_combout ) # ((\BCD4CON|aux_bin~46_combout  & ((\HEX001|outt[6]~41_combout ) # (\HEX001|outt[6]~66_combout ))))

	.dataa(\HEX001|outt[6]~39_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\HEX001|outt[6]~41_combout ),
	.datad(\HEX001|outt[6]~66_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~42 .lut_mask = 16'hEEEA;
defparam \HEX001|outt[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~44 (
// Equation(s):
// \HEX001|outt[6]~44_combout  = (\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~52_combout ) # (\BCD4CON|aux_bin~56_combout  $ (!\BCD4CON|aux_bin~46_combout )))) # (!\BCD4CON|aux_bin~60_combout  & (((!\BCD4CON|aux_bin~46_combout ) # 
// (!\BCD4CON|aux_bin~56_combout )) # (!\BCD4CON|aux_bin~52_combout )))

	.dataa(\BCD4CON|aux_bin~60_combout ),
	.datab(\BCD4CON|aux_bin~52_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~46_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~44 .lut_mask = 16'hBDDF;
defparam \HEX001|outt[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~45 (
// Equation(s):
// \HEX001|outt[6]~45_combout  = (\BCD4CON|aux_bin~52_combout  & (\BCD4CON|aux_bin~60_combout  & (\BCD4CON|aux_bin~56_combout  $ (\BCD4CON|aux_bin~46_combout )))) # (!\BCD4CON|aux_bin~52_combout  & (!\BCD4CON|aux_bin~60_combout  & 
// (\BCD4CON|aux_bin~56_combout  $ (\BCD4CON|aux_bin~46_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~46_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~45 .lut_mask = 16'h0990;
defparam \HEX001|outt[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~46 (
// Equation(s):
// \HEX001|outt[6]~46_combout  = (\BCD4CON|aux_bin~47_combout  & (((!\BCD4CON|aux_bin~45_combout )))) # (!\BCD4CON|aux_bin~47_combout  & ((\BCD4CON|aux_bin~45_combout  & ((\HEX001|outt[6]~45_combout ))) # (!\BCD4CON|aux_bin~45_combout  & 
// (!\HEX001|outt[6]~44_combout ))))

	.dataa(\BCD4CON|aux_bin~47_combout ),
	.datab(\HEX001|outt[6]~44_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\HEX001|outt[6]~45_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~46 .lut_mask = 16'h5B0B;
defparam \HEX001|outt[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~47 (
// Equation(s):
// \HEX001|outt[6]~47_combout  = (\BCD4CON|aux_bin~52_combout  & (((\BCD4CON|aux_bin~56_combout ) # (\BCD4CON|aux_bin~60_combout )) # (!\BCD4CON|aux_bin~46_combout ))) # (!\BCD4CON|aux_bin~52_combout  & (((!\BCD4CON|aux_bin~60_combout ) # 
// (!\BCD4CON|aux_bin~56_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~56_combout ),
	.datad(\BCD4CON|aux_bin~60_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~47 .lut_mask = 16'hAFF7;
defparam \HEX001|outt[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~48 (
// Equation(s):
// \HEX001|outt[6]~48_combout  = (\BCD4CON|aux_bin~47_combout  & ((\HEX001|outt[6]~46_combout  & ((!\HEX001|outt[6]~47_combout ))) # (!\HEX001|outt[6]~46_combout  & (\HEX001|outt[6]~43_combout )))) # (!\BCD4CON|aux_bin~47_combout  & 
// (((\HEX001|outt[6]~46_combout ))))

	.dataa(\HEX001|outt[6]~43_combout ),
	.datab(\BCD4CON|aux_bin~47_combout ),
	.datac(\HEX001|outt[6]~46_combout ),
	.datad(\HEX001|outt[6]~47_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~48 .lut_mask = 16'h38F8;
defparam \HEX001|outt[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~49 (
// Equation(s):
// \HEX001|outt[6]~49_combout  = (\BCD4CON|bcd[4]~4_combout  & ((\BCD4CON|aux_bin~48_combout  & (\HEX001|outt[6]~42_combout )) # (!\BCD4CON|aux_bin~48_combout  & ((\HEX001|outt[6]~48_combout )))))

	.dataa(\BCD4CON|bcd[4]~4_combout ),
	.datab(\HEX001|outt[6]~42_combout ),
	.datac(\HEX001|outt[6]~48_combout ),
	.datad(\BCD4CON|aux_bin~48_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~49 .lut_mask = 16'h88A0;
defparam \HEX001|outt[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~58 (
// Equation(s):
// \HEX001|outt[6]~58_combout  = (\BCD4CON|aux_bin~60_combout  & ((\BCD4CON|aux_bin~52_combout  $ (\BCD4CON|aux_bin~56_combout )))) # (!\BCD4CON|aux_bin~60_combout  & (((\BCD4CON|aux_bin~46_combout  & \BCD4CON|aux_bin~52_combout )) # 
// (!\BCD4CON|aux_bin~56_combout )))

	.dataa(\BCD4CON|aux_bin~46_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~52_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~58 .lut_mask = 16'h2CF3;
defparam \HEX001|outt[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~59 (
// Equation(s):
// \HEX001|outt[6]~59_combout  = (\BCD4CON|aux_bin~46_combout  & (((\BCD4CON|aux_bin~52_combout  & !\BCD4CON|aux_bin~60_combout )) # (!\BCD4CON|aux_bin~56_combout ))) # (!\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~56_combout  $ 
// (((\BCD4CON|aux_bin~52_combout  & !\BCD4CON|aux_bin~60_combout )))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~60_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~59 .lut_mask = 16'h2DF2;
defparam \HEX001|outt[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~60 (
// Equation(s):
// \HEX001|outt[6]~60_combout  = (\BCD4CON|aux_bin~48_combout  & (((!\BCD4CON|aux_bin~45_combout )))) # (!\BCD4CON|aux_bin~48_combout  & ((\BCD4CON|aux_bin~45_combout  & ((\HEX001|outt[6]~59_combout ))) # (!\BCD4CON|aux_bin~45_combout  & 
// (\HEX001|outt[6]~58_combout ))))

	.dataa(\BCD4CON|aux_bin~48_combout ),
	.datab(\HEX001|outt[6]~58_combout ),
	.datac(\BCD4CON|aux_bin~45_combout ),
	.datad(\HEX001|outt[6]~59_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~60 .lut_mask = 16'h5E0E;
defparam \HEX001|outt[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~61 (
// Equation(s):
// \HEX001|outt[6]~61_combout  = (\BCD4CON|aux_bin~46_combout  & ((\BCD4CON|aux_bin~52_combout ) # ((\BCD4CON|aux_bin~60_combout  & !\BCD4CON|aux_bin~56_combout )))) # (!\BCD4CON|aux_bin~46_combout  & (\BCD4CON|aux_bin~52_combout  $ 
// ((!\BCD4CON|aux_bin~60_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~46_combout ),
	.datac(\BCD4CON|aux_bin~60_combout ),
	.datad(\BCD4CON|aux_bin~56_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~61 .lut_mask = 16'hA9E9;
defparam \HEX001|outt[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~62 (
// Equation(s):
// \HEX001|outt[6]~62_combout  = (\BCD4CON|aux_bin~48_combout  & ((\HEX001|outt[6]~60_combout  & ((\HEX001|outt[6]~61_combout ))) # (!\HEX001|outt[6]~60_combout  & (\HEX001|outt[6]~53_combout )))) # (!\BCD4CON|aux_bin~48_combout  & 
// (((\HEX001|outt[6]~60_combout ))))

	.dataa(\HEX001|outt[6]~53_combout ),
	.datab(\BCD4CON|aux_bin~48_combout ),
	.datac(\HEX001|outt[6]~60_combout ),
	.datad(\HEX001|outt[6]~61_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~62 .lut_mask = 16'hF838;
defparam \HEX001|outt[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~63 (
// Equation(s):
// \HEX001|outt[6]~63_combout  = (!\BCD4CON|bcd[4]~4_combout  & ((\HEX001|outt[6]~57_combout ) # ((\BCD4CON|aux_bin~47_combout  & \HEX001|outt[6]~62_combout ))))

	.dataa(\HEX001|outt[6]~57_combout ),
	.datab(\BCD4CON|aux_bin~47_combout ),
	.datac(\HEX001|outt[6]~62_combout ),
	.datad(\BCD4CON|bcd[4]~4_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~63 .lut_mask = 16'h00EA;
defparam \HEX001|outt[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX001|outt[6]~64 (
// Equation(s):
// \HEX001|outt[6]~64_combout  = (\HEX001|outt[6]~49_combout ) # ((\HEX001|outt[4]~68_combout  & ((!\HEX001|outt[4]~6_combout ))) # (!\HEX001|outt[4]~68_combout  & (\HEX001|outt[6]~63_combout )))

	.dataa(\HEX001|outt[6]~49_combout ),
	.datab(\HEX001|outt[6]~63_combout ),
	.datac(\HEX001|outt[4]~68_combout ),
	.datad(\HEX001|outt[4]~6_combout ),
	.cin(gnd),
	.combout(\HEX001|outt[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \HEX001|outt[6]~64 .lut_mask = 16'hAEFE;
defparam \HEX001|outt[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~62 (
// Equation(s):
// \BCD4CON|aux_bin~62_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [15] & ((\BCD4CON|aux_bin~32_combout  & ((!\BCD4CON|aux_bin~31_combout ))) # (!\BCD4CON|aux_bin~32_combout  & (!\BCD4CON|aux_bin~30_combout  & \BCD4CON|aux_bin~31_combout )))) 
// # (!\DADOS|altsyncram_component|auto_generated|q_a [15] & (\BCD4CON|aux_bin~31_combout  & ((!\BCD4CON|aux_bin~30_combout ) # (!\BCD4CON|aux_bin~32_combout ))))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datab(\BCD4CON|aux_bin~32_combout ),
	.datac(\BCD4CON|aux_bin~30_combout ),
	.datad(\BCD4CON|aux_bin~31_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~62_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~62 .lut_mask = 16'h1788;
defparam \BCD4CON|aux_bin~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~63 (
// Equation(s):
// \BCD4CON|aux_bin~63_combout  = \BCD4CON|aux_bin~35_combout  $ ((((\BCD4CON|aux_bin~36_combout  & \BCD4CON|aux_bin~33_combout )) # (!\BCD4CON|aux_bin~34_combout )))

	.dataa(\BCD4CON|aux_bin~34_combout ),
	.datab(\BCD4CON|aux_bin~36_combout ),
	.datac(\BCD4CON|aux_bin~33_combout ),
	.datad(\BCD4CON|aux_bin~35_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~63_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~63 .lut_mask = 16'h2AD5;
defparam \BCD4CON|aux_bin~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~64 (
// Equation(s):
// \BCD4CON|aux_bin~64_combout  = (\DADOS|altsyncram_component|auto_generated|q_a [15] & ((\BCD4CON|aux_bin~31_combout ) # (!\BCD4CON|aux_bin~32_combout )))

	.dataa(\DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datab(\BCD4CON|aux_bin~31_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~32_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~64_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~64 .lut_mask = 16'h88AA;
defparam \BCD4CON|aux_bin~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~65 (
// Equation(s):
// \BCD4CON|aux_bin~65_combout  = (\BCD4CON|aux_bin~61_combout  & ((\BCD4CON|aux_bin~62_combout  & ((\BCD4CON|aux_bin~63_combout ) # (\BCD4CON|aux_bin~64_combout ))) # (!\BCD4CON|aux_bin~62_combout  & ((!\BCD4CON|aux_bin~64_combout ) # 
// (!\BCD4CON|aux_bin~63_combout ))))) # (!\BCD4CON|aux_bin~61_combout  & (\BCD4CON|aux_bin~62_combout  $ (((\BCD4CON|aux_bin~63_combout  & \BCD4CON|aux_bin~64_combout )))))

	.dataa(\BCD4CON|aux_bin~61_combout ),
	.datab(\BCD4CON|aux_bin~62_combout ),
	.datac(\BCD4CON|aux_bin~63_combout ),
	.datad(\BCD4CON|aux_bin~64_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~65_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~65 .lut_mask = 16'h9EE6;
defparam \BCD4CON|aux_bin~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~68 (
// Equation(s):
// \BCD4CON|aux_bin~68_combout  = \BCD4CON|aux_bin~43_combout  $ (((\BCD4CON|aux_bin~42_combout ) # ((\BCD4CON|aux_bin~44_combout  & \BCD4CON|aux_bin~41_combout ))))

	.dataa(\BCD4CON|aux_bin~44_combout ),
	.datab(\BCD4CON|aux_bin~41_combout ),
	.datac(\BCD4CON|aux_bin~42_combout ),
	.datad(\BCD4CON|aux_bin~43_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~68_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~68 .lut_mask = 16'h07F8;
defparam \BCD4CON|aux_bin~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~67 (
// Equation(s):
// \BCD4CON|aux_bin~67_combout  = (\BCD4CON|aux_bin~61_combout  & (\BCD4CON|aux_bin~62_combout  & (\BCD4CON|aux_bin~63_combout  $ (\BCD4CON|aux_bin~64_combout )))) # (!\BCD4CON|aux_bin~61_combout  & (!\BCD4CON|aux_bin~62_combout  & 
// (\BCD4CON|aux_bin~63_combout  & \BCD4CON|aux_bin~64_combout )))

	.dataa(\BCD4CON|aux_bin~61_combout ),
	.datab(\BCD4CON|aux_bin~62_combout ),
	.datac(\BCD4CON|aux_bin~63_combout ),
	.datad(\BCD4CON|aux_bin~64_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~67_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~67 .lut_mask = 16'h1880;
defparam \BCD4CON|aux_bin~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~70 (
// Equation(s):
// \BCD4CON|aux_bin~70_combout  = (\BCD4CON|aux_bin~65_combout  & (((!\BCD4CON|aux_bin~67_combout ) # (!\BCD4CON|aux_bin~68_combout )))) # (!\BCD4CON|aux_bin~65_combout  & (\BCD4CON|aux_bin~68_combout  & ((\BCD4CON|aux_bin~66_combout ) # 
// (\BCD4CON|aux_bin~67_combout ))))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~68_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~70_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~70 .lut_mask = 16'h3CEC;
defparam \BCD4CON|aux_bin~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~61 (
// Equation(s):
// \BCD4CON|aux_bin~61_combout  = \BCD4CON|aux_bin~39_combout  $ (((\BCD4CON|aux_bin~38_combout ) # ((\BCD4CON|aux_bin~40_combout  & \BCD4CON|aux_bin~37_combout ))))

	.dataa(\BCD4CON|aux_bin~40_combout ),
	.datab(\BCD4CON|aux_bin~37_combout ),
	.datac(\BCD4CON|aux_bin~38_combout ),
	.datad(\BCD4CON|aux_bin~39_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~61_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~61 .lut_mask = 16'h07F8;
defparam \BCD4CON|aux_bin~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~66 (
// Equation(s):
// \BCD4CON|aux_bin~66_combout  = (\BCD4CON|aux_bin~63_combout  & (\BCD4CON|aux_bin~64_combout  & ((\BCD4CON|aux_bin~61_combout ) # (\BCD4CON|aux_bin~62_combout )))) # (!\BCD4CON|aux_bin~63_combout  & (!\BCD4CON|aux_bin~64_combout  & 
// ((!\BCD4CON|aux_bin~62_combout ) # (!\BCD4CON|aux_bin~61_combout ))))

	.dataa(\BCD4CON|aux_bin~63_combout ),
	.datab(\BCD4CON|aux_bin~64_combout ),
	.datac(\BCD4CON|aux_bin~61_combout ),
	.datad(\BCD4CON|aux_bin~62_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~66_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~66 .lut_mask = 16'h8991;
defparam \BCD4CON|aux_bin~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~71 (
// Equation(s):
// \BCD4CON|aux_bin~71_combout  = (\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~68_combout  & (\BCD4CON|aux_bin~65_combout ))) # (!\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~67_combout  & ((!\BCD4CON|aux_bin~65_combout ) # 
// (!\BCD4CON|aux_bin~68_combout ))))

	.dataa(\BCD4CON|aux_bin~68_combout ),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~66_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~71_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~71 .lut_mask = 16'h8780;
defparam \BCD4CON|aux_bin~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~72 (
// Equation(s):
// \BCD4CON|aux_bin~72_combout  = \BCD4CON|aux_bin~47_combout  $ (((\BCD4CON|aux_bin~46_combout ) # ((\BCD4CON|aux_bin~48_combout  & \BCD4CON|aux_bin~45_combout ))))

	.dataa(\BCD4CON|aux_bin~48_combout ),
	.datab(\BCD4CON|aux_bin~45_combout ),
	.datac(\BCD4CON|aux_bin~46_combout ),
	.datad(\BCD4CON|aux_bin~47_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~72_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~72 .lut_mask = 16'h07F8;
defparam \BCD4CON|aux_bin~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~73 (
// Equation(s):
// \BCD4CON|aux_bin~73_combout  = (\BCD4CON|aux_bin~70_combout  & ((\BCD4CON|aux_bin~71_combout  $ (\BCD4CON|aux_bin~72_combout )))) # (!\BCD4CON|aux_bin~70_combout  & (((\BCD4CON|aux_bin~69_combout  & !\BCD4CON|aux_bin~71_combout )) # 
// (!\BCD4CON|aux_bin~72_combout )))

	.dataa(\BCD4CON|aux_bin~69_combout ),
	.datab(\BCD4CON|aux_bin~70_combout ),
	.datac(\BCD4CON|aux_bin~71_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~73_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~73 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~76 (
// Equation(s):
// \BCD4CON|aux_bin~76_combout  = \BCD4CON|aux_bin~51_combout  $ (((\BCD4CON|aux_bin~50_combout ) # ((\BCD4CON|aux_bin~52_combout  & \BCD4CON|aux_bin~49_combout ))))

	.dataa(\BCD4CON|aux_bin~52_combout ),
	.datab(\BCD4CON|aux_bin~49_combout ),
	.datac(\BCD4CON|aux_bin~50_combout ),
	.datad(\BCD4CON|aux_bin~51_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~76_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~76 .lut_mask = 16'h07F8;
defparam \BCD4CON|aux_bin~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~69 (
// Equation(s):
// \BCD4CON|aux_bin~69_combout  = (\BCD4CON|aux_bin~66_combout  & (((\BCD4CON|aux_bin~65_combout  & !\BCD4CON|aux_bin~67_combout )) # (!\BCD4CON|aux_bin~68_combout ))) # (!\BCD4CON|aux_bin~66_combout  & ((\BCD4CON|aux_bin~67_combout  $ 
// (\BCD4CON|aux_bin~68_combout ))))

	.dataa(\BCD4CON|aux_bin~65_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~67_combout ),
	.datad(\BCD4CON|aux_bin~68_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~69_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~69 .lut_mask = 16'h0BFC;
defparam \BCD4CON|aux_bin~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~75 (
// Equation(s):
// \BCD4CON|aux_bin~75_combout  = (\BCD4CON|aux_bin~70_combout  & (\BCD4CON|aux_bin~71_combout  & ((!\BCD4CON|aux_bin~69_combout ) # (!\BCD4CON|aux_bin~72_combout )))) # (!\BCD4CON|aux_bin~70_combout  & (((\BCD4CON|aux_bin~72_combout  & 
// \BCD4CON|aux_bin~69_combout ))))

	.dataa(\BCD4CON|aux_bin~71_combout ),
	.datab(\BCD4CON|aux_bin~72_combout ),
	.datac(\BCD4CON|aux_bin~69_combout ),
	.datad(\BCD4CON|aux_bin~70_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~75_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~75 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~78 (
// Equation(s):
// \BCD4CON|aux_bin~78_combout  = (\BCD4CON|aux_bin~73_combout  & (((!\BCD4CON|aux_bin~75_combout ) # (!\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~73_combout  & (\BCD4CON|aux_bin~76_combout  & ((\BCD4CON|aux_bin~75_combout ) # 
// (!\BCD4CON|aux_bin~74_combout ))))

	.dataa(\BCD4CON|aux_bin~74_combout ),
	.datab(\BCD4CON|aux_bin~73_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~75_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~78_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~78 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~74 (
// Equation(s):
// \BCD4CON|aux_bin~74_combout  = (\BCD4CON|aux_bin~69_combout  & (((!\BCD4CON|aux_bin~71_combout ) # (!\BCD4CON|aux_bin~72_combout )))) # (!\BCD4CON|aux_bin~69_combout  & (\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~71_combout ) # 
// (!\BCD4CON|aux_bin~70_combout ))))

	.dataa(\BCD4CON|aux_bin~70_combout ),
	.datab(\BCD4CON|aux_bin~69_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(\BCD4CON|aux_bin~71_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~74_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~74 .lut_mask = 16'h3CDC;
defparam \BCD4CON|aux_bin~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~79 (
// Equation(s):
// \BCD4CON|aux_bin~79_combout  = (\BCD4CON|aux_bin~74_combout  & (\BCD4CON|aux_bin~75_combout  & ((!\BCD4CON|aux_bin~73_combout ) # (!\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~74_combout  & (((\BCD4CON|aux_bin~76_combout  & 
// \BCD4CON|aux_bin~73_combout ))))

	.dataa(\BCD4CON|aux_bin~75_combout ),
	.datab(\BCD4CON|aux_bin~76_combout ),
	.datac(\BCD4CON|aux_bin~73_combout ),
	.datad(\BCD4CON|aux_bin~74_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~79_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~79 .lut_mask = 16'h2AC0;
defparam \BCD4CON|aux_bin~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~80 (
// Equation(s):
// \BCD4CON|aux_bin~80_combout  = \BCD4CON|aux_bin~55_combout  $ (((\BCD4CON|aux_bin~54_combout ) # ((\BCD4CON|aux_bin~56_combout  & \BCD4CON|aux_bin~53_combout ))))

	.dataa(\BCD4CON|aux_bin~56_combout ),
	.datab(\BCD4CON|aux_bin~53_combout ),
	.datac(\BCD4CON|aux_bin~54_combout ),
	.datad(\BCD4CON|aux_bin~55_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~80_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~80 .lut_mask = 16'h07F8;
defparam \BCD4CON|aux_bin~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[9]~7 (
// Equation(s):
// \BCD4CON|bcd[9]~7_combout  = (\BCD4CON|aux_bin~78_combout  & ((\BCD4CON|aux_bin~79_combout  $ (\BCD4CON|aux_bin~80_combout )))) # (!\BCD4CON|aux_bin~78_combout  & (((\BCD4CON|aux_bin~77_combout  & !\BCD4CON|aux_bin~79_combout )) # 
// (!\BCD4CON|aux_bin~80_combout )))

	.dataa(\BCD4CON|aux_bin~77_combout ),
	.datab(\BCD4CON|aux_bin~78_combout ),
	.datac(\BCD4CON|aux_bin~79_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[9]~7 .lut_mask = 16'h0EF3;
defparam \BCD4CON|bcd[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[8]~8 (
// Equation(s):
// \BCD4CON|bcd[8]~8_combout  = \BCD4CON|aux_bin~59_combout  $ (((\BCD4CON|aux_bin~58_combout ) # ((\BCD4CON|aux_bin~60_combout  & \BCD4CON|aux_bin~57_combout ))))

	.dataa(\BCD4CON|aux_bin~60_combout ),
	.datab(\BCD4CON|aux_bin~57_combout ),
	.datac(\BCD4CON|aux_bin~58_combout ),
	.datad(\BCD4CON|aux_bin~59_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[8]~8 .lut_mask = 16'h07F8;
defparam \BCD4CON|bcd[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~77 (
// Equation(s):
// \BCD4CON|aux_bin~77_combout  = (\BCD4CON|aux_bin~74_combout  & ((\BCD4CON|aux_bin~75_combout  $ (\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~74_combout  & (((\BCD4CON|aux_bin~73_combout  & !\BCD4CON|aux_bin~75_combout )) # 
// (!\BCD4CON|aux_bin~76_combout )))

	.dataa(\BCD4CON|aux_bin~73_combout ),
	.datab(\BCD4CON|aux_bin~74_combout ),
	.datac(\BCD4CON|aux_bin~75_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~77_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~77 .lut_mask = 16'h0EF3;
defparam \BCD4CON|aux_bin~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[10]~9 (
// Equation(s):
// \BCD4CON|bcd[10]~9_combout  = (\BCD4CON|aux_bin~77_combout  & (((!\BCD4CON|aux_bin~79_combout ) # (!\BCD4CON|aux_bin~80_combout )))) # (!\BCD4CON|aux_bin~77_combout  & (\BCD4CON|aux_bin~80_combout  & ((\BCD4CON|aux_bin~79_combout ) # 
// (!\BCD4CON|aux_bin~78_combout ))))

	.dataa(\BCD4CON|aux_bin~78_combout ),
	.datab(\BCD4CON|aux_bin~77_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~79_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[10]~9 .lut_mask = 16'h3CDC;
defparam \BCD4CON|bcd[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[11]~10 (
// Equation(s):
// \BCD4CON|bcd[11]~10_combout  = (\BCD4CON|aux_bin~78_combout  & (\BCD4CON|aux_bin~79_combout  & ((!\BCD4CON|aux_bin~77_combout ) # (!\BCD4CON|aux_bin~80_combout )))) # (!\BCD4CON|aux_bin~78_combout  & (((\BCD4CON|aux_bin~80_combout  & 
// \BCD4CON|aux_bin~77_combout ))))

	.dataa(\BCD4CON|aux_bin~79_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~77_combout ),
	.datad(\BCD4CON|aux_bin~78_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[11]~10 .lut_mask = 16'h2AC0;
defparam \BCD4CON|bcd[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[0]~0 (
// Equation(s):
// \HEX002|outt[0]~0_combout  = (\BCD4CON|bcd[9]~7_combout  & (!\BCD4CON|bcd[11]~10_combout  & (\BCD4CON|bcd[8]~8_combout  $ (\BCD4CON|bcd[10]~9_combout ))))

	.dataa(\BCD4CON|bcd[9]~7_combout ),
	.datab(\BCD4CON|bcd[8]~8_combout ),
	.datac(\BCD4CON|bcd[10]~9_combout ),
	.datad(\BCD4CON|bcd[11]~10_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[0]~0 .lut_mask = 16'h0028;
defparam \HEX002|outt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[1]~71 (
// Equation(s):
// \HEX002|outt[1]~71_combout  = (\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~78_combout  & (\BCD4CON|aux_bin~79_combout  $ (!\BCD4CON|bcd[8]~8_combout )))) # (!\BCD4CON|aux_bin~80_combout  & ((\BCD4CON|aux_bin~78_combout  & 
// (!\BCD4CON|aux_bin~79_combout  & \BCD4CON|bcd[8]~8_combout )) # (!\BCD4CON|aux_bin~78_combout  & ((!\BCD4CON|bcd[8]~8_combout )))))

	.dataa(\BCD4CON|aux_bin~79_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~78_combout ),
	.datad(\BCD4CON|bcd[8]~8_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[1]~71 .lut_mask = 16'h9043;
defparam \HEX002|outt[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[1]~72 (
// Equation(s):
// \HEX002|outt[1]~72_combout  = (\HEX002|outt[1]~71_combout  & (\BCD4CON|aux_bin~77_combout  $ (((!\BCD4CON|aux_bin~80_combout ) # (!\BCD4CON|aux_bin~79_combout )))))

	.dataa(\BCD4CON|aux_bin~79_combout ),
	.datab(\HEX002|outt[1]~71_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~77_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[1]~72 .lut_mask = 16'h804C;
defparam \HEX002|outt[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[2]~1 (
// Equation(s):
// \HEX002|outt[2]~1_combout  = (\BCD4CON|bcd[8]~8_combout  & (\BCD4CON|bcd[10]~9_combout  & (!\BCD4CON|bcd[9]~7_combout  & !\BCD4CON|bcd[11]~10_combout )))

	.dataa(\BCD4CON|bcd[8]~8_combout ),
	.datab(\BCD4CON|bcd[10]~9_combout ),
	.datac(\BCD4CON|bcd[9]~7_combout ),
	.datad(\BCD4CON|bcd[11]~10_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[2]~1 .lut_mask = 16'h0008;
defparam \HEX002|outt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[3]~3 (
// Equation(s):
// \HEX002|outt[3]~3_combout  = (\BCD4CON|bcd[10]~9_combout  & (((!\BCD4CON|bcd[11]~10_combout )))) # (!\BCD4CON|bcd[10]~9_combout  & (\HEX002|outt[3]~2_combout  & (!\BCD4CON|bcd[8]~8_combout )))

	.dataa(\HEX002|outt[3]~2_combout ),
	.datab(\BCD4CON|bcd[10]~9_combout ),
	.datac(\BCD4CON|bcd[8]~8_combout ),
	.datad(\BCD4CON|bcd[11]~10_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[3]~3 .lut_mask = 16'h02CE;
defparam \HEX002|outt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[3]~2 (
// Equation(s):
// \HEX002|outt[3]~2_combout  = (\BCD4CON|aux_bin~78_combout  & ((\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~79_combout  & \BCD4CON|aux_bin~77_combout )) # (!\BCD4CON|aux_bin~80_combout  & (!\BCD4CON|aux_bin~79_combout )))) # 
// (!\BCD4CON|aux_bin~78_combout  & (\BCD4CON|aux_bin~80_combout  & ((!\BCD4CON|aux_bin~77_combout ))))

	.dataa(\BCD4CON|aux_bin~78_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~79_combout ),
	.datad(\BCD4CON|aux_bin~77_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[3]~2 .lut_mask = 16'h8246;
defparam \HEX002|outt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[3]~4 (
// Equation(s):
// \HEX002|outt[3]~4_combout  = (\BCD4CON|bcd[9]~7_combout  & (((\BCD4CON|bcd[11]~10_combout ) # (\BCD4CON|bcd[10]~9_combout )))) # (!\BCD4CON|bcd[9]~7_combout  & (\HEX002|outt[3]~2_combout  & ((!\BCD4CON|bcd[10]~9_combout ))))

	.dataa(\BCD4CON|bcd[9]~7_combout ),
	.datab(\HEX002|outt[3]~2_combout ),
	.datac(\BCD4CON|bcd[11]~10_combout ),
	.datad(\BCD4CON|bcd[10]~9_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[3]~4 .lut_mask = 16'hAAE4;
defparam \HEX002|outt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[3]~5 (
// Equation(s):
// \HEX002|outt[3]~5_combout  = (\BCD4CON|bcd[8]~8_combout  & (((\BCD4CON|bcd[9]~7_combout  & !\HEX002|outt[3]~4_combout )))) # (!\BCD4CON|bcd[8]~8_combout  & ((\BCD4CON|bcd[9]~7_combout  & (\HEX002|outt[3]~3_combout )) # (!\BCD4CON|bcd[9]~7_combout  & 
// ((\HEX002|outt[3]~4_combout )))))

	.dataa(\BCD4CON|bcd[8]~8_combout ),
	.datab(\HEX002|outt[3]~3_combout ),
	.datac(\BCD4CON|bcd[9]~7_combout ),
	.datad(\HEX002|outt[3]~4_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[3]~5 .lut_mask = 16'h45E0;
defparam \HEX002|outt[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~6 (
// Equation(s):
// \HEX002|outt[4]~6_combout  = (\BCD4CON|bcd[10]~9_combout  & (\BCD4CON|bcd[9]~7_combout  & (\BCD4CON|bcd[11]~10_combout  & !\BCD4CON|bcd[8]~8_combout )))

	.dataa(\BCD4CON|bcd[10]~9_combout ),
	.datab(\BCD4CON|bcd[9]~7_combout ),
	.datac(\BCD4CON|bcd[11]~10_combout ),
	.datad(\BCD4CON|bcd[8]~8_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~6 .lut_mask = 16'h0080;
defparam \HEX002|outt[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~16 (
// Equation(s):
// \HEX002|outt[4]~16_combout  = (\BCD4CON|aux_bin~72_combout  & (!\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~66_combout  $ (!\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~66_combout  & 
// (!\BCD4CON|aux_bin~76_combout  & \BCD4CON|aux_bin~80_combout )))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\BCD4CON|aux_bin~72_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~16 .lut_mask = 16'h0284;
defparam \HEX002|outt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~17 (
// Equation(s):
// \HEX002|outt[4]~17_combout  = (\BCD4CON|aux_bin~66_combout  & (!\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~80_combout  $ (!\BCD4CON|aux_bin~72_combout )))) # (!\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~80_combout  & 
// (!\BCD4CON|aux_bin~72_combout  & \BCD4CON|aux_bin~76_combout )))

	.dataa(\BCD4CON|aux_bin~80_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~17 .lut_mask = 16'h0284;
defparam \HEX002|outt[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~18 (
// Equation(s):
// \HEX002|outt[4]~18_combout  = (\BCD4CON|aux_bin~67_combout  & (((!\BCD4CON|aux_bin~65_combout )))) # (!\BCD4CON|aux_bin~67_combout  & ((\BCD4CON|aux_bin~65_combout  & ((\HEX002|outt[4]~17_combout ))) # (!\BCD4CON|aux_bin~65_combout  & 
// (\HEX002|outt[4]~16_combout ))))

	.dataa(\BCD4CON|aux_bin~67_combout ),
	.datab(\HEX002|outt[4]~16_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\HEX002|outt[4]~17_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~18 .lut_mask = 16'h5E0E;
defparam \HEX002|outt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~19 (
// Equation(s):
// \HEX002|outt[4]~19_combout  = (\BCD4CON|aux_bin~76_combout  & ((\BCD4CON|aux_bin~66_combout  $ (!\BCD4CON|aux_bin~80_combout )) # (!\BCD4CON|aux_bin~72_combout ))) # (!\BCD4CON|aux_bin~76_combout  & (((\BCD4CON|aux_bin~72_combout ) # 
// (!\BCD4CON|aux_bin~80_combout ))))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~19 .lut_mask = 16'h9FF3;
defparam \HEX002|outt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~20 (
// Equation(s):
// \HEX002|outt[4]~20_combout  = (\BCD4CON|aux_bin~67_combout  & ((\HEX002|outt[4]~18_combout  & ((!\HEX002|outt[4]~19_combout ))) # (!\HEX002|outt[4]~18_combout  & (\HEX002|outt[4]~15_combout )))) # (!\BCD4CON|aux_bin~67_combout  & 
// (((\HEX002|outt[4]~18_combout ))))

	.dataa(\HEX002|outt[4]~15_combout ),
	.datab(\BCD4CON|aux_bin~67_combout ),
	.datac(\HEX002|outt[4]~18_combout ),
	.datad(\HEX002|outt[4]~19_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~20 .lut_mask = 16'h38F8;
defparam \HEX002|outt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~21 (
// Equation(s):
// \HEX002|outt[4]~21_combout  = ((\BCD4CON|aux_bin~68_combout  & (\HEX002|outt[4]~14_combout )) # (!\BCD4CON|aux_bin~68_combout  & ((\HEX002|outt[4]~20_combout )))) # (!\BCD4CON|bcd[8]~8_combout )

	.dataa(\HEX002|outt[4]~14_combout ),
	.datab(\HEX002|outt[4]~20_combout ),
	.datac(\BCD4CON|aux_bin~68_combout ),
	.datad(\BCD4CON|bcd[8]~8_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~21 .lut_mask = 16'hACFF;
defparam \HEX002|outt[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~22 (
// Equation(s):
// \HEX002|outt[6]~22_combout  = (\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~72_combout  $ (!\BCD4CON|aux_bin~80_combout )))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~72_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX002|outt[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~22 .lut_mask = 16'h8282;
defparam \HEX002|outt[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~29 (
// Equation(s):
// \HEX002|outt[6]~29_combout  = (\BCD4CON|aux_bin~80_combout  & ((\BCD4CON|aux_bin~76_combout ) # (\BCD4CON|aux_bin~72_combout ))) # (!\BCD4CON|aux_bin~80_combout  & ((!\BCD4CON|aux_bin~72_combout ) # (!\BCD4CON|aux_bin~76_combout )))

	.dataa(\BCD4CON|aux_bin~80_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~29 .lut_mask = 16'hAFF5;
defparam \HEX002|outt[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~30 (
// Equation(s):
// \HEX002|outt[6]~30_combout  = (\BCD4CON|aux_bin~66_combout  & (((!\BCD4CON|aux_bin~65_combout )))) # (!\BCD4CON|aux_bin~66_combout  & ((\BCD4CON|aux_bin~65_combout  & ((!\HEX002|outt[6]~29_combout ))) # (!\BCD4CON|aux_bin~65_combout  & 
// (\HEX002|outt[6]~22_combout ))))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\HEX002|outt[6]~22_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\HEX002|outt[6]~29_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~30 .lut_mask = 16'h0E5E;
defparam \HEX002|outt[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~31 (
// Equation(s):
// \HEX002|outt[6]~31_combout  = (\BCD4CON|aux_bin~72_combout  & (!\BCD4CON|aux_bin~76_combout  & !\BCD4CON|aux_bin~80_combout ))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(vcc),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~31 .lut_mask = 16'h000A;
defparam \HEX002|outt[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~32 (
// Equation(s):
// \HEX002|outt[6]~32_combout  = (\BCD4CON|aux_bin~66_combout  & ((\HEX002|outt[6]~30_combout  & ((\HEX002|outt[6]~31_combout ))) # (!\HEX002|outt[6]~30_combout  & (!\HEX002|outt[6]~28_combout )))) # (!\BCD4CON|aux_bin~66_combout  & 
// (((\HEX002|outt[6]~30_combout ))))

	.dataa(\HEX002|outt[6]~28_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\HEX002|outt[6]~30_combout ),
	.datad(\HEX002|outt[6]~31_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~32 .lut_mask = 16'hF434;
defparam \HEX002|outt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~23 (
// Equation(s):
// \HEX002|outt[6]~23_combout  = (\BCD4CON|aux_bin~76_combout ) # ((\BCD4CON|aux_bin~66_combout  $ (!\BCD4CON|aux_bin~80_combout )) # (!\BCD4CON|aux_bin~72_combout ))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~23 .lut_mask = 16'hEBFF;
defparam \HEX002|outt[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~24 (
// Equation(s):
// \HEX002|outt[6]~24_combout  = (\BCD4CON|aux_bin~76_combout  & ((\BCD4CON|aux_bin~72_combout ) # ((!\BCD4CON|aux_bin~80_combout ) # (!\BCD4CON|aux_bin~66_combout )))) # (!\BCD4CON|aux_bin~76_combout  & ((\BCD4CON|aux_bin~66_combout ) # 
// (\BCD4CON|aux_bin~72_combout  $ (\BCD4CON|aux_bin~80_combout ))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~76_combout ),
	.datac(\BCD4CON|aux_bin~66_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~24 .lut_mask = 16'hBDFE;
defparam \HEX002|outt[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~25 (
// Equation(s):
// \HEX002|outt[6]~25_combout  = (\BCD4CON|aux_bin~68_combout  & (((!\BCD4CON|aux_bin~65_combout )))) # (!\BCD4CON|aux_bin~68_combout  & ((\BCD4CON|aux_bin~65_combout  & ((!\HEX002|outt[6]~24_combout ))) # (!\BCD4CON|aux_bin~65_combout  & 
// (!\HEX002|outt[6]~23_combout ))))

	.dataa(\BCD4CON|aux_bin~68_combout ),
	.datab(\HEX002|outt[6]~23_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\HEX002|outt[6]~24_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~25 .lut_mask = 16'h0B5B;
defparam \HEX002|outt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~26 (
// Equation(s):
// \HEX002|outt[6]~26_combout  = (\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~80_combout  & ((!\BCD4CON|aux_bin~66_combout ))) # (!\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~72_combout  & 
// (!\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~80_combout  & \BCD4CON|aux_bin~66_combout )))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~76_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~66_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~26 .lut_mask = 16'h18A8;
defparam \HEX002|outt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~27 (
// Equation(s):
// \HEX002|outt[6]~27_combout  = (\BCD4CON|aux_bin~68_combout  & ((\HEX002|outt[6]~25_combout  & ((\HEX002|outt[6]~26_combout ))) # (!\HEX002|outt[6]~25_combout  & (\HEX002|outt[6]~22_combout )))) # (!\BCD4CON|aux_bin~68_combout  & 
// (((\HEX002|outt[6]~25_combout ))))

	.dataa(\HEX002|outt[6]~22_combout ),
	.datab(\BCD4CON|aux_bin~68_combout ),
	.datac(\HEX002|outt[6]~25_combout ),
	.datad(\HEX002|outt[6]~26_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~27 .lut_mask = 16'hF838;
defparam \HEX002|outt[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~67 (
// Equation(s):
// \HEX002|outt[6]~67_combout  = (!\BCD4CON|bcd[8]~8_combout  & ((\BCD4CON|aux_bin~67_combout  & ((\HEX002|outt[6]~27_combout ))) # (!\BCD4CON|aux_bin~67_combout  & (\HEX002|outt[6]~32_combout ))))

	.dataa(\BCD4CON|aux_bin~67_combout ),
	.datab(\HEX002|outt[6]~32_combout ),
	.datac(\BCD4CON|bcd[8]~8_combout ),
	.datad(\HEX002|outt[6]~27_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~67 .lut_mask = 16'h0E04;
defparam \HEX002|outt[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~69 (
// Equation(s):
// \HEX002|outt[6]~69_combout  = (\BCD4CON|aux_bin~67_combout  & (((!\BCD4CON|aux_bin~65_combout )))) # (!\BCD4CON|aux_bin~67_combout  & ((\BCD4CON|aux_bin~65_combout  & ((\HEX002|outt[4]~17_combout ))) # (!\BCD4CON|aux_bin~65_combout  & 
// (\HEX002|outt[4]~16_combout ))))

	.dataa(\BCD4CON|aux_bin~67_combout ),
	.datab(\HEX002|outt[4]~16_combout ),
	.datac(\HEX002|outt[4]~17_combout ),
	.datad(\BCD4CON|aux_bin~65_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~69 .lut_mask = 16'h50EE;
defparam \HEX002|outt[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~33 (
// Equation(s):
// \HEX002|outt[6]~33_combout  = (\BCD4CON|aux_bin~72_combout  & (!\BCD4CON|aux_bin~66_combout  & ((\BCD4CON|aux_bin~76_combout ) # (\BCD4CON|aux_bin~80_combout ))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~76_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~66_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~33 .lut_mask = 16'h00A8;
defparam \HEX002|outt[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~70 (
// Equation(s):
// \HEX002|outt[6]~70_combout  = (\HEX002|outt[6]~69_combout  & ((\BCD4CON|aux_bin~67_combout  & (\HEX002|outt[6]~33_combout  & \BCD4CON|bcd[8]~8_combout )) # (!\BCD4CON|aux_bin~67_combout  & ((!\BCD4CON|bcd[8]~8_combout )))))

	.dataa(\BCD4CON|aux_bin~67_combout ),
	.datab(\HEX002|outt[6]~69_combout ),
	.datac(\HEX002|outt[6]~33_combout ),
	.datad(\BCD4CON|bcd[8]~8_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~70 .lut_mask = 16'h8044;
defparam \HEX002|outt[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~68 (
// Equation(s):
// \HEX002|outt[6]~68_combout  = (\BCD4CON|aux_bin~68_combout  & ((\HEX002|outt[6]~70_combout ) # ((\BCD4CON|aux_bin~67_combout  & \HEX002|outt[6]~67_combout )))) # (!\BCD4CON|aux_bin~68_combout  & (((\HEX002|outt[6]~67_combout ))))

	.dataa(\BCD4CON|aux_bin~67_combout ),
	.datab(\HEX002|outt[6]~67_combout ),
	.datac(\HEX002|outt[6]~70_combout ),
	.datad(\BCD4CON|aux_bin~68_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~68 .lut_mask = 16'hF8CC;
defparam \HEX002|outt[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~34 (
// Equation(s):
// \HEX002|outt[4]~34_combout  = (\HEX002|outt[4]~6_combout ) # ((\HEX002|outt[4]~21_combout  & !\HEX002|outt[6]~68_combout ))

	.dataa(\HEX002|outt[4]~6_combout ),
	.datab(\HEX002|outt[4]~21_combout ),
	.datac(vcc),
	.datad(\HEX002|outt[6]~68_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~34 .lut_mask = 16'hAAEE;
defparam \HEX002|outt[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[5]~35 (
// Equation(s):
// \HEX002|outt[5]~35_combout  = (\HEX002|outt[3]~3_combout  & ((!\BCD4CON|bcd[9]~7_combout ) # (!\BCD4CON|bcd[8]~8_combout )))

	.dataa(\HEX002|outt[3]~3_combout ),
	.datab(vcc),
	.datac(\BCD4CON|bcd[8]~8_combout ),
	.datad(\BCD4CON|bcd[9]~7_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[5]~35 .lut_mask = 16'h0AAA;
defparam \HEX002|outt[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[4]~40 (
// Equation(s):
// \HEX002|outt[4]~40_combout  = (!\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~65_combout  $ (\BCD4CON|aux_bin~80_combout )))

	.dataa(vcc),
	.datab(\BCD4CON|aux_bin~65_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[4]~40 .lut_mask = 16'h003C;
defparam \HEX002|outt[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~41 (
// Equation(s):
// \HEX002|outt[6]~41_combout  = (\BCD4CON|aux_bin~76_combout  & (\HEX002|outt[4]~40_combout  & !\BCD4CON|aux_bin~67_combout ))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\HEX002|outt[4]~40_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~41 .lut_mask = 16'h0088;
defparam \HEX002|outt[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~65 (
// Equation(s):
// \HEX002|outt[6]~65_combout  = (\BCD4CON|aux_bin~72_combout  & (\BCD4CON|aux_bin~67_combout  $ (((\BCD4CON|aux_bin~65_combout  & \BCD4CON|aux_bin~80_combout ))))) # (!\BCD4CON|aux_bin~72_combout  & (((\BCD4CON|aux_bin~80_combout  & 
// \BCD4CON|aux_bin~67_combout ))))

	.dataa(\BCD4CON|aux_bin~65_combout ),
	.datab(\BCD4CON|aux_bin~72_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~65 .lut_mask = 16'h7C80;
defparam \HEX002|outt[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~66 (
// Equation(s):
// \HEX002|outt[6]~66_combout  = (\HEX002|outt[6]~65_combout  & ((\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~76_combout ) # (!\BCD4CON|aux_bin~65_combout ))) # (!\BCD4CON|aux_bin~72_combout  & ((!\BCD4CON|aux_bin~76_combout )))))

	.dataa(\BCD4CON|aux_bin~65_combout ),
	.datab(\HEX002|outt[6]~65_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~66 .lut_mask = 16'hC04C;
defparam \HEX002|outt[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~42 (
// Equation(s):
// \HEX002|outt[6]~42_combout  = (\HEX002|outt[6]~39_combout ) # ((!\BCD4CON|aux_bin~66_combout  & ((\HEX002|outt[6]~41_combout ) # (\HEX002|outt[6]~66_combout ))))

	.dataa(\HEX002|outt[6]~39_combout ),
	.datab(\HEX002|outt[6]~41_combout ),
	.datac(\HEX002|outt[6]~66_combout ),
	.datad(\BCD4CON|aux_bin~66_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~42 .lut_mask = 16'hAAFE;
defparam \HEX002|outt[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~44 (
// Equation(s):
// \HEX002|outt[6]~44_combout  = (\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~66_combout ) # ((\BCD4CON|aux_bin~80_combout ) # (!\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~66_combout  $ 
// (\BCD4CON|aux_bin~76_combout )) # (!\BCD4CON|aux_bin~80_combout )))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~44 .lut_mask = 16'hBDEF;
defparam \HEX002|outt[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~45 (
// Equation(s):
// \HEX002|outt[6]~45_combout  = (\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~66_combout  & (\BCD4CON|aux_bin~72_combout  $ (!\BCD4CON|aux_bin~80_combout )))) # (!\BCD4CON|aux_bin~76_combout  & (!\BCD4CON|aux_bin~66_combout  & 
// (\BCD4CON|aux_bin~72_combout  $ (!\BCD4CON|aux_bin~80_combout ))))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~72_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~66_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~45 .lut_mask = 16'h8241;
defparam \HEX002|outt[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~46 (
// Equation(s):
// \HEX002|outt[6]~46_combout  = (\BCD4CON|aux_bin~67_combout  & (((!\BCD4CON|aux_bin~65_combout )))) # (!\BCD4CON|aux_bin~67_combout  & ((\BCD4CON|aux_bin~65_combout  & ((\HEX002|outt[6]~45_combout ))) # (!\BCD4CON|aux_bin~65_combout  & 
// (!\HEX002|outt[6]~44_combout ))))

	.dataa(\BCD4CON|aux_bin~67_combout ),
	.datab(\HEX002|outt[6]~44_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\HEX002|outt[6]~45_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~46 .lut_mask = 16'h5B0B;
defparam \HEX002|outt[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~47 (
// Equation(s):
// \HEX002|outt[6]~47_combout  = (\BCD4CON|aux_bin~72_combout  & ((\BCD4CON|aux_bin~66_combout ) # ((\BCD4CON|aux_bin~76_combout ) # (\BCD4CON|aux_bin~80_combout )))) # (!\BCD4CON|aux_bin~72_combout  & (((!\BCD4CON|aux_bin~80_combout ) # 
// (!\BCD4CON|aux_bin~76_combout ))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~80_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~47 .lut_mask = 16'hAFFD;
defparam \HEX002|outt[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~48 (
// Equation(s):
// \HEX002|outt[6]~48_combout  = (\BCD4CON|aux_bin~67_combout  & ((\HEX002|outt[6]~46_combout  & ((!\HEX002|outt[6]~47_combout ))) # (!\HEX002|outt[6]~46_combout  & (\HEX002|outt[6]~43_combout )))) # (!\BCD4CON|aux_bin~67_combout  & 
// (((\HEX002|outt[6]~46_combout ))))

	.dataa(\HEX002|outt[6]~43_combout ),
	.datab(\BCD4CON|aux_bin~67_combout ),
	.datac(\HEX002|outt[6]~46_combout ),
	.datad(\HEX002|outt[6]~47_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~48 .lut_mask = 16'h38F8;
defparam \HEX002|outt[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~49 (
// Equation(s):
// \HEX002|outt[6]~49_combout  = (\BCD4CON|bcd[8]~8_combout  & ((\BCD4CON|aux_bin~68_combout  & (\HEX002|outt[6]~42_combout )) # (!\BCD4CON|aux_bin~68_combout  & ((\HEX002|outt[6]~48_combout )))))

	.dataa(\BCD4CON|bcd[8]~8_combout ),
	.datab(\HEX002|outt[6]~42_combout ),
	.datac(\HEX002|outt[6]~48_combout ),
	.datad(\BCD4CON|aux_bin~68_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~49 .lut_mask = 16'h88A0;
defparam \HEX002|outt[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~58 (
// Equation(s):
// \HEX002|outt[6]~58_combout  = (\BCD4CON|aux_bin~80_combout  & ((\BCD4CON|aux_bin~72_combout  $ (\BCD4CON|aux_bin~76_combout )))) # (!\BCD4CON|aux_bin~80_combout  & (((!\BCD4CON|aux_bin~66_combout  & \BCD4CON|aux_bin~72_combout )) # 
// (!\BCD4CON|aux_bin~76_combout )))

	.dataa(\BCD4CON|aux_bin~80_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~72_combout ),
	.datad(\BCD4CON|aux_bin~76_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~58 .lut_mask = 16'h1AF5;
defparam \HEX002|outt[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~59 (
// Equation(s):
// \HEX002|outt[6]~59_combout  = (\BCD4CON|aux_bin~76_combout  & (\BCD4CON|aux_bin~66_combout  $ (((!\BCD4CON|aux_bin~80_combout  & \BCD4CON|aux_bin~72_combout ))))) # (!\BCD4CON|aux_bin~76_combout  & (((!\BCD4CON|aux_bin~80_combout  & 
// \BCD4CON|aux_bin~72_combout )) # (!\BCD4CON|aux_bin~66_combout )))

	.dataa(\BCD4CON|aux_bin~76_combout ),
	.datab(\BCD4CON|aux_bin~66_combout ),
	.datac(\BCD4CON|aux_bin~80_combout ),
	.datad(\BCD4CON|aux_bin~72_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~59 .lut_mask = 16'h9799;
defparam \HEX002|outt[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~60 (
// Equation(s):
// \HEX002|outt[6]~60_combout  = (\BCD4CON|aux_bin~68_combout  & (((!\BCD4CON|aux_bin~65_combout )))) # (!\BCD4CON|aux_bin~68_combout  & ((\BCD4CON|aux_bin~65_combout  & ((\HEX002|outt[6]~59_combout ))) # (!\BCD4CON|aux_bin~65_combout  & 
// (\HEX002|outt[6]~58_combout ))))

	.dataa(\BCD4CON|aux_bin~68_combout ),
	.datab(\HEX002|outt[6]~58_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\HEX002|outt[6]~59_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~60 .lut_mask = 16'h5E0E;
defparam \HEX002|outt[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~61 (
// Equation(s):
// \HEX002|outt[6]~61_combout  = (\BCD4CON|aux_bin~80_combout  & ((\BCD4CON|aux_bin~72_combout ) # ((!\BCD4CON|aux_bin~76_combout  & !\BCD4CON|aux_bin~66_combout )))) # (!\BCD4CON|aux_bin~80_combout  & (\BCD4CON|aux_bin~72_combout  $ 
// (((\BCD4CON|aux_bin~66_combout )))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~80_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~66_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~61 .lut_mask = 16'h99AE;
defparam \HEX002|outt[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~62 (
// Equation(s):
// \HEX002|outt[6]~62_combout  = (\BCD4CON|aux_bin~68_combout  & ((\HEX002|outt[6]~60_combout  & ((\HEX002|outt[6]~61_combout ))) # (!\HEX002|outt[6]~60_combout  & (\HEX002|outt[6]~53_combout )))) # (!\BCD4CON|aux_bin~68_combout  & 
// (((\HEX002|outt[6]~60_combout ))))

	.dataa(\HEX002|outt[6]~53_combout ),
	.datab(\BCD4CON|aux_bin~68_combout ),
	.datac(\HEX002|outt[6]~60_combout ),
	.datad(\HEX002|outt[6]~61_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~62 .lut_mask = 16'hF838;
defparam \HEX002|outt[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~63 (
// Equation(s):
// \HEX002|outt[6]~63_combout  = (!\BCD4CON|bcd[8]~8_combout  & ((\HEX002|outt[6]~57_combout ) # ((\BCD4CON|aux_bin~67_combout  & \HEX002|outt[6]~62_combout ))))

	.dataa(\HEX002|outt[6]~57_combout ),
	.datab(\BCD4CON|aux_bin~67_combout ),
	.datac(\HEX002|outt[6]~62_combout ),
	.datad(\BCD4CON|bcd[8]~8_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~63 .lut_mask = 16'h00EA;
defparam \HEX002|outt[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX002|outt[6]~64 (
// Equation(s):
// \HEX002|outt[6]~64_combout  = (\HEX002|outt[6]~49_combout ) # ((\HEX002|outt[6]~68_combout  & ((!\HEX002|outt[4]~6_combout ))) # (!\HEX002|outt[6]~68_combout  & (\HEX002|outt[6]~63_combout )))

	.dataa(\HEX002|outt[6]~49_combout ),
	.datab(\HEX002|outt[6]~63_combout ),
	.datac(\HEX002|outt[6]~68_combout ),
	.datad(\HEX002|outt[4]~6_combout ),
	.cin(gnd),
	.combout(\HEX002|outt[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \HEX002|outt[6]~64 .lut_mask = 16'hAEFE;
defparam \HEX002|outt[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|LessThan10~0 (
// Equation(s):
// \BCD4CON|LessThan10~0_combout  = (\BCD4CON|aux_bin~64_combout  & ((\BCD4CON|aux_bin~62_combout ) # (!\BCD4CON|aux_bin~63_combout )))

	.dataa(\BCD4CON|aux_bin~64_combout ),
	.datab(\BCD4CON|aux_bin~62_combout ),
	.datac(vcc),
	.datad(\BCD4CON|aux_bin~63_combout ),
	.cin(gnd),
	.combout(\BCD4CON|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|LessThan10~0 .lut_mask = 16'h88AA;
defparam \BCD4CON|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~82 (
// Equation(s):
// \BCD4CON|aux_bin~82_combout  = \BCD4CON|aux_bin~67_combout  $ ((((\BCD4CON|aux_bin~68_combout  & \BCD4CON|aux_bin~65_combout )) # (!\BCD4CON|aux_bin~66_combout )))

	.dataa(\BCD4CON|aux_bin~66_combout ),
	.datab(\BCD4CON|aux_bin~68_combout ),
	.datac(\BCD4CON|aux_bin~65_combout ),
	.datad(\BCD4CON|aux_bin~67_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~82_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~82 .lut_mask = 16'h2AD5;
defparam \BCD4CON|aux_bin~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~83 (
// Equation(s):
// \BCD4CON|aux_bin~83_combout  = (\BCD4CON|aux_bin~62_combout  & ((\BCD4CON|aux_bin~61_combout  & ((\BCD4CON|aux_bin~63_combout ) # (\BCD4CON|aux_bin~64_combout ))) # (!\BCD4CON|aux_bin~61_combout  & (\BCD4CON|aux_bin~63_combout  & 
// \BCD4CON|aux_bin~64_combout )))) # (!\BCD4CON|aux_bin~62_combout  & (((!\BCD4CON|aux_bin~64_combout ) # (!\BCD4CON|aux_bin~63_combout ))))

	.dataa(\BCD4CON|aux_bin~62_combout ),
	.datab(\BCD4CON|aux_bin~61_combout ),
	.datac(\BCD4CON|aux_bin~63_combout ),
	.datad(\BCD4CON|aux_bin~64_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~83_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~83 .lut_mask = 16'hADD5;
defparam \BCD4CON|aux_bin~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~84 (
// Equation(s):
// \BCD4CON|aux_bin~84_combout  = (\BCD4CON|LessThan10~0_combout  & (\BCD4CON|aux_bin~82_combout  & ((\BCD4CON|aux_bin~81_combout ) # (!\BCD4CON|aux_bin~83_combout )))) # (!\BCD4CON|LessThan10~0_combout  & (!\BCD4CON|aux_bin~82_combout  & 
// ((\BCD4CON|aux_bin~83_combout ) # (!\BCD4CON|aux_bin~81_combout ))))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|LessThan10~0_combout ),
	.datac(\BCD4CON|aux_bin~82_combout ),
	.datad(\BCD4CON|aux_bin~83_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~84_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~84 .lut_mask = 16'h83C1;
defparam \BCD4CON|aux_bin~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~85 (
// Equation(s):
// \BCD4CON|aux_bin~85_combout  = (\BCD4CON|aux_bin~81_combout  & ((\BCD4CON|LessThan10~0_combout  & ((!\BCD4CON|aux_bin~83_combout ) # (!\BCD4CON|aux_bin~82_combout ))) # (!\BCD4CON|LessThan10~0_combout  & ((\BCD4CON|aux_bin~82_combout ) # 
// (\BCD4CON|aux_bin~83_combout ))))) # (!\BCD4CON|aux_bin~81_combout  & (\BCD4CON|aux_bin~83_combout  $ (((!\BCD4CON|aux_bin~82_combout ) # (!\BCD4CON|LessThan10~0_combout )))))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|LessThan10~0_combout ),
	.datac(\BCD4CON|aux_bin~82_combout ),
	.datad(\BCD4CON|aux_bin~83_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~85_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~85 .lut_mask = 16'h6ABD;
defparam \BCD4CON|aux_bin~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~81 (
// Equation(s):
// \BCD4CON|aux_bin~81_combout  = \BCD4CON|aux_bin~71_combout  $ (((\BCD4CON|aux_bin~70_combout ) # ((\BCD4CON|aux_bin~72_combout  & \BCD4CON|aux_bin~69_combout ))))

	.dataa(\BCD4CON|aux_bin~72_combout ),
	.datab(\BCD4CON|aux_bin~69_combout ),
	.datac(\BCD4CON|aux_bin~70_combout ),
	.datad(\BCD4CON|aux_bin~71_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~81_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~81 .lut_mask = 16'h07F8;
defparam \BCD4CON|aux_bin~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|aux_bin~86 (
// Equation(s):
// \BCD4CON|aux_bin~86_combout  = (\BCD4CON|aux_bin~83_combout  & (\BCD4CON|LessThan10~0_combout  & (\BCD4CON|aux_bin~82_combout  & !\BCD4CON|aux_bin~81_combout ))) # (!\BCD4CON|aux_bin~83_combout  & (\BCD4CON|aux_bin~81_combout  & 
// (\BCD4CON|LessThan10~0_combout  $ (\BCD4CON|aux_bin~82_combout ))))

	.dataa(\BCD4CON|LessThan10~0_combout ),
	.datab(\BCD4CON|aux_bin~82_combout ),
	.datac(\BCD4CON|aux_bin~83_combout ),
	.datad(\BCD4CON|aux_bin~81_combout ),
	.cin(gnd),
	.combout(\BCD4CON|aux_bin~86_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|aux_bin~86 .lut_mask = 16'h0680;
defparam \BCD4CON|aux_bin~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[13]~11 (
// Equation(s):
// \BCD4CON|bcd[13]~11_combout  = (\HEX003|outt[4]~0_combout  & ((\BCD4CON|aux_bin~84_combout ) # ((\BCD4CON|aux_bin~86_combout )))) # (!\HEX003|outt[4]~0_combout  & (!\BCD4CON|aux_bin~86_combout  & ((\BCD4CON|aux_bin~85_combout ) # 
// (!\BCD4CON|aux_bin~84_combout ))))

	.dataa(\HEX003|outt[4]~0_combout ),
	.datab(\BCD4CON|aux_bin~84_combout ),
	.datac(\BCD4CON|aux_bin~85_combout ),
	.datad(\BCD4CON|aux_bin~86_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[13]~11 .lut_mask = 16'hAAD9;
defparam \BCD4CON|bcd[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~0 (
// Equation(s):
// \HEX003|outt[4]~0_combout  = \BCD4CON|aux_bin~75_combout  $ (((!\BCD4CON|aux_bin~74_combout  & ((!\BCD4CON|aux_bin~73_combout ) # (!\BCD4CON|aux_bin~76_combout )))))

	.dataa(\BCD4CON|aux_bin~75_combout ),
	.datab(\BCD4CON|aux_bin~74_combout ),
	.datac(\BCD4CON|aux_bin~76_combout ),
	.datad(\BCD4CON|aux_bin~73_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~0 .lut_mask = 16'hA999;
defparam \HEX003|outt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[15]~12 (
// Equation(s):
// \BCD4CON|bcd[15]~12_combout  = (\BCD4CON|aux_bin~84_combout  & ((\HEX003|outt[4]~0_combout ) # ((!\BCD4CON|aux_bin~85_combout )))) # (!\BCD4CON|aux_bin~84_combout  & (((!\HEX003|outt[4]~0_combout  & \BCD4CON|aux_bin~85_combout )) # 
// (!\BCD4CON|aux_bin~86_combout )))

	.dataa(\BCD4CON|aux_bin~84_combout ),
	.datab(\HEX003|outt[4]~0_combout ),
	.datac(\BCD4CON|aux_bin~85_combout ),
	.datad(\BCD4CON|aux_bin~86_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[15]~12 .lut_mask = 16'h9ADF;
defparam \BCD4CON|bcd[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[12]~13 (
// Equation(s):
// \BCD4CON|bcd[12]~13_combout  = \BCD4CON|aux_bin~79_combout  $ (((\BCD4CON|aux_bin~78_combout ) # ((\BCD4CON|aux_bin~80_combout  & \BCD4CON|aux_bin~77_combout ))))

	.dataa(\BCD4CON|aux_bin~80_combout ),
	.datab(\BCD4CON|aux_bin~77_combout ),
	.datac(\BCD4CON|aux_bin~78_combout ),
	.datad(\BCD4CON|aux_bin~79_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[12]~13 .lut_mask = 16'h07F8;
defparam \BCD4CON|bcd[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \BCD4CON|bcd[14]~14 (
// Equation(s):
// \BCD4CON|bcd[14]~14_combout  = (\BCD4CON|aux_bin~85_combout  & ((\HEX003|outt[4]~0_combout ) # ((!\BCD4CON|aux_bin~86_combout )))) # (!\BCD4CON|aux_bin~85_combout  & (!\HEX003|outt[4]~0_combout  & ((\BCD4CON|aux_bin~84_combout ) # 
// (\BCD4CON|aux_bin~86_combout ))))

	.dataa(\BCD4CON|aux_bin~85_combout ),
	.datab(\HEX003|outt[4]~0_combout ),
	.datac(\BCD4CON|aux_bin~84_combout ),
	.datad(\BCD4CON|aux_bin~86_combout ),
	.cin(gnd),
	.combout(\BCD4CON|bcd[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \BCD4CON|bcd[14]~14 .lut_mask = 16'h99BA;
defparam \BCD4CON|bcd[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[0]~1 (
// Equation(s):
// \HEX003|outt[0]~1_combout  = (\BCD4CON|bcd[13]~11_combout  & (\BCD4CON|bcd[15]~12_combout  & (\BCD4CON|bcd[12]~13_combout  $ (\BCD4CON|bcd[14]~14_combout ))))

	.dataa(\BCD4CON|bcd[13]~11_combout ),
	.datab(\BCD4CON|bcd[15]~12_combout ),
	.datac(\BCD4CON|bcd[12]~13_combout ),
	.datad(\BCD4CON|bcd[14]~14_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[0]~1 .lut_mask = 16'h0880;
defparam \HEX003|outt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[1]~22 (
// Equation(s):
// \HEX003|outt[1]~22_combout  = (\BCD4CON|aux_bin~84_combout  & (((\HEX003|outt[4]~0_combout  & !\BCD4CON|bcd[12]~13_combout )))) # (!\BCD4CON|aux_bin~84_combout  & ((\BCD4CON|aux_bin~86_combout  & (!\HEX003|outt[4]~0_combout  & \BCD4CON|bcd[12]~13_combout 
// )) # (!\BCD4CON|aux_bin~86_combout  & (\HEX003|outt[4]~0_combout  $ (!\BCD4CON|bcd[12]~13_combout )))))

	.dataa(\BCD4CON|aux_bin~84_combout ),
	.datab(\BCD4CON|aux_bin~86_combout ),
	.datac(\HEX003|outt[4]~0_combout ),
	.datad(\BCD4CON|bcd[12]~13_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[1]~22 .lut_mask = 16'h14A1;
defparam \HEX003|outt[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[1]~23 (
// Equation(s):
// \HEX003|outt[1]~23_combout  = (\HEX003|outt[1]~22_combout  & (\BCD4CON|aux_bin~85_combout  $ (((\BCD4CON|aux_bin~84_combout ) # (!\BCD4CON|aux_bin~86_combout )))))

	.dataa(\BCD4CON|aux_bin~84_combout ),
	.datab(\HEX003|outt[1]~22_combout ),
	.datac(\BCD4CON|aux_bin~86_combout ),
	.datad(\BCD4CON|aux_bin~85_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[1]~23 .lut_mask = 16'h408C;
defparam \HEX003|outt[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[2]~2 (
// Equation(s):
// \HEX003|outt[2]~2_combout  = (\BCD4CON|bcd[12]~13_combout  & (\BCD4CON|bcd[14]~14_combout  & (\BCD4CON|bcd[15]~12_combout  & !\BCD4CON|bcd[13]~11_combout )))

	.dataa(\BCD4CON|bcd[12]~13_combout ),
	.datab(\BCD4CON|bcd[14]~14_combout ),
	.datac(\BCD4CON|bcd[15]~12_combout ),
	.datad(\BCD4CON|bcd[13]~11_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[2]~2 .lut_mask = 16'h0080;
defparam \HEX003|outt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[3]~4 (
// Equation(s):
// \HEX003|outt[3]~4_combout  = (\BCD4CON|aux_bin~85_combout  & (\BCD4CON|aux_bin~86_combout  & ((!\HEX003|outt[4]~0_combout )))) # (!\BCD4CON|aux_bin~85_combout  & (!\BCD4CON|aux_bin~86_combout  & (!\BCD4CON|aux_bin~84_combout  & \HEX003|outt[4]~0_combout 
// )))

	.dataa(\BCD4CON|aux_bin~85_combout ),
	.datab(\BCD4CON|aux_bin~86_combout ),
	.datac(\BCD4CON|aux_bin~84_combout ),
	.datad(\HEX003|outt[4]~0_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[3]~4 .lut_mask = 16'h0188;
defparam \HEX003|outt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[3]~5 (
// Equation(s):
// \HEX003|outt[3]~5_combout  = (\HEX003|outt[3]~3_combout  & ((\BCD4CON|bcd[12]~13_combout  & (\BCD4CON|bcd[13]~11_combout )) # (!\BCD4CON|bcd[12]~13_combout  & (!\BCD4CON|bcd[13]~11_combout  & \HEX003|outt[3]~4_combout ))))

	.dataa(\HEX003|outt[3]~3_combout ),
	.datab(\BCD4CON|bcd[12]~13_combout ),
	.datac(\BCD4CON|bcd[13]~11_combout ),
	.datad(\HEX003|outt[3]~4_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[3]~5 .lut_mask = 16'h8280;
defparam \HEX003|outt[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[3]~6 (
// Equation(s):
// \HEX003|outt[3]~6_combout  = (\BCD4CON|bcd[15]~12_combout  & ((\BCD4CON|bcd[14]~14_combout ) # ((\HEX003|outt[3]~4_combout  & !\BCD4CON|bcd[12]~13_combout ))))

	.dataa(\BCD4CON|bcd[15]~12_combout ),
	.datab(\BCD4CON|bcd[14]~14_combout ),
	.datac(\HEX003|outt[3]~4_combout ),
	.datad(\BCD4CON|bcd[12]~13_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[3]~6 .lut_mask = 16'h88A8;
defparam \HEX003|outt[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[3]~7 (
// Equation(s):
// \HEX003|outt[3]~7_combout  = (\HEX003|outt[3]~5_combout ) # ((\BCD4CON|bcd[13]~11_combout  & (\HEX003|outt[3]~6_combout  & !\BCD4CON|bcd[12]~13_combout )))

	.dataa(\HEX003|outt[3]~5_combout ),
	.datab(\BCD4CON|bcd[13]~11_combout ),
	.datac(\HEX003|outt[3]~6_combout ),
	.datad(\BCD4CON|bcd[12]~13_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[3]~7 .lut_mask = 16'hAAEA;
defparam \HEX003|outt[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~8 (
// Equation(s):
// \HEX003|outt[4]~8_combout  = (\BCD4CON|bcd[14]~14_combout  & (\BCD4CON|bcd[13]~11_combout  & (!\BCD4CON|bcd[12]~13_combout  & !\BCD4CON|bcd[15]~12_combout )))

	.dataa(\BCD4CON|bcd[14]~14_combout ),
	.datab(\BCD4CON|bcd[13]~11_combout ),
	.datac(\BCD4CON|bcd[12]~13_combout ),
	.datad(\BCD4CON|bcd[15]~12_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~8 .lut_mask = 16'h0008;
defparam \HEX003|outt[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~9 (
// Equation(s):
// \HEX003|outt[4]~9_combout  = (\BCD4CON|aux_bin~81_combout  & (!\BCD4CON|aux_bin~83_combout )) # (!\BCD4CON|aux_bin~81_combout  & (\BCD4CON|aux_bin~83_combout  & \BCD4CON|LessThan10~0_combout ))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|aux_bin~83_combout ),
	.datac(\BCD4CON|LessThan10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX003|outt[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~9 .lut_mask = 16'h6262;
defparam \HEX003|outt[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~10 (
// Equation(s):
// \HEX003|outt[4]~10_combout  = \BCD4CON|LessThan10~0_combout  $ (((!\BCD4CON|aux_bin~81_combout  & \BCD4CON|aux_bin~83_combout )))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|aux_bin~83_combout ),
	.datac(\BCD4CON|LessThan10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\HEX003|outt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~10 .lut_mask = 16'hB4B4;
defparam \HEX003|outt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~11 (
// Equation(s):
// \HEX003|outt[4]~11_combout  = (\BCD4CON|aux_bin~82_combout  & (\HEX003|outt[4]~9_combout  & (\HEX003|outt[4]~0_combout  $ (\HEX003|outt[4]~10_combout )))) # (!\BCD4CON|aux_bin~82_combout  & ((\HEX003|outt[4]~0_combout  & (\HEX003|outt[4]~9_combout  & 
// \HEX003|outt[4]~10_combout )) # (!\HEX003|outt[4]~0_combout  & (!\HEX003|outt[4]~9_combout  & !\HEX003|outt[4]~10_combout ))))

	.dataa(\BCD4CON|aux_bin~82_combout ),
	.datab(\HEX003|outt[4]~0_combout ),
	.datac(\HEX003|outt[4]~9_combout ),
	.datad(\HEX003|outt[4]~10_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~11 .lut_mask = 16'h6081;
defparam \HEX003|outt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~13 (
// Equation(s):
// \HEX003|outt[4]~13_combout  = (\BCD4CON|aux_bin~81_combout  & ((\BCD4CON|aux_bin~83_combout  & (\BCD4CON|LessThan10~0_combout  & \BCD4CON|aux_bin~82_combout )) # (!\BCD4CON|aux_bin~83_combout  & (!\BCD4CON|LessThan10~0_combout  & 
// !\BCD4CON|aux_bin~82_combout )))) # (!\BCD4CON|aux_bin~81_combout  & (\BCD4CON|aux_bin~83_combout  & (\BCD4CON|LessThan10~0_combout  $ (\BCD4CON|aux_bin~82_combout ))))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|aux_bin~83_combout ),
	.datac(\BCD4CON|LessThan10~0_combout ),
	.datad(\BCD4CON|aux_bin~82_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~13 .lut_mask = 16'h8442;
defparam \HEX003|outt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~14 (
// Equation(s):
// \HEX003|outt[4]~14_combout  = (\BCD4CON|LessThan10~0_combout  & (\BCD4CON|aux_bin~82_combout  & (\BCD4CON|aux_bin~81_combout  $ (!\BCD4CON|aux_bin~83_combout )))) # (!\BCD4CON|LessThan10~0_combout  & (!\BCD4CON|aux_bin~81_combout  & 
// (\BCD4CON|aux_bin~83_combout  & !\BCD4CON|aux_bin~82_combout )))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|aux_bin~83_combout ),
	.datac(\BCD4CON|LessThan10~0_combout ),
	.datad(\BCD4CON|aux_bin~82_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~14 .lut_mask = 16'h9004;
defparam \HEX003|outt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~15 (
// Equation(s):
// \HEX003|outt[4]~15_combout  = (\HEX003|outt[4]~13_combout  & ((\HEX003|outt[4]~14_combout  & (\HEX003|outt[4]~12_combout )) # (!\HEX003|outt[4]~14_combout  & ((!\HEX003|outt[4]~0_combout ))))) # (!\HEX003|outt[4]~13_combout  & (((\HEX003|outt[4]~0_combout 
//  & \HEX003|outt[4]~14_combout ))))

	.dataa(\HEX003|outt[4]~12_combout ),
	.datab(\HEX003|outt[4]~0_combout ),
	.datac(\HEX003|outt[4]~13_combout ),
	.datad(\HEX003|outt[4]~14_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~15 .lut_mask = 16'hAC30;
defparam \HEX003|outt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[4]~16 (
// Equation(s):
// \HEX003|outt[4]~16_combout  = (\HEX003|outt[4]~8_combout ) # ((\BCD4CON|bcd[12]~13_combout  & ((\HEX003|outt[4]~15_combout ))) # (!\BCD4CON|bcd[12]~13_combout  & (!\HEX003|outt[4]~11_combout )))

	.dataa(\BCD4CON|bcd[12]~13_combout ),
	.datab(\HEX003|outt[4]~8_combout ),
	.datac(\HEX003|outt[4]~11_combout ),
	.datad(\HEX003|outt[4]~15_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[4]~16 .lut_mask = 16'hEFCD;
defparam \HEX003|outt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[5]~17 (
// Equation(s):
// \HEX003|outt[5]~17_combout  = (\HEX003|outt[3]~6_combout  & ((!\BCD4CON|bcd[13]~11_combout ) # (!\BCD4CON|bcd[12]~13_combout )))

	.dataa(\HEX003|outt[3]~6_combout ),
	.datab(vcc),
	.datac(\BCD4CON|bcd[12]~13_combout ),
	.datad(\BCD4CON|bcd[13]~11_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[5]~17 .lut_mask = 16'h0AAA;
defparam \HEX003|outt[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[6]~18 (
// Equation(s):
// \HEX003|outt[6]~18_combout  = (\BCD4CON|LessThan10~0_combout  & ((\BCD4CON|aux_bin~82_combout  & (\HEX003|outt[4]~0_combout  & !\BCD4CON|aux_bin~83_combout )) # (!\BCD4CON|aux_bin~82_combout  & (!\HEX003|outt[4]~0_combout )))) # 
// (!\BCD4CON|LessThan10~0_combout  & (\BCD4CON|aux_bin~82_combout  $ ((\HEX003|outt[4]~0_combout ))))

	.dataa(\BCD4CON|LessThan10~0_combout ),
	.datab(\BCD4CON|aux_bin~82_combout ),
	.datac(\HEX003|outt[4]~0_combout ),
	.datad(\BCD4CON|aux_bin~83_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[6]~18 .lut_mask = 16'h1696;
defparam \HEX003|outt[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[6]~19 (
// Equation(s):
// \HEX003|outt[6]~19_combout  = \BCD4CON|aux_bin~83_combout  $ (((\BCD4CON|LessThan10~0_combout  & ((\BCD4CON|aux_bin~82_combout ) # (\HEX003|outt[4]~0_combout ))) # (!\BCD4CON|LessThan10~0_combout  & (\BCD4CON|aux_bin~82_combout  & 
// \HEX003|outt[4]~0_combout ))))

	.dataa(\BCD4CON|LessThan10~0_combout ),
	.datab(\BCD4CON|aux_bin~82_combout ),
	.datac(\HEX003|outt[4]~0_combout ),
	.datad(\BCD4CON|aux_bin~83_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[6]~19 .lut_mask = 16'h17E8;
defparam \HEX003|outt[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[6]~20 (
// Equation(s):
// \HEX003|outt[6]~20_combout  = (\BCD4CON|bcd[12]~13_combout  & (\HEX003|outt[6]~18_combout  & (\BCD4CON|aux_bin~81_combout  $ (!\HEX003|outt[6]~19_combout )))) # (!\BCD4CON|bcd[12]~13_combout  & ((\BCD4CON|aux_bin~81_combout  & (!\HEX003|outt[6]~18_combout 
//  & !\HEX003|outt[6]~19_combout )) # (!\BCD4CON|aux_bin~81_combout  & ((\HEX003|outt[6]~19_combout )))))

	.dataa(\BCD4CON|aux_bin~81_combout ),
	.datab(\BCD4CON|bcd[12]~13_combout ),
	.datac(\HEX003|outt[6]~18_combout ),
	.datad(\HEX003|outt[6]~19_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[6]~20 .lut_mask = 16'h9142;
defparam \HEX003|outt[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \HEX003|outt[6]~21 (
// Equation(s):
// \HEX003|outt[6]~21_combout  = (\BCD4CON|bcd[12]~13_combout  & (((\HEX003|outt[6]~20_combout )))) # (!\BCD4CON|bcd[12]~13_combout  & ((\HEX003|outt[4]~11_combout  & (!\HEX003|outt[4]~8_combout )) # (!\HEX003|outt[4]~11_combout  & 
// ((!\HEX003|outt[6]~20_combout )))))

	.dataa(\HEX003|outt[4]~11_combout ),
	.datab(\HEX003|outt[4]~8_combout ),
	.datac(\BCD4CON|bcd[12]~13_combout ),
	.datad(\HEX003|outt[6]~20_combout ),
	.cin(gnd),
	.combout(\HEX003|outt[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \HEX003|outt[6]~21 .lut_mask = 16'hF207;
defparam \HEX003|outt[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \ram_out_exibir[0]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[0]));
// synopsys translate_off
defparam \ram_out_exibir[0]~I .input_async_reset = "none";
defparam \ram_out_exibir[0]~I .input_power_up = "low";
defparam \ram_out_exibir[0]~I .input_register_mode = "none";
defparam \ram_out_exibir[0]~I .input_sync_reset = "none";
defparam \ram_out_exibir[0]~I .oe_async_reset = "none";
defparam \ram_out_exibir[0]~I .oe_power_up = "low";
defparam \ram_out_exibir[0]~I .oe_register_mode = "none";
defparam \ram_out_exibir[0]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[0]~I .operation_mode = "output";
defparam \ram_out_exibir[0]~I .output_async_reset = "none";
defparam \ram_out_exibir[0]~I .output_power_up = "low";
defparam \ram_out_exibir[0]~I .output_register_mode = "none";
defparam \ram_out_exibir[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[1]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[1]));
// synopsys translate_off
defparam \ram_out_exibir[1]~I .input_async_reset = "none";
defparam \ram_out_exibir[1]~I .input_power_up = "low";
defparam \ram_out_exibir[1]~I .input_register_mode = "none";
defparam \ram_out_exibir[1]~I .input_sync_reset = "none";
defparam \ram_out_exibir[1]~I .oe_async_reset = "none";
defparam \ram_out_exibir[1]~I .oe_power_up = "low";
defparam \ram_out_exibir[1]~I .oe_register_mode = "none";
defparam \ram_out_exibir[1]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[1]~I .operation_mode = "output";
defparam \ram_out_exibir[1]~I .output_async_reset = "none";
defparam \ram_out_exibir[1]~I .output_power_up = "low";
defparam \ram_out_exibir[1]~I .output_register_mode = "none";
defparam \ram_out_exibir[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[2]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[2]));
// synopsys translate_off
defparam \ram_out_exibir[2]~I .input_async_reset = "none";
defparam \ram_out_exibir[2]~I .input_power_up = "low";
defparam \ram_out_exibir[2]~I .input_register_mode = "none";
defparam \ram_out_exibir[2]~I .input_sync_reset = "none";
defparam \ram_out_exibir[2]~I .oe_async_reset = "none";
defparam \ram_out_exibir[2]~I .oe_power_up = "low";
defparam \ram_out_exibir[2]~I .oe_register_mode = "none";
defparam \ram_out_exibir[2]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[2]~I .operation_mode = "output";
defparam \ram_out_exibir[2]~I .output_async_reset = "none";
defparam \ram_out_exibir[2]~I .output_power_up = "low";
defparam \ram_out_exibir[2]~I .output_register_mode = "none";
defparam \ram_out_exibir[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[3]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[3]));
// synopsys translate_off
defparam \ram_out_exibir[3]~I .input_async_reset = "none";
defparam \ram_out_exibir[3]~I .input_power_up = "low";
defparam \ram_out_exibir[3]~I .input_register_mode = "none";
defparam \ram_out_exibir[3]~I .input_sync_reset = "none";
defparam \ram_out_exibir[3]~I .oe_async_reset = "none";
defparam \ram_out_exibir[3]~I .oe_power_up = "low";
defparam \ram_out_exibir[3]~I .oe_register_mode = "none";
defparam \ram_out_exibir[3]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[3]~I .operation_mode = "output";
defparam \ram_out_exibir[3]~I .output_async_reset = "none";
defparam \ram_out_exibir[3]~I .output_power_up = "low";
defparam \ram_out_exibir[3]~I .output_register_mode = "none";
defparam \ram_out_exibir[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[4]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[4]));
// synopsys translate_off
defparam \ram_out_exibir[4]~I .input_async_reset = "none";
defparam \ram_out_exibir[4]~I .input_power_up = "low";
defparam \ram_out_exibir[4]~I .input_register_mode = "none";
defparam \ram_out_exibir[4]~I .input_sync_reset = "none";
defparam \ram_out_exibir[4]~I .oe_async_reset = "none";
defparam \ram_out_exibir[4]~I .oe_power_up = "low";
defparam \ram_out_exibir[4]~I .oe_register_mode = "none";
defparam \ram_out_exibir[4]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[4]~I .operation_mode = "output";
defparam \ram_out_exibir[4]~I .output_async_reset = "none";
defparam \ram_out_exibir[4]~I .output_power_up = "low";
defparam \ram_out_exibir[4]~I .output_register_mode = "none";
defparam \ram_out_exibir[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[5]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[5]));
// synopsys translate_off
defparam \ram_out_exibir[5]~I .input_async_reset = "none";
defparam \ram_out_exibir[5]~I .input_power_up = "low";
defparam \ram_out_exibir[5]~I .input_register_mode = "none";
defparam \ram_out_exibir[5]~I .input_sync_reset = "none";
defparam \ram_out_exibir[5]~I .oe_async_reset = "none";
defparam \ram_out_exibir[5]~I .oe_power_up = "low";
defparam \ram_out_exibir[5]~I .oe_register_mode = "none";
defparam \ram_out_exibir[5]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[5]~I .operation_mode = "output";
defparam \ram_out_exibir[5]~I .output_async_reset = "none";
defparam \ram_out_exibir[5]~I .output_power_up = "low";
defparam \ram_out_exibir[5]~I .output_register_mode = "none";
defparam \ram_out_exibir[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[6]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[6]));
// synopsys translate_off
defparam \ram_out_exibir[6]~I .input_async_reset = "none";
defparam \ram_out_exibir[6]~I .input_power_up = "low";
defparam \ram_out_exibir[6]~I .input_register_mode = "none";
defparam \ram_out_exibir[6]~I .input_sync_reset = "none";
defparam \ram_out_exibir[6]~I .oe_async_reset = "none";
defparam \ram_out_exibir[6]~I .oe_power_up = "low";
defparam \ram_out_exibir[6]~I .oe_register_mode = "none";
defparam \ram_out_exibir[6]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[6]~I .operation_mode = "output";
defparam \ram_out_exibir[6]~I .output_async_reset = "none";
defparam \ram_out_exibir[6]~I .output_power_up = "low";
defparam \ram_out_exibir[6]~I .output_register_mode = "none";
defparam \ram_out_exibir[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[7]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[7]));
// synopsys translate_off
defparam \ram_out_exibir[7]~I .input_async_reset = "none";
defparam \ram_out_exibir[7]~I .input_power_up = "low";
defparam \ram_out_exibir[7]~I .input_register_mode = "none";
defparam \ram_out_exibir[7]~I .input_sync_reset = "none";
defparam \ram_out_exibir[7]~I .oe_async_reset = "none";
defparam \ram_out_exibir[7]~I .oe_power_up = "low";
defparam \ram_out_exibir[7]~I .oe_register_mode = "none";
defparam \ram_out_exibir[7]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[7]~I .operation_mode = "output";
defparam \ram_out_exibir[7]~I .output_async_reset = "none";
defparam \ram_out_exibir[7]~I .output_power_up = "low";
defparam \ram_out_exibir[7]~I .output_register_mode = "none";
defparam \ram_out_exibir[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[8]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[8]));
// synopsys translate_off
defparam \ram_out_exibir[8]~I .input_async_reset = "none";
defparam \ram_out_exibir[8]~I .input_power_up = "low";
defparam \ram_out_exibir[8]~I .input_register_mode = "none";
defparam \ram_out_exibir[8]~I .input_sync_reset = "none";
defparam \ram_out_exibir[8]~I .oe_async_reset = "none";
defparam \ram_out_exibir[8]~I .oe_power_up = "low";
defparam \ram_out_exibir[8]~I .oe_register_mode = "none";
defparam \ram_out_exibir[8]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[8]~I .operation_mode = "output";
defparam \ram_out_exibir[8]~I .output_async_reset = "none";
defparam \ram_out_exibir[8]~I .output_power_up = "low";
defparam \ram_out_exibir[8]~I .output_register_mode = "none";
defparam \ram_out_exibir[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[9]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[9]));
// synopsys translate_off
defparam \ram_out_exibir[9]~I .input_async_reset = "none";
defparam \ram_out_exibir[9]~I .input_power_up = "low";
defparam \ram_out_exibir[9]~I .input_register_mode = "none";
defparam \ram_out_exibir[9]~I .input_sync_reset = "none";
defparam \ram_out_exibir[9]~I .oe_async_reset = "none";
defparam \ram_out_exibir[9]~I .oe_power_up = "low";
defparam \ram_out_exibir[9]~I .oe_register_mode = "none";
defparam \ram_out_exibir[9]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[9]~I .operation_mode = "output";
defparam \ram_out_exibir[9]~I .output_async_reset = "none";
defparam \ram_out_exibir[9]~I .output_power_up = "low";
defparam \ram_out_exibir[9]~I .output_register_mode = "none";
defparam \ram_out_exibir[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[10]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[10]));
// synopsys translate_off
defparam \ram_out_exibir[10]~I .input_async_reset = "none";
defparam \ram_out_exibir[10]~I .input_power_up = "low";
defparam \ram_out_exibir[10]~I .input_register_mode = "none";
defparam \ram_out_exibir[10]~I .input_sync_reset = "none";
defparam \ram_out_exibir[10]~I .oe_async_reset = "none";
defparam \ram_out_exibir[10]~I .oe_power_up = "low";
defparam \ram_out_exibir[10]~I .oe_register_mode = "none";
defparam \ram_out_exibir[10]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[10]~I .operation_mode = "output";
defparam \ram_out_exibir[10]~I .output_async_reset = "none";
defparam \ram_out_exibir[10]~I .output_power_up = "low";
defparam \ram_out_exibir[10]~I .output_register_mode = "none";
defparam \ram_out_exibir[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[11]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[11]));
// synopsys translate_off
defparam \ram_out_exibir[11]~I .input_async_reset = "none";
defparam \ram_out_exibir[11]~I .input_power_up = "low";
defparam \ram_out_exibir[11]~I .input_register_mode = "none";
defparam \ram_out_exibir[11]~I .input_sync_reset = "none";
defparam \ram_out_exibir[11]~I .oe_async_reset = "none";
defparam \ram_out_exibir[11]~I .oe_power_up = "low";
defparam \ram_out_exibir[11]~I .oe_register_mode = "none";
defparam \ram_out_exibir[11]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[11]~I .operation_mode = "output";
defparam \ram_out_exibir[11]~I .output_async_reset = "none";
defparam \ram_out_exibir[11]~I .output_power_up = "low";
defparam \ram_out_exibir[11]~I .output_register_mode = "none";
defparam \ram_out_exibir[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[12]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[12]));
// synopsys translate_off
defparam \ram_out_exibir[12]~I .input_async_reset = "none";
defparam \ram_out_exibir[12]~I .input_power_up = "low";
defparam \ram_out_exibir[12]~I .input_register_mode = "none";
defparam \ram_out_exibir[12]~I .input_sync_reset = "none";
defparam \ram_out_exibir[12]~I .oe_async_reset = "none";
defparam \ram_out_exibir[12]~I .oe_power_up = "low";
defparam \ram_out_exibir[12]~I .oe_register_mode = "none";
defparam \ram_out_exibir[12]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[12]~I .operation_mode = "output";
defparam \ram_out_exibir[12]~I .output_async_reset = "none";
defparam \ram_out_exibir[12]~I .output_power_up = "low";
defparam \ram_out_exibir[12]~I .output_register_mode = "none";
defparam \ram_out_exibir[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[13]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[13]));
// synopsys translate_off
defparam \ram_out_exibir[13]~I .input_async_reset = "none";
defparam \ram_out_exibir[13]~I .input_power_up = "low";
defparam \ram_out_exibir[13]~I .input_register_mode = "none";
defparam \ram_out_exibir[13]~I .input_sync_reset = "none";
defparam \ram_out_exibir[13]~I .oe_async_reset = "none";
defparam \ram_out_exibir[13]~I .oe_power_up = "low";
defparam \ram_out_exibir[13]~I .oe_register_mode = "none";
defparam \ram_out_exibir[13]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[13]~I .operation_mode = "output";
defparam \ram_out_exibir[13]~I .output_async_reset = "none";
defparam \ram_out_exibir[13]~I .output_power_up = "low";
defparam \ram_out_exibir[13]~I .output_register_mode = "none";
defparam \ram_out_exibir[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[14]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[14]));
// synopsys translate_off
defparam \ram_out_exibir[14]~I .input_async_reset = "none";
defparam \ram_out_exibir[14]~I .input_power_up = "low";
defparam \ram_out_exibir[14]~I .input_register_mode = "none";
defparam \ram_out_exibir[14]~I .input_sync_reset = "none";
defparam \ram_out_exibir[14]~I .oe_async_reset = "none";
defparam \ram_out_exibir[14]~I .oe_power_up = "low";
defparam \ram_out_exibir[14]~I .oe_register_mode = "none";
defparam \ram_out_exibir[14]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[14]~I .operation_mode = "output";
defparam \ram_out_exibir[14]~I .output_async_reset = "none";
defparam \ram_out_exibir[14]~I .output_power_up = "low";
defparam \ram_out_exibir[14]~I .output_register_mode = "none";
defparam \ram_out_exibir[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ram_out_exibir[15]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out_exibir[15]));
// synopsys translate_off
defparam \ram_out_exibir[15]~I .input_async_reset = "none";
defparam \ram_out_exibir[15]~I .input_power_up = "low";
defparam \ram_out_exibir[15]~I .input_register_mode = "none";
defparam \ram_out_exibir[15]~I .input_sync_reset = "none";
defparam \ram_out_exibir[15]~I .oe_async_reset = "none";
defparam \ram_out_exibir[15]~I .oe_power_up = "low";
defparam \ram_out_exibir[15]~I .oe_register_mode = "none";
defparam \ram_out_exibir[15]~I .oe_sync_reset = "none";
defparam \ram_out_exibir[15]~I .operation_mode = "output";
defparam \ram_out_exibir[15]~I .output_async_reset = "none";
defparam \ram_out_exibir[15]~I .output_power_up = "low";
defparam \ram_out_exibir[15]~I .output_register_mode = "none";
defparam \ram_out_exibir[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[0]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[0]));
// synopsys translate_off
defparam \out_display_ex[0]~I .input_async_reset = "none";
defparam \out_display_ex[0]~I .input_power_up = "low";
defparam \out_display_ex[0]~I .input_register_mode = "none";
defparam \out_display_ex[0]~I .input_sync_reset = "none";
defparam \out_display_ex[0]~I .oe_async_reset = "none";
defparam \out_display_ex[0]~I .oe_power_up = "low";
defparam \out_display_ex[0]~I .oe_register_mode = "none";
defparam \out_display_ex[0]~I .oe_sync_reset = "none";
defparam \out_display_ex[0]~I .operation_mode = "output";
defparam \out_display_ex[0]~I .output_async_reset = "none";
defparam \out_display_ex[0]~I .output_power_up = "low";
defparam \out_display_ex[0]~I .output_register_mode = "none";
defparam \out_display_ex[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[1]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[1]));
// synopsys translate_off
defparam \out_display_ex[1]~I .input_async_reset = "none";
defparam \out_display_ex[1]~I .input_power_up = "low";
defparam \out_display_ex[1]~I .input_register_mode = "none";
defparam \out_display_ex[1]~I .input_sync_reset = "none";
defparam \out_display_ex[1]~I .oe_async_reset = "none";
defparam \out_display_ex[1]~I .oe_power_up = "low";
defparam \out_display_ex[1]~I .oe_register_mode = "none";
defparam \out_display_ex[1]~I .oe_sync_reset = "none";
defparam \out_display_ex[1]~I .operation_mode = "output";
defparam \out_display_ex[1]~I .output_async_reset = "none";
defparam \out_display_ex[1]~I .output_power_up = "low";
defparam \out_display_ex[1]~I .output_register_mode = "none";
defparam \out_display_ex[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[2]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[2]));
// synopsys translate_off
defparam \out_display_ex[2]~I .input_async_reset = "none";
defparam \out_display_ex[2]~I .input_power_up = "low";
defparam \out_display_ex[2]~I .input_register_mode = "none";
defparam \out_display_ex[2]~I .input_sync_reset = "none";
defparam \out_display_ex[2]~I .oe_async_reset = "none";
defparam \out_display_ex[2]~I .oe_power_up = "low";
defparam \out_display_ex[2]~I .oe_register_mode = "none";
defparam \out_display_ex[2]~I .oe_sync_reset = "none";
defparam \out_display_ex[2]~I .operation_mode = "output";
defparam \out_display_ex[2]~I .output_async_reset = "none";
defparam \out_display_ex[2]~I .output_power_up = "low";
defparam \out_display_ex[2]~I .output_register_mode = "none";
defparam \out_display_ex[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[3]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[3]));
// synopsys translate_off
defparam \out_display_ex[3]~I .input_async_reset = "none";
defparam \out_display_ex[3]~I .input_power_up = "low";
defparam \out_display_ex[3]~I .input_register_mode = "none";
defparam \out_display_ex[3]~I .input_sync_reset = "none";
defparam \out_display_ex[3]~I .oe_async_reset = "none";
defparam \out_display_ex[3]~I .oe_power_up = "low";
defparam \out_display_ex[3]~I .oe_register_mode = "none";
defparam \out_display_ex[3]~I .oe_sync_reset = "none";
defparam \out_display_ex[3]~I .operation_mode = "output";
defparam \out_display_ex[3]~I .output_async_reset = "none";
defparam \out_display_ex[3]~I .output_power_up = "low";
defparam \out_display_ex[3]~I .output_register_mode = "none";
defparam \out_display_ex[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[4]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[4]));
// synopsys translate_off
defparam \out_display_ex[4]~I .input_async_reset = "none";
defparam \out_display_ex[4]~I .input_power_up = "low";
defparam \out_display_ex[4]~I .input_register_mode = "none";
defparam \out_display_ex[4]~I .input_sync_reset = "none";
defparam \out_display_ex[4]~I .oe_async_reset = "none";
defparam \out_display_ex[4]~I .oe_power_up = "low";
defparam \out_display_ex[4]~I .oe_register_mode = "none";
defparam \out_display_ex[4]~I .oe_sync_reset = "none";
defparam \out_display_ex[4]~I .operation_mode = "output";
defparam \out_display_ex[4]~I .output_async_reset = "none";
defparam \out_display_ex[4]~I .output_power_up = "low";
defparam \out_display_ex[4]~I .output_register_mode = "none";
defparam \out_display_ex[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[5]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[5]));
// synopsys translate_off
defparam \out_display_ex[5]~I .input_async_reset = "none";
defparam \out_display_ex[5]~I .input_power_up = "low";
defparam \out_display_ex[5]~I .input_register_mode = "none";
defparam \out_display_ex[5]~I .input_sync_reset = "none";
defparam \out_display_ex[5]~I .oe_async_reset = "none";
defparam \out_display_ex[5]~I .oe_power_up = "low";
defparam \out_display_ex[5]~I .oe_register_mode = "none";
defparam \out_display_ex[5]~I .oe_sync_reset = "none";
defparam \out_display_ex[5]~I .operation_mode = "output";
defparam \out_display_ex[5]~I .output_async_reset = "none";
defparam \out_display_ex[5]~I .output_power_up = "low";
defparam \out_display_ex[5]~I .output_register_mode = "none";
defparam \out_display_ex[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[6]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[6]));
// synopsys translate_off
defparam \out_display_ex[6]~I .input_async_reset = "none";
defparam \out_display_ex[6]~I .input_power_up = "low";
defparam \out_display_ex[6]~I .input_register_mode = "none";
defparam \out_display_ex[6]~I .input_sync_reset = "none";
defparam \out_display_ex[6]~I .oe_async_reset = "none";
defparam \out_display_ex[6]~I .oe_power_up = "low";
defparam \out_display_ex[6]~I .oe_register_mode = "none";
defparam \out_display_ex[6]~I .oe_sync_reset = "none";
defparam \out_display_ex[6]~I .operation_mode = "output";
defparam \out_display_ex[6]~I .output_async_reset = "none";
defparam \out_display_ex[6]~I .output_power_up = "low";
defparam \out_display_ex[6]~I .output_register_mode = "none";
defparam \out_display_ex[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[7]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[7]));
// synopsys translate_off
defparam \out_display_ex[7]~I .input_async_reset = "none";
defparam \out_display_ex[7]~I .input_power_up = "low";
defparam \out_display_ex[7]~I .input_register_mode = "none";
defparam \out_display_ex[7]~I .input_sync_reset = "none";
defparam \out_display_ex[7]~I .oe_async_reset = "none";
defparam \out_display_ex[7]~I .oe_power_up = "low";
defparam \out_display_ex[7]~I .oe_register_mode = "none";
defparam \out_display_ex[7]~I .oe_sync_reset = "none";
defparam \out_display_ex[7]~I .operation_mode = "output";
defparam \out_display_ex[7]~I .output_async_reset = "none";
defparam \out_display_ex[7]~I .output_power_up = "low";
defparam \out_display_ex[7]~I .output_register_mode = "none";
defparam \out_display_ex[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[8]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[8]));
// synopsys translate_off
defparam \out_display_ex[8]~I .input_async_reset = "none";
defparam \out_display_ex[8]~I .input_power_up = "low";
defparam \out_display_ex[8]~I .input_register_mode = "none";
defparam \out_display_ex[8]~I .input_sync_reset = "none";
defparam \out_display_ex[8]~I .oe_async_reset = "none";
defparam \out_display_ex[8]~I .oe_power_up = "low";
defparam \out_display_ex[8]~I .oe_register_mode = "none";
defparam \out_display_ex[8]~I .oe_sync_reset = "none";
defparam \out_display_ex[8]~I .operation_mode = "output";
defparam \out_display_ex[8]~I .output_async_reset = "none";
defparam \out_display_ex[8]~I .output_power_up = "low";
defparam \out_display_ex[8]~I .output_register_mode = "none";
defparam \out_display_ex[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[9]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[9]));
// synopsys translate_off
defparam \out_display_ex[9]~I .input_async_reset = "none";
defparam \out_display_ex[9]~I .input_power_up = "low";
defparam \out_display_ex[9]~I .input_register_mode = "none";
defparam \out_display_ex[9]~I .input_sync_reset = "none";
defparam \out_display_ex[9]~I .oe_async_reset = "none";
defparam \out_display_ex[9]~I .oe_power_up = "low";
defparam \out_display_ex[9]~I .oe_register_mode = "none";
defparam \out_display_ex[9]~I .oe_sync_reset = "none";
defparam \out_display_ex[9]~I .operation_mode = "output";
defparam \out_display_ex[9]~I .output_async_reset = "none";
defparam \out_display_ex[9]~I .output_power_up = "low";
defparam \out_display_ex[9]~I .output_register_mode = "none";
defparam \out_display_ex[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[10]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[10]));
// synopsys translate_off
defparam \out_display_ex[10]~I .input_async_reset = "none";
defparam \out_display_ex[10]~I .input_power_up = "low";
defparam \out_display_ex[10]~I .input_register_mode = "none";
defparam \out_display_ex[10]~I .input_sync_reset = "none";
defparam \out_display_ex[10]~I .oe_async_reset = "none";
defparam \out_display_ex[10]~I .oe_power_up = "low";
defparam \out_display_ex[10]~I .oe_register_mode = "none";
defparam \out_display_ex[10]~I .oe_sync_reset = "none";
defparam \out_display_ex[10]~I .operation_mode = "output";
defparam \out_display_ex[10]~I .output_async_reset = "none";
defparam \out_display_ex[10]~I .output_power_up = "low";
defparam \out_display_ex[10]~I .output_register_mode = "none";
defparam \out_display_ex[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[11]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[11]));
// synopsys translate_off
defparam \out_display_ex[11]~I .input_async_reset = "none";
defparam \out_display_ex[11]~I .input_power_up = "low";
defparam \out_display_ex[11]~I .input_register_mode = "none";
defparam \out_display_ex[11]~I .input_sync_reset = "none";
defparam \out_display_ex[11]~I .oe_async_reset = "none";
defparam \out_display_ex[11]~I .oe_power_up = "low";
defparam \out_display_ex[11]~I .oe_register_mode = "none";
defparam \out_display_ex[11]~I .oe_sync_reset = "none";
defparam \out_display_ex[11]~I .operation_mode = "output";
defparam \out_display_ex[11]~I .output_async_reset = "none";
defparam \out_display_ex[11]~I .output_power_up = "low";
defparam \out_display_ex[11]~I .output_register_mode = "none";
defparam \out_display_ex[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[12]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[12]));
// synopsys translate_off
defparam \out_display_ex[12]~I .input_async_reset = "none";
defparam \out_display_ex[12]~I .input_power_up = "low";
defparam \out_display_ex[12]~I .input_register_mode = "none";
defparam \out_display_ex[12]~I .input_sync_reset = "none";
defparam \out_display_ex[12]~I .oe_async_reset = "none";
defparam \out_display_ex[12]~I .oe_power_up = "low";
defparam \out_display_ex[12]~I .oe_register_mode = "none";
defparam \out_display_ex[12]~I .oe_sync_reset = "none";
defparam \out_display_ex[12]~I .operation_mode = "output";
defparam \out_display_ex[12]~I .output_async_reset = "none";
defparam \out_display_ex[12]~I .output_power_up = "low";
defparam \out_display_ex[12]~I .output_register_mode = "none";
defparam \out_display_ex[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[13]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[13]));
// synopsys translate_off
defparam \out_display_ex[13]~I .input_async_reset = "none";
defparam \out_display_ex[13]~I .input_power_up = "low";
defparam \out_display_ex[13]~I .input_register_mode = "none";
defparam \out_display_ex[13]~I .input_sync_reset = "none";
defparam \out_display_ex[13]~I .oe_async_reset = "none";
defparam \out_display_ex[13]~I .oe_power_up = "low";
defparam \out_display_ex[13]~I .oe_register_mode = "none";
defparam \out_display_ex[13]~I .oe_sync_reset = "none";
defparam \out_display_ex[13]~I .operation_mode = "output";
defparam \out_display_ex[13]~I .output_async_reset = "none";
defparam \out_display_ex[13]~I .output_power_up = "low";
defparam \out_display_ex[13]~I .output_register_mode = "none";
defparam \out_display_ex[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[14]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[14]));
// synopsys translate_off
defparam \out_display_ex[14]~I .input_async_reset = "none";
defparam \out_display_ex[14]~I .input_power_up = "low";
defparam \out_display_ex[14]~I .input_register_mode = "none";
defparam \out_display_ex[14]~I .input_sync_reset = "none";
defparam \out_display_ex[14]~I .oe_async_reset = "none";
defparam \out_display_ex[14]~I .oe_power_up = "low";
defparam \out_display_ex[14]~I .oe_register_mode = "none";
defparam \out_display_ex[14]~I .oe_sync_reset = "none";
defparam \out_display_ex[14]~I .operation_mode = "output";
defparam \out_display_ex[14]~I .output_async_reset = "none";
defparam \out_display_ex[14]~I .output_power_up = "low";
defparam \out_display_ex[14]~I .output_register_mode = "none";
defparam \out_display_ex[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \out_display_ex[15]~I (
	.datain(\DADOS|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_display_ex[15]));
// synopsys translate_off
defparam \out_display_ex[15]~I .input_async_reset = "none";
defparam \out_display_ex[15]~I .input_power_up = "low";
defparam \out_display_ex[15]~I .input_register_mode = "none";
defparam \out_display_ex[15]~I .input_sync_reset = "none";
defparam \out_display_ex[15]~I .oe_async_reset = "none";
defparam \out_display_ex[15]~I .oe_power_up = "low";
defparam \out_display_ex[15]~I .oe_register_mode = "none";
defparam \out_display_ex[15]~I .oe_sync_reset = "none";
defparam \out_display_ex[15]~I .operation_mode = "output";
defparam \out_display_ex[15]~I .output_async_reset = "none";
defparam \out_display_ex[15]~I .output_power_up = "low";
defparam \out_display_ex[15]~I .output_register_mode = "none";
defparam \out_display_ex[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \opcode_ex[0]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode_ex[0]));
// synopsys translate_off
defparam \opcode_ex[0]~I .input_async_reset = "none";
defparam \opcode_ex[0]~I .input_power_up = "low";
defparam \opcode_ex[0]~I .input_register_mode = "none";
defparam \opcode_ex[0]~I .input_sync_reset = "none";
defparam \opcode_ex[0]~I .oe_async_reset = "none";
defparam \opcode_ex[0]~I .oe_power_up = "low";
defparam \opcode_ex[0]~I .oe_register_mode = "none";
defparam \opcode_ex[0]~I .oe_sync_reset = "none";
defparam \opcode_ex[0]~I .operation_mode = "output";
defparam \opcode_ex[0]~I .output_async_reset = "none";
defparam \opcode_ex[0]~I .output_power_up = "low";
defparam \opcode_ex[0]~I .output_register_mode = "none";
defparam \opcode_ex[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \opcode_ex[1]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode_ex[1]));
// synopsys translate_off
defparam \opcode_ex[1]~I .input_async_reset = "none";
defparam \opcode_ex[1]~I .input_power_up = "low";
defparam \opcode_ex[1]~I .input_register_mode = "none";
defparam \opcode_ex[1]~I .input_sync_reset = "none";
defparam \opcode_ex[1]~I .oe_async_reset = "none";
defparam \opcode_ex[1]~I .oe_power_up = "low";
defparam \opcode_ex[1]~I .oe_register_mode = "none";
defparam \opcode_ex[1]~I .oe_sync_reset = "none";
defparam \opcode_ex[1]~I .operation_mode = "output";
defparam \opcode_ex[1]~I .output_async_reset = "none";
defparam \opcode_ex[1]~I .output_power_up = "low";
defparam \opcode_ex[1]~I .output_register_mode = "none";
defparam \opcode_ex[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \opcode_ex[2]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode_ex[2]));
// synopsys translate_off
defparam \opcode_ex[2]~I .input_async_reset = "none";
defparam \opcode_ex[2]~I .input_power_up = "low";
defparam \opcode_ex[2]~I .input_register_mode = "none";
defparam \opcode_ex[2]~I .input_sync_reset = "none";
defparam \opcode_ex[2]~I .oe_async_reset = "none";
defparam \opcode_ex[2]~I .oe_power_up = "low";
defparam \opcode_ex[2]~I .oe_register_mode = "none";
defparam \opcode_ex[2]~I .oe_sync_reset = "none";
defparam \opcode_ex[2]~I .operation_mode = "output";
defparam \opcode_ex[2]~I .output_async_reset = "none";
defparam \opcode_ex[2]~I .output_power_up = "low";
defparam \opcode_ex[2]~I .output_register_mode = "none";
defparam \opcode_ex[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \opcode_ex[3]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode_ex[3]));
// synopsys translate_off
defparam \opcode_ex[3]~I .input_async_reset = "none";
defparam \opcode_ex[3]~I .input_power_up = "low";
defparam \opcode_ex[3]~I .input_register_mode = "none";
defparam \opcode_ex[3]~I .input_sync_reset = "none";
defparam \opcode_ex[3]~I .oe_async_reset = "none";
defparam \opcode_ex[3]~I .oe_power_up = "low";
defparam \opcode_ex[3]~I .oe_register_mode = "none";
defparam \opcode_ex[3]~I .oe_sync_reset = "none";
defparam \opcode_ex[3]~I .operation_mode = "output";
defparam \opcode_ex[3]~I .output_async_reset = "none";
defparam \opcode_ex[3]~I .output_power_up = "low";
defparam \opcode_ex[3]~I .output_register_mode = "none";
defparam \opcode_ex[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[0]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD0|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[0]));
// synopsys translate_off
defparam \ir_ex[0]~I .input_async_reset = "none";
defparam \ir_ex[0]~I .input_power_up = "low";
defparam \ir_ex[0]~I .input_register_mode = "none";
defparam \ir_ex[0]~I .input_sync_reset = "none";
defparam \ir_ex[0]~I .oe_async_reset = "none";
defparam \ir_ex[0]~I .oe_power_up = "low";
defparam \ir_ex[0]~I .oe_register_mode = "none";
defparam \ir_ex[0]~I .oe_sync_reset = "none";
defparam \ir_ex[0]~I .operation_mode = "output";
defparam \ir_ex[0]~I .output_async_reset = "none";
defparam \ir_ex[0]~I .output_power_up = "low";
defparam \ir_ex[0]~I .output_register_mode = "none";
defparam \ir_ex[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[1]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD1|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[1]));
// synopsys translate_off
defparam \ir_ex[1]~I .input_async_reset = "none";
defparam \ir_ex[1]~I .input_power_up = "low";
defparam \ir_ex[1]~I .input_register_mode = "none";
defparam \ir_ex[1]~I .input_sync_reset = "none";
defparam \ir_ex[1]~I .oe_async_reset = "none";
defparam \ir_ex[1]~I .oe_power_up = "low";
defparam \ir_ex[1]~I .oe_register_mode = "none";
defparam \ir_ex[1]~I .oe_sync_reset = "none";
defparam \ir_ex[1]~I .operation_mode = "output";
defparam \ir_ex[1]~I .output_async_reset = "none";
defparam \ir_ex[1]~I .output_power_up = "low";
defparam \ir_ex[1]~I .output_register_mode = "none";
defparam \ir_ex[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[2]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD2|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[2]));
// synopsys translate_off
defparam \ir_ex[2]~I .input_async_reset = "none";
defparam \ir_ex[2]~I .input_power_up = "low";
defparam \ir_ex[2]~I .input_register_mode = "none";
defparam \ir_ex[2]~I .input_sync_reset = "none";
defparam \ir_ex[2]~I .oe_async_reset = "none";
defparam \ir_ex[2]~I .oe_power_up = "low";
defparam \ir_ex[2]~I .oe_register_mode = "none";
defparam \ir_ex[2]~I .oe_sync_reset = "none";
defparam \ir_ex[2]~I .operation_mode = "output";
defparam \ir_ex[2]~I .output_async_reset = "none";
defparam \ir_ex[2]~I .output_power_up = "low";
defparam \ir_ex[2]~I .output_register_mode = "none";
defparam \ir_ex[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[3]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD3|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[3]));
// synopsys translate_off
defparam \ir_ex[3]~I .input_async_reset = "none";
defparam \ir_ex[3]~I .input_power_up = "low";
defparam \ir_ex[3]~I .input_register_mode = "none";
defparam \ir_ex[3]~I .input_sync_reset = "none";
defparam \ir_ex[3]~I .oe_async_reset = "none";
defparam \ir_ex[3]~I .oe_power_up = "low";
defparam \ir_ex[3]~I .oe_register_mode = "none";
defparam \ir_ex[3]~I .oe_sync_reset = "none";
defparam \ir_ex[3]~I .operation_mode = "output";
defparam \ir_ex[3]~I .output_async_reset = "none";
defparam \ir_ex[3]~I .output_power_up = "low";
defparam \ir_ex[3]~I .output_register_mode = "none";
defparam \ir_ex[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[4]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD4|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[4]));
// synopsys translate_off
defparam \ir_ex[4]~I .input_async_reset = "none";
defparam \ir_ex[4]~I .input_power_up = "low";
defparam \ir_ex[4]~I .input_register_mode = "none";
defparam \ir_ex[4]~I .input_sync_reset = "none";
defparam \ir_ex[4]~I .oe_async_reset = "none";
defparam \ir_ex[4]~I .oe_power_up = "low";
defparam \ir_ex[4]~I .oe_register_mode = "none";
defparam \ir_ex[4]~I .oe_sync_reset = "none";
defparam \ir_ex[4]~I .operation_mode = "output";
defparam \ir_ex[4]~I .output_async_reset = "none";
defparam \ir_ex[4]~I .output_power_up = "low";
defparam \ir_ex[4]~I .output_register_mode = "none";
defparam \ir_ex[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[5]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD5|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[5]));
// synopsys translate_off
defparam \ir_ex[5]~I .input_async_reset = "none";
defparam \ir_ex[5]~I .input_power_up = "low";
defparam \ir_ex[5]~I .input_register_mode = "none";
defparam \ir_ex[5]~I .input_sync_reset = "none";
defparam \ir_ex[5]~I .oe_async_reset = "none";
defparam \ir_ex[5]~I .oe_power_up = "low";
defparam \ir_ex[5]~I .oe_register_mode = "none";
defparam \ir_ex[5]~I .oe_sync_reset = "none";
defparam \ir_ex[5]~I .operation_mode = "output";
defparam \ir_ex[5]~I .output_async_reset = "none";
defparam \ir_ex[5]~I .output_power_up = "low";
defparam \ir_ex[5]~I .output_register_mode = "none";
defparam \ir_ex[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[6]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD6|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[6]));
// synopsys translate_off
defparam \ir_ex[6]~I .input_async_reset = "none";
defparam \ir_ex[6]~I .input_power_up = "low";
defparam \ir_ex[6]~I .input_register_mode = "none";
defparam \ir_ex[6]~I .input_sync_reset = "none";
defparam \ir_ex[6]~I .oe_async_reset = "none";
defparam \ir_ex[6]~I .oe_power_up = "low";
defparam \ir_ex[6]~I .oe_register_mode = "none";
defparam \ir_ex[6]~I .oe_sync_reset = "none";
defparam \ir_ex[6]~I .operation_mode = "output";
defparam \ir_ex[6]~I .output_async_reset = "none";
defparam \ir_ex[6]~I .output_power_up = "low";
defparam \ir_ex[6]~I .output_register_mode = "none";
defparam \ir_ex[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[7]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD7|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[7]));
// synopsys translate_off
defparam \ir_ex[7]~I .input_async_reset = "none";
defparam \ir_ex[7]~I .input_power_up = "low";
defparam \ir_ex[7]~I .input_register_mode = "none";
defparam \ir_ex[7]~I .input_sync_reset = "none";
defparam \ir_ex[7]~I .oe_async_reset = "none";
defparam \ir_ex[7]~I .oe_power_up = "low";
defparam \ir_ex[7]~I .oe_register_mode = "none";
defparam \ir_ex[7]~I .oe_sync_reset = "none";
defparam \ir_ex[7]~I .operation_mode = "output";
defparam \ir_ex[7]~I .output_async_reset = "none";
defparam \ir_ex[7]~I .output_power_up = "low";
defparam \ir_ex[7]~I .output_register_mode = "none";
defparam \ir_ex[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[8]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD8|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[8]));
// synopsys translate_off
defparam \ir_ex[8]~I .input_async_reset = "none";
defparam \ir_ex[8]~I .input_power_up = "low";
defparam \ir_ex[8]~I .input_register_mode = "none";
defparam \ir_ex[8]~I .input_sync_reset = "none";
defparam \ir_ex[8]~I .oe_async_reset = "none";
defparam \ir_ex[8]~I .oe_power_up = "low";
defparam \ir_ex[8]~I .oe_register_mode = "none";
defparam \ir_ex[8]~I .oe_sync_reset = "none";
defparam \ir_ex[8]~I .operation_mode = "output";
defparam \ir_ex[8]~I .output_async_reset = "none";
defparam \ir_ex[8]~I .output_power_up = "low";
defparam \ir_ex[8]~I .output_register_mode = "none";
defparam \ir_ex[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[9]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD9|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[9]));
// synopsys translate_off
defparam \ir_ex[9]~I .input_async_reset = "none";
defparam \ir_ex[9]~I .input_power_up = "low";
defparam \ir_ex[9]~I .input_register_mode = "none";
defparam \ir_ex[9]~I .input_sync_reset = "none";
defparam \ir_ex[9]~I .oe_async_reset = "none";
defparam \ir_ex[9]~I .oe_power_up = "low";
defparam \ir_ex[9]~I .oe_register_mode = "none";
defparam \ir_ex[9]~I .oe_sync_reset = "none";
defparam \ir_ex[9]~I .operation_mode = "output";
defparam \ir_ex[9]~I .output_async_reset = "none";
defparam \ir_ex[9]~I .output_power_up = "low";
defparam \ir_ex[9]~I .output_register_mode = "none";
defparam \ir_ex[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[10]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD10|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[10]));
// synopsys translate_off
defparam \ir_ex[10]~I .input_async_reset = "none";
defparam \ir_ex[10]~I .input_power_up = "low";
defparam \ir_ex[10]~I .input_register_mode = "none";
defparam \ir_ex[10]~I .input_sync_reset = "none";
defparam \ir_ex[10]~I .oe_async_reset = "none";
defparam \ir_ex[10]~I .oe_power_up = "low";
defparam \ir_ex[10]~I .oe_register_mode = "none";
defparam \ir_ex[10]~I .oe_sync_reset = "none";
defparam \ir_ex[10]~I .operation_mode = "output";
defparam \ir_ex[10]~I .output_async_reset = "none";
defparam \ir_ex[10]~I .output_power_up = "low";
defparam \ir_ex[10]~I .output_register_mode = "none";
defparam \ir_ex[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[11]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD11|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[11]));
// synopsys translate_off
defparam \ir_ex[11]~I .input_async_reset = "none";
defparam \ir_ex[11]~I .input_power_up = "low";
defparam \ir_ex[11]~I .input_register_mode = "none";
defparam \ir_ex[11]~I .input_sync_reset = "none";
defparam \ir_ex[11]~I .oe_async_reset = "none";
defparam \ir_ex[11]~I .oe_power_up = "low";
defparam \ir_ex[11]~I .oe_register_mode = "none";
defparam \ir_ex[11]~I .oe_sync_reset = "none";
defparam \ir_ex[11]~I .operation_mode = "output";
defparam \ir_ex[11]~I .output_async_reset = "none";
defparam \ir_ex[11]~I .output_power_up = "low";
defparam \ir_ex[11]~I .output_register_mode = "none";
defparam \ir_ex[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[12]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD12|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[12]));
// synopsys translate_off
defparam \ir_ex[12]~I .input_async_reset = "none";
defparam \ir_ex[12]~I .input_power_up = "low";
defparam \ir_ex[12]~I .input_register_mode = "none";
defparam \ir_ex[12]~I .input_sync_reset = "none";
defparam \ir_ex[12]~I .oe_async_reset = "none";
defparam \ir_ex[12]~I .oe_power_up = "low";
defparam \ir_ex[12]~I .oe_register_mode = "none";
defparam \ir_ex[12]~I .oe_sync_reset = "none";
defparam \ir_ex[12]~I .operation_mode = "output";
defparam \ir_ex[12]~I .output_async_reset = "none";
defparam \ir_ex[12]~I .output_power_up = "low";
defparam \ir_ex[12]~I .output_register_mode = "none";
defparam \ir_ex[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[13]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD13|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[13]));
// synopsys translate_off
defparam \ir_ex[13]~I .input_async_reset = "none";
defparam \ir_ex[13]~I .input_power_up = "low";
defparam \ir_ex[13]~I .input_register_mode = "none";
defparam \ir_ex[13]~I .input_sync_reset = "none";
defparam \ir_ex[13]~I .oe_async_reset = "none";
defparam \ir_ex[13]~I .oe_power_up = "low";
defparam \ir_ex[13]~I .oe_register_mode = "none";
defparam \ir_ex[13]~I .oe_sync_reset = "none";
defparam \ir_ex[13]~I .operation_mode = "output";
defparam \ir_ex[13]~I .output_async_reset = "none";
defparam \ir_ex[13]~I .output_power_up = "low";
defparam \ir_ex[13]~I .output_register_mode = "none";
defparam \ir_ex[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[14]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD14|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[14]));
// synopsys translate_off
defparam \ir_ex[14]~I .input_async_reset = "none";
defparam \ir_ex[14]~I .input_power_up = "low";
defparam \ir_ex[14]~I .input_register_mode = "none";
defparam \ir_ex[14]~I .input_sync_reset = "none";
defparam \ir_ex[14]~I .oe_async_reset = "none";
defparam \ir_ex[14]~I .oe_power_up = "low";
defparam \ir_ex[14]~I .oe_register_mode = "none";
defparam \ir_ex[14]~I .oe_sync_reset = "none";
defparam \ir_ex[14]~I .operation_mode = "output";
defparam \ir_ex[14]~I .output_async_reset = "none";
defparam \ir_ex[14]~I .output_power_up = "low";
defparam \ir_ex[14]~I .output_register_mode = "none";
defparam \ir_ex[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ir_ex[15]~I (
	.datain(\CONTROLLER00|IR0|REGir|FFD15|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir_ex[15]));
// synopsys translate_off
defparam \ir_ex[15]~I .input_async_reset = "none";
defparam \ir_ex[15]~I .input_power_up = "low";
defparam \ir_ex[15]~I .input_register_mode = "none";
defparam \ir_ex[15]~I .input_sync_reset = "none";
defparam \ir_ex[15]~I .oe_async_reset = "none";
defparam \ir_ex[15]~I .oe_power_up = "low";
defparam \ir_ex[15]~I .oe_register_mode = "none";
defparam \ir_ex[15]~I .oe_sync_reset = "none";
defparam \ir_ex[15]~I .operation_mode = "output";
defparam \ir_ex[15]~I .output_async_reset = "none";
defparam \ir_ex[15]~I .output_power_up = "low";
defparam \ir_ex[15]~I .output_register_mode = "none";
defparam \ir_ex[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[0]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD0|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[0]));
// synopsys translate_off
defparam \pc_out_ex[0]~I .input_async_reset = "none";
defparam \pc_out_ex[0]~I .input_power_up = "low";
defparam \pc_out_ex[0]~I .input_register_mode = "none";
defparam \pc_out_ex[0]~I .input_sync_reset = "none";
defparam \pc_out_ex[0]~I .oe_async_reset = "none";
defparam \pc_out_ex[0]~I .oe_power_up = "low";
defparam \pc_out_ex[0]~I .oe_register_mode = "none";
defparam \pc_out_ex[0]~I .oe_sync_reset = "none";
defparam \pc_out_ex[0]~I .operation_mode = "output";
defparam \pc_out_ex[0]~I .output_async_reset = "none";
defparam \pc_out_ex[0]~I .output_power_up = "low";
defparam \pc_out_ex[0]~I .output_register_mode = "none";
defparam \pc_out_ex[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[1]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD1|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[1]));
// synopsys translate_off
defparam \pc_out_ex[1]~I .input_async_reset = "none";
defparam \pc_out_ex[1]~I .input_power_up = "low";
defparam \pc_out_ex[1]~I .input_register_mode = "none";
defparam \pc_out_ex[1]~I .input_sync_reset = "none";
defparam \pc_out_ex[1]~I .oe_async_reset = "none";
defparam \pc_out_ex[1]~I .oe_power_up = "low";
defparam \pc_out_ex[1]~I .oe_register_mode = "none";
defparam \pc_out_ex[1]~I .oe_sync_reset = "none";
defparam \pc_out_ex[1]~I .operation_mode = "output";
defparam \pc_out_ex[1]~I .output_async_reset = "none";
defparam \pc_out_ex[1]~I .output_power_up = "low";
defparam \pc_out_ex[1]~I .output_register_mode = "none";
defparam \pc_out_ex[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[2]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD2|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[2]));
// synopsys translate_off
defparam \pc_out_ex[2]~I .input_async_reset = "none";
defparam \pc_out_ex[2]~I .input_power_up = "low";
defparam \pc_out_ex[2]~I .input_register_mode = "none";
defparam \pc_out_ex[2]~I .input_sync_reset = "none";
defparam \pc_out_ex[2]~I .oe_async_reset = "none";
defparam \pc_out_ex[2]~I .oe_power_up = "low";
defparam \pc_out_ex[2]~I .oe_register_mode = "none";
defparam \pc_out_ex[2]~I .oe_sync_reset = "none";
defparam \pc_out_ex[2]~I .operation_mode = "output";
defparam \pc_out_ex[2]~I .output_async_reset = "none";
defparam \pc_out_ex[2]~I .output_power_up = "low";
defparam \pc_out_ex[2]~I .output_register_mode = "none";
defparam \pc_out_ex[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[3]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD3|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[3]));
// synopsys translate_off
defparam \pc_out_ex[3]~I .input_async_reset = "none";
defparam \pc_out_ex[3]~I .input_power_up = "low";
defparam \pc_out_ex[3]~I .input_register_mode = "none";
defparam \pc_out_ex[3]~I .input_sync_reset = "none";
defparam \pc_out_ex[3]~I .oe_async_reset = "none";
defparam \pc_out_ex[3]~I .oe_power_up = "low";
defparam \pc_out_ex[3]~I .oe_register_mode = "none";
defparam \pc_out_ex[3]~I .oe_sync_reset = "none";
defparam \pc_out_ex[3]~I .operation_mode = "output";
defparam \pc_out_ex[3]~I .output_async_reset = "none";
defparam \pc_out_ex[3]~I .output_power_up = "low";
defparam \pc_out_ex[3]~I .output_register_mode = "none";
defparam \pc_out_ex[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[4]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD4|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[4]));
// synopsys translate_off
defparam \pc_out_ex[4]~I .input_async_reset = "none";
defparam \pc_out_ex[4]~I .input_power_up = "low";
defparam \pc_out_ex[4]~I .input_register_mode = "none";
defparam \pc_out_ex[4]~I .input_sync_reset = "none";
defparam \pc_out_ex[4]~I .oe_async_reset = "none";
defparam \pc_out_ex[4]~I .oe_power_up = "low";
defparam \pc_out_ex[4]~I .oe_register_mode = "none";
defparam \pc_out_ex[4]~I .oe_sync_reset = "none";
defparam \pc_out_ex[4]~I .operation_mode = "output";
defparam \pc_out_ex[4]~I .output_async_reset = "none";
defparam \pc_out_ex[4]~I .output_power_up = "low";
defparam \pc_out_ex[4]~I .output_register_mode = "none";
defparam \pc_out_ex[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[5]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD5|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[5]));
// synopsys translate_off
defparam \pc_out_ex[5]~I .input_async_reset = "none";
defparam \pc_out_ex[5]~I .input_power_up = "low";
defparam \pc_out_ex[5]~I .input_register_mode = "none";
defparam \pc_out_ex[5]~I .input_sync_reset = "none";
defparam \pc_out_ex[5]~I .oe_async_reset = "none";
defparam \pc_out_ex[5]~I .oe_power_up = "low";
defparam \pc_out_ex[5]~I .oe_register_mode = "none";
defparam \pc_out_ex[5]~I .oe_sync_reset = "none";
defparam \pc_out_ex[5]~I .operation_mode = "output";
defparam \pc_out_ex[5]~I .output_async_reset = "none";
defparam \pc_out_ex[5]~I .output_power_up = "low";
defparam \pc_out_ex[5]~I .output_register_mode = "none";
defparam \pc_out_ex[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[6]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD6|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[6]));
// synopsys translate_off
defparam \pc_out_ex[6]~I .input_async_reset = "none";
defparam \pc_out_ex[6]~I .input_power_up = "low";
defparam \pc_out_ex[6]~I .input_register_mode = "none";
defparam \pc_out_ex[6]~I .input_sync_reset = "none";
defparam \pc_out_ex[6]~I .oe_async_reset = "none";
defparam \pc_out_ex[6]~I .oe_power_up = "low";
defparam \pc_out_ex[6]~I .oe_register_mode = "none";
defparam \pc_out_ex[6]~I .oe_sync_reset = "none";
defparam \pc_out_ex[6]~I .operation_mode = "output";
defparam \pc_out_ex[6]~I .output_async_reset = "none";
defparam \pc_out_ex[6]~I .output_power_up = "low";
defparam \pc_out_ex[6]~I .output_register_mode = "none";
defparam \pc_out_ex[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pc_out_ex[7]~I (
	.datain(\CONTROLLER00|PC0|CONT0|reg|FFD7|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_out_ex[7]));
// synopsys translate_off
defparam \pc_out_ex[7]~I .input_async_reset = "none";
defparam \pc_out_ex[7]~I .input_power_up = "low";
defparam \pc_out_ex[7]~I .input_register_mode = "none";
defparam \pc_out_ex[7]~I .input_sync_reset = "none";
defparam \pc_out_ex[7]~I .oe_async_reset = "none";
defparam \pc_out_ex[7]~I .oe_power_up = "low";
defparam \pc_out_ex[7]~I .oe_register_mode = "none";
defparam \pc_out_ex[7]~I .oe_sync_reset = "none";
defparam \pc_out_ex[7]~I .operation_mode = "output";
defparam \pc_out_ex[7]~I .output_async_reset = "none";
defparam \pc_out_ex[7]~I .output_power_up = "low";
defparam \pc_out_ex[7]~I .output_register_mode = "none";
defparam \pc_out_ex[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[0]~I (
	.datain(\HEX000|outt[0]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[1]~I (
	.datain(\HEX000|outt[1]~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[2]~I (
	.datain(\HEX000|outt[2]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[3]~I (
	.datain(\HEX000|outt[3]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[4]~I (
	.datain(\HEX000|outt[4]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[5]~I (
	.datain(\HEX000|outt[5]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex0[6]~I (
	.datain(\HEX000|outt[6]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[0]~I (
	.datain(\HEX001|outt[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[1]~I (
	.datain(\HEX001|outt[1]~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[2]~I (
	.datain(\HEX001|outt[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[3]~I (
	.datain(\HEX001|outt[3]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[4]~I (
	.datain(\HEX001|outt[4]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[5]~I (
	.datain(\HEX001|outt[5]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex1[6]~I (
	.datain(\HEX001|outt[6]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[0]~I (
	.datain(\HEX002|outt[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[1]~I (
	.datain(\HEX002|outt[1]~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[2]~I (
	.datain(\HEX002|outt[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[3]~I (
	.datain(\HEX002|outt[3]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[4]~I (
	.datain(\HEX002|outt[4]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[5]~I (
	.datain(\HEX002|outt[5]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex2[6]~I (
	.datain(\HEX002|outt[6]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[0]~I (
	.datain(\HEX003|outt[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[1]~I (
	.datain(\HEX003|outt[1]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[2]~I (
	.datain(\HEX003|outt[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[3]~I (
	.datain(\HEX003|outt[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[4]~I (
	.datain(\HEX003|outt[4]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[5]~I (
	.datain(\HEX003|outt[5]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \hex3[6]~I (
	.datain(\HEX003|outt[6]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
