m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/APB_RAM_Controller_Test/simulation
vCoreAPB3
Z0 !s110 1659205517
!i10b 1
!s100 E@2342L_8?k;64JT;J5OD2
IjZ8MZI@oT8z^dimUOkX8X1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/simulation
Z3 w1656687072
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v
L0 31
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1659205517.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|COREAPB3_LIB|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v|
!s101 -O0
!i113 1
Z6 o-vlog01compat -work COREAPB3_LIB -O0
Z7 !s92 {+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core} -vlog01compat -work COREAPB3_LIB -O0
Z8 tCvgOpt 0
n@core@a@p@b3
vcoreapb3_iaddr_reg
R0
!i10b 1
!s100 f`UbLg?<@]j@Sczo`?d473
IU?P^jF70[BR9AL3n>cQW?3
R1
R2
R3
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v
L0 21
R4
r1
!s85 0
31
R5
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|COREAPB3_LIB|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v|
!s101 -O0
!i113 1
R6
R7
R8
vCOREAPB3_MUXPTOB3
R0
!i10b 1
!s100 ^BL]VeJP=cEJFUoL[jaLQ2
IQg[7Qi>O7VcT3^iONO8N:1
R1
R2
R3
8C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v
FC:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v
L0 30
R4
r1
!s85 0
31
!s108 1659205516.000000
!s107 C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v|
!s90 -reportprogress|300|+incdir+C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process/COREABC_0/rtl/vlog/core|-vlog01compat|-work|COREAPB3_LIB|C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v|
!s101 -O0
!i113 1
R6
R7
R8
n@c@o@r@e@a@p@b3_@m@u@x@p@t@o@b3
