{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749177803092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749177803097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 03:43:22 2025 " "Processing started: Fri Jun 06 03:43:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749177803097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177803097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OVDP -c OVDP " "Command: quartus_map --read_settings_files=on --write_settings_files=off OVDP -c OVDP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177803097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749177804335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749177804335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/ovdp.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/ovdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 OVDP " "Found entity 1: OVDP" {  } { { "OVDP/synthesis/OVDP.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177811988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "OVDP/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177811990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "OVDP/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177811992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/ovdp_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/ovdp_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 OVDP_avalon_st_adapter " "Found entity 1: OVDP_avalon_st_adapter" {  } { { "OVDP/synthesis/submodules/OVDP_avalon_st_adapter.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177811994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/ovdp_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/ovdp_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OVDP_avalon_st_adapter_timing_adapter_0 " "Found entity 1: OVDP_avalon_st_adapter_timing_adapter_0" {  } { { "OVDP/synthesis/submodules/OVDP_avalon_st_adapter_timing_adapter_0.sv" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177811996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file ovdp/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811999 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811999 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811999 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811999 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811999 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177811999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177811999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/spi_command_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/spi_command_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_command_decoder " "Found entity 1: spi_command_decoder" {  } { { "OVDP/synthesis/submodules/spi_command_decoder.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spi_command_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/sig_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/sig_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_extract " "Found entity 1: sig_extract" {  } { { "OVDP/synthesis/submodules/sig_extract.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/sig_extract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/preprocess_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/preprocess_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 preprocess_block " "Found entity 1: preprocess_block" {  } { { "OVDP/synthesis/submodules/preProcess_block.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/preProcess_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/ovdp_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/ovdp_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 OVDP_pll_0 " "Found entity 1: OVDP_pll_0" {  } { { "OVDP/synthesis/submodules/OVDP_pll_0.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/pid_focus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/pid_focus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_focus_controller " "Found entity 1: pid_focus_controller" {  } { { "OVDP/synthesis/submodules/pid_focus_controller.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/pid_focus_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/outputconversion.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/outputconversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_conversion " "Found entity 1: output_conversion" {  } { { "OVDP/synthesis/submodules/outputConversion.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/outputConversion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/i2s_tx_wclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/i2s_tx_wclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmitter " "Found entity 1: i2s_transmitter" {  } { { "OVDP/synthesis/submodules/i2s_tx_wclk.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/i2s_tx_wclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovdp/synthesis/submodules/channel_processor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ovdp/synthesis/submodules/channel_processor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_processor_top " "Found entity 1: channel_processor_top" {  } { { "OVDP/synthesis/submodules/channel_processor_top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/channel_processor_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2preprocess/scan_dir_tracker/scan_dir_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file 2preprocess/scan_dir_tracker/scan_dir_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_dir_tracker " "Found entity 1: scan_dir_tracker" {  } { { "2PreProcess/scan_dir_tracker/scan_dir_tracker.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/2PreProcess/scan_dir_tracker/scan_dir_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2preprocess/split_sync_predictor/split_sync_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file 2preprocess/split_sync_predictor/split_sync_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_sync_predictor " "Found entity 1: split_sync_predictor" {  } { { "2PreProcess/split_sync_predictor/split_sync_predictor.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/2PreProcess/split_sync_predictor/split_sync_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2preprocess/sig_timestamp/sig_timestamp.v 1 1 " "Found 1 design units, including 1 entities, in source file 2preprocess/sig_timestamp/sig_timestamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_timestamp " "Found entity 1: sig_timestamp" {  } { { "2PreProcess/sig_timestamp/sig_timestamp.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/2PreProcess/sig_timestamp/sig_timestamp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2preprocess/sync_distro/sync_distro.v 1 1 " "Found 1 design units, including 1 entities, in source file 2preprocess/sync_distro/sync_distro.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_distributor " "Found entity 1: sync_distributor" {  } { { "2PreProcess/sync_distro/sync_distro.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/2PreProcess/sync_distro/sync_distro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3sigextract/sig_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file 3sigextract/sig_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_extract " "Found entity 1: sig_extract" {  } { { "3SigExtract/sig_extract.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/3SigExtract/sig_extract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n extrapolation_buffer.v(3) " "Verilog HDL Declaration information at extrapolation_buffer.v(3): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749177812058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/extrapolation_buffer/extrapolation_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/extrapolation_buffer/extrapolation_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 extrapolation_buffer " "Found entity 1: extrapolation_buffer" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/fir_stream_wrapper/fir_stream_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/fir_stream_wrapper/fir_stream_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_stream_wrapper " "Found entity 1: fir_stream_wrapper" {  } { { "4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/groove_sample_timestamp/groove_sample_timestamp.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/groove_sample_timestamp/groove_sample_timestamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 groove_sample_timestamp " "Found entity 1: groove_sample_timestamp" {  } { { "4ChannelProcessing/groove_sample_timestamp/groove_sample_timestamp.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/groove_sample_timestamp/groove_sample_timestamp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/channel_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/channel_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_processor " "Found entity 1: channel_processor" {  } { { "4ChannelProcessing/channel_processor.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/channel_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/hardwareapproximatedivision.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/hardwareapproximatedivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_by_const " "Found entity 1: div_by_const" {  } { { "4ChannelProcessing/HardwareApproximateDivision.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/HardwareApproximateDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/pipelined_reciprocaldivision.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/pipelined_reciprocaldivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_reciprocal " "Found entity 1: pipelined_reciprocal" {  } { { "4ChannelProcessing/pipeLined_reciprocalDivision.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/pipeLined_reciprocalDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4channelprocessing/cdc_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file 4channelprocessing/cdc_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_handshake " "Found entity 1: cdc_handshake" {  } { { "4ChannelProcessing/cdc_handshake.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/cdc_handshake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5outputconversion/outputconversion.v 1 1 " "Found 1 design units, including 1 entities, in source file 5outputconversion/outputconversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_conversion " "Found entity 1: output_conversion" {  } { { "5OutputConversion/outputConversion.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/outputConversion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5outputconversion/polyphase_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file 5outputconversion/polyphase_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyphase_upsampler " "Found entity 1: polyphase_upsampler" {  } { { "5OutputConversion/polyphase_upsampler.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5outputconversion/coeff_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file 5outputconversion/coeff_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_rom " "Found entity 1: coeff_rom" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6pidfocus/horizontalpid/horizontalpid.v 1 1 " "Found 1 design units, including 1 entities, in source file 6pidfocus/horizontalpid/horizontalpid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Found entity 1: pid_controller" {  } { { "6PidFocus/HorizontalPID/HorizontalPID.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/6PidFocus/HorizontalPID/HorizontalPID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afll/afll.v 1 1 " "Found 1 design units, including 1 entities, in source file afll/afll.v" { { "Info" "ISGN_ENTITY_NAME" "1 afll " "Found entity 1: afll" {  } { { "afll/afll.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/afll/afll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spisynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file spisynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "spiSynchroniser.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/spiSynchroniser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/fir_compiler_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir_compiler_ii/fir_compiler_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_compiler_ii " "Found entity 1: fir_compiler_ii" {  } { { "db/ip/fir_compiler_ii/fir_compiler_ii.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/fir_compiler_ii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/fir_compiler_ii/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_compiler_ii) " "Found design unit 1: dspba_library_package (fir_compiler_ii)" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library_package.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file db/ip/fir_compiler_ii/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812531 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812531 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812531 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/fir_compiler_ii/submodules/dspba_library.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/fir_compiler_ii/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_compiler_ii) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_compiler_ii)" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/fir_compiler_ii/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_compiler_ii) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_compiler_ii)" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812538 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812540 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812542 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812544 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "db/ip/fir_compiler_ii/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/fir_compiler_ii/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_compiler_ii_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: fir_compiler_ii_fir_compiler_ii_0_rtl_core-normal" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812550 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_compiler_ii_fir_compiler_ii_0_rtl_core " "Found entity 1: fir_compiler_ii_fir_compiler_ii_0_rtl_core" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_compiler_ii_fir_compiler_ii_0_ast-struct " "Found design unit 1: fir_compiler_ii_fir_compiler_ii_0_ast-struct" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812552 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_compiler_ii_fir_compiler_ii_0_ast " "Found entity 1: fir_compiler_ii_fir_compiler_ii_0_ast" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_compiler_ii_fir_compiler_ii_0-syn " "Found design unit 1: fir_compiler_ii_fir_compiler_ii_0-syn" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812554 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_compiler_ii_fir_compiler_ii_0 " "Found entity 1: fir_compiler_ii_fir_compiler_ii_0" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812554 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "groove_sample_selector.v(81) " "Verilog HDL information at groove_sample_selector.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "2PreProcess/groove_sample_selector.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/2PreProcess/groove_sample_selector.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749177812555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2preprocess/groove_sample_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file 2preprocess/groove_sample_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 groove_sample_selector " "Found entity 1: groove_sample_selector" {  } { { "2PreProcess/groove_sample_selector.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/2PreProcess/groove_sample_selector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6pidfocus/pwm_gen/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file 6pidfocus/pwm_gen/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "6PidFocus/PWM_gen/pwm_generator.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/6PidFocus/PWM_gen/pwm_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177812560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177812560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749177812710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_mosi " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_mosi\"" {  } { { "top.v" "sync_mosi" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OVDP OVDP:system_inst " "Elaborating entity \"OVDP\" for hierarchy \"OVDP:system_inst\"" {  } { { "top.v" "system_inst" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_processor_top OVDP:system_inst\|channel_processor_top:channel_processor_top_0 " "Elaborating entity \"channel_processor_top\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\"" {  } { { "OVDP/synthesis/OVDP.v" "channel_processor_top_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_processor OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left " "Elaborating entity \"channel_processor\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\"" {  } { { "OVDP/synthesis/submodules/channel_processor_top.v" "u_left" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/channel_processor_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "groove_sample_timestamp OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|groove_sample_timestamp:u_groove " "Elaborating entity \"groove_sample_timestamp\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|groove_sample_timestamp:u_groove\"" {  } { { "4ChannelProcessing/channel_processor.v" "u_groove" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/channel_processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_handshake OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|groove_sample_timestamp:u_groove\|cdc_handshake:u_cdc_handshake " "Elaborating entity \"cdc_handshake\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|groove_sample_timestamp:u_groove\|cdc_handshake:u_cdc_handshake\"" {  } { { "4ChannelProcessing/groove_sample_timestamp/groove_sample_timestamp.v" "u_cdc_handshake" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/groove_sample_timestamp/groove_sample_timestamp.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_reciprocal OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|groove_sample_timestamp:u_groove\|pipelined_reciprocal:u_reciprocal " "Elaborating entity \"pipelined_reciprocal\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|groove_sample_timestamp:u_groove\|pipelined_reciprocal:u_reciprocal\"" {  } { { "4ChannelProcessing/groove_sample_timestamp/groove_sample_timestamp.v" "u_reciprocal" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/groove_sample_timestamp/groove_sample_timestamp.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extrapolation_buffer OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|extrapolation_buffer:u_extrap " "Elaborating entity \"extrapolation_buffer\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|extrapolation_buffer:u_extrap\"" {  } { { "4ChannelProcessing/channel_processor.v" "u_extrap" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/channel_processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer extrapolation_buffer.v(14) " "Verilog HDL or VHDL warning at extrapolation_buffer.v(14): object \"buffer\" assigned a value but never read" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interpolate_flag extrapolation_buffer.v(18) " "Verilog HDL or VHDL warning at extrapolation_buffer.v(18): object \"interpolate_flag\" assigned a value but never read" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interp_index extrapolation_buffer.v(23) " "Verilog HDL or VHDL warning at extrapolation_buffer.v(23): object \"interp_index\" assigned a value but never read" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 extrapolation_buffer.v(30) " "Verilog HDL assignment warning at extrapolation_buffer.v(30): truncated value with size 32 to match size of target (16)" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 extrapolation_buffer.v(31) " "Verilog HDL assignment warning at extrapolation_buffer.v(31): truncated value with size 32 to match size of target (3)" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 extrapolation_buffer.v(67) " "Verilog HDL assignment warning at extrapolation_buffer.v(67): truncated value with size 32 to match size of target (3)" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 extrapolation_buffer.v(73) " "Verilog HDL assignment warning at extrapolation_buffer.v(73): truncated value with size 32 to match size of target (3)" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 extrapolation_buffer.v(74) " "Verilog HDL assignment warning at extrapolation_buffer.v(74): truncated value with size 32 to match size of target (3)" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812733 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|extrapolation_buffer:u_extrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_by_const OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|extrapolation_buffer:u_extrap\|div_by_const:div_inst " "Elaborating entity \"div_by_const\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|extrapolation_buffer:u_extrap\|div_by_const:div_inst\"" {  } { { "4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" "div_inst" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/extrapolation_buffer/extrapolation_buffer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_stream_wrapper OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir " "Elaborating entity \"fir_stream_wrapper\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\"" {  } { { "4ChannelProcessing/channel_processor.v" "u_fir" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/channel_processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_compiler_ii OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir " "Elaborating entity \"fir_compiler_ii\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\"" {  } { { "4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" "u_fir" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_compiler_ii_fir_compiler_ii_0 OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"fir_compiler_ii_fir_compiler_ii_0\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "db/ip/fir_compiler_ii/fir_compiler_ii.v" "fir_compiler_ii_0" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/fir_compiler_ii.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_compiler_ii_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at fir_compiler_ii_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749177812741 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|fir_stream_wrapper:u_fir|fir_compiler_ii:u_fir|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_compiler_ii_fir_compiler_ii_0_ast OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst " "Elaborating entity \"fir_compiler_ii_fir_compiler_ii_0_ast\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" "fir_compiler_ii_fir_compiler_ii_0_ast_inst" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812742 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_compiler_ii_fir_compiler_ii_0_ast.vhd(208) " "VHDL Signal Declaration warning at fir_compiler_ii_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749177812743 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|fir_stream_wrapper:u_fir|fir_compiler_ii:u_fir|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "sink" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "source" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_compiler_ii_fir_compiler_ii_0_rtl_core OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|fir_compiler_ii_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_compiler_ii_fir_compiler_ii_0_rtl_core\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|fir_compiler_ii_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|fir_compiler_ii_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 " "Elaborating entity \"dspba_delay\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|fir_compiler_ii_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_wi0_r0_delayr1\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_delayr1" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|fir_compiler_ii_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|fir_compiler_ii_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_11\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_compute_q_11" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_rtl_core.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"OVDP:system_inst\|channel_processor_top:channel_processor_top_0\|channel_processor:u_left\|fir_stream_wrapper:u_fir\|fir_compiler_ii:u_fir\|fir_compiler_ii_fir_compiler_ii_0:fir_compiler_ii_0\|fir_compiler_ii_fir_compiler_ii_0_ast:fir_compiler_ii_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "F:/Imperial/Desktop/OVDPFPGA/db/ip/fir_compiler_ii/submodules/fir_compiler_ii_fir_compiler_ii_0_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transmitter OVDP:system_inst\|i2s_transmitter:i2s_tx_0 " "Elaborating entity \"i2s_transmitter\" for hierarchy \"OVDP:system_inst\|i2s_transmitter:i2s_tx_0\"" {  } { { "OVDP/synthesis/OVDP.v" "i2s_tx_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2s_tx_wclk.v(25) " "Verilog HDL assignment warning at i2s_tx_wclk.v(25): truncated value with size 32 to match size of target (8)" {  } { { "OVDP/synthesis/submodules/i2s_tx_wclk.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/i2s_tx_wclk.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812794 "|top|OVDP:system_inst|i2s_transmitter:i2s_tx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2s_tx_wclk.v(52) " "Verilog HDL assignment warning at i2s_tx_wclk.v(52): truncated value with size 32 to match size of target (6)" {  } { { "OVDP/synthesis/submodules/i2s_tx_wclk.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/i2s_tx_wclk.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812794 "|top|OVDP:system_inst|i2s_transmitter:i2s_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_conversion OVDP:system_inst\|output_conversion:output_conversion_0 " "Elaborating entity \"output_conversion\" for hierarchy \"OVDP:system_inst\|output_conversion:output_conversion_0\"" {  } { { "OVDP/synthesis/OVDP.v" "output_conversion_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 outputConversion.v(55) " "Verilog HDL assignment warning at outputConversion.v(55): truncated value with size 24 to match size of target (16)" {  } { { "OVDP/synthesis/submodules/outputConversion.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/outputConversion.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812796 "|top|OVDP:system_inst|output_conversion:output_conversion_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 outputConversion.v(56) " "Verilog HDL assignment warning at outputConversion.v(56): truncated value with size 24 to match size of target (16)" {  } { { "OVDP/synthesis/submodules/outputConversion.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/outputConversion.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812796 "|top|OVDP:system_inst|output_conversion:output_conversion_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "polyphase_upsampler OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_left " "Elaborating entity \"polyphase_upsampler\" for hierarchy \"OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_left\"" {  } { { "OVDP/synthesis/submodules/outputConversion.v" "up_left" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/outputConversion.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 polyphase_upsampler.v(54) " "Verilog HDL assignment warning at polyphase_upsampler.v(54): truncated value with size 32 to match size of target (3)" {  } { { "5OutputConversion/polyphase_upsampler.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812798 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 polyphase_upsampler.v(55) " "Verilog HDL assignment warning at polyphase_upsampler.v(55): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/polyphase_upsampler.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812798 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 polyphase_upsampler.v(66) " "Verilog HDL assignment warning at polyphase_upsampler.v(66): truncated value with size 32 to match size of target (3)" {  } { { "5OutputConversion/polyphase_upsampler.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812798 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 polyphase_upsampler.v(70) " "Verilog HDL assignment warning at polyphase_upsampler.v(70): truncated value with size 32 to match size of target (3)" {  } { { "5OutputConversion/polyphase_upsampler.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812798 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 polyphase_upsampler.v(76) " "Verilog HDL assignment warning at polyphase_upsampler.v(76): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/polyphase_upsampler.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812798 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeff_rom OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_left\|coeff_rom:coeffs " "Elaborating entity \"coeff_rom\" for hierarchy \"OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_left\|coeff_rom:coeffs\"" {  } { { "5OutputConversion/polyphase_upsampler.v" "coeffs" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/polyphase_upsampler.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(10) " "Verilog HDL assignment warning at coeff_rom.v(10): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(11) " "Verilog HDL assignment warning at coeff_rom.v(11): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(14) " "Verilog HDL assignment warning at coeff_rom.v(14): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(15) " "Verilog HDL assignment warning at coeff_rom.v(15): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(18) " "Verilog HDL assignment warning at coeff_rom.v(18): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(19) " "Verilog HDL assignment warning at coeff_rom.v(19): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(22) " "Verilog HDL assignment warning at coeff_rom.v(22): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(23) " "Verilog HDL assignment warning at coeff_rom.v(23): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(26) " "Verilog HDL assignment warning at coeff_rom.v(26): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(27) " "Verilog HDL assignment warning at coeff_rom.v(27): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(30) " "Verilog HDL assignment warning at coeff_rom.v(30): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(31) " "Verilog HDL assignment warning at coeff_rom.v(31): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(34) " "Verilog HDL assignment warning at coeff_rom.v(34): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(35) " "Verilog HDL assignment warning at coeff_rom.v(35): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(38) " "Verilog HDL assignment warning at coeff_rom.v(38): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(39) " "Verilog HDL assignment warning at coeff_rom.v(39): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(42) " "Verilog HDL assignment warning at coeff_rom.v(42): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(43) " "Verilog HDL assignment warning at coeff_rom.v(43): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(46) " "Verilog HDL assignment warning at coeff_rom.v(46): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(47) " "Verilog HDL assignment warning at coeff_rom.v(47): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(50) " "Verilog HDL assignment warning at coeff_rom.v(50): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(51) " "Verilog HDL assignment warning at coeff_rom.v(51): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(54) " "Verilog HDL assignment warning at coeff_rom.v(54): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(55) " "Verilog HDL assignment warning at coeff_rom.v(55): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(58) " "Verilog HDL assignment warning at coeff_rom.v(58): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(59) " "Verilog HDL assignment warning at coeff_rom.v(59): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812800 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(62) " "Verilog HDL assignment warning at coeff_rom.v(62): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812801 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(63) " "Verilog HDL assignment warning at coeff_rom.v(63): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812801 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(66) " "Verilog HDL assignment warning at coeff_rom.v(66): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812801 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(67) " "Verilog HDL assignment warning at coeff_rom.v(67): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812801 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(70) " "Verilog HDL assignment warning at coeff_rom.v(70): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812801 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 coeff_rom.v(71) " "Verilog HDL assignment warning at coeff_rom.v(71): truncated value with size 32 to match size of target (16)" {  } { { "5OutputConversion/coeff_rom.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/5OutputConversion/coeff_rom.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812801 "|top|OVDP:system_inst|output_conversion:output_conversion_0|polyphase_upsampler:up_left|coeff_rom:coeffs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pid_focus_controller OVDP:system_inst\|pid_focus_controller:pid_focus_0 " "Elaborating entity \"pid_focus_controller\" for hierarchy \"OVDP:system_inst\|pid_focus_controller:pid_focus_0\"" {  } { { "OVDP/synthesis/OVDP.v" "pid_focus_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pid_controller OVDP:system_inst\|pid_focus_controller:pid_focus_0\|pid_controller:u_pid " "Elaborating entity \"pid_controller\" for hierarchy \"OVDP:system_inst\|pid_focus_controller:pid_focus_0\|pid_controller:u_pid\"" {  } { { "OVDP/synthesis/submodules/pid_focus_controller.v" "u_pid" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/pid_focus_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HorizontalPID.v(31) " "Verilog HDL assignment warning at HorizontalPID.v(31): truncated value with size 32 to match size of target (9)" {  } { { "6PidFocus/HorizontalPID/HorizontalPID.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/6PidFocus/HorizontalPID/HorizontalPID.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812808 "|top|OVDP:system_inst|pid_focus_controller:pid_focus_0|pid_controller:u_pid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator OVDP:system_inst\|pid_focus_controller:pid_focus_0\|pwm_generator:u_pwm_generator " "Elaborating entity \"pwm_generator\" for hierarchy \"OVDP:system_inst\|pid_focus_controller:pid_focus_0\|pwm_generator:u_pwm_generator\"" {  } { { "OVDP/synthesis/submodules/pid_focus_controller.v" "u_pwm_generator" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/pid_focus_controller.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_generator.v(18) " "Verilog HDL assignment warning at pwm_generator.v(18): truncated value with size 32 to match size of target (8)" {  } { { "6PidFocus/PWM_gen/pwm_generator.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/6PidFocus/PWM_gen/pwm_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749177812810 "|top|OVDP:system_inst|pid_focus_controller:pid_focus_0|pwm_generator:u_pwm_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OVDP_pll_0 OVDP:system_inst\|OVDP_pll_0:pll_0 " "Elaborating entity \"OVDP_pll_0\" for hierarchy \"OVDP:system_inst\|OVDP_pll_0:pll_0\"" {  } { { "OVDP/synthesis/OVDP.v" "pll_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "OVDP/synthesis/submodules/OVDP_pll_0.v" "altera_pll_i" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812875 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749177812877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "OVDP/synthesis/submodules/OVDP_pll_0.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812877 ""}  } { { "OVDP/synthesis/submodules/OVDP_pll_0.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749177812877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocess_block OVDP:system_inst\|preprocess_block:preprocess_block_0 " "Elaborating entity \"preprocess_block\" for hierarchy \"OVDP:system_inst\|preprocess_block:preprocess_block_0\"" {  } { { "OVDP/synthesis/OVDP.v" "preprocess_block_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_dir_tracker OVDP:system_inst\|preprocess_block:preprocess_block_0\|scan_dir_tracker:u_dir " "Elaborating entity \"scan_dir_tracker\" for hierarchy \"OVDP:system_inst\|preprocess_block:preprocess_block_0\|scan_dir_tracker:u_dir\"" {  } { { "OVDP/synthesis/submodules/preProcess_block.v" "u_dir" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/preProcess_block.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_timestamp OVDP:system_inst\|preprocess_block:preprocess_block_0\|sig_timestamp:u_sig_L " "Elaborating entity \"sig_timestamp\" for hierarchy \"OVDP:system_inst\|preprocess_block:preprocess_block_0\|sig_timestamp:u_sig_L\"" {  } { { "OVDP/synthesis/submodules/preProcess_block.v" "u_sig_L" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/preProcess_block.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afll OVDP:system_inst\|preprocess_block:preprocess_block_0\|afll:u_afll " "Elaborating entity \"afll\" for hierarchy \"OVDP:system_inst\|preprocess_block:preprocess_block_0\|afll:u_afll\"" {  } { { "OVDP/synthesis/submodules/preProcess_block.v" "u_afll" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/preProcess_block.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_sync_predictor OVDP:system_inst\|preprocess_block:preprocess_block_0\|split_sync_predictor:u_split_sync " "Elaborating entity \"split_sync_predictor\" for hierarchy \"OVDP:system_inst\|preprocess_block:preprocess_block_0\|split_sync_predictor:u_split_sync\"" {  } { { "OVDP/synthesis/submodules/preProcess_block.v" "u_split_sync" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/preProcess_block.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_extract OVDP:system_inst\|sig_extract:sig_extract_0 " "Elaborating entity \"sig_extract\" for hierarchy \"OVDP:system_inst\|sig_extract:sig_extract_0\"" {  } { { "OVDP/synthesis/OVDP.v" "sig_extract_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_command_decoder OVDP:system_inst\|spi_command_decoder:spi_command_decoder_0 " "Elaborating entity \"spi_command_decoder\" for hierarchy \"OVDP:system_inst\|spi_command_decoder:spi_command_decoder_0\"" {  } { { "OVDP/synthesis/OVDP.v" "spi_command_decoder_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy OVDP:system_inst\|SPIPhy:spislave_0 " "Elaborating entity \"SPIPhy\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\"" {  } { { "OVDP/synthesis/OVDP.v" "spislave_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177812954 ""}  } { { "OVDP/synthesis/submodules/spiphyslave.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749177812954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl OVDP:system_inst\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover OVDP:system_inst\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage OVDP:system_inst\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter OVDP:system_inst\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"OVDP:system_inst\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "OVDP/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OVDP_avalon_st_adapter OVDP:system_inst\|OVDP_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"OVDP_avalon_st_adapter\" for hierarchy \"OVDP:system_inst\|OVDP_avalon_st_adapter:avalon_st_adapter\"" {  } { { "OVDP/synthesis/OVDP.v" "avalon_st_adapter" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OVDP_avalon_st_adapter_timing_adapter_0 OVDP:system_inst\|OVDP_avalon_st_adapter:avalon_st_adapter\|OVDP_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"OVDP_avalon_st_adapter_timing_adapter_0\" for hierarchy \"OVDP:system_inst\|OVDP_avalon_st_adapter:avalon_st_adapter\|OVDP_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "OVDP/synthesis/submodules/OVDP_avalon_st_adapter.v" "timing_adapter_0" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/OVDP_avalon_st_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller OVDP:system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"OVDP:system_inst\|altera_reset_controller:rst_controller\"" {  } { { "OVDP/synthesis/OVDP.v" "rst_controller" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/OVDP.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer OVDP:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"OVDP:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "OVDP/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer OVDP:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"OVDP:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "OVDP/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/Imperial/Desktop/OVDPFPGA/OVDP/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177812992 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ast_sink_data u_fir 16 8 " "Port \"ast_sink_data\" on the entity instantiation of \"u_fir\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" "u_fir" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1749177813106 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|fir_stream_wrapper:u_fir|fir_compiler_ii:u_fir"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ast_source_data u_fir 16 22 " "Port \"ast_source_data\" on the entity instantiation of \"u_fir\" is connected to a signal of width 16. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic." {  } { { "4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" "u_fir" { Text "F:/Imperial/Desktop/OVDPFPGA/4ChannelProcessing/fir_stream_wrapper/fir_stream_wrapper.v" 46 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1749177813106 "|top|OVDP:system_inst|channel_processor_top:channel_processor_top_0|channel_processor:u_left|fir_stream_wrapper:u_fir|fir_compiler_ii:u_fir"}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1749177813577 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_right\|sample_buf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_right\|sample_buf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_left\|sample_buf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_left\|sample_buf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749177813814 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1749177813814 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749177813814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_right\|altsyncram:sample_buf_rtl_0 " "Elaborated megafunction instantiation \"OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_right\|altsyncram:sample_buf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177813948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_right\|altsyncram:sample_buf_rtl_0 " "Instantiated megafunction \"OVDP:system_inst\|output_conversion:output_conversion_0\|polyphase_upsampler:up_right\|altsyncram:sample_buf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749177813949 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749177813949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tp1 " "Found entity 1: altsyncram_0tp1" {  } { { "db/altsyncram_0tp1.tdf" "" { Text "F:/Imperial/Desktop/OVDPFPGA/db/altsyncram_0tp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749177814010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177814010 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749177814172 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[1\] GND " "Pin \"pid_focus_pwm_out_export\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[2\] GND " "Pin \"pid_focus_pwm_out_export\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[3\] GND " "Pin \"pid_focus_pwm_out_export\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[4\] GND " "Pin \"pid_focus_pwm_out_export\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[5\] GND " "Pin \"pid_focus_pwm_out_export\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[6\] GND " "Pin \"pid_focus_pwm_out_export\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pid_focus_pwm_out_export\[7\] GND " "Pin \"pid_focus_pwm_out_export\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749177814605 "|top|pid_focus_pwm_out_export[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749177814605 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1283 " "1283 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749177814978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Imperial/Desktop/OVDPFPGA/output_files/OVDP.map.smsg " "Generated suppressed messages file F:/Imperial/Desktop/OVDPFPGA/output_files/OVDP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177815063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749177815289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749177815289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preprocess_block_lsync_export " "No output dependent on input pin \"preprocess_block_lsync_export\"" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749177815450 "|top|preprocess_block_lsync_export"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preprocess_block_rsync_export " "No output dependent on input pin \"preprocess_block_rsync_export\"" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749177815450 "|top|preprocess_block_rsync_export"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preprocess_block_sig_export " "No output dependent on input pin \"preprocess_block_sig_export\"" {  } { { "top.v" "" { Text "F:/Imperial/Desktop/OVDPFPGA/top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749177815450 "|top|preprocess_block_sig_export"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749177815450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "926 " "Implemented 926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749177815452 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749177815452 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1749177815452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "855 " "Implemented 855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749177815452 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749177815452 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1749177815452 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1749177815452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749177815452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749177815486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 06 03:43:35 2025 " "Processing ended: Fri Jun 06 03:43:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749177815486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749177815486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749177815486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749177815486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1749177816767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749177816771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 03:43:36 2025 " "Processing started: Fri Jun 06 03:43:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749177816771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749177816771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OVDP -c OVDP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OVDP -c OVDP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749177816771 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749177817032 ""}
{ "Info" "0" "" "Project  = OVDP" {  } {  } 0 0 "Project  = OVDP" 0 0 "Fitter" 0 0 1749177817032 ""}
{ "Info" "0" "" "Revision = OVDP" {  } {  } 0 0 "Revision = OVDP" 0 0 "Fitter" 0 0 1749177817032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749177817150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749177817150 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OVDP 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"OVDP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749177817165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749177817209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749177817209 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1749177817297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749177817625 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749177817661 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1749177818438 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1749177818465 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1749177818678 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1749177827048 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 216 global CLKCTRL_G7 " "OVDP:system_inst\|OVDP_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 216 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749177827321 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1749177827321 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 412 global CLKCTRL_G4 " "clk_clk~inputCLKENA0 with 412 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749177827321 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1749177827321 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749177827321 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749177828211 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1749177828211 ""}
{ "Info" "ISTA_SDC_FOUND" "OVDP/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'OVDP/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749177828217 ""}
{ "Info" "ISTA_SDC_FOUND" "OVDP.sdc " "Reading SDC File: 'OVDP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749177828226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1749177828227 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "More than 1 positional argument specified: -hierarchical, *pid_controller*\n---------------------------------------------------------------------------\n\nUsage: get_registers \[-h\] \[-help\] \[-long_help\] \[-no_duplicates\] \[-nocase\] \[-nowarn\] \[<filter>\]\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -no_duplicates: Do not match duplicated register names\n        -nocase: Specifies the matching of node names to be case-insensitive\n        -nowarn: Do not issue warnings messages about unmatched patterns\n        <filter>: Valid destinations (string patterns are matched using Tcl string matching)\n\n---------------------------------------------------------------------------\n\n    while executing\n\"get_registers -hierarchical *pid_controller*\"\n    invoked from within\n\"set_clock -name clk_slow \[get_registers -hierarchical *pid_controller*\]\"\n    (file \"OVDP.sdc\" line 14) " "More than 1 positional argument specified: -hierarchical, *pid_controller*\n---------------------------------------------------------------------------\n\nUsage: get_registers \[-h\] \[-help\] \[-long_help\] \[-no_duplicates\] \[-nocase\] \[-nowarn\] \[<filter>\]\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -no_duplicates: Do not match duplicated register names\n        -nocase: Specifies the matching of node names to be case-insensitive\n        -nowarn: Do not issue warnings messages about unmatched patterns\n        <filter>: Valid destinations (string patterns are matched using Tcl string matching)\n\n---------------------------------------------------------------------------\n\n    while executing\n\"get_registers -hierarchical *pid_controller*\"\n    invoked from within\n\"set_clock -name clk_slow \[get_registers -hierarchical *pid_controller*\]\"\n    (file \"OVDP.sdc\" line 14)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1749177828228 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1749177828228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "synchronizer:sync_sclk\|sync_reg2 " "Node: synchronizer:sync_sclk\|sync_reg2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|stsourcedata\[1\] synchronizer:sync_sclk\|sync_reg2 " "Register OVDP:system_inst\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|stsourcedata\[1\] is being clocked by synchronizer:sync_sclk\|sync_reg2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749177828237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749177828237 "|top|synchronizer:sync_sclk|sync_reg2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749177828238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749177828238 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749177828238 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1749177828238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1749177828250 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: system_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1749177828250 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1749177828250 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_slow " "Virtual clock clk_slow is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1749177828250 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749177828277 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1749177829067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6062 " "Peak virtual memory: 6062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749177829576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 06 03:43:49 2025 " "Processing ended: Fri Jun 06 03:43:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749177829576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749177829576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749177829576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749177829576 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 80 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 80 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749177830289 ""}
