// Seed: 1750164193
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output tri0  id_2
);
  wor id_4;
  wire [-1 'b0 : 1] id_5;
  parameter id_6 = -1;
  assign module_1.id_4 = 0;
  assign id_4 = 1 == id_4;
  logic id_7;
  ;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    inout tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1
  );
endmodule
