###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:37:40 2014
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.531
+ Phase Shift                 100.000
= Required Time                98.469
- Arrival Time                  3.124
= Slack Time                   95.345
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.461 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   96.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.383 | 0.151 |   3.123 |   98.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   3.124 |   98.469 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.345 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.474
+ Phase Shift                 100.000
= Required Time                98.526
- Arrival Time                  3.111
= Slack Time                   95.415
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.531 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.373 | 0.138 |   3.111 |   98.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.111 |   98.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.415 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.459
+ Phase Shift                 100.000
= Required Time                98.541
- Arrival Time                  3.114
= Slack Time                   95.427
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.544 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.370 | 0.141 |   3.113 |   98.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.114 |   98.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.427 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.460
+ Phase Shift                 100.000
= Required Time                98.540
- Arrival Time                  3.110
= Slack Time                   95.430
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.547 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.371 | 0.137 |   3.109 |   98.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.110 |   98.540 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.430 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.430 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.445
+ Phase Shift                 100.000
= Required Time                98.555
- Arrival Time                  3.097
= Slack Time                   95.458
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.574 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.368 | 0.125 |   3.097 |   98.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.097 |   98.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.458 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.458 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.438
+ Phase Shift                 100.000
= Required Time                98.562
- Arrival Time                  3.099
= Slack Time                   95.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.579 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.127 |   3.099 |   98.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.099 |   98.562 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.439
+ Phase Shift                 100.000
= Required Time                98.561
- Arrival Time                  3.098
= Slack Time                   95.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.579 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.136 |   3.097 |   98.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.098 |   98.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.432
+ Phase Shift                 100.000
= Required Time                98.568
- Arrival Time                  3.102
= Slack Time                   95.466
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.582 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.366 | 0.130 |   3.102 |   98.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.102 |   98.568 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.466 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.434
+ Phase Shift                 100.000
= Required Time                98.566
- Arrival Time                  3.097
= Slack Time                   95.469
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.585 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | S ^ -> Y ^     | MUX2X1   | 1.015 | 0.870 |   2.972 |   98.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.366 | 0.124 |   3.096 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.097 |   98.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.469 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.469 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                 100.000
= Required Time                98.570
- Arrival Time                  3.096
= Slack Time                   95.475
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.591 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.134 |   3.095 |   98.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.096 |   98.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.475 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                 100.000
= Required Time                98.570
- Arrival Time                  3.095
= Slack Time                   95.475
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.591 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.133 |   3.095 |   98.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.095 |   98.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.475 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.432
+ Phase Shift                 100.000
= Required Time                98.568
- Arrival Time                  3.087
= Slack Time                   95.482
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.598 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.602 |   97.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.929 |   98.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.366 | 0.156 |   3.086 |   98.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.087 |   98.568 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.482 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.426
+ Phase Shift                 100.000
= Required Time                98.574
- Arrival Time                  3.078
= Slack Time                   95.495
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.612 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.602 |   97.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.929 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.148 |   3.078 |   98.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.078 |   98.574 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.495 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.495 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.090
= Slack Time                   95.497
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.613 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.128 |   3.089 |   98.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.090 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.497 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.090
= Slack Time                   95.497
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.613 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.128 |   3.089 |   98.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.090 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.497 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.422
+ Phase Shift                 100.000
= Required Time                98.578
- Arrival Time                  3.077
= Slack Time                   95.500
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.616 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.602 |   97.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.929 |   98.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.364 | 0.147 |   3.077 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.364 | 0.001 |   3.077 |   98.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.500 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.398
+ Phase Shift                 100.000
= Required Time                98.602
- Arrival Time                  3.093
= Slack Time                   95.509
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.625 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B ^ -> Y v     | MUX2X1   | 0.360 | 0.132 |   3.093 |   98.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.093 |   98.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.509 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.401
+ Phase Shift                 100.000
= Required Time                98.599
- Arrival Time                  3.087
= Slack Time                   95.513
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.629 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.125 |   3.086 |   98.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.087 |   98.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.513 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.513 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                 100.000
= Required Time                98.608
- Arrival Time                  3.082
= Slack Time                   95.526
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.642 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | S ^ -> Y ^     | MUX2X1   | 0.996 | 0.859 |   2.962 |   98.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.121 |   3.082 |   98.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.082 |   98.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.526 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.400
+ Phase Shift                 100.000
= Required Time                98.600
- Arrival Time                  3.074
= Slack Time                   95.526
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.642 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.135 |   3.073 |   98.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.074 |   98.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.526 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.394
+ Phase Shift                 100.000
= Required Time                98.606
- Arrival Time                  3.073
= Slack Time                   95.532
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.649 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.134 |   3.073 |   98.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.073 |   98.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.532 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.532 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.389
+ Phase Shift                 100.000
= Required Time                98.611
- Arrival Time                  3.075
= Slack Time                   95.535
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.652 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.602 |   97.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.929 |   98.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.358 | 0.145 |   3.075 |   98.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.075 |   98.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.535 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.535 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.378
+ Phase Shift                 100.000
= Required Time                98.622
- Arrival Time                  3.072
= Slack Time                   95.550
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.666 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.356 | 0.133 |   3.072 |   98.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.072 |   98.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.550 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.370
+ Phase Shift                 100.000
= Required Time                98.630
- Arrival Time                  3.069
= Slack Time                   95.561
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.677 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | A ^ -> Y v     | MUX2X1   | 0.355 | 0.130 |   3.068 |   98.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.069 |   98.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.561 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.372
+ Phase Shift                 100.000
= Required Time                98.628
- Arrival Time                  3.064
= Slack Time                   95.563
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.679 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.930 |   98.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.355 | 0.135 |   3.064 |   98.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.064 |   98.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.563 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.353
+ Phase Shift                 100.000
= Required Time                98.647
- Arrival Time                  3.066
= Slack Time                   95.581
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.697 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.352 | 0.127 |   3.065 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.066 |   98.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.352
+ Phase Shift                 100.000
= Required Time                98.648
- Arrival Time                  3.065
= Slack Time                   95.583
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.699 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.352 | 0.126 |   3.065 |   98.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.065 |   98.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.583 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.354
+ Phase Shift                 100.000
= Required Time                98.646
- Arrival Time                  3.061
= Slack Time                   95.585
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.701 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.352 | 0.122 |   3.061 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.061 |   98.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.585 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.349
+ Phase Shift                 100.000
= Required Time                98.651
- Arrival Time                  3.060
= Slack Time                   95.592
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.708 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A ^ -> Y v     | MUX2X1   | 0.351 | 0.136 |   3.059 |   98.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.060 |   98.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.592 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.348
+ Phase Shift                 100.000
= Required Time                98.652
- Arrival Time                  3.057
= Slack Time                   95.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.711 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.930 |   98.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.351 | 0.128 |   3.057 |   98.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.057 |   98.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.595 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.333
+ Phase Shift                 100.000
= Required Time                98.667
- Arrival Time                  3.066
= Slack Time                   95.601
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.717 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | S ^ -> Y ^     | MUX2X1   | 0.965 | 0.836 |   2.939 |   98.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | B ^ -> Y v     | MUX2X1   | 0.348 | 0.127 |   3.066 |   98.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.066 |   98.667 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.337
+ Phase Shift                 100.000
= Required Time                98.663
- Arrival Time                  3.055
= Slack Time                   95.608
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.724 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.930 |   98.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.349 | 0.125 |   3.054 |   98.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.055 |   98.663 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.327
+ Phase Shift                 100.000
= Required Time                98.673
- Arrival Time                  3.059
= Slack Time                   95.614
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.730 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | S ^ -> Y ^     | MUX2X1   | 0.954 | 0.827 |   2.930 |   98.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.347 | 0.130 |   3.059 |   98.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.059 |   98.673 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.331
+ Phase Shift                 100.000
= Required Time                98.669
- Arrival Time                  3.054
= Slack Time                   95.615
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.731 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | MUX2X1   | 0.348 | 0.131 |   3.054 |   98.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.054 |   98.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.325
+ Phase Shift                 100.000
= Required Time                98.675
- Arrival Time                  3.059
= Slack Time                   95.616
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.732 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B ^ -> Y v     | MUX2X1   | 0.347 | 0.136 |   3.059 |   98.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.059 |   98.675 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.325
+ Phase Shift                 100.000
= Required Time                98.675
- Arrival Time                  3.051
= Slack Time                   95.623
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.739 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A ^ -> Y v     | MUX2X1   | 0.347 | 0.128 |   3.051 |   98.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.051 |   98.675 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.623 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.314
+ Phase Shift                 100.000
= Required Time                98.686
- Arrival Time                  3.048
= Slack Time                   95.637
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.754 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A ^ -> Y v     | MUX2X1   | 0.345 | 0.125 |   3.048 |   98.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.048 |   98.686 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.637 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.312
+ Phase Shift                 100.000
= Required Time                98.688
- Arrival Time                  3.046
= Slack Time                   95.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.758 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | A ^ -> Y v     | MUX2X1   | 0.345 | 0.122 |   3.046 |   98.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.046 |   98.688 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.642 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.311
+ Phase Shift                 100.000
= Required Time                98.689
- Arrival Time                  3.047
= Slack Time                   95.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.758 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A ^ -> Y v     | MUX2X1   | 0.344 | 0.124 |   3.047 |   98.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.047 |   98.689 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.642 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.313
+ Phase Shift                 100.000
= Required Time                98.687
- Arrival Time                  3.041
= Slack Time                   95.646
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.762 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.345 | 0.136 |   3.041 |   98.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.041 |   98.687 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.646 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.309
+ Phase Shift                 100.000
= Required Time                98.691
- Arrival Time                  3.039
= Slack Time                   95.652
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.768 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.898 | 0.796 |   2.899 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.344 | 0.139 |   3.038 |   98.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.039 |   98.691 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.652 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.300
+ Phase Shift                 100.000
= Required Time                98.700
- Arrival Time                  3.047
= Slack Time                   95.652
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.769 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | S ^ -> Y ^     | MUX2X1   | 0.937 | 0.820 |   2.923 |   98.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | A ^ -> Y v     | MUX2X1   | 0.343 | 0.124 |   3.047 |   98.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.047 |   98.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.652 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.299
+ Phase Shift                 100.000
= Required Time                98.701
- Arrival Time                  3.038
= Slack Time                   95.663
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.780 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.342 | 0.132 |   3.038 |   98.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.038 |   98.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.663 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.663 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.291
+ Phase Shift                 100.000
= Required Time                98.709
- Arrival Time                  3.037
= Slack Time                   95.672
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.788 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.341 | 0.132 |   3.037 |   98.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.037 |   98.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.672 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.672 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.279
+ Phase Shift                 100.000
= Required Time                98.721
- Arrival Time                  3.033
= Slack Time                   95.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.805 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.339 | 0.127 |   3.032 |   98.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.033 |   98.721 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.689 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.689 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.277
+ Phase Shift                 100.000
= Required Time                98.723
- Arrival Time                  3.032
= Slack Time                   95.691
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.807 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.898 | 0.796 |   2.899 |   98.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A ^ -> Y v     | MUX2X1   | 0.339 | 0.132 |   3.031 |   98.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.032 |   98.723 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.691 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.691 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.276
+ Phase Shift                 100.000
= Required Time                98.724
- Arrival Time                  3.028
= Slack Time                   95.696
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.813 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | S ^ -> Y ^     | MUX2X1   | 0.898 | 0.796 |   2.899 |   98.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.338 | 0.128 |   3.028 |   98.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.028 |   98.724 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.696 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.696 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.265
+ Phase Shift                 100.000
= Required Time                98.735
- Arrival Time                  3.030
= Slack Time                   95.705
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.821 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.336 | 0.125 |   3.030 |   98.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.030 |   98.735 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.705 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.705 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.264
+ Phase Shift                 100.000
= Required Time                98.736
- Arrival Time                  3.029
= Slack Time                   95.707
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.823 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | MUX2X1   | 0.336 | 0.124 |   3.029 |   98.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.029 |   98.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.707 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.707 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.261
+ Phase Shift                 100.000
= Required Time                98.739
- Arrival Time                  3.030
= Slack Time                   95.710
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   96.826 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.054 | 0.149 |   1.265 |   96.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.253 | 0.337 |   1.603 |   97.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U3                 | A v -> Y ^     | INVX2    | 0.629 | 0.500 |   2.103 |   97.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | S ^ -> Y ^     | MUX2X1   | 0.912 | 0.802 |   2.905 |   98.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.336 | 0.124 |   3.029 |   98.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.030 |   98.739 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.710 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.710 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

