[
	{
		"original_line": "`define CHECK_BACK_SURFACE 1", 
		"bug_line": "define CHECK_BACK_SURFACE 1",
		"error_description": "Missing backtick (`) before 'define'. VerilogA directives require backticks for compiler macros."
	},
	{
		"original_line": "	 cbb = cob*cb/(cob + cb);", 
		"bug_line": "	 cbb = cob*cb/(cob + cb;",
		"error_description": "Missing closing parenthesis for the denominator expression, creating unbalanced parentheses"
	},
	{
		"original_line": "   vgbs,", 
		"bug_line": "   vgbs;",
		"error_description": "Replaced comma with semicolon in variable declaration list, causing unterminated real type declaration and invalid token for subsequent variables."
	},
	{
		"original_line": "module mos_tft(vdrain, vgate_front, vsource, vgate_back);", 
		"bug_line": "moduel mos_tft(vdrain, vgate_front, vsource, vgate_back);",
		"error_description": "Misspelled keyword 'module' as 'moduel'"
	},
	{
		"original_line": "   real tmp1;", 
		"bug_line": "   real tmp1",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "      if (vgfs < vtff) begin", 
		"bug_line": "      if (vgfs < vtff begin",
		"error_description": "Missing closing parenthesis ')' in conditional expression"
	},
	{
		"original_line": "		 wkb = Vt*ln(nsub/ni) - phi/2;", 
		"bug_line": "		 wkb = Vt*ln(nsub/ni - phi/2;",
		"error_description": "Missing closing parenthesis for the 'ln' function call. The expression inside the parentheses is not properly terminated, causing a syntax error due to unbalanced parentheses."
	},
	{
		"original_line": "         $strobe(" cb = %E\n", cb);", 
		"bug_line": "         $strobe(" cb = %E\n", cb",
		"error_description": "Missing closing parenthesis ')' and semicolon ';' at the end of the function call, making the statement syntactically incomplete."
	},
	{
		"original_line": "      wkf,   // work-function, front-channel.", 
		"bug_line": "      wkf   // work-function, front-channel.",
		"error_description": "Missing comma between variable declarations causes syntax error as the next identifier 'wkb' becomes an invalid token without separator."
	},
	{
		"original_line": "   ni = 9.6e9;             // 1/cm^3", 
		"bug_line": "   ni = 9.6e9:             // 1/cm^3",
		"error_description": "Replaced assignment operator '=' with invalid colon ':' operator, creating a syntax error in variable initialization."
	},
	{
		"original_line": "      vgfs = dev_type_sign*V(vgate_front, vsource);", 
		"bug_line": "      vgfs = dev_type_sign*V(vgate_front, vsource)",
		"error_description": "Missing semicolon at the end of the assignment statement, which is required to terminate Verilog-A statements."
	},
	{
		"original_line": "         cfbb = cfb*cob/(cfb + cob);", 
		"bug_line": "         cfbb = cfb*cob/(cfb + cob;",
		"error_description": "Missing closing parenthesis ')' in the expression. The formula becomes syntactically invalid due to mismatched parentheses."
	},
	{
		"original_line": "vtff = vtfa - (vgbs - vgba)*cbb/cof;", 
		"bug_line": "vtff = vtfa - (vgbs - vgba) cbb/cof;",
		"error_description": "Missing multiplication operator between the expression in parentheses and 'cbb', resulting in invalid adjacent expressions without an operator"
	},
	{
		"original_line": "   id,", 
		"bug_line": "   id",
		"error_description": "Missing comma terminates the variable declaration list prematurely. The next identifier 'vgfs' becomes an undeclared variable, causing a syntax error as variables must be declared with explicit types in Verilog-A."
	},
	{
		"original_line": " cof = epsox/toxf;", 
		"bug_line": " cof = epsox/toxf",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "        parameter real length=1 from (0:inf);", 
		"bug_line": "        parametr real length=1 from (0:inf);",
		"error_description": "Misspelled keyword 'parameter' as 'parametr'"
	},
	{
		"original_line": "         $strobe(" charge = %E\n", charge);", 
		"bug_line": "         $strobe(" charge = %E\n", charge)",
		"error_description": "Missing semicolon at end of statement causes syntax error"
	},
	{
		"original_line": "I(vsource, vgate_back) <+ dev_type_sign*ddt(qs);", 
		"bug_line": "I(vsource, vgate_back) <+ dev_type_sign*ddt(qs;",
		"error_description": "Missing closing parenthesis for ddt function call - the ')' after qs was removed, causing unmatched parentheses."
	},
	{
		"original_line": "        qd = 0.4*qn;", 
		"bug_line": "        qd = 0.4*qn",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "      qgf,   // front-gate charge.", 
		"bug_line": "      qgf;   // front-gate charge.",
		"error_description": "Replaced comma with semicolon in variable declaration list, causing a syntax error since subsequent variable 'qgb' lacks proper separator and type specification."
	}
]