Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 14 15:59:46 2022
| Host         : LAPTOP-G8SE1MMQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 792 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 331 register/latch pins with no clock driven by root clock pin: core/pc_0/PC_out_reg[2]/Q (HIGH)

 There are 331 register/latch pins with no clock driven by root clock pin: core/pc_0/PC_out_reg[3]/Q (HIGH)

 There are 331 register/latch pins with no clock driven by root clock pin: core/pc_0/PC_out_reg[4]/Q (HIGH)

 There are 331 register/latch pins with no clock driven by root clock pin: core/pc_0/PC_out_reg[5]/Q (HIGH)

 There are 331 register/latch pins with no clock driven by root clock pin: core/pc_0/PC_out_reg[6]/Q (HIGH)

 There are 331 register/latch pins with no clock driven by root clock pin: core/pc_0/PC_out_reg[7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][9]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][0]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][10]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][11]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][12]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][13]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][14]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][15]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][16]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][17]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][18]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][19]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][1]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][20]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][21]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][22]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][23]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][24]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][25]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][26]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][27]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][28]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][29]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][2]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][30]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][31]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][3]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][4]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][5]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][6]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][7]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][8]/Q (HIGH)

 There are 296 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][9]/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7953 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.187        0.000                      0                  239        0.165        0.000                      0                  239        4.232        0.000                       0                  4187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.187        0.000                      0                  239        0.165        0.000                      0                  239        4.232        0.000                       0                  4187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.732ns (28.757%)  route 1.813ns (71.243%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.508     4.523    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y60        FDRE                                         r  inputter/sw_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.223     4.746 r  inputter/sw_temp_reg[4]/Q
                         net (fo=1, routed)           0.432     5.178    inputter/sw_temp[4]
    SLICE_X107Y61        LUT6 (Prop_lut6_I4_O)        0.043     5.221 r  inputter/sw_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.221    inputter/sw_counter0_carry_i_3_n_3
    SLICE_X107Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.488 r  inputter/sw_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.488    inputter/sw_counter0_carry_n_3
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.565 f  inputter/sw_counter0_carry__0/CO[1]
                         net (fo=33, routed)          1.014     6.579    inputter/sw_counter0_carry__0_n_5
    SLICE_X107Y68        LUT6 (Prop_lut6_I5_O)        0.122     6.701 r  inputter/sw[0]_i_1/O
                         net (fo=1, routed)           0.368     7.069    inputter/sw[0]_i_1_n_3
    SLICE_X107Y68        FDRE                                         r  inputter/sw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.367    14.142    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y68        FDRE                                         r  inputter/sw_reg[0]/C
                         clock pessimism              0.350    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X107Y68        FDRE (Setup_fdre_C_CE)      -0.201    14.256    inputter/sw_reg[0]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.770%)  route 1.747ns (83.230%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.400     6.796    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[0]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X107Y3         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.770%)  route 1.747ns (83.230%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.400     6.796    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[1]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X107Y3         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.770%)  route 1.747ns (83.230%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.400     6.796    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[2]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X107Y3         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.352ns (16.770%)  route 1.747ns (83.230%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.400     6.796    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[3]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X107Y3         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.352ns (17.437%)  route 1.667ns (82.563%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.320     6.716    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.543    14.318    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[28]/C
                         clock pessimism              0.352    14.670    
                         clock uncertainty           -0.035    14.635    
    SLICE_X107Y10        FDRE (Setup_fdre_C_CE)      -0.201    14.434    inputter/key_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.352ns (17.437%)  route 1.667ns (82.563%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.320     6.716    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.543    14.318    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[29]/C
                         clock pessimism              0.352    14.670    
                         clock uncertainty           -0.035    14.635    
    SLICE_X107Y10        FDRE (Setup_fdre_C_CE)      -0.201    14.434    inputter/key_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.352ns (17.437%)  route 1.667ns (82.563%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.320     6.716    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.543    14.318    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[30]/C
                         clock pessimism              0.352    14.670    
                         clock uncertainty           -0.035    14.635    
    SLICE_X107Y10        FDRE (Setup_fdre_C_CE)      -0.201    14.434    inputter/key_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.352ns (17.437%)  route 1.667ns (82.563%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.320     6.716    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.543    14.318    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_counter_reg[31]/C
                         clock pessimism              0.352    14.670    
                         clock uncertainty           -0.035    14.635    
    SLICE_X107Y10        FDRE (Setup_fdre_C_CE)      -0.201    14.434    inputter/key_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.352ns (17.454%)  route 1.665ns (82.546%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.682     4.697    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.223     4.920 f  inputter/key_counter_reg[13]/Q
                         net (fo=2, routed)           0.551     5.471    inputter/key_counter_reg[13]
    SLICE_X106Y6         LUT5 (Prop_lut5_I0_O)        0.043     5.514 r  inputter/key_temp2[4]_i_6/O
                         net (fo=1, routed)           0.434     5.949    inputter/key_temp2[4]_i_6_n_3
    SLICE_X106Y7         LUT5 (Prop_lut5_I0_O)        0.043     5.992 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.361     6.353    inputter/key_temp2[4]_i_4_n_3
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.396 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.318     6.714    inputter/key_counter[0]_i_1_n_3
    SLICE_X107Y4         FDRE                                         r  inputter/key_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y4         FDRE                                         r  inputter/key_counter_reg[4]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X107Y4         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  7.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.064%)  route 0.138ns (51.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.716     1.962    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X109Y6         FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_row_reg[2]/Q
                         net (fo=12, routed)          0.138     2.200    inputter/Q[2]
    SLICE_X108Y5         LUT6 (Prop_lut6_I1_O)        0.028     2.228 r  inputter/key_row[0]_i_1/O
                         net (fo=1, routed)           0.000     2.228    inputter/key_row[0]_i_1_n_3
    SLICE_X108Y5         FDRE                                         r  inputter/key_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.956     2.441    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X108Y5         FDRE                                         r  inputter/key_row_reg[0]/C
                         clock pessimism             -0.465     1.976    
    SLICE_X108Y5         FDRE (Hold_fdre_C_D)         0.087     2.063    inputter/key_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.546     1.792    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y143        FDCE                                         r  clock_dividor/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_reg_n_3_[11]
    SLICE_X65Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[8]_i_1_n_7
    SLICE_X65Y143        FDCE                                         r  clock_dividor/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.744     2.229    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y143        FDCE                                         r  clock_dividor/clk_div_reg[11]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y143        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.546     1.792    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_reg_n_3_[15]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[12]_i_1_n_7
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.744     2.229    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[15]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y144        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.546     1.792    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_reg_n_3_[19]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[16]_i_1_n_7
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.744     2.229    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y145        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.546     1.792    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[23]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_reg_n_3_[23]
    SLICE_X65Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.744     2.229    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y146        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inputter/key_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.716     1.962    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDRE (Prop_fdre_C_Q)         0.100     2.062 r  inputter/key_counter_reg[3]/Q
                         net (fo=1, routed)           0.094     2.155    inputter/key_counter_reg_n_3_[3]
    SLICE_X107Y3         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.232 r  inputter/key_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.232    inputter/key_counter_reg[0]_i_2_n_7
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.956     2.441    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  inputter/key_counter_reg[3]/C
                         clock pessimism             -0.479     1.962    
    SLICE_X107Y3         FDRE (Hold_fdre_C_D)         0.071     2.033    inputter/key_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.545     1.791    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDCE (Prop_fdce_C_Q)         0.100     1.891 r  clock_dividor/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.094     1.984    clock_dividor/clk_div_reg_n_3_[3]
    SLICE_X65Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.061 r  clock_dividor/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    clock_dividor/clk_div_reg[0]_i_1_n_7
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.743     2.228    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[3]/C
                         clock pessimism             -0.437     1.791    
    SLICE_X65Y141        FDCE (Hold_fdce_C_D)         0.071     1.862    clock_dividor/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.545     1.791    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDCE (Prop_fdce_C_Q)         0.100     1.891 r  clock_dividor/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.094     1.984    clock_dividor/clk_div_reg_n_3_[7]
    SLICE_X65Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.061 r  clock_dividor/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    clock_dividor/clk_div_reg[4]_i_1_n_7
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.743     2.228    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[7]/C
                         clock pessimism             -0.437     1.791    
    SLICE_X65Y142        FDCE (Hold_fdce_C_D)         0.071     1.862    clock_dividor/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inputter/key_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.358%)  route 0.137ns (51.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.713     1.959    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X105Y7         FDRE                                         r  inputter/key_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.100     2.059 r  inputter/key_x_reg[0]/Q
                         net (fo=3, routed)           0.137     2.195    inputter/key_x
    SLICE_X105Y7         LUT4 (Prop_lut4_I0_O)        0.028     2.223 r  inputter/key_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.223    inputter/key_x[0]_i_1_n_3
    SLICE_X105Y7         FDRE                                         r  inputter/key_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.953     2.438    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X105Y7         FDRE                                         r  inputter/key_x_reg[0]/C
                         clock pessimism             -0.479     1.959    
    SLICE_X105Y7         FDRE (Hold_fdre_C_D)         0.060     2.019    inputter/key_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inputter/key_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.715     1.961    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_counter_reg[23]/Q
                         net (fo=2, routed)           0.099     2.160    inputter/key_counter_reg[23]
    SLICE_X107Y8         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.237 r  inputter/key_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    inputter/key_counter_reg[20]_i_1_n_7
    SLICE_X107Y8         FDRE                                         r  inputter/key_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4186, routed)        0.955     2.440    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_counter_reg[23]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X107Y8         FDRE (Hold_fdre_C_D)         0.071     2.032    inputter/key_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X106Y61  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y141  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y143  clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y143  clock_dividor/clk_div_reg[11]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y144  clock_dividor/clk_div_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y144  clock_dividor/clk_div_reg[13]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y144  clock_dividor/clk_div_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y144  clock_dividor/clk_div_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X65Y145  clock_dividor/clk_div_reg[16]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X64Y160  mem/d_mem/mem_reg_1536_1791_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X64Y160  mem/d_mem/mem_reg_1536_1791_21_21/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X64Y160  mem/d_mem/mem_reg_1536_1791_21_21/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X64Y160  mem/d_mem/mem_reg_1536_1791_21_21/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X44Y163  mem/d_mem/mem_reg_2304_2559_19_19/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X44Y163  mem/d_mem/mem_reg_2304_2559_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y140  mem/d_mem/mem_reg_0_255_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y142  mem/d_mem/mem_reg_2304_2559_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y142  mem/d_mem/mem_reg_2304_2559_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y142  mem/d_mem/mem_reg_2304_2559_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y142  mem/d_mem/mem_reg_2304_2559_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y108  mem/d_mem/mem_reg_2304_2559_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y108  mem/d_mem/mem_reg_2304_2559_9_9/RAMS64E_B/CLK



