implemented instruction:
    rts

    bra
    bsr
    bcc

    tst

    cmp
    cmpa
    cmpi
    cmpm

    add
    adda
    addq
    addi

    move
    moveq
    movea
    movem

    lea

    sub
    suba
    subq
    subi

addressing mode:
    data register
    address register 
    address
    address with postincrement
    address with predecrement
    address with displacement
    immediate
    absolute long
