.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* AIO_0 */
.set AIO_0__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set AIO_0__0__MASK, 0x80
.set AIO_0__0__PC, CYREG_PRT4_PC7
.set AIO_0__0__PORT, 4
.set AIO_0__0__SHIFT, 7
.set AIO_0__AG, CYREG_PRT4_AG
.set AIO_0__AMUX, CYREG_PRT4_AMUX
.set AIO_0__BIE, CYREG_PRT4_BIE
.set AIO_0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_0__BYP, CYREG_PRT4_BYP
.set AIO_0__CTL, CYREG_PRT4_CTL
.set AIO_0__DM0, CYREG_PRT4_DM0
.set AIO_0__DM1, CYREG_PRT4_DM1
.set AIO_0__DM2, CYREG_PRT4_DM2
.set AIO_0__DR, CYREG_PRT4_DR
.set AIO_0__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_0__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_0__MASK, 0x80
.set AIO_0__PORT, 4
.set AIO_0__PRT, CYREG_PRT4_PRT
.set AIO_0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_0__PS, CYREG_PRT4_PS
.set AIO_0__SHIFT, 7
.set AIO_0__SLW, CYREG_PRT4_SLW

/* AIO_1 */
.set AIO_1__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set AIO_1__0__MASK, 0x40
.set AIO_1__0__PC, CYREG_PRT4_PC6
.set AIO_1__0__PORT, 4
.set AIO_1__0__SHIFT, 6
.set AIO_1__AG, CYREG_PRT4_AG
.set AIO_1__AMUX, CYREG_PRT4_AMUX
.set AIO_1__BIE, CYREG_PRT4_BIE
.set AIO_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_1__BYP, CYREG_PRT4_BYP
.set AIO_1__CTL, CYREG_PRT4_CTL
.set AIO_1__DM0, CYREG_PRT4_DM0
.set AIO_1__DM1, CYREG_PRT4_DM1
.set AIO_1__DM2, CYREG_PRT4_DM2
.set AIO_1__DR, CYREG_PRT4_DR
.set AIO_1__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_1__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_1__MASK, 0x40
.set AIO_1__PORT, 4
.set AIO_1__PRT, CYREG_PRT4_PRT
.set AIO_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_1__PS, CYREG_PRT4_PS
.set AIO_1__SHIFT, 6
.set AIO_1__SLW, CYREG_PRT4_SLW

/* AIO_2 */
.set AIO_2__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set AIO_2__0__MASK, 0x20
.set AIO_2__0__PC, CYREG_PRT4_PC5
.set AIO_2__0__PORT, 4
.set AIO_2__0__SHIFT, 5
.set AIO_2__AG, CYREG_PRT4_AG
.set AIO_2__AMUX, CYREG_PRT4_AMUX
.set AIO_2__BIE, CYREG_PRT4_BIE
.set AIO_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_2__BYP, CYREG_PRT4_BYP
.set AIO_2__CTL, CYREG_PRT4_CTL
.set AIO_2__DM0, CYREG_PRT4_DM0
.set AIO_2__DM1, CYREG_PRT4_DM1
.set AIO_2__DM2, CYREG_PRT4_DM2
.set AIO_2__DR, CYREG_PRT4_DR
.set AIO_2__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_2__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_2__MASK, 0x20
.set AIO_2__PORT, 4
.set AIO_2__PRT, CYREG_PRT4_PRT
.set AIO_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_2__PS, CYREG_PRT4_PS
.set AIO_2__SHIFT, 5
.set AIO_2__SLW, CYREG_PRT4_SLW

/* AIO_3 */
.set AIO_3__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set AIO_3__0__MASK, 0x10
.set AIO_3__0__PC, CYREG_PRT4_PC4
.set AIO_3__0__PORT, 4
.set AIO_3__0__SHIFT, 4
.set AIO_3__AG, CYREG_PRT4_AG
.set AIO_3__AMUX, CYREG_PRT4_AMUX
.set AIO_3__BIE, CYREG_PRT4_BIE
.set AIO_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_3__BYP, CYREG_PRT4_BYP
.set AIO_3__CTL, CYREG_PRT4_CTL
.set AIO_3__DM0, CYREG_PRT4_DM0
.set AIO_3__DM1, CYREG_PRT4_DM1
.set AIO_3__DM2, CYREG_PRT4_DM2
.set AIO_3__DR, CYREG_PRT4_DR
.set AIO_3__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_3__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_3__MASK, 0x10
.set AIO_3__PORT, 4
.set AIO_3__PRT, CYREG_PRT4_PRT
.set AIO_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_3__PS, CYREG_PRT4_PS
.set AIO_3__SHIFT, 4
.set AIO_3__SLW, CYREG_PRT4_SLW

/* AIO_4 */
.set AIO_4__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set AIO_4__0__MASK, 0x08
.set AIO_4__0__PC, CYREG_PRT4_PC3
.set AIO_4__0__PORT, 4
.set AIO_4__0__SHIFT, 3
.set AIO_4__AG, CYREG_PRT4_AG
.set AIO_4__AMUX, CYREG_PRT4_AMUX
.set AIO_4__BIE, CYREG_PRT4_BIE
.set AIO_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_4__BYP, CYREG_PRT4_BYP
.set AIO_4__CTL, CYREG_PRT4_CTL
.set AIO_4__DM0, CYREG_PRT4_DM0
.set AIO_4__DM1, CYREG_PRT4_DM1
.set AIO_4__DM2, CYREG_PRT4_DM2
.set AIO_4__DR, CYREG_PRT4_DR
.set AIO_4__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_4__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_4__MASK, 0x08
.set AIO_4__PORT, 4
.set AIO_4__PRT, CYREG_PRT4_PRT
.set AIO_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_4__PS, CYREG_PRT4_PS
.set AIO_4__SHIFT, 3
.set AIO_4__SLW, CYREG_PRT4_SLW

/* AIO_5 */
.set AIO_5__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set AIO_5__0__MASK, 0x04
.set AIO_5__0__PC, CYREG_PRT4_PC2
.set AIO_5__0__PORT, 4
.set AIO_5__0__SHIFT, 2
.set AIO_5__AG, CYREG_PRT4_AG
.set AIO_5__AMUX, CYREG_PRT4_AMUX
.set AIO_5__BIE, CYREG_PRT4_BIE
.set AIO_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_5__BYP, CYREG_PRT4_BYP
.set AIO_5__CTL, CYREG_PRT4_CTL
.set AIO_5__DM0, CYREG_PRT4_DM0
.set AIO_5__DM1, CYREG_PRT4_DM1
.set AIO_5__DM2, CYREG_PRT4_DM2
.set AIO_5__DR, CYREG_PRT4_DR
.set AIO_5__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_5__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_5__MASK, 0x04
.set AIO_5__PORT, 4
.set AIO_5__PRT, CYREG_PRT4_PRT
.set AIO_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_5__PS, CYREG_PRT4_PS
.set AIO_5__SHIFT, 2
.set AIO_5__SLW, CYREG_PRT4_SLW

/* AIO_6 */
.set AIO_6__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set AIO_6__0__MASK, 0x80
.set AIO_6__0__PC, CYREG_PRT0_PC7
.set AIO_6__0__PORT, 0
.set AIO_6__0__SHIFT, 7
.set AIO_6__AG, CYREG_PRT0_AG
.set AIO_6__AMUX, CYREG_PRT0_AMUX
.set AIO_6__BIE, CYREG_PRT0_BIE
.set AIO_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_6__BYP, CYREG_PRT0_BYP
.set AIO_6__CTL, CYREG_PRT0_CTL
.set AIO_6__DM0, CYREG_PRT0_DM0
.set AIO_6__DM1, CYREG_PRT0_DM1
.set AIO_6__DM2, CYREG_PRT0_DM2
.set AIO_6__DR, CYREG_PRT0_DR
.set AIO_6__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_6__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_6__MASK, 0x80
.set AIO_6__PORT, 0
.set AIO_6__PRT, CYREG_PRT0_PRT
.set AIO_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_6__PS, CYREG_PRT0_PS
.set AIO_6__SHIFT, 7
.set AIO_6__SLW, CYREG_PRT0_SLW

/* AIO_7 */
.set AIO_7__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set AIO_7__0__MASK, 0x40
.set AIO_7__0__PC, CYREG_PRT0_PC6
.set AIO_7__0__PORT, 0
.set AIO_7__0__SHIFT, 6
.set AIO_7__AG, CYREG_PRT0_AG
.set AIO_7__AMUX, CYREG_PRT0_AMUX
.set AIO_7__BIE, CYREG_PRT0_BIE
.set AIO_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_7__BYP, CYREG_PRT0_BYP
.set AIO_7__CTL, CYREG_PRT0_CTL
.set AIO_7__DM0, CYREG_PRT0_DM0
.set AIO_7__DM1, CYREG_PRT0_DM1
.set AIO_7__DM2, CYREG_PRT0_DM2
.set AIO_7__DR, CYREG_PRT0_DR
.set AIO_7__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_7__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_7__MASK, 0x40
.set AIO_7__PORT, 0
.set AIO_7__PRT, CYREG_PRT0_PRT
.set AIO_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_7__PS, CYREG_PRT0_PS
.set AIO_7__SHIFT, 6
.set AIO_7__SLW, CYREG_PRT0_SLW

/* AIO_8 */
.set AIO_8__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set AIO_8__0__MASK, 0x20
.set AIO_8__0__PC, CYREG_PRT0_PC5
.set AIO_8__0__PORT, 0
.set AIO_8__0__SHIFT, 5
.set AIO_8__AG, CYREG_PRT0_AG
.set AIO_8__AMUX, CYREG_PRT0_AMUX
.set AIO_8__BIE, CYREG_PRT0_BIE
.set AIO_8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_8__BYP, CYREG_PRT0_BYP
.set AIO_8__CTL, CYREG_PRT0_CTL
.set AIO_8__DM0, CYREG_PRT0_DM0
.set AIO_8__DM1, CYREG_PRT0_DM1
.set AIO_8__DM2, CYREG_PRT0_DM2
.set AIO_8__DR, CYREG_PRT0_DR
.set AIO_8__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_8__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_8__MASK, 0x20
.set AIO_8__PORT, 0
.set AIO_8__PRT, CYREG_PRT0_PRT
.set AIO_8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_8__PS, CYREG_PRT0_PS
.set AIO_8__SHIFT, 5
.set AIO_8__SLW, CYREG_PRT0_SLW

/* AIO_9 */
.set AIO_9__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set AIO_9__0__MASK, 0x10
.set AIO_9__0__PC, CYREG_PRT0_PC4
.set AIO_9__0__PORT, 0
.set AIO_9__0__SHIFT, 4
.set AIO_9__AG, CYREG_PRT0_AG
.set AIO_9__AMUX, CYREG_PRT0_AMUX
.set AIO_9__BIE, CYREG_PRT0_BIE
.set AIO_9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_9__BYP, CYREG_PRT0_BYP
.set AIO_9__CTL, CYREG_PRT0_CTL
.set AIO_9__DM0, CYREG_PRT0_DM0
.set AIO_9__DM1, CYREG_PRT0_DM1
.set AIO_9__DM2, CYREG_PRT0_DM2
.set AIO_9__DR, CYREG_PRT0_DR
.set AIO_9__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_9__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_9__MASK, 0x10
.set AIO_9__PORT, 0
.set AIO_9__PRT, CYREG_PRT0_PRT
.set AIO_9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_9__PS, CYREG_PRT0_PS
.set AIO_9__SHIFT, 4
.set AIO_9__SLW, CYREG_PRT0_SLW

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 7
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DIO_0 */
.set DIO_0__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set DIO_0__0__MASK, 0x80
.set DIO_0__0__PC, CYREG_PRT6_PC7
.set DIO_0__0__PORT, 6
.set DIO_0__0__SHIFT, 7
.set DIO_0__AG, CYREG_PRT6_AG
.set DIO_0__AMUX, CYREG_PRT6_AMUX
.set DIO_0__BIE, CYREG_PRT6_BIE
.set DIO_0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DIO_0__BYP, CYREG_PRT6_BYP
.set DIO_0__CTL, CYREG_PRT6_CTL
.set DIO_0__DM0, CYREG_PRT6_DM0
.set DIO_0__DM1, CYREG_PRT6_DM1
.set DIO_0__DM2, CYREG_PRT6_DM2
.set DIO_0__DR, CYREG_PRT6_DR
.set DIO_0__INP_DIS, CYREG_PRT6_INP_DIS
.set DIO_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DIO_0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DIO_0__LCD_EN, CYREG_PRT6_LCD_EN
.set DIO_0__MASK, 0x80
.set DIO_0__PORT, 6
.set DIO_0__PRT, CYREG_PRT6_PRT
.set DIO_0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DIO_0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DIO_0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DIO_0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DIO_0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DIO_0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DIO_0__PS, CYREG_PRT6_PS
.set DIO_0__SHIFT, 7
.set DIO_0__SLW, CYREG_PRT6_SLW

/* DIO_1 */
.set DIO_1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set DIO_1__0__MASK, 0x40
.set DIO_1__0__PC, CYREG_PRT6_PC6
.set DIO_1__0__PORT, 6
.set DIO_1__0__SHIFT, 6
.set DIO_1__AG, CYREG_PRT6_AG
.set DIO_1__AMUX, CYREG_PRT6_AMUX
.set DIO_1__BIE, CYREG_PRT6_BIE
.set DIO_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DIO_1__BYP, CYREG_PRT6_BYP
.set DIO_1__CTL, CYREG_PRT6_CTL
.set DIO_1__DM0, CYREG_PRT6_DM0
.set DIO_1__DM1, CYREG_PRT6_DM1
.set DIO_1__DM2, CYREG_PRT6_DM2
.set DIO_1__DR, CYREG_PRT6_DR
.set DIO_1__INP_DIS, CYREG_PRT6_INP_DIS
.set DIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DIO_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DIO_1__LCD_EN, CYREG_PRT6_LCD_EN
.set DIO_1__MASK, 0x40
.set DIO_1__PORT, 6
.set DIO_1__PRT, CYREG_PRT6_PRT
.set DIO_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DIO_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DIO_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DIO_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DIO_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DIO_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DIO_1__PS, CYREG_PRT6_PS
.set DIO_1__SHIFT, 6
.set DIO_1__SLW, CYREG_PRT6_SLW

/* DIO_2 */
.set DIO_2__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set DIO_2__0__MASK, 0x20
.set DIO_2__0__PC, CYREG_PRT6_PC5
.set DIO_2__0__PORT, 6
.set DIO_2__0__SHIFT, 5
.set DIO_2__AG, CYREG_PRT6_AG
.set DIO_2__AMUX, CYREG_PRT6_AMUX
.set DIO_2__BIE, CYREG_PRT6_BIE
.set DIO_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DIO_2__BYP, CYREG_PRT6_BYP
.set DIO_2__CTL, CYREG_PRT6_CTL
.set DIO_2__DM0, CYREG_PRT6_DM0
.set DIO_2__DM1, CYREG_PRT6_DM1
.set DIO_2__DM2, CYREG_PRT6_DM2
.set DIO_2__DR, CYREG_PRT6_DR
.set DIO_2__INP_DIS, CYREG_PRT6_INP_DIS
.set DIO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DIO_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DIO_2__LCD_EN, CYREG_PRT6_LCD_EN
.set DIO_2__MASK, 0x20
.set DIO_2__PORT, 6
.set DIO_2__PRT, CYREG_PRT6_PRT
.set DIO_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DIO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DIO_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DIO_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DIO_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DIO_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DIO_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DIO_2__PS, CYREG_PRT6_PS
.set DIO_2__SHIFT, 5
.set DIO_2__SLW, CYREG_PRT6_SLW

/* DIO_3 */
.set DIO_3__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set DIO_3__0__MASK, 0x10
.set DIO_3__0__PC, CYREG_PRT6_PC4
.set DIO_3__0__PORT, 6
.set DIO_3__0__SHIFT, 4
.set DIO_3__AG, CYREG_PRT6_AG
.set DIO_3__AMUX, CYREG_PRT6_AMUX
.set DIO_3__BIE, CYREG_PRT6_BIE
.set DIO_3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DIO_3__BYP, CYREG_PRT6_BYP
.set DIO_3__CTL, CYREG_PRT6_CTL
.set DIO_3__DM0, CYREG_PRT6_DM0
.set DIO_3__DM1, CYREG_PRT6_DM1
.set DIO_3__DM2, CYREG_PRT6_DM2
.set DIO_3__DR, CYREG_PRT6_DR
.set DIO_3__INP_DIS, CYREG_PRT6_INP_DIS
.set DIO_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DIO_3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DIO_3__LCD_EN, CYREG_PRT6_LCD_EN
.set DIO_3__MASK, 0x10
.set DIO_3__PORT, 6
.set DIO_3__PRT, CYREG_PRT6_PRT
.set DIO_3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DIO_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DIO_3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DIO_3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DIO_3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DIO_3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DIO_3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DIO_3__PS, CYREG_PRT6_PS
.set DIO_3__SHIFT, 4
.set DIO_3__SLW, CYREG_PRT6_SLW

/* DIO_4 */
.set DIO_4__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set DIO_4__0__MASK, 0x80
.set DIO_4__0__PC, CYREG_PRT2_PC7
.set DIO_4__0__PORT, 2
.set DIO_4__0__SHIFT, 7
.set DIO_4__AG, CYREG_PRT2_AG
.set DIO_4__AMUX, CYREG_PRT2_AMUX
.set DIO_4__BIE, CYREG_PRT2_BIE
.set DIO_4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_4__BYP, CYREG_PRT2_BYP
.set DIO_4__CTL, CYREG_PRT2_CTL
.set DIO_4__DM0, CYREG_PRT2_DM0
.set DIO_4__DM1, CYREG_PRT2_DM1
.set DIO_4__DM2, CYREG_PRT2_DM2
.set DIO_4__DR, CYREG_PRT2_DR
.set DIO_4__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_4__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_4__MASK, 0x80
.set DIO_4__PORT, 2
.set DIO_4__PRT, CYREG_PRT2_PRT
.set DIO_4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_4__PS, CYREG_PRT2_PS
.set DIO_4__SHIFT, 7
.set DIO_4__SLW, CYREG_PRT2_SLW

/* DIO_5 */
.set DIO_5__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set DIO_5__0__MASK, 0x40
.set DIO_5__0__PC, CYREG_PRT2_PC6
.set DIO_5__0__PORT, 2
.set DIO_5__0__SHIFT, 6
.set DIO_5__AG, CYREG_PRT2_AG
.set DIO_5__AMUX, CYREG_PRT2_AMUX
.set DIO_5__BIE, CYREG_PRT2_BIE
.set DIO_5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_5__BYP, CYREG_PRT2_BYP
.set DIO_5__CTL, CYREG_PRT2_CTL
.set DIO_5__DM0, CYREG_PRT2_DM0
.set DIO_5__DM1, CYREG_PRT2_DM1
.set DIO_5__DM2, CYREG_PRT2_DM2
.set DIO_5__DR, CYREG_PRT2_DR
.set DIO_5__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_5__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_5__MASK, 0x40
.set DIO_5__PORT, 2
.set DIO_5__PRT, CYREG_PRT2_PRT
.set DIO_5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_5__PS, CYREG_PRT2_PS
.set DIO_5__SHIFT, 6
.set DIO_5__SLW, CYREG_PRT2_SLW

/* DIO_6 */
.set DIO_6__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DIO_6__0__MASK, 0x20
.set DIO_6__0__PC, CYREG_PRT2_PC5
.set DIO_6__0__PORT, 2
.set DIO_6__0__SHIFT, 5
.set DIO_6__AG, CYREG_PRT2_AG
.set DIO_6__AMUX, CYREG_PRT2_AMUX
.set DIO_6__BIE, CYREG_PRT2_BIE
.set DIO_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_6__BYP, CYREG_PRT2_BYP
.set DIO_6__CTL, CYREG_PRT2_CTL
.set DIO_6__DM0, CYREG_PRT2_DM0
.set DIO_6__DM1, CYREG_PRT2_DM1
.set DIO_6__DM2, CYREG_PRT2_DM2
.set DIO_6__DR, CYREG_PRT2_DR
.set DIO_6__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_6__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_6__MASK, 0x20
.set DIO_6__PORT, 2
.set DIO_6__PRT, CYREG_PRT2_PRT
.set DIO_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_6__PS, CYREG_PRT2_PS
.set DIO_6__SHIFT, 5
.set DIO_6__SLW, CYREG_PRT2_SLW

/* DIO_7 */
.set DIO_7__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set DIO_7__0__MASK, 0x10
.set DIO_7__0__PC, CYREG_PRT2_PC4
.set DIO_7__0__PORT, 2
.set DIO_7__0__SHIFT, 4
.set DIO_7__AG, CYREG_PRT2_AG
.set DIO_7__AMUX, CYREG_PRT2_AMUX
.set DIO_7__BIE, CYREG_PRT2_BIE
.set DIO_7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_7__BYP, CYREG_PRT2_BYP
.set DIO_7__CTL, CYREG_PRT2_CTL
.set DIO_7__DM0, CYREG_PRT2_DM0
.set DIO_7__DM1, CYREG_PRT2_DM1
.set DIO_7__DM2, CYREG_PRT2_DM2
.set DIO_7__DR, CYREG_PRT2_DR
.set DIO_7__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_7__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_7__MASK, 0x10
.set DIO_7__PORT, 2
.set DIO_7__PRT, CYREG_PRT2_PRT
.set DIO_7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_7__PS, CYREG_PRT2_PS
.set DIO_7__SHIFT, 4
.set DIO_7__SLW, CYREG_PRT2_SLW

/* DIO_8 */
.set DIO_8__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set DIO_8__0__MASK, 0x08
.set DIO_8__0__PC, CYREG_PRT2_PC3
.set DIO_8__0__PORT, 2
.set DIO_8__0__SHIFT, 3
.set DIO_8__AG, CYREG_PRT2_AG
.set DIO_8__AMUX, CYREG_PRT2_AMUX
.set DIO_8__BIE, CYREG_PRT2_BIE
.set DIO_8__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_8__BYP, CYREG_PRT2_BYP
.set DIO_8__CTL, CYREG_PRT2_CTL
.set DIO_8__DM0, CYREG_PRT2_DM0
.set DIO_8__DM1, CYREG_PRT2_DM1
.set DIO_8__DM2, CYREG_PRT2_DM2
.set DIO_8__DR, CYREG_PRT2_DR
.set DIO_8__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_8__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_8__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_8__MASK, 0x08
.set DIO_8__PORT, 2
.set DIO_8__PRT, CYREG_PRT2_PRT
.set DIO_8__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_8__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_8__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_8__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_8__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_8__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_8__PS, CYREG_PRT2_PS
.set DIO_8__SHIFT, 3
.set DIO_8__SLW, CYREG_PRT2_SLW

/* DIO_9 */
.set DIO_9__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set DIO_9__0__MASK, 0x04
.set DIO_9__0__PC, CYREG_PRT2_PC2
.set DIO_9__0__PORT, 2
.set DIO_9__0__SHIFT, 2
.set DIO_9__AG, CYREG_PRT2_AG
.set DIO_9__AMUX, CYREG_PRT2_AMUX
.set DIO_9__BIE, CYREG_PRT2_BIE
.set DIO_9__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_9__BYP, CYREG_PRT2_BYP
.set DIO_9__CTL, CYREG_PRT2_CTL
.set DIO_9__DM0, CYREG_PRT2_DM0
.set DIO_9__DM1, CYREG_PRT2_DM1
.set DIO_9__DM2, CYREG_PRT2_DM2
.set DIO_9__DR, CYREG_PRT2_DR
.set DIO_9__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_9__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_9__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_9__MASK, 0x04
.set DIO_9__PORT, 2
.set DIO_9__PRT, CYREG_PRT2_PRT
.set DIO_9__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_9__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_9__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_9__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_9__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_9__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_9__PS, CYREG_PRT2_PS
.set DIO_9__SHIFT, 2
.set DIO_9__SLW, CYREG_PRT2_SLW

/* KEY_1 */
.set KEY_1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set KEY_1__0__MASK, 0x01
.set KEY_1__0__PC, CYREG_PRT6_PC0
.set KEY_1__0__PORT, 6
.set KEY_1__0__SHIFT, 0
.set KEY_1__AG, CYREG_PRT6_AG
.set KEY_1__AMUX, CYREG_PRT6_AMUX
.set KEY_1__BIE, CYREG_PRT6_BIE
.set KEY_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KEY_1__BYP, CYREG_PRT6_BYP
.set KEY_1__CTL, CYREG_PRT6_CTL
.set KEY_1__DM0, CYREG_PRT6_DM0
.set KEY_1__DM1, CYREG_PRT6_DM1
.set KEY_1__DM2, CYREG_PRT6_DM2
.set KEY_1__DR, CYREG_PRT6_DR
.set KEY_1__INP_DIS, CYREG_PRT6_INP_DIS
.set KEY_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KEY_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KEY_1__LCD_EN, CYREG_PRT6_LCD_EN
.set KEY_1__MASK, 0x01
.set KEY_1__PORT, 6
.set KEY_1__PRT, CYREG_PRT6_PRT
.set KEY_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KEY_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KEY_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KEY_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KEY_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KEY_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KEY_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KEY_1__PS, CYREG_PRT6_PS
.set KEY_1__SHIFT, 0
.set KEY_1__SLW, CYREG_PRT6_SLW

/* KEY_2 */
.set KEY_2__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set KEY_2__0__MASK, 0x02
.set KEY_2__0__PC, CYREG_PRT6_PC1
.set KEY_2__0__PORT, 6
.set KEY_2__0__SHIFT, 1
.set KEY_2__AG, CYREG_PRT6_AG
.set KEY_2__AMUX, CYREG_PRT6_AMUX
.set KEY_2__BIE, CYREG_PRT6_BIE
.set KEY_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KEY_2__BYP, CYREG_PRT6_BYP
.set KEY_2__CTL, CYREG_PRT6_CTL
.set KEY_2__DM0, CYREG_PRT6_DM0
.set KEY_2__DM1, CYREG_PRT6_DM1
.set KEY_2__DM2, CYREG_PRT6_DM2
.set KEY_2__DR, CYREG_PRT6_DR
.set KEY_2__INP_DIS, CYREG_PRT6_INP_DIS
.set KEY_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KEY_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KEY_2__LCD_EN, CYREG_PRT6_LCD_EN
.set KEY_2__MASK, 0x02
.set KEY_2__PORT, 6
.set KEY_2__PRT, CYREG_PRT6_PRT
.set KEY_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KEY_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KEY_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KEY_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KEY_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KEY_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KEY_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KEY_2__PS, CYREG_PRT6_PS
.set KEY_2__SHIFT, 1
.set KEY_2__SLW, CYREG_PRT6_SLW

/* LED_B */
.set LED_B__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set LED_B__0__MASK, 0x20
.set LED_B__0__PC, CYREG_PRT5_PC5
.set LED_B__0__PORT, 5
.set LED_B__0__SHIFT, 5
.set LED_B__AG, CYREG_PRT5_AG
.set LED_B__AMUX, CYREG_PRT5_AMUX
.set LED_B__BIE, CYREG_PRT5_BIE
.set LED_B__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_B__BYP, CYREG_PRT5_BYP
.set LED_B__CTL, CYREG_PRT5_CTL
.set LED_B__DM0, CYREG_PRT5_DM0
.set LED_B__DM1, CYREG_PRT5_DM1
.set LED_B__DM2, CYREG_PRT5_DM2
.set LED_B__DR, CYREG_PRT5_DR
.set LED_B__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED_B__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_B__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_B__MASK, 0x20
.set LED_B__PORT, 5
.set LED_B__PRT, CYREG_PRT5_PRT
.set LED_B__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_B__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_B__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_B__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_B__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_B__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_B__PS, CYREG_PRT5_PS
.set LED_B__SHIFT, 5
.set LED_B__SLW, CYREG_PRT5_SLW

/* LED_G */
.set LED_G__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set LED_G__0__MASK, 0x80
.set LED_G__0__PC, CYREG_PRT5_PC7
.set LED_G__0__PORT, 5
.set LED_G__0__SHIFT, 7
.set LED_G__AG, CYREG_PRT5_AG
.set LED_G__AMUX, CYREG_PRT5_AMUX
.set LED_G__BIE, CYREG_PRT5_BIE
.set LED_G__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_G__BYP, CYREG_PRT5_BYP
.set LED_G__CTL, CYREG_PRT5_CTL
.set LED_G__DM0, CYREG_PRT5_DM0
.set LED_G__DM1, CYREG_PRT5_DM1
.set LED_G__DM2, CYREG_PRT5_DM2
.set LED_G__DR, CYREG_PRT5_DR
.set LED_G__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED_G__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_G__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_G__MASK, 0x80
.set LED_G__PORT, 5
.set LED_G__PRT, CYREG_PRT5_PRT
.set LED_G__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_G__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_G__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_G__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_G__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_G__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_G__PS, CYREG_PRT5_PS
.set LED_G__SHIFT, 7
.set LED_G__SLW, CYREG_PRT5_SLW

/* LED_R */
.set LED_R__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set LED_R__0__MASK, 0x40
.set LED_R__0__PC, CYREG_PRT5_PC6
.set LED_R__0__PORT, 5
.set LED_R__0__SHIFT, 6
.set LED_R__AG, CYREG_PRT5_AG
.set LED_R__AMUX, CYREG_PRT5_AMUX
.set LED_R__BIE, CYREG_PRT5_BIE
.set LED_R__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_R__BYP, CYREG_PRT5_BYP
.set LED_R__CTL, CYREG_PRT5_CTL
.set LED_R__DM0, CYREG_PRT5_DM0
.set LED_R__DM1, CYREG_PRT5_DM1
.set LED_R__DM2, CYREG_PRT5_DM2
.set LED_R__DR, CYREG_PRT5_DR
.set LED_R__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED_R__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_R__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_R__MASK, 0x40
.set LED_R__PORT, 5
.set LED_R__PRT, CYREG_PRT5_PRT
.set LED_R__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_R__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_R__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_R__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_R__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_R__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_R__PS, CYREG_PRT5_PS
.set LED_R__SHIFT, 6
.set LED_R__SLW, CYREG_PRT5_SLW

/* LIO_0 */
.set LIO_0__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set LIO_0__0__MASK, 0x08
.set LIO_0__0__PC, CYREG_IO_PC_PRT15_PC3
.set LIO_0__0__PORT, 15
.set LIO_0__0__SHIFT, 3
.set LIO_0__AG, CYREG_PRT15_AG
.set LIO_0__AMUX, CYREG_PRT15_AMUX
.set LIO_0__BIE, CYREG_PRT15_BIE
.set LIO_0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LIO_0__BYP, CYREG_PRT15_BYP
.set LIO_0__CTL, CYREG_PRT15_CTL
.set LIO_0__DM0, CYREG_PRT15_DM0
.set LIO_0__DM1, CYREG_PRT15_DM1
.set LIO_0__DM2, CYREG_PRT15_DM2
.set LIO_0__DR, CYREG_PRT15_DR
.set LIO_0__INP_DIS, CYREG_PRT15_INP_DIS
.set LIO_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LIO_0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LIO_0__LCD_EN, CYREG_PRT15_LCD_EN
.set LIO_0__MASK, 0x08
.set LIO_0__PORT, 15
.set LIO_0__PRT, CYREG_PRT15_PRT
.set LIO_0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LIO_0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LIO_0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LIO_0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LIO_0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LIO_0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LIO_0__PS, CYREG_PRT15_PS
.set LIO_0__SHIFT, 3
.set LIO_0__SLW, CYREG_PRT15_SLW

/* LIO_1 */
.set LIO_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set LIO_1__0__MASK, 0x04
.set LIO_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set LIO_1__0__PORT, 15
.set LIO_1__0__SHIFT, 2
.set LIO_1__AG, CYREG_PRT15_AG
.set LIO_1__AMUX, CYREG_PRT15_AMUX
.set LIO_1__BIE, CYREG_PRT15_BIE
.set LIO_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LIO_1__BYP, CYREG_PRT15_BYP
.set LIO_1__CTL, CYREG_PRT15_CTL
.set LIO_1__DM0, CYREG_PRT15_DM0
.set LIO_1__DM1, CYREG_PRT15_DM1
.set LIO_1__DM2, CYREG_PRT15_DM2
.set LIO_1__DR, CYREG_PRT15_DR
.set LIO_1__INP_DIS, CYREG_PRT15_INP_DIS
.set LIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LIO_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LIO_1__LCD_EN, CYREG_PRT15_LCD_EN
.set LIO_1__MASK, 0x04
.set LIO_1__PORT, 15
.set LIO_1__PRT, CYREG_PRT15_PRT
.set LIO_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LIO_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LIO_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LIO_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LIO_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LIO_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LIO_1__PS, CYREG_PRT15_PS
.set LIO_1__SHIFT, 2
.set LIO_1__SLW, CYREG_PRT15_SLW

/* LIO_2 */
.set LIO_2__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set LIO_2__0__MASK, 0x02
.set LIO_2__0__PC, CYREG_PRT12_PC1
.set LIO_2__0__PORT, 12
.set LIO_2__0__SHIFT, 1
.set LIO_2__AG, CYREG_PRT12_AG
.set LIO_2__BIE, CYREG_PRT12_BIE
.set LIO_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LIO_2__BYP, CYREG_PRT12_BYP
.set LIO_2__DM0, CYREG_PRT12_DM0
.set LIO_2__DM1, CYREG_PRT12_DM1
.set LIO_2__DM2, CYREG_PRT12_DM2
.set LIO_2__DR, CYREG_PRT12_DR
.set LIO_2__INP_DIS, CYREG_PRT12_INP_DIS
.set LIO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LIO_2__MASK, 0x02
.set LIO_2__PORT, 12
.set LIO_2__PRT, CYREG_PRT12_PRT
.set LIO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LIO_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LIO_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LIO_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LIO_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LIO_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LIO_2__PS, CYREG_PRT12_PS
.set LIO_2__SHIFT, 1
.set LIO_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LIO_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LIO_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LIO_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LIO_2__SLW, CYREG_PRT12_SLW

/* LIO_3 */
.set LIO_3__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LIO_3__0__MASK, 0x01
.set LIO_3__0__PC, CYREG_PRT12_PC0
.set LIO_3__0__PORT, 12
.set LIO_3__0__SHIFT, 0
.set LIO_3__AG, CYREG_PRT12_AG
.set LIO_3__BIE, CYREG_PRT12_BIE
.set LIO_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LIO_3__BYP, CYREG_PRT12_BYP
.set LIO_3__DM0, CYREG_PRT12_DM0
.set LIO_3__DM1, CYREG_PRT12_DM1
.set LIO_3__DM2, CYREG_PRT12_DM2
.set LIO_3__DR, CYREG_PRT12_DR
.set LIO_3__INP_DIS, CYREG_PRT12_INP_DIS
.set LIO_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LIO_3__MASK, 0x01
.set LIO_3__PORT, 12
.set LIO_3__PRT, CYREG_PRT12_PRT
.set LIO_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LIO_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LIO_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LIO_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LIO_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LIO_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LIO_3__PS, CYREG_PRT12_PS
.set LIO_3__SHIFT, 0
.set LIO_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LIO_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LIO_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LIO_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LIO_3__SLW, CYREG_PRT12_SLW

/* LIO_4 */
.set LIO_4__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set LIO_4__0__MASK, 0x80
.set LIO_4__0__PC, CYREG_PRT3_PC7
.set LIO_4__0__PORT, 3
.set LIO_4__0__SHIFT, 7
.set LIO_4__AG, CYREG_PRT3_AG
.set LIO_4__AMUX, CYREG_PRT3_AMUX
.set LIO_4__BIE, CYREG_PRT3_BIE
.set LIO_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_4__BYP, CYREG_PRT3_BYP
.set LIO_4__CTL, CYREG_PRT3_CTL
.set LIO_4__DM0, CYREG_PRT3_DM0
.set LIO_4__DM1, CYREG_PRT3_DM1
.set LIO_4__DM2, CYREG_PRT3_DM2
.set LIO_4__DR, CYREG_PRT3_DR
.set LIO_4__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_4__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_4__MASK, 0x80
.set LIO_4__PORT, 3
.set LIO_4__PRT, CYREG_PRT3_PRT
.set LIO_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_4__PS, CYREG_PRT3_PS
.set LIO_4__SHIFT, 7
.set LIO_4__SLW, CYREG_PRT3_SLW

/* LIO_5 */
.set LIO_5__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set LIO_5__0__MASK, 0x40
.set LIO_5__0__PC, CYREG_PRT3_PC6
.set LIO_5__0__PORT, 3
.set LIO_5__0__SHIFT, 6
.set LIO_5__AG, CYREG_PRT3_AG
.set LIO_5__AMUX, CYREG_PRT3_AMUX
.set LIO_5__BIE, CYREG_PRT3_BIE
.set LIO_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_5__BYP, CYREG_PRT3_BYP
.set LIO_5__CTL, CYREG_PRT3_CTL
.set LIO_5__DM0, CYREG_PRT3_DM0
.set LIO_5__DM1, CYREG_PRT3_DM1
.set LIO_5__DM2, CYREG_PRT3_DM2
.set LIO_5__DR, CYREG_PRT3_DR
.set LIO_5__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_5__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_5__MASK, 0x40
.set LIO_5__PORT, 3
.set LIO_5__PRT, CYREG_PRT3_PRT
.set LIO_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_5__PS, CYREG_PRT3_PS
.set LIO_5__SHIFT, 6
.set LIO_5__SLW, CYREG_PRT3_SLW

/* LIO_6 */
.set LIO_6__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set LIO_6__0__MASK, 0x20
.set LIO_6__0__PC, CYREG_PRT3_PC5
.set LIO_6__0__PORT, 3
.set LIO_6__0__SHIFT, 5
.set LIO_6__AG, CYREG_PRT3_AG
.set LIO_6__AMUX, CYREG_PRT3_AMUX
.set LIO_6__BIE, CYREG_PRT3_BIE
.set LIO_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_6__BYP, CYREG_PRT3_BYP
.set LIO_6__CTL, CYREG_PRT3_CTL
.set LIO_6__DM0, CYREG_PRT3_DM0
.set LIO_6__DM1, CYREG_PRT3_DM1
.set LIO_6__DM2, CYREG_PRT3_DM2
.set LIO_6__DR, CYREG_PRT3_DR
.set LIO_6__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_6__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_6__MASK, 0x20
.set LIO_6__PORT, 3
.set LIO_6__PRT, CYREG_PRT3_PRT
.set LIO_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_6__PS, CYREG_PRT3_PS
.set LIO_6__SHIFT, 5
.set LIO_6__SLW, CYREG_PRT3_SLW

/* LIO_7 */
.set LIO_7__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set LIO_7__0__MASK, 0x10
.set LIO_7__0__PC, CYREG_PRT3_PC4
.set LIO_7__0__PORT, 3
.set LIO_7__0__SHIFT, 4
.set LIO_7__AG, CYREG_PRT3_AG
.set LIO_7__AMUX, CYREG_PRT3_AMUX
.set LIO_7__BIE, CYREG_PRT3_BIE
.set LIO_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_7__BYP, CYREG_PRT3_BYP
.set LIO_7__CTL, CYREG_PRT3_CTL
.set LIO_7__DM0, CYREG_PRT3_DM0
.set LIO_7__DM1, CYREG_PRT3_DM1
.set LIO_7__DM2, CYREG_PRT3_DM2
.set LIO_7__DR, CYREG_PRT3_DR
.set LIO_7__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_7__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_7__MASK, 0x10
.set LIO_7__PORT, 3
.set LIO_7__PRT, CYREG_PRT3_PRT
.set LIO_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_7__PS, CYREG_PRT3_PS
.set LIO_7__SHIFT, 4
.set LIO_7__SLW, CYREG_PRT3_SLW

/* LIO_8 */
.set LIO_8__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set LIO_8__0__MASK, 0x08
.set LIO_8__0__PC, CYREG_PRT3_PC3
.set LIO_8__0__PORT, 3
.set LIO_8__0__SHIFT, 3
.set LIO_8__AG, CYREG_PRT3_AG
.set LIO_8__AMUX, CYREG_PRT3_AMUX
.set LIO_8__BIE, CYREG_PRT3_BIE
.set LIO_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_8__BYP, CYREG_PRT3_BYP
.set LIO_8__CTL, CYREG_PRT3_CTL
.set LIO_8__DM0, CYREG_PRT3_DM0
.set LIO_8__DM1, CYREG_PRT3_DM1
.set LIO_8__DM2, CYREG_PRT3_DM2
.set LIO_8__DR, CYREG_PRT3_DR
.set LIO_8__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_8__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_8__MASK, 0x08
.set LIO_8__PORT, 3
.set LIO_8__PRT, CYREG_PRT3_PRT
.set LIO_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_8__PS, CYREG_PRT3_PS
.set LIO_8__SHIFT, 3
.set LIO_8__SLW, CYREG_PRT3_SLW

/* LIO_9 */
.set LIO_9__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set LIO_9__0__MASK, 0x04
.set LIO_9__0__PC, CYREG_PRT3_PC2
.set LIO_9__0__PORT, 3
.set LIO_9__0__SHIFT, 2
.set LIO_9__AG, CYREG_PRT3_AG
.set LIO_9__AMUX, CYREG_PRT3_AMUX
.set LIO_9__BIE, CYREG_PRT3_BIE
.set LIO_9__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_9__BYP, CYREG_PRT3_BYP
.set LIO_9__CTL, CYREG_PRT3_CTL
.set LIO_9__DM0, CYREG_PRT3_DM0
.set LIO_9__DM1, CYREG_PRT3_DM1
.set LIO_9__DM2, CYREG_PRT3_DM2
.set LIO_9__DR, CYREG_PRT3_DR
.set LIO_9__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_9__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_9__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_9__MASK, 0x04
.set LIO_9__PORT, 3
.set LIO_9__PRT, CYREG_PRT3_PRT
.set LIO_9__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_9__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_9__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_9__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_9__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_9__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_9__PS, CYREG_PRT3_PS
.set LIO_9__SHIFT, 2
.set LIO_9__SLW, CYREG_PRT3_SLW

/* AIO_10 */
.set AIO_10__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set AIO_10__0__MASK, 0x08
.set AIO_10__0__PC, CYREG_PRT0_PC3
.set AIO_10__0__PORT, 0
.set AIO_10__0__SHIFT, 3
.set AIO_10__AG, CYREG_PRT0_AG
.set AIO_10__AMUX, CYREG_PRT0_AMUX
.set AIO_10__BIE, CYREG_PRT0_BIE
.set AIO_10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_10__BYP, CYREG_PRT0_BYP
.set AIO_10__CTL, CYREG_PRT0_CTL
.set AIO_10__DM0, CYREG_PRT0_DM0
.set AIO_10__DM1, CYREG_PRT0_DM1
.set AIO_10__DM2, CYREG_PRT0_DM2
.set AIO_10__DR, CYREG_PRT0_DR
.set AIO_10__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_10__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_10__MASK, 0x08
.set AIO_10__PORT, 0
.set AIO_10__PRT, CYREG_PRT0_PRT
.set AIO_10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_10__PS, CYREG_PRT0_PS
.set AIO_10__SHIFT, 3
.set AIO_10__SLW, CYREG_PRT0_SLW

/* AIO_11 */
.set AIO_11__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set AIO_11__0__MASK, 0x04
.set AIO_11__0__PC, CYREG_PRT0_PC2
.set AIO_11__0__PORT, 0
.set AIO_11__0__SHIFT, 2
.set AIO_11__AG, CYREG_PRT0_AG
.set AIO_11__AMUX, CYREG_PRT0_AMUX
.set AIO_11__BIE, CYREG_PRT0_BIE
.set AIO_11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_11__BYP, CYREG_PRT0_BYP
.set AIO_11__CTL, CYREG_PRT0_CTL
.set AIO_11__DM0, CYREG_PRT0_DM0
.set AIO_11__DM1, CYREG_PRT0_DM1
.set AIO_11__DM2, CYREG_PRT0_DM2
.set AIO_11__DR, CYREG_PRT0_DR
.set AIO_11__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_11__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_11__MASK, 0x04
.set AIO_11__PORT, 0
.set AIO_11__PRT, CYREG_PRT0_PRT
.set AIO_11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_11__PS, CYREG_PRT0_PS
.set AIO_11__SHIFT, 2
.set AIO_11__SLW, CYREG_PRT0_SLW

/* AIO_12 */
.set AIO_12__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set AIO_12__0__MASK, 0x02
.set AIO_12__0__PC, CYREG_PRT0_PC1
.set AIO_12__0__PORT, 0
.set AIO_12__0__SHIFT, 1
.set AIO_12__AG, CYREG_PRT0_AG
.set AIO_12__AMUX, CYREG_PRT0_AMUX
.set AIO_12__BIE, CYREG_PRT0_BIE
.set AIO_12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_12__BYP, CYREG_PRT0_BYP
.set AIO_12__CTL, CYREG_PRT0_CTL
.set AIO_12__DM0, CYREG_PRT0_DM0
.set AIO_12__DM1, CYREG_PRT0_DM1
.set AIO_12__DM2, CYREG_PRT0_DM2
.set AIO_12__DR, CYREG_PRT0_DR
.set AIO_12__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_12__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_12__MASK, 0x02
.set AIO_12__PORT, 0
.set AIO_12__PRT, CYREG_PRT0_PRT
.set AIO_12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_12__PS, CYREG_PRT0_PS
.set AIO_12__SHIFT, 1
.set AIO_12__SLW, CYREG_PRT0_SLW

/* AIO_13 */
.set AIO_13__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set AIO_13__0__MASK, 0x01
.set AIO_13__0__PC, CYREG_PRT0_PC0
.set AIO_13__0__PORT, 0
.set AIO_13__0__SHIFT, 0
.set AIO_13__AG, CYREG_PRT0_AG
.set AIO_13__AMUX, CYREG_PRT0_AMUX
.set AIO_13__BIE, CYREG_PRT0_BIE
.set AIO_13__BIT_MASK, CYREG_PRT0_BIT_MASK
.set AIO_13__BYP, CYREG_PRT0_BYP
.set AIO_13__CTL, CYREG_PRT0_CTL
.set AIO_13__DM0, CYREG_PRT0_DM0
.set AIO_13__DM1, CYREG_PRT0_DM1
.set AIO_13__DM2, CYREG_PRT0_DM2
.set AIO_13__DR, CYREG_PRT0_DR
.set AIO_13__INP_DIS, CYREG_PRT0_INP_DIS
.set AIO_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set AIO_13__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set AIO_13__LCD_EN, CYREG_PRT0_LCD_EN
.set AIO_13__MASK, 0x01
.set AIO_13__PORT, 0
.set AIO_13__PRT, CYREG_PRT0_PRT
.set AIO_13__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set AIO_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set AIO_13__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set AIO_13__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set AIO_13__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set AIO_13__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set AIO_13__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set AIO_13__PS, CYREG_PRT0_PS
.set AIO_13__SHIFT, 0
.set AIO_13__SLW, CYREG_PRT0_SLW

/* AIO_14 */
.set AIO_14__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set AIO_14__0__MASK, 0x01
.set AIO_14__0__PC, CYREG_PRT4_PC0
.set AIO_14__0__PORT, 4
.set AIO_14__0__SHIFT, 0
.set AIO_14__AG, CYREG_PRT4_AG
.set AIO_14__AMUX, CYREG_PRT4_AMUX
.set AIO_14__BIE, CYREG_PRT4_BIE
.set AIO_14__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_14__BYP, CYREG_PRT4_BYP
.set AIO_14__CTL, CYREG_PRT4_CTL
.set AIO_14__DM0, CYREG_PRT4_DM0
.set AIO_14__DM1, CYREG_PRT4_DM1
.set AIO_14__DM2, CYREG_PRT4_DM2
.set AIO_14__DR, CYREG_PRT4_DR
.set AIO_14__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_14__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_14__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_14__MASK, 0x01
.set AIO_14__PORT, 4
.set AIO_14__PRT, CYREG_PRT4_PRT
.set AIO_14__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_14__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_14__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_14__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_14__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_14__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_14__PS, CYREG_PRT4_PS
.set AIO_14__SHIFT, 0
.set AIO_14__SLW, CYREG_PRT4_SLW

/* AIO_15 */
.set AIO_15__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set AIO_15__0__MASK, 0x02
.set AIO_15__0__PC, CYREG_PRT4_PC1
.set AIO_15__0__PORT, 4
.set AIO_15__0__SHIFT, 1
.set AIO_15__AG, CYREG_PRT4_AG
.set AIO_15__AMUX, CYREG_PRT4_AMUX
.set AIO_15__BIE, CYREG_PRT4_BIE
.set AIO_15__BIT_MASK, CYREG_PRT4_BIT_MASK
.set AIO_15__BYP, CYREG_PRT4_BYP
.set AIO_15__CTL, CYREG_PRT4_CTL
.set AIO_15__DM0, CYREG_PRT4_DM0
.set AIO_15__DM1, CYREG_PRT4_DM1
.set AIO_15__DM2, CYREG_PRT4_DM2
.set AIO_15__DR, CYREG_PRT4_DR
.set AIO_15__INP_DIS, CYREG_PRT4_INP_DIS
.set AIO_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set AIO_15__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set AIO_15__LCD_EN, CYREG_PRT4_LCD_EN
.set AIO_15__MASK, 0x02
.set AIO_15__PORT, 4
.set AIO_15__PRT, CYREG_PRT4_PRT
.set AIO_15__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set AIO_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set AIO_15__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set AIO_15__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set AIO_15__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set AIO_15__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set AIO_15__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set AIO_15__PS, CYREG_PRT4_PS
.set AIO_15__SHIFT, 1
.set AIO_15__SLW, CYREG_PRT4_SLW

/* BUZZER */
.set BUZZER__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set BUZZER__0__MASK, 0x10
.set BUZZER__0__PC, CYREG_PRT5_PC4
.set BUZZER__0__PORT, 5
.set BUZZER__0__SHIFT, 4
.set BUZZER__AG, CYREG_PRT5_AG
.set BUZZER__AMUX, CYREG_PRT5_AMUX
.set BUZZER__BIE, CYREG_PRT5_BIE
.set BUZZER__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BUZZER__BYP, CYREG_PRT5_BYP
.set BUZZER__CTL, CYREG_PRT5_CTL
.set BUZZER__DM0, CYREG_PRT5_DM0
.set BUZZER__DM1, CYREG_PRT5_DM1
.set BUZZER__DM2, CYREG_PRT5_DM2
.set BUZZER__DR, CYREG_PRT5_DR
.set BUZZER__INP_DIS, CYREG_PRT5_INP_DIS
.set BUZZER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BUZZER__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BUZZER__LCD_EN, CYREG_PRT5_LCD_EN
.set BUZZER__MASK, 0x10
.set BUZZER__PORT, 5
.set BUZZER__PRT, CYREG_PRT5_PRT
.set BUZZER__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BUZZER__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BUZZER__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BUZZER__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BUZZER__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BUZZER__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BUZZER__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BUZZER__PS, CYREG_PRT5_PS
.set BUZZER__SHIFT, 4
.set BUZZER__SLW, CYREG_PRT5_SLW

/* CAN_RX */
.set CAN_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set CAN_RX__0__MASK, 0x40
.set CAN_RX__0__PC, CYREG_PRT12_PC6
.set CAN_RX__0__PORT, 12
.set CAN_RX__0__SHIFT, 6
.set CAN_RX__AG, CYREG_PRT12_AG
.set CAN_RX__BIE, CYREG_PRT12_BIE
.set CAN_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CAN_RX__BYP, CYREG_PRT12_BYP
.set CAN_RX__DM0, CYREG_PRT12_DM0
.set CAN_RX__DM1, CYREG_PRT12_DM1
.set CAN_RX__DM2, CYREG_PRT12_DM2
.set CAN_RX__DR, CYREG_PRT12_DR
.set CAN_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set CAN_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CAN_RX__MASK, 0x40
.set CAN_RX__PORT, 12
.set CAN_RX__PRT, CYREG_PRT12_PRT
.set CAN_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CAN_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CAN_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CAN_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CAN_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CAN_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CAN_RX__PS, CYREG_PRT12_PS
.set CAN_RX__SHIFT, 6
.set CAN_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CAN_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CAN_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CAN_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CAN_RX__SLW, CYREG_PRT12_SLW

/* CAN_TX */
.set CAN_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set CAN_TX__0__MASK, 0x80
.set CAN_TX__0__PC, CYREG_PRT12_PC7
.set CAN_TX__0__PORT, 12
.set CAN_TX__0__SHIFT, 7
.set CAN_TX__AG, CYREG_PRT12_AG
.set CAN_TX__BIE, CYREG_PRT12_BIE
.set CAN_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CAN_TX__BYP, CYREG_PRT12_BYP
.set CAN_TX__DM0, CYREG_PRT12_DM0
.set CAN_TX__DM1, CYREG_PRT12_DM1
.set CAN_TX__DM2, CYREG_PRT12_DM2
.set CAN_TX__DR, CYREG_PRT12_DR
.set CAN_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set CAN_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CAN_TX__MASK, 0x80
.set CAN_TX__PORT, 12
.set CAN_TX__PRT, CYREG_PRT12_PRT
.set CAN_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CAN_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CAN_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CAN_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CAN_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CAN_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CAN_TX__PS, CYREG_PRT12_PS
.set CAN_TX__SHIFT, 7
.set CAN_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CAN_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CAN_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CAN_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CAN_TX__SLW, CYREG_PRT12_SLW

/* DIO_10 */
.set DIO_10__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set DIO_10__0__MASK, 0x02
.set DIO_10__0__PC, CYREG_PRT2_PC1
.set DIO_10__0__PORT, 2
.set DIO_10__0__SHIFT, 1
.set DIO_10__AG, CYREG_PRT2_AG
.set DIO_10__AMUX, CYREG_PRT2_AMUX
.set DIO_10__BIE, CYREG_PRT2_BIE
.set DIO_10__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_10__BYP, CYREG_PRT2_BYP
.set DIO_10__CTL, CYREG_PRT2_CTL
.set DIO_10__DM0, CYREG_PRT2_DM0
.set DIO_10__DM1, CYREG_PRT2_DM1
.set DIO_10__DM2, CYREG_PRT2_DM2
.set DIO_10__DR, CYREG_PRT2_DR
.set DIO_10__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_10__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_10__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_10__MASK, 0x02
.set DIO_10__PORT, 2
.set DIO_10__PRT, CYREG_PRT2_PRT
.set DIO_10__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_10__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_10__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_10__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_10__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_10__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_10__PS, CYREG_PRT2_PS
.set DIO_10__SHIFT, 1
.set DIO_10__SLW, CYREG_PRT2_SLW

/* DIO_11 */
.set DIO_11__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set DIO_11__0__MASK, 0x01
.set DIO_11__0__PC, CYREG_PRT2_PC0
.set DIO_11__0__PORT, 2
.set DIO_11__0__SHIFT, 0
.set DIO_11__AG, CYREG_PRT2_AG
.set DIO_11__AMUX, CYREG_PRT2_AMUX
.set DIO_11__BIE, CYREG_PRT2_BIE
.set DIO_11__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DIO_11__BYP, CYREG_PRT2_BYP
.set DIO_11__CTL, CYREG_PRT2_CTL
.set DIO_11__DM0, CYREG_PRT2_DM0
.set DIO_11__DM1, CYREG_PRT2_DM1
.set DIO_11__DM2, CYREG_PRT2_DM2
.set DIO_11__DR, CYREG_PRT2_DR
.set DIO_11__INP_DIS, CYREG_PRT2_INP_DIS
.set DIO_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DIO_11__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DIO_11__LCD_EN, CYREG_PRT2_LCD_EN
.set DIO_11__MASK, 0x01
.set DIO_11__PORT, 2
.set DIO_11__PRT, CYREG_PRT2_PRT
.set DIO_11__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DIO_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DIO_11__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DIO_11__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DIO_11__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DIO_11__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DIO_11__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DIO_11__PS, CYREG_PRT2_PS
.set DIO_11__SHIFT, 0
.set DIO_11__SLW, CYREG_PRT2_SLW

/* DIO_12 */
.set DIO_12__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set DIO_12__0__MASK, 0x20
.set DIO_12__0__PC, CYREG_IO_PC_PRT15_PC5
.set DIO_12__0__PORT, 15
.set DIO_12__0__SHIFT, 5
.set DIO_12__AG, CYREG_PRT15_AG
.set DIO_12__AMUX, CYREG_PRT15_AMUX
.set DIO_12__BIE, CYREG_PRT15_BIE
.set DIO_12__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DIO_12__BYP, CYREG_PRT15_BYP
.set DIO_12__CTL, CYREG_PRT15_CTL
.set DIO_12__DM0, CYREG_PRT15_DM0
.set DIO_12__DM1, CYREG_PRT15_DM1
.set DIO_12__DM2, CYREG_PRT15_DM2
.set DIO_12__DR, CYREG_PRT15_DR
.set DIO_12__INP_DIS, CYREG_PRT15_INP_DIS
.set DIO_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DIO_12__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DIO_12__LCD_EN, CYREG_PRT15_LCD_EN
.set DIO_12__MASK, 0x20
.set DIO_12__PORT, 15
.set DIO_12__PRT, CYREG_PRT15_PRT
.set DIO_12__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DIO_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DIO_12__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DIO_12__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DIO_12__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DIO_12__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DIO_12__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DIO_12__PS, CYREG_PRT15_PS
.set DIO_12__SHIFT, 5
.set DIO_12__SLW, CYREG_PRT15_SLW

/* DIO_13 */
.set DIO_13__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set DIO_13__0__MASK, 0x10
.set DIO_13__0__PC, CYREG_IO_PC_PRT15_PC4
.set DIO_13__0__PORT, 15
.set DIO_13__0__SHIFT, 4
.set DIO_13__AG, CYREG_PRT15_AG
.set DIO_13__AMUX, CYREG_PRT15_AMUX
.set DIO_13__BIE, CYREG_PRT15_BIE
.set DIO_13__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DIO_13__BYP, CYREG_PRT15_BYP
.set DIO_13__CTL, CYREG_PRT15_CTL
.set DIO_13__DM0, CYREG_PRT15_DM0
.set DIO_13__DM1, CYREG_PRT15_DM1
.set DIO_13__DM2, CYREG_PRT15_DM2
.set DIO_13__DR, CYREG_PRT15_DR
.set DIO_13__INP_DIS, CYREG_PRT15_INP_DIS
.set DIO_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DIO_13__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DIO_13__LCD_EN, CYREG_PRT15_LCD_EN
.set DIO_13__MASK, 0x10
.set DIO_13__PORT, 15
.set DIO_13__PRT, CYREG_PRT15_PRT
.set DIO_13__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DIO_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DIO_13__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DIO_13__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DIO_13__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DIO_13__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DIO_13__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DIO_13__PS, CYREG_PRT15_PS
.set DIO_13__SHIFT, 4
.set DIO_13__SLW, CYREG_PRT15_SLW

/* DIO_14 */
.set DIO_14__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set DIO_14__0__MASK, 0x08
.set DIO_14__0__PC, CYREG_PRT6_PC3
.set DIO_14__0__PORT, 6
.set DIO_14__0__SHIFT, 3
.set DIO_14__AG, CYREG_PRT6_AG
.set DIO_14__AMUX, CYREG_PRT6_AMUX
.set DIO_14__BIE, CYREG_PRT6_BIE
.set DIO_14__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DIO_14__BYP, CYREG_PRT6_BYP
.set DIO_14__CTL, CYREG_PRT6_CTL
.set DIO_14__DM0, CYREG_PRT6_DM0
.set DIO_14__DM1, CYREG_PRT6_DM1
.set DIO_14__DM2, CYREG_PRT6_DM2
.set DIO_14__DR, CYREG_PRT6_DR
.set DIO_14__INP_DIS, CYREG_PRT6_INP_DIS
.set DIO_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DIO_14__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DIO_14__LCD_EN, CYREG_PRT6_LCD_EN
.set DIO_14__MASK, 0x08
.set DIO_14__PORT, 6
.set DIO_14__PRT, CYREG_PRT6_PRT
.set DIO_14__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DIO_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DIO_14__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DIO_14__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DIO_14__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DIO_14__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DIO_14__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DIO_14__PS, CYREG_PRT6_PS
.set DIO_14__SHIFT, 3
.set DIO_14__SLW, CYREG_PRT6_SLW

/* DIO_15 */
.set DIO_15__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set DIO_15__0__MASK, 0x04
.set DIO_15__0__PC, CYREG_PRT6_PC2
.set DIO_15__0__PORT, 6
.set DIO_15__0__SHIFT, 2
.set DIO_15__AG, CYREG_PRT6_AG
.set DIO_15__AMUX, CYREG_PRT6_AMUX
.set DIO_15__BIE, CYREG_PRT6_BIE
.set DIO_15__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DIO_15__BYP, CYREG_PRT6_BYP
.set DIO_15__CTL, CYREG_PRT6_CTL
.set DIO_15__DM0, CYREG_PRT6_DM0
.set DIO_15__DM1, CYREG_PRT6_DM1
.set DIO_15__DM2, CYREG_PRT6_DM2
.set DIO_15__DR, CYREG_PRT6_DR
.set DIO_15__INP_DIS, CYREG_PRT6_INP_DIS
.set DIO_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DIO_15__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DIO_15__LCD_EN, CYREG_PRT6_LCD_EN
.set DIO_15__MASK, 0x04
.set DIO_15__PORT, 6
.set DIO_15__PRT, CYREG_PRT6_PRT
.set DIO_15__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DIO_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DIO_15__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DIO_15__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DIO_15__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DIO_15__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DIO_15__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DIO_15__PS, CYREG_PRT6_PS
.set DIO_15__SHIFT, 2
.set DIO_15__SLW, CYREG_PRT6_SLW

/* LIO_10 */
.set LIO_10__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set LIO_10__0__MASK, 0x02
.set LIO_10__0__PC, CYREG_PRT3_PC1
.set LIO_10__0__PORT, 3
.set LIO_10__0__SHIFT, 1
.set LIO_10__AG, CYREG_PRT3_AG
.set LIO_10__AMUX, CYREG_PRT3_AMUX
.set LIO_10__BIE, CYREG_PRT3_BIE
.set LIO_10__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_10__BYP, CYREG_PRT3_BYP
.set LIO_10__CTL, CYREG_PRT3_CTL
.set LIO_10__DM0, CYREG_PRT3_DM0
.set LIO_10__DM1, CYREG_PRT3_DM1
.set LIO_10__DM2, CYREG_PRT3_DM2
.set LIO_10__DR, CYREG_PRT3_DR
.set LIO_10__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_10__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_10__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_10__MASK, 0x02
.set LIO_10__PORT, 3
.set LIO_10__PRT, CYREG_PRT3_PRT
.set LIO_10__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_10__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_10__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_10__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_10__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_10__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_10__PS, CYREG_PRT3_PS
.set LIO_10__SHIFT, 1
.set LIO_10__SLW, CYREG_PRT3_SLW

/* LIO_11 */
.set LIO_11__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LIO_11__0__MASK, 0x01
.set LIO_11__0__PC, CYREG_PRT3_PC0
.set LIO_11__0__PORT, 3
.set LIO_11__0__SHIFT, 0
.set LIO_11__AG, CYREG_PRT3_AG
.set LIO_11__AMUX, CYREG_PRT3_AMUX
.set LIO_11__BIE, CYREG_PRT3_BIE
.set LIO_11__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIO_11__BYP, CYREG_PRT3_BYP
.set LIO_11__CTL, CYREG_PRT3_CTL
.set LIO_11__DM0, CYREG_PRT3_DM0
.set LIO_11__DM1, CYREG_PRT3_DM1
.set LIO_11__DM2, CYREG_PRT3_DM2
.set LIO_11__DR, CYREG_PRT3_DR
.set LIO_11__INP_DIS, CYREG_PRT3_INP_DIS
.set LIO_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIO_11__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIO_11__LCD_EN, CYREG_PRT3_LCD_EN
.set LIO_11__MASK, 0x01
.set LIO_11__PORT, 3
.set LIO_11__PRT, CYREG_PRT3_PRT
.set LIO_11__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIO_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIO_11__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIO_11__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIO_11__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIO_11__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIO_11__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIO_11__PS, CYREG_PRT3_PS
.set LIO_11__SHIFT, 0
.set LIO_11__SLW, CYREG_PRT3_SLW

/* LIO_12 */
.set LIO_12__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set LIO_12__0__MASK, 0x02
.set LIO_12__0__PC, CYREG_IO_PC_PRT15_PC1
.set LIO_12__0__PORT, 15
.set LIO_12__0__SHIFT, 1
.set LIO_12__AG, CYREG_PRT15_AG
.set LIO_12__AMUX, CYREG_PRT15_AMUX
.set LIO_12__BIE, CYREG_PRT15_BIE
.set LIO_12__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LIO_12__BYP, CYREG_PRT15_BYP
.set LIO_12__CTL, CYREG_PRT15_CTL
.set LIO_12__DM0, CYREG_PRT15_DM0
.set LIO_12__DM1, CYREG_PRT15_DM1
.set LIO_12__DM2, CYREG_PRT15_DM2
.set LIO_12__DR, CYREG_PRT15_DR
.set LIO_12__INP_DIS, CYREG_PRT15_INP_DIS
.set LIO_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LIO_12__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LIO_12__LCD_EN, CYREG_PRT15_LCD_EN
.set LIO_12__MASK, 0x02
.set LIO_12__PORT, 15
.set LIO_12__PRT, CYREG_PRT15_PRT
.set LIO_12__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LIO_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LIO_12__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LIO_12__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LIO_12__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LIO_12__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LIO_12__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LIO_12__PS, CYREG_PRT15_PS
.set LIO_12__SHIFT, 1
.set LIO_12__SLW, CYREG_PRT15_SLW

/* SAIO_0 */
.set SAIO_0__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SAIO_0__0__MASK, 0x04
.set SAIO_0__0__PC, CYREG_PRT12_PC2
.set SAIO_0__0__PORT, 12
.set SAIO_0__0__SHIFT, 2
.set SAIO_0__AG, CYREG_PRT12_AG
.set SAIO_0__BIE, CYREG_PRT12_BIE
.set SAIO_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SAIO_0__BYP, CYREG_PRT12_BYP
.set SAIO_0__DM0, CYREG_PRT12_DM0
.set SAIO_0__DM1, CYREG_PRT12_DM1
.set SAIO_0__DM2, CYREG_PRT12_DM2
.set SAIO_0__DR, CYREG_PRT12_DR
.set SAIO_0__INP_DIS, CYREG_PRT12_INP_DIS
.set SAIO_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SAIO_0__MASK, 0x04
.set SAIO_0__PORT, 12
.set SAIO_0__PRT, CYREG_PRT12_PRT
.set SAIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SAIO_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SAIO_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SAIO_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SAIO_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SAIO_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SAIO_0__PS, CYREG_PRT12_PS
.set SAIO_0__SHIFT, 2
.set SAIO_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SAIO_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SAIO_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SAIO_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SAIO_0__SLW, CYREG_PRT12_SLW

/* SAIO_1 */
.set SAIO_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set SAIO_1__0__MASK, 0x08
.set SAIO_1__0__PC, CYREG_PRT12_PC3
.set SAIO_1__0__PORT, 12
.set SAIO_1__0__SHIFT, 3
.set SAIO_1__AG, CYREG_PRT12_AG
.set SAIO_1__BIE, CYREG_PRT12_BIE
.set SAIO_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SAIO_1__BYP, CYREG_PRT12_BYP
.set SAIO_1__DM0, CYREG_PRT12_DM0
.set SAIO_1__DM1, CYREG_PRT12_DM1
.set SAIO_1__DM2, CYREG_PRT12_DM2
.set SAIO_1__DR, CYREG_PRT12_DR
.set SAIO_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SAIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SAIO_1__MASK, 0x08
.set SAIO_1__PORT, 12
.set SAIO_1__PRT, CYREG_PRT12_PRT
.set SAIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SAIO_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SAIO_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SAIO_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SAIO_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SAIO_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SAIO_1__PS, CYREG_PRT12_PS
.set SAIO_1__SHIFT, 3
.set SAIO_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SAIO_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SAIO_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SAIO_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SAIO_1__SLW, CYREG_PRT12_SLW

/* SDIO_0 */
.set SDIO_0__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SDIO_0__0__MASK, 0x10
.set SDIO_0__0__PC, CYREG_PRT12_PC4
.set SDIO_0__0__PORT, 12
.set SDIO_0__0__SHIFT, 4
.set SDIO_0__AG, CYREG_PRT12_AG
.set SDIO_0__BIE, CYREG_PRT12_BIE
.set SDIO_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDIO_0__BYP, CYREG_PRT12_BYP
.set SDIO_0__DM0, CYREG_PRT12_DM0
.set SDIO_0__DM1, CYREG_PRT12_DM1
.set SDIO_0__DM2, CYREG_PRT12_DM2
.set SDIO_0__DR, CYREG_PRT12_DR
.set SDIO_0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDIO_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDIO_0__MASK, 0x10
.set SDIO_0__PORT, 12
.set SDIO_0__PRT, CYREG_PRT12_PRT
.set SDIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDIO_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDIO_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDIO_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDIO_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDIO_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDIO_0__PS, CYREG_PRT12_PS
.set SDIO_0__SHIFT, 4
.set SDIO_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDIO_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDIO_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDIO_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDIO_0__SLW, CYREG_PRT12_SLW

/* SDIO_1 */
.set SDIO_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDIO_1__0__MASK, 0x20
.set SDIO_1__0__PC, CYREG_PRT12_PC5
.set SDIO_1__0__PORT, 12
.set SDIO_1__0__SHIFT, 5
.set SDIO_1__AG, CYREG_PRT12_AG
.set SDIO_1__BIE, CYREG_PRT12_BIE
.set SDIO_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDIO_1__BYP, CYREG_PRT12_BYP
.set SDIO_1__DM0, CYREG_PRT12_DM0
.set SDIO_1__DM1, CYREG_PRT12_DM1
.set SDIO_1__DM2, CYREG_PRT12_DM2
.set SDIO_1__DR, CYREG_PRT12_DR
.set SDIO_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDIO_1__MASK, 0x20
.set SDIO_1__PORT, 12
.set SDIO_1__PRT, CYREG_PRT12_PRT
.set SDIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDIO_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDIO_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDIO_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDIO_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDIO_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDIO_1__PS, CYREG_PRT12_PS
.set SDIO_1__SHIFT, 5
.set SDIO_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDIO_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDIO_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDIO_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDIO_1__SLW, CYREG_PRT12_SLW

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* MODX_1_IO */
.set MODX_1_IO__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set MODX_1_IO__0__MASK, 0x80
.set MODX_1_IO__0__PC, CYREG_PRT1_PC7
.set MODX_1_IO__0__PORT, 1
.set MODX_1_IO__0__SHIFT, 7
.set MODX_1_IO__AG, CYREG_PRT1_AG
.set MODX_1_IO__AMUX, CYREG_PRT1_AMUX
.set MODX_1_IO__BIE, CYREG_PRT1_BIE
.set MODX_1_IO__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MODX_1_IO__BYP, CYREG_PRT1_BYP
.set MODX_1_IO__CTL, CYREG_PRT1_CTL
.set MODX_1_IO__DM0, CYREG_PRT1_DM0
.set MODX_1_IO__DM1, CYREG_PRT1_DM1
.set MODX_1_IO__DM2, CYREG_PRT1_DM2
.set MODX_1_IO__DR, CYREG_PRT1_DR
.set MODX_1_IO__INP_DIS, CYREG_PRT1_INP_DIS
.set MODX_1_IO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MODX_1_IO__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MODX_1_IO__LCD_EN, CYREG_PRT1_LCD_EN
.set MODX_1_IO__MASK, 0x80
.set MODX_1_IO__PORT, 1
.set MODX_1_IO__PRT, CYREG_PRT1_PRT
.set MODX_1_IO__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MODX_1_IO__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MODX_1_IO__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MODX_1_IO__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MODX_1_IO__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MODX_1_IO__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MODX_1_IO__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MODX_1_IO__PS, CYREG_PRT1_PS
.set MODX_1_IO__SHIFT, 7
.set MODX_1_IO__SLW, CYREG_PRT1_SLW

/* MODX_2_IO */
.set MODX_2_IO__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set MODX_2_IO__0__MASK, 0x10
.set MODX_2_IO__0__PC, CYREG_PRT1_PC4
.set MODX_2_IO__0__PORT, 1
.set MODX_2_IO__0__SHIFT, 4
.set MODX_2_IO__AG, CYREG_PRT1_AG
.set MODX_2_IO__AMUX, CYREG_PRT1_AMUX
.set MODX_2_IO__BIE, CYREG_PRT1_BIE
.set MODX_2_IO__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MODX_2_IO__BYP, CYREG_PRT1_BYP
.set MODX_2_IO__CTL, CYREG_PRT1_CTL
.set MODX_2_IO__DM0, CYREG_PRT1_DM0
.set MODX_2_IO__DM1, CYREG_PRT1_DM1
.set MODX_2_IO__DM2, CYREG_PRT1_DM2
.set MODX_2_IO__DR, CYREG_PRT1_DR
.set MODX_2_IO__INP_DIS, CYREG_PRT1_INP_DIS
.set MODX_2_IO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MODX_2_IO__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MODX_2_IO__LCD_EN, CYREG_PRT1_LCD_EN
.set MODX_2_IO__MASK, 0x10
.set MODX_2_IO__PORT, 1
.set MODX_2_IO__PRT, CYREG_PRT1_PRT
.set MODX_2_IO__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MODX_2_IO__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MODX_2_IO__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MODX_2_IO__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MODX_2_IO__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MODX_2_IO__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MODX_2_IO__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MODX_2_IO__PS, CYREG_PRT1_PS
.set MODX_2_IO__SHIFT, 4
.set MODX_2_IO__SLW, CYREG_PRT1_SLW

/* MODX_3_IO */
.set MODX_3_IO__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set MODX_3_IO__0__MASK, 0x01
.set MODX_3_IO__0__PC, CYREG_PRT5_PC0
.set MODX_3_IO__0__PORT, 5
.set MODX_3_IO__0__SHIFT, 0
.set MODX_3_IO__AG, CYREG_PRT5_AG
.set MODX_3_IO__AMUX, CYREG_PRT5_AMUX
.set MODX_3_IO__BIE, CYREG_PRT5_BIE
.set MODX_3_IO__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MODX_3_IO__BYP, CYREG_PRT5_BYP
.set MODX_3_IO__CTL, CYREG_PRT5_CTL
.set MODX_3_IO__DM0, CYREG_PRT5_DM0
.set MODX_3_IO__DM1, CYREG_PRT5_DM1
.set MODX_3_IO__DM2, CYREG_PRT5_DM2
.set MODX_3_IO__DR, CYREG_PRT5_DR
.set MODX_3_IO__INP_DIS, CYREG_PRT5_INP_DIS
.set MODX_3_IO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MODX_3_IO__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MODX_3_IO__LCD_EN, CYREG_PRT5_LCD_EN
.set MODX_3_IO__MASK, 0x01
.set MODX_3_IO__PORT, 5
.set MODX_3_IO__PRT, CYREG_PRT5_PRT
.set MODX_3_IO__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MODX_3_IO__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MODX_3_IO__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MODX_3_IO__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MODX_3_IO__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MODX_3_IO__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MODX_3_IO__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MODX_3_IO__PS, CYREG_PRT5_PS
.set MODX_3_IO__SHIFT, 0
.set MODX_3_IO__SLW, CYREG_PRT5_SLW

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x01
.set USBUART_1_ep_1__INTC_NUMBER, 0
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x02
.set USBUART_1_ep_2__INTC_NUMBER, 1
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x04
.set USBUART_1_ep_3__INTC_NUMBER, 2
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* LIO_13_RST */
.set LIO_13_RST__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set LIO_13_RST__0__MASK, 0x01
.set LIO_13_RST__0__PC, CYREG_IO_PC_PRT15_PC0
.set LIO_13_RST__0__PORT, 15
.set LIO_13_RST__0__SHIFT, 0
.set LIO_13_RST__AG, CYREG_PRT15_AG
.set LIO_13_RST__AMUX, CYREG_PRT15_AMUX
.set LIO_13_RST__BIE, CYREG_PRT15_BIE
.set LIO_13_RST__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LIO_13_RST__BYP, CYREG_PRT15_BYP
.set LIO_13_RST__CTL, CYREG_PRT15_CTL
.set LIO_13_RST__DM0, CYREG_PRT15_DM0
.set LIO_13_RST__DM1, CYREG_PRT15_DM1
.set LIO_13_RST__DM2, CYREG_PRT15_DM2
.set LIO_13_RST__DR, CYREG_PRT15_DR
.set LIO_13_RST__INP_DIS, CYREG_PRT15_INP_DIS
.set LIO_13_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LIO_13_RST__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LIO_13_RST__LCD_EN, CYREG_PRT15_LCD_EN
.set LIO_13_RST__MASK, 0x01
.set LIO_13_RST__PORT, 15
.set LIO_13_RST__PRT, CYREG_PRT15_PRT
.set LIO_13_RST__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LIO_13_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LIO_13_RST__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LIO_13_RST__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LIO_13_RST__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LIO_13_RST__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LIO_13_RST__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LIO_13_RST__PS, CYREG_PRT15_PS
.set LIO_13_RST__SHIFT, 0
.set LIO_13_RST__SLW, CYREG_PRT15_SLW

/* MODX_1_RXD */
.set MODX_1_RXD__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MODX_1_RXD__0__MASK, 0x40
.set MODX_1_RXD__0__PC, CYREG_PRT1_PC6
.set MODX_1_RXD__0__PORT, 1
.set MODX_1_RXD__0__SHIFT, 6
.set MODX_1_RXD__AG, CYREG_PRT1_AG
.set MODX_1_RXD__AMUX, CYREG_PRT1_AMUX
.set MODX_1_RXD__BIE, CYREG_PRT1_BIE
.set MODX_1_RXD__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MODX_1_RXD__BYP, CYREG_PRT1_BYP
.set MODX_1_RXD__CTL, CYREG_PRT1_CTL
.set MODX_1_RXD__DM0, CYREG_PRT1_DM0
.set MODX_1_RXD__DM1, CYREG_PRT1_DM1
.set MODX_1_RXD__DM2, CYREG_PRT1_DM2
.set MODX_1_RXD__DR, CYREG_PRT1_DR
.set MODX_1_RXD__INP_DIS, CYREG_PRT1_INP_DIS
.set MODX_1_RXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MODX_1_RXD__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MODX_1_RXD__LCD_EN, CYREG_PRT1_LCD_EN
.set MODX_1_RXD__MASK, 0x40
.set MODX_1_RXD__PORT, 1
.set MODX_1_RXD__PRT, CYREG_PRT1_PRT
.set MODX_1_RXD__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MODX_1_RXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MODX_1_RXD__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MODX_1_RXD__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MODX_1_RXD__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MODX_1_RXD__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MODX_1_RXD__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MODX_1_RXD__PS, CYREG_PRT1_PS
.set MODX_1_RXD__SHIFT, 6
.set MODX_1_RXD__SLW, CYREG_PRT1_SLW

/* MODX_1_TXD */
.set MODX_1_TXD__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set MODX_1_TXD__0__MASK, 0x20
.set MODX_1_TXD__0__PC, CYREG_PRT1_PC5
.set MODX_1_TXD__0__PORT, 1
.set MODX_1_TXD__0__SHIFT, 5
.set MODX_1_TXD__AG, CYREG_PRT1_AG
.set MODX_1_TXD__AMUX, CYREG_PRT1_AMUX
.set MODX_1_TXD__BIE, CYREG_PRT1_BIE
.set MODX_1_TXD__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MODX_1_TXD__BYP, CYREG_PRT1_BYP
.set MODX_1_TXD__CTL, CYREG_PRT1_CTL
.set MODX_1_TXD__DM0, CYREG_PRT1_DM0
.set MODX_1_TXD__DM1, CYREG_PRT1_DM1
.set MODX_1_TXD__DM2, CYREG_PRT1_DM2
.set MODX_1_TXD__DR, CYREG_PRT1_DR
.set MODX_1_TXD__INP_DIS, CYREG_PRT1_INP_DIS
.set MODX_1_TXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MODX_1_TXD__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MODX_1_TXD__LCD_EN, CYREG_PRT1_LCD_EN
.set MODX_1_TXD__MASK, 0x20
.set MODX_1_TXD__PORT, 1
.set MODX_1_TXD__PRT, CYREG_PRT1_PRT
.set MODX_1_TXD__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MODX_1_TXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MODX_1_TXD__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MODX_1_TXD__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MODX_1_TXD__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MODX_1_TXD__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MODX_1_TXD__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MODX_1_TXD__PS, CYREG_PRT1_PS
.set MODX_1_TXD__SHIFT, 5
.set MODX_1_TXD__SLW, CYREG_PRT1_SLW

/* MODX_2_RXD */
.set MODX_2_RXD__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set MODX_2_RXD__0__MASK, 0x04
.set MODX_2_RXD__0__PC, CYREG_PRT1_PC2
.set MODX_2_RXD__0__PORT, 1
.set MODX_2_RXD__0__SHIFT, 2
.set MODX_2_RXD__AG, CYREG_PRT1_AG
.set MODX_2_RXD__AMUX, CYREG_PRT1_AMUX
.set MODX_2_RXD__BIE, CYREG_PRT1_BIE
.set MODX_2_RXD__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MODX_2_RXD__BYP, CYREG_PRT1_BYP
.set MODX_2_RXD__CTL, CYREG_PRT1_CTL
.set MODX_2_RXD__DM0, CYREG_PRT1_DM0
.set MODX_2_RXD__DM1, CYREG_PRT1_DM1
.set MODX_2_RXD__DM2, CYREG_PRT1_DM2
.set MODX_2_RXD__DR, CYREG_PRT1_DR
.set MODX_2_RXD__INP_DIS, CYREG_PRT1_INP_DIS
.set MODX_2_RXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MODX_2_RXD__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MODX_2_RXD__LCD_EN, CYREG_PRT1_LCD_EN
.set MODX_2_RXD__MASK, 0x04
.set MODX_2_RXD__PORT, 1
.set MODX_2_RXD__PRT, CYREG_PRT1_PRT
.set MODX_2_RXD__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MODX_2_RXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MODX_2_RXD__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MODX_2_RXD__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MODX_2_RXD__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MODX_2_RXD__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MODX_2_RXD__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MODX_2_RXD__PS, CYREG_PRT1_PS
.set MODX_2_RXD__SHIFT, 2
.set MODX_2_RXD__SLW, CYREG_PRT1_SLW

/* MODX_2_TXD */
.set MODX_2_TXD__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set MODX_2_TXD__0__MASK, 0x08
.set MODX_2_TXD__0__PC, CYREG_PRT5_PC3
.set MODX_2_TXD__0__PORT, 5
.set MODX_2_TXD__0__SHIFT, 3
.set MODX_2_TXD__AG, CYREG_PRT5_AG
.set MODX_2_TXD__AMUX, CYREG_PRT5_AMUX
.set MODX_2_TXD__BIE, CYREG_PRT5_BIE
.set MODX_2_TXD__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MODX_2_TXD__BYP, CYREG_PRT5_BYP
.set MODX_2_TXD__CTL, CYREG_PRT5_CTL
.set MODX_2_TXD__DM0, CYREG_PRT5_DM0
.set MODX_2_TXD__DM1, CYREG_PRT5_DM1
.set MODX_2_TXD__DM2, CYREG_PRT5_DM2
.set MODX_2_TXD__DR, CYREG_PRT5_DR
.set MODX_2_TXD__INP_DIS, CYREG_PRT5_INP_DIS
.set MODX_2_TXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MODX_2_TXD__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MODX_2_TXD__LCD_EN, CYREG_PRT5_LCD_EN
.set MODX_2_TXD__MASK, 0x08
.set MODX_2_TXD__PORT, 5
.set MODX_2_TXD__PRT, CYREG_PRT5_PRT
.set MODX_2_TXD__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MODX_2_TXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MODX_2_TXD__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MODX_2_TXD__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MODX_2_TXD__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MODX_2_TXD__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MODX_2_TXD__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MODX_2_TXD__PS, CYREG_PRT5_PS
.set MODX_2_TXD__SHIFT, 3
.set MODX_2_TXD__SLW, CYREG_PRT5_SLW

/* MODX_3_RXD */
.set MODX_3_RXD__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set MODX_3_RXD__0__MASK, 0x02
.set MODX_3_RXD__0__PC, CYREG_PRT5_PC1
.set MODX_3_RXD__0__PORT, 5
.set MODX_3_RXD__0__SHIFT, 1
.set MODX_3_RXD__AG, CYREG_PRT5_AG
.set MODX_3_RXD__AMUX, CYREG_PRT5_AMUX
.set MODX_3_RXD__BIE, CYREG_PRT5_BIE
.set MODX_3_RXD__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MODX_3_RXD__BYP, CYREG_PRT5_BYP
.set MODX_3_RXD__CTL, CYREG_PRT5_CTL
.set MODX_3_RXD__DM0, CYREG_PRT5_DM0
.set MODX_3_RXD__DM1, CYREG_PRT5_DM1
.set MODX_3_RXD__DM2, CYREG_PRT5_DM2
.set MODX_3_RXD__DR, CYREG_PRT5_DR
.set MODX_3_RXD__INP_DIS, CYREG_PRT5_INP_DIS
.set MODX_3_RXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MODX_3_RXD__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MODX_3_RXD__LCD_EN, CYREG_PRT5_LCD_EN
.set MODX_3_RXD__MASK, 0x02
.set MODX_3_RXD__PORT, 5
.set MODX_3_RXD__PRT, CYREG_PRT5_PRT
.set MODX_3_RXD__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MODX_3_RXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MODX_3_RXD__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MODX_3_RXD__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MODX_3_RXD__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MODX_3_RXD__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MODX_3_RXD__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MODX_3_RXD__PS, CYREG_PRT5_PS
.set MODX_3_RXD__SHIFT, 1
.set MODX_3_RXD__SLW, CYREG_PRT5_SLW

/* MODX_3_TXD */
.set MODX_3_TXD__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set MODX_3_TXD__0__MASK, 0x04
.set MODX_3_TXD__0__PC, CYREG_PRT5_PC2
.set MODX_3_TXD__0__PORT, 5
.set MODX_3_TXD__0__SHIFT, 2
.set MODX_3_TXD__AG, CYREG_PRT5_AG
.set MODX_3_TXD__AMUX, CYREG_PRT5_AMUX
.set MODX_3_TXD__BIE, CYREG_PRT5_BIE
.set MODX_3_TXD__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MODX_3_TXD__BYP, CYREG_PRT5_BYP
.set MODX_3_TXD__CTL, CYREG_PRT5_CTL
.set MODX_3_TXD__DM0, CYREG_PRT5_DM0
.set MODX_3_TXD__DM1, CYREG_PRT5_DM1
.set MODX_3_TXD__DM2, CYREG_PRT5_DM2
.set MODX_3_TXD__DR, CYREG_PRT5_DR
.set MODX_3_TXD__INP_DIS, CYREG_PRT5_INP_DIS
.set MODX_3_TXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MODX_3_TXD__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MODX_3_TXD__LCD_EN, CYREG_PRT5_LCD_EN
.set MODX_3_TXD__MASK, 0x04
.set MODX_3_TXD__PORT, 5
.set MODX_3_TXD__PRT, CYREG_PRT5_PRT
.set MODX_3_TXD__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MODX_3_TXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MODX_3_TXD__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MODX_3_TXD__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MODX_3_TXD__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MODX_3_TXD__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MODX_3_TXD__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MODX_3_TXD__PS, CYREG_PRT5_PS
.set MODX_3_TXD__SHIFT, 2
.set MODX_3_TXD__SLW, CYREG_PRT5_SLW

/* UART_MODX_0_BUART */
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_MODX_0_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_MODX_0_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_MODX_0_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_MODX_0_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_MODX_0_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_MODX_0_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_MODX_0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_MODX_0_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_MODX_0_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_MODX_0_BUART_sRX_RxSts__3__POS, 3
.set UART_MODX_0_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_MODX_0_BUART_sRX_RxSts__4__POS, 4
.set UART_MODX_0_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_MODX_0_BUART_sRX_RxSts__5__POS, 5
.set UART_MODX_0_BUART_sRX_RxSts__MASK, 0x38
.set UART_MODX_0_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_MODX_0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_MODX_0_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_MODX_0_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_MODX_0_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_MODX_0_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_MODX_0_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_MODX_0_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_MODX_0_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_MODX_0_BUART_sTX_TxSts__0__POS, 0
.set UART_MODX_0_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_MODX_0_BUART_sTX_TxSts__1__POS, 1
.set UART_MODX_0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_MODX_0_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_MODX_0_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_MODX_0_BUART_sTX_TxSts__2__POS, 2
.set UART_MODX_0_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_MODX_0_BUART_sTX_TxSts__3__POS, 3
.set UART_MODX_0_BUART_sTX_TxSts__MASK, 0x0F
.set UART_MODX_0_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_MODX_0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_MODX_0_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST

/* UART_MODX_1_BUART */
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_MODX_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_MODX_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_MODX_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_MODX_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_MODX_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_MODX_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_MODX_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_MODX_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_MODX_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_MODX_1_BUART_sRX_RxSts__3__POS, 3
.set UART_MODX_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_MODX_1_BUART_sRX_RxSts__4__POS, 4
.set UART_MODX_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_MODX_1_BUART_sRX_RxSts__5__POS, 5
.set UART_MODX_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_MODX_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_MODX_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_MODX_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_MODX_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_MODX_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_MODX_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_MODX_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_MODX_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_MODX_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_MODX_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_MODX_1_BUART_sTX_TxSts__0__POS, 0
.set UART_MODX_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_MODX_1_BUART_sTX_TxSts__1__POS, 1
.set UART_MODX_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_MODX_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_MODX_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_MODX_1_BUART_sTX_TxSts__2__POS, 2
.set UART_MODX_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_MODX_1_BUART_sTX_TxSts__3__POS, 3
.set UART_MODX_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_MODX_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_MODX_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_MODX_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST

/* UART_MODX_2_BUART */
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_MODX_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_MODX_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_MODX_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_MODX_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_MODX_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_MODX_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_MODX_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_MODX_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_MODX_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_MODX_2_BUART_sRX_RxSts__3__POS, 3
.set UART_MODX_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_MODX_2_BUART_sRX_RxSts__4__POS, 4
.set UART_MODX_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_MODX_2_BUART_sRX_RxSts__5__POS, 5
.set UART_MODX_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_MODX_2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_MODX_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_MODX_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB05_A0
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB05_A1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB05_D0
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB05_D1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB05_F0
.set UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB05_F1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_MODX_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_MODX_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_MODX_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_MODX_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_MODX_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_MODX_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_MODX_2_BUART_sTX_TxSts__0__POS, 0
.set UART_MODX_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_MODX_2_BUART_sTX_TxSts__1__POS, 1
.set UART_MODX_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_MODX_2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_MODX_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_MODX_2_BUART_sTX_TxSts__2__POS, 2
.set UART_MODX_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_MODX_2_BUART_sTX_TxSts__3__POS, 3
.set UART_MODX_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_MODX_2_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_MODX_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_MODX_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST

/* UART_STIM_0_BUART */
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_STIM_0_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_STIM_0_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_STIM_0_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_STIM_0_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_STIM_0_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_STIM_0_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_STIM_0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_STIM_0_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_STIM_0_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_STIM_0_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_STIM_0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_STIM_0_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_STIM_0_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_STIM_0_BUART_sRX_RxSts__3__POS, 3
.set UART_STIM_0_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_STIM_0_BUART_sRX_RxSts__4__POS, 4
.set UART_STIM_0_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_STIM_0_BUART_sRX_RxSts__5__POS, 5
.set UART_STIM_0_BUART_sRX_RxSts__MASK, 0x38
.set UART_STIM_0_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_STIM_0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_STIM_0_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_STIM_0_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_STIM_0_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_STIM_0_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_STIM_0_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_STIM_0_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_STIM_0_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_STIM_0_BUART_sTX_TxSts__0__POS, 0
.set UART_STIM_0_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_STIM_0_BUART_sTX_TxSts__1__POS, 1
.set UART_STIM_0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_STIM_0_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_STIM_0_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_STIM_0_BUART_sTX_TxSts__2__POS, 2
.set UART_STIM_0_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_STIM_0_BUART_sTX_TxSts__3__POS, 3
.set UART_STIM_0_BUART_sTX_TxSts__MASK, 0x0F
.set UART_STIM_0_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_STIM_0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_STIM_0_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_STIM_1_BUART */
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_STIM_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_STIM_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_STIM_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_STIM_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_STIM_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_STIM_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_STIM_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_STIM_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_STIM_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_STIM_1_BUART_sRX_RxSts__3__POS, 3
.set UART_STIM_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_STIM_1_BUART_sRX_RxSts__4__POS, 4
.set UART_STIM_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_STIM_1_BUART_sRX_RxSts__5__POS, 5
.set UART_STIM_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_STIM_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_STIM_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_STIM_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB12_A0
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB12_A1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB12_D0
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB12_D1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB12_F0
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB12_F1
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_STIM_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_STIM_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_STIM_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_STIM_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_STIM_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_STIM_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_STIM_1_BUART_sTX_TxSts__0__POS, 0
.set UART_STIM_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_STIM_1_BUART_sTX_TxSts__1__POS, 1
.set UART_STIM_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_STIM_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_STIM_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_STIM_1_BUART_sTX_TxSts__2__POS, 2
.set UART_STIM_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_STIM_1_BUART_sTX_TxSts__3__POS, 3
.set UART_STIM_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_STIM_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_STIM_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_STIM_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 1800
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 1800
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
