#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 28 14:09:14 2024
# Process ID: 27728
# Current directory: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65976 C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\SDO_LVDS.xpr
# Log file: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vivado.log
# Journal file: C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS\vivado.jou
# Running On: LAPTOP-4NG0TGNQ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 12540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.xpr
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_1
endgroup
delete_bd_objs [get_bd_cells axi_quad_spi_1]
set_property -dict [list CONFIG.Async_Clk.VALUE_SRC USER] [get_bd_cells axi_quad_spi_0]
set_property -dict [list \
  CONFIG.Async_Clk {1} \
  CONFIG.C_SHARED_STARTUP {0} \
  CONFIG.C_SPI_MEMORY {2} \
  CONFIG.C_SPI_MODE {2} \
  CONFIG.C_USE_STARTUP {0} \
] [get_bd_cells axi_quad_spi_0]
set_property location {1 190 604} [get_bd_cells axi_quad_spi_0]
set_property location {4 1726 -108} [get_bd_cells axi_quad_spi_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv CSS:user:ClockDivider:1.0 ClockDivider_0
endgroup
set_property name ClockDivider_QSPI [get_bd_cells ClockDivider_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins ClockDivider_QSPI/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M04_AXI] [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ClockDivider_QSPI/s00_axi_aclk]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_quad_spi_0/ext_spi_clk]
connect_bd_net [get_bd_pins ClockDivider_QSPI/clkout] [get_bd_pins axi_quad_spi_0/ext_spi_clk]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_ports test_clk] [get_bd_pins axi_quad_spi_0/sck_t]
set_property location {1960 105} [get_bd_ports test_clk]
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_t]
connect_bd_net [get_bd_ports test_clk] [get_bd_pins axi_quad_spi_0/sck_o]
save_bd_design
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/ldvs_test_wrapper.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
ipx::edit_ip_in_project -upgrade true -name ClockDivider_v1_0_project -directory C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.tmp/ClockDivider_v1_0_project c:/Users/19165/Documents/Xilinx_Projects/ip_repo/ClockDivider_1_0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name LVDS_Tx_v1_0_project -directory C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.tmp/LVDS_Tx_v1_0_project c:/Users/19165/Documents/Xilinx_Projects/ip_repo/LVDS_Tx_1_0/component.xml
update_compile_order -fileset sources_1
close_project
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/lvds_test_wrapper.xsa
delete_bd_objs [get_bd_nets axi_quad_spi_0_sck_o] [get_bd_nets ClockDivider_QSPI_clkout] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_intf_ports spi_rtl]
delete_bd_objs [get_bd_ports test_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.C_GPIO_WIDTH {6} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells ClockDivider_QSPI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
regenerate_bd_layout -routing
set_property location {4.5 1688 419} [get_bd_cells LVDS_Tx_0]
set_property location {5.5 2107 414} [get_bd_cells util_ds_buf_0]
set_property location {6 2242 541} [get_bd_cells util_ds_buf_1]
startgroup
set_property location {6 2110 585} [get_bd_cells util_ds_buf_0]
set_property location {6 2110 625} [get_bd_cells util_ds_buf_1]
set_property location {5 1690 605} [get_bd_cells LVDS_Tx_0]
set_property location {4 1340 605} [get_bd_cells ClockDivider_LVDS]
endgroup
set_property location {2394 267} [get_bd_intf_ports FIXED_IO]
set_property location {6 2100 649} [get_bd_cells util_ds_buf_1]
set_property location {6 2102 522} [get_bd_cells util_ds_buf_0]
set_property location {6 2108 540} [get_bd_cells util_ds_buf_0]
set_property location {6 2108 521} [get_bd_cells util_ds_buf_0]
startgroup
set_property location {2324 545} [get_bd_ports LVDS_CLK_P]
set_property location {2324 565} [get_bd_ports LVDS_CLK_N]
set_property location {2324 815} [get_bd_ports LVDS_DATA_P]
set_property location {2324 835} [get_bd_ports LVDS_DATA_N]
endgroup
set_property location {2330 516} [get_bd_ports LVDS_CLK_P]
set_property location {2327 538} [get_bd_ports LVDS_CLK_N]
set_property location {2323 679} [get_bd_ports LVDS_DATA_P]
set_property location {2337 706} [get_bd_ports LVDS_DATA_N]
set_property location {2330 701} [get_bd_ports LVDS_DATA_N]
set_property location {2334 198} [get_bd_intf_ports FIXED_IO]
set_property location {2329 173} [get_bd_intf_ports DDR]
set_property location {2328 167} [get_bd_intf_ports DDR]
set_property location {2330 180} [get_bd_intf_ports FIXED_IO]
set_property location {2331 172} [get_bd_intf_ports DDR]
set_property location {2329 138} [get_bd_intf_ports DDR]
regenerate_bd_layout
set_property name QSPI_GPIO [get_bd_cells axi_gpio_0]
create_bd_port -dir IO -from 5 -to 0 QSPI_rtl
delete_bd_objs [get_bd_ports QSPI_rtl]
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {Custom} [get_bd_cells QSPI_GPIO]
endgroup
regenerate_bd_layout
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 QSPI_rtl
connect_bd_intf_net [get_bd_intf_ports QSPI_rtl] [get_bd_intf_pins QSPI_GPIO/GPIO]
set_property location {1570 241} [get_bd_intf_ports QSPI_rtl]
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/new/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/new/design_1_wrapper.vhd
file delete -force C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/new/design_1_wrapper.vhd
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
copy_run -name synth_1_copy_2 [get_runs synth_1] 
set_property target_language VHDL [current_project]
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/imports/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/imports/hdl/design_1_wrapper.v
file delete -force C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/imports/hdl/design_1_wrapper.v
copy_run -name impl_1_copy_2 [get_runs impl_1] -parent_run synth_1
set_property target_language Verilog [current_project]
copy_run -name impl_1_copy_3 [get_runs impl_1] -parent_run synth_1
set_property target_language VHDL [current_project]
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
delete_bd_objs [get_bd_intf_nets QSPI_GPIO_GPIO] [get_bd_intf_ports QSPI_rtl]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 QSPI_rtl
connect_bd_intf_net [get_bd_intf_ports QSPI_rtl] [get_bd_intf_pins QSPI_GPIO/GPIO]
save_bd_design
make_wrapper -files [get_files C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse c:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
