<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) V-2023.09LR-1, Build 251R, May 14 2024
#install: /home/anonymous/lscc/radiant/2024.1/synpbase
#OS: Linux 
#Hostname: anonymous

# Tue Sep 10 12:19:38 2024

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)


Process completed successfully.
# Tue Sep 10 12:19:39 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::&quot;/home/anonymous/lscc/radiant/2024.1/synpbase/lib/generic/lav-ate-es.v&quot; (library work)
@I::&quot;/home/anonymous/lscc/radiant/2024.1/synpbase/lib/vlog/hypermods.v&quot; (library __hyper__lib__)
@I::&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3259:17:3259:29|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3266:17:3266:28|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3309:17:3309:29|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3316:17:3316:28|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3359:17:3359:29|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3366:17:3366:28|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5110:25:5110:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5114:25:5114:36|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5145:29:5145:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5149:29:5149:40|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2508:29:2508:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2513:29:2513:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2544:33:2544:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2548:33:2548:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2581:29:2581:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2586:29:2586:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2617:33:2617:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2621:33:2621:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3108:29:3108:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3113:29:3113:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3144:33:3144:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3148:33:3148:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3181:29:3181:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3186:29:3186:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3217:33:3217:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3221:33:3221:44|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:24:10:24:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:26:10:26:21|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:173:12:173:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:180:12:180:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:56:12:56:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:60:12:60:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:60:12:60:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:64:12:64:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot;:360:14:360:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot;:372:14:372:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot;:968:12:968:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot;:1003:12:1003:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/ariane_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot;:112:14:112:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot;:118:14:118:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/wt_cache_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/std_cache_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/instr_tracer_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/build_config_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_compressed_if_driver.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_issue_register_commit_if_driver.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_fu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/cvxif_example_coprocessor.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv&quot; (library work)
@W: CG104 :&quot;/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv&quot;:14:64:14:64|Unsized number in concatenation is 32 bits
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv&quot; (library work)
@W: CG104 :&quot;/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv&quot;:13:74:13:74|Unsized number in concatenation is 32 bits
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/copro_alu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot;:26:18:26:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot;:40:18:40:29|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot;:293:10:293:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot;:313:10:313:21|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv&quot;:55:11:55:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv&quot;:59:11:59:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv&quot; (library work)
@W: CS141 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot; (library work)
@W: CS141 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot;:77:14:77:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot;:79:14:79:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot; (library work)
@W: CS141 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot;:16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot;:38:10:38:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot;:44:10:44:21|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:52:14:52:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:56:14:56:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/popcount.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot;:84:9:84:21|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot;:96:9:96:20|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/counter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv&quot; (library work)
@W: CD489 :&quot;/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv&quot;:30:9:30:9|Newline in quoted string
@W: CD489 :&quot;/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv&quot;:30:9:30:9|Newline in quoted string
@I::&quot;/home/anonymous/code/cva6/core/cva6.sv&quot; (library work)
@I:&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:&quot;/home/anonymous/code/cva6/core/include/rvfi_types.svh&quot; (library work)
@I:&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:&quot;/home/anonymous/code/cva6/core/include/cvxif_types.svh&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1527:12:1527:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1531:12:1531:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1537:11:1537:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1676:11:1676:22|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1729:11:1729:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1734:11:1734:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/alu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/compressed_decoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/macro_decoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/controller.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2713:11:2713:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2720:11:2720:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/decoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/id_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:931:11:931:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:963:11:963:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/issue_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:548:11:548:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:567:11:567:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/mult.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/perf_counters.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/ariane_regfile_ff.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:511:11:511:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:549:11:549:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:270:11:270:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:289:11:289:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/amo_buffer.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:301:11:301:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:308:11:308:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:171:12:171:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:186:12:186:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/ras.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/instr_scan.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:551:12:551:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:564:12:564:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:575:12:575:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:582:12:582:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:284:11:284:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:300:11:300:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:373:11:373:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:438:11:438:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:619:11:619:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:646:11:646:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:644:11:644:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:697:11:697:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:374:11:374:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:387:11:387:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:537:11:537:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:596:11:596:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv&quot;:241:11:241:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv&quot;:285:11:285:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:717:11:717:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:721:11:721:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/tag_cmp.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/axi_adapter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:542:11:542:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:548:11:548:22|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:832:11:832:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:854:11:854:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv&quot;:473:11:473:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv&quot;:491:11:491:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv&quot;:288:11:288:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv&quot;:331:11:331:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv&quot;:296:11:296:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv&quot;:301:11:301:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot; (library work)
@I:&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot;:&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot;:134:15:134:27|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot;:140:15:140:26|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv&quot; (library work)
@W: CG1250 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv&quot;:794:13:794:34|Ignoring property block
@W: CG1250 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv&quot;:814:13:814:34|Ignoring property block
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv&quot;:468:13:468:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv&quot;:517:13:517:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:546:13:546:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:556:13:556:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv&quot;:220:15:220:27|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv&quot;:224:15:224:26|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:78:15:78:27|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:92:15:92:26|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:58:21:58:33|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:64:21:64:32|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:79:21:79:33|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:107:21:107:32|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:37:13:37:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:58:13:58:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv&quot;:41:13:41:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv&quot;:62:13:62:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv&quot;:209:10:209:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv&quot;:247:10:247:21|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:106:23:106:35|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:114:23:114:34|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:402:11:402:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:439:11:439:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot; (library work)
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 246MB peak: 246MB)


Process completed successfully.
# Tue Sep 10 12:19:40 2024

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::&quot;/home/anonymous/lscc/radiant/2024.1/synpbase/lib/generic/lav-ate-es.v&quot; (library work)
@I::&quot;/home/anonymous/lscc/radiant/2024.1/synpbase/lib/vlog/hypermods.v&quot; (library __hyper__lib__)
@I::&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3259:17:3259:29|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3266:17:3266:28|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3309:17:3309:29|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3316:17:3316:28|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3359:17:3359:29|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v&quot;:3366:17:3366:28|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5110:25:5110:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5114:25:5114:36|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5145:29:5145:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v&quot;:5149:29:5149:40|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2508:29:2508:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2513:29:2513:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2544:33:2544:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2548:33:2548:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2581:29:2581:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2586:29:2586:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2617:33:2617:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:2621:33:2621:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3108:29:3108:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3113:29:3113:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3144:33:3144:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3148:33:3148:44|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3181:29:3181:41|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3186:29:3186:40|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3217:33:3217:45|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v&quot;:3221:33:3221:44|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v&quot; (library work)
@N: CG334 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v&quot; (library work)
@I:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v&quot;:&quot;/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:24:10:24:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:26:10:26:21|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:173:12:173:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:180:12:180:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:56:12:56:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:60:12:60:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:60:12:60:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:64:12:64:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot;:360:14:360:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot;:372:14:372:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot;:968:12:968:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot;:1003:12:1003:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/ariane_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot;:112:14:112:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot;:118:14:118:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/include/wt_cache_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/std_cache_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/instr_tracer_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/include/build_config_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_compressed_if_driver.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_issue_register_commit_if_driver.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_fu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/cvxif_example_coprocessor.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv&quot; (library work)
@W: CG104 :&quot;/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv&quot;:14:64:14:64|Unsized number in concatenation is 32 bits
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv&quot; (library work)
@W: CG104 :&quot;/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv&quot;:13:74:13:74|Unsized number in concatenation is 32 bits
@I::&quot;/home/anonymous/code/cva6/core/cvxif_example/copro_alu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot;:26:18:26:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot;:40:18:40:29|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot;:293:10:293:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot;:313:10:313:21|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv&quot;:55:11:55:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv&quot;:59:11:59:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv&quot; (library work)
@W: CS141 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot; (library work)
@W: CS141 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot;:18:54:18:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot;:77:14:77:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv&quot;:79:14:79:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot; (library work)
@W: CS141 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot;:16:46:16:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot;:38:10:38:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv&quot;:44:10:44:21|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:52:14:52:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:56:14:56:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/popcount.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot;:84:9:84:21|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot;:96:9:96:20|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/counter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv&quot; (library work)
@W: CD489 :&quot;/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv&quot;:30:9:30:9|Newline in quoted string
@W: CD489 :&quot;/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv&quot;:30:9:30:9|Newline in quoted string
@I::&quot;/home/anonymous/code/cva6/core/cva6.sv&quot; (library work)
@I:&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:&quot;/home/anonymous/code/cva6/core/include/rvfi_types.svh&quot; (library work)
@I:&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:&quot;/home/anonymous/code/cva6/core/include/cvxif_types.svh&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1527:12:1527:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1531:12:1531:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1537:11:1537:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1676:11:1676:22|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1729:11:1729:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1734:11:1734:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/alu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/compressed_decoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/macro_decoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/controller.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2713:11:2713:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2720:11:2720:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/decoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/id_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:931:11:931:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:963:11:963:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/issue_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:548:11:548:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:567:11:567:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/mult.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/perf_counters.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/ariane_regfile_ff.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:511:11:511:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:549:11:549:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:270:11:270:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:289:11:289:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/amo_buffer.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:301:11:301:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:308:11:308:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:171:12:171:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:186:12:186:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/ras.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/instr_scan.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:551:12:551:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:564:12:564:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:575:12:575:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:582:12:582:23|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:284:11:284:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:300:11:300:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:373:11:373:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:438:11:438:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:619:11:619:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:646:11:646:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:644:11:644:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:697:11:697:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:374:11:374:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:387:11:387:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:537:11:537:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:596:11:596:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv&quot;:241:11:241:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv&quot;:285:11:285:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:717:11:717:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:721:11:721:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/tag_cmp.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/axi_adapter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:542:11:542:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:548:11:548:22|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:832:11:832:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv&quot;:854:11:854:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv&quot;:473:11:473:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv&quot;:491:11:491:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv&quot;:288:11:288:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv&quot;:331:11:331:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv&quot;:296:11:296:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv&quot;:301:11:301:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot; (library work)
@I:&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot;:&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot;:134:15:134:27|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv&quot;:140:15:140:26|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv&quot; (library work)
@W: CG1250 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv&quot;:794:13:794:34|Ignoring property block
@W: CG1250 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv&quot;:814:13:814:34|Ignoring property block
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv&quot;:468:13:468:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv&quot;:517:13:517:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:546:13:546:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv&quot;:556:13:556:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv&quot;:220:15:220:27|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv&quot;:224:15:224:26|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:78:15:78:27|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:92:15:92:26|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:58:21:58:33|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:64:21:64:32|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:79:21:79:33|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:107:21:107:32|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:37:13:37:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:58:13:58:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv&quot;:41:13:41:25|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv&quot;:62:13:62:24|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv&quot;:209:10:209:22|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv&quot;:247:10:247:21|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:106:23:106:35|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:114:23:114:34|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot; (library work)
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot; (library work)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:402:11:402:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:439:11:439:22|Read directive translate_on.
@I::&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot; (library work)
@N|stack limit increased to max
Verilog syntax check successful!
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/config_pkg.sv&quot;:10:8:10:17|Synthesizing module config_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv&quot;:11:8:11:22|Synthesizing module cva6_config_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/riscv_pkg.sv&quot;:18:8:18:12|Synthesizing module riscv in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/ariane_pkg.sv&quot;:29:8:29:17|Synthesizing module ariane_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv&quot;:21:8:21:14|Synthesizing module axi_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/wt_cache_pkg.sv&quot;:23:8:23:19|Synthesizing module wt_cache_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/std_cache_pkg.sv&quot;:18:8:18:20|Synthesizing module std_cache_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/instr_tracer_pkg.sv&quot;:16:8:16:23|Synthesizing module instr_tracer_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/include/build_config_pkg.sv&quot;:1:8:1:23|Synthesizing module build_config_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv&quot;:12:8:12:22|Synthesizing module cvxif_instr_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv&quot;:18:8:18:18|Synthesizing module cf_math_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv&quot;:26:8:26:19|Synthesizing module hpdcache_pkg in library work.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv&quot;:27:8:27:22|Synthesizing module hwpf_stride_pkg in library work.
@N: CG334 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:575:12:575:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:582:12:582:23|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:22:7:22:19|Synthesizing module instr_realign in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_realign_1_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:112:22:112:49|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on instr_realign_1_layer0 .......
Finished optimization stage 1 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 270MB)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:551:12:551:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:564:12:564:23|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:13:7:13:18|Synthesizing module cva6_fifo_v3 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=_internal_typedef_51
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = cva6_fifo_v3_0_32_2s_1_1s_2s
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
   Generated name = AsyncDpRam_1s_2s_32s
Running optimization stage 1 on AsyncDpRam_1s_2s_32s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_32s (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 270MB)
@W: CG133 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:41:8:41:17|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on cva6_fifo_v3_0_32_2s_1_1s_2s .......
Finished optimization stage 1 on cva6_fifo_v3_0_32_2s_1_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv&quot;:16:7:16:12|Synthesizing module unread in library work.
@W: CG146 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv&quot;:16:7:16:12|Creating black box for empty module unread

@N: CG364 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:46:7:46:17|Synthesizing module instr_queue__internal_typedef_16_1 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	fetch_entry_t=_internal_typedef_16
	NID=32&apos;b00000000000000000000000000000000
   Generated name = instr_queue__internal_typedef_16_1_0s_2_layer0
@N: CG334 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:171:12:171:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:186:12:186:23|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:13:7:13:18|Synthesizing module cva6_fifo_v3__gen0_2 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_gen0
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000010001000
   Generated name = AsyncDpRam_2s_4s_136s
Running optimization stage 1 on AsyncDpRam_2s_4s_136s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_136s (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 272MB)
@W: CG133 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:41:8:41:17|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_n[0].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_n[0].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_n[0].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_n[1].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_n[1].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_n[1].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_n[2].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_n[2].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_n[2].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_n[3].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_n[3].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_n[3].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_q[0].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_q[0].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_q[0].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_q[1].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_q[1].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_q[1].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_q[2].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_q[2].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_q[2].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:95:37:95:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:96:37:96:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:97:37:97:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:98:37:98:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:99:37:99:45|Object mem_q[3].ex_gpaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:100:37:100:44|Object mem_q[3].ex_tinst is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:101:37:101:42|Object mem_q[3].ex_gva is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s .......
Finished optimization stage 1 on cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 272MB)
Running optimization stage 1 on instr_queue__internal_typedef_16_1_0s_2_layer0 .......
Finished optimization stage 1 on instr_queue__internal_typedef_16_1_0s_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 272MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Synthesizing module frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	fetch_entry_t=_internal_typedef_16
	icache_dreq_t=_internal_typedef_14
	icache_drsp_t=_internal_typedef_15
	bht_update_t=_internal_typedef_87
	btb_prediction_t=_internal_typedef_88
	btb_update_t=_internal_typedef_89
	ras_t=_internal_typedef_90
   Generated name = frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0
@N: CG364 :&quot;/home/anonymous/code/cva6/core/frontend/ras.sv&quot;:17:7:17:9|Synthesizing module ras__gen1_3 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ras_t=_gen1
	DEPTH=32&apos;b00000000000000000000000000000010
   Generated name = ras__gen1_3_2_4_layer0
Running optimization stage 1 on ras__gen1_3_2_4_layer0 .......
Finished optimization stage 1 on ras__gen1_3_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 273MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:28:7:28:9|Synthesizing module btb__gen2__gen3_4 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	btb_update_t=_gen2
	btb_prediction_t=_gen3
	NR_ENTRIES=32&apos;b00000000000000000000000000100000
	OFFSET=32&apos;b00000000000000000000000000000010
	NR_ROWS=32&apos;b00000000000000000000000000100000
	ROW_ADDR_BITS=32&apos;b00000000000000000000000000000000
	ROW_INDEX_BITS=32&apos;b00000000000000000000000000000001
	PREDICTION_BITS=32&apos;b00000000000000000000000000000111
	ANTIALIAS_BITS=32&apos;b00000000000000000000000000001000
	BRAM_WORD_BITS=32&apos;b00000000000000000000000000100001
   Generated name = btb__gen2__gen3_4_Z5_layer0
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:28:7:28:15|Synthesizing module SyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000101
	DATA_DEPTH=32&apos;b00000000000000000000000000100000
	DATA_WIDTH=32&apos;b00000000000000000000000000100001
	OUT_REGS=32&apos;b00000000000000000000000000000000
	SIM_INIT=32&apos;b00000000000000000000000000000001
   Generated name = SyncDpRam_5s_32_33s_0s_1s
@N: CG440 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:62:25:62:30|Allowing writes in multiple processes for multi-port RAM
Running optimization stage 1 on SyncDpRam_5s_32_33s_0s_1s .......
@N: CL214 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:130:24:130:40|Found multi-write port RAM Mem_DP, number of write ports=2, depth=32, width=33
@N: CL214 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:117:24:117:40|Found multi-write port RAM Mem_DP, number of write ports=2, depth=32, width=33
Finished optimization stage 1 on SyncDpRam_5s_32_33s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 273MB peak: 273MB)
Running optimization stage 1 on btb__gen2__gen3_4_Z5_layer0 .......
Finished optimization stage 1 on btb__gen2__gen3_4_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 273MB peak: 273MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:21:7:21:9|Synthesizing module bht__gen4_5 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bht_update_t=_gen4
	NR_ENTRIES=32&apos;b00000000000000000000000010000000
	OFFSET=32&apos;b00000000000000000000000000000010
	NR_ROWS=32&apos;b00000000000000000000000010000000
	ROW_ADDR_BITS=32&apos;b00000000000000000000000000000000
	ROW_INDEX_BITS=32&apos;b00000000000000000000000000000001
	PREDICTION_BITS=32&apos;b00000000000000000000000000001001
   Generated name = bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:21:7:21:23|Synthesizing module AsyncThreePortRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000111
	DATA_DEPTH=32&apos;b00000000000000000000000010000000
	DATA_WIDTH=32&apos;b00000000000000000000000000000011
   Generated name = AsyncThreePortRam_7s_128_3s
Running optimization stage 1 on AsyncThreePortRam_7s_128_3s .......
Finished optimization stage 1 on AsyncThreePortRam_7s_128_3s (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 276MB)
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[127][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[127][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[126][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[126][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[125][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[125][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[124][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[124][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[123][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[123][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[122][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[122][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[121][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[121][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[120][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[120][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[119][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[119][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[118][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[118][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[117][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[117][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[116][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[116][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[115][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[115][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[114][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[114][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[113][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[113][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[112][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[112][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[111][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[111][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[110][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[110][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[109][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[109][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[108][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[108][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:54:16:54:20|Object bht_d[107][0].valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:55:16:55:33|Object bht_d[107][0].saturation_counter is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id &apos;CG133&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG133&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG133} -count unlimited&apos; in the Tcl shell.
Running optimization stage 1 on bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0 .......
Finished optimization stage 1 on bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 276MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/frontend/instr_scan.sv&quot;:18:7:18:16|Synthesizing module instr_scan in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_scan_7_layer0
Running optimization stage 1 on instr_scan_7_layer0 .......
Finished optimization stage 1 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 276MB)
Running optimization stage 1 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 .......
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gpaddr_q[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_gva_q to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Optimizing register bit icache_tinst_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Pruning unused register icache_tinst_q[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Pruning unused register icache_gpaddr_q[33:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Pruning unused register icache_gva_q. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/id_stage.sv&quot;:16:7:16:14|Synthesizing module id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	branchpredict_sbe_t=_internal_typedef_10
	exception_t=_internal_typedef_11
	fetch_entry_t=_internal_typedef_16
	irq_ctrl_t=_internal_typedef_19
	scoreboard_entry_t=_internal_typedef_17
	interrupts_t=_internal_typedef_46
	INTERRUPTS=320&apos;b10000000000000000000000000000001100000000000000000000000000000101000000000000000000000000000001110000000000000000000000000000101100000000000000000000000000001101000000000000000000000000000011110000000000000000000000000001001100000000000000000000000000010101000000000000000000000000000101110000000000000000000000000001100
	x_compressed_req_t=_internal_typedef_37
	x_compressed_resp_t=_internal_typedef_38
   Generated name = id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0
@N: CG364 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:22:7:22:13|Synthesizing module decoder__gen5__gen6__gen7__gen8__gen9_7 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	branchpredict_sbe_t=_gen5
	exception_t=_gen6
	irq_ctrl_t=_gen7
	scoreboard_entry_t=_gen8
	interrupts_t=_gen9
	INTERRUPTS=320&apos;b10000000000000000000000000000001100000000000000000000000000000101000000000000000000000000000001110000000000000000000000000000101100000000000000000000000000001101000000000000000000000000000011110000000000000000000000000001001100000000000000000000000000010101000000000000000000000000000101110000000000000000000000000001100
   Generated name = decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:1472:7:1472:24|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:1548:93:1548:108|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:1550:103:1550:118|Repeat multiplier in concatenation evaluates to 0
@N: CG179 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:254:61:254:73|Removing redundant assignment.
Running optimization stage 1 on decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0 .......
Finished optimization stage 1 on decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 290MB peak: 290MB)
Running optimization stage 1 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0 .......
Finished optimization stage 1 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
@N: CG334 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:511:11:511:23|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:549:11:549:22|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:15:7:15:16|Synthesizing module scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	exception_t=_internal_typedef_11
	scoreboard_entry_t=_internal_typedef_17
	rs3_len_t=rs3_len_t
   Generated name = scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen10_10 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen10
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_95
   Generated name = rr_arb_tree__gen10_10_5_32s_1_1_0_1_3__internal_typedef_95
Running optimization stage 1 on rr_arb_tree__gen10_10_5_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 1 on rr_arb_tree__gen10_10_5_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen11_11 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen11
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_97
   Generated name = rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97
Running optimization stage 1 on rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 1 on rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:171:18:171:30|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:186:18:186:29|Read directive translate_on.
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:310:14:310:26|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:345:14:345:25|Read directive translate_on.
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen12_12 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen12
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_99
   Generated name = rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99
Running optimization stage 1 on rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 1 on rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG334 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:112:12:112:24|Read directive translate_off.
@N: CG333 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:119:12:119:23|Read directive translate_on.

Only the first 100 messages of id &apos;CG334&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG334&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG334} -count unlimited&apos; in the Tcl shell.

Only the first 100 messages of id &apos;CG333&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG333&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG333} -count unlimited&apos; in the Tcl shell.
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen13_13 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen13
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_101
   Generated name = rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101
Running optimization stage 1 on rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 1 on rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen14_14 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen14
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_103
   Generated name = rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103
Running optimization stage 1 on rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 1 on rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen15_15 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_105
   Generated name = rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105
Running optimization stage 1 on rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 1 on rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen16_16 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen16
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_107
   Generated name = rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107
Running optimization stage 1 on rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 1 on rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen17_17 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen17
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_109
   Generated name = rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109
Running optimization stage 1 on rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 1 on rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen18_18 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_111
   Generated name = rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111
Running optimization stage 1 on rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 1 on rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen19_19 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen19
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_113
   Generated name = rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113
Running optimization stage 1 on rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 1 on rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen20_20 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen20
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_115
   Generated name = rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115
Running optimization stage 1 on rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 1 on rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen21_21 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen21
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_117
   Generated name = rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117
Running optimization stage 1 on rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 1 on rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen22_22 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen22
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_119
   Generated name = rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119
Running optimization stage 1 on rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 1 on rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 293MB peak: 293MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen23_23 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen23
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_121
   Generated name = rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121
Running optimization stage 1 on rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 1 on rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen24_24 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen24
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_123
   Generated name = rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123
Running optimization stage 1 on rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123 .......
Finished optimization stage 1 on rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen25_25 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen25
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_125
   Generated name = rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125
Running optimization stage 1 on rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125 .......
Finished optimization stage 1 on rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 295MB peak: 295MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen26_26 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen26
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_127
   Generated name = rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127
Running optimization stage 1 on rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127 .......
Finished optimization stage 1 on rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 295MB peak: 295MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen27_27 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen27
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_129
   Generated name = rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129
Running optimization stage 1 on rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129 .......
Finished optimization stage 1 on rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 295MB peak: 295MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen28_28 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen28
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_131
   Generated name = rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131
Running optimization stage 1 on rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131 .......
Finished optimization stage 1 on rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen29_29 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen29
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_133
   Generated name = rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133
Running optimization stage 1 on rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133 .......
Finished optimization stage 1 on rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen30_30 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen30
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_135
   Generated name = rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135
Running optimization stage 1 on rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135 .......
Finished optimization stage 1 on rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen31_31 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen31
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_137
   Generated name = rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137
Running optimization stage 1 on rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137 .......
Finished optimization stage 1 on rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen32_32 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen32
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_139
   Generated name = rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139
Running optimization stage 1 on rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139 .......
Finished optimization stage 1 on rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139 (CPU Time 0h:00m:00s, Memory Used current: 297MB peak: 297MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen33_33 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen33
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_141
   Generated name = rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141
Running optimization stage 1 on rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141 .......
Finished optimization stage 1 on rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141 (CPU Time 0h:00m:00s, Memory Used current: 297MB peak: 297MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen34_34 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen34
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_143
   Generated name = rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143
Running optimization stage 1 on rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143 .......
Finished optimization stage 1 on rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen35_35 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen35
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_145
   Generated name = rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145
Running optimization stage 1 on rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145 .......
Finished optimization stage 1 on rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen36_36 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen36
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_147
   Generated name = rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147
Running optimization stage 1 on rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147 .......
Finished optimization stage 1 on rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147 (CPU Time 0h:00m:00s, Memory Used current: 298MB peak: 298MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen37_37 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen37
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_149
   Generated name = rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149
Running optimization stage 1 on rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149 .......
Finished optimization stage 1 on rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149 (CPU Time 0h:00m:00s, Memory Used current: 299MB peak: 299MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen38_38 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen38
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_151
   Generated name = rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151
Running optimization stage 1 on rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151 .......
Finished optimization stage 1 on rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151 (CPU Time 0h:00m:00s, Memory Used current: 299MB peak: 299MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen39_39 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen39
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_153
   Generated name = rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153
Running optimization stage 1 on rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153 .......
Finished optimization stage 1 on rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153 (CPU Time 0h:00m:00s, Memory Used current: 299MB peak: 299MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen40_40 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen40
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_155
   Generated name = rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155
Running optimization stage 1 on rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155 .......
Finished optimization stage 1 on rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree__gen41_41 in library work.

	NumIn=32&apos;b00000000000000000000000000000101
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_gen41
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_157
   Generated name = rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157
Running optimization stage 1 on rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157 .......
Finished optimization stage 1 on rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:47:7:47:17|Synthesizing module rr_arb_tree in library work.

	NumIn=32&apos;b00000000000000000000000000001000
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_internal_typedef_5
	ExtPrio=1&apos;b1
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000011
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 301MB peak: 301MB)
Running optimization stage 1 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0 .......
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[0].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[1].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[2].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[3].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[0].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[1].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[2].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[3].cancelled. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cvxif_issue_register_commit_if_driver.sv&quot;:10:7:10:43|Synthesizing module cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_43 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	x_issue_req_t=_internal_typedef_39
	x_issue_resp_t=_internal_typedef_40
	x_register_t=_internal_typedef_41
	x_commit_t=_internal_typedef_42
   Generated name = cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_43__internal_typedef_42_11_layer0
Running optimization stage 1 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_43__internal_typedef_42_11_layer0 .......
Finished optimization stage 1 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_43__internal_typedef_42_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:17:7:17:25|Synthesizing module issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	branchpredict_sbe_t=_internal_typedef_10
	fu_data_t=_internal_typedef_21
	scoreboard_entry_t=_internal_typedef_17
	rs3_len_t=rs3_len_t
	x_issue_req_t=_internal_typedef_39
	x_issue_resp_t=_internal_typedef_40
	x_register_t=_internal_typedef_41
	x_commit_t=_internal_typedef_42
	OPERANDS_PER_INSTR=32&apos;b00000000000000000000000000000010
   Generated name = issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:557:11:557:38|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:28:7:28:25|Synthesizing module ariane_regfile_fpga in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	NR_READ_PORTS=32&apos;b00000000000000000000000000000010
	ZERO_REG_ZERO=1&apos;b1
	ADDR_WIDTH=32&apos;b00000000000000000000000000000101
	NUM_WORDS=32&apos;b00000000000000000000000000100000
	LOG_NR_WRITE_PORTS=32&apos;b00000000000000000000000000000001
   Generated name = ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0
@W: CG532 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:117:2:117:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0 .......
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:88:2:88:10|Pruning unused register mem_block_sel_q[31]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0 .......
@W: CL207 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:578:2:578:10|All reachable assignments to fpu_valid_q[0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:578:2:578:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:578:2:578:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:578:2:578:10|All reachable assignments to alu2_valid_q[0] assign 0, register removed by optimization.
Finished optimization stage 1 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/issue_stage.sv&quot;:17:7:17:17|Synthesizing module issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	branchpredict_sbe_t=_internal_typedef_10
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
	scoreboard_entry_t=_internal_typedef_17
	x_issue_req_t=_internal_typedef_39
	x_issue_resp_t=_internal_typedef_40
	x_register_t=_internal_typedef_41
	x_commit_t=_internal_typedef_42
   Generated name = issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0
Running optimization stage 1 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0 .......
Finished optimization stage 1 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:21:7:21:9|Synthesizing module alu__internal_typedef_21_45 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	HasBranch=1&apos;b1
	fu_data_t=_internal_typedef_21
   Generated name = alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:274:33:274:50|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:278:21:278:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:301:18:301:33|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:301:102:301:117|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:302:18:302:33|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:302:102:302:117|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:306:29:306:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:307:36:307:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:349:23:349:38|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0 .......
Finished optimization stage 1 on alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:15:7:15:17|Synthesizing module branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	branchpredict_sbe_t=_internal_typedef_10
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
   Generated name = branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:114:34:114:61|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0 .......
Finished optimization stage 1 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:17:7:17:16|Synthesizing module csr_buffer__internal_typedef_21_47 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	fu_data_t=_internal_typedef_21
   Generated name = csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0
Running optimization stage 1 on csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0 .......
Finished optimization stage 1 on csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:18:7:18:16|Synthesizing module multiplier in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = multiplier_18_layer0
Running optimization stage 1 on multiplier_18_layer0 .......
Finished optimization stage 1 on multiplier_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000100000
	MODE=1&apos;b1
	CNT_WIDTH=32&apos;b00000000000000000000000000000101
   Generated name = lzc_32_18446744073709551615s_5
@W: CG134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:59:29:59:37|No assignment to bit 31 of sel_nodes
Running optimization stage 1 on lzc_32_18446744073709551615s_5 .......
Finished optimization stage 1 on lzc_32_18446744073709551615s_5 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:18:7:18:12|Synthesizing module serdiv in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	WIDTH=32&apos;b00000000000000000000000000100000
	STABLE_HANDSHAKE=32&apos;b00000000000000000000000000000000
   Generated name = serdiv_32_0s_19_layer0
Running optimization stage 1 on serdiv_32_0s_19_layer0 .......
Finished optimization stage 1 on serdiv_32_0s_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/mult.sv&quot;:3:7:3:10|Synthesizing module mult__internal_typedef_21_48 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	fu_data_t=_internal_typedef_21
   Generated name = mult__internal_typedef_21_48__internal_typedef_21_20_layer0
Running optimization stage 1 on mult__internal_typedef_21_48__internal_typedef_21_20_layer0 .......
@W: CL169 :&quot;/home/anonymous/code/cva6/core/mult.sv&quot;:152:2:152:10|Pruning unused register word_op_q. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mult__internal_typedef_21_48__internal_typedef_21_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:17:7:17:18|Synthesizing module store_buffer__internal_typedef_24__internal_typedef_25_51 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
   Generated name = store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0
Running optimization stage 1 on store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0 .......
Finished optimization stage 1 on store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:16:7:16:16|Synthesizing module store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	lsu_ctrl_t=_internal_typedef_20
   Generated name = store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0
@W: CG879 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:92:17:92:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:93:17:93:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:13:7:13:18|Synthesizing module cva6_fifo_v3_amo_op_t_52 in library work.

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000001
	dtype=amo_op_t
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000001
   Generated name = cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:21:7:21:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000001
	DATA_WIDTH=32&apos;b00000000000000000000000001001000
   Generated name = AsyncDpRam_1s_1s_72s
Running optimization stage 1 on AsyncDpRam_1s_1s_72s .......
Finished optimization stage 1 on AsyncDpRam_1s_1s_72s (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s .......
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:130:2:130:10|Optimizing register bit read_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:130:2:130:10|Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:130:2:130:10|Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:130:2:130:10|Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/amo_buffer.sv&quot;:17:7:17:16|Synthesizing module amo_buffer in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = amo_buffer_23_layer0
Running optimization stage 1 on amo_buffer_23_layer0 .......
Finished optimization stage 1 on amo_buffer_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0 .......
Finished optimization stage 1 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:21:7:21:15|Synthesizing module load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	lsu_ctrl_t=_internal_typedef_20
	LDBUF_FALLTHROUGH=1&apos;b0
	REQ_ID_BITS=32&apos;b00000000000000000000000000000001
   Generated name = load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:514:19:514:36|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:524:27:524:44|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000000010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = lzc_2_0_1
@W: CG134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:59:29:59:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2_0_1 .......
Finished optimization stage 1 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0 .......
Finished optimization stage 1 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv&quot;:16:7:16:15|Synthesizing module shift_reg__internal_typedef_158_54 in library work.

	dtype=_internal_typedef_158
	Depth=32&apos;b00000000000000000000000000000001
   Generated name = shift_reg__internal_typedef_158_54_1
Running optimization stage 1 on shift_reg__internal_typedef_158_54_1 .......
Finished optimization stage 1 on shift_reg__internal_typedef_158_54_1 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv&quot;:16:7:16:15|Synthesizing module shift_reg__internal_typedef_159_55 in library work.

	dtype=_internal_typedef_159
	Depth=32&apos;b00000000000000000000000000000000
   Generated name = shift_reg__internal_typedef_159_55_0
Running optimization stage 1 on shift_reg__internal_typedef_159_55_0 .......
Finished optimization stage 1 on shift_reg__internal_typedef_159_55_0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:26:7:26:16|Synthesizing module lsu_bypass__internal_typedef_20_56 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	lsu_ctrl_t=_internal_typedef_20
   Generated name = lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0
Running optimization stage 1 on lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0 .......
Finished optimization stage 1 on lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:16:7:16:21|Synthesizing module load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
	icache_areq_t=_internal_typedef_12
	icache_arsp_t=_internal_typedef_13
	icache_dreq_t=_internal_typedef_14
	icache_drsp_t=_internal_typedef_15
	lsu_ctrl_t=_internal_typedef_20
   Generated name = load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:587:42:587:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:599:42:599:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:617:42:617:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:628:42:628:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:646:42:646:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:657:42:657:69|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:24:7:24:14|Synthesizing module cva6_tlb__internal_typedef_161__internal_typedef_162_58 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_161
	tlb_update_cva6_t=_internal_typedef_162
	TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	HYP_EXT=32&apos;b00000000000000000000000000000000
	GPPN2=32&apos;b11111111111111111111111111111111
   Generated name = cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0
Running optimization stage 1 on cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0 .......
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register tags_q[0].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register tags_q[1].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:24:7:24:14|Synthesizing module cva6_tlb__internal_typedef_161__internal_typedef_162_59 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_161
	tlb_update_cva6_t=_internal_typedef_162
	TLB_ENTRIES=32&apos;b00000000000000000000000000000010
	HYP_EXT=32&apos;b00000000000000000000000000000000
	GPPN2=32&apos;b11111111111111111111111111111111
   Generated name = cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0
Running optimization stage 1 on cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0 .......
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register tags_q[0].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register tags_q[1].vmid[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[0].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.v. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.r. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.w. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.x. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.u. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.g. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.a. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.d. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning unused register content_q[1].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000000010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000001
   Generated name = lzc_2s_0_1
@W: CG134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:59:29:59:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2s_0_1 .......
Finished optimization stage 1 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv&quot;:22:7:22:10|Synthesizing module lfsr in library work.

	LfsrWidth=32&apos;b00000000000000000000000000001000
	OutWidth=32&apos;b00000000000000000000000000000001
	RstVal=8&apos;b11111111
	CipherLayers=32&apos;b00000000000000000000000000000000
	CipherReg=1&apos;b1
	Masks=3904&apos;b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64&apos;b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384&apos;b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_1s_255_0s_1_29_layer0
Running optimization stage 1 on lfsr_8s_1s_255_0s_1_29_layer0 .......
Finished optimization stage 1 on lfsr_8s_1s_255_0s_1_29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:23:7:23:21|Synthesizing module cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_161
	tlb_update_cva6_t=_internal_typedef_162
	SHARED_TLB_WAYS=32&apos;b00000000000000000000000000000010
	HYP_EXT=32&apos;b00000000000000000000000000000000
   Generated name = cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0
@N: CG364 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:21:7:21:10|Synthesizing module sram in library work.

	DATA_WIDTH=32&apos;b00000000000000000000000000011000
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000001000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_24s_1s_0s_64_none_0s_64s_64s_8s
@N: CG364 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:10:7:10:21|Synthesizing module tc_sram_wrapper in library work.

	NumWords=32&apos;b00000000000000000000000001000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000000110
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_76
	data_t=_internal_typedef_77
	be_t=_internal_typedef_78
   Generated name = tc_sram_wrapper_Z31_layer0
Running optimization stage 1 on tc_sram_wrapper_Z31_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on sram_24s_1s_0s_64_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_24s_1s_0s_64_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:21:7:21:10|Synthesizing module sram in library work.

	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000001000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_32_1s_0s_64_none_0s_64_64_8
Running optimization stage 1 on sram_32_1s_0s_64_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_32_1s_0s_64_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0 .......
@W: CL113 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Feedback mux created for signal tlb_update_vmid_q[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|All reachable assignments to tlb_update_vmid_q[0] assign 0, register removed by optimization
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Optimizing register bit i_req_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;CL190&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL190&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL190} -count unlimited&apos; in the Tcl shell.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Pruning register bits 31 to 1 of i_req_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:15:7:15:9|Synthesizing module pmp in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32&apos;b00000000000000000000000000100010
	PMP_LEN=32&apos;b00000000000000000000000000100000
	NR_ENTRIES=32&apos;b00000000000000000000000000000001
   Generated name = pmp_34_32_1_32_layer0
@N: CG364 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:25:7:25:9|Synthesizing module lzc in library work.

	WIDTH=32&apos;b00000000000000000000000000100010
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000110
   Generated name = lzc_34_0_6
@W: CG134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:59:29:59:37|No assignment to bit 63 of sel_nodes
Running optimization stage 1 on lzc_34_0_6 .......
Finished optimization stage 1 on lzc_34_0_6 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:15:7:15:15|Synthesizing module pmp_entry in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32&apos;b00000000000000000000000000100010
	PMP_LEN=32&apos;b00000000000000000000000000100000
   Generated name = pmp_entry_34_32_33_layer0
Running optimization stage 1 on pmp_entry_34_32_33_layer0 .......
Finished optimization stage 1 on pmp_entry_34_32_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on pmp_34_32_1_32_layer0 .......
Finished optimization stage 1 on pmp_34_32_1_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:23:7:23:14|Synthesizing module cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_161
	tlb_update_cva6_t=_internal_typedef_162
	dcache_req_i_t=_gen47
	dcache_req_o_t=_gen48
	HYP_EXT=32&apos;b00000000000000000000000000000000
   Generated name = cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0
@W: CS263 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:246:21:246:29|Port-width mismatch for port conf_addr_i. The port definition is 64 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:247:21:247:28|Port-width mismatch for port conf_i. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0 .......
@W: CL113 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Feedback mux created for signal tlb_update_vmid_q[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|All reachable assignments to tlb_update_vmid_q[0] assign 0, register removed by optimization
@W: CL279 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:25:7:25:14|Synthesizing module cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	icache_areq_t=_gen43
	icache_arsp_t=_gen44
	icache_dreq_t=_gen45
	icache_drsp_t=_gen46
	dcache_req_i_t=_gen47
	dcache_req_o_t=_gen48
	exception_t=_gen42
	HYP_EXT=32&apos;b00000000000000000000000000000000
	pte_cva6_t=_internal_typedef_161
	tlb_update_cva6_t=_internal_typedef_162
	PPNWMin=32&apos;b00000000000000000000000000010101
   Generated name = cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:616:17:616:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:628:17:628:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:641:17:641:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:656:17:656:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:669:17:669:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:682:17:682:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:709:19:709:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:721:19:721:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:735:19:735:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:747:19:747:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:766:17:766:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:774:17:774:44|Repeat multiplier in concatenation evaluates to 0
@W: CS263 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:511:21:511:29|Port-width mismatch for port conf_addr_i. The port definition is 64 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:512:21:512:28|Port-width mismatch for port conf_i. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:823:21:823:29|Port-width mismatch for port conf_addr_i. The port definition is 64 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:824:21:824:28|Port-width mismatch for port conf_i. The port definition is 16 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0 .......
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Pruning unused register lsu_gpaddr_q[33:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Pruning unused register dtlb_pte_q.v. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id &apos;CL169&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL169&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL169} -count unlimited&apos; in the Tcl shell.
Finished optimization stage 1 on cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
Running optimization stage 1 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0 .......
Finished optimization stage 1 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:17:7:17:14|Synthesizing module ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	branchpredict_sbe_t=_internal_typedef_10
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
	icache_areq_t=_internal_typedef_12
	icache_arsp_t=_internal_typedef_13
	icache_dreq_t=_internal_typedef_14
	icache_drsp_t=_internal_typedef_15
	lsu_ctrl_t=_internal_typedef_20
	x_result_t=_internal_typedef_43
   Generated name = ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:354:23:354:50|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0 .......
Finished optimization stage 1 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)
@N: CG364 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:16:7:16:18|Synthesizing module commit_stage__internal_typedef_11__internal_typedef_17_62 in library work.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	exception_t=_internal_typedef_11
	scoreboard_entry_t=_internal_typedef_17
   Generated name = commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0
Running optimization stage 1 on commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0 .......
Finished optimization stage 1 on commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 338MB)

Only the first 100 messages of id &apos;CG364&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG364&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CG364} -count unlimited&apos; in the Tcl shell.

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	exception_t=_internal_typedef_11
	irq_ctrl_t=_internal_typedef_19
	scoreboard_entry_t=_internal_typedef_17
	rvfi_probes_csr_t=_internal_typedef_8
	VmidWidth=32&apos;b00000000000000000000000000000001
	MHPMCounterNum=32&apos;b00000000000000000000000000000110
	SMODE_STATUS_READ_MASK=64&apos;b0000000000000000000000000000001110000000000011011110000100110011
	HS_DELEG_INTERRUPTS=64&apos;b0000000000000000000000000000000000000000000000000000010001000100
	VS_DELEG_INTERRUPTS=64&apos;b0000000000000000000000000000000000000000000000000000010001000100
	SELECT_COUNTER_WIDTH=32&apos;b00000000000000000000000000000101
	IsaCode=32&apos;b01000000000101000001000100000001
   Generated name = csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:365:43:365:60|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:550:44:550:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:551:42:551:59|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:939:18:939:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1189:42:1189:59|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1290:29:1290:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1304:25:1304:42|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1457:44:1457:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1468:38:1468:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1844:24:1844:51|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1862:21:1862:48|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1884:73:1884:91|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1886:24:1886:56|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1900:19:1900:46|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1930:71:1930:89|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1931:23:1931:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1984:18:1984:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1993:18:1993:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2010:13:2010:40|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2015:20:2015:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2018:20:2018:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2022:13:2022:40|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2238:21:2238:45|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:778:33:778:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:852:33:852:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1636:33:1636:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1711:33:1711:37|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
Running optimization stage 1 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0 .......
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[63].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[63].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[63].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[63].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[63].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[63].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[62].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[62].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[62].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[62].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[62].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[62].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[61].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[61].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[61].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[61].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[61].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[61].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[60].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[60].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[60].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[60].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[60].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[60].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[59].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[59].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[59].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[59].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[59].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[59].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[58].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[58].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[58].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[58].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[58].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[58].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[57].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[57].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[57].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[57].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[57].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[57].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[56].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[56].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[56].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[56].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[56].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[56].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[55].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[55].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[55].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[55].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[55].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[55].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[54].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[54].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[54].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[54].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[54].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[54].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[53].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[53].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[53].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[53].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[53].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[53].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[52].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[52].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[52].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[52].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[52].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[52].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[51].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[51].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[51].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[51].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[51].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[51].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[50].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[50].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[50].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[50].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[50].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[50].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[49].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[49].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[49].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[49].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[49].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[49].access_type.r assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[48].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[48].locked assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[48].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[48].access_type.x assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[48].access_type.w assign 0, register removed by optimization.
@W: CL207 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|All reachable assignments to pmpcfg_q[48].access_type.r assign 0, register removed by optimization.

Only the first 100 messages of id &apos;CL207&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL207&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL207} -count unlimited&apos; in the Tcl shell.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
   Generated name = controller__internal_typedef_18_64__internal_typedef_18_39_layer0
Running optimization stage 1 on controller__internal_typedef_18_64__internal_typedef_18_39_layer0 .......
Finished optimization stage 1 on controller__internal_typedef_18_64__internal_typedef_18_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	exception_t=_internal_typedef_11
	scoreboard_entry_t=_internal_typedef_17
	lsu_ctrl_t=_internal_typedef_20
	rvfi_probes_instr_t=_internal_typedef_7
	rvfi_probes_csr_t=_internal_typedef_8
	rvfi_probes_t=_internal_typedef_9
   Generated name = cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_65_Z40_layer0
Running optimization stage 1 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_65_Z40_layer0 .......
Finished optimization stage 1 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_65_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	LfsrWidth=32&apos;b00000000000000000000000000001000
	OutWidth=32&apos;b00000000000000000000000000000001
	RstVal=8&apos;b11111111
	CipherLayers=32&apos;b00000000000000000000000000000000
	CipherReg=1&apos;b1
	Masks=3904&apos;b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64&apos;b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384&apos;b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_1_255_0s_1_41_layer0
Running optimization stage 1 on lfsr_8s_1_255_0s_1_41_layer0 .......
Finished optimization stage 1 on lfsr_8s_1_255_0s_1_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	icache_areq_t=_gen49
	icache_arsp_t=_gen50
	icache_dreq_t=_gen51
	icache_drsp_t=_gen52
	icache_req_t=_gen53
	icache_rtrn_t=_gen54
	RdTxId=2&apos;b00
	ICACHE_OFFSET_WIDTH=32&apos;b00000000000000000000000000000100
	ICACHE_NUM_WORDS=32&apos;b00000000000000000000000100000000
	ICACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
   Generated name = cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0

	DATA_WIDTH=32&apos;b00000000000000000000000000010111
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	BYTE_ACCESS=32&apos;b00000000000000000000000000000000
	TECHNO_CUT=1&apos;b0
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32&apos;b00000000000000000000000000010111
   Generated name = sram_cache_23_1s_0s_256s_none_0s_0_0s_23

	DATA_WIDTH=32&apos;b00000000000000000000000000010111
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_23_1s_0s_256s_none_0s_64_64_8

	NumWords=32&apos;b00000000000000000000000100000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000001000
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_76
	data_t=_internal_typedef_77
	be_t=_internal_typedef_78
   Generated name = tc_sram_wrapper_Z43_layer0
Running optimization stage 1 on tc_sram_wrapper_Z43_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on sram_23_1s_0s_256s_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_23_1s_0s_256s_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 .......
Finished optimization stage 1 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	DATA_WIDTH=32&apos;b00000000000000000000000010000000
	USER_WIDTH=32&apos;b00000000000000000000000010000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	BYTE_ACCESS=32&apos;b00000000000000000000000000000000
	TECHNO_CUT=1&apos;b0
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32&apos;b00000000000000000000000010000000
   Generated name = sram_cache_128_128_0_256s_none_0s_0_0s_128

	DATA_WIDTH=32&apos;b00000000000000000000000010000000
	USER_WIDTH=32&apos;b00000000000000000000000010000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000010000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000010000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000010000
   Generated name = sram_128_128_0_256s_none_0s_128_128_16
Running optimization stage 1 on sram_128_128_0_256s_none_0s_128_128_16 .......
Finished optimization stage 1 on sram_128_128_0_256s_none_0s_128_128_16 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on sram_cache_128_128_0_256s_none_0s_0_0s_128 .......
Finished optimization stage 1 on sram_cache_128_128_0_256s_none_0s_0_0s_128 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0 .......
@W: CL279 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	WIDTH=32&apos;b00000000000000000000000000000100
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = lzc_4s_0_2
@W: CG134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:59:29:59:37|No assignment to bit 3 of sel_nodes
Running optimization stage 1 on lzc_4s_0_2 .......
Finished optimization stage 1 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	Seed=32&apos;b00000000000000000000000000000011
	MaxExp=32&apos;b00000000000000000000000000010000
	WIDTH=32&apos;b00000000000000000000000000010000
   Generated name = exp_backoff_3s_16s_16s
@W: CG390 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot;:59:31:59:43|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on exp_backoff_3s_16s_16s .......
Finished optimization stage 1 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
	dcache_req_t=_internal_typedef_164
	dcache_rtrn_t=_internal_typedef_165
	AmoTxId=2&apos;b01
	NumPorts=32&apos;b00000000000000000000000000000100
   Generated name = wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0
@W: CG1340 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:292:75:292:105|Index into variable amo_rtrn_mux could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0 .......
Finished optimization stage 1 on wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	WIDTH=32&apos;b00000000000000000000000000000100
	MODE=1&apos;b0
	CNT_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = lzc_4_0_2
@W: CG134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv&quot;:59:29:59:37|No assignment to bit 3 of sel_nodes
Running optimization stage 1 on lzc_4_0_2 .......
Finished optimization stage 1 on lzc_4_0_2 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_51
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = cva6_fifo_v3_0_2s_4_1_2s_4

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
   Generated name = AsyncDpRam_2s_4_2s
Running optimization stage 1 on AsyncDpRam_2s_4_2s .......
Finished optimization stage 1 on AsyncDpRam_2s_4_2s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on cva6_fifo_v3_0_2s_4_1_2s_4 .......
Finished optimization stage 1 on cva6_fifo_v3_0_2s_4_1_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	NumIn=32&apos;b00000000000000000000000000000100
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_5
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000010
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_internal_typedef_166
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_168
   Generated name = rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168
Running optimization stage 1 on rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168 .......
Finished optimization stage 1 on rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000100000
	DataType=_internal_typedef_166
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_170
   Generated name = rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170
Running optimization stage 1 on rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170 .......
Finished optimization stage 1 on rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
	dcache_req_i_t=_gen55
	dcache_req_o_t=_gen56
	wbuffer_t=_internal_typedef_166
   Generated name = wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0
Running optimization stage 1 on wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0 .......
@W: CL208 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
Finished optimization stage 1 on wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	NumIn=32&apos;b00000000000000000000000000000100
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_5
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b0
	LockIn=1&apos;b0
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000010
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
	wbuffer_t=_internal_typedef_166
	NumPorts=32&apos;b00000000000000000000000000000100
	DCACHE_NUM_BANKS=32&apos;b00000000000000000000000000000100
	DCACHE_NUM_BANKS_WIDTH=32&apos;b00000000000000000000000000000010
	AXI_OFFSET_WIDTH=32&apos;b00000000000000000000000000000011
   Generated name = wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0

	DATA_WIDTH=32&apos;b00000000000000000000000001000000
	USER_WIDTH=32&apos;b00000000000000000000000001000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	BYTE_ACCESS=32&apos;b00000000000000000000000000000001
	TECHNO_CUT=1&apos;b0
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32&apos;b00000000000000000000000001000000
   Generated name = sram_cache_64_64_0_256_none_1s_0_0s_64

	DATA_WIDTH=32&apos;b00000000000000000000000001000000
	USER_WIDTH=32&apos;b00000000000000000000000001000000
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_64_64_0_256_none_0s_64_64_8

	NumWords=32&apos;b00000000000000000000000100000000
	DataWidth=32&apos;b00000000000000000000000001000000
	ByteWidth=32&apos;b00000000000000000000000000001000
	NumPorts=32&apos;b00000000000000000000000000000001
	Latency=32&apos;b00000000000000000000000000000001
	SimInit=32&apos;b01101110011011110110111001100101
	PrintSimCfg=1&apos;b0
	AddrWidth=32&apos;b00000000000000000000000000001000
	BeWidth=32&apos;b00000000000000000000000000001000
	addr_t=_internal_typedef_76
	data_t=_internal_typedef_77
	be_t=_internal_typedef_78
   Generated name = tc_sram_wrapper_Z47_layer0
Running optimization stage 1 on tc_sram_wrapper_Z47_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on sram_64_64_0_256_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_64_64_0_256_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on sram_cache_64_64_0_256_none_1s_0_0s_64 .......
Finished optimization stage 1 on sram_cache_64_64_0_256_none_1s_0_0s_64 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	DATA_WIDTH=32&apos;b00000000000000000000000000010111
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	BYTE_ACCESS=32&apos;b00000000000000000000000000000000
	TECHNO_CUT=1&apos;b0
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32&apos;b00000000000000000000000000010111
   Generated name = sram_cache_23_1s_0s_256_none_0s_0_0s_23

	DATA_WIDTH=32&apos;b00000000000000000000000000010111
	USER_WIDTH=32&apos;b00000000000000000000000000000001
	USER_EN=32&apos;b00000000000000000000000000000000
	NUM_WORDS=32&apos;b00000000000000000000000100000000
	SIM_INIT=32&apos;b01101110011011110110111001100101
	OUT_REGS=32&apos;b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32&apos;b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32&apos;b00000000000000000000000000001000
   Generated name = sram_23_1s_0s_256_none_0s_64_64_8
Running optimization stage 1 on sram_23_1s_0s_256_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_23_1s_0s_256_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 .......
Finished optimization stage 1 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0 .......
@W: CL271 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:355:2:355:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_gen55
	dcache_req_o_t=_gen56
	dcache_req_t=_internal_typedef_164
	dcache_rtrn_t=_internal_typedef_165
	NumPorts=32&apos;b00000000000000000000000000000100
	RdAmoTxId=2&apos;b01
	DCACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
	wbuffer_t=_internal_typedef_166
   Generated name = wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
	dcache_req_i_t=_gen59
	dcache_req_o_t=_gen60
	RdTxId=2&apos;b01
   Generated name = wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0
Running optimization stage 1 on wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32&apos;b00000000000000000000000000001000
	dcache_req_i_t=_gen61
	dcache_req_o_t=_gen62
	RdTxId=2&apos;b01
   Generated name = wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0
Running optimization stage 1 on wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0 .......
Finished optimization stage 1 on wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	NumIn=32&apos;b00000000000000000000000000000010
	DataWidth=32&apos;b00000000000000000000000000000001
	DataType=_internal_typedef_5
	ExtPrio=1&apos;b0
	AxiVldRdy=1&apos;b1
	LockIn=1&apos;b1
	FairArb=1&apos;b1
	IdxWidth=32&apos;b00000000000000000000000000000001
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=_gen53
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000000100110
   Generated name = AsyncDpRam_1s_2s_38s
Running optimization stage 1 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s .......
Finished optimization stage 1 on cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000100000
	DEPTH=32&apos;b00000000000000000000000000000010
	dtype=_internal_typedef_164
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000001
	FifoDepth=32&apos;b00000000000000000000000000000010
   Generated name = cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s

	ADDR_WIDTH=32&apos;b00000000000000000000000000000001
	DATA_DEPTH=32&apos;b00000000000000000000000000000010
	DATA_WIDTH=32&apos;b00000000000000000000000001101111
   Generated name = AsyncDpRam_1s_2s_111s
Running optimization stage 1 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s .......
Finished optimization stage 1 on cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	FALL_THROUGH=1&apos;b0
	DATA_WIDTH=32&apos;b00000000000000000000000000000010
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_51
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = cva6_fifo_v3_0_2_4_1_2s_4
Running optimization stage 1 on cva6_fifo_v3_0_2_4_1_2s_4 .......
Finished optimization stage 1 on cva6_fifo_v3_0_2_4_1_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	FALL_THROUGH=1&apos;b1
	DATA_WIDTH=32&apos;b00000000000000000000000000000101
	DEPTH=32&apos;b00000000000000000000000000000100
	dtype=_internal_typedef_51
	FPGA_EN=1&apos;b1
	ADDR_DEPTH=32&apos;b00000000000000000000000000000010
	FifoDepth=32&apos;b00000000000000000000000000000100
   Generated name = cva6_fifo_v3_1_5_4_1_2s_4

	ADDR_WIDTH=32&apos;b00000000000000000000000000000010
	DATA_DEPTH=32&apos;b00000000000000000000000000000100
	DATA_WIDTH=32&apos;b00000000000000000000000000000101
   Generated name = AsyncDpRam_2s_4_5s
Running optimization stage 1 on AsyncDpRam_2s_4_5s .......
Finished optimization stage 1 on AsyncDpRam_2s_4_5s (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)
Running optimization stage 1 on cva6_fifo_v3_1_5_4_1_2s_4 .......
Finished optimization stage 1 on cva6_fifo_v3_1_5_4_1_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	AxiNumWords=32&apos;b00000000000000000000000000000010
	axi_req_t=_gen57
	axi_rsp_t=_gen58
	AddrIndex=32&apos;b00000000000000000000000000000001
   Generated name = axi_shim__gen57__gen58_79_2_1s_51_layer0
Running optimization stage 1 on axi_shim__gen57__gen58_79_2_1s_51_layer0 .......
Finished optimization stage 1 on axi_shim__gen57__gen58_79_2_1s_51_layer0 (CPU Time 0h:00m:00s, Memory Used current: 374MB peak: 374MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ReqFifoDepth=32&apos;b00000000000000000000000000000010
	MetaFifoDepth=32&apos;b00000000000000000000000000000100
	axi_req_t=_gen57
	axi_rsp_t=_gen58
	dcache_req_t=_internal_typedef_164
	dcache_rtrn_t=_internal_typedef_165
	dcache_inval_t=_internal_typedef_163
	icache_req_t=_gen53
	icache_rtrn_t=_gen54
	AxiNumWords=32&apos;b00000000000000000000000000000010
	MaxNumWords=32&apos;b00000000000000000000000000000011
	AxiRdBlenIcache=32&apos;b00000000000000000000000000000001
	AxiRdBlenDcache=32&apos;b00000000000000000000000000000001
   Generated name = wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0
Running optimization stage 1 on wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0 .......
@W: CL177 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:247:21:247:24|Sharing sequential element axi_rd_req and merging axi_rd_lock. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)

	CVA6Cfg=17103&apos;b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100000000011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010000111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	icache_areq_t=_gen49
	icache_arsp_t=_gen50
	icache_dreq_t=_gen51
	icache_drsp_t=_gen52
	dcache_req_i_t=_gen55
	dcache_req_o_t=_gen56
	icache_req_t=_gen53
	icache_rtrn_t=_gen54
	NumPorts=32&apos;b00000000000000000000000000000100
	noc_req_t=_gen57
	noc_resp_t=_gen58
	dcache_inval_t=_internal_typedef_163
	dcache_req_t=_internal_typedef_164
	dcache_rtrn_t=_internal_typedef_165
   Generated name = wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0
Running optimization stage 1 on wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0 .......
Finished optimization stage 1 on wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 1 on cva6 .......
Finished optimization stage 1 on cva6 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0 .......
Finished optimization stage 2 on wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0 .......
@N: CL189 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Register bit dcache_rtrn_type_q[2] is always 0.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Pruning register bit 2 of dcache_rtrn_type_q[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:56:24:56:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:89:52:89:62|*Unassigned bits of axi_wr_data[1][63:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on axi_shim__gen57__gen58_79_2_1s_51_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:286:2:286:10|Trying to extract state machine for register wr_state_q.
Extracted state machine for register wr_state_q
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010
@W: CL246 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:51:60:51:68|Input port bits 127 to 64 of wr_data_i[127:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:52:60:52:68|Input port bits 63 to 32 of wr_user_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:53:64:53:70|Input port bits 15 to 8 of wr_be_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:66:20:66:29|Input port bits 135 to 104 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/axi_shim.sv&quot;:66:20:66:29|Input port bits 31 to 0 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_shim__gen57__gen58_79_2_1s_51_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on AsyncDpRam_2s_4_5s .......
@N: CL134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=5
Finished optimization stage 2 on AsyncDpRam_2s_4_5s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on cva6_fifo_v3_1_5_4_1_2s_4 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:25:34:25:43|Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3_1_5_4_1_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on cva6_fifo_v3_0_2_4_1_2s_4 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:25:34:25:43|Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3_0_2_4_1_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s .......
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:25:34:25:43|Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s .......
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:25:34:25:43|Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:30:25:30:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:30:25:30:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:30:25:30:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:30:25:30:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:46:41:46:51|Input port bits 326 to 218 of req_ports_i[435:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_23_1s_0s_256_none_0s_64_64_8 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_23_1s_0s_256_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 .......
Finished optimization stage 2 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on tc_sram_wrapper_Z47_layer0 .......
@A: CL153 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:34:31:34:37|*Unassigned bits of rdata_o[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:25:31:25:35|Input clk_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:26:31:26:36|Input rst_ni is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:28:31:28:35|Input req_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:29:31:29:34|Input we_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:30:31:30:36|Input addr_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:31:31:31:37|Input wdata_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:32:31:32:34|Input be_i is unused.
Finished optimization stage 2 on tc_sram_wrapper_Z47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_64_64_0_256_none_0s_64_64_8 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_64_64_0_256_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_cache_64_64_0_256_none_1s_0_0s_64 .......
Finished optimization stage 2 on sram_cache_64_64_0_256_none_1s_0_0s_64 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:44:64:44:71|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:44:64:44:71|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:44:64:44:71|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:44:64:44:71|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:60:53:60:63|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:70:50:70:57|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:76:52:76:65|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:76:52:76:65|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:76:52:76:65|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:76:52:76:65|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0 .......
@N: CL134 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Found RAM tx_stat_q, depth=4, width=1
@N: CL134 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Found RAM tx_stat_q, depth=4, width=4
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:69:25:69:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:69:25:69:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:69:25:69:34|Input port bit 9 of req_port_i[108:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:69:25:69:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:92:35:92:43|Input rd_data_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:93:47:93:59|Input rd_vld_bits_i is unused.
Finished optimization stage 2 on wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:93:30:93:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on AsyncDpRam_2s_4_2s .......
@N: CL134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=2
Finished optimization stage 2 on AsyncDpRam_2s_4_2s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on cva6_fifo_v3_0_2s_4_1_2s_4 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:25:34:25:43|Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3_0_2s_4_1_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on lzc_4_0_2 .......
Finished optimization stage 2 on lzc_4_0_2 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:39:20:39:28|Input port bits 127 to 98 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:39:20:39:28|Input port bits 63 to 32 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:58:64:58:73|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:58:64:58:73|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:58:64:58:73|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:58:64:58:73|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:73:24:73:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on exp_backoff_3s_16s_16s .......
Finished optimization stage 2 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on lzc_4s_0_2 .......
Finished optimization stage 2 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_128_128_0_256s_none_0s_128_128_16 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_128_128_0_256s_none_0s_128_128_16 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_cache_128_128_0_256s_none_0s_0_0s_128 .......
Finished optimization stage 2 on sram_cache_128_128_0_256s_none_0s_0_0s_128 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on tc_sram_wrapper_Z43_layer0 .......
@A: CL153 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:34:31:34:37|*Unassigned bits of rdata_o[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:25:31:25:35|Input clk_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:26:31:26:36|Input rst_ni is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:28:31:28:35|Input req_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:29:31:29:34|Input we_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:30:31:30:36|Input addr_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:31:31:31:37|Input wdata_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:32:31:32:34|Input be_i is unused.
Finished optimization stage 2 on tc_sram_wrapper_Z43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_23_1s_0s_256s_none_0s_64_64_8 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_23_1s_0s_256s_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 .......
Finished optimization stage 2 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 376MB peak: 376MB)
Running optimization stage 2 on cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:52:25:52:30|Input port bits 143 to 132 of areq_i[166:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:55:25:55:30|Input port bit 32 of dreq_i[35:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:59:25:59:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:59:25:59:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 385MB peak: 385MB)
Running optimization stage 2 on lfsr_8s_1_255_0s_1_41_layer0 .......
Finished optimization stage 2 on lfsr_8s_1_255_0s_1_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 385MB peak: 385MB)
Running optimization stage 2 on cva6 .......
Finished optimization stage 2 on cva6 (CPU Time 0h:00m:00s, Memory Used current: 385MB peak: 385MB)
Running optimization stage 2 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_65_Z40_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:41:57:41:70|Input port bits 236 to 231 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:41:57:41:70|Input port bits 174 to 0 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:43:22:43:32|Input port bits 99 to 1 of ex_commit_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:46:67:46:76|Input port bit 118 of lsu_ctrl_i[118:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:46:67:46:76|Input port bits 85 to 18 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:46:67:46:76|Input port bits 9 to 2 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv&quot;:53:28:53:32|Input csr_i is unused.
Finished optimization stage 2 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_65_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 385MB peak: 385MB)
Running optimization stage 2 on controller__internal_typedef_18_64__internal_typedef_18_39_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:63:23:63:39|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:63:23:63:39|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:23:16:23:20|Input clk_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:25:16:25:21|Input rst_ni is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:27:16:27:18|Input v_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:45:16:45:33|Input flush_dcache_ack_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:72:16:72:28|Input hfence_vvma_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/controller.sv&quot;:73:16:73:28|Input hfence_gvma_i is unused.
Finished optimization stage 2 on controller__internal_typedef_18_64__internal_typedef_18_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 385MB peak: 385MB)
Running optimization stage 2 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0 .......
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:38:57:38:70|Input port bits 236 to 235 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:38:57:38:70|Input port bits 230 to 37 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:38:57:38:70|Input port bits 3 to 0 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:47:22:47:25|Input port bits 67 to 1 of ex_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:57:16:57:31|Input dirty_fp_state_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:59:16:59:33|Input csr_write_fflags_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:61:16:61:30|Input dirty_v_state_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:77:22:77:36|Input acc_fflags_ex_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:79:16:79:36|Input acc_fflags_ex_valid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:107:16:107:34|Input csr_hs_ld_st_inst_i is unused.
Finished optimization stage 2 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0 (CPU Time 0h:00m:02s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:38:57:38:70|Input port bits 222 to 213 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:38:57:38:70|Input port bits 174 to 172 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:38:57:38:70|Input port bits 39 to 1 of commit_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:54:21:54:30|Input port bits 63 to 32 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:64:22:64:36|Input port bits 99 to 68 of csr_exception_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:24:16:24:20|Input clk_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:26:16:26:21|Input rst_ni is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:30:16:30:29|Input flush_dcache_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/commit_stage.sv&quot;:36:16:36:28|Input single_step_i is unused.
Finished optimization stage 2 on commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:45:61:45:76|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:139:17:139:25|*Unassigned bits of x_ready_o are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:151:17:151:22|*Unassigned bits of x_we_o are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:153:23:153:28|*Unassigned bits of x_rd_o[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:117:43:117:53|Input fpu_valid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:119:22:119:30|Input fpu_fmt_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:121:22:121:29|Input fpu_rm_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:123:22:123:30|Input fpu_frm_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:125:22:125:31|Input fpu_prec_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:135:43:135:54|Input alu2_valid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:137:43:137:51|Input x_valid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:141:23:141:35|Input x_off_instr_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:155:16:155:31|Input x_result_valid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:156:21:156:30|Input x_result_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:159:16:159:39|Input x_transaction_rejected_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:161:16:161:26|Input acc_valid_i is unused.
Finished optimization stage 2 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0 .......
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:57:17:57:35|*Unassigned bits of csr_hs_ld_st_inst_o are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:55:23:55:33|Input lsu_tinst_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:76:16:76:30|Input hs_ld_st_inst_i is unused.
Finished optimization stage 2 on cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL247 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:54:26:54:35|Input port bit 64 of req_port_i[66:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:54:26:54:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:190:45:190:54|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:127:44:127:52|*Unassigned bits of shared_tlb_update_o.v_st_enbl[0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:90:37:90:48|*Unassigned bits of bad_gpaddr_o[33:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:44:16:44:35|Input enable_translation_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:45:16:45:37|Input enable_g_translation_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:46:16:46:37|Input en_ld_st_translation_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:47:16:47:39|Input en_ld_st_g_translation_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:65:41:65:46|Input vmid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:77:35:77:45|Input vsatp_ppn_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:78:35:78:45|Input hgatp_ppn_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:80:35:80:40|Input vmxr_i is unused.
Finished optimization stage 2 on cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on pmp_entry_34_32_33_layer0 .......
Finished optimization stage 2 on pmp_entry_34_32_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on lzc_34_0_6 .......
Finished optimization stage 2 on lzc_34_0_6 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on pmp_34_32_1_32_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:26:44:26:54|Input port bits 63 to 32 of conf_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:27:41:27:46|Input port bits 15 to 8 of conf_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp.sv&quot;:27:41:27:46|Input port bits 6 to 5 of conf_i[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on pmp_34_32_1_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on sram_32_1s_0s_64_none_0s_64_64_8 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_32_1s_0s_64_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on tc_sram_wrapper_Z31_layer0 .......
@A: CL153 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:34:31:34:37|*Unassigned bits of rdata_o[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:25:31:25:35|Input clk_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:26:31:26:36|Input rst_ni is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:28:31:28:35|Input req_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:29:31:29:34|Input we_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:30:31:30:36|Input addr_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:31:31:31:37|Input wdata_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv&quot;:32:31:32:34|Input be_i is unused.
Finished optimization stage 2 on tc_sram_wrapper_Z31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on sram_24s_1s_0s_64_none_0s_64s_64s_8s .......
@N: CL159 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:34:41:34:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_24s_1s_0s_64_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:74:28:74:46|Input port bits 84 to 74 of shared_tlb_update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:74:28:74:46|Input port bits 41 to 0 of shared_tlb_update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:37:16:37:26|Input g_st_enbl_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:38:16:38:18|Input v_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:40:16:40:29|Input g_ld_st_enbl_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:41:16:41:24|Input ld_st_v_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:45:41:45:49|Input lu_vmid_i is unused.
Finished optimization stage 2 on cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on lfsr_8s_1s_255_0s_1_29_layer0 .......
Finished optimization stage 2 on lfsr_8s_1s_255_0s_1_29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on lzc_2s_0_1 .......
Finished optimization stage 2 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 410MB peak: 441MB)
Running optimization stage 2 on cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0 .......
@W: CL247 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:42:28:42:35|Input port bit 85 of update_i[108:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:42:28:42:35|Input port bits 41 to 0 of update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:47:35:47:44|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:36:16:36:27|Input flush_vvma_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:37:16:37:27|Input flush_gvma_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:39:16:39:26|Input g_st_enbl_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:40:16:40:18|Input v_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:46:41:46:49|Input lu_vmid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:52:41:52:60|Input vmid_to_be_flushed_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:54:36:54:57|Input gpaddr_to_be_flushed_i is unused.
Finished optimization stage 2 on cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0 .......
@W: CL247 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:42:28:42:35|Input port bit 85 of update_i[108:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:42:28:42:35|Input port bits 41 to 0 of update_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:47:35:47:44|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:36:16:36:27|Input flush_vvma_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:37:16:37:27|Input flush_gvma_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:39:16:39:26|Input g_st_enbl_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:40:16:40:18|Input v_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:46:41:46:49|Input lu_vmid_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:52:41:52:60|Input vmid_to_be_flushed_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:54:36:54:57|Input gpaddr_to_be_flushed_i is unused.
Finished optimization stage 2 on cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:142:32:142:53|Input dcache_wbuffer_empty_i is unused.
Finished optimization stage 2 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0 .......
Finished optimization stage 2 on lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on shift_reg__internal_typedef_159_55_0 .......
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv&quot;:20:17:20:21|Input clk_i is unused.
@N: CL159 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv&quot;:21:17:21:22|Input rst_ni is unused.
Finished optimization stage 2 on shift_reg__internal_typedef_159_55_0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on shift_reg__internal_typedef_158_54_1 .......
Finished optimization stage 2 on shift_reg__internal_typedef_158_54_1 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on lzc_2_0_1 .......
Finished optimization stage 2 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:458:2:458:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0110
   0111
@W: CL247 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:39:21:39:30|Input port bit 118 of lsu_ctrl_i[118:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:39:21:39:30|Input port bits 85 to 18 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:39:21:39:30|Input port bits 13 to 10 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:61:35:61:41|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:63:22:63:25|Input port bits 67 to 1 of ex_i[131:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:77:25:77:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:190:45:190:54|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.

Only the first 100 messages of id &apos;CL159&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL159&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {CL159} -count unlimited&apos; in the Tcl shell.
Finished optimization stage 2 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on amo_buffer_23_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/amo_buffer.sv&quot;:32:33:32:42|Input port bits 63 to 0 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on amo_buffer_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on AsyncDpRam_1s_1s_72s .......
Finished optimization stage 2 on AsyncDpRam_1s_1s_72s (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s .......
Finished optimization stage 2 on cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0 .......
@W: CL247 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:40:21:40:30|Input port bit 118 of lsu_ctrl_i[118:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:40:21:40:30|Input port bits 85 to 50 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:40:21:40:30|Input port bits 13 to 10 of lsu_ctrl_i[118:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:32:25:32:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:50:26:50:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:190:45:190:54|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on mult__internal_typedef_21_48__internal_typedef_21_20_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/mult.sv&quot;:16:49:16:57|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/mult.sv&quot;:16:49:16:57|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on mult__internal_typedef_21_48__internal_typedef_21_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on serdiv_32_0s_19_layer0 .......
@N: CL201 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on serdiv_32_0s_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on lzc_32_18446744073709551615s_5 .......
Finished optimization stage 2 on lzc_32_18446744073709551615s_5 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on multiplier_18_layer0 .......
@A: CL153 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:48:6:48:12|*Unassigned bits of clmul_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:48:24:48:31|*Unassigned bits of clmulr_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on multiplier_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:30:20:30:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:30:20:30:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:30:20:30:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:31:20:31:28|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:31:20:31:28|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:31:20:31:28|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:33:20:33:28|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/alu.sv&quot;:33:20:33:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0 .......
Finished optimization stage 2 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0 .......
@N: CL134 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:99:4:99:12|Found RAM regfile_ram_block[0].mem[0], depth=32, width=32
@N: CL134 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:99:4:99:12|Found RAM regfile_ram_block[0].mem[0], depth=32, width=32
Finished optimization stage 2 on ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0 .......
@W: CL247 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:40:56:40:68|Input port bit 175 of issue_instr_i[268:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:40:56:40:68|Input port bits 171 to 41 of issue_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:40:56:40:68|Input port bits 3 to 0 of issue_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_43__internal_typedef_42_11_layer0 .......
Finished optimization stage 2 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_43__internal_typedef_42_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6 .......
Finished optimization stage 2 on rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157 .......
Finished optimization stage 2 on rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155 .......
Finished optimization stage 2 on rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153 .......
Finished optimization stage 2 on rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151 .......
Finished optimization stage 2 on rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149 .......
Finished optimization stage 2 on rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147 .......
Finished optimization stage 2 on rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145 .......
Finished optimization stage 2 on rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143 .......
Finished optimization stage 2 on rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141 .......
Finished optimization stage 2 on rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139 .......
Finished optimization stage 2 on rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137 .......
Finished optimization stage 2 on rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135 .......
Finished optimization stage 2 on rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133 .......
Finished optimization stage 2 on rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131 .......
Finished optimization stage 2 on rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129 .......
Finished optimization stage 2 on rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127 .......
Finished optimization stage 2 on rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125 .......
Finished optimization stage 2 on rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123 .......
Finished optimization stage 2 on rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 2 on rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 2 on rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 2 on rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 2 on rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 2 on rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 2 on rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 2 on rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 2 on rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 2 on rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 2 on rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 2 on rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 2 on rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 2 on rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on rr_arb_tree__gen10_10_5_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 2 on rr_arb_tree__gen10_10_5_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 422MB peak: 441MB)
Running optimization stage 2 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0 .......
@N: CL134 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Found RAM mem_q, depth=4, width=32
@W: CL246 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:72:63:72:77|Input port bits 236 to 235 of decoded_instr_i[268:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:91:23:91:39|Input port bits 69 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:91:23:91:39|Input port bits 4 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[0][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[1][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[2][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[3][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[4][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[5][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[6][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[7][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[8][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[9][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[10][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[11][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[12][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[13][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[14][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[15][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[16][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[17][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[18][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[19][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[20][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[21][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[22][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[23][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[24][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[25][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[26][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[27][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[28][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[29][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[30][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:35:63:35:78|*Unassigned bits of rd_clobber_fpr_o[31][3:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0 (CPU Time 0h:00m:05s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0 .......
@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:56:22:56:26|Input port bit 0 of irq_i[1:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bits 129 to 110 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 108 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 106 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 104 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 102 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 100 of irq_ctrl_i[129:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bits 98 to 78 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 76 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 74 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 72 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 70 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 68 of irq_ctrl_i[129:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bits 66 to 46 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 44 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 42 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 40 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 38 of irq_ctrl_i[129:0] is unused

@W: CL247 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bit 36 of irq_ctrl_i[129:0] is unused

@W: CL246 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:58:21:58:30|Input port bits 34 to 2 of irq_ctrl_i[129:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0 .......
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:281:77:281:77|*Unassigned bits of compressed_req_o.instr[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:281:77:281:77|*Unassigned bits of compressed_req_o.hartid[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :&quot;/home/anonymous/code/cva6/core/id_stage.sv&quot;:86:17:86:34|*Unassigned bits of compressed_valid_o are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on instr_scan_7_layer0 .......
Finished optimization stage 2 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on AsyncThreePortRam_7s_128_3s .......
@N: CL134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:45:2:45:10|Found RAM mem, depth=128, width=3
@N: CL134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:45:2:45:10|Found RAM mem, depth=128, width=3
Finished optimization stage 2 on AsyncThreePortRam_7s_128_3s (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:35:35:35:39|Input port bits 31 to 9 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:35:35:35:39|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:37:23:37:34|Input port bits 32 to 10 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:37:23:37:34|Input port bits 2 to 1 of bht_update_i[33:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on SyncDpRam_5s_32_33s_0s_1s .......
Finished optimization stage 2 on SyncDpRam_5s_32_33s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on btb__gen2__gen3_4_Z5_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:43:35:43:39|Input port bits 31 to 7 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:43:35:43:39|Input port bits 1 to 0 of vpc_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:45:23:45:34|Input port bits 63 to 39 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:45:23:45:34|Input port bits 33 to 32 of btb_update_i[64:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on btb__gen2__gen3_4_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on ras__gen1_3_2_4_layer0 .......
Finished optimization stage 2 on ras__gen1_3_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 .......
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:60:24:60:36|Input port bits 195 to 164 of icache_dreq_i[229:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:60:24:60:36|Input port bits 99 to 0 of icache_dreq_i[229:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_136s .......
@N: CL134 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Found RAM mem, depth=4, width=136
Finished optimization stage 2 on AsyncDpRam_2s_4s_136s (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s .......
Finished optimization stage 2 on cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 470MB peak: 502MB)
Running optimization stage 2 on instr_queue__internal_typedef_16_1_0s_2_layer0 .......
Finished optimization stage 2 on instr_queue__internal_typedef_16_1_0s_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 502MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_32s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_32s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 502MB)
Running optimization stage 2 on cva6_fifo_v3_0_32_2s_1_1s_2s .......
Finished optimization stage 2 on cva6_fifo_v3_0_32_2s_1_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 502MB)
Running optimization stage 2 on instr_realign_1_layer0 .......
@W: CL260 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:347:2:347:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 484MB peak: 502MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 484MB peak: 502MB)


Process completed successfully.
# Tue Sep 10 12:19:57 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 10 12:19:58 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/cva6_1_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 39MB peak: 39MB)

Process took 0h:00m:19s realtime, 0h:00m:19s cputime

Process completed successfully.
# Tue Sep 10 12:19:58 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 266MB peak: 266MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 10 12:20:00 2024

###########################################################]
Premap Report

# Tue Sep 10 12:20:00 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 536MB peak: 536MB)

Reading constraint file: /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
@L: /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1_scck.rpt 
See clock summary report &quot;/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1_scck.rpt&quot;
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 594MB peak: 595MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 594MB peak: 595MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 595MB peak: 595MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 597MB peak: 597MB)

@W: BN114 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:63:9:63:16|Removing instance i_unread (in view: work.btb__gen2__gen3_4_Z5_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;/home/anonymous/code/cva6/core/frontend/bht.sv&quot;:51:9:51:16|Removing instance i_unread (in view: work.bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:510:9:510:25|Removing instance i_unread_fifo_pos (in view: work.instr_queue__internal_typedef_16_1_0s_2_layer0(verilog)) because it does not drive other instances.
@W: BN114 :&quot;/home/anonymous/code/cva6/core/frontend/instr_queue.sv&quot;:509:9:509:28|Removing instance i_unread_branch_mask (in view: work.instr_queue__internal_typedef_16_1_0s_2_layer0(verilog)) because it does not drive other instances.
NConnInternalConnection caching is on
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000&quot; on instance mem\[1\][31:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000&quot; on instance mem\[0\][31:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[0\][71:0].
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000000000&quot; on instance mem\[1\][37:0].
@N: FX493 |Applying initial value &quot;00000000000000000000000000000000000000&quot; on instance mem\[0\][37:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[1\][110:0].
@N: FX493 |Applying initial value &quot;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&quot; on instance mem\[0\][110:0].

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 646MB peak: 646MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 646MB peak: 646MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 647MB peak: 647MB)

@W: BN132 :&quot;/home/anonymous/code/cva6/core/id_stage.sv&quot;:341:2:341:10|Removing sequential instance id_stage_i.issue_q[0].sbe.ex.valid because it is equivalent to instance id_stage_i.issue_q[0].sbe.valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_64_64_0_none_0s_64_64_8_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_64_64_0_none_1s_0_0s_64_2(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_64_64_0_none_0s_64_64_8_3(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_64_64_0_none_1s_0_0s_64_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_64_64_0_none_0s_64_64_8_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_64_64_0_none_1s_0_0s_64_3(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_64_64_0_none_0s_64_64_8_2(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_64_64_0_none_1s_0_0s_64_1(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:355:2:355:10|Removing sequential instance cmp_en_q (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:341:6:341:15|Removing instance gen_tag_srams\[0\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:341:6:341:15|Removing instance gen_tag_srams\[1\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:315:6:315:16|Removing instance gen_data_banks\[1\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:315:6:315:16|Removing instance gen_data_banks\[3\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:315:6:315:16|Removing instance gen_data_banks\[0\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:315:6:315:16|Removing instance gen_data_banks\[2\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:263:4:263:15|Removing instance i_lzc_rd_hit (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:255:4:255:20|Removing instance i_lzc_wbuffer_hit (in view: work.wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:225:10:225:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:216:10:216:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:225:10:225:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:216:10:216:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:456:4:456:12|Removing instance i_hit_lzc (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Removing sequential instance rd_req_q (in view: work.wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Removing sequential instance rd_req_q (in view: work.wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Removing sequential instance mshr_q\.repl_way[0] (in view: work.wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:203:4:203:13|Removing instance i_lfsr_inv (in view: work.wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:193:4:193:12|Removing instance i_lzc_inv (in view: work.wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[0\][6] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][6] (in view: work.AsyncDpRam_1s_2s_111s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:225:10:225:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv&quot;:216:10:216:20|Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6(verilog)) because it does not drive other instances.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.inv_q is reduced to a combinational gate by constant propagation.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256s_none_0s_64_64_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256s_none_0s_0_0s_23_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_128_128_0_256s_none_0s_0_0s_128_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256s_none_0s_64_64_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256s_none_0s_0_0s_23_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram_cache.sv&quot;:111:8:111:16|Removing instance genblk1\.data_sram (in view: work.sram_cache_128_128_0_256s_none_0s_0_0s_128_1(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance repl_way_oh_q[1:0] (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:492:6:492:14|Removing instance gen_sram\[0\]\.data_sram (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:492:6:492:14|Removing instance gen_sram\[1\]\.data_sram (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:466:6:466:13|Removing instance gen_sram\[1\]\.tag_sram (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:466:6:466:13|Removing instance gen_sram\[0\]\.tag_sram (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:435:4:435:12|Removing instance i_lzc_hit (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:412:4:412:9|Removing instance i_lfsr (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:402:4:402:8|Removing instance i_lzc (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance icache_rtrn_tid_q[1:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:130:2:130:10|Removing sequential instance write_pointer_q[1:0] (in view: work.cva6_fifo_v3_0_2_4_2s_4_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:130:2:130:10|Removing sequential instance read_pointer_q[1:0] (in view: work.cva6_fifo_v3_0_2_4_2s_4_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_fifo_v3.sv&quot;:153:6:153:13|Removing instance gen_fpga_queue\.fifo_ram (in view: work.cva6_fifo_v3_0_2_4_2s_4_2(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:140:8:140:19|Removing instance ldbuf_free_index_multi_gen\.lzc_windex_i (in view: work.load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0(verilog)) because it does not drive other instances.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.gva is reduced to a combinational gate by constant propagation.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[1\]\.pte\.reserved[9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[0\]\.pte\.reserved[9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[1\]\.pte\.rsw[1:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[0\]\.pte\.rsw[1:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[1\]\.pte\.x (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[1\]\.pte\.v (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[1\]\.pte\.r (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[1\]\.pte\.a (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[0\]\.pte\.x (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[0\]\.pte\.v (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[0\]\.pte\.r (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance content_q\[0\]\.pte\.a (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_32_1s_0s_64_none_0s_64_8_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_24s_1s_0s_64_none_0s_64s_64s_8s_0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_32_1s_0s_64_none_0s_64_8_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/common/local/util/sram.sv&quot;:75:8:75:24|Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_24s_1s_0s_64_none_0s_64s_64s_8s_1(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:484:10:484:17|Removing instance gen_sram\[0\]\.genblk1\.g_content_sram\[0\]\.pte_sram (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:484:10:484:17|Removing instance gen_sram\[1\]\.genblk1\.g_content_sram\[0\]\.pte_sram (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:464:8:464:15|Removing instance gen_sram\[0\]\.genblk1\.tag_sram (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:464:8:464:15|Removing instance gen_sram\[1\]\.genblk1\.tag_sram (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) because it does not drive other instances.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_tree_q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.tags_q[1].asid[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.valid (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[1\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[1\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.asid[0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_58_2_0s_18446744073709551615_27_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:182:4:182:9|Removing instance i_itlb (in view: work.cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Removing sequential instance tlb_update_asid_q[0] (in view: work.cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Removing sequential instance global_mapping_q (in view: work.cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing sequential instance itlb_vpn_q[19:0] (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_tree_q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.tags_q[1].asid[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.valid (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[1\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[1\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv&quot;:387:2:387:10|Removing sequential instance tags_q\[0\]\.asid[0] (in view: work.cva6_tlb__internal_typedef_161__internal_typedef_162_59_2_0s_18446744073709551615_28_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_hit_q is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_is_page_q[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_pte_q.d is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_pte_q.u is reduced to a combinational gate by constant propagation.
@W: MO129 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_pte_q.w is reduced to a combinational gate by constant propagation.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:210:4:210:9|Removing instance i_dtlb (in view: work.cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing sequential instance dtlb_req_q (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing sequential instance dtlb_vpn_q[19:0] (in view: work.cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:444:4:444:19|Removing instance i_pipe_reg_store (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:692:6:692:14|Removing sequential instance genblk3\.genblk2\.vaddr_to_be_flushed[31:0] (in view: work.ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:692:6:692:14|Removing sequential instance genblk3\.genblk2\.asid_to_be_flushed[0] (in view: work.ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/ex_stage.sv&quot;:660:6:660:14|Removing sequential instance genblk3\.genblk1\.current_instruction_is_sfence_vma (in view: work.ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:897:2:897:10|Removing sequential instance x_transaction_rejected_o (in view: work.issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:471:6:471:14|Removing instance genblk4\[0\]\.i_sel_rs3 (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:342:6:342:23|Removing instance gen_sel_clobbers\[0\]\.i_sel_gpr_clobbers (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:200:4:200:42|Removing instance i_cvxif_issue_register_commit_if_driver (in view: work.issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing sequential instance speculative_q (in view: work.frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance Mem_DP[32:0] (in view: work.SyncDpRam_5s_32_33s_0s_1s(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][31] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][30] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][29] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][28] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][27] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][26] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][25] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][24] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][23] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][22] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][21] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][20] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][19] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][18] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][17] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][16] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][15] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][14] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][13] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][12] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][11] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][10] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][9] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][8] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][7] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][6] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][5] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][4] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][3] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][2] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][1] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance mem\[1\][0] (in view: work.AsyncDpRam_1s_2s_32s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:1693:4:1693:21|Removing instance i_cva6_rvfi_probes (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/id_stage.sv&quot;:341:2:341:10|Removing sequential instance issue_q\[0\]\.is_ctrl_flow (in view: work.id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance dcache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance dcache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance icache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance icache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 647MB peak: 647MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 647MB peak: 647MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 647MB peak: 647MB)

@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine state_q[2:0] (in view: work.serdiv_32_0s_19_layer0(verilog))
original code -&gt; new code
   00 -&gt; 00
   01 -&gt; 01
   10 -&gt; 10
Encoding state machine state_q[6:0] (in view: work.cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine state_q[6:0] (in view: work.load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0(verilog))
original code -&gt; new code
   0000 -&gt; 0000001
   0001 -&gt; 0000010
   0010 -&gt; 0000100
   0011 -&gt; 0001000
   0100 -&gt; 0010000
   0110 -&gt; 0100000
   0111 -&gt; 1000000
Encoding state machine state_q[5:0] (in view: work.cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0(verilog))
original code -&gt; new code
   000 -&gt; 000001
   001 -&gt; 000010
   010 -&gt; 000100
   011 -&gt; 001000
   100 -&gt; 010000
   101 -&gt; 100000
Encoding state machine state_q[6:0] (in view: work.wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0(verilog))
original code -&gt; new code
   000 -&gt; 0000001
   001 -&gt; 0000010
   010 -&gt; 0000100
   011 -&gt; 0001000
   100 -&gt; 0010000
   101 -&gt; 0100000
   110 -&gt; 1000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0(verilog))
original code -&gt; new code
   000 -&gt; 00000001
   001 -&gt; 00000010
   010 -&gt; 00000100
   011 -&gt; 00001000
   100 -&gt; 00010000
   101 -&gt; 00100000
   110 -&gt; 01000000
   111 -&gt; 10000000
Encoding state machine wr_state_q[2:0] (in view: work.axi_shim__gen57__gen58_79_2_1s_51_layer0(verilog))
original code -&gt; new code
   0000 -&gt; 00
   0001 -&gt; 01
   0010 -&gt; 10

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 652MB peak: 652MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 652MB peak: 652MB)

@N: FX1185 |Applying syn_allowed_resources blockrams=3 on compile point issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=1 on compile point load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=1 on compile point csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=3 on compile point wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0 
@N: FX1184 |Applying syn_allowed_resources blockrams=990 on top level netlist cva6 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 652MB peak: 652MB)



Clock Summary
******************

          Start          Requested     Requested     Clock        Clock          Clock
Level     Clock          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------
0 -       cva6|clk_i     200.0 MHz     5.000         inferred     (multiple)     5281 
======================================================================================



Clock Load Summary
***********************

               Clock     Source          Clock Pin                                                   Non-clock Pin     Non-clock Pin
Clock          Load      Pin             Seq Example                                                 Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------
cva6|clk_i     5281      clk_i(port)     gen_cache_wt\.i_cache_subsystem.i_adapter.amo_gen_r_q.C     -                 -            
====================================================================================================================================

@W: MT530 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:347:2:347:10|Found inferred clock cva6|clk_i which controls 5281 sequential elements including i_frontend.i_instr_realign.unaligned_q. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 5074 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_i               port                   5074       csr_regfile_i.dcache_q[0]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 652MB peak: 652MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 652MB peak: 652MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 652MB peak: 652MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 564MB peak: 652MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Sep 10 12:20:04 2024

###########################################################]
Map &amp; Optimize Report

# Tue Sep 10 12:20:04 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


@N: MF104 :&quot;/home/anonymous/code/cva6/core/issue_stage.sv&quot;:17:7:17:17|Found compile point of type hard on View view:work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog) 
@N: MF104 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:16:7:16:21|Found compile point of type hard on View view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog) 
@N: MF104 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:16:7:16:17|Found compile point of type hard on View view:work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog) 
@N: MF104 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:16:7:16:15|Found compile point of type hard on View view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue Sep 10 12:20:05 2024
Mapping cva6 as a separate process
Mapping issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0 as a separate process
Mapping load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0 as a separate process
Mapping csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:16:7:16:17|Mapping Compile point view:work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0_verilog_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) with 236 words by 1 bit.
@W: BN161 :|Net pc_commit[0] has multiple drivers .
@W: BN161 :|Net pc_commit[1] has multiple drivers .
@W: BN161 :|Net pc_commit[2] has multiple drivers .
@W: BN161 :|Net pc_commit[3] has multiple drivers .
@W: BN161 :|Net pc_commit[4] has multiple drivers .
@W: BN161 :|Net pc_commit[5] has multiple drivers .
@W: BN161 :|Net pc_commit[6] has multiple drivers .
@W: BN161 :|Net pc_commit[7] has multiple drivers .
@W: BN161 :|Net pc_commit[8] has multiple drivers .
@W: BN161 :|Net pc_commit[9] has multiple drivers .
@W: BN161 :|Net pc_commit[10] has multiple drivers .
@W: BN161 :|Net pc_commit[11] has multiple drivers .
@W: BN161 :|Net pc_commit[12] has multiple drivers .
@W: BN161 :|Net pc_commit[13] has multiple drivers .
@W: BN161 :|Net pc_commit[14] has multiple drivers .
@W: BN161 :|Net pc_commit[15] has multiple drivers .
@W: BN161 :|Net pc_commit[16] has multiple drivers .
@W: BN161 :|Net pc_commit[17] has multiple drivers .
@W: BN161 :|Net pc_commit[18] has multiple drivers .
@W: BN161 :|Net pc_commit[19] has multiple drivers .
@W: BN161 :|Net pc_commit[20] has multiple drivers .
@W: BN161 :|Net pc_commit[21] has multiple drivers .
@W: BN161 :|Net pc_commit[22] has multiple drivers .
@W: BN161 :|Net pc_commit[23] has multiple drivers .
@W: BN161 :|Net pc_commit[24] has multiple drivers .
@W: BN161 :|Net pc_commit[25] has multiple drivers .
@W: BN161 :|Net pc_commit[26] has multiple drivers .
@W: BN161 :|Net pc_commit[27] has multiple drivers .
@W: BN161 :|Net pc_commit[28] has multiple drivers .
@W: BN161 :|Net pc_commit[29] has multiple drivers .
@W: BN161 :|Net pc_commit[30] has multiple drivers .
@W: BN161 :|Net pc_commit[31] has multiple drivers .
@W: BN161 :|Net N_377 has multiple drivers .
@W: BN161 :|Net N_378 has multiple drivers .
@W: BN161 :|Net N_380 has multiple drivers .
@W: BN161 :|Net N_381 has multiple drivers .
@W: BN161 :|Net N_382 has multiple drivers .
@W: BN161 :|Net N_383 has multiple drivers .
@W: BN161 :|Net N_384 has multiple drivers .
@W: BN161 :|Net N_385 has multiple drivers .
@W: BN161 :|Net N_386 has multiple drivers .
@W: BN161 :|Net N_387 has multiple drivers .
@W: BN161 :|Net N_388 has multiple drivers .
@W: BN161 :|Net N_389 has multiple drivers .
@W: BN161 :|Net N_390 has multiple drivers .
@W: BN161 :|Net N_391 has multiple drivers .
@W: BN161 :|Net N_392 has multiple drivers .
@W: BN161 :|Net N_393 has multiple drivers .
@W: BN161 :|Net N_394 has multiple drivers .
@W: BN161 :|Net N_395 has multiple drivers .
@W: BN161 :|Net N_396 has multiple drivers .
@W: BN161 :|Net N_397 has multiple drivers .
@W: BN161 :|Net N_398 has multiple drivers .
@W: BN161 :|Net N_399 has multiple drivers .
@W: BN161 :|Net N_400 has multiple drivers .
@W: BN161 :|Net N_401 has multiple drivers .
@W: BN161 :|Net N_402 has multiple drivers .
@W: BN161 :|Net N_403 has multiple drivers .
@W: BN161 :|Net N_404 has multiple drivers .
@W: BN161 :|Net N_405 has multiple drivers .
@W: BN161 :|Net N_406 has multiple drivers .
@W: BN161 :|Net N_407 has multiple drivers .
@W: BN161 :|Net N_408 has multiple drivers .
@W: BN161 :|Net N_409 has multiple drivers .
@W: BN161 :|Net N_410 has multiple drivers .
@W: BN161 :|Net N_411 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 581MB peak: 581MB)

@W: BN161 :|Net N_7701_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_7865_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_8029_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_8193_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_1_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_2_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$result_3_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net N_8294_sn has multiple drivers .
@W: BN161 :|Net inp_sn[6] has multiple drivers .
@W: BN161 :|Net inp_1_sn[33] has multiple drivers .
@W: BN161 :|Net N_8364_sn has multiple drivers .
@W: BN161 :|Net inp_sn_0[6] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[33] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[30] has multiple drivers .
@W: BN161 :|Net N_8504_sn has multiple drivers .
@W: BN161 :|Net inp_sn[9] has multiple drivers .
@W: BN161 :|Net inp_1_sn[39] has multiple drivers .
@W: BN161 :|Net N_8574_sn has multiple drivers .
@W: BN161 :|Net inp_sn_0[9] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[39] has multiple drivers .
@W: BN161 :|Net inp_1_sn_0[36] has multiple drivers .
@W: BN161 :|Net N_8714_sn has multiple drivers .
@W: BN161 :|Net inp_sn[12] has multiple drivers .
@W: BN161 :|Net inp_1_sn[45] has multiple drivers .
@W: BN161 :|Net N_8784_sn has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.cva6(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 587MB peak: 587MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 602MB peak: 602MB)

NConnInternalConnection caching is on
@W: BN132 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Removing sequential instance csr_regfile_i.debug_mode_q_0 because it is equivalent to instance csr_regfile_i.debug_mode_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 1180MB peak: 1180MB)

@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[32] because it is equivalent to instance csr_regfile_i.cycle_q[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[33] because it is equivalent to instance csr_regfile_i.cycle_q[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[34] because it is equivalent to instance csr_regfile_i.cycle_q[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[35] because it is equivalent to instance csr_regfile_i.cycle_q[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[36] because it is equivalent to instance csr_regfile_i.cycle_q[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[37] because it is equivalent to instance csr_regfile_i.cycle_q[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[38] because it is equivalent to instance csr_regfile_i.cycle_q[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[39] because it is equivalent to instance csr_regfile_i.cycle_q[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[40] because it is equivalent to instance csr_regfile_i.cycle_q[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[41] because it is equivalent to instance csr_regfile_i.cycle_q[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[42] because it is equivalent to instance csr_regfile_i.cycle_q[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[43] because it is equivalent to instance csr_regfile_i.cycle_q[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[44] because it is equivalent to instance csr_regfile_i.cycle_q[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[45] because it is equivalent to instance csr_regfile_i.cycle_q[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[46] because it is equivalent to instance csr_regfile_i.cycle_q[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[47] because it is equivalent to instance csr_regfile_i.cycle_q[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[48] because it is equivalent to instance csr_regfile_i.cycle_q[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[49] because it is equivalent to instance csr_regfile_i.cycle_q[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[50] because it is equivalent to instance csr_regfile_i.cycle_q[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[51] because it is equivalent to instance csr_regfile_i.cycle_q[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[52] because it is equivalent to instance csr_regfile_i.cycle_q[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[53] because it is equivalent to instance csr_regfile_i.cycle_q[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[54] because it is equivalent to instance csr_regfile_i.cycle_q[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[55] because it is equivalent to instance csr_regfile_i.cycle_q[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[56] because it is equivalent to instance csr_regfile_i.cycle_q[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[57] because it is equivalent to instance csr_regfile_i.cycle_q[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[58] because it is equivalent to instance csr_regfile_i.cycle_q[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[59] because it is equivalent to instance csr_regfile_i.cycle_q[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[60] because it is equivalent to instance csr_regfile_i.cycle_q[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[61] because it is equivalent to instance csr_regfile_i.cycle_q[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[62] because it is equivalent to instance csr_regfile_i.cycle_q[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[63] because it is equivalent to instance csr_regfile_i.cycle_q[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[0] because it is equivalent to instance csr_regfile_i.cycle_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[1] because it is equivalent to instance csr_regfile_i.cycle_q_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[2] because it is equivalent to instance csr_regfile_i.cycle_q_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[3] because it is equivalent to instance csr_regfile_i.cycle_q_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[4] because it is equivalent to instance csr_regfile_i.cycle_q_0[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[5] because it is equivalent to instance csr_regfile_i.cycle_q_0[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[6] because it is equivalent to instance csr_regfile_i.cycle_q_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[7] because it is equivalent to instance csr_regfile_i.cycle_q_0[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[8] because it is equivalent to instance csr_regfile_i.cycle_q_0[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[9] because it is equivalent to instance csr_regfile_i.cycle_q_0[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[10] because it is equivalent to instance csr_regfile_i.cycle_q_0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[11] because it is equivalent to instance csr_regfile_i.cycle_q_0[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[12] because it is equivalent to instance csr_regfile_i.cycle_q_0[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[13] because it is equivalent to instance csr_regfile_i.cycle_q_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[14] because it is equivalent to instance csr_regfile_i.cycle_q_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[15] because it is equivalent to instance csr_regfile_i.cycle_q_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[16] because it is equivalent to instance csr_regfile_i.cycle_q_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[17] because it is equivalent to instance csr_regfile_i.cycle_q_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[18] because it is equivalent to instance csr_regfile_i.cycle_q_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[19] because it is equivalent to instance csr_regfile_i.cycle_q_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[20] because it is equivalent to instance csr_regfile_i.cycle_q_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[21] because it is equivalent to instance csr_regfile_i.cycle_q_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[22] because it is equivalent to instance csr_regfile_i.cycle_q_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[23] because it is equivalent to instance csr_regfile_i.cycle_q_0[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[24] because it is equivalent to instance csr_regfile_i.cycle_q_0[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[25] because it is equivalent to instance csr_regfile_i.cycle_q_0[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[26] because it is equivalent to instance csr_regfile_i.cycle_q_0[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[27] because it is equivalent to instance csr_regfile_i.cycle_q_0[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[28] because it is equivalent to instance csr_regfile_i.cycle_q_0[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[29] because it is equivalent to instance csr_regfile_i.cycle_q_0[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[30] because it is equivalent to instance csr_regfile_i.cycle_q_0[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.cycle_q_mod[31] because it is equivalent to instance csr_regfile_i.cycle_q_0[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[32] because it is equivalent to instance csr_regfile_i.instret_q[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[33] because it is equivalent to instance csr_regfile_i.instret_q[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[34] because it is equivalent to instance csr_regfile_i.instret_q[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[35] because it is equivalent to instance csr_regfile_i.instret_q[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[36] because it is equivalent to instance csr_regfile_i.instret_q[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[37] because it is equivalent to instance csr_regfile_i.instret_q[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[38] because it is equivalent to instance csr_regfile_i.instret_q[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[39] because it is equivalent to instance csr_regfile_i.instret_q[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[40] because it is equivalent to instance csr_regfile_i.instret_q[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[41] because it is equivalent to instance csr_regfile_i.instret_q[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[42] because it is equivalent to instance csr_regfile_i.instret_q[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[43] because it is equivalent to instance csr_regfile_i.instret_q[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[44] because it is equivalent to instance csr_regfile_i.instret_q[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[45] because it is equivalent to instance csr_regfile_i.instret_q[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[46] because it is equivalent to instance csr_regfile_i.instret_q[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[47] because it is equivalent to instance csr_regfile_i.instret_q[47]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[48] because it is equivalent to instance csr_regfile_i.instret_q[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[49] because it is equivalent to instance csr_regfile_i.instret_q[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[50] because it is equivalent to instance csr_regfile_i.instret_q[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[51] because it is equivalent to instance csr_regfile_i.instret_q[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[52] because it is equivalent to instance csr_regfile_i.instret_q[52]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[53] because it is equivalent to instance csr_regfile_i.instret_q[53]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[54] because it is equivalent to instance csr_regfile_i.instret_q[54]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[55] because it is equivalent to instance csr_regfile_i.instret_q[55]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[56] because it is equivalent to instance csr_regfile_i.instret_q[56]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[57] because it is equivalent to instance csr_regfile_i.instret_q[57]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[58] because it is equivalent to instance csr_regfile_i.instret_q[58]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[59] because it is equivalent to instance csr_regfile_i.instret_q[59]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[60] because it is equivalent to instance csr_regfile_i.instret_q[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[61] because it is equivalent to instance csr_regfile_i.instret_q[61]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[62] because it is equivalent to instance csr_regfile_i.instret_q[62]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[63] because it is equivalent to instance csr_regfile_i.instret_q[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[0] because it is equivalent to instance csr_regfile_i.instret_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[1] because it is equivalent to instance csr_regfile_i.instret_q_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance csr_regfile_i.instret_q_mod[2] because it is equivalent to instance csr_regfile_i.instret_q_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;BN132&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0.srr -id BN132&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN132} -count unlimited&apos; in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1184MB peak: 1188MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1184MB peak: 1188MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1184MB peak: 1188MB)


Finished preparing to map (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 1184MB peak: 1188MB)


Finished technology mapping (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 1232MB peak: 1232MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -8.34ns		3898 /      1384
   2		0h:00m:19s		    -8.34ns		3885 /      1384
   3		0h:00m:20s		    -8.44ns		3885 /      1384
   4		0h:00m:20s		    -8.34ns		3885 /      1384
   5		0h:00m:21s		    -8.34ns		3886 /      1384
   6		0h:00m:21s		    -8.34ns		3887 /      1384
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][0] (in view: work.cva6(verilog)) with 150 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\][1] (in view: work.cva6(verilog)) with 292 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance debug_mode_q (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) with 95 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   7		0h:00m:28s		    -8.05ns		3904 /      1392
   8		0h:00m:28s		    -7.88ns		3908 /      1392
   9		0h:00m:28s		    -6.77ns		3910 /      1392
  10		0h:00m:29s		    -6.65ns		3912 /      1392
  11		0h:00m:30s		    -6.40ns		3922 /      1392
  12		0h:00m:30s		    -6.40ns		3921 /      1392
  13		0h:00m:31s		    -6.37ns		3921 /      1392
  14		0h:00m:32s		    -6.59ns		3923 /      1392
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_fast[1] (in view: work.cva6(verilog)) with 32 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_1_rep2 (in view: work.cva6(verilog)) with 57 loads 3 times to improve timing.
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication


  15		0h:00m:33s		    -6.33ns		3939 /      1398
  16		0h:00m:33s		    -6.33ns		3941 /      1398
  17		0h:00m:34s		    -6.41ns		3940 /      1398
  18		0h:00m:34s		    -6.31ns		3943 /      1398
  19		0h:00m:34s		    -6.41ns		3943 /      1398
  20		0h:00m:35s		    -6.41ns		3944 /      1398

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 1233MB peak: 1233MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1233MB peak: 1233MB)


Finished mapping csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0
Mapping wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0 as a separate process
MCP Status: 4 jobs running

@N: MF106 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv&quot;:16:7:16:15|Mapping Compile point view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)

@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MF135 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_1[3:0] is 4 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 577MB)

@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.

Only the first 100 messages of id &apos;BN362&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0.srr -id BN362&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN362} -count unlimited&apos; in the Tcl shell.
@W: BN161 :|Net N_2137 has multiple drivers .
@W: BN161 :|Net N_2139 has multiple drivers .
@W: BN161 :|Net N_2141 has multiple drivers .
@W: BN161 :|Net N_2143 has multiple drivers .
@W: BN161 :|Net N_2145 has multiple drivers .
@W: BN161 :|Net N_2147 has multiple drivers .
@W: BN161 :|Net N_2149 has multiple drivers .
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:230:9:230:45|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 34 by 34 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .
@W: BN161 :|Net N_2900 has multiple drivers .
@W: BN161 :|Net N_2901 has multiple drivers .
@W: BN161 :|Net N_2902 has multiple drivers .
@W: BN161 :|Net N_2903 has multiple drivers .
@W: BN161 :|Net N_2904 has multiple drivers .
@W: BN161 :|Net N_2905 has multiple drivers .
@W: BN161 :|Net N_2906 has multiple drivers .
@W: BN161 :|Net N_2907 has multiple drivers .
@W: BN161 :|Net N_2908 has multiple drivers .
@W: BN161 :|Net N_2909 has multiple drivers .
@W: BN161 :|Net N_2910 has multiple drivers .
@W: BN161 :|Net N_2911 has multiple drivers .
@W: BN161 :|Net N_2912 has multiple drivers .
@W: BN161 :|Net N_2913 has multiple drivers .
@W: BN161 :|Net N_2914 has multiple drivers .
@W: BN161 :|Net N_2915 has multiple drivers .
@W: BN161 :|Net N_2916 has multiple drivers .
@W: BN161 :|Net N_2917 has multiple drivers .
@W: BN161 :|Net N_2918 has multiple drivers .
@W: BN161 :|Net N_2919 has multiple drivers .
@W: BN161 :|Net N_2920 has multiple drivers .
@W: BN161 :|Net N_2921 has multiple drivers .
@W: BN161 :|Net N_2922 has multiple drivers .
@W: BN161 :|Net N_2923 has multiple drivers .
@W: BN161 :|Net N_2924 has multiple drivers .
@W: BN161 :|Net N_2925 has multiple drivers .
@W: BN161 :|Net N_2926 has multiple drivers .
@W: BN161 :|Net N_2927 has multiple drivers .
@W: BN161 :|Net N_2928 has multiple drivers .
@W: BN161 :|Net N_2929 has multiple drivers .
@W: BN161 :|Net N_2930 has multiple drivers .
@W: BN161 :|Net N_2931 has multiple drivers .
@W: BN161 :|Net N_2932 has multiple drivers .
@W: BN161 :|Net N_2933 has multiple drivers .
@W: BN161 :|Net N_2934 has multiple drivers .
@W: BN161 :|Net N_2935 has multiple drivers .
@W: BN161 :|Net N_2936 has multiple drivers .
@W: BN161 :|Net N_2937 has multiple drivers .
@W: BN161 :|Net N_2938 has multiple drivers .
@W: BN161 :|Net N_2939 has multiple drivers .
@W: BN161 :|Net N_2940 has multiple drivers .
@W: BN161 :|Net N_2941 has multiple drivers .
@W: BN161 :|Net N_2942 has multiple drivers .
@W: BN161 :|Net N_2943 has multiple drivers .
@W: BN161 :|Net N_2944 has multiple drivers .
@W: BN161 :|Net N_2945 has multiple drivers .
@W: BN161 :|Net N_2946 has multiple drivers .
@W: BN161 :|Net N_2947 has multiple drivers .
@W: BN161 :|Net N_2948 has multiple drivers .
@W: BN161 :|Net N_2949 has multiple drivers .
@W: BN161 :|Net N_2950 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl.address_off_q[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl.address_off_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Found counter in view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) instance i_wt_dcache_missunit.cnt_q[7:0] 
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:250:63:250:169|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:250:63:250:169|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l2\.un46_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l3\.un62_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:227:39:227:158|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un3_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:227:39:227:158|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un9_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:227:39:227:158|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un21_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MO231 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv&quot;:68:2:68:10|Found counter in view:work.exp_backoff_3s_16s_16s(verilog) instance cnt_q[15:0] 
@N: MF135 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0] is 4 words by 1 bits.
@N: FO126 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Generating RAM tx_stat_q_1[3:0]
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:434:54:434:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un3_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:434:54:434:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un11_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:435:54:435:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un6_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:435:54:435:81|Found 8 by 8 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un14_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:428:43:428:169|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:428:43:428:169|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: MF794 |RAM tx_stat_q_1[3:0] required 8 registers during mapping 
@N: MF794 |RAM tx_stat_q[0] required 1 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 578MB peak: 578MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 599MB peak: 599MB)

NConnInternalConnection caching is on
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram1_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram3_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram0_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram2_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 1162MB peak: 1162MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 1162MB peak: 1162MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1162MB peak: 1162MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1162MB peak: 1162MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 1162MB peak: 1162MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 1197MB peak: 1197MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -7.49ns		2324 /      1280
   2		0h:00m:10s		    -7.48ns		2321 /      1280
   3		0h:00m:11s		    -7.21ns		2321 /      1280
@N: FX271 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Replicating instance i_wt_dcache_missunit.state_q[2] (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Replicating instance i_wt_dcache_missunit.state_q[3] (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog)) with 33 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:12s		    -7.04ns		2339 /      1282

   5		0h:00m:12s		    -7.04ns		2338 /      1282
   6		0h:00m:12s		    -7.39ns		2340 /      1282
   7		0h:00m:12s		    -7.09ns		2341 /      1282

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 1198MB peak: 1198MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 1198MB peak: 1198MB)


Finished mapping wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0
MCP Status: 3 jobs running

@N: MF106 :&quot;/home/anonymous/code/cva6/core/load_store_unit.sv&quot;:16:7:16:21|Mapping Compile point view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0_verilog_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[2\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[1\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs1[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rs2[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.rd[4:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.result[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.ex\.tval[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.bp\.predict_address[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.is_compressed (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 236 words by 1 bit.
@W: BN161 :|Net N_4854 has multiple drivers .
@W: BN161 :|Net N_4857 has multiple drivers .
@W: BN161 :|Net N_4859 has multiple drivers .
@W: BN161 :|Net N_4860 has multiple drivers .
@W: BN161 :|Net N_4870 has multiple drivers .
@W: BN161 :|Net N_4873 has multiple drivers .
@W: BN161 :|Net N_4874 has multiple drivers .
@W: BN161 :|Net N_4875 has multiple drivers .
@W: BN161 :|Net N_4876 has multiple drivers .
@W: BN161 :|Net N_4879 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 581MB peak: 581MB)

@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:587:2:587:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[3] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[2] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:633:2:633:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[0\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[293] has multiple drivers .
@W: BN161 :|Net inp_sn[486] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[1\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[302] has multiple drivers .
@W: BN161 :|Net inp_sn[492] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[2\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[296] has multiple drivers .
@W: BN161 :|Net inp_sn[498] has multiple drivers .
@W: BN161 :|Net issue_stage_i.i_scoreboard.mem_n\[3\]$sbe$ex$gva_0_sqmuxa_sn has multiple drivers .
@W: BN161 :|Net inp_sn[299] has multiple drivers .
@W: BN161 :|Net inp_0_sn[5] has multiple drivers .
@W: BN161 :|Net N_4954 has multiple drivers .
@W: BN161 :|Net N_4956 has multiple drivers .
@W: BN161 :|Net N_4958 has multiple drivers .
@W: BN161 :|Net N_4960 has multiple drivers .
@W: BN161 :|Net N_4962 has multiple drivers .
@W: BN161 :|Net N_4964 has multiple drivers .
@W: BN161 :|Net N_4976 has multiple drivers .
@W: BN161 :|Net N_4978 has multiple drivers .
@W: BN161 :|Net N_4987 has multiple drivers .
@W: BN161 :|Net N_4988 has multiple drivers .
@W: BN161 :|Net N_4991 has multiple drivers .
@W: BN161 :|Net N_4992 has multiple drivers .
@W: BN161 :|Net N_4993 has multiple drivers .
@W: BN161 :|Net N_4994 has multiple drivers .
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:428:43:428:169|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:428:43:428:169|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:250:63:250:169|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:250:63:250:169|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.cva6(verilog))
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_2lto7 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_4lto7 has multiple drivers .
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv&quot;:256:2:256:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.gen_rd_ports\[1\]\.genblk1\.i_wt_dcache_ctrl.address_tag_q[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN161 :|Net N_5767 has multiple drivers .
@W: BN161 :|Net N_5768 has multiple drivers .
@W: BN161 :|Net N_5769 has multiple drivers .
@W: BN161 :|Net N_5770 has multiple drivers .
@W: BN161 :|Net N_5771 has multiple drivers .
@W: BN161 :|Net N_5772 has multiple drivers .
@W: BN161 :|Net N_5773 has multiple drivers .
@W: BN161 :|Net N_5774 has multiple drivers .
@W: BN161 :|Net N_5775 has multiple drivers .
@W: BN161 :|Net N_5776 has multiple drivers .
@W: BN161 :|Net N_5777 has multiple drivers .
@W: BN161 :|Net N_5778 has multiple drivers .
@W: BN161 :|Net N_5779 has multiple drivers .
@W: BN161 :|Net N_5780 has multiple drivers .
@W: BN161 :|Net N_5781 has multiple drivers .
@W: BN161 :|Net N_5782 has multiple drivers .
@W: BN161 :|Net N_5783 has multiple drivers .
@W: BN161 :|Net N_5784 has multiple drivers .
@W: BN161 :|Net N_5785 has multiple drivers .
@W: BN161 :|Net N_5786 has multiple drivers .
@W: BN161 :|Net N_5787 has multiple drivers .
@W: BN161 :|Net N_5788 has multiple drivers .
@W: BN161 :|Net N_5789 has multiple drivers .
@W: BN161 :|Net N_5790 has multiple drivers .
@W: BN161 :|Net N_5791 has multiple drivers .
@W: BN161 :|Net N_5792 has multiple drivers .
@W: BN161 :|Net N_5793 has multiple drivers .
@W: BN161 :|Net N_5826 has multiple drivers .
@W: BN161 :|Net N_5827 has multiple drivers .
@W: BN161 :|Net N_5828 has multiple drivers .
@W: BN161 :|Net N_5829 has multiple drivers .
@W: BN161 :|Net N_5830 has multiple drivers .
@W: BN161 :|Net N_5831 has multiple drivers .
@W: BN161 :|Net N_5832 has multiple drivers .
@W: BN161 :|Net N_5833 has multiple drivers .
@W: BN161 :|Net N_5834 has multiple drivers .
@W: BN161 :|Net N_5835 has multiple drivers .
@W: BN161 :|Net N_5836 has multiple drivers .
@W: BN161 :|Net N_5837 has multiple drivers .
@W: BN161 :|Net N_5838 has multiple drivers .
@W: BN161 :|Net N_5839 has multiple drivers .
@W: BN161 :|Net N_5840 has multiple drivers .
@W: BN161 :|Net N_5841 has multiple drivers .
@W: BN161 :|Net N_5842 has multiple drivers .
@W: BN161 :|Net N_5843 has multiple drivers .
@W: BN161 :|Net N_5844 has multiple drivers .
@W: BN161 :|Net N_5845 has multiple drivers .
@W: BN161 :|Net N_5846 has multiple drivers .
@W: BN161 :|Net N_5847 has multiple drivers .
@W: BN161 :|Net N_5848 has multiple drivers .
@W: BN161 :|Net N_5849 has multiple drivers .
@W: BN161 :|Net N_5850 has multiple drivers .
@W: BN161 :|Net N_5851 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[9] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[8] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[5] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv&quot;:617:2:617:10|Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[4] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.cause[3] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.cause[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[12] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[13] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[14] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[15] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[16] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[17] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[18] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[19] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[20] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[21] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[22] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[23] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[24] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[25] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[26] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[27] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[28] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[29] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[30] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv&quot;:342:2:342:10|Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[31] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 34 by 34 bit equality operator (&apos;==&apos;) un8_match_o (in view: work.pmp_entry_34_32_33_layer0_0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 34 by 34 bit equality operator (&apos;==&apos;) un8_match_o (in view: work.pmp_entry_34_32_33_layer0_1(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 34 by 34 bit equality operator (&apos;==&apos;) un8_match_o (in view: work.pmp_entry_34_32_33_layer0_2(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l0\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l1\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l2\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l3\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l0\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:230:9:230:45|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l1\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l2\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) address_checker_l3\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0(verilog))
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.g_overflow (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.hlvx_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.hs_ld_st_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.g_overflow (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.hlvx_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.hs_ld_st_inst (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[31] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[30] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[29] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[28] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[27] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[26] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[25] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[24] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[23] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[22] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[21] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[20] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[19] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[18] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[17] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[16] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[15] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[14] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[13] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[12] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[11] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[10] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[9] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[8] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[7] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[6] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[5] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[4] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[3] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[2] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[1] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[0\]\.tinst[0] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[31] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[30] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[29] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[28] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[27] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[26] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[25] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[24] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[23] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[22] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[21] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[20] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[19] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[18] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[17] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[16] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[15] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[14] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[13] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[12] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance mem_q\[1\]\.tinst[11] (in view: work.lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0(verilog)) because it does not drive other instances.

Only the first 100 messages of id &apos;BN362&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0.srr -id BN362&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN362} -count unlimited&apos; in the Tcl shell.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 590MB peak: 590MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 629MB peak: 629MB)

NConnInternalConnection caching is on
@W: BN132 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_1[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_17 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_16 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_15 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_14 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_13 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_12 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_11 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_9 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_8 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_7 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_6 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_5 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_4 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_3 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_2 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_10 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].vaddr_0[7:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].vaddr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr_0[3:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation_0[11:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/store_unit.sv&quot;:348:2:348:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.st_data_q_0[31:0] because it is equivalent to instance ex_stage_i.lsu_i.i_store_unit.st_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id_0[64:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id[64:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/load_unit.sv&quot;:172:2:172:10|Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation_0[11:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr_0_0[1:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].vaddr_0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id_0[62:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id[62:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value &quot;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0&quot; on instance i_store_unit.genblk1\.i_amo_buffer.i_amo_fifo.gen_fpga_queue\.fifo_ram.mem\[0\][33:2].
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[33] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[32] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[31] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[30] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[29] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[28] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[27] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[26] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[25] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[24] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[23] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[22] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[21] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[20] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[19] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[18] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[17] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[16] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[15] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[13] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[12] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[11] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_store_unit.genblk1i_amo_buffer.i_amo_fifo.gen_fpga_queuefifo_ram.mem0[3] (of type dffe). Initial value must be either 0 or 1.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1204MB peak: 1204MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 1207MB peak: 1208MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:34s; Memory used current: 1207MB peak: 1208MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1207MB peak: 1208MB)

@N: FX211 |Packed ROM i_store_unit.amo_op_d_0[3:0] (7 input, 4 output) to Block SelectRAM 

Finished preparing to map (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 1207MB peak: 1208MB)


Finished technology mapping (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 1260MB peak: 1260MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:41s		   -12.23ns		4376 /      2236
   2		0h:00m:42s		   -12.23ns		4338 /      2236
   3		0h:00m:42s		   -11.84ns		4339 /      2236
   4		0h:00m:42s		   -11.84ns		4339 /      2236
   5		0h:00m:42s		   -11.84ns		4339 /      2236
   6		0h:00m:42s		   -11.84ns		4339 /      2236
   7		0h:00m:42s		   -11.84ns		4339 /      2236

   8		0h:00m:45s		   -11.74ns		4352 /      2236
   9		0h:00m:45s		   -11.37ns		4357 /      2236
  10		0h:00m:45s		   -11.26ns		4373 /      2236
  11		0h:00m:46s		   -10.66ns		4372 /      2236
  12		0h:00m:46s		   -10.66ns		4377 /      2236
  13		0h:00m:46s		   -10.58ns		4378 /      2236
  14		0h:00m:47s		   -10.48ns		4381 /      2236
  15		0h:00m:47s		   -10.39ns		4385 /      2236
  16		0h:00m:47s		   -10.34ns		4396 /      2236
  17		0h:00m:48s		   -10.27ns		4396 /      2236
  18		0h:00m:48s		   -10.41ns		4396 /      2236
  19		0h:00m:48s		   -10.27ns		4397 /      2236
  20		0h:00m:48s		   -10.41ns		4399 /      2236
  21		0h:00m:48s		   -10.21ns		4401 /      2236
  22		0h:00m:48s		   -10.10ns		4403 /      2236
  23		0h:00m:49s		   -10.25ns		4404 /      2236
  24		0h:00m:49s		    -9.96ns		4405 /      2236
  25		0h:00m:49s		    -9.96ns		4407 /      2236
  26		0h:00m:50s		   -10.11ns		4407 /      2236
  27		0h:00m:50s		   -10.11ns		4407 /      2236
  28		0h:00m:50s		   -10.11ns		4407 /      2236
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:578:2:578:10|Replicating instance issue_stage_i.i_issue_read_operands.lsu_valid_q[0] (in view: work.cva6(verilog)) with 109 loads 3 times to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


  29		0h:00m:51s		    -9.81ns		4429 /      2239
  30		0h:00m:51s		    -9.88ns		4432 /      2239
  31		0h:00m:51s		    -9.74ns		4432 /      2239
  32		0h:00m:52s		    -9.88ns		4433 /      2239
  33		0h:00m:52s		    -9.99ns		4435 /      2239
  34		0h:00m:52s		    -9.80ns		4435 /      2239
  35		0h:00m:52s		    -9.91ns		4436 /      2239

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 1260MB peak: 1260MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 1260MB peak: 1260MB)


Finished mapping load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0
MCP Status: 2 jobs running

@N: MF106 :&quot;/home/anonymous/code/cva6/core/issue_stage.sv&quot;:17:7:17:17|Mapping Compile point view:work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 580MB peak: 580MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0_verilog_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.fu[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.fu[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/lsu_bypass.sv&quot;:118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[3\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[2\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[1\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance mem_q\[0\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 236 words by 1 bit.
@W: BN161 :|Net N_10294 has multiple drivers .
@W: BN161 :|Net N_10297 has multiple drivers .
@W: BN161 :|Net N_10299 has multiple drivers .
@W: BN161 :|Net N_10300 has multiple drivers .
@W: BN161 :|Net N_10310 has multiple drivers .
@W: BN161 :|Net N_10313 has multiple drivers .
@W: BN161 :|Net N_10314 has multiple drivers .
@W: BN161 :|Net N_10315 has multiple drivers .
@W: BN161 :|Net N_10316 has multiple drivers .
@W: BN161 :|Net N_10319 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .
@N: MF135 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|RAM issue_stage_i.i_scoreboard.mem_q[268:237] is 4 words by 32 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)

@W: BN161 :|Net ex_stage_i.alu_valid_i_sn[0] has multiple drivers .
@W: BN161 :|Net ex_stage_i.flu_result_o8_sn has multiple drivers .
@W: BN161 :|Net ex_stage_i.flu_result_o9_sn has multiple drivers .
@W: BN161 :|Net N_10509 has multiple drivers .
@W: BN161 :|Net N_10515 has multiple drivers .
@W: BN161 :|Net N_10521 has multiple drivers .
@W: BN161 :|Net N_10523 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[4] has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[5] has multiple drivers .
@W: BN161 :|Net N_10539 has multiple drivers .
@W: BN161 :|Net N_10541 has multiple drivers .
@W: BN161 :|Net N_10555 has multiple drivers .
@W: BN161 :|Net N_10556 has multiple drivers .
@W: BN161 :|Net N_10557 has multiple drivers .
@W: BN161 :|Net N_10558 has multiple drivers .
@W: BN161 :|Net N_10559 has multiple drivers .
@W: BN161 :|Net N_10560 has multiple drivers .
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 34 by 34 bit equality operator (&apos;==&apos;) ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:94:57:94:107|Found 32 by 32 bit equality operator (&apos;==&apos;) ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.cva6(verilog))
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_2lto7 has multiple drivers .
@W: BN161 :|Net csr_regfile_i.privilege_check\.un1_csr_addr_i_4lto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.alu_i.less_29 has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@N: FO126 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:99:4:99:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\]_1[31:0]
@N: FO126 :&quot;/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv&quot;:99:4:99:12|Generating RAM i_issue_read_operands.gen_fpga_regfile\.i_ariane_regfile_fpga.regfile_ram_block\[0\]\.mem\[0\][31:0]
@N: MF179 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:700:34:700:67|Found 5 by 5 bit equality operator (&apos;==&apos;) i_issue_read_operands.gen_check_waw_dependencies_l0_l0\.un1_issue_instr_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: FO126 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Generating RAM mem_q[268:237]
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[1\]\.un37_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[2\]\.un66_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[3\]\.un95_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[1\]\.un37_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[2\]\.un66_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[3\]\.un95_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:401:52:401:79|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_entries\[1\]\.un124_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:401:52:401:79|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_entries\[2\]\.un131_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:401:52:401:79|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_entries\[3\]\.un138_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:404:52:404:79|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_entries\[1\]\.un124_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:404:52:404:79|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_entries\[2\]\.un131_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:404:52:404:79|Found 5 by 5 bit equality operator (&apos;==&apos;) genblk4\[0\]\.gen_rs_entries\[3\]\.un138_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0(verilog))
@N: MF794 |RAM mem_q[268:237] required 4 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 595MB peak: 595MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 619MB peak: 619MB)

NConnInternalConnection caching is on
@W: BN132 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:154:2:154:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 1219MB peak: 1219MB)

@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id &apos;BN132&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0.srr -id BN132&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN132} -count unlimited&apos; in the Tcl shell.
@N: FA113 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:158:20:158:76|Pipelining module add_out[31:0]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Pushed in register op_a_q[31:0].
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.ex\.cause[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[3\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[2\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[1\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Removing sequential instance i_scoreboard.mem_q\[0\]\.sbe\.fu[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1219MB peak: 1219MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 1219MB peak: 1219MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 1219MB peak: 1219MB)


Finished preparing to map (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 1219MB peak: 1219MB)

@N: BN362 :&quot;/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv&quot;:831:2:831:10|Removing sequential instance ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.lsu_vaddr_q[0] (in view: work.cva6(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:02s; Memory used current: 1270MB peak: 1270MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:02s		   -10.75ns		6465 /      2073
   2		0h:01m:02s		   -10.75ns		6398 /      2073
   3		0h:01m:03s		   -10.36ns		6401 /      2073
   4		0h:01m:03s		   -10.20ns		6404 /      2073
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][9] (in view: work.cva6(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][8] (in view: work.cva6(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][10] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][11] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][13] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][12] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][16] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][17] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][1] (in view: work.cva6(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][18] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][0] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][2] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][19] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][3] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 146 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 304 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[9] (in view: work.cva6(verilog)) with 215 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[8] (in view: work.cva6(verilog)) with 43 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[0] (in view: work.cva6(verilog)) with 212 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[1] (in view: work.cva6(verilog)) with 164 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[4] (in view: work.cva6(verilog)) with 66 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[2] (in view: work.cva6(verilog)) with 78 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[6] (in view: work.cva6(verilog)) with 65 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[17] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[31] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[21] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[14] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[16] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[24] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[0] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[18] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[8] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[11] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[3] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[23] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[17] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[10] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[7] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[16] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[21] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[14] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[20] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[12] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[1] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[15] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:568:6:568:7|Replicating instance i_issue_read_operands.rs2_forwarding_o_i_i[19] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 41 Registers via timing driven replication
Added 29 LUTs via timing driven replication

   5		0h:01m:04s		    -9.92ns		6456 /      2114
   6		0h:01m:04s		    -9.32ns		6457 /      2114
   7		0h:01m:04s		    -9.12ns		6457 /      2114
   8		0h:01m:05s		    -9.02ns		6461 /      2114
   9		0h:01m:05s		    -8.79ns		6463 /      2114
  10		0h:01m:05s		    -8.74ns		6465 /      2114
  11		0h:01m:05s		    -8.77ns		6466 /      2114
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][21] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][20] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][22] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][23] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][5] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][4] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][6] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[5] (in view: work.cva6(verilog)) with 37 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[11] (in view: work.cva6(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[10] (in view: work.cva6(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[3] (in view: work.cva6(verilog)) with 37 loads 3 times to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_638_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_637_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_756_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.N_755_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.rs2_forwarding_o[2] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance i_issue_read_operands.g0 (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 2 loads 1 time(s) to improve timing.
Added 17 Registers via timing driven replication
Added 6 LUTs via timing driven replication

@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][24] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][25] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][26] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][27] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:2520:2:2520:10|Replicating instance csr_regfile_i.pmpaddr_q\[0\][7] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/csr_buffer.sv&quot;:75:2:75:10|Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[7] (in view: work.cva6(verilog)) with 39 loads 3 times to improve timing.
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  12		0h:01m:06s		    -8.60ns		6497 /      2139
  13		0h:01m:06s		    -8.26ns		6499 /      2139
  14		0h:01m:06s		    -8.09ns		6501 /      2139
  15		0h:01m:07s		    -8.01ns		6504 /      2139
  16		0h:01m:07s		    -8.01ns		6507 /      2139
  17		0h:01m:07s		    -7.93ns		6507 /      2139
  18		0h:01m:08s		    -7.92ns		6513 /      2139
  19		0h:01m:08s		    -7.92ns		6514 /      2139
  20		0h:01m:08s		    -8.13ns		6514 /      2139
  21		0h:01m:09s		    -7.92ns		6517 /      2139
  22		0h:01m:09s		    -7.86ns		6518 /      2139
  23		0h:01m:09s		    -7.84ns		6521 /      2139
  24		0h:01m:10s		    -7.84ns		6523 /      2139
  25		0h:01m:10s		    -8.25ns		6523 /      2139
  26		0h:01m:10s		    -7.95ns		6526 /      2139
  27		0h:01m:11s		    -7.72ns		6526 /      2139

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 1270MB peak: 1270MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:12s; Memory used current: 1270MB peak: 1270MB)


Finished mapping issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0
MCP Status: 1 jobs running

@N: MF106 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Mapping Top level view:work.cva6(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 604MB peak: 604MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:1315:19:1315:22|ROM instruction_o\.op_20[6:0] (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) mapped in logic.
@N: BZ173 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:723:19:723:22|ROM instruction_o\.op_14[6:0] (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:723:19:723:22|Found ROM instruction_o\.op_14[6:0] (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) with 18 words by 7 bits.
@N: BZ173 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:188:6:188:9|ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:188:6:188:9|Found ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) with 21 words by 1 bit.
@N: BZ173 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:1315:19:1315:22|ROM instruction_o\.op_20[6:0] (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/decoder.sv&quot;:1315:19:1315:22|Found ROM instruction_o\.op_20[6:0] (in view: work.decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0(verilog)) with 11 words by 7 bits.
@N: BZ173 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|ROM csr_update\.flush_o_2 (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/csr_regfile.sv&quot;:1000:13:1000:16|Found ROM csr_update\.flush_o_2 (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0(verilog)) with 236 words by 1 bit.
@N: BZ173 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:247:21:247:24|ROM p_axi_req\.axi_rd_lock_2[8:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) mapped in logic.
@N: MO106 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:247:21:247:24|Found ROM p_axi_req\.axi_rd_lock_2[8:0] (in view: work.wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0(verilog)) with 11 words by 9 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 608MB peak: 608MB)

@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Found counter in view:work.cva6(verilog) instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.flush_cnt_q[7:0] 
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_7 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net alu_valid_id_ex_sn[0] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net ex_stage_i.flu_result_o8_sn has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net ex_stage_i.flu_result_o9_sn has multiple drivers .
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q[5] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_29 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_30 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_31 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_34 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_37 has multiple drivers .
@N: MF179 :&quot;/home/anonymous/code/cva6/core/branch_unit.sv&quot;:94:57:94:107|Found 32 by 32 bit equality operator (&apos;==&apos;) ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.cva6(verilog))
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net gen_cache_wt\.i_cache_subsystem.i_cva6_icache.is_inside_cacheable_regions_0_l0\.range_check_5\.un8_passlto31 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@N: BN362 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_337 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_338 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_339 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_340 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_341 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_342 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_343 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_344 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_345 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_346 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_347 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_348 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_349 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_350 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_351 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_352 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_353 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_354 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_355 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_356 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_357 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_358 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_359 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_360 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_361 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_362 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_363 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_364 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_365 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_366 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_367 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_368 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_369 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_370 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_371 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_372 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_373 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_374 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_375 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_376 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_377 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_378 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_379 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_380 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_381 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_382 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_383 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_384 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_385 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_386 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_387 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_388 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_389 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_390 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_391 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_392 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_393 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_394 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_395 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_396 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_397 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_398 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_399 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_400 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_401 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_402 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/cva6.sv&quot;:18:7:18:10|Net N_403 has multiple drivers .
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Generating RAM i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem[68:0]
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:45:2:45:10|Generating RAM bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_1[2:0]
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv&quot;:45:2:45:10|Generating RAM bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem[2:0]
@N: FO126 :&quot;/home/anonymous/code/cva6/core/frontend/btb.sv&quot;:129:8:129:16|Generating RAM btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[32:0]
@N: MF135 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|RAM i_frontend.i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem[68:0] is 4 words by 69 bits.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[68] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[67] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[66] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[65] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[64] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[63] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[62] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[61] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[60] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[59] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[58] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[57] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[56] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[55] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[54] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[53] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[52] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[51] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[50] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[49] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[48] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[47] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[46] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[45] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[44] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[43] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[42] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[41] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[40] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[39] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[38] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[37] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[36] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[35] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[34] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[33] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[32] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[31] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[30] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[29] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[28] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[27] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[26] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[25] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[24] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[23] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[22] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[21] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[20] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[19] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[18] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[17] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[16] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[15] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[14] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[13] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[12] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[11] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[10] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[9] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[8] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[7] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[6] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[5] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[4] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[3] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[2] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[1] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram3_[0] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[68] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[67] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[66] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[65] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[64] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[63] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[62] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[61] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[60] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[59] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[58] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[57] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[56] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[55] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[54] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[53] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[52] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[51] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[50] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[49] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[48] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[47] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[46] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[45] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[44] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[43] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[42] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[41] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Removing sequential instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram2_[40] (in view: work.SYNRAM4X69(decomp)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id &apos;BN362&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr -id BN362&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN362} -count unlimited&apos; in the Tcl shell.
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net bht_gen\.un1_i_bht[0] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net bht_gen\.un1_i_bht[1] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net ANB0 has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net bht_gen\.i_bht.gen_fpga_bht\.bht_ram_rdata_1[1] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[0] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[1] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[2] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[3] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[4] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[5] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[6] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[7] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[8] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[9] has multiple drivers .
@W: BN161 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:18:7:18:14|Net btb_gen\.i_btb.gen_fpga_btb\.gen_btb_ram\[0\]\.i_btb_ram.Mem_DP_1[10] has multiple drivers .

Only the first 100 messages of id &apos;BN161&apos; are reported. To see all messages use &apos;report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr -id BN161&apos; in the Tcl shell. To see all messages in future runs, use the command &apos;message_override -limit {BN161} -count unlimited&apos; in the Tcl shell.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :&quot;/home/anonymous/code/cva6/core/frontend/instr_scan.sv&quot;:83:40:83:71|Found 5 by 5 bit equality operator (&apos;==&apos;) gen_instr_scan\[0\]\.i_instr_scan.un13_rvi_return_o (in view: work.frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0(verilog))
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[0].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[1].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[2].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[3].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[4].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[5].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[6].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[7].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[8].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[9].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[10].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[11].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[12].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[13].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[14].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[15].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[16].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[17].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[18].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[19].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[20].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[21].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[22].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[23].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[24].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[25].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[26].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[27].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[28].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[29].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[30].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[31].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[32].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[33].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[34].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[35].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[36].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[37].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[38].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[39].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[40].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[41].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[42].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[43].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[44].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[45].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[46].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[47].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[48].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[49].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[50].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[51].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[52].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[53].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[54].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[55].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[56].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[57].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[58].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[59].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[60].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[61].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[62].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[63].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[64].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[65].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[66].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[67].
@N: FX493 |Applying initial value &quot;0&quot; on instance i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem_ram0_[68].
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:401:52:401:79|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_entries\[3\]\.un138_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:401:52:401:79|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_entries\[2\]\.un131_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:401:52:401:79|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_entries\[1\]\.un124_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[3\]\.un95_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[2\]\.un66_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[1\]\.un37_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:389:34:389:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs1_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:404:52:404:79|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_entries\[1\]\.un124_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[3\]\.un95_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[2\]\.un66_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[1\]\.un37_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:392:34:392:73|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un8_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:404:52:404:79|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_entries\[3\]\.un138_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:404:52:404:79|Found 5 by 5 bit equality operator (&apos;==&apos;) i_scoreboard.genblk4\[0\]\.gen_rs_entries\[2\]\.un131_rs2_fwd_req (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/issue_read_operands.sv&quot;:700:34:700:67|Found 5 by 5 bit equality operator (&apos;==&apos;) i_issue_read_operands.gen_check_waw_dependencies_l0_l0\.un1_issue_instr_i (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog))
@N: MO231 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Found counter in view:work.serdiv_32_0s_19_layer0(verilog) instance cnt_q[4:0] 
@N: MF179 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:154:25:154:41|Found 32 by 32 bit equality operator (&apos;==&apos;) un2_ab_comp (in view: work.serdiv_32_0s_19_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 32 by 32 bit equality operator (&apos;==&apos;) gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv&quot;:77:19:77:42|Found 34 by 34 bit equality operator (&apos;==&apos;) gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:216:11:216:65|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:224:11:224:70|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/store_buffer.sv&quot;:230:9:230:45|Found 9 by 9 bit equality operator (&apos;==&apos;) i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:227:39:227:158|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un9_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:227:39:227:158|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un3_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:227:39:227:158|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un21_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:428:43:428:169|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_wbuffer.gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv&quot;:428:43:428:169|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_wbuffer.gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:250:63:250:169|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv&quot;:250:63:250:169|Found 32 by 32 bit equality operator (&apos;==&apos;) i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l3\.un62_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l2\.un46_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv&quot;:239:28:239:160|Found 30 by 30 bit equality operator (&apos;==&apos;) i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: FO126 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv&quot;:42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: MF794 |RAM i_instr_queue.gen_instr_fifo\[0\]\.i_fifo_instr_data.gen_fpga_queue\.fifo_ram.mem[68:0] required 69 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 629MB peak: 629MB)

@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:317:4:317:21|Removing instance gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo.gen_fpga_queue.fifo_ram.mem[0][36] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo.gen_fpga_queue.fifo_ram.mem[0][35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv&quot;:317:4:317:21|Removing instance gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo.gen_fpga_queue.fifo_ram.mem[1][36] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo.gen_fpga_queue.fifo_ram.mem[1][35]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 666MB peak: 666MB)

NConnInternalConnection caching is on
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_1[31:0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[31:0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:347:2:347:10|Removing sequential instance i_frontend.i_instr_realign.unaligned_q_2 because it is equivalent to instance i_frontend.i_instr_realign.unaligned_q_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:347:2:347:10|Removing sequential instance i_frontend.i_instr_realign.unaligned_q_1 because it is equivalent to instance i_frontend.i_instr_realign.unaligned_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/instr_realign.sv&quot;:347:2:347:10|Removing sequential instance i_frontend.i_instr_realign.unaligned_q_0 because it is equivalent to instance i_frontend.i_instr_realign.unaligned_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing sequential instance i_frontend.icache_vaddr_q_1[31:1] because it is equivalent to instance i_frontend.icache_vaddr_q_0[31:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing sequential instance i_frontend.icache_vaddr_q_0[31:1] because it is equivalent to instance i_frontend.icache_vaddr_q[31:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:154:2:154:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_1 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:154:2:154:10|Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing sequential instance i_frontend.npc_rst_load_q_0 because it is equivalent to instance i_frontend.npc_rst_load_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv&quot;:507:2:507:10|Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q_0[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv&quot;:122:4:122:12|Removing sequential instance i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram.RdDataB_DN_0[32:0] because it is equivalent to instance i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram.RdDataB_DN[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/ras.sv&quot;:72:2:72:10|Removing sequential instance i_frontend.ras_gen.i_ras.stack_q[0].ra_0[31:0] because it is equivalent to instance i_frontend.ras_gen.i_ras.stack_q[0].ra[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/ras.sv&quot;:72:2:72:10|Removing sequential instance i_frontend.ras_gen.i_ras.stack_q[0].valid_0 because it is equivalent to instance i_frontend.ras_gen.i_ras.stack_q[0].valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value &quot;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0&quot; on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queue\.fifo_ram.mem\[0\][31:0].
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[31] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[30] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[29] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[28] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[27] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[26] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[25] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[24] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[23] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[22] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[21] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[20] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[19] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[18] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[17] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[16] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[15] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[14] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[13] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[12] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[11] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[10] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[9] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[8] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[7] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[6] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[5] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[4] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[3] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[2] (of type dffe). Initial value must be either 0 or 1.
@W: FX471 |User-specified initial value x is not applied on instance i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queuefifo_ram.mem0[1] (of type dffe). Initial value must be either 0 or 1.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1244MB peak: 1249MB)

@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[0] because it is equivalent to instance i_frontend.icache_data_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_28_mod[0] because it is equivalent to instance i_frontend.icache_data_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[1] because it is equivalent to instance i_frontend.icache_data_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_28_mod[1] because it is equivalent to instance i_frontend.icache_data_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[2] because it is equivalent to instance i_frontend.icache_data_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_0_mod[2] because it is equivalent to instance i_frontend.icache_data_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[3] because it is equivalent to instance i_frontend.icache_data_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_1_mod[3] because it is equivalent to instance i_frontend.icache_data_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[4] because it is equivalent to instance i_frontend.icache_data_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_2_mod[4] because it is equivalent to instance i_frontend.icache_data_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[5] because it is equivalent to instance i_frontend.icache_data_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_3_mod[5] because it is equivalent to instance i_frontend.icache_data_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[6] because it is equivalent to instance i_frontend.icache_data_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_4_mod[6] because it is equivalent to instance i_frontend.icache_data_q[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[7] because it is equivalent to instance i_frontend.icache_data_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_5_mod[7] because it is equivalent to instance i_frontend.icache_data_q[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[8] because it is equivalent to instance i_frontend.icache_data_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_6_mod[8] because it is equivalent to instance i_frontend.icache_data_q[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[9] because it is equivalent to instance i_frontend.icache_data_q[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_7_mod[9] because it is equivalent to instance i_frontend.icache_data_q[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[10] because it is equivalent to instance i_frontend.icache_data_q[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_8_mod[10] because it is equivalent to instance i_frontend.icache_data_q[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[11] because it is equivalent to instance i_frontend.icache_data_q[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_9_mod[11] because it is equivalent to instance i_frontend.icache_data_q[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[12] because it is equivalent to instance i_frontend.icache_data_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_10_mod[12] because it is equivalent to instance i_frontend.icache_data_q[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[13] because it is equivalent to instance i_frontend.icache_data_q[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_11_mod[13] because it is equivalent to instance i_frontend.icache_data_q[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[14] because it is equivalent to instance i_frontend.icache_data_q[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_12_mod[14] because it is equivalent to instance i_frontend.icache_data_q[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_30_mod[15] because it is equivalent to instance i_frontend.icache_data_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_13_mod[15] because it is equivalent to instance i_frontend.icache_data_q[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_29_mod[16] because it is equivalent to instance i_frontend.icache_data_q[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_29_mod[17] because it is equivalent to instance i_frontend.icache_data_q[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_14_mod[18] because it is equivalent to instance i_frontend.icache_data_q[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_15_mod[19] because it is equivalent to instance i_frontend.icache_data_q[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_16_mod[20] because it is equivalent to instance i_frontend.icache_data_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_17_mod[21] because it is equivalent to instance i_frontend.icache_data_q[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_18_mod[22] because it is equivalent to instance i_frontend.icache_data_q[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_19_mod[23] because it is equivalent to instance i_frontend.icache_data_q[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_20_mod[24] because it is equivalent to instance i_frontend.icache_data_q[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_21_mod[25] because it is equivalent to instance i_frontend.icache_data_q[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_22_mod[26] because it is equivalent to instance i_frontend.icache_data_q[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_23_mod[27] because it is equivalent to instance i_frontend.icache_data_q[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_24_mod[28] because it is equivalent to instance i_frontend.icache_data_q[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_25_mod[29] because it is equivalent to instance i_frontend.icache_data_q[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_26_mod[30] because it is equivalent to instance i_frontend.icache_data_q[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :&quot;/home/anonymous/code/cva6/core/frontend/frontend.sv&quot;:417:2:417:10|Removing instance i_frontend.icache_data_q_27[31] because it is equivalent to instance i_frontend.icache_data_q[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FA113 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:158:20:158:76|Pipelining module add_out[31:0]. For more information, search for &quot;pipelining&quot; in Online Help.
@N: MF169 :&quot;/home/anonymous/code/cva6/core/serdiv.sv&quot;:249:2:249:10|Pushed in register op_a_q[31:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 1249MB peak: 1249MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:56s; Memory used current: 1249MB peak: 1249MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 1250MB peak: 1250MB)


Finished preparing to map (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:01m:00s; Memory used current: 1250MB peak: 1250MB)


Finished technology mapping (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:08s; Memory used current: 1324MB peak: 1324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:08s		   -14.35ns		10854 /      5138
   2		0h:01m:09s		   -14.34ns		10764 /      5138
   3		0h:01m:09s		   -13.66ns		10766 /      5138
   4		0h:01m:09s		   -13.66ns		10767 /      5138
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][0] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 150 loads 3 times to improve timing.
@N: FX271 :&quot;/home/anonymous/code/cva6/core/scoreboard.sv&quot;:494:2:494:10|Replicating instance i_scoreboard.commit_pointer_q\[0\][1] (in view: work.issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0(verilog)) with 298 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:01m:11s		   -13.42ns		10779 /      5144
   6		0h:01m:12s		   -13.30ns		10787 /      5144
   7		0h:01m:13s		   -12.62ns		10794 /      5144
   8		0h:01m:13s		   -12.75ns		10799 /      5144
   9		0h:01m:13s		   -12.77ns		10806 /      5144
  10		0h:01m:13s		   -12.77ns		10808 /      5144
  11		0h:01m:13s		   -12.77ns		10810 /      5144


  12		0h:01m:14s		   -12.64ns		10804 /      5144
  13		0h:01m:14s		   -12.42ns		10808 /      5144
  14		0h:01m:15s		   -12.27ns		10821 /      5144
  15		0h:01m:15s		   -12.06ns		10825 /      5144
  16		0h:01m:15s		   -11.97ns		10829 /      5144
  17		0h:01m:16s		   -11.83ns		10858 /      5144
  18		0h:01m:16s		   -11.68ns		10863 /      5144
  19		0h:01m:16s		   -11.84ns		10891 /      5144
  20		0h:01m:17s		   -11.66ns		10893 /      5144

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:17s; Memory used current: 1324MB peak: 1324MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:19s; Memory used current: 1324MB peak: 1324MB)


Finished mapping cva6
Multiprocessing finished at : Tue Sep 10 12:21:25 2024
Multiprocessing took 0h:01m:19s realtime, 0h:04m:19s cputime

Summary of Compile Points :
*************************** 
Name                                                                                                                                                                                                                           Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0                                                                                                                   Mapped     No database     Tue Sep 10 12:20:07 2024     Tue Sep 10 12:20:43 2024     0h:00m:36s     0h:00m:36s     No            
wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0                                                                                                                Mapped     No database     Tue Sep 10 12:20:45 2024     Tue Sep 10 12:20:58 2024     0h:00m:13s     0h:00m:13s     No            
load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0     Mapped     No database     Tue Sep 10 12:20:07 2024     Tue Sep 10 12:21:00 2024     0h:00m:53s     0h:00m:53s     No            
issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0          Mapped     No database     Tue Sep 10 12:20:06 2024     Tue Sep 10 12:21:19 2024     0h:01m:12s     0h:01m:13s     No            
cva6                                                                                                                                                                                                                           Mapped     No database     Tue Sep 10 12:20:06 2024     Tue Sep 10 12:21:25 2024     0h:01m:19s     0h:01m:19s     No            
================================================================================================================================================================================================================================================================================================================================================================
Total number of compile points: 5
===================================

Links to Compile point Reports:
******************************
@L: &quot;/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr&quot;
@L: &quot;/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0/issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0.srr&quot;
@L: &quot;/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0.srr&quot;
@L: &quot;/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0.srr&quot;
@L: &quot;/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0/csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0.srr&quot;

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:04m:20s; Memory used current: 655MB peak: 655MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:04m:20s; Memory used current: 673MB peak: 673MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:04m:20s; Memory used current: 673MB peak: 673MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:04m:20s; Memory used current: 673MB peak: 673MB)


Start Writing Netlists (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:04m:21s; Memory used current: 673MB peak: 674MB)

Writing Analyst data base /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/cva6_1_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:04m:23s; Memory used current: 673MB peak: 674MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:04m:26s; Memory used current: 673MB peak: 674MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:04m:26s; Memory used current: 673MB peak: 674MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:04m:26s; Memory used current: 673MB peak: 674MB)


Start final timing analysis (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:04m:26s; Memory used current: 673MB peak: 674MB)

@W: MT246 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:120:4:122:3|Blackbox MULTADDSUB18X18Acva6_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:120:4:122:3|Blackbox MULTADDSUB18X18Acva6_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:120:4:122:3|Blackbox MULT18X18Acva6_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;/home/anonymous/code/cva6/core/multiplier.sv&quot;:120:4:122:3|Blackbox MULT18X18Acva6_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock cva6|clk_i with period 5.00ns. Please declare a user-defined clock on port clk_i.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep 10 12:21:33 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
cva6|clk_i         200.0 MHz     71.1 MHz      5.000         14.068        -9.068     inferred     (multiple)     
System             200.0 MHz     131.0 MHz     5.000         7.631         -2.631     system       system_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
System      System      |  5.000       -2.631  |  No paths    -      |  No paths    -      |  No paths    -    
System      cva6|clk_i  |  5.000       -3.854  |  No paths    -      |  No paths    -      |  No paths    -    
cva6|clk_i  System      |  5.000       -7.349  |  No paths    -      |  No paths    -      |  No paths    -    
cva6|clk_i  cva6|clk_i  |  5.000       -9.068  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cva6|clk_i
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                             Arrival           
Instance                             Reference      Type        Pin     Net               Time        Slack 
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][10]     cva6|clk_i     FD1P3DX     Q       pmpaddr_o[10]     1.057       -9.068
csr_regfile_i.pmpaddr_q\[0\][11]     cva6|clk_i     FD1P3DX     Q       pmpaddr_o[11]     1.057       -9.068
csr_regfile_i.pmpaddr_q\[0\][13]     cva6|clk_i     FD1P3DX     Q       pmpaddr_o[13]     1.057       -9.068
csr_regfile_i.pmpaddr_q\[0\][8]      cva6|clk_i     FD1P3DX     Q       pmpaddr_o[8]      1.051       -9.062
csr_regfile_i.pmpaddr_q\[0\][9]      cva6|clk_i     FD1P3DX     Q       pmpaddr_o[9]      1.051       -9.062
csr_regfile_i.pmpaddr_q\[0\][12]     cva6|clk_i     FD1P3DX     Q       pmpaddr_o[12]     1.051       -9.062
csr_regfile_i.pmpaddr_q\[0\][14]     cva6|clk_i     FD1P3DX     Q       pmpaddr_o[14]     1.051       -9.062
csr_regfile_i.pmpaddr_q\[0\][15]     cva6|clk_i     FD1P3DX     Q       pmpaddr_o[15]     1.048       -9.059
csr_regfile_i.pmpaddr_q\[0\][4]      cva6|clk_i     FD1P3DX     Q       pmpaddr_o[4]      1.057       -9.022
csr_regfile_i.pmpaddr_q\[0\][6]      cva6|clk_i     FD1P3DX     Q       pmpaddr_o[6]      1.057       -9.022
============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                 Required           
Instance                 Reference      Type        Pin     Net                   Time         Slack 
                         Clock                                                                       
-----------------------------------------------------------------------------------------------------
i_frontend.npc_q[0]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[0]      4.946        -9.068
i_frontend.npc_q[2]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[2]      4.946        -9.068
i_frontend.npc_q[3]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[3]      4.946        -9.068
i_frontend.npc_q[4]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[4]      4.946        -9.068
i_frontend.npc_q[5]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[5]      4.946        -9.068
i_frontend.npc_q[6]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[6]      4.946        -9.068
i_frontend.npc_q[7]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[7]      4.946        -9.068
i_frontend.npc_q[8]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[8]      4.946        -9.068
i_frontend.npc_q[9]      cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[9]      4.946        -9.068
i_frontend.npc_q[10]     cva6|clk_i     FD1P3DX     D       dsp_join_kb_7[10]     4.946        -9.068
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      14.014
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.068

    Number of logic level(s):                27
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][10] / Q
    Ending point:                            i_frontend.npc_q[0] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][10]                                                                                                  FD1P3DX     Q        Out     1.057     1.057 r      -         
pmpaddr_o[10]                                                                                                                     Net         -        -       -         -            12        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        C        In      0.000     1.057 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        Z        Out     0.708     1.765 f      -         
sel_nodes_sx[3]                                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        A        In      0.000     1.765 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        Z        Out     0.874     2.639 f      -         
sel_nodes[3]                                                                                                                      Net         -        -       -         -            36        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        B        In      0.000     2.639 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        Z        Out     0.801     3.440 r      -         
index_nodes\[1\]_1[2]                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        B        In      0.000     3.440 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        Z        Out     0.762     4.202 r      -         
m6_2_01_a0_0                                                                                                                      Net         -        -       -         -            5         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        A        In      0.000     4.202 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        Z        Out     0.816     5.018 r      -         
size10_RNI9SONLH                                                                                                                  Net         -        -       -         -            13        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        B        In      0.000     5.018 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        Z        Out     0.660     5.678 r      -         
m5_2_03                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        B        In      0.000     5.678 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        Z        Out     0.390     6.068 r      -         
un8_match_o_0_I_94_1                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        C        In      0.000     6.068 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        Z        Out     0.606     6.674 f      -         
un8_match_o_0_I_99_0_RNO_0                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       A1       In      0.000     6.674 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       COUT     Out     0.900     7.574 r      -         
un8_match_o_0_data_tmp[2]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       CIN      In      0.000     7.574 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       COUT     Out     0.061     7.635 r      -         
un8_match_o_0_data_tmp[4]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       CIN      In      0.000     7.635 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       COUT     Out     0.061     7.696 r      -         
un8_match_o_0_data_tmp[6]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       CIN      In      0.000     7.696 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       COUT     Out     0.061     7.757 r      -         
un8_match_o_0_data_tmp[8]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       CIN      In      0.000     7.757 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       COUT     Out     0.061     7.818 r      -         
un8_match_o_0_data_tmp[10]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       CIN      In      0.000     7.818 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       COUT     Out     0.061     7.879 r      -         
un8_match_o_0_data_tmp[12]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       CIN      In      0.000     7.879 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       COUT     Out     0.061     7.940 r      -         
un8_match_o_0_data_tmp[14]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       CIN      In      0.000     7.940 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       COUT     Out     0.271     8.211 r      -         
un8_match_o_0_I_15_0_COUT_0                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        B        In      0.000     8.211 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        Z        Out     0.180     8.391 r      -         
N_262                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        B        In      0.000     8.391 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        Z        Out     0.180     8.571 f      -         
N_214                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        A        In      0.000     8.571 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        Z        Out     0.390     8.961 r      -         
N_893                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        A        In      0.000     8.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        Z        Out     0.660     9.621 r      -         
N_239                                                                                                                             Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        A        In      0.000     9.621 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        Z        Out     0.180     9.801 r      -         
icache_areq_o[0]                                                                                                                  Net         -        -       -         -            5         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        B        In      0.000     9.801 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        Z        Out     0.660     10.461 r     -         
N_90                                                                                                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        B        In      0.000     10.461 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        Z        Out     0.738     11.199 r     -         
ready_1_sqmuxa                                                                                                                    Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        B        In      0.000     11.199 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        Z        Out     0.904     12.103 r     -         
if_ready                                                                                                                          Net         -        -       -         -            60        
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        B        In      0.000     12.103 r     -         
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        Z        Out     0.866     12.969 f     -         
npc_d_d6                                                                                                                          Net         -        -       -         -            32        
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        B        In      0.000     12.969 f     -         
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        Z        Out     0.865     13.834 f     -         
npc_d_e8                                                                                                                          Net         -        -       -         -            31        
i_frontend.i_instr_queue.npc_d_0_iv[0]                                                                                            LUT4        C        In      0.000     13.834 f     -         
i_frontend.i_instr_queue.npc_d_0_iv[0]                                                                                            LUT4        Z        Out     0.180     14.014 f     -         
dsp_join_kb_7[0]                                                                                                                  Net         -        -       -         -            1         
i_frontend.npc_q[0]                                                                                                               FD1P3DX     D        In      0.000     14.014 f     -         
================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      14.014
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.068

    Number of logic level(s):                27
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][11] / Q
    Ending point:                            i_frontend.npc_q[0] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][11]                                                                                                  FD1P3DX     Q        Out     1.057     1.057 r      -         
pmpaddr_o[11]                                                                                                                     Net         -        -       -         -            12        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        D        In      0.000     1.057 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        Z        Out     0.708     1.765 f      -         
sel_nodes_sx[3]                                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        A        In      0.000     1.765 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        Z        Out     0.874     2.639 f      -         
sel_nodes[3]                                                                                                                      Net         -        -       -         -            36        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        B        In      0.000     2.639 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        Z        Out     0.801     3.440 r      -         
index_nodes\[1\]_1[2]                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        B        In      0.000     3.440 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        Z        Out     0.762     4.202 r      -         
m6_2_01_a0_0                                                                                                                      Net         -        -       -         -            5         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        A        In      0.000     4.202 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        Z        Out     0.816     5.018 r      -         
size10_RNI9SONLH                                                                                                                  Net         -        -       -         -            13        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        B        In      0.000     5.018 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        Z        Out     0.660     5.678 r      -         
m5_2_03                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        B        In      0.000     5.678 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        Z        Out     0.390     6.068 r      -         
un8_match_o_0_I_94_1                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        C        In      0.000     6.068 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        Z        Out     0.606     6.674 f      -         
un8_match_o_0_I_99_0_RNO_0                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       A1       In      0.000     6.674 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       COUT     Out     0.900     7.574 r      -         
un8_match_o_0_data_tmp[2]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       CIN      In      0.000     7.574 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       COUT     Out     0.061     7.635 r      -         
un8_match_o_0_data_tmp[4]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       CIN      In      0.000     7.635 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       COUT     Out     0.061     7.696 r      -         
un8_match_o_0_data_tmp[6]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       CIN      In      0.000     7.696 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       COUT     Out     0.061     7.757 r      -         
un8_match_o_0_data_tmp[8]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       CIN      In      0.000     7.757 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       COUT     Out     0.061     7.818 r      -         
un8_match_o_0_data_tmp[10]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       CIN      In      0.000     7.818 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       COUT     Out     0.061     7.879 r      -         
un8_match_o_0_data_tmp[12]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       CIN      In      0.000     7.879 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       COUT     Out     0.061     7.940 r      -         
un8_match_o_0_data_tmp[14]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       CIN      In      0.000     7.940 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       COUT     Out     0.271     8.211 r      -         
un8_match_o_0_I_15_0_COUT_0                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        B        In      0.000     8.211 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        Z        Out     0.180     8.391 r      -         
N_262                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        B        In      0.000     8.391 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        Z        Out     0.180     8.571 f      -         
N_214                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        A        In      0.000     8.571 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        Z        Out     0.390     8.961 r      -         
N_893                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        A        In      0.000     8.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        Z        Out     0.660     9.621 r      -         
N_239                                                                                                                             Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        A        In      0.000     9.621 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        Z        Out     0.180     9.801 r      -         
icache_areq_o[0]                                                                                                                  Net         -        -       -         -            5         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        B        In      0.000     9.801 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        Z        Out     0.660     10.461 r     -         
N_90                                                                                                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        B        In      0.000     10.461 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        Z        Out     0.738     11.199 r     -         
ready_1_sqmuxa                                                                                                                    Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        B        In      0.000     11.199 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        Z        Out     0.904     12.103 r     -         
if_ready                                                                                                                          Net         -        -       -         -            60        
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        B        In      0.000     12.103 r     -         
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        Z        Out     0.866     12.969 f     -         
npc_d_d6                                                                                                                          Net         -        -       -         -            32        
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        B        In      0.000     12.969 f     -         
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        Z        Out     0.865     13.834 f     -         
npc_d_e8                                                                                                                          Net         -        -       -         -            31        
i_frontend.i_instr_queue.npc_d_0_iv[0]                                                                                            LUT4        C        In      0.000     13.834 f     -         
i_frontend.i_instr_queue.npc_d_0_iv[0]                                                                                            LUT4        Z        Out     0.180     14.014 f     -         
dsp_join_kb_7[0]                                                                                                                  Net         -        -       -         -            1         
i_frontend.npc_q[0]                                                                                                               FD1P3DX     D        In      0.000     14.014 f     -         
================================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      14.014
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.068

    Number of logic level(s):                27
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][13] / Q
    Ending point:                            i_frontend.npc_q[0] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][13]                                                                                                  FD1P3DX     Q        Out     1.057     1.057 r      -         
pmpaddr_o[13]                                                                                                                     Net         -        -       -         -            12        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx_0[3]                 LUT4        B        In      0.000     1.057 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx_0[3]                 LUT4        Z        Out     0.708     1.765 f      -         
sel_nodes_sx_0[3]                                                                                                                 Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        B        In      0.000     1.765 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        Z        Out     0.874     2.639 f      -         
sel_nodes[3]                                                                                                                      Net         -        -       -         -            36        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        B        In      0.000     2.639 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        Z        Out     0.801     3.440 r      -         
index_nodes\[1\]_1[2]                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        B        In      0.000     3.440 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        Z        Out     0.762     4.202 r      -         
m6_2_01_a0_0                                                                                                                      Net         -        -       -         -            5         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        A        In      0.000     4.202 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        Z        Out     0.816     5.018 r      -         
size10_RNI9SONLH                                                                                                                  Net         -        -       -         -            13        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        B        In      0.000     5.018 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        Z        Out     0.660     5.678 r      -         
m5_2_03                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        B        In      0.000     5.678 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        Z        Out     0.390     6.068 r      -         
un8_match_o_0_I_94_1                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        C        In      0.000     6.068 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        Z        Out     0.606     6.674 f      -         
un8_match_o_0_I_99_0_RNO_0                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       A1       In      0.000     6.674 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       COUT     Out     0.900     7.574 r      -         
un8_match_o_0_data_tmp[2]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       CIN      In      0.000     7.574 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       COUT     Out     0.061     7.635 r      -         
un8_match_o_0_data_tmp[4]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       CIN      In      0.000     7.635 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       COUT     Out     0.061     7.696 r      -         
un8_match_o_0_data_tmp[6]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       CIN      In      0.000     7.696 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       COUT     Out     0.061     7.757 r      -         
un8_match_o_0_data_tmp[8]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       CIN      In      0.000     7.757 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       COUT     Out     0.061     7.818 r      -         
un8_match_o_0_data_tmp[10]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       CIN      In      0.000     7.818 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       COUT     Out     0.061     7.879 r      -         
un8_match_o_0_data_tmp[12]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       CIN      In      0.000     7.879 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       COUT     Out     0.061     7.940 r      -         
un8_match_o_0_data_tmp[14]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       CIN      In      0.000     7.940 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       COUT     Out     0.271     8.211 r      -         
un8_match_o_0_I_15_0_COUT_0                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        B        In      0.000     8.211 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        Z        Out     0.180     8.391 r      -         
N_262                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        B        In      0.000     8.391 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        Z        Out     0.180     8.571 f      -         
N_214                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        A        In      0.000     8.571 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        Z        Out     0.390     8.961 r      -         
N_893                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        A        In      0.000     8.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        Z        Out     0.660     9.621 r      -         
N_239                                                                                                                             Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        A        In      0.000     9.621 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        Z        Out     0.180     9.801 r      -         
icache_areq_o[0]                                                                                                                  Net         -        -       -         -            5         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        B        In      0.000     9.801 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        Z        Out     0.660     10.461 r     -         
N_90                                                                                                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        B        In      0.000     10.461 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        Z        Out     0.738     11.199 r     -         
ready_1_sqmuxa                                                                                                                    Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        B        In      0.000     11.199 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        Z        Out     0.904     12.103 r     -         
if_ready                                                                                                                          Net         -        -       -         -            60        
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        B        In      0.000     12.103 r     -         
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        Z        Out     0.866     12.969 f     -         
npc_d_d6                                                                                                                          Net         -        -       -         -            32        
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        B        In      0.000     12.969 f     -         
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        Z        Out     0.865     13.834 f     -         
npc_d_e8                                                                                                                          Net         -        -       -         -            31        
i_frontend.i_instr_queue.npc_d_0_iv[0]                                                                                            LUT4        C        In      0.000     13.834 f     -         
i_frontend.i_instr_queue.npc_d_0_iv[0]                                                                                            LUT4        Z        Out     0.180     14.014 f     -         
dsp_join_kb_7[0]                                                                                                                  Net         -        -       -         -            1         
i_frontend.npc_q[0]                                                                                                               FD1P3DX     D        In      0.000     14.014 f     -         
================================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      14.014
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.068

    Number of logic level(s):                27
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][10] / Q
    Ending point:                            i_frontend.npc_q[29] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][10]                                                                                                  FD1P3DX     Q        Out     1.057     1.057 r      -         
pmpaddr_o[10]                                                                                                                     Net         -        -       -         -            12        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        C        In      0.000     1.057 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        Z        Out     0.708     1.765 f      -         
sel_nodes_sx[3]                                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        A        In      0.000     1.765 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        Z        Out     0.874     2.639 f      -         
sel_nodes[3]                                                                                                                      Net         -        -       -         -            36        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        B        In      0.000     2.639 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        Z        Out     0.801     3.440 r      -         
index_nodes\[1\]_1[2]                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        B        In      0.000     3.440 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        Z        Out     0.762     4.202 r      -         
m6_2_01_a0_0                                                                                                                      Net         -        -       -         -            5         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        A        In      0.000     4.202 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        Z        Out     0.816     5.018 r      -         
size10_RNI9SONLH                                                                                                                  Net         -        -       -         -            13        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        B        In      0.000     5.018 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        Z        Out     0.660     5.678 r      -         
m5_2_03                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        B        In      0.000     5.678 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        Z        Out     0.390     6.068 r      -         
un8_match_o_0_I_94_1                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        C        In      0.000     6.068 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        Z        Out     0.606     6.674 f      -         
un8_match_o_0_I_99_0_RNO_0                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       A1       In      0.000     6.674 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       COUT     Out     0.900     7.574 r      -         
un8_match_o_0_data_tmp[2]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       CIN      In      0.000     7.574 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       COUT     Out     0.061     7.635 r      -         
un8_match_o_0_data_tmp[4]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       CIN      In      0.000     7.635 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       COUT     Out     0.061     7.696 r      -         
un8_match_o_0_data_tmp[6]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       CIN      In      0.000     7.696 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       COUT     Out     0.061     7.757 r      -         
un8_match_o_0_data_tmp[8]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       CIN      In      0.000     7.757 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       COUT     Out     0.061     7.818 r      -         
un8_match_o_0_data_tmp[10]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       CIN      In      0.000     7.818 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       COUT     Out     0.061     7.879 r      -         
un8_match_o_0_data_tmp[12]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       CIN      In      0.000     7.879 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       COUT     Out     0.061     7.940 r      -         
un8_match_o_0_data_tmp[14]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       CIN      In      0.000     7.940 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       COUT     Out     0.271     8.211 r      -         
un8_match_o_0_I_15_0_COUT_0                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        B        In      0.000     8.211 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        Z        Out     0.180     8.391 r      -         
N_262                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        B        In      0.000     8.391 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        Z        Out     0.180     8.571 f      -         
N_214                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        A        In      0.000     8.571 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        Z        Out     0.390     8.961 r      -         
N_893                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        A        In      0.000     8.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        Z        Out     0.660     9.621 r      -         
N_239                                                                                                                             Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        A        In      0.000     9.621 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        Z        Out     0.180     9.801 r      -         
icache_areq_o[0]                                                                                                                  Net         -        -       -         -            5         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        B        In      0.000     9.801 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        Z        Out     0.660     10.461 r     -         
N_90                                                                                                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        B        In      0.000     10.461 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        Z        Out     0.738     11.199 r     -         
ready_1_sqmuxa                                                                                                                    Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        B        In      0.000     11.199 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        Z        Out     0.904     12.103 r     -         
if_ready                                                                                                                          Net         -        -       -         -            60        
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        B        In      0.000     12.103 r     -         
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        Z        Out     0.866     12.969 f     -         
npc_d_d6                                                                                                                          Net         -        -       -         -            32        
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        B        In      0.000     12.969 f     -         
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        Z        Out     0.865     13.834 f     -         
npc_d_e8                                                                                                                          Net         -        -       -         -            31        
i_frontend.i_instr_queue.npc_d_iv[29]                                                                                             LUT4        C        In      0.000     13.834 f     -         
i_frontend.i_instr_queue.npc_d_iv[29]                                                                                             LUT4        Z        Out     0.180     14.014 f     -         
dsp_join_kb_7[29]                                                                                                                 Net         -        -       -         -            1         
i_frontend.npc_q[29]                                                                                                              FD1P3DX     D        In      0.000     14.014 f     -         
================================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      14.014
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.068

    Number of logic level(s):                27
    Starting point:                          csr_regfile_i.pmpaddr_q\[0\][10] / Q
    Ending point:                            i_frontend.npc_q[27] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                Pin      Pin               Arrival      No. of    
Name                                                                                                                              Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[0\][10]                                                                                                  FD1P3DX     Q        Out     1.057     1.057 r      -         
pmpaddr_o[10]                                                                                                                     Net         -        -       -         -            12        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        C        In      0.000     1.057 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]                   LUT4        Z        Out     0.708     1.765 f      -         
sel_nodes_sx[3]                                                                                                                   Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        A        In      0.000     1.765 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                      LUT4        Z        Out     0.874     2.639 f      -         
sel_nodes[3]                                                                                                                      Net         -        -       -         -            36        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        B        In      0.000     2.639 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24_0_a3_RNIFD66U1     LUT4        Z        Out     0.801     3.440 r      -         
index_nodes\[1\]_1[2]                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        B        In      0.000     3.440 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNIAOS633                               LUT4        Z        Out     0.762     4.202 r      -         
m6_2_01_a0_0                                                                                                                      Net         -        -       -         -            5         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        A        In      0.000     4.202 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.size10_RNI9SONLH                               LUT4        Z        Out     0.816     5.018 r      -         
size10_RNI9SONLH                                                                                                                  Net         -        -       -         -            13        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        B        In      0.000     5.018 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un3_size_axbxc1_RNIISCKUH                        LUT4        Z        Out     0.660     5.678 r      -         
m5_2_03                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        B        In      0.000     5.678 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_94_1                             LUT4        Z        Out     0.390     6.068 r      -         
un8_match_o_0_I_94_1                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        C        In      0.000     6.068 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0_RNO_0                       LUT4        Z        Out     0.606     6.674 f      -         
un8_match_o_0_I_99_0_RNO_0                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       A1       In      0.000     6.674 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_99_0                             CCU2C       COUT     Out     0.900     7.574 r      -         
un8_match_o_0_data_tmp[2]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       CIN      In      0.000     7.574 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_87_0                             CCU2C       COUT     Out     0.061     7.635 r      -         
un8_match_o_0_data_tmp[4]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       CIN      In      0.000     7.635 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_75_0                             CCU2C       COUT     Out     0.061     7.696 r      -         
un8_match_o_0_data_tmp[6]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       CIN      In      0.000     7.696 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_63_0                             CCU2C       COUT     Out     0.061     7.757 r      -         
un8_match_o_0_data_tmp[8]                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       CIN      In      0.000     7.757 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_51_0                             CCU2C       COUT     Out     0.061     7.818 r      -         
un8_match_o_0_data_tmp[10]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       CIN      In      0.000     7.818 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_39_0                             CCU2C       COUT     Out     0.061     7.879 r      -         
un8_match_o_0_data_tmp[12]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       CIN      In      0.000     7.879 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_27_0                             CCU2C       COUT     Out     0.061     7.940 r      -         
un8_match_o_0_data_tmp[14]                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       CIN      In      0.000     7.940 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o_0_I_15_0                             CCU2C       COUT     Out     0.271     8.211 r      -         
un8_match_o_0_I_15_0_COUT_0                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        B        In      0.000     8.211 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.match_o_u_i_m2                                   LUT4        Z        Out     0.180     8.391 r      -         
N_262                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        B        In      0.000     8.391 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp_l0\.allow_o12_i                                                             LUT4        Z        Out     0.180     8.571 f      -         
N_214                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        A        In      0.000     8.571 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_a2_1[0]                                              LUT4        Z        Out     0.390     8.961 r      -         
N_893                                                                                                                             Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        A        In      0.000     8.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.cause_0_o2[0]                                                LUT4        Z        Out     0.660     9.621 r      -         
N_239                                                                                                                             Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        A        In      0.000     9.621 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.icache_areq_o\.fetch_exception\.valid_0                                                      LUT4        Z        Out     0.180     9.801 r      -         
icache_areq_o[0]                                                                                                                  Net         -        -       -         -            5         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        B        In      0.000     9.801 r      -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q_ns_0_0_a2_0[1]                                                              LUT4        Z        Out     0.660     10.461 r     -         
N_90                                                                                                                              Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        B        In      0.000     10.461 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.un1_dreq_o\.ready_1_sqmuxa_0_a2                                                     LUT4        Z        Out     0.738     11.199 r     -         
ready_1_sqmuxa                                                                                                                    Net         -        -       -         -            4         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        B        In      0.000     11.199 r     -         
gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_d_0_a3                                                                        LUT4        Z        Out     0.904     12.103 r     -         
if_ready                                                                                                                          Net         -        -       -         -            60        
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        B        In      0.000     12.103 r     -         
i_frontend.i_instr_queue.npc_d_d6                                                                                                 LUT4        Z        Out     0.866     12.969 f     -         
npc_d_d6                                                                                                                          Net         -        -       -         -            32        
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        B        In      0.000     12.969 f     -         
i_frontend.i_instr_queue.npc_d_e8                                                                                                 LUT4        Z        Out     0.865     13.834 f     -         
npc_d_e8                                                                                                                          Net         -        -       -         -            31        
i_frontend.i_instr_queue.npc_d_iv[27]                                                                                             LUT4        C        In      0.000     13.834 f     -         
i_frontend.i_instr_queue.npc_d_iv[27]                                                                                             LUT4        Z        Out     0.180     14.014 f     -         
dsp_join_kb_7[27]                                                                                                                 Net         -        -       -         -            1         
i_frontend.npc_q[27]                                                                                                              FD1P3DX     D        In      0.000     14.014 f     -         
================================================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                    Arrival           
Instance                                                                          Reference     Type        Pin       Net                     Time        Slack 
                                                                                  Clock                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC                        System        WIDEFN9     Z         commit_instr_o[175]     0.000       -3.854
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.valid_RNIH656G                    System        WIDEFN9     Z         commit_instr_o[40]      0.000       -3.854
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_0_rep2_RNIOUEEN                  System        WIDEFN9     Z         commit_instr_o[232]     0.000       -3.752
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_0_rep2_RNIS2FEN                  System        WIDEFN9     Z         commit_instr_o[233]     0.000       -3.752
issue_stage_i.i_scoreboard.commit_pointer_q\[0\]_0_rep2_RNIKQEEN                  System        WIDEFN9     Z         commit_instr_o[231]     0.000       -3.092
i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram       System        DPR32X2     DO[1]     mem_ram_0               0.000       -2.763
i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram       System        DPR32X2     DO[1]     mem_ram_0               0.000       -2.763
i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0     System        DPR32X2     DO[0]     mem_ram_1               0.000       -2.763
i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_0     System        DPR32X2     DO[0]     mem_ram_1               0.000       -2.763
i_frontend.bht_gen\.i_bht.gen_fpga_bht\.gen_bht_ram\[0\]\.i_bht_ram.mem_ram_1     System        DPR32X2     DO[1]     mem_ram_3               0.000       -2.763
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                       Required           
Instance                                                              Reference     Type        Pin     Net                          Time         Slack 
                                                                      Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0]      System        FD1P3DX     D       rs2_forwarding_o_0_rep1      4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[1]      System        FD1P3DX     D       rs2_forwarding_o_1_rep1      4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[3]      System        FD1P3DX     D       rs2_forwarding_o_3_rep1      4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[7]      System        FD1P3DX     D       rs2_forwarding_o_7_rep1      4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[8]      System        FD1P3DX     D       rs2_forwarding_o_8_rep1      4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[10]     System        FD1P3DX     D       rs2_forwarding_o_10_rep1     4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[11]     System        FD1P3DX     D       rs2_forwarding_o_11_rep1     4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[12]     System        FD1P3DX     D       rs2_forwarding_o_12_rep1     4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[18]     System        FD1P3DX     D       rs2_forwarding_o_18_rep1     4.946        -3.854
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[22]     System        FD1P3DX     D       rs2_forwarding_o_22_rep1     4.946        -3.854
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.854

    Number of logic level(s):                15
    Starting point:                          issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC / Z
    Ending point:                            issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC                                    WIDEFN9     Z        Out     0.000     0.000 r     -         
commit_instr_o[175]                                                                           Net         -        -       -         -           69        
commit_stage_i.commit_csr_o_1                                                                 LUT4        B        In      0.000     0.000 r     -         
commit_stage_i.commit_csr_o_1                                                                 LUT4        Z        Out     0.762     0.762 r     -         
amo_valid_commit_1                                                                            Net         -        -       -         -           5         
commit_stage_i.commit_csr_o_0                                                                 LUT4        A        In      0.000     0.762 r     -         
commit_stage_i.commit_csr_o_0                                                                 LUT4        Z        Out     0.920     1.682 r     -         
commit_csr_o_0                                                                                Net         -        -       -         -           73        
commit_stage_i.csr_op_o[0]                                                                    LUT4        A        In      0.000     1.682 r     -         
commit_stage_i.csr_op_o[0]                                                                    LUT4        Z        Out     0.180     1.862 r     -         
csr_op_commit_csr[0]                                                                          Net         -        -       -         -           40        
csr_regfile_i.privilege_check\.csr_wdata7_2                                                   LUT4        A        In      0.000     1.862 r     -         
csr_regfile_i.privilege_check\.csr_wdata7_2                                                   LUT4        Z        Out     0.660     2.522 r     -         
privilege_check\.csr_wdata7_2                                                                 Net         -        -       -         -           2         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        A        In      0.000     2.522 r     -         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        Z        Out     0.660     3.182 r     -         
privilege_check\.privilege_violation70_0                                                      Net         -        -       -         -           2         
csr_regfile_i.csr_we_1                                                                        LUT4        B        In      0.000     3.182 r     -         
csr_regfile_i.csr_we_1                                                                        LUT4        Z        Out     0.828     4.010 r     -         
csr_we_1                                                                                      Net         -        -       -         -           16        
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        A        In      0.000     4.010 r     -         
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        Z        Out     0.390     4.400 f     -         
csr_we_1_RNIR228O1                                                                            Net         -        -       -         -           1         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        D        In      0.000     4.400 f     -         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        Z        Out     0.180     4.580 r     -         
flush_o                                                                                       Net         -        -       -         -           5         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        C        In      0.000     4.580 r     -         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        Z        Out     0.180     4.760 f     -         
flush_id_o_1_sqmuxa                                                                           Net         -        -       -         -           2         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        A        In      0.000     4.760 f     -         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        Z        Out     0.180     4.940 f     -         
flu_N_7_mux_i                                                                                 Net         -        -       -         -           8         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        D        In      0.000     4.940 f     -         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        Z        Out     0.708     5.648 f     -         
rs2_fwd_req\[0\]_4_0[0]                                                                       Net         -        -       -         -           3         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        B        In      0.000     5.648 f     -         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        Z        Out     0.879     6.527 f     -         
r_N_3_mux                                                                                     Net         -        -       -         -           39        
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        C        In      0.000     6.527 f     -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        Z        Out     0.801     7.328 r     -         
data_o_sn_N_8_mux                                                                             Net         -        -       -         -           10        
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        B        In      0.000     7.328 r     -         
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        Z        Out     0.866     8.194 f     -         
un1_issue_instr_i_2_RNI618I5F1                                                                Net         -        -       -         -           32        
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        B        In      0.000     8.194 f     -         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        Z        Out     0.606     8.800 r     -         
rs2_forwarding_o_0_rep1                                                                       Net         -        -       -         -           1         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0]                              FD1P3DX     D        In      0.000     8.800 r     -         
===========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.854

    Number of logic level(s):                15
    Starting point:                          issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.valid_RNIH656G / Z
    Ending point:                            issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[3\]\.sbe\.ex\.valid_RNIH656G                                WIDEFN9     Z        Out     0.000     0.000 r     -         
commit_instr_o[40]                                                                            Net         -        -       -         -           68        
commit_stage_i.commit_csr_o_1                                                                 LUT4        C        In      0.000     0.000 r     -         
commit_stage_i.commit_csr_o_1                                                                 LUT4        Z        Out     0.762     0.762 f     -         
amo_valid_commit_1                                                                            Net         -        -       -         -           5         
commit_stage_i.commit_csr_o_0                                                                 LUT4        A        In      0.000     0.762 f     -         
commit_stage_i.commit_csr_o_0                                                                 LUT4        Z        Out     0.920     1.682 f     -         
commit_csr_o_0                                                                                Net         -        -       -         -           73        
commit_stage_i.csr_op_o[0]                                                                    LUT4        A        In      0.000     1.682 f     -         
commit_stage_i.csr_op_o[0]                                                                    LUT4        Z        Out     0.180     1.862 f     -         
csr_op_commit_csr[0]                                                                          Net         -        -       -         -           40        
csr_regfile_i.privilege_check\.csr_wdata7_2                                                   LUT4        A        In      0.000     1.862 f     -         
csr_regfile_i.privilege_check\.csr_wdata7_2                                                   LUT4        Z        Out     0.660     2.522 f     -         
privilege_check\.csr_wdata7_2                                                                 Net         -        -       -         -           2         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        A        In      0.000     2.522 f     -         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        Z        Out     0.660     3.182 f     -         
privilege_check\.privilege_violation70_0                                                      Net         -        -       -         -           2         
csr_regfile_i.csr_we_1                                                                        LUT4        B        In      0.000     3.182 f     -         
csr_regfile_i.csr_we_1                                                                        LUT4        Z        Out     0.828     4.010 f     -         
csr_we_1                                                                                      Net         -        -       -         -           16        
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        A        In      0.000     4.010 f     -         
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        Z        Out     0.390     4.400 r     -         
csr_we_1_RNIR228O1                                                                            Net         -        -       -         -           1         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        D        In      0.000     4.400 r     -         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        Z        Out     0.180     4.580 f     -         
flush_o                                                                                       Net         -        -       -         -           5         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        C        In      0.000     4.580 f     -         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        Z        Out     0.180     4.760 r     -         
flush_id_o_1_sqmuxa                                                                           Net         -        -       -         -           2         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        A        In      0.000     4.760 r     -         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        Z        Out     0.180     4.940 r     -         
flu_N_7_mux_i                                                                                 Net         -        -       -         -           8         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        D        In      0.000     4.940 r     -         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        Z        Out     0.708     5.648 r     -         
rs2_fwd_req\[0\]_4_0[0]                                                                       Net         -        -       -         -           3         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        B        In      0.000     5.648 r     -         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        Z        Out     0.879     6.527 r     -         
r_N_3_mux                                                                                     Net         -        -       -         -           39        
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        C        In      0.000     6.527 r     -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        Z        Out     0.801     7.328 f     -         
data_o_sn_N_8_mux                                                                             Net         -        -       -         -           10        
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        B        In      0.000     7.328 f     -         
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        Z        Out     0.866     8.194 r     -         
un1_issue_instr_i_2_RNI618I5F1                                                                Net         -        -       -         -           32        
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        B        In      0.000     8.194 r     -         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        Z        Out     0.606     8.800 r     -         
rs2_forwarding_o_0_rep1                                                                       Net         -        -       -         -           1         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0]                              FD1P3DX     D        In      0.000     8.800 r     -         
===========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.854

    Number of logic level(s):                15
    Starting point:                          issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC / Z
    Ending point:                            issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC                                    WIDEFN9     Z        Out     0.000     0.000 r     -         
commit_instr_o[175]                                                                           Net         -        -       -         -           69        
commit_stage_i.commit_csr_o_1                                                                 LUT4        B        In      0.000     0.000 r     -         
commit_stage_i.commit_csr_o_1                                                                 LUT4        Z        Out     0.762     0.762 r     -         
amo_valid_commit_1                                                                            Net         -        -       -         -           5         
commit_stage_i.commit_csr_o_0                                                                 LUT4        A        In      0.000     0.762 r     -         
commit_stage_i.commit_csr_o_0                                                                 LUT4        Z        Out     0.920     1.682 r     -         
commit_csr_o_0                                                                                Net         -        -       -         -           73        
commit_stage_i.csr_op_o[1]                                                                    LUT4        A        In      0.000     1.682 r     -         
commit_stage_i.csr_op_o[1]                                                                    LUT4        Z        Out     0.180     1.862 r     -         
csr_op_commit_csr[1]                                                                          Net         -        -       -         -           43        
csr_regfile_i.privilege_check\.csr_wdata7_2                                                   LUT4        B        In      0.000     1.862 r     -         
csr_regfile_i.privilege_check\.csr_wdata7_2                                                   LUT4        Z        Out     0.660     2.522 f     -         
privilege_check\.csr_wdata7_2                                                                 Net         -        -       -         -           2         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        A        In      0.000     2.522 f     -         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        Z        Out     0.660     3.182 f     -         
privilege_check\.privilege_violation70_0                                                      Net         -        -       -         -           2         
csr_regfile_i.csr_we_1                                                                        LUT4        B        In      0.000     3.182 f     -         
csr_regfile_i.csr_we_1                                                                        LUT4        Z        Out     0.828     4.010 f     -         
csr_we_1                                                                                      Net         -        -       -         -           16        
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        A        In      0.000     4.010 f     -         
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        Z        Out     0.390     4.400 r     -         
csr_we_1_RNIR228O1                                                                            Net         -        -       -         -           1         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        D        In      0.000     4.400 r     -         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        Z        Out     0.180     4.580 f     -         
flush_o                                                                                       Net         -        -       -         -           5         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        C        In      0.000     4.580 f     -         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        Z        Out     0.180     4.760 r     -         
flush_id_o_1_sqmuxa                                                                           Net         -        -       -         -           2         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        A        In      0.000     4.760 r     -         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        Z        Out     0.180     4.940 r     -         
flu_N_7_mux_i                                                                                 Net         -        -       -         -           8         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        D        In      0.000     4.940 r     -         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        Z        Out     0.708     5.648 r     -         
rs2_fwd_req\[0\]_4_0[0]                                                                       Net         -        -       -         -           3         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        B        In      0.000     5.648 r     -         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        Z        Out     0.879     6.527 r     -         
r_N_3_mux                                                                                     Net         -        -       -         -           39        
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        C        In      0.000     6.527 r     -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        Z        Out     0.801     7.328 f     -         
data_o_sn_N_8_mux                                                                             Net         -        -       -         -           10        
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        B        In      0.000     7.328 f     -         
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        Z        Out     0.866     8.194 r     -         
un1_issue_instr_i_2_RNI618I5F1                                                                Net         -        -       -         -           32        
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        B        In      0.000     8.194 r     -         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        Z        Out     0.606     8.800 r     -         
rs2_forwarding_o_0_rep1                                                                       Net         -        -       -         -           1         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0]                              FD1P3DX     D        In      0.000     8.800 r     -         
===========================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.854

    Number of logic level(s):                15
    Starting point:                          issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC / Z
    Ending point:                            issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC                                    WIDEFN9     Z        Out     0.000     0.000 r     -         
commit_instr_o[175]                                                                           Net         -        -       -         -           69        
commit_stage_i.commit_csr_o_1                                                                 LUT4        B        In      0.000     0.000 r     -         
commit_stage_i.commit_csr_o_1                                                                 LUT4        Z        Out     0.762     0.762 r     -         
amo_valid_commit_1                                                                            Net         -        -       -         -           5         
commit_stage_i.commit_csr_o_0                                                                 LUT4        A        In      0.000     0.762 r     -         
commit_stage_i.commit_csr_o_0                                                                 LUT4        Z        Out     0.920     1.682 r     -         
commit_csr_o_0                                                                                Net         -        -       -         -           73        
commit_stage_i.csr_op_o[7]                                                                    LUT4        A        In      0.000     1.682 r     -         
commit_stage_i.csr_op_o[7]                                                                    LUT4        Z        Out     0.180     1.862 r     -         
csr_op_commit_csr[7]                                                                          Net         -        -       -         -           8         
csr_regfile_i.privilege_check\.privilege_violation70_0_2                                      LUT4        D        In      0.000     1.862 r     -         
csr_regfile_i.privilege_check\.privilege_violation70_0_2                                      LUT4        Z        Out     0.660     2.522 f     -         
privilege_check\.privilege_violation70_0_2                                                    Net         -        -       -         -           2         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        C        In      0.000     2.522 f     -         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        Z        Out     0.660     3.182 f     -         
privilege_check\.privilege_violation70_0                                                      Net         -        -       -         -           2         
csr_regfile_i.csr_we_1                                                                        LUT4        B        In      0.000     3.182 f     -         
csr_regfile_i.csr_we_1                                                                        LUT4        Z        Out     0.828     4.010 f     -         
csr_we_1                                                                                      Net         -        -       -         -           16        
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        A        In      0.000     4.010 f     -         
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        Z        Out     0.390     4.400 r     -         
csr_we_1_RNIR228O1                                                                            Net         -        -       -         -           1         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        D        In      0.000     4.400 r     -         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        Z        Out     0.180     4.580 f     -         
flush_o                                                                                       Net         -        -       -         -           5         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        C        In      0.000     4.580 f     -         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        Z        Out     0.180     4.760 r     -         
flush_id_o_1_sqmuxa                                                                           Net         -        -       -         -           2         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        A        In      0.000     4.760 r     -         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        Z        Out     0.180     4.940 r     -         
flu_N_7_mux_i                                                                                 Net         -        -       -         -           8         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        D        In      0.000     4.940 r     -         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        Z        Out     0.708     5.648 r     -         
rs2_fwd_req\[0\]_4_0[0]                                                                       Net         -        -       -         -           3         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        B        In      0.000     5.648 r     -         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        Z        Out     0.879     6.527 r     -         
r_N_3_mux                                                                                     Net         -        -       -         -           39        
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        C        In      0.000     6.527 r     -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        Z        Out     0.801     7.328 f     -         
data_o_sn_N_8_mux                                                                             Net         -        -       -         -           10        
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        B        In      0.000     7.328 f     -         
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        Z        Out     0.866     8.194 r     -         
un1_issue_instr_i_2_RNI618I5F1                                                                Net         -        -       -         -           32        
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        B        In      0.000     8.194 r     -         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        Z        Out     0.606     8.800 r     -         
rs2_forwarding_o_0_rep1                                                                       Net         -        -       -         -           1         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0]                              FD1P3DX     D        In      0.000     8.800 r     -         
===========================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      8.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.854

    Number of logic level(s):                15
    Starting point:                          issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC / Z
    Ending point:                            issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
issue_stage_i.i_scoreboard.mem_q\[0\]\.sbe\.valid_RNI5B6QC                                    WIDEFN9     Z        Out     0.000     0.000 r     -         
commit_instr_o[175]                                                                           Net         -        -       -         -           69        
commit_stage_i.commit_csr_o_1                                                                 LUT4        B        In      0.000     0.000 r     -         
commit_stage_i.commit_csr_o_1                                                                 LUT4        Z        Out     0.762     0.762 r     -         
amo_valid_commit_1                                                                            Net         -        -       -         -           5         
commit_stage_i.commit_csr_o_0                                                                 LUT4        A        In      0.000     0.762 r     -         
commit_stage_i.commit_csr_o_0                                                                 LUT4        Z        Out     0.920     1.682 r     -         
commit_csr_o_0                                                                                Net         -        -       -         -           73        
commit_stage_i.csr_op_o[6]                                                                    LUT4        A        In      0.000     1.682 r     -         
commit_stage_i.csr_op_o[6]                                                                    LUT4        Z        Out     0.180     1.862 r     -         
csr_op_commit_csr[6]                                                                          Net         -        -       -         -           8         
csr_regfile_i.privilege_check\.privilege_violation70_0_2                                      LUT4        C        In      0.000     1.862 r     -         
csr_regfile_i.privilege_check\.privilege_violation70_0_2                                      LUT4        Z        Out     0.660     2.522 f     -         
privilege_check\.privilege_violation70_0_2                                                    Net         -        -       -         -           2         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        C        In      0.000     2.522 f     -         
csr_regfile_i.privilege_check\.privilege_violation70_0                                        LUT4        Z        Out     0.660     3.182 f     -         
privilege_check\.privilege_violation70_0                                                      Net         -        -       -         -           2         
csr_regfile_i.csr_we_1                                                                        LUT4        B        In      0.000     3.182 f     -         
csr_regfile_i.csr_we_1                                                                        LUT4        Z        Out     0.828     4.010 f     -         
csr_we_1                                                                                      Net         -        -       -         -           16        
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        A        In      0.000     4.010 f     -         
csr_regfile_i.csr_we_1_RNIR228O1                                                              LUT4        Z        Out     0.390     4.400 r     -         
csr_we_1_RNIR228O1                                                                            Net         -        -       -         -           1         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        D        In      0.000     4.400 r     -         
csr_regfile_i.debug_mode_q_rep1_RNIIDKKM5                                                     LUT4        Z        Out     0.180     4.580 f     -         
flush_o                                                                                       Net         -        -       -         -           5         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        C        In      0.000     4.580 f     -         
controller_i.flush_id_o_1_sqmuxa                                                              LUT4        Z        Out     0.180     4.760 r     -         
flush_id_o_1_sqmuxa                                                                           Net         -        -       -         -           2         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        A        In      0.000     4.760 r     -         
ex_stage_i.i_mult.i_multiplier.mult_valid_q_RNI1NELU                                          LUT4        Z        Out     0.180     4.940 r     -         
flu_N_7_mux_i                                                                                 Net         -        -       -         -           8         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        D        In      0.000     4.940 r     -         
issue_stage_i.i_scoreboard.rs2_fwd_req\[0\]_4_0[0]                                            LUT4        Z        Out     0.708     5.648 r     -         
rs2_fwd_req\[0\]_4_0[0]                                                                       Net         -        -       -         -           3         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        B        In      0.000     5.648 r     -         
issue_stage_i.i_issue_read_operands.N_m3_e                                                    LUT4        Z        Out     0.879     6.527 r     -         
r_N_3_mux                                                                                     Net         -        -       -         -           39        
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        C        In      0.000     6.527 r     -         
issue_stage_i.i_scoreboard.genblk4\[0\]\.i_sel_rs2.data_o_sn_m6                               LUT4        Z        Out     0.801     7.328 f     -         
data_o_sn_N_8_mux                                                                             Net         -        -       -         -           10        
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        B        In      0.000     7.328 f     -         
issue_stage_i.i_issue_read_operands.operands_available_l0\.un1_issue_instr_i_2_RNI618I5F1     LUT4        Z        Out     0.866     8.194 r     -         
un1_issue_instr_i_2_RNI618I5F1                                                                Net         -        -       -         -           32        
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        B        In      0.000     8.194 r     -         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b_RNO[0]                          LUT4        Z        Out     0.606     8.800 r     -         
rs2_forwarding_o_0_rep1                                                                       Net         -        -       -         -           1         
issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operand_b[0]                              FD1P3DX     D        In      0.000     8.800 r     -         
===========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:04m:27s; Memory used current: 673MB peak: 674MB)


Finished timing report (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:04m:27s; Memory used current: 673MB peak: 674MB)

---------------------------------------
Resource Usage Report
Part: lav_at_e70es1lfg676c-1


Register bits: 4623 of 397440 (1%)
I/O cells:       1246
Block Rams : 1 of 990 (0%)

DSP primitives:       4 of 5400 (0%)

Details:
CCU2C:          558
DPR16X4A:       13
DPR32X2:        57
FD1P3BX:        32
FD1P3DX:        4172
FD1P3IX:        418
GSRA:           1
IB:             148
IFD1P3BX:       1
INV:            25
LUT4:           8942
OB:             1098
SP16KA:         1
SPR32X2:        4
VHI:            117
VLO:            117
WIDEFN9:        1478
MULTADDSUB18X18A: 2
MULT18X18A:     2

Resource Usage inside macros:
Registers: 0
LUTs: 0
EBRs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 4623 + 0 = 4623 of 397440 (1.16%)
Total number of LUTs: 8942 + 0 = 8942 
Total number of EBRs: 1 + 0 = 1 of 990 (0.10%)
Total number of DSPs: 4 + 0 = 4 of 1800 (0.22%)
Total number of Distributed RAMs: 74 + 0 = 74 
Total number of Carry Chains: 558 + 0 = 558 
Total number of BlackBoxes: 235 + 0 = 235 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:04m:27s; Memory used current: 585MB peak: 674MB)

Process took 0h:01m:28s realtime, 0h:04m:27s cputime
# Tue Sep 10 12:21:33 2024

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

