

================================================================
== Vitis HLS Report for 'ByteCpy_1'
================================================================
* Date:           Wed Dec  7 16:29:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 0" [clefia.c:117]   --->   Operation 18 'getelementptr' 'pt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr" [clefia.c:117]   --->   Operation 19 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 0" [clefia.c:117]   --->   Operation 20 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr" [clefia.c:117]   --->   Operation 21 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 22 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1" [clefia.c:117]   --->   Operation 23 'getelementptr' 'pt_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_1" [clefia.c:117]   --->   Operation 24 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr i8 %dst, i64 0, i64 1" [clefia.c:117]   --->   Operation 25 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_1" [clefia.c:117]   --->   Operation 26 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_1, i4 %dst_addr_1" [clefia.c:117]   --->   Operation 27 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2" [clefia.c:117]   --->   Operation 28 'getelementptr' 'pt_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_2" [clefia.c:117]   --->   Operation 29 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr i8 %dst, i64 0, i64 2" [clefia.c:117]   --->   Operation 30 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_2" [clefia.c:117]   --->   Operation 31 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_2, i4 %dst_addr_2" [clefia.c:117]   --->   Operation 32 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3" [clefia.c:117]   --->   Operation 33 'getelementptr' 'pt_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_3" [clefia.c:117]   --->   Operation 34 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr i8 %dst, i64 0, i64 3" [clefia.c:117]   --->   Operation 35 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_3" [clefia.c:117]   --->   Operation 36 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_3, i4 %dst_addr_3" [clefia.c:117]   --->   Operation 37 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%pt_addr_4 = getelementptr i8 %pt, i64 0, i64 4" [clefia.c:117]   --->   Operation 38 'getelementptr' 'pt_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (2.32ns)   --->   "%pt_load_4 = load i4 %pt_addr_4" [clefia.c:117]   --->   Operation 39 'load' 'pt_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr i8 %dst, i64 0, i64 4" [clefia.c:117]   --->   Operation 40 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%pt_load_4 = load i4 %pt_addr_4" [clefia.c:117]   --->   Operation 41 'load' 'pt_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_4, i4 %dst_addr_4" [clefia.c:117]   --->   Operation 42 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%pt_addr_5 = getelementptr i8 %pt, i64 0, i64 5" [clefia.c:117]   --->   Operation 43 'getelementptr' 'pt_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (2.32ns)   --->   "%pt_load_5 = load i4 %pt_addr_5" [clefia.c:117]   --->   Operation 44 'load' 'pt_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr i8 %dst, i64 0, i64 5" [clefia.c:117]   --->   Operation 45 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%pt_load_5 = load i4 %pt_addr_5" [clefia.c:117]   --->   Operation 46 'load' 'pt_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_5, i4 %dst_addr_5" [clefia.c:117]   --->   Operation 47 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%pt_addr_6 = getelementptr i8 %pt, i64 0, i64 6" [clefia.c:117]   --->   Operation 48 'getelementptr' 'pt_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (2.32ns)   --->   "%pt_load_6 = load i4 %pt_addr_6" [clefia.c:117]   --->   Operation 49 'load' 'pt_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr i8 %dst, i64 0, i64 6" [clefia.c:117]   --->   Operation 50 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/2] (2.32ns)   --->   "%pt_load_6 = load i4 %pt_addr_6" [clefia.c:117]   --->   Operation 51 'load' 'pt_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_6, i4 %dst_addr_6" [clefia.c:117]   --->   Operation 52 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%pt_addr_7 = getelementptr i8 %pt, i64 0, i64 7" [clefia.c:117]   --->   Operation 53 'getelementptr' 'pt_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (2.32ns)   --->   "%pt_load_7 = load i4 %pt_addr_7" [clefia.c:117]   --->   Operation 54 'load' 'pt_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr i8 %dst, i64 0, i64 7" [clefia.c:117]   --->   Operation 55 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/2] (2.32ns)   --->   "%pt_load_7 = load i4 %pt_addr_7" [clefia.c:117]   --->   Operation 56 'load' 'pt_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_7, i4 %dst_addr_7" [clefia.c:117]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%pt_addr_8 = getelementptr i8 %pt, i64 0, i64 8" [clefia.c:117]   --->   Operation 58 'getelementptr' 'pt_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_8" [clefia.c:117]   --->   Operation 59 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr i8 %dst, i64 0, i64 8" [clefia.c:117]   --->   Operation 60 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_8" [clefia.c:117]   --->   Operation 61 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_8, i4 %dst_addr_8" [clefia.c:117]   --->   Operation 62 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%pt_addr_9 = getelementptr i8 %pt, i64 0, i64 9" [clefia.c:117]   --->   Operation 63 'getelementptr' 'pt_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [2/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_9" [clefia.c:117]   --->   Operation 64 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 4.64>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr i8 %dst, i64 0, i64 9" [clefia.c:117]   --->   Operation 65 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_9" [clefia.c:117]   --->   Operation 66 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_9, i4 %dst_addr_9" [clefia.c:117]   --->   Operation 67 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%pt_addr_10 = getelementptr i8 %pt, i64 0, i64 10" [clefia.c:117]   --->   Operation 68 'getelementptr' 'pt_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [2/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_10" [clefia.c:117]   --->   Operation 69 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr i8 %dst, i64 0, i64 10" [clefia.c:117]   --->   Operation 70 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_10" [clefia.c:117]   --->   Operation 71 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_10, i4 %dst_addr_10" [clefia.c:117]   --->   Operation 72 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%pt_addr_11 = getelementptr i8 %pt, i64 0, i64 11" [clefia.c:117]   --->   Operation 73 'getelementptr' 'pt_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [2/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_11" [clefia.c:117]   --->   Operation 74 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr i8 %dst, i64 0, i64 11" [clefia.c:117]   --->   Operation 75 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_11" [clefia.c:117]   --->   Operation 76 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_11, i4 %dst_addr_11" [clefia.c:117]   --->   Operation 77 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12" [clefia.c:117]   --->   Operation 78 'getelementptr' 'pt_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [2/2] (2.32ns)   --->   "%pt_load_12 = load i4 %pt_addr_12" [clefia.c:117]   --->   Operation 79 'load' 'pt_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 4.64>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr i8 %dst, i64 0, i64 12" [clefia.c:117]   --->   Operation 80 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (2.32ns)   --->   "%pt_load_12 = load i4 %pt_addr_12" [clefia.c:117]   --->   Operation 81 'load' 'pt_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_12, i4 %dst_addr_12" [clefia.c:117]   --->   Operation 82 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13" [clefia.c:117]   --->   Operation 83 'getelementptr' 'pt_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [2/2] (2.32ns)   --->   "%pt_load_13 = load i4 %pt_addr_13" [clefia.c:117]   --->   Operation 84 'load' 'pt_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 4.64>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr i8 %dst, i64 0, i64 13" [clefia.c:117]   --->   Operation 85 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/2] (2.32ns)   --->   "%pt_load_13 = load i4 %pt_addr_13" [clefia.c:117]   --->   Operation 86 'load' 'pt_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_13, i4 %dst_addr_13" [clefia.c:117]   --->   Operation 87 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14" [clefia.c:117]   --->   Operation 88 'getelementptr' 'pt_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [2/2] (2.32ns)   --->   "%pt_load_14 = load i4 %pt_addr_14" [clefia.c:117]   --->   Operation 89 'load' 'pt_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 4.64>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr i8 %dst, i64 0, i64 14" [clefia.c:117]   --->   Operation 90 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/2] (2.32ns)   --->   "%pt_load_14 = load i4 %pt_addr_14" [clefia.c:117]   --->   Operation 91 'load' 'pt_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_14, i4 %dst_addr_14" [clefia.c:117]   --->   Operation 92 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15" [clefia.c:117]   --->   Operation 93 'getelementptr' 'pt_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [2/2] (2.32ns)   --->   "%pt_load_15 = load i4 %pt_addr_15" [clefia.c:117]   --->   Operation 94 'load' 'pt_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 4.64>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%dst_addr_15 = getelementptr i8 %dst, i64 0, i64 15" [clefia.c:117]   --->   Operation 97 'getelementptr' 'dst_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/2] (2.32ns)   --->   "%pt_load_15 = load i4 %pt_addr_15" [clefia.c:117]   --->   Operation 98 'load' 'pt_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_15, i4 %dst_addr_15" [clefia.c:117]   --->   Operation 99 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [clefia.c:119]   --->   Operation 100 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('pt_addr', clefia.c:117) [6]  (0 ns)
	'load' operation ('pt_load', clefia.c:117) on array 'pt' [7]  (2.32 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load', clefia.c:117) on array 'pt' [7]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load', clefia.c:117 on array 'dst' [8]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_1', clefia.c:117) on array 'pt' [11]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_1', clefia.c:117 on array 'dst' [12]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_2', clefia.c:117) on array 'pt' [15]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_2', clefia.c:117 on array 'dst' [16]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_3', clefia.c:117) on array 'pt' [19]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_3', clefia.c:117 on array 'dst' [20]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_4', clefia.c:117) on array 'pt' [23]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_4', clefia.c:117 on array 'dst' [24]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_5', clefia.c:117) on array 'pt' [27]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_5', clefia.c:117 on array 'dst' [28]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_6', clefia.c:117) on array 'pt' [31]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_6', clefia.c:117 on array 'dst' [32]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_7', clefia.c:117) on array 'pt' [35]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_7', clefia.c:117 on array 'dst' [36]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_8', clefia.c:117) on array 'pt' [39]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_8', clefia.c:117 on array 'dst' [40]  (2.32 ns)

 <State 11>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_9', clefia.c:117) on array 'pt' [43]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_9', clefia.c:117 on array 'dst' [44]  (2.32 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_10', clefia.c:117) on array 'pt' [47]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_10', clefia.c:117 on array 'dst' [48]  (2.32 ns)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_11', clefia.c:117) on array 'pt' [51]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_11', clefia.c:117 on array 'dst' [52]  (2.32 ns)

 <State 14>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_12', clefia.c:117) on array 'pt' [55]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_12', clefia.c:117 on array 'dst' [56]  (2.32 ns)

 <State 15>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_13', clefia.c:117) on array 'pt' [59]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_13', clefia.c:117 on array 'dst' [60]  (2.32 ns)

 <State 16>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_14', clefia.c:117) on array 'pt' [63]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_14', clefia.c:117 on array 'dst' [64]  (2.32 ns)

 <State 17>: 4.64ns
The critical path consists of the following:
	'load' operation ('pt_load_15', clefia.c:117) on array 'pt' [67]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'pt_load_15', clefia.c:117 on array 'dst' [68]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
