// Seed: 1320510740
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6
    , id_9,
    input id_7,
    input id_8
);
  assign id_5 = 1;
  logic id_10 = 1;
  assign id_10 = 1;
  logic id_11, id_12, id_13;
  type_18 id_14 (
      id_10,
      1'd0,
      id_11 * 1
  );
endmodule
