{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492256775075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492256775075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 15 19:46:14 2017 " "Processing started: Sat Apr 15 19:46:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492256775075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492256775075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx_top -c rx_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx_top -c rx_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492256775075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492256775343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_top " "Found entity 1: rx_top" {  } { { "rx_top.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_module " "Found entity 1: detect_module" {  } { { "detect_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/detect_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_bps_module " "Found entity 1: rx_bps_module" {  } { { "rx_bps_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_control_module " "Found entity 1: rx_control_module" {  } { { "rx_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492256775385 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LED_display_module LED_Display_module.v(4) " "Verilog Module Declaration warning at LED_Display_module.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LED_display_module\"" {  } { { "LED_Display_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/LED_Display_module.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492256775395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led_display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_display_module " "Found entity 1: LED_display_module" {  } { { "LED_Display_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/LED_Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492256775395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492256775395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_top " "Elaborating entity \"rx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492256775415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_module detect_module:U1 " "Elaborating entity \"detect_module\" for hierarchy \"detect_module:U1\"" {  } { { "rx_top.v" "U1" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492256775425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_bps_module rx_bps_module:U2 " "Elaborating entity \"rx_bps_module\" for hierarchy \"rx_bps_module:U2\"" {  } { { "rx_top.v" "U2" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492256775437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_control_module rx_control_module:U3 " "Elaborating entity \"rx_control_module\" for hierarchy \"rx_control_module:U3\"" {  } { { "rx_top.v" "U3" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492256775438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_display_module LED_display_module:U4 " "Elaborating entity \"LED_display_module\" for hierarchy \"LED_display_module:U4\"" {  } { { "rx_top.v" "U4" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/rx_top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492256775440 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "detect_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/detect_module.v" 11 -1 0 } } { "detect_module.v" "" { Text "F:/LQbishe/MINI_FPGA/12.1 uart_rx_top/detect_module.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492256775866 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492256775866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492256776026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492256776306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492256776306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492256776396 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492256776396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492256776396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492256776396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492256776426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 15 19:46:16 2017 " "Processing ended: Sat Apr 15 19:46:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492256776426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492256776426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492256776426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492256776426 ""}
