<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="1" tests="1" time="1">
<testsuite disabled="0" errors="0" failures="1" name="ship" skipped="0" tests="1" time="1">
<testcase classname="ship" name="cover" status="FAIL" time="1">
<failure message="FAIL" type="FAIL"/>
<system-out>SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_proof] Removing direcory '/home/rcl/Space-Invaders/formal/ship_proof'.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] Removing direcory '/home/rcl/Space-Invaders/formal/ship_cover'.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] Copy 'ship.v' to '/home/rcl/Space-Invaders/formal/ship_cover/src/ship.v'.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: smtbmc z3
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] base: starting process &quot;cd /home/rcl/Space-Invaders/formal/ship_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] base: finished (returncode=0)
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] smt2: starting process &quot;cd /home/rcl/Space-Invaders/formal/ship_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] smt2: finished (returncode=0)
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: starting process &quot;cd /home/rcl/Space-Invaders/formal/ship_cover; yosys-smtbmc -s z3 --presat -c --noprogress -t 20 --append 10 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Solver: z3
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 2.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 3.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 4.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 5.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 6.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 7.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 8.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 9.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 10.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 11.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Re-solving with appended steps..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Reached cover statement at ship.v:72 in step 1.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 3.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 4.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 5.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 6.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 7.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 8.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 9.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 10.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 11.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 12.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Re-solving with appended steps..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Reached cover statement at ship.v:86 in step 2.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 3.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 4.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 5.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 6.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 7.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 8.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 9.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 10.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 11.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Appending additional step 12.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Re-solving with appended steps..
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Reached cover statement at ship.v:85 in step 2.
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 22:26:41 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 11..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 12..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 13..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 14..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 15..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 16..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 17..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 18..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Checking cover reachability in step 19..
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:83.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:82.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:75.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:79.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:81.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:84.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:71.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:73.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:69.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:80.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:68.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:78.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:67.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:77.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:74.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:76.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Unreached cover statement at ship.v:70.
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: ##   0:00:00  Status: FAILED (!)
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: finished (returncode=1)
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] engine_0: Status returned by engine: FAIL
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] summary: engine_0 (smtbmc z3) returned FAIL
SBY 22:26:42 [/home/rcl/Space-Invaders/formal/ship_cover] DONE (FAIL, rc=2)
</system-out></testcase></testsuite></testsuites>
