// A complete configuration file for an Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
// Scripts should populate the process0 entry for each application

sim : 
{
  attachDebugger = false;
  domains = 1;                      // vertical slices of the system, for wave phase parallelism
  contentionThreads = 1;            // XXX: whats this exaclty?
  phaseLength = 10000;              // bound phase length in cycles
  statsPhaseInterval = 100;         // Number of phases to dump periodic stats
  maxPhases = 0L;                   // Exit condition, execute maxPhases
  maxMinInstrs = 0L;                // Exit condition, all threads have executed maxTotalInstrs
  //maxTotalInstrs = 30000000000L;              // Exit condition, all cores combined executed maxTotalInstrs
  maxTotalInstrs = 100000000L;              // Exit condition, all cores combined executed maxTotalInstrs
  maxSimTime = 0;                   // Exit condition, simulation time in seconds
  maxProcEventualDumps = 0;         // Exit condition, number of heartbeat-triggered process dumps
  skipStatsVectors = false;         // Do not dump vector stats
  compactPeriodicStats = false;
  ignoreHooks = false;
  ffReinstrument = false;
  registerThreads = false;          // threads start as shadow, no effect on simulation until register magic op call
  startInGlobalPause = false;       // if set, pauses simulation on phase end
  parallelism = 8;                  // Number of concurrent host threads for bound phase
  schedQuantum = 10000;             // in phases
  blockingSyscalls = false;         // True might not work in MT applications, check in MP
  pinOptions = "";
  logToFile = true;                 // stdout stderr to file
  perProcessDir = false;            // run each process in a different subdirectory
  periodicStatsFilter = "";         // Filter certain stats
  perProcessCpuEnum = true;
  rintMemoryStats = true;          // Simulator memory stats
  //gmMBytes = 4096;                  // Simulator heap size in MB
  gmMBytes = 8192;                  // Simulator heap size in MB
  deadlockDetection = true;         // Detect potential deadlocks in the simulator, stalled for > 120 seconds
  aslr = false;                      // False for multi-process
  strictConfig = false;              // Check the config file for errors
};
sys : 
{
  cores : 
  {
    sandy : 
    {
      cores = 4;
      type = "Timing";
      //type = "OOO";
      icache = "l1i";
      dcache = "l1d";
    };
  };
  frequency = 4000;	//4GHZ
  lineSize = 64;
  //addressRandomization = true;
  networkFile = "";
  tlbs :
  {
    itlb :
    {
      entry_num = 256;
      hit_latency = 1;
      response_latency = 1;
    };
    dtlb :
    {
      entry_num = 256;
      hit_latency = 1;
      response_latency = 1;
    };
  };
  pgt_walker :
  {
      mode = "LongMode_Normal";
      itlb = "itlb";
      dtlb = "dtlb";
  };
  caches : 
  {
    l1d : 
    {
      parent = "l2";
      size = 65536; //64KB
      isPrefetcher = false;
      latency = 3;
	  caches = 4;
      arrays :
      {
        ways = 4;
        types = "SetAssoc";
        hash="None";
      };
      repl :
      {
        type = "LRU";
      };
      type = "Simple";
    };
    l1i : 
    {
	  caches = 4;
      isPrefetcher = false;
      parent = "l2";
      size = 65536;	//64KB
      arrays :
      {
        types = "SetAssoc";
        ways = 4;
        hash = "None";
      };
      repl :
      {
        type = "LRU";
      };
      type = "Simple";
      latency = 3;
    };
    l2 :
    {
      caches = 4;
      parent = "l3";
      isPrefetcher = false;
      size = 524288;   //512KB
      latency = 10;
      arrays :
      {
        types = "SetAssoc";
        ways = 4;
        hash = "None";
      };
      repl :
      {
        type = "LRU";
      };
      type = "Simple";
    };
    l3 : 
    {
      parent = "mem";
      isPrefetcher = false;
      size = 2097152;              // Set to 2MB
      latency = 34;
      arrays :
      {
        ways = 16;
        types = "SetAssoc";
        hash = "None";
      };
      repl:
      {
        type = "LRU";
      };
      type = "Simple";
      caches = 1;
    };
  };
  mem : 
  {
    controllers = 1;
    isPrefetcher = false;
    type = "NVMain";
    hasDRAMCache = false;
    latency = 50;
    //techIni = "CONFIG/nvmain-config/performance/baseline-config/DRAMCache.config";
    //envVar="CONFIG";
    techIni = "ZSIMPATH/config/nvmain-config/hierarchy/DRAMCache.config";
    envVar="ZSIMPATH";
    outputFile = "nvmain.out";
    traceName = "";
  };
};
process0 = {
   command = "ls -l";
};
