Takayanagi, T. et al. (1996). 350-MHz time-multiplexed 8-port SRAM
and word-size variable multiplier for multimedia DSP. Proceedings
of the IEEE International Solid-State Circuits Conference. 150–151.
Tsuruda, T., Kobayashi, M., Tsukude, M., Yamagata, T., and Arimoto.
(1996). High-speed, high-bandwith design methodologies for on-
chip DRAM core multimedia system LSIS. Proceedings for IEEE
International Solid-State Circuits Conference 265–268.