<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###</Dynamic>
        </Message>
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001416</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(1): </Dynamic>
            <Dynamic>sqrt_combinatorial</Dynamic>
            <Navigation>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35901142</ID>
            <Severity>Warning</Severity>
            <Dynamic>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(44): </Dynamic>
            <Dynamic>dumpfile</Dynamic>
            <Navigation>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v</Navigation>
            <Navigation>44</Navigation>
        </Message>
        <Message>
            <ID>35901142</ID>
            <Severity>Warning</Severity>
            <Dynamic>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(45): </Dynamic>
            <Dynamic>dumpvars</Dynamic>
            <Navigation>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v</Navigation>
            <Navigation>45</Navigation>
        </Message>
        <Message>
            <ID>35901209</ID>
            <Severity>Warning</Severity>
            <Dynamic>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v(25): </Dynamic>
            <Dynamic>18</Dynamic>
            <Dynamic>17</Dynamic>
            <Navigation>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/sqrt_combinatorial_t.v</Navigation>
            <Navigation>25</Navigation>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/impl1/source/sqrt_sequential.sv&quot;:51:2:51:10|Removing unused bit 16 of r_reg[17:0]. Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/impl1/source/sqrt_sequential.sv</Navigation>
            <Navigation>51</Navigation>
            <Navigation>2</Navigation>
            <Navigation>51</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing unused bit 16 of r_reg[17:0]. Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/impl1/source/sqrt_sequential.sv&quot;:26:2:26:10|Found inferred clock sqrt_sequential|clk which controls 72 sequential elements including sqrt_state[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>/home/user/SDR-HLS/5.NewModules/SquareRoot/combinatorial/amaranth/lattice/impl1/source/sqrt_sequential.sv</Navigation>
            <Navigation>26</Navigation>
            <Navigation>2</Navigation>
            <Navigation>26</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Found inferred clock sqrt_sequential|clk which controls 72 sequential elements including sqrt_state[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock sqrt_sequential|clk with period 5.00ns. Please declare a user-defined clock on port clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock sqrt_sequential|clk with period 5.00ns. Please declare a user-defined clock on port clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>