Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 11 16:10:02 2022
| Host         : DESKTOP-8HM7LCH running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_UART_wrapper_methodology_drc_routed.rpt -pb TOP_UART_wrapper_methodology_drc_routed.pb -rpx TOP_UART_wrapper_methodology_drc_routed.rpx
| Design       : TOP_UART_wrapper
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                      | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                 | 1          |
| TIMING-18 | Warning  | Missing input or output delay                     | 3          |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 1          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell TOP_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TOP_UART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_diff_clock_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_diff_clock_clk_p
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_diff_clock_clk_p
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on sys_diff_clock_clk_n overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.srcs/constrs_1/new/Clock_cnst.xdc (Line: 2)
Previous Source: d:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.gen/sources_1/bd/TOP_UART/ip/TOP_UART_clk_wiz_1_0/TOP_UART_clk_wiz_1_0_board.xdc (Line: 4)
Related violations: <none>


