Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 17 14:19:20 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.651        0.000                      0                  168        0.225        0.000                      0                  168        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.651        0.000                      0                  168        0.225        0.000                      0                  168        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 3.346ns (35.965%)  route 5.957ns (64.035%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 r  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.370     8.177    B/sel
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.301 r  B/pixel_data3_carry_i_22/O
                         net (fo=1, routed)           0.000     8.301    B/pixel_data3_carry_i_22_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.881 r  B/pixel_data3_carry_i_13/O[2]
                         net (fo=15, routed)          0.904     9.785    B/border_shift[2]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.330    10.115 r  B/i__carry_i_10/O
                         net (fo=2, routed)           0.474    10.588    B/i__carry_i_10_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.326    10.914 r  B/i__carry_i_2/O
                         net (fo=1, routed)           0.473    11.388    B/i__carry_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.792 f  B/pixel_data4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.902    12.694    B/pixel_data41_in
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.118    12.812 r  B/pixel_data[15]_i_21/O
                         net (fo=1, routed)           0.491    13.303    oled/border_shift_reg[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.326    13.629 r  oled/pixel_data[15]_i_16/O
                         net (fo=1, routed)           0.159    13.788    B/FSM_onehot_state_reg[13]_3
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.912 f  B/pixel_data[15]_i_7/O
                         net (fo=2, routed)           0.355    14.267    B/pixel_data[15]_i_7_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124    14.391 r  B/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    14.391    B/pixel_data[15]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  B/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.447    14.788    B/CLK
    SLICE_X41Y46         FDRE                                         r  B/pixel_data_reg[15]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.029    15.042    B/pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 3.346ns (36.204%)  route 5.896ns (63.796%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 r  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.370     8.177    B/sel
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.301 r  B/pixel_data3_carry_i_22/O
                         net (fo=1, routed)           0.000     8.301    B/pixel_data3_carry_i_22_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.881 r  B/pixel_data3_carry_i_13/O[2]
                         net (fo=15, routed)          0.904     9.785    B/border_shift[2]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.330    10.115 r  B/i__carry_i_10/O
                         net (fo=2, routed)           0.474    10.588    B/i__carry_i_10_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.326    10.914 r  B/i__carry_i_2/O
                         net (fo=1, routed)           0.473    11.388    B/i__carry_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.792 r  B/pixel_data4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.902    12.694    B/pixel_data41_in
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.118    12.812 f  B/pixel_data[15]_i_21/O
                         net (fo=1, routed)           0.491    13.303    oled/border_shift_reg[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.326    13.629 f  oled/pixel_data[15]_i_16/O
                         net (fo=1, routed)           0.159    13.788    B/FSM_onehot_state_reg[13]_3
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.912 r  B/pixel_data[15]_i_7/O
                         net (fo=2, routed)           0.294    14.205    B/pixel_data[15]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124    14.329 r  B/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    14.329    B/pixel_data[10]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  B/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.447    14.788    B/CLK
    SLICE_X43Y46         FDRE                                         r  B/pixel_data_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)        0.031    15.044    B/pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.014ns (19.145%)  route 4.282ns (80.855%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.252    10.384    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.528    B/bounce_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.014ns (19.145%)  route 4.282ns (80.855%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.252    10.384    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[29]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.528    B/bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.014ns (19.145%)  route 4.282ns (80.855%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.252    10.384    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[30]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.528    B/bounce_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.014ns (19.145%)  route 4.282ns (80.855%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.252    10.384    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.446    14.787    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[31]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.528    B/bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.014ns (19.846%)  route 4.095ns (80.154%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.065    10.197    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.444    14.785    B/CLK
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    14.501    B/bounce_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.014ns (19.846%)  route 4.095ns (80.154%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.065    10.197    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.444    14.785    B/CLK
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    14.501    B/bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.014ns (19.846%)  route 4.095ns (80.154%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.065    10.197    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.444    14.785    B/CLK
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    14.501    B/bounce_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 B/bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/bounce_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.014ns (19.846%)  route 4.095ns (80.154%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    B/CLK
    SLICE_X38Y49         FDRE                                         r  B/bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  B/bounce_counter_reg[28]/Q
                         net (fo=2, routed)           0.817     6.423    B/bounce_counter_reg[28]
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.547 f  B/bounce_counter[0]_i_14/O
                         net (fo=1, routed)           0.597     7.143    B/bounce_counter[0]_i_14_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.267 f  B/bounce_counter[0]_i_6/O
                         net (fo=1, routed)           0.416     7.683    B/bounce_counter[0]_i_6_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     7.807 f  B/bounce_counter[0]_i_2/O
                         net (fo=50, routed)          1.200     9.008    B/sel
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.132 r  B/bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.065    10.197    B/bounce_counter[0]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.444    14.785    B/CLK
    SLICE_X38Y42         FDRE                                         r  B/bounce_counter_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    14.501    B/bounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 B/border_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/border_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    B/CLK
    SLICE_X37Y46         FDRE                                         r  B/border_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B/border_shift_reg[0]/Q
                         net (fo=6, routed)           0.130     1.717    B/border_shift_reg__0[0]
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  B/border_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    B/border_shift[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  B/border_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    B/CLK
    SLICE_X37Y46         FDRE                                         r  B/border_shift_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    B/border_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clk625/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    clk625/CLK
    SLICE_X35Y47         FDRE                                         r  clk625/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk625/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.170     1.757    clk625/COUNT[0]
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.043     1.800 r  clk625/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.800    clk625/SLOW_CLK_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  clk625/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    clk625/CLK
    SLICE_X35Y47         FDRE                                         r  clk625/SLOW_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.107     1.553    clk625/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B/draw_box_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/draw_box_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.562     1.445    B/CLK
    SLICE_X37Y42         FDRE                                         r  B/draw_box_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  B/draw_box_reg/Q
                         net (fo=2, routed)           0.168     1.754    B/draw_box
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  B/draw_box_i_1/O
                         net (fo=1, routed)           0.000     1.799    B/draw_box_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  B/draw_box_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.831     1.958    B/CLK
    SLICE_X37Y42         FDRE                                         r  B/draw_box_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.091     1.536    B/draw_box_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk625/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    clk625/CLK
    SLICE_X35Y47         FDRE                                         r  clk625/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk625/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.170     1.757    clk625/COUNT[0]
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  clk625/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk625/COUNT[2]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  clk625/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    clk625/CLK
    SLICE_X35Y47         FDRE                                         r  clk625/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092     1.538    clk625/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 B/box_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/box_delay_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.561     1.444    B/CLK
    SLICE_X36Y38         FDRE                                         r  B/box_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  B/box_delay_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.707    B/box_delay_counter_reg_n_0_[2]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  B/box_delay_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.818    B/box_delay_counter_reg[0]_i_2_n_5
    SLICE_X36Y38         FDRE                                         r  B/box_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     1.957    B/CLK
    SLICE_X36Y38         FDRE                                         r  B/box_delay_counter_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    B/box_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 B/box_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/box_delay_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.561     1.444    B/CLK
    SLICE_X36Y39         FDRE                                         r  B/box_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  B/box_delay_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.707    B/box_delay_counter_reg_n_0_[6]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  B/box_delay_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    B/box_delay_counter_reg[4]_i_1_n_5
    SLICE_X36Y39         FDRE                                         r  B/box_delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     1.957    B/CLK
    SLICE_X36Y39         FDRE                                         r  B/box_delay_counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    B/box_delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 B/border_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/border_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.287ns (75.846%)  route 0.091ns (24.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    B/CLK
    SLICE_X39Y46         FDRE                                         r  B/border_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B/border_shift_reg[1]/Q
                         net (fo=6, routed)           0.091     1.679    B/border_shift_reg__0[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.825 r  B/border_shift0_carry/O[2]
                         net (fo=1, routed)           0.000     1.825    B/border_shift__0[2]
    SLICE_X39Y46         FDRE                                         r  B/border_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    B/CLK
    SLICE_X39Y46         FDRE                                         r  B/border_shift_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    B/border_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B/box_delay_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/box_delay_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.562     1.445    B/CLK
    SLICE_X36Y40         FDRE                                         r  B/box_delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  B/box_delay_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.719    B/box_delay_counter_reg[10]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  B/box_delay_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    B/box_delay_counter_reg[8]_i_1_n_5
    SLICE_X36Y40         FDRE                                         r  B/box_delay_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.831     1.958    B/CLK
    SLICE_X36Y40         FDRE                                         r  B/box_delay_counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    B/box_delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B/box_delay_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/box_delay_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.562     1.445    B/CLK
    SLICE_X36Y41         FDRE                                         r  B/box_delay_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  B/box_delay_counter_reg[14]/Q
                         net (fo=2, routed)           0.134     1.720    B/box_delay_counter_reg[14]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  B/box_delay_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    B/box_delay_counter_reg[12]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  B/box_delay_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.831     1.958    B/CLK
    SLICE_X36Y41         FDRE                                         r  B/box_delay_counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    B/box_delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B/box_delay_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/box_delay_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    B/CLK
    SLICE_X36Y44         FDRE                                         r  B/box_delay_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B/box_delay_counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.721    B/box_delay_counter_reg[26]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  B/box_delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    B/box_delay_counter_reg[24]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  B/box_delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    B/CLK
    SLICE_X36Y44         FDRE                                         r  B/box_delay_counter_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    B/box_delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   B/bounce_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   B/bounce_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   B/bounce_counter_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   B/bounce_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/bounce_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/bounce_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/bounce_counter_reg[18]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/bounce_counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   B/bounce_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[19]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   B/bounce_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   B/bounce_counter_reg[29]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[14]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   B/bounce_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[18]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/bounce_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y42   B/bounce_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y42   B/bounce_counter_reg[1]/C



