

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Sun Jul  7 14:42:06 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.738 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_388_1                                     |        ?|        ?|       846|          -|          -|     ?|        no|
        | + VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5  |      721|      721|         3|          1|          1|   720|       yes|
        | + VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8  |      120|      120|         2|          1|          1|   120|       yes|
        |- Loop 2                                               |      720|      720|         1|          1|          1|   720|       yes|
        |- Loop 3                                               |      120|      120|         1|          1|          1|   120|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-1 : II = 1, D = 2, States = { 10 11 }
  Pipeline-2 : II = 1, D = 1, States = { 13 }
  Pipeline-3 : II = 1, D = 1, States = { 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 13 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 5 
13 --> 14 13 
14 --> 15 
15 --> 16 15 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index" [patchMaker.cpp:379]   --->   Operation 19 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%n_patches_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read" [patchMaker.cpp:379]   --->   Operation 20 'read' 'n_patches_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln381)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %index_read, i32 31" [patchMaker.cpp:381]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln381 = icmp_slt  i32 %index_read, i32 %n_patches_read_4" [patchMaker.cpp:381]   --->   Operation 22 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln381)   --->   "%xor_ln381 = xor i1 %icmp_ln381, i1 1" [patchMaker.cpp:381]   --->   Operation 23 'xor' 'xor_ln381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln381 = or i1 %tmp, i1 %xor_ln381" [patchMaker.cpp:381]   --->   Operation 24 'or' 'or_ln381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln381 = br i1 %or_ln381, void %.lr.ph, void %._crit_edge" [patchMaker.cpp:381]   --->   Operation 25 'br' 'br_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.88ns)   --->   "%sub = add i32 %n_patches_read_4, i32 4294967295" [patchMaker.cpp:379]   --->   Operation 26 'add' 'sub' <Predicate = (!or_ln381)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sub" [patchMaker.cpp:379]   --->   Operation 27 'trunc' 'empty' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 28 'mul' 'empty_104' <Predicate = (!or_ln381)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_105 = trunc i32 %sub" [patchMaker.cpp:379]   --->   Operation 29 'trunc' 'empty_105' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_105, i7 0" [patchMaker.cpp:379]   --->   Operation 30 'bitconcatenate' 'tmp_cast' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_106 = trunc i32 %sub" [patchMaker.cpp:379]   --->   Operation 31 'trunc' 'empty_106' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_164_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %empty_106, i3 0" [patchMaker.cpp:379]   --->   Operation 32 'bitconcatenate' 'tmp_164_cast' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.74ns)   --->   "%empty_107 = sub i12 %tmp_cast, i12 %tmp_164_cast" [patchMaker.cpp:379]   --->   Operation 33 'sub' 'empty_107' <Predicate = (!or_ln381)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 34 [3/4] (0.53ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 34 'mul' 'empty_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 35 'mul' 'empty_104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i32 %index_read" [patchMaker.cpp:388]   --->   Operation 36 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i32 %sub" [patchMaker.cpp:388]   --->   Operation 37 'sext' 'sext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_104 = mul i15 %empty, i15 720" [patchMaker.cpp:379]   --->   Operation 38 'mul' 'empty_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln388 = br void" [patchMaker.cpp:388]   --->   Operation 39 'br' 'br_ln388' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i64 %indvars_iv_next47, void, i64 %zext_ln388, void %.lr.ph" [patchMaker.cpp:388]   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln398 = trunc i64 %i" [patchMaker.cpp:398]   --->   Operation 41 'trunc' 'trunc_ln398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln398_1 = trunc i64 %i" [patchMaker.cpp:398]   --->   Operation 42 'trunc' 'trunc_ln398_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i64 %i" [patchMaker.cpp:388]   --->   Operation 43 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln398_1, i2 0" [patchMaker.cpp:388]   --->   Operation 44 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.06ns)   --->   "%icmp_ln388 = icmp_slt  i64 %i, i64 %sext_ln388" [patchMaker.cpp:388]   --->   Operation 45 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %icmp_ln388, void %memset.loop25.preheader, void %.split36" [patchMaker.cpp:388]   --->   Operation 46 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:388]   --->   Operation 47 'specloopname' 'specloopname_ln388' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.14ns)   --->   "%indvars_iv_next47 = add i64 %i, i64 1" [patchMaker.cpp:388]   --->   Operation 48 'add' 'indvars_iv_next47' <Predicate = (icmp_ln388)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln398_2 = trunc i64 %indvars_iv_next47" [patchMaker.cpp:398]   --->   Operation 49 'trunc' 'trunc_ln398_2' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln398_3 = trunc i64 %indvars_iv_next47" [patchMaker.cpp:398]   --->   Operation 50 'trunc' 'trunc_ln398_3' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %trunc_ln398_3, i2 0" [patchMaker.cpp:398]   --->   Operation 51 'bitconcatenate' 'p_shl4_cast' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.12ns)   --->   "%add_ln398 = add i62 %p_shl4_cast, i62 %trunc_ln398_2" [patchMaker.cpp:398]   --->   Operation 52 'add' 'add_ln398' <Predicate = (icmp_ln388)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln390 = br void" [patchMaker.cpp:390]   --->   Operation 53 'br' 'br_ln390' <Predicate = (icmp_ln388)> <Delay = 0.38>
ST_5 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln388)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i10 0, void %.split36, i10 %add_ln390_1, void %.split28" [patchMaker.cpp:390]   --->   Operation 55 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split36, i3 %select_ln390_1, void %.split28" [patchMaker.cpp:390]   --->   Operation 56 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void %.split36, i8 %select_ln392_2, void %.split28" [patchMaker.cpp:392]   --->   Operation 57 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%b = phi i2 0, void %.split36, i2 %select_ln392_1, void %.split28" [patchMaker.cpp:392]   --->   Operation 58 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split36, i7 %select_ln394_2, void %.split28" [patchMaker.cpp:394]   --->   Operation 59 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%c = phi i5 0, void %.split36, i5 %select_ln394_1, void %.split28" [patchMaker.cpp:394]   --->   Operation 60 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%d = phi i2 0, void %.split36, i2 %add_ln396, void %.split28" [patchMaker.cpp:396]   --->   Operation 61 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.72ns)   --->   "%add_ln390_1 = add i10 %indvar_flatten37, i10 1" [patchMaker.cpp:390]   --->   Operation 62 'add' 'add_ln390_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.60ns)   --->   "%icmp_ln390 = icmp_eq  i10 %indvar_flatten37, i10 720" [patchMaker.cpp:390]   --->   Operation 64 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %.split28, void %.preheader.preheader.preheader" [patchMaker.cpp:390]   --->   Operation 65 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.57ns)   --->   "%add_ln390 = add i3 %a, i3 1" [patchMaker.cpp:390]   --->   Operation 66 'add' 'add_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.58ns)   --->   "%icmp_ln392 = icmp_eq  i8 %indvar_flatten13, i8 144" [patchMaker.cpp:392]   --->   Operation 67 'icmp' 'icmp_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln390 = select i1 %icmp_ln392, i2 0, i2 %b" [patchMaker.cpp:390]   --->   Operation 68 'select' 'select_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.27ns)   --->   "%select_ln390_1 = select i1 %icmp_ln392, i3 %add_ln390, i3 %a" [patchMaker.cpp:390]   --->   Operation 69 'select' 'select_ln390_1' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.12ns)   --->   "%xor_ln390 = xor i1 %icmp_ln392, i1 1" [patchMaker.cpp:390]   --->   Operation 70 'xor' 'xor_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.34ns)   --->   "%icmp_ln396 = icmp_eq  i2 %d, i2 3" [patchMaker.cpp:396]   --->   Operation 71 'icmp' 'icmp_ln396' <Predicate = (!icmp_ln390)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%and_ln390 = and i1 %icmp_ln396, i1 %xor_ln390" [patchMaker.cpp:390]   --->   Operation 72 'and' 'and_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.59ns)   --->   "%icmp_ln394 = icmp_eq  i7 %indvar_flatten, i7 48" [patchMaker.cpp:394]   --->   Operation 73 'icmp' 'icmp_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.12ns)   --->   "%and_ln390_1 = and i1 %icmp_ln394, i1 %xor_ln390" [patchMaker.cpp:390]   --->   Operation 74 'and' 'and_ln390_1' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.43ns)   --->   "%add_ln392 = add i2 %select_ln390, i2 1" [patchMaker.cpp:392]   --->   Operation 75 'add' 'add_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.12ns)   --->   "%or_ln392 = or i1 %and_ln390_1, i1 %icmp_ln392" [patchMaker.cpp:392]   --->   Operation 76 'or' 'or_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.27ns)   --->   "%select_ln392 = select i1 %or_ln392, i5 0, i5 %c" [patchMaker.cpp:392]   --->   Operation 77 'select' 'select_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln392_1 = select i1 %and_ln390_1, i2 %add_ln392, i2 %select_ln390" [patchMaker.cpp:392]   --->   Operation 78 'select' 'select_ln392_1' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%xor_ln392 = xor i1 %icmp_ln394, i1 1" [patchMaker.cpp:392]   --->   Operation 79 'xor' 'xor_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln392)   --->   "%or_ln392_1 = or i1 %icmp_ln392, i1 %xor_ln392" [patchMaker.cpp:392]   --->   Operation 80 'or' 'or_ln392_1' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln392 = and i1 %and_ln390, i1 %or_ln392_1" [patchMaker.cpp:392]   --->   Operation 81 'and' 'and_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln394 = add i5 %select_ln392, i5 1" [patchMaker.cpp:394]   --->   Operation 82 'add' 'add_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%or_ln394 = or i1 %and_ln392, i1 %and_ln390_1" [patchMaker.cpp:394]   --->   Operation 83 'or' 'or_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%or_ln394_1 = or i1 %or_ln394, i1 %icmp_ln392" [patchMaker.cpp:394]   --->   Operation 84 'or' 'or_ln394_1' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %or_ln394_1, i2 0, i2 %d" [patchMaker.cpp:394]   --->   Operation 85 'select' 'select_ln394' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln394_1 = select i1 %and_ln392, i5 %add_ln394, i5 %select_ln392" [patchMaker.cpp:394]   --->   Operation 86 'select' 'select_ln394_1' <Predicate = (!icmp_ln390)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.43ns)   --->   "%add_ln396 = add i2 %select_ln394, i2 1" [patchMaker.cpp:396]   --->   Operation 87 'add' 'add_ln396' <Predicate = (!icmp_ln390)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln394_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:394]   --->   Operation 88 'add' 'add_ln394_1' <Predicate = (!icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.30ns)   --->   "%select_ln394_2 = select i1 %or_ln392, i7 1, i7 %add_ln394_1" [patchMaker.cpp:394]   --->   Operation 89 'select' 'select_ln394_2' <Predicate = (!icmp_ln390)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln392_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:392]   --->   Operation 90 'add' 'add_ln392_1' <Predicate = (!icmp_ln390)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln392_2 = select i1 %icmp_ln392, i8 1, i8 %add_ln392_1" [patchMaker.cpp:392]   --->   Operation 91 'select' 'select_ln392_2' <Predicate = (!icmp_ln390)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.73>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln398 = zext i3 %select_ln390_1" [patchMaker.cpp:398]   --->   Operation 92 'zext' 'zext_ln398' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.12ns)   --->   "%add_ln398_1 = add i62 %add_ln398, i62 %zext_ln398" [patchMaker.cpp:398]   --->   Operation 93 'add' 'add_ln398_1' <Predicate = (!icmp_ln390)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln398_4 = trunc i62 %add_ln398_1" [patchMaker.cpp:398]   --->   Operation 94 'trunc' 'trunc_ln398_4' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln398_4, i2 0" [patchMaker.cpp:398]   --->   Operation 95 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln398_5 = trunc i62 %add_ln398_1" [patchMaker.cpp:398]   --->   Operation 96 'trunc' 'trunc_ln398_5' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln398_2 = add i62 %p_shl3_cast, i62 %trunc_ln398" [patchMaker.cpp:398]   --->   Operation 97 'add' 'add_ln398_2' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 98 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln398_3 = add i62 %add_ln398_2, i62 %zext_ln398" [patchMaker.cpp:398]   --->   Operation 98 'add' 'add_ln398_3' <Predicate = (!icmp_ln390)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln398_6 = trunc i62 %add_ln398_3" [patchMaker.cpp:398]   --->   Operation 99 'trunc' 'trunc_ln398_6' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i56.i2, i56 %trunc_ln398_6, i2 0" [patchMaker.cpp:398]   --->   Operation 100 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln398_7 = trunc i62 %add_ln398_3" [patchMaker.cpp:398]   --->   Operation 101 'trunc' 'trunc_ln398_7' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398 = sub i58 %tmp_89, i58 %trunc_ln398_5" [patchMaker.cpp:398]   --->   Operation 102 'sub' 'sub_ln398' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln398_1 = zext i2 %select_ln392_1" [patchMaker.cpp:398]   --->   Operation 103 'zext' 'zext_ln398_1' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln398_4 = add i58 %sub_ln398, i58 %zext_ln398_1" [patchMaker.cpp:398]   --->   Operation 104 'add' 'add_ln398_4' <Predicate = (!icmp_ln390)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_170_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln398_4, i4 0" [patchMaker.cpp:398]   --->   Operation 105 'bitconcatenate' 'tmp_170_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398_1 = sub i58 %tmp_90, i58 %trunc_ln398_7" [patchMaker.cpp:398]   --->   Operation 106 'sub' 'sub_ln398_1' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln398_2 = zext i2 %select_ln392_1" [patchMaker.cpp:398]   --->   Operation 107 'zext' 'zext_ln398_2' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln398_5 = add i58 %sub_ln398_1, i58 %zext_ln398_2" [patchMaker.cpp:398]   --->   Operation 108 'add' 'add_ln398_5' <Predicate = (!icmp_ln390)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_172_cast = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i58.i4, i58 %add_ln398_5, i4 0" [patchMaker.cpp:394]   --->   Operation 109 'bitconcatenate' 'tmp_172_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln398_3 = zext i5 %select_ln394_1" [patchMaker.cpp:398]   --->   Operation 110 'zext' 'zext_ln398_3' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.12ns)   --->   "%add_ln398_6 = add i62 %tmp_170_cast, i62 %zext_ln398_3" [patchMaker.cpp:398]   --->   Operation 111 'add' 'add_ln398_6' <Predicate = (!icmp_ln390)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln398_8 = trunc i62 %add_ln398_6" [patchMaker.cpp:398]   --->   Operation 112 'trunc' 'trunc_ln398_8' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln398_9 = trunc i62 %add_ln398_6" [patchMaker.cpp:398]   --->   Operation 113 'trunc' 'trunc_ln398_9' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln398_9, i2 0" [patchMaker.cpp:398]   --->   Operation 114 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398_2 = sub i15 %p_shl6_cast, i15 %trunc_ln398_8" [patchMaker.cpp:398]   --->   Operation 115 'sub' 'sub_ln398_2' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 116 [1/1] (1.12ns)   --->   "%add_ln398_7 = add i62 %tmp_172_cast, i62 %zext_ln398_3" [patchMaker.cpp:398]   --->   Operation 116 'add' 'add_ln398_7' <Predicate = (!icmp_ln390)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln398_10 = trunc i62 %add_ln398_7" [patchMaker.cpp:398]   --->   Operation 117 'trunc' 'trunc_ln398_10' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln398_11 = trunc i62 %add_ln398_7" [patchMaker.cpp:398]   --->   Operation 118 'trunc' 'trunc_ln398_11' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln398_11, i2 0" [patchMaker.cpp:398]   --->   Operation 119 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln398_3 = sub i15 %p_shl5_cast, i15 %trunc_ln398_10" [patchMaker.cpp:398]   --->   Operation 120 'sub' 'sub_ln398_3' <Predicate = (!icmp_ln390)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln398_4 = zext i2 %select_ln394" [patchMaker.cpp:398]   --->   Operation 121 'zext' 'zext_ln398_4' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln398_8 = add i15 %sub_ln398_2, i15 %zext_ln398_4" [patchMaker.cpp:398]   --->   Operation 122 'add' 'add_ln398_8' <Predicate = (!icmp_ln390)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln398_5 = zext i15 %add_ln398_8" [patchMaker.cpp:398]   --->   Operation 123 'zext' 'zext_ln398_5' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln398_5" [patchMaker.cpp:398]   --->   Operation 124 'getelementptr' 'patches_superpoints_addr_2' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln398_9 = add i15 %sub_ln398_3, i15 %zext_ln398_4" [patchMaker.cpp:398]   --->   Operation 125 'add' 'add_ln398_9' <Predicate = (!icmp_ln390)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 126 [2/2] (2.98ns)   --->   "%patches_superpoints_load = load i15 %patches_superpoints_addr_2" [patchMaker.cpp:398]   --->   Operation 126 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln390)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>

State 8 <SV = 7> <Delay = 5.96>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_390_2_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720"   --->   Operation 128 'speclooptripcount' 'empty_108' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_392_3_VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_394_4_VITIS_LOOP_396_5_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln398_6 = zext i15 %add_ln398_9" [patchMaker.cpp:398]   --->   Operation 134 'zext' 'zext_ln398_6' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln398_6" [patchMaker.cpp:398]   --->   Operation 135 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [patchMaker.cpp:396]   --->   Operation 136 'specloopname' 'specloopname_ln396' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_8 : Operation 137 [1/2] (2.98ns)   --->   "%patches_superpoints_load = load i15 %patches_superpoints_addr_2" [patchMaker.cpp:398]   --->   Operation 137 'load' 'patches_superpoints_load' <Predicate = (!icmp_ln390)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_8 : Operation 138 [1/1] (2.98ns)   --->   "%store_ln398 = store i64 %patches_superpoints_load, i15 %patches_superpoints_addr_3" [patchMaker.cpp:398]   --->   Operation 138 'store' 'store_ln398' <Predicate = (!icmp_ln390)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.38>
ST_9 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln404 = br void %.preheader.preheader" [patchMaker.cpp:404]   --->   Operation 140 'br' 'br_ln404' <Predicate = true> <Delay = 0.38>

State 10 <SV = 7> <Delay = 5.53>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i7 %add_ln404_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:404]   --->   Operation 141 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%a_3 = phi i3 %select_ln404_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:404]   --->   Operation 142 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i6 %select_ln406_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:406]   --->   Operation 143 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%b_5 = phi i3 %select_ln406_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:406]   --->   Operation 144 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%c_5 = phi i3 %add_ln408, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:408]   --->   Operation 145 'phi' 'c_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln404_1 = add i7 %indvar_flatten59, i7 1" [patchMaker.cpp:404]   --->   Operation 146 'add' 'add_ln404_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.59ns)   --->   "%icmp_ln404 = icmp_eq  i7 %indvar_flatten59, i7 120" [patchMaker.cpp:404]   --->   Operation 148 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %icmp_ln404, void %.preheader, void" [patchMaker.cpp:404]   --->   Operation 149 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.57ns)   --->   "%add_ln404 = add i3 %a_3, i3 1" [patchMaker.cpp:404]   --->   Operation 150 'add' 'add_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.61ns)   --->   "%icmp_ln406 = icmp_eq  i6 %indvar_flatten45, i6 24" [patchMaker.cpp:406]   --->   Operation 151 'icmp' 'icmp_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.27ns)   --->   "%select_ln404 = select i1 %icmp_ln406, i3 0, i3 %b_5" [patchMaker.cpp:404]   --->   Operation 152 'select' 'select_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.27ns)   --->   "%select_ln404_1 = select i1 %icmp_ln406, i3 %add_ln404, i3 %a_3" [patchMaker.cpp:404]   --->   Operation 153 'select' 'select_ln404_1' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln410 = trunc i62 %add_ln398" [patchMaker.cpp:410]   --->   Operation 154 'trunc' 'trunc_ln410' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i3 %select_ln404_1" [patchMaker.cpp:410]   --->   Operation 155 'zext' 'zext_ln410' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.10ns)   --->   "%add_ln410 = add i61 %trunc_ln410, i61 %zext_ln410" [patchMaker.cpp:410]   --->   Operation 156 'add' 'add_ln410' <Predicate = (!icmp_ln404)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_176_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln410, i2 0" [patchMaker.cpp:398]   --->   Operation 157 'bitconcatenate' 'tmp_176_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i59.i2, i59 %trunc_ln388, i2 0" [patchMaker.cpp:398]   --->   Operation 158 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln398_12 = trunc i64 %i" [patchMaker.cpp:398]   --->   Operation 159 'trunc' 'trunc_ln398_12' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln410_1 = add i61 %tmp_91, i61 %trunc_ln398_12" [patchMaker.cpp:410]   --->   Operation 160 'add' 'add_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i3 %select_ln404_1" [patchMaker.cpp:410]   --->   Operation 161 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln410_6 = add i61 %add_ln410_1, i61 %zext_ln410_1" [patchMaker.cpp:410]   --->   Operation 162 'add' 'add_ln410_6' <Predicate = (!icmp_ln404)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_178_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln410_6, i2 0" [patchMaker.cpp:406]   --->   Operation 163 'bitconcatenate' 'tmp_178_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln404)   --->   "%xor_ln404 = xor i1 %icmp_ln406, i1 1" [patchMaker.cpp:404]   --->   Operation 164 'xor' 'xor_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.49ns)   --->   "%icmp_ln408 = icmp_eq  i3 %c_5, i3 6" [patchMaker.cpp:408]   --->   Operation 165 'icmp' 'icmp_ln408' <Predicate = (!icmp_ln404)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln404 = and i1 %icmp_ln408, i1 %xor_ln404" [patchMaker.cpp:404]   --->   Operation 166 'and' 'and_ln404' <Predicate = (!icmp_ln404)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.57ns)   --->   "%add_ln406 = add i3 %select_ln404, i3 1" [patchMaker.cpp:406]   --->   Operation 167 'add' 'add_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln406)   --->   "%or_ln406 = or i1 %and_ln404, i1 %icmp_ln406" [patchMaker.cpp:406]   --->   Operation 168 'or' 'or_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln406 = select i1 %or_ln406, i3 0, i3 %c_5" [patchMaker.cpp:406]   --->   Operation 169 'select' 'select_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.27ns)   --->   "%select_ln406_1 = select i1 %and_ln404, i3 %add_ln406, i3 %select_ln404" [patchMaker.cpp:406]   --->   Operation 170 'select' 'select_ln406_1' <Predicate = (!icmp_ln404)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln410_2 = zext i3 %select_ln406_1" [patchMaker.cpp:410]   --->   Operation 171 'zext' 'zext_ln410_2' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.13ns)   --->   "%add_ln410_2 = add i63 %tmp_176_cast, i63 %zext_ln410_2" [patchMaker.cpp:410]   --->   Operation 172 'add' 'add_ln410_2' <Predicate = (!icmp_ln404)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln410_1 = trunc i63 %add_ln410_2" [patchMaker.cpp:410]   --->   Operation 173 'trunc' 'trunc_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln410_1, i3 0" [patchMaker.cpp:410]   --->   Operation 174 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln410_2 = trunc i63 %add_ln410_2" [patchMaker.cpp:410]   --->   Operation 175 'trunc' 'trunc_ln410_2' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln410_2, i1 0" [patchMaker.cpp:410]   --->   Operation 176 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln410 = sub i12 %p_shl11_cast, i12 %p_shl12_cast" [patchMaker.cpp:410]   --->   Operation 177 'sub' 'sub_ln410' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 178 [1/1] (1.13ns)   --->   "%add_ln410_3 = add i63 %tmp_178_cast, i63 %zext_ln410_2" [patchMaker.cpp:410]   --->   Operation 178 'add' 'add_ln410_3' <Predicate = (!icmp_ln404)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln410_3 = trunc i63 %add_ln410_3" [patchMaker.cpp:410]   --->   Operation 179 'trunc' 'trunc_ln410_3' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln410_3, i3 0" [patchMaker.cpp:410]   --->   Operation 180 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln410_4 = trunc i63 %add_ln410_3" [patchMaker.cpp:410]   --->   Operation 181 'trunc' 'trunc_ln410_4' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln410_4, i1 0" [patchMaker.cpp:410]   --->   Operation 182 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln410_1 = sub i12 %p_shl9_cast, i12 %p_shl10_cast" [patchMaker.cpp:410]   --->   Operation 183 'sub' 'sub_ln410_1' <Predicate = (!icmp_ln404)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln410_3 = zext i3 %select_ln406" [patchMaker.cpp:410]   --->   Operation 184 'zext' 'zext_ln410_3' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln410_4 = add i12 %sub_ln410, i12 %zext_ln410_3" [patchMaker.cpp:410]   --->   Operation 185 'add' 'add_ln410_4' <Predicate = (!icmp_ln404)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln410_4 = zext i12 %add_ln410_4" [patchMaker.cpp:410]   --->   Operation 186 'zext' 'zext_ln410_4' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%patches_parameters_addr_24 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln410_4" [patchMaker.cpp:410]   --->   Operation 187 'getelementptr' 'patches_parameters_addr_24' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln410_5 = add i12 %sub_ln410_1, i12 %zext_ln410_3" [patchMaker.cpp:410]   --->   Operation 188 'add' 'add_ln410_5' <Predicate = (!icmp_ln404)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 189 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_24" [patchMaker.cpp:410]   --->   Operation 189 'load' 'patches_parameters_load' <Predicate = (!icmp_ln404)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_10 : Operation 190 [1/1] (0.57ns)   --->   "%add_ln408 = add i3 %select_ln406, i3 1" [patchMaker.cpp:408]   --->   Operation 190 'add' 'add_ln408' <Predicate = (!icmp_ln404)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln406_1 = add i6 %indvar_flatten45, i6 1" [patchMaker.cpp:406]   --->   Operation 191 'add' 'add_ln406_1' <Predicate = (!icmp_ln404)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.29ns)   --->   "%select_ln406_2 = select i1 %icmp_ln406, i6 1, i6 %add_ln406_1" [patchMaker.cpp:406]   --->   Operation 192 'select' 'select_ln406_2' <Predicate = (!icmp_ln404)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 8> <Delay = 3.29>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_404_6_VITIS_LOOP_406_7_VITIS_LOOP_408_8_str"   --->   Operation 193 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 194 'speclooptripcount' 'empty_109' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 195 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_406_7_VITIS_LOOP_408_8_str"   --->   Operation 196 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln410_5 = zext i12 %add_ln410_5" [patchMaker.cpp:410]   --->   Operation 198 'zext' 'zext_ln410_5' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%patches_parameters_addr_25 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln410_5" [patchMaker.cpp:410]   --->   Operation 199 'getelementptr' 'patches_parameters_addr_25' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [patchMaker.cpp:408]   --->   Operation 200 'specloopname' 'specloopname_ln408' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_11 : Operation 201 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_24" [patchMaker.cpp:410]   --->   Operation 201 'load' 'patches_parameters_load' <Predicate = (!icmp_ln404)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_11 : Operation 202 [1/1] (1.64ns)   --->   "%store_ln410 = store i64 %patches_parameters_load, i12 %patches_parameters_addr_25" [patchMaker.cpp:410]   --->   Operation 202 'store' 'store_ln410' <Predicate = (!icmp_ln404)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!icmp_ln404)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 204 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 3.75>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%empty_110 = phi i10 %empty_111, void %memset.loop25.split, i10 0, void %memset.loop25.preheader"   --->   Operation 205 'phi' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.72ns)   --->   "%empty_111 = add i10 %empty_110, i10 1"   --->   Operation 206 'add' 'empty_111' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 207 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.60ns)   --->   "%exitcond2622 = icmp_eq  i10 %empty_110, i10 720"   --->   Operation 208 'icmp' 'exitcond2622' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720"   --->   Operation 209 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2622, void %memset.loop25.split, void %memset.loop.preheader"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast71 = zext i10 %empty_110"   --->   Operation 211 'zext' 'p_cast71' <Predicate = (!exitcond2622)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.77ns)   --->   "%empty_113 = add i15 %empty_104, i15 %p_cast71" [patchMaker.cpp:379]   --->   Operation 212 'add' 'empty_113' <Predicate = (!exitcond2622)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_113" [patchMaker.cpp:379]   --->   Operation 213 'zext' 'p_cast' <Predicate = (!exitcond2622)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %p_cast" [patchMaker.cpp:379]   --->   Operation 214 'getelementptr' 'patches_superpoints_addr' <Predicate = (!exitcond2622)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (2.98ns)   --->   "%store_ln379 = store i64 0, i15 %patches_superpoints_addr" [patchMaker.cpp:379]   --->   Operation 215 'store' 'store_ln379' <Predicate = (!exitcond2622)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!exitcond2622)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 0.38>
ST_14 : Operation 217 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 15 <SV = 7> <Delay = 2.39>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%empty_114 = phi i7 %empty_115, void %memset.loop.split, i7 0, void %memset.loop.preheader"   --->   Operation 218 'phi' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.70ns)   --->   "%empty_115 = add i7 %empty_114, i7 1"   --->   Operation 219 'add' 'empty_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.59ns)   --->   "%exitcond21 = icmp_eq  i7 %empty_114, i7 120"   --->   Operation 221 'icmp' 'exitcond21' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 222 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond21, void %memset.loop.split, void %split"   --->   Operation 223 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast72 = zext i7 %empty_114"   --->   Operation 224 'zext' 'p_cast72' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.74ns)   --->   "%empty_117 = add i12 %empty_107, i12 %p_cast72" [patchMaker.cpp:379]   --->   Operation 225 'add' 'empty_117' <Predicate = (!exitcond21)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast78 = zext i12 %empty_117" [patchMaker.cpp:379]   --->   Operation 226 'zext' 'p_cast78' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i64 %patches_parameters, i64 0, i64 %p_cast78" [patchMaker.cpp:379]   --->   Operation 227 'getelementptr' 'patches_parameters_addr' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (1.64ns)   --->   "%store_ln379 = store i64 0, i12 %patches_parameters_addr" [patchMaker.cpp:379]   --->   Operation 228 'store' 'store_ln379' <Predicate = (!exitcond21)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!exitcond21)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln427 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %sub" [patchMaker.cpp:427]   --->   Operation 230 'write' 'write_ln427' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln428 = br void %._crit_edge" [patchMaker.cpp:428]   --->   Operation 231 'br' 'br_ln428' <Predicate = (!or_ln381)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln428 = ret" [patchMaker.cpp:428]   --->   Operation 232 'ret' 'ret_ln428' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.62ns
The critical path consists of the following:
	wire read on port 'n_patches_read' (patchMaker.cpp:379) [9]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:379) [16]  (0.88 ns)
	'sub' operation ('empty_107', patchMaker.cpp:379) [25]  (0.745 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[20] ('empty_104', patchMaker.cpp:379) [20]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[20] ('empty_104', patchMaker.cpp:379) [20]  (0.535 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:388) with incoming values : ('zext_ln388', patchMaker.cpp:388) ('indvars_iv_next47', patchMaker.cpp:388) [28]  (0.387 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:388) with incoming values : ('zext_ln388', patchMaker.cpp:388) ('indvars_iv_next47', patchMaker.cpp:388) [28]  (0 ns)
	'add' operation ('indvars_iv_next47', patchMaker.cpp:388) [37]  (1.15 ns)
	'add' operation ('add_ln398', patchMaker.cpp:398) [41]  (1.12 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten13', patchMaker.cpp:392) with incoming values : ('select_ln392_2', patchMaker.cpp:392) [46]  (0 ns)
	'icmp' operation ('icmp_ln392', patchMaker.cpp:392) [59]  (0.581 ns)
	'xor' operation ('xor_ln390', patchMaker.cpp:390) [73]  (0.122 ns)
	'and' operation ('and_ln390_1', patchMaker.cpp:390) [77]  (0.122 ns)
	'or' operation ('or_ln392', patchMaker.cpp:392) [80]  (0.122 ns)
	'select' operation ('select_ln392', patchMaker.cpp:392) [81]  (0.278 ns)
	'add' operation ('add_ln394', patchMaker.cpp:394) [95]  (0.707 ns)
	'select' operation ('select_ln394_1', patchMaker.cpp:394) [100]  (0.278 ns)

 <State 7>: 6.74ns
The critical path consists of the following:
	'add' operation ('add_ln398_1', patchMaker.cpp:398) [63]  (1.12 ns)
	'sub' operation ('sub_ln398', patchMaker.cpp:398) [83]  (0 ns)
	'add' operation ('add_ln398_4', patchMaker.cpp:398) [85]  (0.819 ns)
	'add' operation ('add_ln398_6', patchMaker.cpp:398) [102]  (1.12 ns)
	'sub' operation ('sub_ln398_2', patchMaker.cpp:398) [106]  (0 ns)
	'add' operation ('add_ln398_8', patchMaker.cpp:398) [114]  (0.695 ns)
	'getelementptr' operation ('patches_superpoints_addr_2', patchMaker.cpp:398) [116]  (0 ns)
	'load' operation ('patches_superpoints_load', patchMaker.cpp:398) on array 'patches_superpoints' [121]  (2.98 ns)

 <State 8>: 5.97ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_load', patchMaker.cpp:398) on array 'patches_superpoints' [121]  (2.98 ns)
	'store' operation ('store_ln398', patchMaker.cpp:398) of variable 'patches_superpoints_load', patchMaker.cpp:398 on array 'patches_superpoints' [122]  (2.98 ns)

 <State 9>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', patchMaker.cpp:404) with incoming values : ('add_ln404_1', patchMaker.cpp:404) [132]  (0.387 ns)

 <State 10>: 5.54ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten45', patchMaker.cpp:406) with incoming values : ('select_ln406_2', patchMaker.cpp:406) [134]  (0 ns)
	'icmp' operation ('icmp_ln406', patchMaker.cpp:406) [145]  (0.619 ns)
	'select' operation ('select_ln404_1', patchMaker.cpp:404) [147]  (0.278 ns)
	'add' operation ('add_ln410', patchMaker.cpp:410) [150]  (1.11 ns)
	'add' operation ('add_ln410_2', patchMaker.cpp:410) [168]  (1.13 ns)
	'sub' operation ('sub_ln410', patchMaker.cpp:410) [173]  (0 ns)
	'add' operation ('add_ln410_4', patchMaker.cpp:410) [182]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_addr_24', patchMaker.cpp:410) [184]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:410) on array 'patches_parameters' [189]  (1.65 ns)

 <State 11>: 3.29ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:410) on array 'patches_parameters' [189]  (1.65 ns)
	'store' operation ('store_ln410', patchMaker.cpp:410) of variable 'patches_parameters_load', patchMaker.cpp:410 on array 'patches_parameters' [190]  (1.65 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.76ns
The critical path consists of the following:
	'phi' operation ('empty_110') with incoming values : ('empty_111') [200]  (0 ns)
	'add' operation ('empty_113', patchMaker.cpp:379) [208]  (0.775 ns)
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:379) [210]  (0 ns)
	'store' operation ('store_ln379', patchMaker.cpp:379) of constant 0 on array 'patches_superpoints' [211]  (2.98 ns)

 <State 14>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_114') with incoming values : ('empty_115') [216]  (0.387 ns)

 <State 15>: 2.39ns
The critical path consists of the following:
	'phi' operation ('empty_114') with incoming values : ('empty_115') [216]  (0 ns)
	'add' operation ('empty_117', patchMaker.cpp:379) [224]  (0.745 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:379) [226]  (0 ns)
	'store' operation ('store_ln379', patchMaker.cpp:379) of constant 0 on array 'patches_parameters' [227]  (1.65 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
