// Seed: 704272498
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wand id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd85
) (
    output tri _id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input wire id_7,
    output uwire id_8
);
  parameter id_10 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_7,
      id_8,
      id_5,
      id_5,
      id_6,
      id_5,
      id_7,
      id_8
  );
  assign modCall_1.id_6 = 0;
  logic [-1 : id_0] id_12;
  ;
endmodule
