Analysis & Synthesis report for Clock_on_FPGA
Tue Jun 06 22:02:36 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. Source assignments for time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0
 10. Source assignments for ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1
 11. Source assignments for time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder
 12. Source assignments for time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 13. Source assignments for time_module:com_time_module|counter_24:com_hour|lpm_add_sub:Add0|addcore:adder
 14. Source assignments for time_module:com_time_module|counter_24:com_hour|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 15. Source assignments for time_module:com_time_module|counter_60:com_min|lpm_add_sub:Add0|addcore:adder
 16. Source assignments for time_module:com_time_module|counter_60:com_min|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 17. Source assignments for ctr_module:com_ctr_module|lpm_add_sub:Add2|addcore:adder[0]
 18. Source assignments for ctr_module:com_ctr_module|lpm_add_sub:Add0|addcore:adder[0]
 19. Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0
 20. Parameter Settings for Inferred Entity Instance: ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1
 21. Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0
 22. Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_24:com_hour|lpm_add_sub:Add0
 23. Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_60:com_min|lpm_add_sub:Add0
 24. Parameter Settings for Inferred Entity Instance: ctr_module:com_ctr_module|lpm_add_sub:Add2
 25. Parameter Settings for Inferred Entity Instance: ctr_module:com_ctr_module|lpm_add_sub:Add0
 26. Port Connectivity Checks: "time_module:com_time_module|counter_24:com_hour"
 27. Port Connectivity Checks: "time_module:com_time_module|counter_60:com_min"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jun 06 22:02:36 2023        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; Clock_on_FPGA                                ;
; Top-level Entity Name       ; Clock_on_FPGA                                ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 129                                          ;
; Total pins                  ; 44                                           ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                        ; Clock_on_FPGA   ; Clock_on_FPGA ;
; Family name                                                  ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                          ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Optimization Technique                                       ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                         ; On              ; On            ;
; Auto Logic Cell Insertion                                    ; On              ; On            ;
; Parallel Expander Chain Length                               ; 4               ; 4             ;
; Auto Parallel Expanders                                      ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+
; Clock_on_FPGA.vhd                ; yes             ; User VHDL File  ; F:/电子钟系统/Clock_on_FPGA.vhd                                         ;
; time_module.vhd                  ; yes             ; User VHDL File  ; F:/电子钟系统/time_module.vhd                                           ;
; counter_24.vhd                   ; yes             ; User VHDL File  ; F:/电子钟系统/counter_24.vhd                                            ;
; counter_60.vhd                   ; yes             ; User VHDL File  ; F:/电子钟系统/counter_60.vhd                                            ;
; ctr_module.vhd                   ; yes             ; User VHDL File  ; F:/电子钟系统/ctr_module.vhd                                            ;
; output.vhd                       ; yes             ; User VHDL File  ; F:/电子钟系统/output.vhd                                                ;
; alarm.vhd                        ; yes             ; User VHDL File  ; F:/电子钟系统/alarm.vhd                                                 ;
; lpm_counter.tdf                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
; look_add.tdf                     ; yes             ; Megafunction    ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.tdf            ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 129                  ;
; Total registers      ; 71                   ;
; I/O pins             ; 44                   ;
; Shareable expanders  ; 18                   ;
; Parallel expanders   ; 6                    ;
; Maximum fan-out node ; state                ;
; Maximum fan-out      ; 95                   ;
; Total fan-out        ; 1075                 ;
; Average fan-out      ; 5.63                 ;
+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                            ;
+------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; Macrocells ; Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+
; |Clock_on_FPGA                     ; 129        ; 44   ; |Clock_on_FPGA                                                                         ; work         ;
;    |ctr_module:com_ctr_module|     ; 32         ; 0    ; |Clock_on_FPGA|ctr_module:com_ctr_module                                               ; work         ;
;       |lpm_counter:temp1_rtl_1|    ; 6          ; 0    ; |Clock_on_FPGA|ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1                       ; work         ;
;    |output:com_output|             ; 9          ; 0    ; |Clock_on_FPGA|output:com_output                                                       ; work         ;
;    |time_module:com_time_module|   ; 88         ; 0    ; |Clock_on_FPGA|time_module:com_time_module                                             ; work         ;
;       |alarm:com_alarm|            ; 10         ; 0    ; |Clock_on_FPGA|time_module:com_time_module|alarm:com_alarm                             ; work         ;
;       |counter_24:com_hour|        ; 8          ; 0    ; |Clock_on_FPGA|time_module:com_time_module|counter_24:com_hour                         ; work         ;
;          |lpm_counter:cnt_l_rtl_0| ; 4          ; 0    ; |Clock_on_FPGA|time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0 ; work         ;
;       |counter_60:com_min|         ; 9          ; 0    ; |Clock_on_FPGA|time_module:com_time_module|counter_60:com_min                          ; work         ;
;       |counter_60:com_sec|         ; 9          ; 0    ; |Clock_on_FPGA|time_module:com_time_module|counter_60:com_sec                          ; work         ;
+------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                ;
+--------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                              ; Free of Timing Hazards ;
+--------------------------------------------------------+--------------------------------------------------+------------------------+
; time_module:com_time_module|alarm:com_alarm|alarm_ring ; ctr_en                                           ; yes                    ;
; time_module:com_time_module|sig_tmp_hour1[0]           ; time_module:com_time_module|sig_clock_hour1[0]~0 ; yes                    ;
; time_module:com_time_module|sig_tmp_hour1[1]           ; time_module:com_time_module|sig_clock_hour1[0]~0 ; yes                    ;
; time_module:com_time_module|sig_tmp_hour1[2]           ; time_module:com_time_module|sig_clock_hour1[0]~0 ; yes                    ;
; time_module:com_time_module|sig_tmp_hour1[3]           ; time_module:com_time_module|sig_clock_hour1[0]~0 ; yes                    ;
; time_module:com_time_module|sig_tmp_min2[0]            ; time_module:com_time_module|sig_clock_min2[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min2[1]            ; time_module:com_time_module|sig_clock_min2[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min2[2]            ; time_module:com_time_module|sig_clock_min2[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min2[3]            ; time_module:com_time_module|sig_clock_min2[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min1[0]            ; time_module:com_time_module|sig_clock_min1[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min1[1]            ; time_module:com_time_module|sig_clock_min1[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min1[2]            ; time_module:com_time_module|sig_clock_min1[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_min1[3]            ; time_module:com_time_module|sig_clock_min1[0]~0  ; yes                    ;
; time_module:com_time_module|sig_tmp_hour2[0]           ; time_module:com_time_module|sig_clock_hour2[0]~1 ; yes                    ;
; time_module:com_time_module|sig_tmp_hour2[1]           ; time_module:com_time_module|sig_clock_hour2[0]~1 ; yes                    ;
; time_module:com_time_module|sig_tmp_hour2[2]           ; time_module:com_time_module|sig_clock_hour2[0]~1 ; yes                    ;
; time_module:com_time_module|sig_tmp_hour2[3]           ; time_module:com_time_module|sig_clock_hour2[0]~1 ; yes                    ;
; Number of user-specified and inferred latches = 17     ;                                                  ;                        ;
+--------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------------------+----------------------------------------+
; Register name                                                ; Reason for Removal                     ;
+--------------------------------------------------------------+----------------------------------------+
; ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1|dffs[6..9] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                        ;                                        ;
+--------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0 ;
+---------------------------+-------+------+-----------------------------------------------------+
; Assignment                ; Value ; From ; To                                                  ;
+---------------------------+-------+------+-----------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                   ;
+---------------------------+-------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1 ;
+---------------------------+-------+------+-------------------------------+
; Assignment                ; Value ; From ; To                            ;
+---------------------------+-------+------+-------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                             ;
+---------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-----------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                         ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                          ;
+---------------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_24:com_hour|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                         ;
+---------------------------+-------+------+------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                          ;
+---------------------------+-------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_24:com_hour|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                          ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                           ;
+---------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_60:com_min|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-----------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for time_module:com_time_module|counter_60:com_min|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                         ;
+---------------------------+-------+------+----------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                          ;
+---------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for ctr_module:com_ctr_module|lpm_add_sub:Add2|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for ctr_module:com_ctr_module|lpm_add_sub:Add0|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0 ;
+------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                        ;
+------------------------+-------------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 4                 ; Untyped                                                                     ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                     ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                     ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                          ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                          ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                     ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                     ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                                     ;
+------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1 ;
+------------------------+-------------------+-------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                  ;
+------------------------+-------------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                        ;
; LPM_WIDTH              ; 10                ; Untyped                                               ;
; LPM_DIRECTION          ; UP                ; Untyped                                               ;
; LPM_MODULUS            ; 0                 ; Untyped                                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                               ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                               ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                               ;
+------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_24:com_hour|lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                    ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: time_module:com_time_module|counter_60:com_min|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctr_module:com_ctr_module|lpm_add_sub:Add2 ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_rnh ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctr_module:com_ctr_module|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_rnh ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "time_module:com_time_module|counter_24:com_hour"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at GND                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "time_module:com_time_module|counter_60:com_min" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 06 22:02:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_on_FPGA -c Clock_on_FPGA
Info: Found 2 design units, including 1 entities, in source file Clock_on_FPGA.vhd
    Info: Found design unit 1: Clock_on_FPGA-arch
    Info: Found entity 1: Clock_on_FPGA
Info: Found 2 design units, including 1 entities, in source file time_module.vhd
    Info: Found design unit 1: time_module-arch
    Info: Found entity 1: time_module
Info: Found 2 design units, including 1 entities, in source file counter_24.vhd
    Info: Found design unit 1: counter_24-arch
    Info: Found entity 1: counter_24
Info: Found 2 design units, including 1 entities, in source file counter_60.vhd
    Info: Found design unit 1: counter_60-arc
    Info: Found entity 1: counter_60
Info: Found 2 design units, including 1 entities, in source file ctr_module.vhd
    Info: Found design unit 1: ctr_module-arch
    Info: Found entity 1: ctr_module
Info: Found 2 design units, including 1 entities, in source file output.vhd
    Info: Found design unit 1: output-arch
    Info: Found entity 1: output
Info: Found 2 design units, including 1 entities, in source file alarm.vhd
    Info: Found design unit 1: alarm-func
    Info: Found entity 1: alarm
Info: Elaborating entity "Clock_on_FPGA" for the top level hierarchy
Info: Elaborating entity "ctr_module" for hierarchy "ctr_module:com_ctr_module"
Info: Elaborating entity "time_module" for hierarchy "time_module:com_time_module"
Warning (10492): VHDL Process Statement warning at time_module.vhd(113): signal "sig_clock_min1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(114): signal "sig_clock_min2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(115): signal "sig_clock_hour1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(116): signal "sig_clock_hour2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(118): signal "sig_sec_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(119): signal "sig_sec_lower" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(120): signal "sig_min_lower" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(121): signal "sig_min_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(122): signal "sig_hour_lower" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(123): signal "sig_hour_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(129): signal "sig_min_lower" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(129): signal "sig_clock_min1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(130): signal "sig_min_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(130): signal "sig_clock_min2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(131): signal "sig_hour_lower" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(131): signal "sig_clock_hour1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(132): signal "sig_hour_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(132): signal "sig_clock_hour2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(133): signal "sig_sec_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(133): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(142): signal "sig_min_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(143): signal "sig_min_lower" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(144): signal "sig_sec_upper" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(144): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(153): signal "clock_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(154): signal "ctr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(156): signal "ctr_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(158): signal "ctr_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(160): signal "ctr_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time_module.vhd(162): signal "ctr_time" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable "sig_tmp_min1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable "sig_tmp_min2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable "sig_tmp_hour1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at time_module.vhd(151): inferring latch(es) for signal or variable "sig_tmp_hour2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sig_tmp_hour2[0]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour2[1]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour2[2]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour2[3]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour1[0]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour1[1]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour1[2]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_hour1[3]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min2[0]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min2[1]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min2[2]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min2[3]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min1[0]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min1[1]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min1[2]" at time_module.vhd(151)
Info (10041): Inferred latch for "sig_tmp_min1[3]" at time_module.vhd(151)
Info: Elaborating entity "counter_60" for hierarchy "time_module:com_time_module|counter_60:com_sec"
Info: Elaborating entity "counter_24" for hierarchy "time_module:com_time_module|counter_24:com_hour"
Info: Elaborating entity "alarm" for hierarchy "time_module:com_time_module|alarm:com_alarm"
Warning (10492): VHDL Process Statement warning at alarm.vhd(23): signal "ctr_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alarm.vhd(25): signal "clk_clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at alarm.vhd(21): inferring latch(es) for signal or variable "alarm_ring", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "alarm_ring" at alarm.vhd(21)
Info: Elaborating entity "output" for hierarchy "output:com_output"
Warning (10492): VHDL Process Statement warning at output.vhd(71): signal "min_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(72): signal "min_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(73): signal "hour_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(74): signal "hour_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(78): signal "hour_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(79): signal "hour_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(80): signal "min_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(81): signal "min_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(83): signal "hour_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(84): signal "hour_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(85): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(90): signal "min_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(91): signal "min_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(94): signal "min_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(95): signal "min_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(96): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(101): signal "hour_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(102): signal "hour_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(106): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(113): signal "min_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(114): signal "min_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(115): signal "hour_lower_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at output.vhd(116): signal "hour_upper_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable "min_upper_out", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable "min_lower_out", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable "hour_lower_out", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at output.vhd(68): inferring latch(es) for signal or variable "hour_upper_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "hour_upper_out[0]" at output.vhd(68)
Info (10041): Inferred latch for "hour_upper_out[1]" at output.vhd(68)
Info (10041): Inferred latch for "hour_upper_out[2]" at output.vhd(68)
Info (10041): Inferred latch for "hour_upper_out[3]" at output.vhd(68)
Info (10041): Inferred latch for "hour_lower_out[0]" at output.vhd(68)
Info (10041): Inferred latch for "hour_lower_out[1]" at output.vhd(68)
Info (10041): Inferred latch for "hour_lower_out[2]" at output.vhd(68)
Info (10041): Inferred latch for "hour_lower_out[3]" at output.vhd(68)
Info (10041): Inferred latch for "min_lower_out[0]" at output.vhd(68)
Info (10041): Inferred latch for "min_lower_out[1]" at output.vhd(68)
Info (10041): Inferred latch for "min_lower_out[2]" at output.vhd(68)
Info (10041): Inferred latch for "min_lower_out[3]" at output.vhd(68)
Info (10041): Inferred latch for "min_upper_out[0]" at output.vhd(68)
Info (10041): Inferred latch for "min_upper_out[1]" at output.vhd(68)
Info (10041): Inferred latch for "min_upper_out[2]" at output.vhd(68)
Info (10041): Inferred latch for "min_upper_out[3]" at output.vhd(68)
Warning: LATCH primitive "output:com_output|hour_upper_out[0]_171" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_upper_out[1]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_upper_out[2]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_upper_out[3]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_lower_out[0]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_lower_out[1]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_lower_out[2]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_lower_out[3]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_lower_out[0]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_lower_out[0]_339" is permanently enabled
Warning: LATCH primitive "output:com_output|min_lower_out[1]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_lower_out[2]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_lower_out[3]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_upper_out[0]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_upper_out[1]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_upper_out[2]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|min_upper_out[3]$latch" is permanently enabled
Warning: LATCH primitive "output:com_output|hour_upper_out[0]$latch" is permanently enabled
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "time_module:com_time_module|counter_24:com_hour|cnt_l[0]~16"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: "ctr_module:com_ctr_module|temp1[0]~20"
Info: Inferred 5 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "time_module:com_time_module|counter_60:com_sec|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "time_module:com_time_module|counter_24:com_hour|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "time_module:com_time_module|counter_60:com_min|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ctr_module:com_ctr_module|Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ctr_module:com_ctr_module|Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0"
Info: Instantiated megafunction "time_module:com_time_module|counter_24:com_hour|lpm_counter:cnt_l_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1"
Info: Instantiated megafunction "ctr_module:com_ctr_module|lpm_counter:temp1_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Instantiated megafunction "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "time_module:com_time_module|counter_60:com_sec|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2"
Info: Instantiated megafunction "ctr_module:com_ctr_module|lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2|addcore:adder[0]", which is child of megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2|look_add:look_ahead_unit", which is child of megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "ctr_module:com_ctr_module|lpm_add_sub:Add2"
Info: Ignored 25 buffer(s)
    Info: Ignored 25 SOFT buffer(s)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "ctr_module:com_ctr_module|clk_out1" to the node "time_module:com_time_module|alarm:com_alarm|alarm_ring" into an OR gate
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "set" to global clock signal
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "set" to global clock signal
Info: Implemented 191 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 31 output pins
    Info: Implemented 129 macrocells
    Info: Implemented 18 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Tue Jun 06 22:02:37 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:04


