// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Tue Oct 14 11:52:27 2025
// Host        : ocaepc46 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /tima/smancini/Zynq/Z7/Z7_Demo_Cam/Z7_MC_HDMI_proc_20/Z7_MC_HDMI_proc.srcs/sources_1/bd/system/ip/system_MC_HDMI_proc_0_0/system_MC_HDMI_proc_0_0_sim_netlist.v
// Design      : system_MC_HDMI_proc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_MC_HDMI_proc_0_0,MC_HDMI_proc,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "MC_HDMI_proc,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module system_MC_HDMI_proc_0_0
   (led,
    btn,
    sw,
    clk_display,
    clk_camera,
    clk_hdmi,
    hdmi_TMDS_Clk_p,
    hdmi_TMDS_Clk_n,
    hdmi_TMDS_Data_p,
    hdmi_TMDS_Data_n,
    D_PHY_CLK_N,
    D_PHY_CLK_P,
    D_PHY_DATA_N,
    D_PHY_DATA_P,
    D_PHY_LP_CLK_N,
    D_PHY_LP_CLK_P,
    D_PHY_LP_DATA_N,
    D_PHY_LP_DATA_P);
  output [3:0]led;
  input [3:0]btn;
  input [3:0]sw;
  input clk_display;
  input clk_camera;
  input clk_hdmi;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 hdmi_TMDS_Clk_p CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME hdmi_TMDS_Clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_p, INSERT_VIP 0" *) output hdmi_TMDS_Clk_p;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 hdmi_TMDS_Clk_n CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME hdmi_TMDS_Clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_MC_HDMI_proc_0_0_hdmi_TMDS_Clk_n, INSERT_VIP 0" *) output hdmi_TMDS_Clk_n;
  output [2:0]hdmi_TMDS_Data_p;
  output [2:0]hdmi_TMDS_Data_n;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 D_PHY_CLK_N CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME D_PHY_CLK_N, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_CLK_N, INSERT_VIP 0" *) input D_PHY_CLK_N;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 D_PHY_CLK_P CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME D_PHY_CLK_P, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_CLK_P, INSERT_VIP 0" *) input D_PHY_CLK_P;
  input [0:1]D_PHY_DATA_N;
  input [0:1]D_PHY_DATA_P;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 D_PHY_LP_CLK_N CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME D_PHY_LP_CLK_N, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_LP_CLK_N, INSERT_VIP 0" *) input D_PHY_LP_CLK_N;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 D_PHY_LP_CLK_P CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME D_PHY_LP_CLK_P, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_D_PHY_LP_CLK_P, INSERT_VIP 0" *) input D_PHY_LP_CLK_P;
  input [0:1]D_PHY_LP_DATA_N;
  input [0:1]D_PHY_LP_DATA_P;

  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire D_PHY_CLK_N;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire D_PHY_CLK_P;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [0:1]D_PHY_DATA_N;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [0:1]D_PHY_DATA_P;
  wire D_PHY_LP_CLK_N;
  wire D_PHY_LP_CLK_P;
  wire [0:1]D_PHY_LP_DATA_N;
  wire [0:1]D_PHY_LP_DATA_P;
  wire [3:0]btn;
  wire clk_camera;
  wire clk_display;
  wire clk_hdmi;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire hdmi_TMDS_Clk_n;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire hdmi_TMDS_Clk_p;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire [2:0]hdmi_TMDS_Data_n;
  (* IOSTANDARD = "TMDS_33" *) (* SLEW = "SLOW" *) wire [2:0]hdmi_TMDS_Data_p;
  wire [3:0]led;
  wire [3:0]sw;

  system_MC_HDMI_proc_0_0_MC_HDMI_proc U0
       (.D_PHY_CLK_N(D_PHY_CLK_N),
        .D_PHY_CLK_P(D_PHY_CLK_P),
        .D_PHY_DATA_N(D_PHY_DATA_N),
        .D_PHY_DATA_P(D_PHY_DATA_P),
        .D_PHY_LP_CLK_N(D_PHY_LP_CLK_N),
        .D_PHY_LP_CLK_P(D_PHY_LP_CLK_P),
        .D_PHY_LP_DATA_N(D_PHY_LP_DATA_N),
        .D_PHY_LP_DATA_P(D_PHY_LP_DATA_P),
        .btn(btn),
        .clk_camera(clk_camera),
        .clk_display(clk_display),
        .clk_hdmi(clk_hdmi),
        .hdmi_TMDS_Clk_n(hdmi_TMDS_Clk_n),
        .hdmi_TMDS_Clk_p(hdmi_TMDS_Clk_p),
        .hdmi_TMDS_Data_n(hdmi_TMDS_Data_n),
        .hdmi_TMDS_Data_p(hdmi_TMDS_Data_p),
        .led(led),
        .sw(sw));
endmodule

(* DESIGN_IS_RTL = "NO" *) (* ORIG_REF_NAME = "ImgProcTest" *) 
module system_MC_HDMI_proc_0_0_ImgProcTest
   (clk,
    rst,
    img_in_rsc_radr,
    img_in_rsc_re,
    img_in_rsc_q,
    img_in_triosy_lz,
    img_out_rsc_wadr,
    img_out_rsc_d,
    img_out_rsc_we,
    img_out_triosy_lz);
  input clk;
  input rst;
  output [16:0]img_in_rsc_radr;
  output img_in_rsc_re;
  input [7:0]img_in_rsc_q;
  output img_in_triosy_lz;
  output [16:0]img_out_rsc_wadr;
  output [7:0]img_out_rsc_d;
  output img_out_rsc_we;
  output img_out_triosy_lz;

  wire clk;
  wire [7:0]img_in_rsc_q;
  wire [16:0]\^img_in_rsc_radr ;
  wire img_in_rsc_re;
  wire [7:0]img_out_rsc_d;
  wire [16:0]img_out_rsc_wadr;
  wire img_out_rsc_we;
  wire img_out_triosy_lz;
  wire rst;

  assign img_in_rsc_radr[16:6] = \^img_in_rsc_radr [16:6];
  assign img_in_rsc_radr[5:0] = img_out_rsc_wadr[5:0];
  assign img_in_triosy_lz = img_out_triosy_lz;
  system_MC_HDMI_proc_0_0_ImgProcTest_core_0 ImgProcTest_core_inst
       (.p_clk(clk),
        .p_img_in_rsc_radr(\^img_in_rsc_radr [16:6]),
        .p_img_in_rsc_re(img_in_rsc_re),
        .p_img_out_rsc_wadr(img_out_rsc_wadr),
        .p_img_out_rsc_we(img_out_rsc_we),
        .p_img_out_triosy_lz(img_out_triosy_lz),
        .p_nbus_img_in_rsc_q(img_in_rsc_q),
        .p_nbus_img_out_rsc_d(img_out_rsc_d),
        .p_rst(rst),
        .px247(1'b1),
        .px6(1'b0));
endmodule

(* ORIG_REF_NAME = "ImgProcTest_core_0" *) 
module system_MC_HDMI_proc_0_0_ImgProcTest_core_0
   (p_nbus_img_in_rsc_q,
    p_nbus_img_out_rsc_d,
    p_img_out_rsc_we,
    p_img_out_triosy_lz,
    p_img_in_rsc_re,
    p_img_out_rsc_wadr,
    p_img_in_rsc_radr,
    p_rst,
    p_clk,
    px6,
    px247);
  input [7:0]p_nbus_img_in_rsc_q;
  output [7:0]p_nbus_img_out_rsc_d;
  output p_img_out_rsc_we;
  output p_img_out_triosy_lz;
  output p_img_in_rsc_re;
  output [16:0]p_img_out_rsc_wadr;
  output [16:6]p_img_in_rsc_radr;
  input p_rst;
  input p_clk;
  input px6;
  input px247;

  wire ImgProcTest_core_core_fsm_inst_lx_C_2_tr0;
  wire clk;
  wire [4:0]fsm_output;
  wire [7:0]img_in_rsc_q;
  wire [16:6]img_in_rsc_radr;
  wire img_in_rsc_re;
  wire [7:0]img_out_rsc_d;
  wire [16:0]img_out_rsc_wadr;
  wire img_out_rsc_we;
  wire img_out_triosy_lz;
  wire [9:9]lx_acc_1_nl;
  wire lx_if_slc_lx_acc_1_9_itm;
  wire [8:6]lx_x_8_0_sva;
  wire [8:0]lx_x_8_0_sva_1;
  wire [0:0]lx_x_8_0_sva_3;
  wire nx1147z1;
  wire nx150z1;
  wire nx15235z1;
  wire nx15235z2;
  wire nx15236z1;
  wire nx15236z2;
  wire nx15237z1;
  wire nx15237z2;
  wire nx15238z1;
  wire nx15238z2;
  wire nx15239z1;
  wire nx15239z2;
  wire nx15240z1;
  wire nx15240z2;
  wire nx15241z1;
  wire nx15241z2;
  wire nx15242z1;
  wire nx15242z2;
  wire nx15243z1;
  wire nx15243z2;
  wire nx1576z1;
  wire nx1576z2;
  wire nx2144z1;
  wire nx2573z1;
  wire nx28245z1;
  wire nx29174z1;
  wire nx29242z1;
  wire nx29242z2;
  wire nx30239z1;
  wire nx31031z1;
  wire nx31236z1;
  wire nx31236z2;
  wire nx3141z1;
  wire nx32233z1;
  wire nx32233z2;
  wire nx32233z3;
  wire nx33230z1;
  wire nx34227z1;
  wire nx34227z2;
  wire nx34227z3;
  wire nx35224z1;
  wire nx35224z2;
  wire nx35224z3;
  wire nx3570z1;
  wire nx4138z1;
  wire nx4478z1;
  wire nx4567z1;
  wire nx5135z1;
  wire nx5475z1;
  wire nx5475z2;
  wire nx5475z3;
  wire nx5475z4;
  wire nx5564z1;
  wire nx61561z1;
  wire nx61561z2;
  wire nx61561z3;
  wire nx61562z1;
  wire nx61562z2;
  wire nx61563z1;
  wire nx61563z2;
  wire nx61564z1;
  wire nx61564z2;
  wire nx61565z1;
  wire nx61565z2;
  wire nx61565z3;
  wire nx61566z1;
  wire nx61566z2;
  wire nx61566z3;
  wire nx61567z1;
  wire nx61568z1;
  wire nx63692z1;
  wire nx64689z1;
  wire nx64689z2;
  wire nx6472z1;
  wire nx6561z1;
  wire nx7558z1;
  wire nx8555z1;
  wire nx9463z1;
  wire nx9463z2;
  wire nx9463z3;
  wire nx9463z4;
  wire nx9552z1;
  wire rst;
  wire xlnx_opt__15;
  wire [3:1]NLW_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_CARRY4_S_UNCONNECTED;
  wire [3:0]NLW_lx_acc_1_nl_sub9_3_muxcy_0_CARRY4_O_UNCONNECTED;
  wire [3:0]NLW_lx_acc_1_nl_sub9_3_muxcy_4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_S_UNCONNECTED;

  assign clk = p_clk;
  assign img_in_rsc_q = p_nbus_img_in_rsc_q[7:0];
  assign nx15235z1 = px247;
  assign nx61561z1 = px6;
  assign p_img_in_rsc_radr[16:6] = img_in_rsc_radr;
  assign p_img_in_rsc_re = img_in_rsc_re;
  assign p_img_out_rsc_wadr[16:0] = img_out_rsc_wadr;
  assign p_img_out_rsc_we = img_out_rsc_we;
  assign p_img_out_triosy_lz = img_out_triosy_lz;
  assign p_nbus_img_out_rsc_d[7:0] = img_out_rsc_d;
  assign rst = p_rst;
  (* OPT_MODIFIED = "MLO" *) 
  CARRY4 CARRY4
       (.CI(xlnx_opt__15),
        .CO({NLW_CARRY4_CO_UNCONNECTED[3:1],img_in_rsc_radr[16]}),
        .CYINIT(1'b0),
        .DI({NLW_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_CARRY4_S_UNCONNECTED[3:1],1'b1}));
  FDRE \ImgProcTest_core_core_fsm_inst_reg_state_var(0) 
       (.C(clk),
        .CE(1'b1),
        .D(nx9463z1),
        .Q(img_in_rsc_re),
        .R(rst));
  FDRE \ImgProcTest_core_core_fsm_inst_reg_state_var(1) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_re),
        .Q(img_out_rsc_we),
        .R(rst));
  FDRE \ImgProcTest_core_core_fsm_inst_reg_state_var(2) 
       (.C(clk),
        .CE(1'b1),
        .D(img_out_rsc_we),
        .Q(fsm_output[3]),
        .R(rst));
  FDRE \ImgProcTest_core_core_fsm_inst_reg_state_var(3) 
       (.C(clk),
        .CE(1'b1),
        .D(nx6472z1),
        .Q(fsm_output[4]),
        .R(rst));
  FDRE \ImgProcTest_core_core_fsm_inst_reg_state_var(4) 
       (.C(clk),
        .CE(1'b1),
        .D(nx5475z1),
        .Q(img_out_triosy_lz),
        .R(rst));
  FDRE \ImgProcTest_core_core_fsm_inst_reg_state_var(5) 
       (.C(clk),
        .CE(1'b1),
        .D(nx4478z1),
        .Q(fsm_output[0]),
        .R(1'b0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 img_in_rsci_radr_d_add8_5_muxcy_0_CARRY4
       (.CI(1'b0),
        .CO({nx61565z1,nx61564z1,nx61563z1,nx61562z1}),
        .CYINIT(nx61561z1),
        .DI({nx32233z3,nx31236z2,nx9463z3,nx29242z2}),
        .O(img_in_rsc_radr[11:8]),
        .S({nx61564z2,nx61563z2,nx61562z2,nx61561z2}));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 img_in_rsci_radr_d_add8_5_muxcy_4_CARRY4
       (.CI(nx61565z1),
        .CO({xlnx_opt__15,nx61568z1,nx61567z1,nx61566z1}),
        .CYINIT(1'b0),
        .DI({nx5475z4,nx35224z3,nx34227z3,nx5475z2}),
        .O(img_in_rsc_radr[15:12]),
        .S({nx5475z4,nx35224z3,nx61566z2,nx61565z2}));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    ix1147z45004
       (.I0(img_out_rsc_wadr[5]),
        .I1(img_out_rsc_wadr[4]),
        .I2(img_out_rsc_wadr[3]),
        .I3(img_out_rsc_wadr[2]),
        .I4(img_out_rsc_wadr[1]),
        .I5(img_out_rsc_wadr[0]),
        .O(nx1147z1));
  (* HLUTNM = "LUT62_1_11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ix150z1320
       (.I0(nx64689z2),
        .I1(lx_x_8_0_sva[6]),
        .O(nx150z1));
  LUT2 #(
    .INIT(4'h9)) 
    ix15235z1323
       (.I0(img_out_rsc_wadr[0]),
        .I1(nx29242z2),
        .O(nx15235z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15236z1323
       (.I0(img_out_rsc_wadr[1]),
        .I1(nx9463z3),
        .O(nx15236z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15237z1323
       (.I0(img_out_rsc_wadr[2]),
        .I1(nx31236z2),
        .O(nx15237z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15238z1323
       (.I0(img_out_rsc_wadr[3]),
        .I1(nx32233z3),
        .O(nx15238z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15239z1323
       (.I0(img_out_rsc_wadr[4]),
        .I1(nx5475z2),
        .O(nx15239z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15240z1323
       (.I0(img_out_rsc_wadr[5]),
        .I1(nx34227z3),
        .O(nx15240z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15241z1323
       (.I0(lx_x_8_0_sva[6]),
        .I1(nx35224z3),
        .O(nx15241z2));
  LUT2 #(
    .INIT(4'h9)) 
    ix15242z1323
       (.I0(lx_x_8_0_sva[7]),
        .I1(nx5475z4),
        .O(nx15242z2));
  (* HLUTNM = "LUT62_1_7" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix1576z1331
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[0]),
        .O(nx1576z2));
  (* HLUTNM = "LUT62_1_7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ix1576z1568
       (.I0(fsm_output[4]),
        .I1(fsm_output[3]),
        .I2(fsm_output[0]),
        .O(nx1576z1));
  (* HLUTNM = "LUT62_1_1" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    ix2144z45004
       (.I0(img_out_rsc_wadr[4]),
        .I1(img_out_rsc_wadr[3]),
        .I2(img_out_rsc_wadr[2]),
        .I3(img_out_rsc_wadr[1]),
        .I4(img_out_rsc_wadr[0]),
        .O(nx2144z1));
  (* HLUTNM = "LUT62_1_8" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix2573z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[1]),
        .O(nx2573z1));
  (* HLUTNM = "LUT62_1_11" *) 
  LUT4 #(
    .INIT(16'h08C4)) 
    ix28245z3558
       (.I0(img_in_rsc_re),
        .I1(fsm_output[4]),
        .I2(lx_x_8_0_sva[6]),
        .I3(nx29242z2),
        .O(nx28245z1));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XILINX_TRANSFORM_PINMAP = "I:I0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ix29174z1315
       (.I0(nx29174z1),
        .O(lx_acc_1_nl));
  LUT6 #(
    .INIT(64'h80084CC44C4C8080)) 
    ix29242z34210
       (.I0(img_in_rsc_re),
        .I1(fsm_output[4]),
        .I2(lx_x_8_0_sva[7]),
        .I3(lx_x_8_0_sva[6]),
        .I4(nx9463z3),
        .I5(nx29242z2),
        .O(nx29242z1));
  (* HLUTNM = "LUT62_1_6" *) 
  LUT3 #(
    .INIT(8'h84)) 
    ix30239z1446
       (.I0(nx9463z2),
        .I1(fsm_output[4]),
        .I2(nx31236z2),
        .O(nx30239z1));
  (* HLUTNM = "LUT62_1_3" *) 
  LUT4 #(
    .INIT(16'h2AA8)) 
    ix31031z12234
       (.I0(lx_x_8_0_sva[8]),
        .I1(lx_x_8_0_sva[7]),
        .I2(lx_x_8_0_sva[6]),
        .I3(nx64689z2),
        .O(nx31031z1));
  (* HLUTNM = "LUT62_1_2" *) 
  LUT4 #(
    .INIT(16'h84C0)) 
    ix31236z35298
       (.I0(nx9463z2),
        .I1(fsm_output[4]),
        .I2(nx32233z3),
        .I3(nx31236z2),
        .O(nx31236z1));
  (* HLUTNM = "LUT62_1_1" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    ix3141z28620
       (.I0(img_out_rsc_wadr[3]),
        .I1(img_out_rsc_wadr[2]),
        .I2(img_out_rsc_wadr[1]),
        .I3(img_out_rsc_wadr[0]),
        .O(nx3141z1));
  (* HLUTNM = "LUT62_1_2" *) 
  LUT5 #(
    .INIT(32'h88882888)) 
    ix32233z11691
       (.I0(fsm_output[4]),
        .I1(nx5475z2),
        .I2(nx32233z3),
        .I3(nx31236z2),
        .I4(nx9463z2),
        .O(nx32233z2));
  (* HLUTNM = "LUT62_1_13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ix32233z1328
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .O(nx32233z1));
  LUT6 #(
    .INIT(64'h8888888828888888)) 
    ix33230z36266
       (.I0(fsm_output[4]),
        .I1(nx34227z3),
        .I2(nx5475z2),
        .I3(nx32233z3),
        .I4(nx31236z2),
        .I5(nx9463z2),
        .O(nx33230z1));
  (* HLUTNM = "LUT62_1_14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ix34227z1323
       (.I0(nx32233z3),
        .I1(nx31236z2),
        .O(nx34227z2));
  LUT6 #(
    .INIT(64'hB040F000F000F000)) 
    ix34227z62754
       (.I0(nx9463z2),
        .I1(nx34227z2),
        .I2(fsm_output[4]),
        .I3(nx35224z3),
        .I4(nx34227z3),
        .I5(nx5475z2),
        .O(nx34227z1));
  (* HLUTNM = "LUT62_1_4" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ix35224z1315
       (.I0(nx35224z3),
        .I1(nx34227z3),
        .I2(nx5475z2),
        .I3(nx32233z3),
        .I4(nx31236z2),
        .O(nx35224z2));
  (* HLUTNM = "LUT62_1_6" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    ix35224z46434
       (.I0(nx9463z2),
        .I1(nx35224z2),
        .I2(fsm_output[4]),
        .I3(nx5475z4),
        .O(nx35224z1));
  (* HLUTNM = "LUT62_1_8" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix3570z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[2]),
        .O(nx3570z1));
  (* HLUTNM = "LUT62_1_5" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    ix38700z1359
       (.I0(img_in_rsc_re),
        .I1(lx_x_8_0_sva[6]),
        .I2(nx29242z2),
        .O(img_in_rsc_radr[6]));
  (* HLUTNM = "LUT62_1_5" *) 
  LUT5 #(
    .INIT(32'h827D7788)) 
    ix39697z31914
       (.I0(img_in_rsc_re),
        .I1(lx_x_8_0_sva[7]),
        .I2(lx_x_8_0_sva[6]),
        .I3(nx9463z3),
        .I4(nx29242z2),
        .O(img_in_rsc_radr[7]));
  (* HLUTNM = "LUT62_1_13" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    ix4138z1420
       (.I0(img_out_rsc_wadr[2]),
        .I1(img_out_rsc_wadr[1]),
        .I2(img_out_rsc_wadr[0]),
        .O(nx4138z1));
  (* HLUTNM = "LUT62_1_15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ix4478z1328
       (.I0(rst),
        .I1(img_out_triosy_lz),
        .O(nx4478z1));
  LUT2 #(
    .INIT(4'h6)) 
    ix45142z1320
       (.I0(img_in_rsc_q[0]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[0]));
  (* HLUTNM = "LUT62_1_9" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix4567z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[3]),
        .O(nx4567z1));
  LUT2 #(
    .INIT(4'h6)) 
    ix46139z1320
       (.I0(img_in_rsc_q[1]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ix47136z1320
       (.I0(img_in_rsc_q[2]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ix48133z1320
       (.I0(img_in_rsc_q[3]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[3]));
  LUT2 #(
    .INIT(4'h6)) 
    ix49130z1320
       (.I0(img_in_rsc_q[4]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[4]));
  LUT2 #(
    .INIT(4'h6)) 
    ix50127z1320
       (.I0(img_in_rsc_q[5]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[5]));
  LUT2 #(
    .INIT(4'h6)) 
    ix51124z1320
       (.I0(img_in_rsc_q[6]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[6]));
  (* HLUTNM = "LUT62_1_16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ix5135z1320
       (.I0(img_out_rsc_wadr[1]),
        .I1(img_out_rsc_wadr[0]),
        .O(nx5135z1));
  LUT2 #(
    .INIT(4'h6)) 
    ix52121z1320
       (.I0(img_in_rsc_q[7]),
        .I1(lx_if_slc_lx_acc_1_9_itm),
        .O(img_out_rsc_d[7]));
  LUT6 #(
    .INIT(64'h8888288800000000)) 
    ix5475z1314
       (.I0(fsm_output[4]),
        .I1(nx5475z2),
        .I2(nx32233z3),
        .I3(nx31236z2),
        .I4(nx9463z2),
        .I5(nx5475z3),
        .O(nx5475z1));
  (* HLUTNM = "LUT62_1_14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ix5475z1443
       (.I0(nx5475z4),
        .I1(nx35224z3),
        .I2(nx34227z3),
        .O(nx5475z3));
  (* HLUTNM = "LUT62_1_9" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix5564z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[4]),
        .O(nx5564z1));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XILINX_TRANSFORM_PINMAP = "I:I0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ix6132z1315
       (.I0(img_out_rsc_wadr[0]),
        .O(lx_x_8_0_sva_3));
  LUT4 #(
    .INIT(16'h3010)) 
    ix61561z13619
       (.I0(img_in_rsc_re),
        .I1(fsm_output[4]),
        .I2(lx_x_8_0_sva[8]),
        .I3(nx29174z1),
        .O(nx61561z3));
  LUT4 #(
    .INIT(16'h9669)) 
    ix61561z39819
       (.I0(nx61561z3),
        .I1(nx9463z2),
        .I2(nx31236z2),
        .I3(nx29242z2),
        .O(nx61561z2));
  LUT5 #(
    .INIT(32'hB42D4BD2)) 
    ix61562z20724
       (.I0(nx61561z3),
        .I1(nx9463z2),
        .I2(nx32233z3),
        .I3(nx31236z2),
        .I4(nx9463z3),
        .O(nx61562z2));
  LUT5 #(
    .INIT(32'h9A5A969A)) 
    ix61563z39868
       (.I0(nx5475z2),
        .I1(nx32233z3),
        .I2(nx31236z2),
        .I3(nx61561z3),
        .I4(nx9463z2),
        .O(nx61563z2));
  LUT6 #(
    .INIT(64'hB40FF0F02D0FF0F0)) 
    ix61564z62994
       (.I0(nx61561z3),
        .I1(nx9463z2),
        .I2(nx34227z3),
        .I3(nx5475z2),
        .I4(nx32233z3),
        .I5(nx31236z2),
        .O(nx61564z2));
  LUT6 #(
    .INIT(64'hB04FFF0020DFFF00)) 
    ix61565z1058
       (.I0(nx61561z3),
        .I1(nx9463z2),
        .I2(nx61565z3),
        .I3(nx35224z3),
        .I4(nx5475z2),
        .I5(nx31236z2),
        .O(nx61565z2));
  (* HLUTNM = "LUT62_1_17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ix61565z1323
       (.I0(nx34227z3),
        .I1(nx32233z3),
        .O(nx61565z3));
  LUT6 #(
    .INIT(64'hB04FFF0020DFFF00)) 
    ix61566z1058
       (.I0(nx61561z3),
        .I1(nx9463z2),
        .I2(nx61566z3),
        .I3(nx5475z4),
        .I4(nx34227z3),
        .I5(nx31236z2),
        .O(nx61566z2));
  (* HLUTNM = "LUT62_1_4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ix61566z1443
       (.I0(nx35224z3),
        .I1(nx5475z2),
        .I2(nx32233z3),
        .O(nx61566z3));
  (* HLUTNM = "LUT62_1_3" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    ix63692z29166
       (.I0(nx64689z2),
        .I1(lx_x_8_0_sva[8]),
        .I2(lx_x_8_0_sva[7]),
        .I3(lx_x_8_0_sva[6]),
        .O(nx63692z1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ix64689z1315
       (.I0(img_out_rsc_wadr[5]),
        .I1(img_out_rsc_wadr[4]),
        .I2(img_out_rsc_wadr[3]),
        .I3(img_out_rsc_wadr[2]),
        .I4(img_out_rsc_wadr[1]),
        .I5(img_out_rsc_wadr[0]),
        .O(nx64689z2));
  (* HLUTNM = "LUT62_1_15" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    ix64689z1422
       (.I0(nx64689z2),
        .I1(lx_x_8_0_sva[7]),
        .I2(lx_x_8_0_sva[6]),
        .O(nx64689z1));
  (* HLUTNM = "LUT62_1_17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ix6472z1322
       (.I0(fsm_output[3]),
        .I1(ImgProcTest_core_core_fsm_inst_lx_C_2_tr0),
        .O(nx6472z1));
  (* HLUTNM = "LUT62_1_10" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix6561z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[5]),
        .O(nx6561z1));
  (* HLUTNM = "LUT62_1_10" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix7558z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[6]),
        .O(nx7558z1));
  (* HLUTNM = "LUT62_1_12" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix8555z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[7]),
        .O(nx8555z1));
  (* HLUTNM = "LUT62_1_12" *) 
  LUT3 #(
    .INIT(8'h31)) 
    ix9463z1365
       (.I0(fsm_output[3]),
        .I1(fsm_output[0]),
        .I2(ImgProcTest_core_core_fsm_inst_lx_C_2_tr0),
        .O(nx9463z4));
  LUT6 #(
    .INIT(64'h4FFF00FFBFFF00FF)) 
    ix9463z1569
       (.I0(nx9463z2),
        .I1(nx34227z2),
        .I2(nx5475z3),
        .I3(nx9463z4),
        .I4(fsm_output[4]),
        .I5(nx5475z2),
        .O(nx9463z1));
  LUT5 #(
    .INIT(32'h027F77FF)) 
    ix9463z32034
       (.I0(img_in_rsc_re),
        .I1(lx_x_8_0_sva[7]),
        .I2(lx_x_8_0_sva[6]),
        .I3(nx9463z3),
        .I4(nx29242z2),
        .O(nx9463z2));
  (* HLUTNM = "LUT62_1_16" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ix9552z1330
       (.I0(fsm_output[4]),
        .I1(fsm_output[0]),
        .I2(lx_x_8_0_sva_1[8]),
        .O(nx9552z1));
  (* XILINX_LEGACY_PRIM = "INV" *) 
  (* XILINX_TRANSFORM_PINMAP = "I:I0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    lx_acc_1_nl_sub9_3_ix15243z26622
       (.I0(lx_x_8_0_sva[8]),
        .O(nx15243z2));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 lx_acc_1_nl_sub9_3_muxcy_0_CARRY4
       (.CI(1'b0),
        .CO({nx15239z1,nx15238z1,nx15237z1,nx15236z1}),
        .CYINIT(nx15235z1),
        .DI(img_out_rsc_wadr[3:0]),
        .O(NLW_lx_acc_1_nl_sub9_3_muxcy_0_CARRY4_O_UNCONNECTED[3:0]),
        .S({nx15238z2,nx15237z2,nx15236z2,nx15235z2}));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 lx_acc_1_nl_sub9_3_muxcy_4_CARRY4
       (.CI(nx15239z1),
        .CO({nx15243z1,nx15242z1,nx15241z1,nx15240z1}),
        .CYINIT(1'b0),
        .DI({lx_x_8_0_sva[7:6],img_out_rsc_wadr[5:4]}),
        .O(NLW_lx_acc_1_nl_sub9_3_muxcy_4_CARRY4_O_UNCONNECTED[3:0]),
        .S({nx15242z2,nx15241z2,nx15240z2,nx15239z2}));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 lx_acc_1_nl_sub9_3_muxcy_8_CARRY4
       (.CI(nx15243z1),
        .CO({NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_CO_UNCONNECTED[3:1],nx29174z1}),
        .CYINIT(1'b0),
        .DI({NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_DI_UNCONNECTED[3:1],lx_x_8_0_sva[8]}),
        .O(NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_lx_acc_1_nl_sub9_3_muxcy_8_CARRY4_S_UNCONNECTED[3:1],nx15243z2}));
  FDSE reg_ImgProcTest_core_core_fsm_inst_lx_C_2_tr0
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx31031z1),
        .Q(ImgProcTest_core_core_fsm_inst_lx_C_2_tr0),
        .S(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(0) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[8]),
        .Q(img_out_rsc_wadr[8]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(1) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[9]),
        .Q(img_out_rsc_wadr[9]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(2) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[10]),
        .Q(img_out_rsc_wadr[10]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(3) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[11]),
        .Q(img_out_rsc_wadr[11]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(4) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[12]),
        .Q(img_out_rsc_wadr[12]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(5) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[13]),
        .Q(img_out_rsc_wadr[13]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(6) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[14]),
        .Q(img_out_rsc_wadr[14]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(7) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[15]),
        .Q(img_out_rsc_wadr[15]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_10_2(8) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[16]),
        .Q(img_out_rsc_wadr[16]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_1_0(0) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[6]),
        .Q(img_out_rsc_wadr[6]),
        .R(rst));
  FDRE \reg_lx_else_acc_3_cse_sva_1_0(1) 
       (.C(clk),
        .CE(1'b1),
        .D(img_in_rsc_radr[7]),
        .Q(img_out_rsc_wadr[7]),
        .R(rst));
  FDRE reg_lx_if_slc_lx_acc_1_9_itm
       (.C(clk),
        .CE(1'b1),
        .D(lx_acc_1_nl),
        .Q(lx_if_slc_lx_acc_1_9_itm),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(0) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx1576z2),
        .Q(img_out_rsc_wadr[0]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(1) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx2573z1),
        .Q(img_out_rsc_wadr[1]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(2) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx3570z1),
        .Q(img_out_rsc_wadr[2]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(3) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx4567z1),
        .Q(img_out_rsc_wadr[3]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(4) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx5564z1),
        .Q(img_out_rsc_wadr[4]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(5) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx6561z1),
        .Q(img_out_rsc_wadr[5]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(6) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx7558z1),
        .Q(lx_x_8_0_sva[6]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(7) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx8555z1),
        .Q(lx_x_8_0_sva[7]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva(8) 
       (.C(clk),
        .CE(nx1576z1),
        .D(nx9552z1),
        .Q(lx_x_8_0_sva[8]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(0) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(lx_x_8_0_sva_3),
        .Q(lx_x_8_0_sva_1[0]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(1) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx5135z1),
        .Q(lx_x_8_0_sva_1[1]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(2) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx4138z1),
        .Q(lx_x_8_0_sva_1[2]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(3) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx3141z1),
        .Q(lx_x_8_0_sva_1[3]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(4) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx2144z1),
        .Q(lx_x_8_0_sva_1[4]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(5) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx1147z1),
        .Q(lx_x_8_0_sva_1[5]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(6) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx150z1),
        .Q(lx_x_8_0_sva_1[6]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(7) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx64689z1),
        .Q(lx_x_8_0_sva_1[7]),
        .R(rst));
  FDRE \reg_lx_x_8_0_sva_1(8) 
       (.C(clk),
        .CE(img_in_rsc_re),
        .D(nx63692z1),
        .Q(lx_x_8_0_sva_1[8]),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(0) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx28245z1),
        .Q(nx29242z2),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(1) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx29242z1),
        .Q(nx9463z3),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(2) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx30239z1),
        .Q(nx31236z2),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(3) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx31236z1),
        .Q(nx32233z3),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(4) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx32233z2),
        .Q(nx5475z2),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(5) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx33230z1),
        .Q(nx34227z3),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(6) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx34227z1),
        .Q(nx35224z3),
        .R(rst));
  FDRE \reg_ly_y_7_0_sva(7) 
       (.C(clk),
        .CE(nx32233z1),
        .D(nx35224z1),
        .Q(nx5475z4),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "MC_HDMI_RAM" *) (* bypass_enable = "TRUE" *) (* camera_canal_n = "1" *) 
(* camera_data_n = "8" *) (* camera_raw_image_size = "62'b00000000000000000000010100000000000000000000000000000111100000" *) (* canal_invert = "2'b00" *) 
(* display_canal_n = "1" *) (* display_data_n = "8" *) (* display_image_size = "62'b00000000000000000000001010000000000000000000000000000011110000" *) 
module system_MC_HDMI_proc_0_0_MC_HDMI_RAM
   (D_PHY_CLK_N,
    D_PHY_CLK_P,
    D_PHY_LP_CLK_N,
    D_PHY_LP_CLK_P,
    bypass,
    clk_camera,
    clk_display,
    clk_hdmi,
    clk_proc,
    hdmi_TMDS_Clk_n,
    hdmi_TMDS_Clk_p,
    \proc_camera_mem_ctl[en] ,
    \proc_camera_mem_ctl[we] ,
    \proc_display_mem_ctl[en] ,
    \proc_display_mem_ctl[we] ,
    D_PHY_DATA_N,
    D_PHY_DATA_P,
    D_PHY_LP_DATA_N,
    D_PHY_LP_DATA_P,
    btn,
    hdmi_TMDS_Data_n,
    hdmi_TMDS_Data_p,
    led,
    \proc_camera_mem_ctl[addr] ,
    proc_camera_mem_data,
    \proc_display_mem_ctl[addr] ,
    proc_display_mem_data,
    sw);
  input D_PHY_CLK_N;
  input D_PHY_CLK_P;
  input D_PHY_LP_CLK_N;
  input D_PHY_LP_CLK_P;
  input bypass;
  input clk_camera;
  input clk_display;
  input clk_hdmi;
  input clk_proc;
  output hdmi_TMDS_Clk_n;
  output hdmi_TMDS_Clk_p;
  input \proc_camera_mem_ctl[en] ;
  input \proc_camera_mem_ctl[we] ;
  input \proc_display_mem_ctl[en] ;
  input \proc_display_mem_ctl[we] ;
  input [0:1]D_PHY_DATA_N;
  input [0:1]D_PHY_DATA_P;
  input [0:1]D_PHY_LP_DATA_N;
  input [0:1]D_PHY_LP_DATA_P;
  input [3:0]btn;
  output [2:0]hdmi_TMDS_Data_n;
  output [2:0]hdmi_TMDS_Data_p;
  output [3:0]led;
  input [21:0]\proc_camera_mem_ctl[addr] ;
  output [7:0]proc_camera_mem_data;
  input [21:0]\proc_display_mem_ctl[addr] ;
  input [7:0]proc_display_mem_data;
  input [3:0]sw;

  wire \<const0> ;
  wire D_PHY_CLK_N;
  wire D_PHY_CLK_P;
  wire [0:1]D_PHY_DATA_N;
  wire [0:1]D_PHY_DATA_P;
  wire [0:1]D_PHY_LP_DATA_N;
  wire [0:1]D_PHY_LP_DATA_P;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6 ;
  wire \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7 ;
  wire \MC_VGA/VGA/rst ;
  wire [7:0]\MC_VGA/VGA/vga_mem_data ;
  wire [1:0]\MC_VGA/VGA/vga_mem_rd/C_Sync/andv ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_5 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_6 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_7 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_4 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_5 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_4 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_5 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_6 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_3 ;
  wire [10:1]\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_3 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_n_6 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_1 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_2 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_3 ;
  wire [10:1]\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] ;
  wire [9:0]\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] ;
  wire [9:0]\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]0 ;
  wire \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_] ;
  wire [9:0]\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_100 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_101 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_102 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_103 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_104 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_105 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_87 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_88 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_89 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_90 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_91 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_92 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_93 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_94 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_95 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_96 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_97 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_98 ;
  wire \MC_VGA/VGA/vga_mem_rd/sum_n_99 ;
  wire \MC_VGA/VGA/vga_mem_rd/sync[Hsync] ;
  wire \MC_VGA/VGA/vga_mem_rd/sync[Vsync] ;
  wire [4:0]\MC_VGA/VGA/vga_mem_rd/sync[c][0] ;
  wire [5:0]\MC_VGA/VGA/vga_mem_rd/sync[c][1] ;
  wire [7:0]\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active_n_0_] ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2_n_0 ;
  wire \MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_] ;
  wire [5:3]\MC_VGA/VGA/vga_reset.n_reg ;
  wire [2:0]\MC_VGA/VGA/vga_reset.n_reg_n_0_ ;
  wire [6:0]\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg ;
  wire [16:0]\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] ;
  wire [16:0]\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 ;
  wire \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_84_] ;
  wire \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_85_] ;
  wire \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_86_] ;
  wire \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_87_] ;
  wire \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_88_] ;
  wire [8:0]\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] ;
  wire [7:0]\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] ;
  wire [16:0]\MC_VGA/cameras[0].MC/camera_in_mem_ctl[addr] ;
  wire \MC_VGA/cameras[0].MC/camera_in_mem_ctl[en] ;
  wire [7:0]\MC_VGA/cameras[0].MC/camera_in_mem_data ;
  wire \MC_VGA/cameras[0].MC/camera_lum[ctl][valid] ;
  wire [7:0]\MC_VGA/cameras[0].MC/camera_lum[data] ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6 ;
  wire \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7 ;
  wire [15:0]\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] ;
  wire [3:0]\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] ;
  wire \MC_VGA/cameras[0].MC/camera_raw[ctl][state][image_end] ;
  wire \MC_VGA/cameras[0].MC/camera_raw[ctl][valid] ;
  wire [30:0]\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] ;
  wire [30:0]\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] ;
  wire \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end_n_0_] ;
  wire \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start_n_0_] ;
  wire \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end_n_0_] ;
  wire \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ;
  wire [7:0]\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] ;
  wire \MC_VGA/cameras[0].MC/camera_rst ;
  wire \MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ;
  wire [1:0]\MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA ;
  wire \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/cam_reset ;
  wire \MC_VGA/cameras[0].MC/mc_dev/cam_reset0 ;
  wire [30:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] ;
  wire [30:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] ;
  wire [30:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ;
  wire [29:24]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ ;
  wire [15:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_7 ;
  wire [31:8]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in ;
  wire [30:1]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_3 ;
  wire [30:1]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] ;
  wire [15:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_7 ;
  wire [15:0]\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q ;
  wire [4:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_7 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ;
  wire [15:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rd_en ;
  wire [3:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d ;
  wire [3:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/srst ;
  wire [0:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ;
  wire [3:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/wr_en ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q2 ;
  wire [1:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty ;
  wire [5:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rd_en ;
  wire [5:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt ;
  wire [1:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg_n_0 ;
  wire [4:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_2 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_3 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_4 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_5 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_6 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_7 ;
  wire [15:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rd_en ;
  wire [3:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d ;
  wire [3:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/srst ;
  wire [3:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/wr_en ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q1 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q2 ;
  wire [1:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ ;
  wire [7:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty ;
  wire [5:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0 ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rd_en ;
  wire [5:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt ;
  wire [1:0]\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ ;
  wire \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg_n_0 ;
  wire [4:0]\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d ;
  wire [4:0]\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q ;
  wire [2:0]\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q ;
  wire \MC_VGA/cameras[0].MC/mc_dev/n ;
  wire \MC_VGA/cameras[0].MC/mc_dev/rst_q ;
  wire \MC_VGA/cameras[0].MC/mc_dev/rst_q_q ;
  wire [6:0]\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg ;
  wire \MC_VGA/cameras[0].MC/pixel_state_set_state_image_end ;
  wire \MC_VGA/cameras[0].MC/pixel_state_set_state_image_start ;
  wire \MC_VGA/cameras[0].MC/pixel_state_set_state_line_end ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_87_] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_88_] ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q ;
  wire [0:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ;
  wire [30:1]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] ;
  wire [9:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_3 ;
  wire [1:1]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ;
  wire [30:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] ;
  wire [30:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] ;
  wire [30:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_end ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_start ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_line_end ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_x_even ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_y_even ;
  wire [31:1]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_n_3 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_1 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_2 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_3 ;
  wire [31:1]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out ;
  wire [9:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]__0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_d ;
  wire \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ;
  wire [7:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q ;
  wire [1:0]\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ ;
  wire [30:0]\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] ;
  wire [30:0]\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] ;
  wire \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end_n_0_] ;
  wire \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start_n_0_] ;
  wire \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end_n_0_] ;
  wire \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even_n_0_] ;
  wire \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even_n_0_] ;
  wire \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ;
  wire [7:0]\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] ;
  wire [5:3]\MC_VGA/cameras[0].MC/sync_reset.n_reg ;
  wire [2:0]\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ ;
  wire [9:1]\MC_VGA/plusOp[0] ;
  wire [8:1]\MC_VGA/plusOp[1] ;
  wire [16:0]\MC_VGA/proc_camera_mem_ctl[addr] ;
  wire \MC_VGA/proc_camera_mem_ctl[en] ;
  wire [7:0]\MC_VGA/sw_camera_mem_data_0 ;
  wire \VGA/rst0_n_0 ;
  wire \align_q[0]_i_1__0_n_0 ;
  wire \align_q[0]_i_1_n_0 ;
  wire \align_q[0]_i_2__0_n_0 ;
  wire \align_q[0]_i_2_n_0 ;
  wire \align_q[0]_i_3__0_n_0 ;
  wire \align_q[0]_i_3_n_0 ;
  wire \align_q[0]_i_4__0_n_0 ;
  wire \align_q[0]_i_4_n_0 ;
  wire \align_q[0]_i_5__0_n_0 ;
  wire \align_q[0]_i_5_n_0 ;
  wire \align_q[0]_i_6__0_n_0 ;
  wire \align_q[0]_i_6_n_0 ;
  wire \align_q[0]_i_7__0_n_0 ;
  wire \align_q[0]_i_7_n_0 ;
  wire \align_q[0]_i_8__0_n_0 ;
  wire \align_q[0]_i_8_n_0 ;
  wire \align_q[1]_i_1__0_n_0 ;
  wire \align_q[1]_i_1_n_0 ;
  wire \align_q[1]_i_2__0_n_0 ;
  wire \align_q[1]_i_2_n_0 ;
  wire \align_q[1]_i_3__0_n_0 ;
  wire \align_q[1]_i_3_n_0 ;
  wire \align_q[1]_i_4__0_n_0 ;
  wire \align_q[1]_i_4_n_0 ;
  wire \align_q[1]_i_5__0_n_0 ;
  wire \align_q[1]_i_5_n_0 ;
  wire \align_q[1]_i_6__0_n_0 ;
  wire \align_q[1]_i_6_n_0 ;
  wire \align_q[1]_i_7__0_n_0 ;
  wire \align_q[1]_i_7_n_0 ;
  wire \align_q[1]_i_8__0_n_0 ;
  wire \align_q[1]_i_8_n_0 ;
  wire \align_q[2]_i_10__0_n_0 ;
  wire \align_q[2]_i_10_n_0 ;
  wire \align_q[2]_i_11__0_n_0 ;
  wire \align_q[2]_i_11_n_0 ;
  wire \align_q[2]_i_1__0_n_0 ;
  wire \align_q[2]_i_1_n_0 ;
  wire \align_q[2]_i_2__0_n_0 ;
  wire \align_q[2]_i_2_n_0 ;
  wire \align_q[2]_i_3__0_n_0 ;
  wire \align_q[2]_i_3_n_0 ;
  wire \align_q[2]_i_4__0_n_0 ;
  wire \align_q[2]_i_4_n_0 ;
  wire \align_q[2]_i_5__0_n_0 ;
  wire \align_q[2]_i_5_n_0 ;
  wire \align_q[2]_i_6__0_n_0 ;
  wire \align_q[2]_i_6_n_0 ;
  wire \align_q[2]_i_7__0_n_0 ;
  wire \align_q[2]_i_7_n_0 ;
  wire \align_q[2]_i_8__0_n_0 ;
  wire \align_q[2]_i_8_n_0 ;
  wire \align_q[2]_i_9__0_n_0 ;
  wire \align_q[2]_i_9_n_0 ;
  wire \align_q[3]_i_10__0_n_0 ;
  wire \align_q[3]_i_10_n_0 ;
  wire \align_q[3]_i_11__0_n_0 ;
  wire \align_q[3]_i_11_n_0 ;
  wire \align_q[3]_i_12__0_n_0 ;
  wire \align_q[3]_i_12_n_0 ;
  wire \align_q[3]_i_13__0_n_0 ;
  wire \align_q[3]_i_13_n_0 ;
  wire \align_q[3]_i_14__0_n_0 ;
  wire \align_q[3]_i_14_n_0 ;
  wire \align_q[3]_i_15__0_n_0 ;
  wire \align_q[3]_i_15_n_0 ;
  wire \align_q[3]_i_16_n_0 ;
  wire \align_q[3]_i_1__0_n_0 ;
  wire \align_q[3]_i_1_n_0 ;
  wire \align_q[3]_i_2__0_n_0 ;
  wire \align_q[3]_i_2_n_0 ;
  wire \align_q[3]_i_3__0_n_0 ;
  wire \align_q[3]_i_3_n_0 ;
  wire \align_q[3]_i_4__0_n_0 ;
  wire \align_q[3]_i_4_n_0 ;
  wire \align_q[3]_i_5__0_n_0 ;
  wire \align_q[3]_i_5_n_0 ;
  wire \align_q[3]_i_6__0_n_0 ;
  wire \align_q[3]_i_6_n_0 ;
  wire \align_q[3]_i_7__0_n_0 ;
  wire \align_q[3]_i_7_n_0 ;
  wire \align_q[3]_i_8__0_n_0 ;
  wire \align_q[3]_i_8_n_0 ;
  wire \align_q[3]_i_9__0_n_0 ;
  wire \align_q[3]_i_9_n_0 ;
  wire \align_q[4]_i_1__0_n_0 ;
  wire \align_q[4]_i_1_n_0 ;
  wire \align_q[4]_i_2__0_n_0 ;
  wire \align_q[4]_i_2_n_0 ;
  wire \align_q[4]_i_3__0_n_0 ;
  wire \align_q[4]_i_3_n_0 ;
  wire \align_q[4]_i_4__0_n_0 ;
  wire \align_q[4]_i_4_n_0 ;
  wire \align_q[4]_i_5__0_n_0 ;
  wire \align_q[4]_i_5_n_0 ;
  wire bypass;
  wire \bypass_blk._bypass_sync.cpt_reset[0]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[1]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[2]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[3]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[4]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[5]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[6]_i_1_n_0 ;
  wire \bypass_blk._bypass_sync.cpt_reset[6]_i_2_n_0 ;
  wire \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_10_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_11_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_12_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_13_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_14_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_7_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_8_n_0 ;
  wire \bypass_blk.bypass_sync_c_q[1][7]_i_9_n_0 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_0 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_1 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_2 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_3 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_0 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_1 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_2 ;
  wire \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_3 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_0 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_1 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_2 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_3 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_3 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_2 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_3 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_2 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_3 ;
  wire \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_4 ;
  wire \c_q[0][0]_i_1__0_n_0 ;
  wire \c_q[0][10]_i_1__0_n_0 ;
  wire \c_q[0][11]_i_1__0_n_0 ;
  wire \c_q[0][12]_i_1__0_n_0 ;
  wire \c_q[0][13]_i_1__0_n_0 ;
  wire \c_q[0][14]_i_1__0_n_0 ;
  wire \c_q[0][15]_i_1__0_n_0 ;
  wire \c_q[0][16]_i_1__0_n_0 ;
  wire \c_q[0][17]_i_1__0_n_0 ;
  wire \c_q[0][18]_i_1__0_n_0 ;
  wire \c_q[0][19]_i_1__0_n_0 ;
  wire \c_q[0][1]_i_1__0_n_0 ;
  wire \c_q[0][20]_i_1__0_n_0 ;
  wire \c_q[0][21]_i_1__0_n_0 ;
  wire \c_q[0][22]_i_1__0_n_0 ;
  wire \c_q[0][23]_i_1__0_n_0 ;
  wire \c_q[0][24]_i_1__0_n_0 ;
  wire \c_q[0][25]_i_1__0_n_0 ;
  wire \c_q[0][26]_i_1__0_n_0 ;
  wire \c_q[0][27]_i_1__0_n_0 ;
  wire \c_q[0][28]_i_1__0_n_0 ;
  wire \c_q[0][29]_i_1__0_n_0 ;
  wire \c_q[0][2]_i_1__0_n_0 ;
  wire \c_q[0][30]_i_10_n_0 ;
  wire \c_q[0][30]_i_11_n_0 ;
  wire \c_q[0][30]_i_12_n_0 ;
  wire \c_q[0][30]_i_13_n_0 ;
  wire \c_q[0][30]_i_1_n_0 ;
  wire \c_q[0][30]_i_2__0_n_0 ;
  wire \c_q[0][30]_i_3_n_0 ;
  wire \c_q[0][30]_i_4_n_0 ;
  wire \c_q[0][30]_i_6_n_0 ;
  wire \c_q[0][30]_i_7_n_0 ;
  wire \c_q[0][30]_i_8_n_0 ;
  wire \c_q[0][30]_i_9_n_0 ;
  wire \c_q[0][3]_i_1__0_n_0 ;
  wire \c_q[0][4]_i_1__0_n_0 ;
  wire \c_q[0][5]_i_1__0_n_0 ;
  wire \c_q[0][6]_i_1__0_n_0 ;
  wire \c_q[0][7]_i_1__0_n_0 ;
  wire \c_q[0][8]_i_1__0_n_0 ;
  wire \c_q[0][9]_i_1__0_n_0 ;
  wire \c_q[1][0]_i_1_n_0 ;
  wire \c_q[1][10]_i_1_n_0 ;
  wire \c_q[1][11]_i_1_n_0 ;
  wire \c_q[1][12]_i_1_n_0 ;
  wire \c_q[1][13]_i_1_n_0 ;
  wire \c_q[1][14]_i_1_n_0 ;
  wire \c_q[1][15]_i_1_n_0 ;
  wire \c_q[1][16]_i_1_n_0 ;
  wire \c_q[1][17]_i_1_n_0 ;
  wire \c_q[1][18]_i_1_n_0 ;
  wire \c_q[1][19]_i_1_n_0 ;
  wire \c_q[1][1]_i_1_n_0 ;
  wire \c_q[1][20]_i_1_n_0 ;
  wire \c_q[1][21]_i_1_n_0 ;
  wire \c_q[1][22]_i_1_n_0 ;
  wire \c_q[1][23]_i_1_n_0 ;
  wire \c_q[1][24]_i_1_n_0 ;
  wire \c_q[1][25]_i_1_n_0 ;
  wire \c_q[1][26]_i_1_n_0 ;
  wire \c_q[1][27]_i_1_n_0 ;
  wire \c_q[1][28]_i_1_n_0 ;
  wire \c_q[1][29]_i_1_n_0 ;
  wire \c_q[1][2]_i_1_n_0 ;
  wire \c_q[1][30]_i_10_n_0 ;
  wire \c_q[1][30]_i_11_n_0 ;
  wire \c_q[1][30]_i_12_n_0 ;
  wire \c_q[1][30]_i_1_n_0 ;
  wire \c_q[1][30]_i_2_n_0 ;
  wire \c_q[1][30]_i_3_n_0 ;
  wire \c_q[1][30]_i_5_n_0 ;
  wire \c_q[1][30]_i_6_n_0 ;
  wire \c_q[1][30]_i_7_n_0 ;
  wire \c_q[1][30]_i_8_n_0 ;
  wire \c_q[1][30]_i_9_n_0 ;
  wire \c_q[1][3]_i_1_n_0 ;
  wire \c_q[1][4]_i_1_n_0 ;
  wire \c_q[1][5]_i_1_n_0 ;
  wire \c_q[1][6]_i_1_n_0 ;
  wire \c_q[1][7]_i_1_n_0 ;
  wire \c_q[1][8]_i_1_n_0 ;
  wire \c_q[1][9]_i_1_n_0 ;
  wire \c_q_reg[0][12]_i_2_n_0 ;
  wire \c_q_reg[0][12]_i_2_n_1 ;
  wire \c_q_reg[0][12]_i_2_n_2 ;
  wire \c_q_reg[0][12]_i_2_n_3 ;
  wire \c_q_reg[0][12]_i_2_n_4 ;
  wire \c_q_reg[0][12]_i_2_n_5 ;
  wire \c_q_reg[0][12]_i_2_n_6 ;
  wire \c_q_reg[0][12]_i_2_n_7 ;
  wire \c_q_reg[0][16]_i_2_n_0 ;
  wire \c_q_reg[0][16]_i_2_n_1 ;
  wire \c_q_reg[0][16]_i_2_n_2 ;
  wire \c_q_reg[0][16]_i_2_n_3 ;
  wire \c_q_reg[0][16]_i_2_n_4 ;
  wire \c_q_reg[0][16]_i_2_n_5 ;
  wire \c_q_reg[0][16]_i_2_n_6 ;
  wire \c_q_reg[0][16]_i_2_n_7 ;
  wire \c_q_reg[0][20]_i_2_n_0 ;
  wire \c_q_reg[0][20]_i_2_n_1 ;
  wire \c_q_reg[0][20]_i_2_n_2 ;
  wire \c_q_reg[0][20]_i_2_n_3 ;
  wire \c_q_reg[0][20]_i_2_n_4 ;
  wire \c_q_reg[0][20]_i_2_n_5 ;
  wire \c_q_reg[0][20]_i_2_n_6 ;
  wire \c_q_reg[0][20]_i_2_n_7 ;
  wire \c_q_reg[0][24]_i_2_n_0 ;
  wire \c_q_reg[0][24]_i_2_n_1 ;
  wire \c_q_reg[0][24]_i_2_n_2 ;
  wire \c_q_reg[0][24]_i_2_n_3 ;
  wire \c_q_reg[0][24]_i_2_n_4 ;
  wire \c_q_reg[0][24]_i_2_n_5 ;
  wire \c_q_reg[0][24]_i_2_n_6 ;
  wire \c_q_reg[0][24]_i_2_n_7 ;
  wire \c_q_reg[0][28]_i_2_n_0 ;
  wire \c_q_reg[0][28]_i_2_n_1 ;
  wire \c_q_reg[0][28]_i_2_n_2 ;
  wire \c_q_reg[0][28]_i_2_n_3 ;
  wire \c_q_reg[0][28]_i_2_n_4 ;
  wire \c_q_reg[0][28]_i_2_n_5 ;
  wire \c_q_reg[0][28]_i_2_n_6 ;
  wire \c_q_reg[0][28]_i_2_n_7 ;
  wire \c_q_reg[0][30]_i_5_n_3 ;
  wire \c_q_reg[0][30]_i_5_n_6 ;
  wire \c_q_reg[0][30]_i_5_n_7 ;
  wire \c_q_reg[0][4]_i_2_n_0 ;
  wire \c_q_reg[0][4]_i_2_n_1 ;
  wire \c_q_reg[0][4]_i_2_n_2 ;
  wire \c_q_reg[0][4]_i_2_n_3 ;
  wire \c_q_reg[0][4]_i_2_n_4 ;
  wire \c_q_reg[0][4]_i_2_n_5 ;
  wire \c_q_reg[0][4]_i_2_n_6 ;
  wire \c_q_reg[0][4]_i_2_n_7 ;
  wire \c_q_reg[0][8]_i_2_n_0 ;
  wire \c_q_reg[0][8]_i_2_n_1 ;
  wire \c_q_reg[0][8]_i_2_n_2 ;
  wire \c_q_reg[0][8]_i_2_n_3 ;
  wire \c_q_reg[0][8]_i_2_n_4 ;
  wire \c_q_reg[0][8]_i_2_n_5 ;
  wire \c_q_reg[0][8]_i_2_n_6 ;
  wire \c_q_reg[0][8]_i_2_n_7 ;
  wire \c_q_reg[1][12]_i_2_n_0 ;
  wire \c_q_reg[1][12]_i_2_n_1 ;
  wire \c_q_reg[1][12]_i_2_n_2 ;
  wire \c_q_reg[1][12]_i_2_n_3 ;
  wire \c_q_reg[1][16]_i_2_n_0 ;
  wire \c_q_reg[1][16]_i_2_n_1 ;
  wire \c_q_reg[1][16]_i_2_n_2 ;
  wire \c_q_reg[1][16]_i_2_n_3 ;
  wire \c_q_reg[1][20]_i_2_n_0 ;
  wire \c_q_reg[1][20]_i_2_n_1 ;
  wire \c_q_reg[1][20]_i_2_n_2 ;
  wire \c_q_reg[1][20]_i_2_n_3 ;
  wire \c_q_reg[1][24]_i_2_n_0 ;
  wire \c_q_reg[1][24]_i_2_n_1 ;
  wire \c_q_reg[1][24]_i_2_n_2 ;
  wire \c_q_reg[1][24]_i_2_n_3 ;
  wire \c_q_reg[1][28]_i_2_n_0 ;
  wire \c_q_reg[1][28]_i_2_n_1 ;
  wire \c_q_reg[1][28]_i_2_n_2 ;
  wire \c_q_reg[1][28]_i_2_n_3 ;
  wire \c_q_reg[1][30]_i_4_n_3 ;
  wire \c_q_reg[1][4]_i_2_n_0 ;
  wire \c_q_reg[1][4]_i_2_n_1 ;
  wire \c_q_reg[1][4]_i_2_n_2 ;
  wire \c_q_reg[1][4]_i_2_n_3 ;
  wire \c_q_reg[1][8]_i_2_n_0 ;
  wire \c_q_reg[1][8]_i_2_n_1 ;
  wire \c_q_reg[1][8]_i_2_n_2 ;
  wire \c_q_reg[1][8]_i_2_n_3 ;
  wire \camera_raw_q[ctl][c][0][30]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][14]_i_2_n_0 ;
  wire \camera_raw_q[ctl][c][1][15]_i_2_n_0 ;
  wire \camera_raw_q[ctl][c][1][16]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][17]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][18]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][19]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][20]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][21]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][22]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][23]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][24]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][25]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][26]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][27]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][28]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][29]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][30]_i_1_n_0 ;
  wire \camera_raw_q[ctl][c][1][30]_i_2_n_0 ;
  wire \camera_raw_q[ctl][state][image_start]_i_1_n_0 ;
  wire \camera_raw_q[ctl][state][line_end]_i_1_n_0 ;
  wire \cameras[0].MC/camera_rst0_n_0 ;
  wire clk_camera;
  wire clk_display;
  wire clk_hdmi;
  wire clk_proc;
  wire \cnt_t_3[2]_i_2__0_n_0 ;
  wire \cnt_t_3[2]_i_2__1_n_0 ;
  wire \cnt_t_3[2]_i_2_n_0 ;
  wire \cnt_t_3[2]_i_3__0_n_0 ;
  wire \cnt_t_3[2]_i_3__1_n_0 ;
  wire \cnt_t_3[2]_i_3_n_0 ;
  wire \cnt_t_3[2]_i_4__0_n_0 ;
  wire \cnt_t_3[2]_i_4__1_n_0 ;
  wire \cnt_t_3[2]_i_4_n_0 ;
  wire \cnt_t_3[3]_i_2__0_n_0 ;
  wire \cnt_t_3[3]_i_2__1_n_0 ;
  wire \cnt_t_3[3]_i_2_n_0 ;
  wire \cnt_t_3[3]_i_3__0_n_0 ;
  wire \cnt_t_3[3]_i_3__1_n_0 ;
  wire \cnt_t_3[3]_i_3_n_0 ;
  wire \cnt_t_3[3]_i_4__0_n_0 ;
  wire \cnt_t_3[3]_i_4__1_n_0 ;
  wire \cnt_t_3[3]_i_4_n_0 ;
  wire \cnt_t_3[3]_i_5__0_n_0 ;
  wire \cnt_t_3[3]_i_5__1_n_0 ;
  wire \cnt_t_3[3]_i_5_n_0 ;
  wire \cnt_t_3[3]_i_6__0_n_0 ;
  wire \cnt_t_3[3]_i_6__1_n_0 ;
  wire \cnt_t_3[3]_i_6_n_0 ;
  wire \cnt_t_3[3]_i_7__0_n_0 ;
  wire \cnt_t_3[3]_i_7__1_n_0 ;
  wire \cnt_t_3[3]_i_7_n_0 ;
  wire \cnt_t_3[3]_i_8_n_0 ;
  wire \cnt_t_3[4]_i_10__0_n_0 ;
  wire \cnt_t_3[4]_i_10__1_n_0 ;
  wire \cnt_t_3[4]_i_10_n_0 ;
  wire \cnt_t_3[4]_i_11__0_n_0 ;
  wire \cnt_t_3[4]_i_11__1_n_0 ;
  wire \cnt_t_3[4]_i_11_n_0 ;
  wire \cnt_t_3[4]_i_12__0_n_0 ;
  wire \cnt_t_3[4]_i_12__1_n_0 ;
  wire \cnt_t_3[4]_i_12_n_0 ;
  wire \cnt_t_3[4]_i_13_n_0 ;
  wire \cnt_t_3[4]_i_1_n_0 ;
  wire \cnt_t_3[4]_i_2__0_n_0 ;
  wire \cnt_t_3[4]_i_2_n_0 ;
  wire \cnt_t_3[4]_i_3__0_n_0 ;
  wire \cnt_t_3[4]_i_3__1_n_0 ;
  wire \cnt_t_3[4]_i_3_n_0 ;
  wire \cnt_t_3[4]_i_4__0_n_0 ;
  wire \cnt_t_3[4]_i_4__1_n_0 ;
  wire \cnt_t_3[4]_i_4_n_0 ;
  wire \cnt_t_3[4]_i_5__0_n_0 ;
  wire \cnt_t_3[4]_i_5__1_n_0 ;
  wire \cnt_t_3[4]_i_5_n_0 ;
  wire \cnt_t_3[4]_i_6__0_n_0 ;
  wire \cnt_t_3[4]_i_6__1_n_0 ;
  wire \cnt_t_3[4]_i_6_n_0 ;
  wire \cnt_t_3[4]_i_7__0_n_0 ;
  wire \cnt_t_3[4]_i_7__1_n_0 ;
  wire \cnt_t_3[4]_i_7_n_0 ;
  wire \cnt_t_3[4]_i_8__0_n_0 ;
  wire \cnt_t_3[4]_i_8__1_n_0 ;
  wire \cnt_t_3[4]_i_8_n_0 ;
  wire \cnt_t_3[4]_i_9__0_n_0 ;
  wire \cnt_t_3[4]_i_9__1_n_0 ;
  wire \cnt_t_3[4]_i_9_n_0 ;
  wire \csi_q[data][0]_i_1_n_0 ;
  wire \csi_q[data][0]_i_2_n_0 ;
  wire \csi_q[data][0]_i_3_n_0 ;
  wire \csi_q[data][0]_i_4_n_0 ;
  wire \csi_q[data][0]_i_5_n_0 ;
  wire \csi_q[data][0]_i_6_n_0 ;
  wire \csi_q[data][0]_i_7_n_0 ;
  wire \csi_q[data][0]_i_8_n_0 ;
  wire \csi_q[data][0]_i_9_n_0 ;
  wire \csi_q[data][1]_i_1_n_0 ;
  wire \csi_q[data][1]_i_2_n_0 ;
  wire \csi_q[data][1]_i_3_n_0 ;
  wire \csi_q[data][1]_i_4_n_0 ;
  wire \csi_q[data][1]_i_5_n_0 ;
  wire \csi_q[data][1]_i_6_n_0 ;
  wire \csi_q[data][1]_i_7_n_0 ;
  wire \csi_q[data][1]_i_8_n_0 ;
  wire \csi_q[data][1]_i_9_n_0 ;
  wire \csi_q[data][2]_i_1_n_0 ;
  wire \csi_q[data][2]_i_2_n_0 ;
  wire \csi_q[data][2]_i_3_n_0 ;
  wire \csi_q[data][2]_i_4_n_0 ;
  wire \csi_q[data][2]_i_5_n_0 ;
  wire \csi_q[data][2]_i_6_n_0 ;
  wire \csi_q[data][2]_i_7_n_0 ;
  wire \csi_q[data][2]_i_8_n_0 ;
  wire \csi_q[data][2]_i_9_n_0 ;
  wire \csi_q[data][3]_i_1_n_0 ;
  wire \csi_q[data][3]_i_2_n_0 ;
  wire \csi_q[data][3]_i_3_n_0 ;
  wire \csi_q[data][3]_i_4_n_0 ;
  wire \csi_q[data][3]_i_5_n_0 ;
  wire \csi_q[data][3]_i_6_n_0 ;
  wire \csi_q[data][3]_i_7_n_0 ;
  wire \csi_q[data][3]_i_8_n_0 ;
  wire \csi_q[data][3]_i_9_n_0 ;
  wire \csi_q[data][4]_i_10_n_0 ;
  wire \csi_q[data][4]_i_11_n_0 ;
  wire \csi_q[data][4]_i_1_n_0 ;
  wire \csi_q[data][4]_i_2_n_0 ;
  wire \csi_q[data][4]_i_3_n_0 ;
  wire \csi_q[data][4]_i_4_n_0 ;
  wire \csi_q[data][4]_i_5_n_0 ;
  wire \csi_q[data][4]_i_6_n_0 ;
  wire \csi_q[data][4]_i_7_n_0 ;
  wire \csi_q[data][4]_i_8_n_0 ;
  wire \csi_q[data][4]_i_9_n_0 ;
  wire \csi_q[data][5]_i_1_n_0 ;
  wire \csi_q[data][5]_i_2_n_0 ;
  wire \csi_q[data][5]_i_3_n_0 ;
  wire \csi_q[data][5]_i_4_n_0 ;
  wire \csi_q[data][5]_i_5_n_0 ;
  wire \csi_q[data][5]_i_6_n_0 ;
  wire \csi_q[data][5]_i_7_n_0 ;
  wire \csi_q[data][5]_i_8_n_0 ;
  wire \csi_q[data][6]_i_1_n_0 ;
  wire \csi_q[data][6]_i_2_n_0 ;
  wire \csi_q[data][6]_i_3_n_0 ;
  wire \csi_q[data][6]_i_4_n_0 ;
  wire \csi_q[data][6]_i_5_n_0 ;
  wire \csi_q[data][6]_i_6_n_0 ;
  wire \csi_q[data][6]_i_7_n_0 ;
  wire \csi_q[data][7]_i_10_n_0 ;
  wire \csi_q[data][7]_i_11_n_0 ;
  wire \csi_q[data][7]_i_12_n_0 ;
  wire \csi_q[data][7]_i_13_n_0 ;
  wire \csi_q[data][7]_i_14_n_0 ;
  wire \csi_q[data][7]_i_15_n_0 ;
  wire \csi_q[data][7]_i_16_n_0 ;
  wire \csi_q[data][7]_i_17_n_0 ;
  wire \csi_q[data][7]_i_18_n_0 ;
  wire \csi_q[data][7]_i_19_n_0 ;
  wire \csi_q[data][7]_i_1_n_0 ;
  wire \csi_q[data][7]_i_20_n_0 ;
  wire \csi_q[data][7]_i_21_n_0 ;
  wire \csi_q[data][7]_i_22_n_0 ;
  wire \csi_q[data][7]_i_23_n_0 ;
  wire \csi_q[data][7]_i_24_n_0 ;
  wire \csi_q[data][7]_i_25_n_0 ;
  wire \csi_q[data][7]_i_26_n_0 ;
  wire \csi_q[data][7]_i_27_n_0 ;
  wire \csi_q[data][7]_i_28_n_0 ;
  wire \csi_q[data][7]_i_2_n_0 ;
  wire \csi_q[data][7]_i_3_n_0 ;
  wire \csi_q[data][7]_i_4_n_0 ;
  wire \csi_q[data][7]_i_5_n_0 ;
  wire \csi_q[data][7]_i_6_n_0 ;
  wire \csi_q[data][7]_i_7_n_0 ;
  wire \csi_q[data][7]_i_8_n_0 ;
  wire \csi_q[data][7]_i_9_n_0 ;
  wire \csi_q[valid]_i_1_n_0 ;
  wire \csi_q[valid]_i_2_n_0 ;
  wire \csi_q[valid]_i_3_n_0 ;
  wire \csi_q[valid]_i_4_n_0 ;
  wire \fifo_data_in[7]_i_1_n_0 ;
  wire fifo_lane_i_12__0_n_0;
  wire fifo_lane_i_13_n_0;
  wire fifo_lane_i_14_n_0;
  wire \fifo_r.rst_cnt[1]_i_2__0_n_0 ;
  wire \fifo_r.rst_cnt[1]_i_2_n_0 ;
  wire \fifo_r.rst_cnt[5]_i_2__0_n_0 ;
  wire \fifo_r.rst_cnt[5]_i_2_n_0 ;
  wire fifo_rst_i_1__0_n_0;
  wire fifo_rst_i_1_n_0;
  wire fifo_rst_i_2__0_n_0;
  wire fifo_rst_i_2_n_0;
  wire \g1_q[7]_i_1_n_0 ;
  wire \hdmi/ClockSerializer/ocascade1 ;
  wire \hdmi/ClockSerializer/ocascade2 ;
  wire \hdmi/ClockSerializer/sDataOut ;
  wire [4:1]\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 ;
  wire [4:1]\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ ;
  wire [3:1]\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 ;
  wire \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0 ;
  wire \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3_n_0 ;
  wire \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0 ;
  wire \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0 ;
  wire \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0 ;
  wire [3:0]\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ ;
  wire [3:1]\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 ;
  wire [3:0]\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ ;
  wire \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6_n_0 ;
  wire \hdmi/DataEncoders[0].DataEncoder/pC0_2 ;
  wire \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6_n_0 ;
  wire \hdmi/DataEncoders[0].DataEncoder/pC1_2 ;
  wire [0:0]\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in10_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in4_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in5_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_0_in9_in ;
  wire \hdmi/DataEncoders[0].DataEncoder/p_1_in12_in ;
  wire [8:0]\hdmi/DataEncoders[0].DataEncoder/q_m_2 ;
  wire [9:2]\hdmi/DataEncoders[0].DataEncoder/q_out_2 ;
  wire [3:0]\hdmi/DataEncoders[0].DataEncoder/sum_bits ;
  wire \hdmi/DataEncoders[0].DataSerializer/ocascade1 ;
  wire \hdmi/DataEncoders[0].DataSerializer/ocascade2 ;
  wire \hdmi/DataEncoders[0].DataSerializer/sDataOut ;
  wire [4:1]\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 ;
  wire [4:1]\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ ;
  wire [3:1]\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 ;
  wire \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0 ;
  wire \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3_n_0 ;
  wire \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0 ;
  wire \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0 ;
  wire \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0 ;
  wire [3:0]\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ ;
  wire [3:1]\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 ;
  wire [3:0]\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ ;
  wire [0:0]\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in10_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in4_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in5_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_0_in9_in ;
  wire \hdmi/DataEncoders[1].DataEncoder/p_1_in12_in ;
  wire [8:0]\hdmi/DataEncoders[1].DataEncoder/q_m_2 ;
  wire [8:2]\hdmi/DataEncoders[1].DataEncoder/q_out_2 ;
  wire [3:0]\hdmi/DataEncoders[1].DataEncoder/sum_bits ;
  wire \hdmi/DataEncoders[1].DataSerializer/ocascade1 ;
  wire \hdmi/DataEncoders[1].DataSerializer/ocascade2 ;
  wire \hdmi/DataEncoders[1].DataSerializer/sDataOut ;
  wire [4:1]\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 ;
  wire [4:1]\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ ;
  wire [3:1]\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 ;
  wire \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0 ;
  wire \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3_n_0 ;
  wire \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0 ;
  wire \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0 ;
  wire \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0 ;
  wire [3:0]\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ ;
  wire [3:1]\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 ;
  wire [3:0]\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ ;
  wire [0:0]\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ;
  wire \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3_n_0 ;
  wire \hdmi/DataEncoders[2].DataEncoder/pVde_2 ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in10_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in4_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in5_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_0_in9_in ;
  wire \hdmi/DataEncoders[2].DataEncoder/p_1_in12_in ;
  wire [8:0]\hdmi/DataEncoders[2].DataEncoder/q_m_2 ;
  wire [8:2]\hdmi/DataEncoders[2].DataEncoder/q_out_2 ;
  wire [3:0]\hdmi/DataEncoders[2].DataEncoder/sum_bits ;
  wire \hdmi/DataEncoders[2].DataSerializer/ocascade1 ;
  wire \hdmi/DataEncoders[2].DataSerializer/ocascade2 ;
  wire \hdmi/DataEncoders[2].DataSerializer/sDataOut ;
  (* async_reg = "true" *) wire [1:0]\hdmi/LockLostReset/SyncAsyncx/oSyncStages ;
  (* RTL_KEEP = "true" *) wire \hdmi/LockLostReset/aRst_int ;
  wire [9:0]\hdmi/pDataOutRaw[0] ;
  wire [9:0]\hdmi/pDataOutRaw[1] ;
  wire [9:0]\hdmi/pDataOutRaw[2] ;
  wire hdmi_TMDS_Clk_n;
  wire hdmi_TMDS_Clk_p;
  wire [2:0]hdmi_TMDS_Data_n;
  wire [2:0]hdmi_TMDS_Data_p;
  wire \header_parser_q[0]_i_1_n_0 ;
  wire \header_parser_q[10]_i_1_n_0 ;
  wire \header_parser_q[11]_i_1_n_0 ;
  wire \header_parser_q[12]_i_1_n_0 ;
  wire \header_parser_q[13]_i_1_n_0 ;
  wire \header_parser_q[14]_i_1_n_0 ;
  wire \header_parser_q[15]_i_1_n_0 ;
  wire \header_parser_q[16]_i_1_n_0 ;
  wire \header_parser_q[17]_i_1_n_0 ;
  wire \header_parser_q[18]_i_1_n_0 ;
  wire \header_parser_q[19]_i_1_n_0 ;
  wire \header_parser_q[1]_i_1_n_0 ;
  wire \header_parser_q[20]_i_1_n_0 ;
  wire \header_parser_q[21]_i_1_n_0 ;
  wire \header_parser_q[22]_i_1_n_0 ;
  wire \header_parser_q[23]_i_1_n_0 ;
  wire \header_parser_q[24]_i_1_n_0 ;
  wire \header_parser_q[25]_i_1_n_0 ;
  wire \header_parser_q[26]_i_1_n_0 ;
  wire \header_parser_q[27]_i_1_n_0 ;
  wire \header_parser_q[28]_i_1_n_0 ;
  wire \header_parser_q[29]_i_1_n_0 ;
  wire \header_parser_q[29]_i_2_n_0 ;
  wire \header_parser_q[29]_i_3_n_0 ;
  wire \header_parser_q[29]_i_4_n_0 ;
  wire \header_parser_q[29]_i_5_n_0 ;
  wire \header_parser_q[29]_i_6_n_0 ;
  wire \header_parser_q[29]_i_7_n_0 ;
  wire \header_parser_q[29]_i_8_n_0 ;
  wire \header_parser_q[29]_i_9_n_0 ;
  wire \header_parser_q[2]_i_1_n_0 ;
  wire \header_parser_q[3]_i_1_n_0 ;
  wire \header_parser_q[4]_i_1_n_0 ;
  wire \header_parser_q[5]_i_1_n_0 ;
  wire \header_parser_q[6]_i_1_n_0 ;
  wire \header_parser_q[7]_i_1_n_0 ;
  wire \header_parser_q[8]_i_1_n_0 ;
  wire \header_parser_q[9]_i_1_n_0 ;
  wire \input_reg_q[0]_i_1__0_n_0 ;
  wire \input_reg_q[0]_i_1_n_0 ;
  wire \input_reg_q[10]_i_1__0_n_0 ;
  wire \input_reg_q[10]_i_1_n_0 ;
  wire \input_reg_q[11]_i_1__0_n_0 ;
  wire \input_reg_q[11]_i_1_n_0 ;
  wire \input_reg_q[12]_i_1__0_n_0 ;
  wire \input_reg_q[12]_i_1_n_0 ;
  wire \input_reg_q[13]_i_1__0_n_0 ;
  wire \input_reg_q[13]_i_1_n_0 ;
  wire \input_reg_q[14]_i_1__0_n_0 ;
  wire \input_reg_q[14]_i_1_n_0 ;
  wire \input_reg_q[15]_i_1__0_n_0 ;
  wire \input_reg_q[15]_i_1_n_0 ;
  wire \input_reg_q[16]_i_1__0_n_0 ;
  wire \input_reg_q[16]_i_1_n_0 ;
  wire \input_reg_q[17]_i_1__0_n_0 ;
  wire \input_reg_q[17]_i_1_n_0 ;
  wire \input_reg_q[18]_i_1__0_n_0 ;
  wire \input_reg_q[18]_i_1_n_0 ;
  wire \input_reg_q[19]_i_1__0_n_0 ;
  wire \input_reg_q[19]_i_1_n_0 ;
  wire \input_reg_q[1]_i_1_n_0 ;
  wire \input_reg_q[20]_i_1__0_n_0 ;
  wire \input_reg_q[20]_i_1_n_0 ;
  wire \input_reg_q[21]_i_1__0_n_0 ;
  wire \input_reg_q[21]_i_1_n_0 ;
  wire \input_reg_q[22]_i_1__0_n_0 ;
  wire \input_reg_q[22]_i_1_n_0 ;
  wire \input_reg_q[23]_i_1__0_n_0 ;
  wire \input_reg_q[23]_i_2__0_n_0 ;
  wire \input_reg_q[23]_i_2_n_0 ;
  wire \input_reg_q[23]_i_3_n_0 ;
  wire \input_reg_q[2]_i_1__0_n_0 ;
  wire \input_reg_q[2]_i_1_n_0 ;
  wire \input_reg_q[3]_i_1__0_n_0 ;
  wire \input_reg_q[3]_i_1_n_0 ;
  wire \input_reg_q[4]_i_1__0_n_0 ;
  wire \input_reg_q[4]_i_1_n_0 ;
  wire \input_reg_q[5]_i_1__0_n_0 ;
  wire \input_reg_q[5]_i_1_n_0 ;
  wire \input_reg_q[6]_i_1__0_n_0 ;
  wire \input_reg_q[6]_i_1_n_0 ;
  wire \input_reg_q[7]_i_1__0_n_0 ;
  wire \input_reg_q[7]_i_1_n_0 ;
  wire \input_reg_q[8]_i_1__0_n_0 ;
  wire \input_reg_q[8]_i_1_n_0 ;
  wire \input_reg_q[9]_i_1__0_n_0 ;
  wire \input_reg_q[9]_i_1_n_0 ;
  wire line_q0_carry__0_i_1_n_0;
  wire line_q0_carry__0_i_2_n_0;
  wire line_q0_carry__0_i_3_n_0;
  wire line_q0_carry__0_i_4_n_0;
  wire line_q0_carry__1_i_1_n_0;
  wire line_q0_carry__1_i_2_n_0;
  wire line_q0_carry__1_i_3_n_0;
  wire line_q0_carry__1_i_4_n_0;
  wire line_q0_carry__2_i_1_n_0;
  wire line_q0_carry__2_i_2_n_0;
  wire line_q0_carry__2_i_3_n_0;
  wire line_q0_carry_i_1_n_0;
  wire line_q0_carry_i_2_n_0;
  wire line_q0_carry_i_3_n_0;
  wire line_q0_carry_i_4_n_0;
  wire \line_q[0]_i_1_n_0 ;
  wire \line_q[15]_i_1_n_0 ;
  wire \lum_out_q[data][1]_i_10_n_0 ;
  wire \lum_out_q[data][1]_i_11_n_0 ;
  wire \lum_out_q[data][1]_i_2_n_0 ;
  wire \lum_out_q[data][1]_i_9_n_0 ;
  wire \lum_out_q[data][5]_i_10_n_0 ;
  wire \lum_out_q[data][5]_i_11_n_0 ;
  wire \lum_out_q[data][5]_i_12_n_0 ;
  wire \lum_out_q[data][5]_i_13_n_0 ;
  wire \lum_out_q[data][5]_i_14_n_0 ;
  wire \lum_out_q[data][5]_i_15_n_0 ;
  wire \lum_out_q[data][5]_i_16_n_0 ;
  wire \lum_out_q[data][5]_i_17_n_0 ;
  wire \lum_out_q[data][5]_i_2_n_0 ;
  wire \lum_out_q[data][5]_i_3_n_0 ;
  wire \lum_out_q[data][5]_i_4_n_0 ;
  wire \lum_out_q[data][5]_i_5_n_0 ;
  wire \lum_out_q[data][7]_i_1_n_0 ;
  wire \lum_out_q[data][7]_i_3_n_0 ;
  wire \lum_out_q[data][7]_i_5_n_0 ;
  wire \lum_out_q[data][7]_i_6_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_10__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_11__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_12__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_13__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_14__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_15__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_16__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_17__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_18__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_19__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_1__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_20_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_21_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_22_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_23_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_24_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_25_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_26_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_27_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_2__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_2_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_3__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_4__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_5__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_6__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_7__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_8__0_n_0 ;
  wire \mem2p_76800_8_g.mem2p_76800_8_i_i_9__0_n_0 ;
  wire \minusOp[0]_carry__0_i_1_n_0 ;
  wire \minusOp[0]_carry__0_i_2_n_0 ;
  wire \minusOp[0]_carry_i_1_n_0 ;
  wire \minusOp[0]_carry_i_2_n_0 ;
  wire \minusOp[0]_carry_i_3_n_0 ;
  wire \minusOp[1]_carry__0_i_1_n_0 ;
  wire \minusOp[1]_carry__0_i_2_n_0 ;
  wire \minusOp[1]_carry__0_i_3_n_0 ;
  wire \minusOp[1]_carry__1_i_1_n_0 ;
  wire \minusOp[1]_carry_i_1_n_0 ;
  wire \minusOp[1]_carry_i_2_n_0 ;
  wire \minusOp[1]_carry_i_3_n_0 ;
  wire \minusOp[1]_carry_i_4_n_0 ;
  wire \n0q_m_2[1]_i_1__0_n_0 ;
  wire \n0q_m_2[1]_i_1__1_n_0 ;
  wire \n0q_m_2[1]_i_1_n_0 ;
  wire \n0q_m_2[2]_i_1__0_n_0 ;
  wire \n0q_m_2[2]_i_1__1_n_0 ;
  wire \n0q_m_2[2]_i_1_n_0 ;
  wire \n0q_m_2[2]_i_2__0_n_0 ;
  wire \n0q_m_2[2]_i_2__1_n_0 ;
  wire \n0q_m_2[2]_i_2_n_0 ;
  wire \n0q_m_2[2]_i_3__0_n_0 ;
  wire \n0q_m_2[2]_i_3__1_n_0 ;
  wire \n0q_m_2[2]_i_3_n_0 ;
  wire \n0q_m_2[3]_i_1__0_n_0 ;
  wire \n0q_m_2[3]_i_1__1_n_0 ;
  wire \n0q_m_2[3]_i_1_n_0 ;
  wire \n0q_m_2[3]_i_2__0_n_0 ;
  wire \n0q_m_2[3]_i_2__1_n_0 ;
  wire \n0q_m_2[3]_i_2_n_0 ;
  wire \n0q_m_2[3]_i_3__0_n_0 ;
  wire \n0q_m_2[3]_i_3__1_n_0 ;
  wire \n0q_m_2[3]_i_3_n_0 ;
  wire \n1q_m_2[0]_i_1__0_n_0 ;
  wire \n1q_m_2[0]_i_1__1_n_0 ;
  wire \n1q_m_2[0]_i_1_n_0 ;
  wire \n1q_m_2[0]_i_2__0_n_0 ;
  wire \n1q_m_2[0]_i_2__1_n_0 ;
  wire \n1q_m_2[0]_i_2_n_0 ;
  wire \n1q_m_2[1]_i_2__0_n_0 ;
  wire \n1q_m_2[1]_i_2__1_n_0 ;
  wire \n1q_m_2[1]_i_2_n_0 ;
  wire \n1q_m_2[2]_i_2__0_n_0 ;
  wire \n1q_m_2[2]_i_2__1_n_0 ;
  wire \n1q_m_2[2]_i_2_n_0 ;
  wire \n1q_m_2[3]_i_2__0_n_0 ;
  wire \n1q_m_2[3]_i_2__1_n_0 ;
  wire \n1q_m_2[3]_i_2_n_0 ;
  wire \n1q_m_2[3]_i_3__0_n_0 ;
  wire \n1q_m_2[3]_i_3__1_n_0 ;
  wire \n1q_m_2[3]_i_3_n_0 ;
  wire \n1q_m_2[3]_i_4__0_n_0 ;
  wire \n1q_m_2[3]_i_4__1_n_0 ;
  wire \n1q_m_2[3]_i_4_n_0 ;
  wire \n1q_m_2[3]_i_5__0_n_0 ;
  wire \n1q_m_2[3]_i_5__1_n_0 ;
  wire \n1q_m_2[3]_i_5_n_0 ;
  wire \n1q_m_2[3]_i_6__0_n_0 ;
  wire \n1q_m_2[3]_i_6__1_n_0 ;
  wire \n1q_m_2[3]_i_6_n_0 ;
  wire \nb_clk_wait_q[1]_i_1_n_0 ;
  wire \nb_clk_wait_q[3]_i_1_n_0 ;
  wire \nb_clk_wait_q[4]_i_1_n_0 ;
  wire ok0_carry__0_i_1__0_n_0;
  wire ok0_carry__0_i_1_n_6;
  wire ok0_carry__0_i_2_n_0;
  wire ok0_carry__0_i_3_n_0;
  wire ok0_carry__0_i_4_n_0;
  wire ok0_carry__1_i_1_n_0;
  wire ok0_carry__1_i_2_n_0;
  wire ok0_carry__1_i_3_n_0;
  wire ok0_carry__1_i_4_n_0;
  wire ok0_carry__2_i_1_n_3;
  wire ok0_carry__2_i_2_n_0;
  wire ok0_carry__2_i_3_n_0;
  wire ok0_carry_i_1__0_n_0;
  wire ok0_carry_i_1_n_0;
  wire ok0_carry_i_2__0_n_0;
  wire ok0_carry_i_2_n_0;
  wire ok0_carry_i_3__0_n_0;
  wire ok0_carry_i_3_n_0;
  wire ok0_carry_i_4__0_n_0;
  wire ok0_carry_i_4_n_0;
  wire ok0_carry_i_5__0_n_0;
  wire ok0_carry_i_5_n_0;
  wire ok0_carry_i_6__0_n_0;
  wire ok0_carry_i_6_n_0;
  wire ok1_carry__0_i_1_n_0;
  wire ok1_carry__0_i_2_n_0;
  wire ok1_carry__0_i_3_n_0;
  wire ok1_carry__0_i_4_n_0;
  wire ok1_carry__1_i_1_n_0;
  wire ok1_carry__1_i_2_n_0;
  wire ok1_carry__1_i_3_n_0;
  wire ok1_carry__1_i_4_n_0;
  wire ok1_carry__2_i_1_n_0;
  wire ok1_carry_i_1__0_n_0;
  wire ok1_carry_i_1_n_0;
  wire ok1_carry_i_2__0_n_0;
  wire ok1_carry_i_2_n_0;
  wire ok1_carry_i_3__0_n_0;
  wire ok1_carry_i_3_n_0;
  wire ok1_carry_i_4__0_n_0;
  wire ok1_carry_i_4_n_0;
  wire ok1_carry_i_5__0_n_0;
  wire ok1_carry_i_5_n_0;
  wire ok1_carry_i_6_n_0;
  wire \pDataOutRaw[0]_i_1__0_n_0 ;
  wire \pDataOutRaw[0]_i_1__1_n_0 ;
  wire \pDataOutRaw[0]_i_1_n_0 ;
  wire \pDataOutRaw[1]_i_1__0_n_0 ;
  wire \pDataOutRaw[1]_i_1__1_n_0 ;
  wire \pDataOutRaw[1]_i_1_n_0 ;
  wire \pDataOutRaw[3]_i_1__0_n_0 ;
  wire \pDataOutRaw[3]_i_1__1_n_0 ;
  wire \pDataOutRaw[3]_i_1_n_0 ;
  wire \pDataOutRaw[5]_i_1__0_n_0 ;
  wire \pDataOutRaw[5]_i_1__1_n_0 ;
  wire \pDataOutRaw[5]_i_1_n_0 ;
  wire \pDataOutRaw[7]_i_1__0_n_0 ;
  wire \pDataOutRaw[7]_i_1__1_n_0 ;
  wire \pDataOutRaw[7]_i_1_n_0 ;
  wire \pDataOutRaw[9]_i_1__0_n_0 ;
  wire \pDataOutRaw[9]_i_1__1_n_0 ;
  wire \pDataOutRaw[9]_i_1_n_0 ;
  wire \pDataOutRaw[9]_i_2__0_n_0 ;
  wire \pDataOutRaw[9]_i_2_n_0 ;
  wire \pDataOutRaw[9]_i_3_n_0 ;
  wire [5:0]p_0_in;
  wire [4:0]p_1_in;
  wire \pix_q[1][0]_i_1_n_0 ;
  wire \pix_q[1][10]_i_1_n_0 ;
  wire \pix_q[1][11]_i_1_n_0 ;
  wire \pix_q[1][12]_i_1_n_0 ;
  wire \pix_q[1][13]_i_1_n_0 ;
  wire \pix_q[1][14]_i_1_n_0 ;
  wire \pix_q[1][15]_i_1_n_0 ;
  wire \pix_q[1][16]_i_1_n_0 ;
  wire \pix_q[1][17]_i_1_n_0 ;
  wire \pix_q[1][18]_i_1_n_0 ;
  wire \pix_q[1][19]_i_1_n_0 ;
  wire \pix_q[1][1]_i_1_n_0 ;
  wire \pix_q[1][20]_i_1_n_0 ;
  wire \pix_q[1][21]_i_1_n_0 ;
  wire \pix_q[1][22]_i_1_n_0 ;
  wire \pix_q[1][23]_i_1_n_0 ;
  wire \pix_q[1][24]_i_1_n_0 ;
  wire \pix_q[1][25]_i_1_n_0 ;
  wire \pix_q[1][26]_i_1_n_0 ;
  wire \pix_q[1][27]_i_1_n_0 ;
  wire \pix_q[1][28]_i_1_n_0 ;
  wire \pix_q[1][29]_i_1_n_0 ;
  wire \pix_q[1][2]_i_1_n_0 ;
  wire \pix_q[1][30]_i_2_n_0 ;
  wire \pix_q[1][30]_i_3_n_0 ;
  wire \pix_q[1][3]_i_1_n_0 ;
  wire \pix_q[1][4]_i_1_n_0 ;
  wire \pix_q[1][5]_i_1_n_0 ;
  wire \pix_q[1][6]_i_1_n_0 ;
  wire \pix_q[1][7]_i_1_n_0 ;
  wire \pix_q[1][8]_i_1_n_0 ;
  wire \pix_q[1][9]_i_1_n_0 ;
  wire \pix_q_reg[1][12]_i_2_n_0 ;
  wire \pix_q_reg[1][12]_i_2_n_1 ;
  wire \pix_q_reg[1][12]_i_2_n_2 ;
  wire \pix_q_reg[1][12]_i_2_n_3 ;
  wire \pix_q_reg[1][16]_i_2_n_0 ;
  wire \pix_q_reg[1][16]_i_2_n_1 ;
  wire \pix_q_reg[1][16]_i_2_n_2 ;
  wire \pix_q_reg[1][16]_i_2_n_3 ;
  wire \pix_q_reg[1][20]_i_2_n_0 ;
  wire \pix_q_reg[1][20]_i_2_n_1 ;
  wire \pix_q_reg[1][20]_i_2_n_2 ;
  wire \pix_q_reg[1][20]_i_2_n_3 ;
  wire \pix_q_reg[1][24]_i_2_n_0 ;
  wire \pix_q_reg[1][24]_i_2_n_1 ;
  wire \pix_q_reg[1][24]_i_2_n_2 ;
  wire \pix_q_reg[1][24]_i_2_n_3 ;
  wire \pix_q_reg[1][28]_i_2_n_0 ;
  wire \pix_q_reg[1][28]_i_2_n_1 ;
  wire \pix_q_reg[1][28]_i_2_n_2 ;
  wire \pix_q_reg[1][28]_i_2_n_3 ;
  wire \pix_q_reg[1][4]_i_2_n_0 ;
  wire \pix_q_reg[1][4]_i_2_n_1 ;
  wire \pix_q_reg[1][4]_i_2_n_2 ;
  wire \pix_q_reg[1][4]_i_2_n_3 ;
  wire \pix_q_reg[1][8]_i_2_n_0 ;
  wire \pix_q_reg[1][8]_i_2_n_1 ;
  wire \pix_q_reg[1][8]_i_2_n_2 ;
  wire \pix_q_reg[1][8]_i_2_n_3 ;
  wire [21:0]\proc_camera_mem_ctl[addr] ;
  wire \proc_camera_mem_ctl[en] ;
  wire \proc_camera_mem_ctl[we] ;
  wire [7:0]proc_camera_mem_data;
  wire [21:0]\proc_display_mem_ctl[addr] ;
  wire \proc_display_mem_ctl[en] ;
  wire \proc_display_mem_ctl[we] ;
  wire [7:0]proc_display_mem_data;
  wire process_q_i_1_n_0;
  wire \q_m_2[1]_i_1__0_n_0 ;
  wire \q_m_2[1]_i_1__1_n_0 ;
  wire \q_m_2[1]_i_1_n_0 ;
  wire \q_m_2[3]_i_1__0_n_0 ;
  wire \q_m_2[3]_i_1__1_n_0 ;
  wire \q_m_2[3]_i_1_n_0 ;
  wire \q_m_2[5]_i_1__0_n_0 ;
  wire \q_m_2[5]_i_1__1_n_0 ;
  wire \q_m_2[5]_i_1_n_0 ;
  wire \q_m_2[8]_i_1__0_n_0 ;
  wire \q_m_2[8]_i_1__1_n_0 ;
  wire \q_m_2[8]_i_1_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_10_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_2_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_3_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_4_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_5_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_6_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_7_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_8_n_0 ;
  wire \raw_in_q[ctl][state][image_end]_i_9_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_2_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_3_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_4_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_5_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_6_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_7_n_0 ;
  wire \raw_in_q[ctl][state][image_start]_i_8_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_2_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_3_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_4_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_5_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_6_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_7_n_0 ;
  wire \raw_in_q[ctl][state][line_end]_i_8_n_0 ;
  wire \rst_q[3]_i_1__0_n_0 ;
  wire \rst_q[3]_i_1_n_0 ;
  wire \state_align_q[0]_i_1__0_n_0 ;
  wire \state_align_q[0]_i_1_n_0 ;
  wire \state_align_q[1]_i_1__0_n_0 ;
  wire \state_align_q[1]_i_1_n_0 ;
  wire \state_align_q[2]_i_1__0_n_0 ;
  wire \state_align_q[2]_i_1_n_0 ;
  wire \state_align_q[2]_i_2__0_n_0 ;
  wire \state_align_q[2]_i_2_n_0 ;
  wire \state_align_q[2]_i_3__0_n_0 ;
  wire \state_align_q[2]_i_3_n_0 ;
  wire \state_align_q[2]_i_4__0_n_0 ;
  wire \state_align_q[2]_i_4_n_0 ;
  wire \state_align_q[3]_i_1__0_n_0 ;
  wire \state_align_q[3]_i_1_n_0 ;
  wire \state_align_q[3]_i_2__0_n_0 ;
  wire \state_align_q[3]_i_2_n_0 ;
  wire \state_align_q[3]_i_3__0_n_0 ;
  wire \state_align_q[3]_i_3_n_0 ;
  wire \state_align_q[3]_i_4_n_0 ;
  wire \state_align_q[3]_i_5_n_0 ;
  wire \state_align_q[3]_i_6_n_0 ;
  wire \state_merger_q[0]_i_1_n_0 ;
  wire \state_merger_q[0]_i_2_n_0 ;
  wire \state_merger_q[0]_i_3_n_0 ;
  wire \state_merger_q[0]_i_4_n_0 ;
  wire \state_merger_q[0]_i_5_n_0 ;
  wire \state_merger_q[0]_i_6_n_0 ;
  wire \state_merger_q[1]_i_1_n_0 ;
  wire \state_merger_q[1]_i_2_n_0 ;
  wire \state_merger_q[2]_i_1_n_0 ;
  wire \state_merger_q[2]_i_2_n_0 ;
  wire \state_merger_q[2]_i_3_n_0 ;
  wire \state_merger_q[2]_i_4_n_0 ;
  wire \state_merger_q[2]_i_5_n_0 ;
  wire \state_q[0]_i_1__0_n_0 ;
  wire \state_q[0]_i_1__1_n_0 ;
  wire \state_q[0]_i_1_n_0 ;
  wire \state_q[1]_i_1__0_n_0 ;
  wire \state_q[1]_i_1__1_n_0 ;
  wire \state_q[1]_i_1_n_0 ;
  wire \state_q[1]_i_2_n_0 ;
  wire \state_q[1]_i_3_n_0 ;
  wire \state_q[1]_i_4_n_0 ;
  wire \state_raw_q[0]_i_1_n_0 ;
  wire \state_raw_q[0]_i_2_n_0 ;
  wire \state_raw_q[1]_i_1_n_0 ;
  wire \state_raw_q[2]_i_1_n_0 ;
  wire \state_raw_q[2]_i_2_n_0 ;
  wire \state_raw_q[3]_i_10_n_0 ;
  wire \state_raw_q[3]_i_1_n_0 ;
  wire \state_raw_q[3]_i_2_n_0 ;
  wire \state_raw_q[3]_i_3_n_0 ;
  wire \state_raw_q[3]_i_4_n_0 ;
  wire \state_raw_q[3]_i_5_n_0 ;
  wire \state_raw_q[3]_i_6_n_0 ;
  wire \state_raw_q[3]_i_7_n_0 ;
  wire \state_raw_q[3]_i_8_n_0 ;
  wire \state_raw_q[3]_i_9_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_2_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_3_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_4_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_5_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_6_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_7_n_0 ;
  wire \stream_raw[ctl][state][image_end]_i_8_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_10_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_11_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_12_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_13_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_2_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_3_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_4_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_5_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_6_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_7_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_8_n_0 ;
  wire \stream_raw[ctl][state][image_start]_i_9_n_0 ;
  wire \stream_raw[ctl][state][line_end]_i_2_n_0 ;
  wire \stream_raw[ctl][state][x_even]_i_1_n_0 ;
  wire \stream_raw[ctl][state][y_even]_i_1_n_0 ;
  wire [3:0]sw;
  wire \sync[Hsync]_i_1_n_0 ;
  wire \sync[Vsync]_i_1_n_0 ;
  wire \sync[Vsync]_i_3_n_0 ;
  wire \sync[active]_i_1_n_0 ;
  wire \sync[active]_i_3_n_0 ;
  wire \sync[active]_i_4_n_0 ;
  wire \sync[active]_i_5_n_0 ;
  wire \sync[c][0][4]_i_1_n_0 ;
  wire \sync[c][0][4]_i_2_n_0 ;
  wire \sync[c][1][0]_i_1_n_0 ;
  wire \sync[c][1][5]_i_1_n_0 ;
  wire \sync_c_q[0][0]_i_1_n_0 ;
  wire \sync_c_q[0][1]_i_1_n_0 ;
  wire \sync_c_q[0][2]_i_1_n_0 ;
  wire \sync_c_q[0][3]_i_1_n_0 ;
  wire \sync_c_q[0][4]_i_1_n_0 ;
  wire \sync_c_q[0][5]_i_1_n_0 ;
  wire \sync_c_q[0][6]_i_1_n_0 ;
  wire \sync_c_q[0][7]_i_1_n_0 ;
  wire \sync_c_q[0][8]_i_1_n_0 ;
  wire \sync_c_q[0][9]_i_1_n_0 ;
  wire \sync_c_q_reg[1][4]_i_2_n_0 ;
  wire \sync_c_q_reg[1][4]_i_2_n_1 ;
  wire \sync_c_q_reg[1][4]_i_2_n_2 ;
  wire \sync_c_q_reg[1][4]_i_2_n_3 ;
  wire \sync_c_q_reg[1][8]_i_2_n_0 ;
  wire \sync_c_q_reg[1][8]_i_2_n_1 ;
  wire \sync_c_q_reg[1][8]_i_2_n_2 ;
  wire \sync_c_q_reg[1][8]_i_2_n_3 ;
  wire \sync_phy.n[0]_i_1_n_0 ;
  wire \sync_phy.n[1]_i_1_n_0 ;
  wire \sync_phy.n[2]_i_1_n_0 ;
  wire \sync_phy.n[3]_i_1_n_0 ;
  wire \sync_phy.n[4]_i_1_n_0 ;
  wire \sync_phy.n[5]_i_1_n_0 ;
  wire \sync_phy.n[6]_i_2_n_0 ;
  wire \sync_phy.n[6]_i_3_n_0 ;
  wire \sync_phy.n[6]_i_4_n_0 ;
  wire \sync_reset.n[0]_i_1_n_0 ;
  wire \sync_reset.n[1]_i_1_n_0 ;
  wire \sync_reset.n[2]_i_1_n_0 ;
  wire \sync_reset.n[3]_i_1_n_0 ;
  wire \sync_reset.n[4]_i_1_n_0 ;
  wire \sync_reset.n[5]_i_1_n_0 ;
  wire \sync_two_bits_reg.cnt[0]_i_1__0_n_0 ;
  wire \sync_two_bits_reg.cnt[0]_i_1_n_0 ;
  wire \sync_two_bits_reg.cnt[1]_i_1__0_n_0 ;
  wire \sync_two_bits_reg.cnt[1]_i_1_n_0 ;
  wire [7:0]\vga_mire_data[0] ;
  wire [7:0]\vga_mire_data[1] ;
  wire [7:0]\vga_mire_data[2] ;
  wire [7:0]\vga_out[data][0] ;
  wire \vga_out[sync][active] ;
  wire \vga_q_q[data][0][7]_i_1_n_0 ;
  wire \vga_reset.n[0]_i_1_n_0 ;
  wire \vga_reset.n[1]_i_1_n_0 ;
  wire \vga_reset.n[2]_i_1_n_0 ;
  wire \vga_reset.n[3]_i_1_n_0 ;
  wire \vga_reset.n[4]_i_1_n_0 ;
  wire \vga_reset.n[5]_i_1_n_0 ;
  wire \vga_sync.vga_dbg[data][0][7]_i_2_n_0 ;
  wire \vga_sync.vga_dbg[data][0][7]_i_3_n_0 ;
  wire \vga_sync.vga_dbg[data][1][7]_i_2_n_0 ;
  wire \vga_sync.vga_dbg[data][1][7]_i_3_n_0 ;
  wire [7:0]\vga_sync.vga_dbg_reg[data_n_0_][0] ;
  wire [7:0]\vga_sync.vga_dbg_reg[data_n_0_][1] ;
  wire [7:0]\vga_sync.vga_dbg_reg[data_n_0_][2] ;
  wire [23:0]vid_pData;
  wire we_fifo_i_1__0_n_0;
  wire we_fifo_i_1_n_0;
  wire word_d0_carry__0_i_1_n_0;
  wire word_d0_carry__0_i_2_n_0;
  wire word_d0_carry__0_i_3_n_0;
  wire word_d0_carry__0_i_4_n_0;
  wire word_d0_carry__1_i_1_n_0;
  wire word_d0_carry__1_i_2_n_0;
  wire word_d0_carry__1_i_3_n_0;
  wire word_d0_carry__1_i_4_n_0;
  wire word_d0_carry__2_i_1_n_0;
  wire word_d0_carry__2_i_2_n_0;
  wire word_d0_carry__2_i_3_n_0;
  wire word_d0_carry_i_1_n_0;
  wire word_d0_carry_i_2_n_0;
  wire word_d0_carry_i_3_n_0;
  wire word_d0_carry_i_4_n_0;
  wire \word_q[15]_i_1_n_0 ;
  wire \word_q[15]_i_3_n_0 ;
  wire \word_q[15]_i_4_n_0 ;
  wire [2:2]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_O_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_O_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_O_UNCONNECTED ;
  wire \NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/VGA/vga_mem_rd/sum_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/VGA/vga_mem_rd/sum_OVERFLOW_UNCONNECTED ;
  wire \NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MC_VGA/VGA/vga_mem_rd/sum_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MC_VGA/VGA/vga_mem_rd/sum_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MC_VGA/VGA/vga_mem_rd/sum_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYOUT_UNCONNECTED ;
  wire [47:19]\NLW_MC_VGA/VGA/vga_mem_rd/sum_P_UNCONNECTED ;
  wire [47:0]\NLW_MC_VGA/VGA/vga_mem_rd/sum_PCOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED ;
  wire \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_P_UNCONNECTED ;
  wire [47:0]\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PCOUT_UNCONNECTED ;
  wire [3:2]\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_O_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_almost_empty_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_full_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_almost_empty_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_full_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED ;
  wire [47:19]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_P_UNCONNECTED ;
  wire [47:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PCOUT_UNCONNECTED ;
  wire [1:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_O_UNCONNECTED ;
  wire [15:8]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPBDOP_UNCONNECTED ;
  wire [3:1]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_c_q_reg[0][30]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_c_q_reg[0][30]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_c_q_reg[1][30]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_c_q_reg[1][30]_i_4_O_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerMaster_OFB_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerMaster_TFB_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerMaster_TQ_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerSlave_OFB_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerSlave_OQ_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerSlave_TFB_UNCONNECTED ;
  wire \NLW_hdmi/ClockSerializer/SerializerSlave_TQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_OFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_OFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_OFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OQ_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TFB_UNCONNECTED ;
  wire \NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TQ_UNCONNECTED ;
  wire [3:1]NLW_ok0_carry__0_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_ok0_carry__0_i_1_O_UNCONNECTED;
  wire [3:1]NLW_ok0_carry__2_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_ok0_carry__2_i_1_O_UNCONNECTED;

  assign led[3] = \<const0> ;
  assign led[2] = \<const0> ;
  assign led[1] = \<const0> ;
  assign led[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    LockLostReseti_0
       (.I0(1'b0),
        .O(\hdmi/LockLostReset/aRst_int ));
  (* IMPORTED_FROM = "/tima/smancini/VHDL/RAM/synth/artix/mem2p_76800_8/mem2p_76800_8.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.2" *) 
  system_MC_HDMI_proc_0_0_mem2p_76800_8 \MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i 
       (.addra({\mem2p_76800_8_g.mem2p_76800_8_i_i_3__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_4__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_5__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_6__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_7__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_8__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_9__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_10__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_11__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_12__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_13__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_14__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_15__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_16__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_17__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_18__0_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_19__0_n_0 }),
        .addrb({\MC_VGA/VGA/vga_mem_rd/sum_n_89 ,\MC_VGA/VGA/vga_mem_rd/sum_n_90 ,\MC_VGA/VGA/vga_mem_rd/sum_n_91 ,\MC_VGA/VGA/vga_mem_rd/sum_n_92 ,\MC_VGA/VGA/vga_mem_rd/sum_n_93 ,\MC_VGA/VGA/vga_mem_rd/sum_n_94 ,\MC_VGA/VGA/vga_mem_rd/sum_n_95 ,\MC_VGA/VGA/vga_mem_rd/sum_n_96 ,\MC_VGA/VGA/vga_mem_rd/sum_n_97 ,\MC_VGA/VGA/vga_mem_rd/sum_n_98 ,\MC_VGA/VGA/vga_mem_rd/sum_n_99 ,\MC_VGA/VGA/vga_mem_rd/sum_n_100 ,\MC_VGA/VGA/vga_mem_rd/sum_n_101 ,\MC_VGA/VGA/vga_mem_rd/sum_n_102 ,\MC_VGA/VGA/vga_mem_rd/sum_n_103 ,\MC_VGA/VGA/vga_mem_rd/sum_n_104 ,\MC_VGA/VGA/vga_mem_rd/sum_n_105 }),
        .clka(clk_display),
        .clkb(clk_display),
        .dina({\mem2p_76800_8_g.mem2p_76800_8_i_i_20_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_21_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_22_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_23_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_24_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_25_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_26_n_0 ,\mem2p_76800_8_g.mem2p_76800_8_i_i_27_n_0 }),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta({\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6 ,\MC_VGA/VGA/display_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7 }),
        .doutb(\MC_VGA/VGA/vga_mem_data ),
        .ena(\mem2p_76800_8_g.mem2p_76800_8_i_i_1__0_n_0 ),
        .enb(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_] ),
        .wea(\mem2p_76800_8_g.mem2p_76800_8_i_i_2_n_0 ),
        .web(1'b0));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [6:4],1'b0}),
        .O({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_4 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7 }),
        .S({\minusOp[0]_carry_i_1_n_0 ,\minusOp[0]_carry_i_2_n_0 ,\minusOp[0]_carry_i_3_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [3]}));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0 
       (.CI(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_0 ),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_0 ,\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_CO_UNCONNECTED [2],\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [9:8],1'b0}),
        .O({\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_O_UNCONNECTED [3],\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_7 }),
        .S({1'b1,\minusOp[0]_carry__0_i_1_n_0 ,\minusOp[0]_carry__0_i_2_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [7]}));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_3 }),
        .CYINIT(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [0]),
        .DI(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4:1]),
        .O({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7 }),
        .S({\minusOp[1]_carry_i_1_n_0 ,\minusOp[1]_carry_i_2_n_0 ,\minusOp[1]_carry_i_3_n_0 ,\minusOp[1]_carry_i_4_n_0 }));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0 
       (.CI(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_0 ),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8:6],1'b0}),
        .O({\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_4 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7 }),
        .S({\minusOp[1]_carry__0_i_1_n_0 ,\minusOp[1]_carry__0_i_2_n_0 ,\minusOp[1]_carry__0_i_3_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [5]}));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1 
       (.CI(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_0 ),
        .CO({\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_CO_UNCONNECTED [3:1],\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]}),
        .O(\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\minusOp[1]_carry__1_i_1_n_0 }));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({ok0_carry_i_1_n_0,1'b0,1'b0,ok0_carry_i_2__0_n_0}),
        .O(\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_O_UNCONNECTED [3:0]),
        .S({ok0_carry_i_3__0_n_0,ok0_carry_i_4__0_n_0,ok0_carry_i_5__0_n_0,ok0_carry_i_6__0_n_0}));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0 
       (.CI(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry_n_0 ),
        .CO({\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_CO_UNCONNECTED [3:1],\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok0_carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,ok0_carry__0_i_1_n_6}));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ok1_carry_i_1__0_n_0,1'b0,ok1_carry_i_2_n_0}),
        .O(\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_O_UNCONNECTED [3:0]),
        .S({\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_n_6 ,ok1_carry_i_3_n_0,ok1_carry_i_4__0_n_0,ok1_carry_i_5__0_n_0}));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_3 }),
        .CYINIT(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [4:1]),
        .S(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [4:1]));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0 
       (.CI(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry_n_0 ),
        .CO({\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_0 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_1 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_2 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [8:5]),
        .S(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [8:5]));
  CARRY4 \MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1 
       (.CI(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__0_n_0 ),
        .CO({\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_CO_UNCONNECTED [3:1],\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_O_UNCONNECTED [3:2],\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0]_carry__1_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [9]}),
        .S({1'b0,1'b0,1'b1,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [9]}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][0]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [0]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][1]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [1]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][2]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [2]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][3]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [3]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][4]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [4]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][5]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [5]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][6]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [6]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][7]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [7]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][8]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [8]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[0][9] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync_c_q[0][9]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [9]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [0]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [0]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [1]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [1]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [2]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [2]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [3]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [3]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [4]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [5]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [5]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [6]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [6]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [7]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [7]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [8]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg[1][9] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [9]),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]),
        .R(\MC_VGA/VGA/rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[Hsync] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync[Hsync]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[Hsync] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[Vsync] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync[Vsync]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[Vsync] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\sync[active]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][0] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [0]),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [0]),
        .R(\sync[c][0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][1] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [1]),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [1]),
        .R(\sync[c][0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][2] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [2]),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [2]),
        .R(\sync[c][0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][3] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [3]),
        .R(\sync[c][0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][0][4] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [4]),
        .R(\sync[c][0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][0] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\sync[c][1][0]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [0]),
        .R(\sync[c][1][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][1] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [1]),
        .R(\sync[c][1][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][2] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [2]),
        .R(\sync[c][1][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][3] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [3]),
        .R(\sync[c][1][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][4] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [4]),
        .R(\sync[c][1][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[c][1][5] 
       (.C(clk_display),
        .CE(\sync[c][0][4]_i_2_n_0 ),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7 ),
        .Q(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [5]),
        .R(\sync[c][1][5]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MC_VGA/VGA/vga_mem_rd/sum 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_4 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__0_n_7 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_4 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry_n_7 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_7 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_4 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_5 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_6 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry_n_7 ,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [2:1]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(\sync[c][0][4]_i_2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(\sync[c][0][4]_i_2_n_0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_display),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MC_VGA/VGA/vga_mem_rd/sum_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MC_VGA/VGA/vga_mem_rd/sum_P_UNCONNECTED [47:19],\MC_VGA/VGA/vga_mem_rd/sum_n_87 ,\MC_VGA/VGA/vga_mem_rd/sum_n_88 ,\MC_VGA/VGA/vga_mem_rd/sum_n_89 ,\MC_VGA/VGA/vga_mem_rd/sum_n_90 ,\MC_VGA/VGA/vga_mem_rd/sum_n_91 ,\MC_VGA/VGA/vga_mem_rd/sum_n_92 ,\MC_VGA/VGA/vga_mem_rd/sum_n_93 ,\MC_VGA/VGA/vga_mem_rd/sum_n_94 ,\MC_VGA/VGA/vga_mem_rd/sum_n_95 ,\MC_VGA/VGA/vga_mem_rd/sum_n_96 ,\MC_VGA/VGA/vga_mem_rd/sum_n_97 ,\MC_VGA/VGA/vga_mem_rd/sum_n_98 ,\MC_VGA/VGA/vga_mem_rd/sum_n_99 ,\MC_VGA/VGA/vga_mem_rd/sum_n_100 ,\MC_VGA/VGA/vga_mem_rd/sum_n_101 ,\MC_VGA/VGA/vga_mem_rd/sum_n_102 ,\MC_VGA/VGA/vga_mem_rd/sum_n_103 ,\MC_VGA/VGA/vga_mem_rd/sum_n_104 ,\MC_VGA/VGA/vga_mem_rd/sum_n_105 }),
        .PATTERNBDETECT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MC_VGA/VGA/vga_mem_rd/sum_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\sync[c][1][5]_i_1_n_0 ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(\sync[c][0][4]_i_1_n_0 ),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MC_VGA/VGA/vga_mem_rd/sum_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [0]),
        .Q(\vga_out[data][0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [1]),
        .Q(\vga_out[data][0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [2]),
        .Q(\vga_out[data][0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [3]),
        .Q(\vga_out[data][0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [4]),
        .Q(\vga_out[data][0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [5]),
        .Q(\vga_out[data][0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [6]),
        .Q(\vga_out[data][0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[data][0][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [7]),
        .Q(\vga_out[data][0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][active] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active_n_0_] ),
        .Q(\vga_out[sync][active] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][0]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][1]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][2]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2_n_0 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][3]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2_n_0 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][0][4]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2_n_0 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][0]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][1]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][2]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2_n_0 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][3]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2_n_0 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][4]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2_n_0 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_out_reg[sync][c][1][5]__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2_n_0 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [0]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [0]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [1]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [1]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [2]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [2]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [3]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [3]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [4]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [4]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [5]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [5]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [6]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [6]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data][0][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_data [7]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[data_n_0_][0] [7]),
        .R(\vga_q_q[data][0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_] ),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][active_n_0_] ),
        .R(1'b0));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [0]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][0]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [1]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][1]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [2]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][2]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [3]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][3]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][0] [4]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][0][4]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [0]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][0]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [1]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][1]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [2]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][2]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [3]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][3]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [4]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][4]_srl2_n_0 ));
  (* srl_bus_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1] " *) 
  (* srl_name = "\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[c][1] [5]),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_q_reg[sync][c][1][5]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_] ),
        .Q(\MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_reset.n_reg[0] 
       (.C(clk_display),
        .CE(\VGA/rst0_n_0 ),
        .D(\vga_reset.n[0]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_reset.n_reg[1] 
       (.C(clk_display),
        .CE(\VGA/rst0_n_0 ),
        .D(\vga_reset.n[1]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_reset.n_reg[2] 
       (.C(clk_display),
        .CE(\VGA/rst0_n_0 ),
        .D(\vga_reset.n[2]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_reset.n_reg[3] 
       (.C(clk_display),
        .CE(\VGA/rst0_n_0 ),
        .D(\vga_reset.n[3]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_reset.n_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_reset.n_reg[4] 
       (.C(clk_display),
        .CE(\VGA/rst0_n_0 ),
        .D(\vga_reset.n[4]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_reset.n_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_reset.n_reg[5] 
       (.C(clk_display),
        .CE(\VGA/rst0_n_0 ),
        .D(\vga_reset.n[5]_i_1_n_0 ),
        .Q(\MC_VGA/VGA/vga_reset.n_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/VGA/vga_rst_reg 
       (.C(clk_display),
        .CE(1'b1),
        .D(\VGA/rst0_n_0 ),
        .Q(\MC_VGA/VGA/rst ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[0] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[0]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[1] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[1]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[2] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[2]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[3] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[3]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[4] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[4]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[5] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[5]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg[6] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .D(\bypass_blk._bypass_sync.cpt_reset[6]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][0] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [0]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][10] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [10]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][11] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [11]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][12] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [12]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][13] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [13]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][14] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [14]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][15] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [15]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][16] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [16]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][1] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [1]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][2] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [2]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][3] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [3]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][4] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [4]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][5] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [5]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][6] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [6]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][7] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [7]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][8] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [8]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr][9] 
       (.C(clk_proc),
        .CE(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .D(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [9]),
        .Q(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0 ,\bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0 ,\bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ),
        .CLK(clk_proc),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_P_UNCONNECTED [47:22],\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_84_] ,\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_85_] ,\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_86_] ,\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_87_] ,\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr_n_88_] ,\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 }),
        .PATTERNBDETECT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][0] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [0]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][1] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [1]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][2] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [2]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][3] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [3]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][4] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [4]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][5] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [5]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][6] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [6]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][7] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [7]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[0][8] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [8]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][0] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [0]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][1] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [1]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][2] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [2]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][3] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [3]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][4] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [4]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][5] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [5]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][6] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [6]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/bypass_blk.bypass_sync_c_q_reg[1][7] 
       (.C(clk_proc),
        .CE(1'b1),
        .D(\bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0 ),
        .Q(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [7]),
        .R(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  (* IMPORTED_FROM = "/tima/smancini/VHDL/RAM/synth/artix/mem2p_76800_8/mem2p_76800_8.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.2" *) 
  system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1 \MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i 
       (.addra(\MC_VGA/cameras[0].MC/camera_in_mem_ctl[addr] ),
        .addrb(\MC_VGA/proc_camera_mem_ctl[addr] ),
        .clka(clk_camera),
        .clkb(clk_proc),
        .dina(\MC_VGA/cameras[0].MC/camera_in_mem_data ),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta({\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_0 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_1 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_2 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_3 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_4 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_5 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_6 ,\MC_VGA/cameras[0].MC/camera_ram/ram/synth.mem2p_syn_inst/mem2p_76800_8_g.mem2p_76800_8_i_n_7 }),
        .doutb(\MC_VGA/sw_camera_mem_data_0 ),
        .ena(\MC_VGA/cameras[0].MC/camera_in_mem_ctl[en] ),
        .enb(\MC_VGA/proc_camera_mem_ctl[en] ),
        .wea(\MC_VGA/cameras[0].MC/camera_in_mem_ctl[en] ),
        .web(\mem2p_76800_8_g.mem2p_76800_8_i_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [0]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [0]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][10] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [10]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [10]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][11] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [11]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [11]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][12] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [12]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [12]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][13] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [13]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [13]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][14] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [14]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [14]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][15] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [15]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [15]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][16] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [16]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [16]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][17] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [17]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [17]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][18] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [18]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [18]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][19] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [19]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [19]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [1]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [1]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][20] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [20]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [20]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][21] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [21]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [21]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][22] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [22]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [22]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][23] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [23]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [23]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][24] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [24]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [24]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][25] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [25]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [25]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][26] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [26]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [26]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][27] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [27]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [27]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][28] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [28]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [28]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][29] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [29]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [29]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [2]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [2]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][30] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [30]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [30]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [3]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [3]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [4]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [4]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [5]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [5]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [6]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [6]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [7]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [7]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][8] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [8]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [8]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][0][9] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [9]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [9]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [0]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][10] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [10]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][11] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [11]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][12] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [12]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][13] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [13]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][14] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [14]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][15] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [15]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][16] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][16]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [16]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][17] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][17]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [17]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][18] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][18]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [18]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][19] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][19]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [19]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [1]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][20] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][20]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [20]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][21] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][21]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [21]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][22] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][22]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [22]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][23] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][23]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [23]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][24] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][24]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [24]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][25] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][25]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [25]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][26] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][26]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [26]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][27] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][27]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [27]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][28] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][28]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [28]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][29] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][29]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [29]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [2]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][30] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][c][1][30]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [30]),
        .R(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [3]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [4]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [5]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [6]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [7]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][8] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [8]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c][1][9] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [9]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][state][image_end] ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][state][image_start]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\camera_raw_q[ctl][state][line_end]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw[ctl][valid] ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [0]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [0]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [1]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [1]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [2]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [2]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [3]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [3]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [4]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [4]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [5]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [5]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [6]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [6]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_raw_q_reg[data][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [7]),
        .Q(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [7]),
        .R(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/camera_rst_reg 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\cameras[0].MC/camera_rst0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_rst ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/cam_reset_reg 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/cam_reset0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/cam_rst.rst_q_q_reg 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/rst_q ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/rst_q_q ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/cam_rst.rst_q_reg 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/rst_q ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][0] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][10] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [10]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][11] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [11]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][12] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [12]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][13] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [13]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][14] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [14]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][15] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [15]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][16] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [16]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [16]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][17] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [17]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [17]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][18] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [18]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [18]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][19] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [19]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [19]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][1] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][20] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [20]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [20]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][21] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [21]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [21]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][22] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [22]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [22]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][23] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [23]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [23]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][24] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [24]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [24]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][25] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [25]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [25]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][26] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [26]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [26]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][27] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [27]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [27]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][28] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [28]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [28]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][29] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [29]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [29]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][2] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][30] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [30]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [30]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][3] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][4] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][5] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][6] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [6]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][7] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [7]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][8] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [8]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[0][9] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [9]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][0] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][10] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][10]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][11] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][11]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][12] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][12]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][13] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][13]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][14] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][14]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][15] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][15]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][16] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][16]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [16]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][17] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][17]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [17]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][18] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][18]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [18]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][19] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][19]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [19]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][1] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][20] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][20]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [20]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][21] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][21]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [21]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][22] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][22]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [22]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][23] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][23]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [23]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][24] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][24]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [24]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][25] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][25]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [25]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][26] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][26]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [26]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][27] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][27]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [27]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][28] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][28]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [28]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][29] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][29]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [29]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][2] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][30] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][30]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [30]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][3] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][4] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][5] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][6] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][6]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][7] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][7]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][8] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][8]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg[1][9] 
       (.C(clk_camera),
        .CE(\c_q[1][30]_i_1_n_0 ),
        .D(\c_q[1][9]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][0] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][1] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][2] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][3] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][4] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][5] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][6] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][6]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data][7] 
       (.C(clk_camera),
        .CE(\csi_q[valid]_i_1_n_0 ),
        .D(\csi_q[data][7]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[data_n_0_] [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\csi_q[valid]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[0] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[10] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[10]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [18]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[11] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[11]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [19]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[12] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[12]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [20]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[13] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[13]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [21]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[14] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[14]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [22]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[15] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[15]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [23]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[16] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[16]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [24]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[17] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[17]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [25]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[18] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[18]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [26]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[19] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[19]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [27]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[1] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[20] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[20]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [28]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[21] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[21]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [29]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[22] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[22]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [30]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[23] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[23]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [31]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[24] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[24]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [24]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[25] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[25]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[26] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[26]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[27] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[27]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[28] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[28]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[29] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[29]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[2] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[3] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[4] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[5] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[6] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[6]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[7] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[7]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[8] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[8]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [16]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg[9] 
       (.C(clk_camera),
        .CE(\header_parser_q[29]_i_1_n_0 ),
        .D(\header_parser_q[9]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [17]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [24]),
        .DI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [28:25]),
        .O({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_7 }),
        .S({line_q0_carry_i_1_n_0,line_q0_carry_i_2_n_0,line_q0_carry_i_3_n_0,line_q0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [16],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [31:29]}),
        .O({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_7 }),
        .S({line_q0_carry__0_i_1_n_0,line_q0_carry__0_i_2_n_0,line_q0_carry__0_i_3_n_0,line_q0_carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [20:17]),
        .O({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_7 }),
        .S({line_q0_carry__1_i_1_n_0,line_q0_carry__1_i_2_n_0,line_q0_carry__1_i_3_n_0,line_q0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_CO_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [22:21]}),
        .O({\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_O_UNCONNECTED [3],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_7 }),
        .S({1'b0,line_q0_carry__2_i_1_n_0,line_q0_carry__2_i_2_n_0,line_q0_carry__2_i_3_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[0] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\line_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[10] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_6 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[11] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_5 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[12] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_4 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[13] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_7 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[14] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_6 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[15] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__2_n_5 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[1] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_7 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[2] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_6 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[3] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_5 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[4] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry_n_4 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[5] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_7 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[6] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_6 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[7] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_5 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[8] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__0_n_4 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q_reg[9] 
       (.C(clk_camera),
        .CE(\line_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q0_carry__1_n_7 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [4:1]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [8:5]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__0_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [12:9]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__1_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [16:13]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__2_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [20:17]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__3_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [24:21]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__4_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [28:25]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__5_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_CO_UNCONNECTED [3:1],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0]_carry__6_O_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [30:29]}),
        .S({1'b0,1'b0,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [30:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[0] 
       (.C(clk_camera),
        .CE(\state_raw_q[3]_i_1_n_0 ),
        .D(\state_raw_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[1] 
       (.C(clk_camera),
        .CE(\state_raw_q[3]_i_1_n_0 ),
        .D(\state_raw_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[2] 
       (.C(clk_camera),
        .CE(\state_raw_q[3]_i_1_n_0 ),
        .D(\state_raw_q[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/state_raw_q_reg[3] 
       (.C(clk_camera),
        .CE(\state_raw_q[3]_i_1_n_0 ),
        .D(\state_raw_q[3]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [0]),
        .DI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [4:1]),
        .O({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_7 }),
        .S({word_d0_carry_i_1_n_0,word_d0_carry_i_2_n_0,word_d0_carry_i_3_n_0,word_d0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [8:5]),
        .O({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_7 }),
        .S({word_d0_carry__0_i_1_n_0,word_d0_carry__0_i_2_n_0,word_d0_carry__0_i_3_n_0,word_d0_carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [12:9]),
        .O({\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_7 }),
        .S({word_d0_carry__1_i_1_n_0,word_d0_carry__1_i_2_n_0,word_d0_carry__1_i_3_n_0,word_d0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2 
       (.CI(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_CO_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [14:13]}),
        .O({\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_O_UNCONNECTED [3],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_7 }),
        .S({1'b0,word_d0_carry__2_i_1_n_0,word_d0_carry__2_i_2_n_0,word_d0_carry__2_i_3_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[0] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[10] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [10]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[11] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [11]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[12] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [12]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[13] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [13]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[14] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [14]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[15] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [15]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[1] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[2] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[3] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[4] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[5] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[6] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [6]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[7] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [7]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[8] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [8]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q_reg[9] 
       (.C(clk_camera),
        .CE(\word_q[15]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [9]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[0] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1__0_n_0 ),
        .D(\align_q[0]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[1] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1__0_n_0 ),
        .D(\align_q[1]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[2] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1__0_n_0 ),
        .D(\align_q[2]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[3] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1__0_n_0 ),
        .D(\align_q[3]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg[4] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1__0_n_0 ),
        .D(\align_q[4]_i_2__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  (* IMPORTED_FROM = "/tima/smancini/Zynq/Z7/MC_synth/MC_HDMI_RAM/MC_HDMI_RAM.srcs/sources_1/ip/Zybo_d_phy_layer_to_lane_fifo/Zybo_d_phy_layer_to_lane_fifo.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane 
       (.almost_empty(\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_almost_empty_UNCONNECTED ),
        .almost_full(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full ),
        .clk(clk_camera),
        .din(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] ),
        .dout({\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_3 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_7 }),
        .empty(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10 ),
        .full(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full ),
        .rd_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rd_en ),
        .srst(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/srst ),
        .wr_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/wr_en ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[0] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[0]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[10] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[10]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[11] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[11]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[12] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[12]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[13] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[13]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[14] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[14]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[15] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[15]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[16] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[16]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[17] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[17]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[18] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[18]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[19] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[19]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[1] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[20] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[20]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[21] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[21]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[22] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[22]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[23] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[23]_i_2__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[2] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[2]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[3] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[3]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[4] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[4]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[5] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[5]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[6] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[6]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[7] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[7]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[8] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[8]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg[9] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_1__0_n_0 ),
        .D(\input_reg_q[9]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[0] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[1] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[2] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q_reg[3] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[0]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[1]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[2]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg[3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[3]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/async_iddr 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA [1]),
        .Q1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q1 ),
        .Q2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q2 ),
        .R(1'b0),
        .S(1'b0));
  (* CHECK_LICENSE_TYPE = "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1 \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo 
       (.din(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in ),
        .dout(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out ),
        .empty(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty ),
        .full(\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_full_UNCONNECTED ),
        .rd_clk(clk_camera),
        .rd_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rd_en ),
        .rst(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0 ),
        .wr_clk(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .wr_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [6]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg[7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out [7]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[2] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[3] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[4] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [6]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[5] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [7]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[6] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q1 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in_reg[7] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/Q2 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_data_in [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[2] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[3] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[4] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg[5] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(fifo_rst_i_1__0_n_0),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_q[0]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_q[1]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.cnt_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\sync_two_bits_reg.cnt[0]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.cnt_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\sync_two_bits_reg.cnt[1]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.lp_n_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(D_PHY_LP_DATA_N[1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/sync_two_bits_reg.lp_p_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(D_PHY_LP_DATA_P[1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(we_fifo_i_1__0_n_0),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/we_fifo_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[0] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1_n_0 ),
        .D(\align_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[1] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1_n_0 ),
        .D(\align_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[2] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1_n_0 ),
        .D(\align_q[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[3] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1_n_0 ),
        .D(\align_q[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg[4] 
       (.C(clk_camera),
        .CE(\align_q[4]_i_1_n_0 ),
        .D(\align_q[4]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  (* IMPORTED_FROM = "/tima/smancini/Zynq/Z7/MC_synth/MC_HDMI_RAM/MC_HDMI_RAM.srcs/sources_1/ip/Zybo_d_phy_layer_to_lane_fifo/Zybo_d_phy_layer_to_lane_fifo.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1 \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane 
       (.almost_empty(\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_almost_empty_UNCONNECTED ),
        .almost_full(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full ),
        .clk(clk_camera),
        .din(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] ),
        .dout({\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_0 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_1 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_2 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_3 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_4 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_5 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_6 ,\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_7 }),
        .empty(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10 ),
        .full(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full ),
        .rd_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rd_en ),
        .srst(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/srst ),
        .wr_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/wr_en ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[0] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[10] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[10]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[11] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[11]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[12] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[12]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[13] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[13]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[14] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[14]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[15] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[15]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[16] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[16]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[17] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[17]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[18] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[18]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[19] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[19]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[1] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[20] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[20]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[21] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[21]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[22] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[22]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[23] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[23]_i_3_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[2] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[3] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[4] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[5] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[6] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[6]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[7] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[7]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[8] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[8]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg[9] 
       (.C(clk_camera),
        .CE(\input_reg_q[23]_i_2_n_0 ),
        .D(\input_reg_q[9]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[0] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1__0_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[1] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1__0_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[2] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1__0_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q_reg[3] 
       (.C(clk_camera),
        .CE(\rst_q[3]_i_1__0_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg[3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_align_q[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/async_iddr 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA [0]),
        .Q1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q1 ),
        .Q2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q2 ),
        .R(1'b0),
        .S(1'b0));
  (* CHECK_LICENSE_TYPE = "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
  system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo 
       (.din(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in ),
        .dout(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out ),
        .empty(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty ),
        .full(\NLW_MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_full_UNCONNECTED ),
        .rd_clk(clk_camera),
        .rd_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rd_en ),
        .rst(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0 ),
        .wr_clk(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .wr_en(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [6]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg[7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out [7]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[2] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[3] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[4] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [6]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[5] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [7]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[6] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q1 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in_reg[7] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\fifo_data_in[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/Q2 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_data_in [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [1]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[2] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[3] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [3]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[4] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg[5] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [5]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(fifo_rst_i_1_n_0),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.cnt_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\sync_two_bits_reg.cnt[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.cnt_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(\sync_two_bits_reg.cnt[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.lp_n_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(D_PHY_LP_DATA_N[0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/sync_two_bits_reg.lp_p_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(D_PHY_LP_DATA_P[0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(1'b1),
        .D(we_fifo_i_1_n_0),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/we_fifo_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[0] 
       (.C(clk_camera),
        .CE(\nb_clk_wait_q[4]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d [0]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[1] 
       (.C(clk_camera),
        .CE(\nb_clk_wait_q[4]_i_1_n_0 ),
        .D(\nb_clk_wait_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [1]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[2] 
       (.C(clk_camera),
        .CE(\nb_clk_wait_q[4]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d [2]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [2]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[3] 
       (.C(clk_camera),
        .CE(\nb_clk_wait_q[4]_i_1_n_0 ),
        .D(\nb_clk_wait_q[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [3]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q_reg[4] 
       (.C(clk_camera),
        .CE(\nb_clk_wait_q[4]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d [4]),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [4]),
        .R(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_merger_q[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_merger_q[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q_reg[2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_merger_q[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .R(1'b0));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFGDS" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \MC_VGA/cameras[0].MC/mc_dev/clk_diff_buffer 
       (.I(D_PHY_CLK_P),
        .IB(D_PHY_CLK_N),
        .O(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \MC_VGA/cameras[0].MC/mc_dev/data_buffer[0].data_diff_buffer 
       (.I(D_PHY_DATA_P[0]),
        .IB(D_PHY_DATA_N[0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA [0]));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \MC_VGA/cameras[0].MC/mc_dev/data_buffer[1].data_diff_buffer 
       (.I(D_PHY_DATA_P[1]),
        .IB(D_PHY_DATA_N[1]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_DATA [1]));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[0] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[1] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[2] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[3] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[4] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[5] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg[6] 
       (.C(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_CLK ),
        .CE(\MC_VGA/cameras[0].MC/mc_dev/n ),
        .D(\sync_phy.n[6]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [6]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [7:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [8:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_camera),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_P_UNCONNECTED [47:19],\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_87_] ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr_n_88_] ,\MC_VGA/cameras[0].MC/camera_in_mem_ctl[addr] }),
        .PATTERNBDETECT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(\lum_out_q[data][7]_i_1_n_0 ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(\lum_out_q[data][7]_i_1_n_0 ),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\MC_VGA/cameras[0].MC/camera_rst ),
        .UNDERFLOW(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[addr]_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_ctl_reg[we] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[ctl][valid] ),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_ctl[en] ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [0]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [1]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [2]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [3]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [4]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [5]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [6]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.cam_mem_w/mem_data_reg[7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_lum[data] [7]),
        .Q(\MC_VGA/cameras[0].MC/camera_in_mem_data [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[0] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [0]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[1] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [1]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[2] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [2]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[3] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [3]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[4] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [4]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[5] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [5]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[6] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [6]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q_reg[7] 
       (.C(clk_camera),
        .CE(process_q_i_1_n_0),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [7]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][0] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][0]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][10] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][10]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [10]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][11] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][11]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [11]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][12] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][12]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [12]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][13] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][13]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [13]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][14] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][14]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [14]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][15] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][15]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [15]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][16] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][16]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [16]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][17] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][17]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [17]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][18] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][18]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [18]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][19] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][19]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [19]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][1] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][1]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [1]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][20] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][20]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [20]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][21] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][21]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [21]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][22] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][22]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [22]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][23] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][23]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [23]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][24] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][24]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [24]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][25] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][25]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [25]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][26] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][26]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [26]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][27] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][27]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [27]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][28] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][28]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [28]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][29] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][29]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [29]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][2] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][2]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [2]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][30] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][30]_i_3_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [30]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][3] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][3]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [3]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][4] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][4]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [4]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][5] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][5]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [5]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][6] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][6]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [6]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][7] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][7]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [7]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][8] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][8]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [8]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg[0][9] 
       (.C(clk_camera),
        .CE(\c_q[0][30]_i_2__0_n_0 ),
        .D(\c_q[0][9]_i_1__0_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [9]),
        .R(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[0] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [0]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[1] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [1]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[2] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [2]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[3] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [3]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[4] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [4]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[5] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [5]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[6] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [6]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q_reg[7] 
       (.C(clk_camera),
        .CE(\g1_q[7]_i_1_n_0 ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [7]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [1]),
        .I3(\lum_out_q[data][1]_i_10_n_0 ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [1]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5 
       (.I0(\lum_out_q[data][1]_i_2_n_0 ),
        .I1(\lum_out_q[data][1]_i_11_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [2]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [2]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [2]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h9556566A)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6 
       (.I0(\lum_out_q[data][1]_i_10_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [1]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [1]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [0]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [0]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [0]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6 
       (.I0(\lum_out_q[data][5]_i_2_n_0 ),
        .I1(\lum_out_q[data][5]_i_14_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [6]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [6]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [6]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7 
       (.I0(\lum_out_q[data][5]_i_3_n_0 ),
        .I1(\lum_out_q[data][5]_i_15_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [5]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [5]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [5]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8 
       (.I0(\lum_out_q[data][5]_i_4_n_0 ),
        .I1(\lum_out_q[data][5]_i_16_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [4]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [4]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [4]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9 
       (.I0(\lum_out_q[data][5]_i_5_n_0 ),
        .I1(\lum_out_q[data][5]_i_17_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [3]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [3]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [3]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [7]),
        .I1(\lum_out_q[data][7]_i_6_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [7]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [7]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [7]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[ctl][valid] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q ),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[ctl][valid] ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [0]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [0]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [1]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [1]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lum_out_q[data][1]_i_2_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_3_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_4_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [0]}),
        .O({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [1:0],\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_5_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_6_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_7_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][1]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [2]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [2]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [3]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [3]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [4]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [4]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [5]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [5]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][1]_i_1_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lum_out_q[data][5]_i_2_n_0 ,\lum_out_q[data][5]_i_3_n_0 ,\lum_out_q[data][5]_i_4_n_0 ,\lum_out_q[data][5]_i_5_n_0 }),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [5:2]),
        .S({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_6_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_7_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_8_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][5]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [6]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [6]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [7]),
        .Q(\MC_VGA/cameras[0].MC/camera_lum[data] [7]),
        .R(\lum_out_q[data][7]_i_1_n_0 ));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][5]_i_1_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_CO_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [7],\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\lum_out_q[data][7]_i_3_n_0 }),
        .O({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q_reg[data][7]_i_2_O_UNCONNECTED [3:1],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/bayer_to_lum [6]}),
        .S({1'b0,1'b0,1'b1,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/lum_out_q[data][7]_i_4_n_0 }));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ok0_carry_i_1__0_n_0,ok0_carry_i_2_n_0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_O_UNCONNECTED [3:0]),
        .S({ok0_carry_i_3_n_0,ok0_carry_i_4_n_0,ok0_carry_i_5_n_0,ok0_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_O_UNCONNECTED [3:0]),
        .S({ok0_carry__0_i_1__0_n_0,ok0_carry__0_i_2_n_0,ok0_carry__0_i_3_n_0,ok0_carry__0_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__0_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_O_UNCONNECTED [3:0]),
        .S({ok0_carry__1_i_1_n_0,ok0_carry__1_i_2_n_0,ok0_carry__1_i_3_n_0,ok0_carry__1_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__1_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_CO_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [31],1'b0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0_carry__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,ok0_carry__2_i_2_n_0,ok0_carry__2_i_3_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ok1_carry_i_1_n_0,ok1_carry_i_2__0_n_0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_O_UNCONNECTED [3:0]),
        .S({ok1_carry_i_3__0_n_0,ok1_carry_i_4_n_0,ok1_carry_i_5_n_0,ok1_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_O_UNCONNECTED [3:0]),
        .S({ok1_carry__0_i_1_n_0,ok1_carry__0_i_2_n_0,ok1_carry__0_i_3_n_0,ok1_carry__0_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__0_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_O_UNCONNECTED [3:0]),
        .S({ok1_carry__1_i_1_n_0,ok1_carry__1_i_2_n_0,ok1_carry__1_i_3_n_0,ok1_carry__1_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "6" *) 
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__1_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_CO_UNCONNECTED [3:1],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]}),
        .O(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,ok1_carry__2_i_1_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][0] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [0]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][10] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [10]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [10]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][11] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [11]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [11]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][12] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [12]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [12]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][13] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [13]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [13]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][14] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [14]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [14]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][15] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [15]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [15]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][16] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [16]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [16]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][17] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [17]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [17]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][18] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [18]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [18]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][19] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [19]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [19]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][1] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [1]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][20] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [20]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [20]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][21] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [21]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [21]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][22] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [22]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [22]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][23] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [23]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [23]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][24] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [24]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [24]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][25] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [25]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [25]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][26] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [26]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [26]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][27] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [27]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [27]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][28] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [28]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [28]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][29] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [29]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [29]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][2] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [2]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][30] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [30]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [30]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][3] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [3]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][4] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [4]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][5] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [5]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][6] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [6]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][7] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [7]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][8] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [8]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [8]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[0][9] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [9]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [9]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][0] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][10] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][10]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [10]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][11] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][11]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [11]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][12] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][12]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [12]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][13] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][13]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [13]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][14] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][14]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [14]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][15] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][15]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [15]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][16] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][16]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [16]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][17] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][17]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [17]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][18] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][18]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [18]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][19] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][19]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [19]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][1] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][20] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][20]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [20]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][21] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][21]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [21]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][22] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][22]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [22]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][23] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][23]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [23]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][24] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][24]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [24]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][25] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][25]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [25]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][26] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][26]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [26]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][27] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][27]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [27]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][28] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][28]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [28]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][29] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][29]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [29]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][2] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][30] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][30]_i_2_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [30]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][3] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][4] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][5] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][6] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][6]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][7] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][7]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][8] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][8]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [8]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg[1][9] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ),
        .D(\pix_q[1][9]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [9]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry 
       (.CI(1'b0),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [4:1]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [4:1]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [8:5]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [8:5]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__0_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [12:9]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [12:9]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__1_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [16:13]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [16:13]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__2_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [20:17]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [20:17]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__3_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [24:21]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [24:21]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__4_n_0 ),
        .CO({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_0 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_1 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_2 ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [28:25]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [28:25]));
  CARRY4 \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6 
       (.CI(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__5_n_0 ),
        .CO({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_CO_UNCONNECTED [3],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31],\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_CO_UNCONNECTED [1],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0]_carry__6_O_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [30:29]}),
        .S({1'b0,1'b1,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [30:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q_reg 
       (.C(clk_camera),
        .CE(1'b1),
        .D(process_q_i_1_n_0),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg 
       (.ADDRARDADDR({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_camera),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOADO_UNCONNECTED [15:8],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out }),
        .DOBDO(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram/no_init_proc.ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [0]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [1]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [2]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [3]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [4]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [5]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [6]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [7]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][8] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [8]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [8]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c][0][9] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [9]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [9]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_end ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_] ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_start ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_line_end ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_] ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_x_even ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]__0 ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_y_even ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [0]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [1]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [2]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [3]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [4]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [5]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [6]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [7]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q_reg 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_d ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[0] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [0]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [0]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[1] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [1]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [1]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[2] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [2]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [2]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[3] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [3]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [3]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[4] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [4]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [4]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[5] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [5]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [5]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[6] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [6]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [6]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q_reg[7] 
       (.C(clk_camera),
        .CE(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_q ),
        .D(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [7]),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [7]),
        .R(\MC_VGA/cameras[0].MC/camera_rst ));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg[0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_q[0]_i_1__1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg[1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\state_q[1]_i_1__1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [0]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][10] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [10]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][11] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [11]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][12] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [12]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][13] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [13]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][14] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [14]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][15] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [15]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][16] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [16]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][17] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [17]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][18] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [18]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][19] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [19]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [1]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][20] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [20]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][21] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [21]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][22] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [22]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][23] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [23]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][24] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [24]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][25] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [25]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][26] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [26]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][27] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [27]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][28] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [28]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][29] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [29]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [2]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][30] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [30]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [3]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [4]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [5]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [6]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [7]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][8] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [8]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][0][9] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [9]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [0]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][10] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [10]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][11] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [11]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][12] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [12]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][13] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [13]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][14] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [14]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][15] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [15]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][16] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [16]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][17] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [17]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][18] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [18]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][19] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [19]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [1]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][20] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [20]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][21] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [21]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][22] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [22]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][23] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [23]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][24] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [24]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][25] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [25]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][26] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [26]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][27] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [27]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][28] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [28]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][29] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [29]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [2]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][30] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [30]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [3]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [4]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [5]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [6]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [7]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][8] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [8]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c][1][9] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [9]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/pixel_state_set_state_image_end ),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/pixel_state_set_state_image_start ),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/pixel_state_set_state_line_end ),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\stream_raw[ctl][state][x_even]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\stream_raw[ctl][state][y_even]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][0] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [0]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][1] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [1]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][2] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [2]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][3] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [3]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][4] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [4]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][5] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [5]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][6] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [6]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/stream_raw_reg[data][7] 
       (.C(clk_camera),
        .CE(1'b1),
        .D(\MC_VGA/cameras[0].MC/camera_raw_q_reg[data_n_0_] [7]),
        .Q(\MC_VGA/cameras[0].MC/stream_raw_reg[data_n_0_] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/sync_reset.n_reg[0] 
       (.C(clk_camera),
        .CE(\cameras[0].MC/camera_rst0_n_0 ),
        .D(\sync_reset.n[0]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/sync_reset.n_reg[1] 
       (.C(clk_camera),
        .CE(\cameras[0].MC/camera_rst0_n_0 ),
        .D(\sync_reset.n[1]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/sync_reset.n_reg[2] 
       (.C(clk_camera),
        .CE(\cameras[0].MC/camera_rst0_n_0 ),
        .D(\sync_reset.n[2]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/sync_reset.n_reg[3] 
       (.C(clk_camera),
        .CE(\cameras[0].MC/camera_rst0_n_0 ),
        .D(\sync_reset.n[3]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/sync_reset.n_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/sync_reset.n_reg[4] 
       (.C(clk_camera),
        .CE(\cameras[0].MC/camera_rst0_n_0 ),
        .D(\sync_reset.n[4]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/sync_reset.n_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MC_VGA/cameras[0].MC/sync_reset.n_reg[5] 
       (.C(clk_camera),
        .CE(\cameras[0].MC/camera_rst0_n_0 ),
        .D(\sync_reset.n[5]_i_1_n_0 ),
        .Q(\MC_VGA/cameras[0].MC/sync_reset.n_reg [5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \VGA/rst0 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg [3]),
        .I1(\MC_VGA/VGA/vga_reset.n_reg [4]),
        .I2(\MC_VGA/VGA/vga_reset.n_reg [5]),
        .O(\VGA/rst0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [0]),
        .Q(vid_pData[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [1]),
        .Q(vid_pData[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [2]),
        .Q(vid_pData[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [3]),
        .Q(vid_pData[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [4]),
        .Q(vid_pData[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [5]),
        .Q(vid_pData[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [6]),
        .Q(vid_pData[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_BLUE_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][2] [7]),
        .Q(vid_pData[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [0]),
        .Q(vid_pData[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [1]),
        .Q(vid_pData[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [2]),
        .Q(vid_pData[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [3]),
        .Q(vid_pData[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [4]),
        .Q(vid_pData[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [5]),
        .Q(vid_pData[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [6]),
        .Q(vid_pData[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_GREEN_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][1] [7]),
        .Q(vid_pData[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [0]),
        .Q(vid_pData[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [1]),
        .Q(vid_pData[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [2]),
        .Q(vid_pData[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [3]),
        .Q(vid_pData[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [4]),
        .Q(vid_pData[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [5]),
        .Q(vid_pData[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [6]),
        .Q(vid_pData[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \VGA_RED_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_sync.vga_dbg_reg[data_n_0_][0] [7]),
        .Q(vid_pData[23]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF0F4)) 
    \align_q[0]_i_1 
       (.I0(\align_q[1]_i_2_n_0 ),
        .I1(\align_q[0]_i_2_n_0 ),
        .I2(\align_q[0]_i_3_n_0 ),
        .I3(\align_q[1]_i_3_n_0 ),
        .I4(\align_q[1]_i_4_n_0 ),
        .I5(\align_q[0]_i_4_n_0 ),
        .O(\align_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    \align_q[0]_i_1__0 
       (.I0(\align_q[1]_i_2__0_n_0 ),
        .I1(\align_q[0]_i_2__0_n_0 ),
        .I2(\align_q[0]_i_3__0_n_0 ),
        .I3(\align_q[0]_i_4__0_n_0 ),
        .I4(\align_q[1]_i_4__0_n_0 ),
        .I5(\align_q[1]_i_3__0_n_0 ),
        .O(\align_q[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \align_q[0]_i_2 
       (.I0(\align_q[0]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [3]),
        .O(\align_q[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[0]_i_2__0 
       (.I0(\align_q[0]_i_5__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .O(\align_q[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \align_q[0]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I4(\align_q[2]_i_7_n_0 ),
        .I5(\align_q[0]_i_6_n_0 ),
        .O(\align_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \align_q[0]_i_3__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I4(\align_q[2]_i_7__0_n_0 ),
        .I5(\align_q[0]_i_6__0_n_0 ),
        .O(\align_q[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \align_q[0]_i_4 
       (.I0(\align_q[0]_i_7_n_0 ),
        .I1(\align_q[3]_i_12_n_0 ),
        .I2(\align_q[1]_i_8_n_0 ),
        .I3(\align_q[0]_i_8_n_0 ),
        .I4(\align_q[3]_i_8_n_0 ),
        .I5(\align_q[3]_i_3_n_0 ),
        .O(\align_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \align_q[0]_i_4__0 
       (.I0(\align_q[0]_i_7__0_n_0 ),
        .I1(\align_q[3]_i_9_n_0 ),
        .I2(\align_q[3]_i_12__0_n_0 ),
        .I3(\align_q[1]_i_8__0_n_0 ),
        .I4(\align_q[0]_i_8__0_n_0 ),
        .I5(\align_q[3]_i_2__0_n_0 ),
        .O(\align_q[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[0]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [1]),
        .O(\align_q[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[0]_i_5__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [1]),
        .O(\align_q[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_q[0]_i_6 
       (.I0(\align_q[2]_i_3_n_0 ),
        .I1(\align_q[3]_i_6_n_0 ),
        .I2(\align_q[3]_i_5_n_0 ),
        .I3(\align_q[2]_i_5_n_0 ),
        .O(\align_q[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_q[0]_i_6__0 
       (.I0(\align_q[2]_i_5__0_n_0 ),
        .I1(\align_q[3]_i_4__0_n_0 ),
        .I2(\align_q[3]_i_5__0_n_0 ),
        .I3(\align_q[2]_i_4__0_n_0 ),
        .O(\align_q[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \align_q[0]_i_7 
       (.I0(\align_q[2]_i_5_n_0 ),
        .I1(\align_q[3]_i_5_n_0 ),
        .I2(\align_q[3]_i_6_n_0 ),
        .O(\align_q[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \align_q[0]_i_7__0 
       (.I0(\align_q[2]_i_4__0_n_0 ),
        .I1(\align_q[3]_i_5__0_n_0 ),
        .I2(\align_q[3]_i_4__0_n_0 ),
        .O(\align_q[0]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \align_q[0]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .O(\align_q[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \align_q[0]_i_8__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .O(\align_q[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF32)) 
    \align_q[1]_i_1 
       (.I0(\align_q[1]_i_2_n_0 ),
        .I1(\align_q[1]_i_3_n_0 ),
        .I2(\align_q[1]_i_4_n_0 ),
        .I3(\align_q[1]_i_5_n_0 ),
        .I4(\align_q[3]_i_4_n_0 ),
        .I5(\align_q[1]_i_6_n_0 ),
        .O(\align_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF32)) 
    \align_q[1]_i_1__0 
       (.I0(\align_q[1]_i_2__0_n_0 ),
        .I1(\align_q[1]_i_3__0_n_0 ),
        .I2(\align_q[1]_i_4__0_n_0 ),
        .I3(\align_q[1]_i_5__0_n_0 ),
        .I4(\align_q[3]_i_3__0_n_0 ),
        .I5(\align_q[1]_i_6__0_n_0 ),
        .O(\align_q[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[1]_i_2 
       (.I0(\align_q[1]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .O(\align_q[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[1]_i_2__0 
       (.I0(\align_q[1]_i_7__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .O(\align_q[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_q[1]_i_3 
       (.I0(\align_q[2]_i_2_n_0 ),
        .I1(\align_q[2]_i_3_n_0 ),
        .I2(\align_q[3]_i_6_n_0 ),
        .I3(\align_q[3]_i_5_n_0 ),
        .I4(\align_q[2]_i_5_n_0 ),
        .I5(\align_q[2]_i_6_n_0 ),
        .O(\align_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_q[1]_i_3__0 
       (.I0(\align_q[2]_i_5__0_n_0 ),
        .I1(\align_q[2]_i_4__0_n_0 ),
        .I2(\align_q[3]_i_4__0_n_0 ),
        .I3(\align_q[3]_i_5__0_n_0 ),
        .I4(\align_q[2]_i_2__0_n_0 ),
        .I5(\align_q[2]_i_6__0_n_0 ),
        .O(\align_q[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \align_q[1]_i_4 
       (.I0(\align_q[1]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .O(\align_q[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[1]_i_4__0 
       (.I0(\align_q[1]_i_7__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .O(\align_q[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000A200000002000)) 
    \align_q[1]_i_5 
       (.I0(\align_q[1]_i_8_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .O(\align_q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0008200800002000)) 
    \align_q[1]_i_5__0 
       (.I0(\align_q[1]_i_8__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .O(\align_q[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    \align_q[1]_i_6 
       (.I0(\align_q[2]_i_3_n_0 ),
        .I1(\align_q[3]_i_6_n_0 ),
        .I2(\align_q[3]_i_5_n_0 ),
        .I3(\align_q[2]_i_5_n_0 ),
        .O(\align_q[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    \align_q[1]_i_6__0 
       (.I0(\align_q[2]_i_5__0_n_0 ),
        .I1(\align_q[3]_i_4__0_n_0 ),
        .I2(\align_q[3]_i_5__0_n_0 ),
        .I3(\align_q[2]_i_4__0_n_0 ),
        .O(\align_q[1]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[1]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [4]),
        .O(\align_q[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \align_q[1]_i_7__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .O(\align_q[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[1]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .O(\align_q[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[1]_i_8__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .O(\align_q[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAFFAAFFAAFE)) 
    \align_q[2]_i_1 
       (.I0(\align_q[3]_i_2_n_0 ),
        .I1(\align_q[2]_i_2_n_0 ),
        .I2(\align_q[2]_i_3_n_0 ),
        .I3(\align_q[2]_i_4_n_0 ),
        .I4(\align_q[2]_i_5_n_0 ),
        .I5(\align_q[2]_i_6_n_0 ),
        .O(\align_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[2]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .O(\align_q[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \align_q[2]_i_10__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .O(\align_q[2]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \align_q[2]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .O(\align_q[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \align_q[2]_i_11__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .O(\align_q[2]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \align_q[2]_i_1__0 
       (.I0(\align_q[3]_i_6__0_n_0 ),
        .I1(\align_q[2]_i_2__0_n_0 ),
        .I2(\align_q[2]_i_3__0_n_0 ),
        .I3(\align_q[2]_i_4__0_n_0 ),
        .I4(\align_q[2]_i_5__0_n_0 ),
        .I5(\align_q[2]_i_6__0_n_0 ),
        .O(\align_q[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_2 
       (.I0(\align_q[2]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .O(\align_q[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_2__0 
       (.I0(\align_q[2]_i_7__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .O(\align_q[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_3 
       (.I0(\align_q[2]_i_8__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .O(\align_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_q[2]_i_3__0 
       (.I0(\align_q[3]_i_4__0_n_0 ),
        .I1(\align_q[3]_i_2__0_n_0 ),
        .I2(\align_q[3]_i_13__0_n_0 ),
        .I3(\align_q[2]_i_8_n_0 ),
        .I4(\align_q[3]_i_10_n_0 ),
        .I5(\align_q[3]_i_9_n_0 ),
        .O(\align_q[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_q[2]_i_4 
       (.I0(\align_q[3]_i_3_n_0 ),
        .I1(\align_q[3]_i_13_n_0 ),
        .I2(\align_q[3]_i_12_n_0 ),
        .I3(\align_q[2]_i_9_n_0 ),
        .I4(\align_q[3]_i_7_n_0 ),
        .I5(\align_q[3]_i_5_n_0 ),
        .O(\align_q[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_4__0 
       (.I0(\align_q[2]_i_9__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .O(\align_q[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_5 
       (.I0(\align_q[2]_i_8__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .O(\align_q[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_5__0 
       (.I0(\align_q[2]_i_9__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .O(\align_q[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \align_q[2]_i_6 
       (.I0(\align_q[2]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .O(\align_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[2]_i_6__0 
       (.I0(\align_q[2]_i_7__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .O(\align_q[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[2]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .O(\align_q[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \align_q[2]_i_7__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .O(\align_q[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \align_q[2]_i_8 
       (.I0(\align_q[1]_i_8__0_n_0 ),
        .I1(\align_q[3]_i_15_n_0 ),
        .I2(\align_q[4]_i_4__0_n_0 ),
        .I3(\align_q[2]_i_10__0_n_0 ),
        .I4(\align_q[2]_i_11_n_0 ),
        .I5(\align_q[3]_i_14__0_n_0 ),
        .O(\align_q[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[2]_i_8__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .O(\align_q[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \align_q[2]_i_9 
       (.I0(\align_q[3]_i_15__0_n_0 ),
        .I1(\align_q[2]_i_10_n_0 ),
        .I2(\align_q[1]_i_8_n_0 ),
        .I3(\align_q[3]_i_16_n_0 ),
        .I4(\align_q[4]_i_4_n_0 ),
        .I5(\align_q[2]_i_11__0_n_0 ),
        .O(\align_q[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \align_q[2]_i_9__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .O(\align_q[2]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \align_q[3]_i_1 
       (.I0(\align_q[3]_i_2_n_0 ),
        .I1(\align_q[3]_i_3_n_0 ),
        .I2(\align_q[3]_i_4_n_0 ),
        .I3(\align_q[3]_i_5_n_0 ),
        .I4(\align_q[3]_i_6_n_0 ),
        .O(\align_q[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_10 
       (.I0(\align_q[3]_i_14__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .O(\align_q[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[3]_i_10__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .O(\align_q[3]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \align_q[3]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I2(\align_q[4]_i_4_n_0 ),
        .I3(\align_q[3]_i_16_n_0 ),
        .I4(\align_q[1]_i_8_n_0 ),
        .O(\align_q[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \align_q[3]_i_11__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I2(\align_q[4]_i_4__0_n_0 ),
        .I3(\align_q[3]_i_15_n_0 ),
        .I4(\align_q[1]_i_8__0_n_0 ),
        .O(\align_q[3]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_12 
       (.I0(\align_q[3]_i_10__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .O(\align_q[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_12__0 
       (.I0(\align_q[3]_i_14__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .O(\align_q[3]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_13 
       (.I0(\align_q[3]_i_10__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .O(\align_q[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_13__0 
       (.I0(\align_q[3]_i_8__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .O(\align_q[3]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_q[3]_i_14 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .O(\align_q[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[3]_i_14__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .O(\align_q[3]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFF5CFFF)) 
    \align_q[3]_i_15 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .O(\align_q[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \align_q[3]_i_15__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .O(\align_q[3]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFF7CFF7)) 
    \align_q[3]_i_16 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .O(\align_q[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    \align_q[3]_i_1__0 
       (.I0(\align_q[3]_i_2__0_n_0 ),
        .I1(\align_q[3]_i_3__0_n_0 ),
        .I2(\align_q[3]_i_4__0_n_0 ),
        .I3(\align_q[3]_i_5__0_n_0 ),
        .I4(\align_q[3]_i_6__0_n_0 ),
        .O(\align_q[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \align_q[3]_i_2 
       (.I0(\align_q[1]_i_5_n_0 ),
        .I1(\align_q[3]_i_7_n_0 ),
        .I2(\align_q[3]_i_8_n_0 ),
        .O(\align_q[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \align_q[3]_i_2__0 
       (.I0(\align_q[3]_i_7__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .O(\align_q[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \align_q[3]_i_3 
       (.I0(\align_q[3]_i_9__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .O(\align_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0430040000000000)) 
    \align_q[3]_i_3__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I5(\align_q[3]_i_8__0_n_0 ),
        .O(\align_q[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h10100C0000000000)) 
    \align_q[3]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I5(\align_q[3]_i_10__0_n_0 ),
        .O(\align_q[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_4__0 
       (.I0(\align_q[3]_i_7__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .O(\align_q[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \align_q[3]_i_5 
       (.I0(\align_q[3]_i_9__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .O(\align_q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_q[3]_i_5__0 
       (.I0(\align_q[3]_i_9_n_0 ),
        .I1(\align_q[3]_i_10_n_0 ),
        .I2(\align_q[3]_i_11__0_n_0 ),
        .I3(\align_q[3]_i_12__0_n_0 ),
        .I4(\align_q[3]_i_13__0_n_0 ),
        .I5(\align_q[3]_i_2__0_n_0 ),
        .O(\align_q[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \align_q[3]_i_6 
       (.I0(\align_q[3]_i_7_n_0 ),
        .I1(\align_q[3]_i_8_n_0 ),
        .I2(\align_q[3]_i_11_n_0 ),
        .I3(\align_q[3]_i_12_n_0 ),
        .I4(\align_q[3]_i_13_n_0 ),
        .I5(\align_q[3]_i_3_n_0 ),
        .O(\align_q[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \align_q[3]_i_6__0 
       (.I0(\align_q[3]_i_10_n_0 ),
        .I1(\align_q[3]_i_12__0_n_0 ),
        .I2(\align_q[1]_i_5__0_n_0 ),
        .O(\align_q[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \align_q[3]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I4(\align_q[3]_i_14_n_0 ),
        .O(\align_q[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \align_q[3]_i_7__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .O(\align_q[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \align_q[3]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I4(\align_q[3]_i_15__0_n_0 ),
        .O(\align_q[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \align_q[3]_i_8__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .O(\align_q[3]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \align_q[3]_i_9 
       (.I0(\align_q[3]_i_8__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .O(\align_q[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \align_q[3]_i_9__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .O(\align_q[3]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \align_q[4]_i_1 
       (.I0(\align_q[4]_i_3_n_0 ),
        .O(\align_q[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \align_q[4]_i_1__0 
       (.I0(\align_q[4]_i_3__0_n_0 ),
        .O(\align_q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \align_q[4]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I2(\align_q[4]_i_4_n_0 ),
        .O(\align_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \align_q[4]_i_2__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I2(\align_q[4]_i_4__0_n_0 ),
        .O(\align_q[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \align_q[4]_i_3 
       (.I0(\align_q[0]_i_2_n_0 ),
        .I1(\state_align_q[2]_i_3_n_0 ),
        .I2(\align_q[1]_i_2_n_0 ),
        .I3(\state_align_q[2]_i_4_n_0 ),
        .I4(\align_q[4]_i_5_n_0 ),
        .O(\align_q[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \align_q[4]_i_3__0 
       (.I0(\state_align_q[2]_i_3__0_n_0 ),
        .I1(\align_q[1]_i_2__0_n_0 ),
        .I2(\align_q[0]_i_2__0_n_0 ),
        .I3(\state_align_q[2]_i_4__0_n_0 ),
        .I4(\align_q[4]_i_5__0_n_0 ),
        .O(\align_q[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \align_q[4]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [7]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .O(\align_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \align_q[4]_i_4__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [7]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .O(\align_q[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \align_q[4]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .O(\align_q[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \align_q[4]_i_5__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .O(\align_q[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bypass_blk._bypass_sync.cpt_reset[0]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .O(\bypass_blk._bypass_sync.cpt_reset[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bypass_blk._bypass_sync.cpt_reset[1]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .O(\bypass_blk._bypass_sync.cpt_reset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bypass_blk._bypass_sync.cpt_reset[2]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .O(\bypass_blk._bypass_sync.cpt_reset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bypass_blk._bypass_sync.cpt_reset[3]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .I3(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [3]),
        .O(\bypass_blk._bypass_sync.cpt_reset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bypass_blk._bypass_sync.cpt_reset[4]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I3(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [3]),
        .I4(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [4]),
        .O(\bypass_blk._bypass_sync.cpt_reset[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bypass_blk._bypass_sync.cpt_reset[5]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [3]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I3(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .I4(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [4]),
        .I5(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [5]),
        .O(\bypass_blk._bypass_sync.cpt_reset[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \bypass_blk._bypass_sync.cpt_reset[6]_i_1 
       (.I0(\bypass_blk._bypass_sync.cpt_reset[6]_i_2_n_0 ),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [5]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [6]),
        .O(\bypass_blk._bypass_sync.cpt_reset[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bypass_blk._bypass_sync.cpt_reset[6]_i_2 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I3(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [3]),
        .I4(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [4]),
        .O(\bypass_blk._bypass_sync.cpt_reset[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [4]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [5]),
        .I3(\bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0 ),
        .O(\bypass_blk.bypass_display_mem_ctl_reg[addr]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \bypass_blk.bypass_sync_c_q[0][0]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [0]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][1]_i_1 
       (.I0(\MC_VGA/plusOp[0] [1]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][2]_i_1 
       (.I0(\MC_VGA/plusOp[0] [2]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][3]_i_1 
       (.I0(\MC_VGA/plusOp[0] [3]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][4]_i_1 
       (.I0(\MC_VGA/plusOp[0] [4]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][5]_i_1 
       (.I0(\MC_VGA/plusOp[0] [5]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][6]_i_1 
       (.I0(\MC_VGA/plusOp[0] [6]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][7]_i_1 
       (.I0(\MC_VGA/plusOp[0] [7]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[0][8]_i_1 
       (.I0(\MC_VGA/plusOp[0] [8]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[0][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA4)) 
    \bypass_blk.bypass_sync_c_q[1][0]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [0]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .O(\bypass_blk.bypass_sync_c_q[1][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][1]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [1]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [1]),
        .O(\bypass_blk.bypass_sync_c_q[1][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][2]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [2]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [2]),
        .O(\bypass_blk.bypass_sync_c_q[1][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][3]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [3]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [3]),
        .O(\bypass_blk.bypass_sync_c_q[1][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][4]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [4]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [4]),
        .O(\bypass_blk.bypass_sync_c_q[1][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][5]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [5]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [5]),
        .O(\bypass_blk.bypass_sync_c_q[1][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][6]_i_1 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [6]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [6]),
        .O(\bypass_blk.bypass_sync_c_q[1][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_1 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [1]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [4]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [5]),
        .I3(\bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0 ),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_10 
       (.I0(\MC_VGA/plusOp[0] [6]),
        .I1(\MC_VGA/plusOp[0] [7]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_11 
       (.I0(\MC_VGA/plusOp[1] [6]),
        .I1(\MC_VGA/plusOp[1] [7]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_12 
       (.I0(\MC_VGA/plusOp[1] [4]),
        .I1(\MC_VGA/plusOp[1] [5]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_13 
       (.I0(\MC_VGA/plusOp[1] [6]),
        .I1(\MC_VGA/plusOp[1] [7]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_14 
       (.I0(\MC_VGA/plusOp[1] [4]),
        .I1(\MC_VGA/plusOp[1] [5]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_2 
       (.I0(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [7]),
        .I1(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ),
        .I2(\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ),
        .I3(\MC_VGA/plusOp[1] [7]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_3 
       (.I0(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [2]),
        .I1(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [6]),
        .I2(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [0]),
        .I3(\MC_VGA/bypass_blk._bypass_sync.cpt_reset_reg [3]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_7 
       (.I0(\MC_VGA/plusOp[0] [8]),
        .I1(\MC_VGA/plusOp[0] [9]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_8 
       (.I0(\MC_VGA/plusOp[0] [6]),
        .I1(\MC_VGA/plusOp[0] [7]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bypass_blk.bypass_sync_c_q[1][7]_i_9 
       (.I0(\MC_VGA/plusOp[0] [8]),
        .I1(\MC_VGA/plusOp[0] [9]),
        .O(\bypass_blk.bypass_sync_c_q[1][7]_i_9_n_0 ));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_0 ,\bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_1 ,\bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_2 ,\bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_3 }),
        .CYINIT(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/plusOp[0] [4:1]),
        .S(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [4:1]));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[0][8]_i_2 
       (.CI(\bypass_blk.bypass_sync_c_q_reg[0][4]_i_2_n_0 ),
        .CO({\bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_0 ,\bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_1 ,\bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_2 ,\bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/plusOp[0] [8:5]),
        .S(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[0] [8:5]));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[1][4]_i_2 
       (.CI(1'b0),
        .CO({\bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_0 ,\bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_1 ,\bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_2 ,\bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_3 }),
        .CYINIT(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/plusOp[1] [4:1]),
        .S(\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [4:1]));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[1][7]_i_15 
       (.CI(\bypass_blk.bypass_sync_c_q_reg[0][8]_i_2_n_0 ),
        .CO({\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_CO_UNCONNECTED [3:1],\MC_VGA/plusOp[0] [9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_15_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[1][7]_i_4 
       (.CI(1'b0),
        .CO({\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_CO_UNCONNECTED [3:2],\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_2 ,\bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bypass_blk.bypass_sync_c_q[1][7]_i_7_n_0 ,\bypass_blk.bypass_sync_c_q[1][7]_i_8_n_0 }),
        .O(\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bypass_blk.bypass_sync_c_q[1][7]_i_9_n_0 ,\bypass_blk.bypass_sync_c_q[1][7]_i_10_n_0 }));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[1][7]_i_5 
       (.CI(1'b0),
        .CO({\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_CO_UNCONNECTED [3],\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_1 ,\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_2 ,\bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bypass_blk.bypass_sync_c_q[1][7]_i_11_n_0 ,\bypass_blk.bypass_sync_c_q[1][7]_i_12_n_0 }),
        .O(\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_4 ,\bypass_blk.bypass_sync_c_q[1][7]_i_13_n_0 ,\bypass_blk.bypass_sync_c_q[1][7]_i_14_n_0 }));
  CARRY4 \bypass_blk.bypass_sync_c_q_reg[1][7]_i_6 
       (.CI(\bypass_blk.bypass_sync_c_q_reg[1][4]_i_2_n_0 ),
        .CO({\NLW_bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_CO_UNCONNECTED [3],\MC_VGA/plusOp[1] [8],\bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_2 ,\bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bypass_blk.bypass_sync_c_q_reg[1][7]_i_6_n_4 ,\MC_VGA/plusOp[1] [7:5]}),
        .S({1'b1,\MC_VGA/bypass_blk.bypass_sync_c_q_reg_n_0_[1] [7:5]}));
  LUT2 #(
    .INIT(4'h1)) 
    \c_q[0][0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[0] [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [0]));
  LUT4 #(
    .INIT(16'h0054)) 
    \c_q[0][0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .O(\c_q[0][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [10]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][10]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][12]_i_2_n_6 ),
        .O(\c_q[0][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [11]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][11]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][12]_i_2_n_5 ),
        .O(\c_q[0][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [12]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][12]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][12]_i_2_n_4 ),
        .O(\c_q[0][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [13]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][13]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][16]_i_2_n_7 ),
        .O(\c_q[0][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [14]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][14]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][16]_i_2_n_6 ),
        .O(\c_q[0][14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [15]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][15]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][16]_i_2_n_5 ),
        .O(\c_q[0][15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][16]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [16]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][16]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][16]_i_2_n_4 ),
        .O(\c_q[0][16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][17]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [17]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][17]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][20]_i_2_n_7 ),
        .O(\c_q[0][17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][18]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [18]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [18]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][18]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][20]_i_2_n_6 ),
        .O(\c_q[0][18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][19]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [19]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][19]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][20]_i_2_n_5 ),
        .O(\c_q[0][19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [1]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][1]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][4]_i_2_n_7 ),
        .O(\c_q[0][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][20]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [20]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [20]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][20]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][20]_i_2_n_4 ),
        .O(\c_q[0][20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][21]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [21]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [21]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][21]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][24]_i_2_n_7 ),
        .O(\c_q[0][21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][22]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [22]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [22]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][22]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][24]_i_2_n_6 ),
        .O(\c_q[0][22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][23]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [23]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [23]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][23]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][24]_i_2_n_5 ),
        .O(\c_q[0][23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][24]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [24]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [24]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][24]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][24]_i_2_n_4 ),
        .O(\c_q[0][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][25]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [25]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [25]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][25]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][28]_i_2_n_7 ),
        .O(\c_q[0][25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][26]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [26]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [26]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][26]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][28]_i_2_n_6 ),
        .O(\c_q[0][26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][27]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [27]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [27]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][27]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][28]_i_2_n_5 ),
        .O(\c_q[0][27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][28]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [28]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [28]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][28]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][28]_i_2_n_4 ),
        .O(\c_q[0][28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][29]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [29]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [29]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][29]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][30]_i_5_n_7 ),
        .O(\c_q[0][29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [2]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][2]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][4]_i_2_n_6 ),
        .O(\c_q[0][2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFB88C000)) 
    \c_q[0][30]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\c_q[0][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \c_q[0][30]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [5]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [8]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [7]),
        .O(\c_q[0][30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \c_q[0][30]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [11]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [12]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [10]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [9]),
        .I4(\c_q[0][30]_i_13_n_0 ),
        .O(\c_q[0][30]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \c_q[0][30]_i_12 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [22]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [21]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [24]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [23]),
        .O(\c_q[0][30]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \c_q[0][30]_i_13 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [14]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [13]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [16]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [15]),
        .O(\c_q[0][30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \c_q[0][30]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/camera_rst ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][30]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [30]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [30]));
  LUT4 #(
    .INIT(16'h5131)) 
    \c_q[0][30]_i_2__0 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .O(\c_q[0][30]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][30]_i_3 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][30]_i_5_n_6 ),
        .O(\c_q[0][30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2220)) 
    \c_q[0][30]_i_4 
       (.I0(\c_q[0][30]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_] ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .O(\c_q[0][30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \c_q[0][30]_i_6 
       (.I0(\c_q[0][30]_i_7_n_0 ),
        .I1(\c_q[0][30]_i_8_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [29]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [30]),
        .I5(\c_q[0][30]_i_9_n_0 ),
        .O(\c_q[0][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \c_q[0][30]_i_7 
       (.I0(\c_q[0][30]_i_10_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [2]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [4]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [3]),
        .I5(\c_q[0][30]_i_11_n_0 ),
        .O(\c_q[0][30]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \c_q[0][30]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [26]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [25]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [28]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [27]),
        .O(\c_q[0][30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \c_q[0][30]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [19]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [20]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [17]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [18]),
        .I4(\c_q[0][30]_i_12_n_0 ),
        .O(\c_q[0][30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][3]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][4]_i_2_n_5 ),
        .O(\c_q[0][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [4]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][4]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][4]_i_2_n_4 ),
        .O(\c_q[0][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [5]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][5]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][8]_i_2_n_7 ),
        .O(\c_q[0][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [6]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][6]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][8]_i_2_n_6 ),
        .O(\c_q[0][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [7]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][7]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][8]_i_2_n_5 ),
        .O(\c_q[0][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[0][8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [8]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][8]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][8]_i_2_n_4 ),
        .O(\c_q[0][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[0][9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[0] [9]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_d[0] [9]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c_q[0][9]_i_1__0 
       (.I0(\c_q[0][30]_i_4_n_0 ),
        .I1(\c_q_reg[0][12]_i_2_n_7 ),
        .O(\c_q[0][9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \c_q[1][0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [0]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][10]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [10]),
        .O(\c_q[1][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [11]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][12]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [12]),
        .O(\c_q[1][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [13]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][14]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [14]),
        .O(\c_q[1][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [15]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][16]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [16]),
        .O(\c_q[1][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][17]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [17]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][18]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [18]),
        .O(\c_q[1][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][19]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [19]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [1]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][20]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [20]),
        .O(\c_q[1][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][21]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [21]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][22]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [22]),
        .O(\c_q[1][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][23]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [23]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][24]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [24]),
        .O(\c_q[1][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][25]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [25]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][26]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [26]),
        .O(\c_q[1][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][27]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [27]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][28]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [28]),
        .O(\c_q[1][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][29]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [29]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][2]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [2]),
        .O(\c_q[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA888088)) 
    \c_q[1][30]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .O(\c_q[1][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \c_q[1][30]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [9]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [26]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [24]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [30]),
        .O(\c_q[1][30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c_q[1][30]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [20]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [23]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [11]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [5]),
        .O(\c_q[1][30]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \c_q[1][30]_i_12 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [27]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [29]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [12]),
        .O(\c_q[1][30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][30]_i_2 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [30]),
        .O(\c_q[1][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h777F7777)) 
    \c_q[1][30]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\c_q[1][30]_i_5_n_0 ),
        .I3(\c_q[1][30]_i_6_n_0 ),
        .I4(\c_q[1][30]_i_7_n_0 ),
        .O(\c_q[1][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \c_q[1][30]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [22]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [16]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [15]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [2]),
        .I4(\c_q[1][30]_i_8_n_0 ),
        .O(\c_q[1][30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \c_q[1][30]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [28]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [6]),
        .I4(\c_q[1][30]_i_9_n_0 ),
        .O(\c_q[1][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \c_q[1][30]_i_7 
       (.I0(\c_q[1][30]_i_10_n_0 ),
        .I1(\c_q[1][30]_i_11_n_0 ),
        .I2(\c_q[1][30]_i_12_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [7]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [3]),
        .O(\c_q[1][30]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \c_q[1][30]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [21]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [8]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [19]),
        .O(\c_q[1][30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \c_q[1][30]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [17]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [25]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [18]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [14]),
        .O(\c_q[1][30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [3]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][4]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [4]),
        .O(\c_q[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [5]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][6]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [6]),
        .O(\c_q[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [7]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \c_q[1][8]_i_1 
       (.I0(\c_q[1][30]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [8]),
        .O(\c_q[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c_q[1][9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [9]),
        .I1(\c_q[1][30]_i_3_n_0 ),
        .O(\c_q[1][9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][12]_i_2 
       (.CI(\c_q_reg[0][8]_i_2_n_0 ),
        .CO({\c_q_reg[0][12]_i_2_n_0 ,\c_q_reg[0][12]_i_2_n_1 ,\c_q_reg[0][12]_i_2_n_2 ,\c_q_reg[0][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][12]_i_2_n_4 ,\c_q_reg[0][12]_i_2_n_5 ,\c_q_reg[0][12]_i_2_n_6 ,\c_q_reg[0][12]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][16]_i_2 
       (.CI(\c_q_reg[0][12]_i_2_n_0 ),
        .CO({\c_q_reg[0][16]_i_2_n_0 ,\c_q_reg[0][16]_i_2_n_1 ,\c_q_reg[0][16]_i_2_n_2 ,\c_q_reg[0][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][16]_i_2_n_4 ,\c_q_reg[0][16]_i_2_n_5 ,\c_q_reg[0][16]_i_2_n_6 ,\c_q_reg[0][16]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][20]_i_2 
       (.CI(\c_q_reg[0][16]_i_2_n_0 ),
        .CO({\c_q_reg[0][20]_i_2_n_0 ,\c_q_reg[0][20]_i_2_n_1 ,\c_q_reg[0][20]_i_2_n_2 ,\c_q_reg[0][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][20]_i_2_n_4 ,\c_q_reg[0][20]_i_2_n_5 ,\c_q_reg[0][20]_i_2_n_6 ,\c_q_reg[0][20]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][24]_i_2 
       (.CI(\c_q_reg[0][20]_i_2_n_0 ),
        .CO({\c_q_reg[0][24]_i_2_n_0 ,\c_q_reg[0][24]_i_2_n_1 ,\c_q_reg[0][24]_i_2_n_2 ,\c_q_reg[0][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][24]_i_2_n_4 ,\c_q_reg[0][24]_i_2_n_5 ,\c_q_reg[0][24]_i_2_n_6 ,\c_q_reg[0][24]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][28]_i_2 
       (.CI(\c_q_reg[0][24]_i_2_n_0 ),
        .CO({\c_q_reg[0][28]_i_2_n_0 ,\c_q_reg[0][28]_i_2_n_1 ,\c_q_reg[0][28]_i_2_n_2 ,\c_q_reg[0][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][28]_i_2_n_4 ,\c_q_reg[0][28]_i_2_n_5 ,\c_q_reg[0][28]_i_2_n_6 ,\c_q_reg[0][28]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][30]_i_5 
       (.CI(\c_q_reg[0][28]_i_2_n_0 ),
        .CO({\NLW_c_q_reg[0][30]_i_5_CO_UNCONNECTED [3:1],\c_q_reg[0][30]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_c_q_reg[0][30]_i_5_O_UNCONNECTED [3:2],\c_q_reg[0][30]_i_5_n_6 ,\c_q_reg[0][30]_i_5_n_7 }),
        .S({1'b0,1'b0,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [30:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\c_q_reg[0][4]_i_2_n_0 ,\c_q_reg[0][4]_i_2_n_1 ,\c_q_reg[0][4]_i_2_n_2 ,\c_q_reg[0][4]_i_2_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][4]_i_2_n_4 ,\c_q_reg[0][4]_i_2_n_5 ,\c_q_reg[0][4]_i_2_n_6 ,\c_q_reg[0][4]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[0][8]_i_2 
       (.CI(\c_q_reg[0][4]_i_2_n_0 ),
        .CO({\c_q_reg[0][8]_i_2_n_0 ,\c_q_reg[0][8]_i_2_n_1 ,\c_q_reg[0][8]_i_2_n_2 ,\c_q_reg[0][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\c_q_reg[0][8]_i_2_n_4 ,\c_q_reg[0][8]_i_2_n_5 ,\c_q_reg[0][8]_i_2_n_6 ,\c_q_reg[0][8]_i_2_n_7 }),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][12]_i_2 
       (.CI(\c_q_reg[1][8]_i_2_n_0 ),
        .CO({\c_q_reg[1][12]_i_2_n_0 ,\c_q_reg[1][12]_i_2_n_1 ,\c_q_reg[1][12]_i_2_n_2 ,\c_q_reg[1][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [12:9]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][16]_i_2 
       (.CI(\c_q_reg[1][12]_i_2_n_0 ),
        .CO({\c_q_reg[1][16]_i_2_n_0 ,\c_q_reg[1][16]_i_2_n_1 ,\c_q_reg[1][16]_i_2_n_2 ,\c_q_reg[1][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [16:13]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][20]_i_2 
       (.CI(\c_q_reg[1][16]_i_2_n_0 ),
        .CO({\c_q_reg[1][20]_i_2_n_0 ,\c_q_reg[1][20]_i_2_n_1 ,\c_q_reg[1][20]_i_2_n_2 ,\c_q_reg[1][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [20:17]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][24]_i_2 
       (.CI(\c_q_reg[1][20]_i_2_n_0 ),
        .CO({\c_q_reg[1][24]_i_2_n_0 ,\c_q_reg[1][24]_i_2_n_1 ,\c_q_reg[1][24]_i_2_n_2 ,\c_q_reg[1][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [24:21]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][28]_i_2 
       (.CI(\c_q_reg[1][24]_i_2_n_0 ),
        .CO({\c_q_reg[1][28]_i_2_n_0 ,\c_q_reg[1][28]_i_2_n_1 ,\c_q_reg[1][28]_i_2_n_2 ,\c_q_reg[1][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [28:25]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][30]_i_4 
       (.CI(\c_q_reg[1][28]_i_2_n_0 ),
        .CO({\NLW_c_q_reg[1][30]_i_4_CO_UNCONNECTED [3:1],\c_q_reg[1][30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_c_q_reg[1][30]_i_4_O_UNCONNECTED [3:2],\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [30:29]}),
        .S({1'b0,1'b0,\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [30:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][4]_i_2 
       (.CI(1'b0),
        .CO({\c_q_reg[1][4]_i_2_n_0 ,\c_q_reg[1][4]_i_2_n_1 ,\c_q_reg[1][4]_i_2_n_2 ,\c_q_reg[1][4]_i_2_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [4:1]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \c_q_reg[1][8]_i_2 
       (.CI(\c_q_reg[1][4]_i_2_n_0 ),
        .CO({\c_q_reg[1][8]_i_2_n_0 ,\c_q_reg[1][8]_i_2_n_1 ,\c_q_reg[1][8]_i_2_n_2 ,\c_q_reg[1][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/plusOp[1] [8:5]),
        .S(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [8:5]));
  LUT2 #(
    .INIT(4'hE)) 
    cam_reset_i_1
       (.I0(\MC_VGA/cameras[0].MC/camera_rst ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/rst_q_q ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/cam_reset0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \camera_raw_q[ctl][c][0][30]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\camera_raw_q[ctl][c][0][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [0]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [0]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [0]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [10]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [10]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [10]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [11]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [11]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [11]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [12]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [12]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [12]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [13]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [13]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [13]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [14]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [14]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \camera_raw_q[ctl][c][1][14]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .O(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F008888)) 
    \camera_raw_q[ctl][c][1][15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [15]),
        .I1(\camera_raw_q[ctl][c][1][15]_i_2_n_0 ),
        .I2(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [15]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [15]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \camera_raw_q[ctl][c][1][15]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .O(\camera_raw_q[ctl][c][1][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][16]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [16]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][17]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [17]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][18]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [18]),
        .O(\camera_raw_q[ctl][c][1][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][19]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [19]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [1]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [1]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][20]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [20]),
        .O(\camera_raw_q[ctl][c][1][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][21]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [21]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][22]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [22]),
        .O(\camera_raw_q[ctl][c][1][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][23]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [23]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][24]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [24]),
        .O(\camera_raw_q[ctl][c][1][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][25]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [25]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][26]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [26]),
        .O(\camera_raw_q[ctl][c][1][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][27]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [27]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][28]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [28]),
        .O(\camera_raw_q[ctl][c][1][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \camera_raw_q[ctl][c][1][29]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [29]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][c][1][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [2]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [2]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [2]));
  LUT3 #(
    .INIT(8'h15)) 
    \camera_raw_q[ctl][c][1][30]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .O(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \camera_raw_q[ctl][c][1][30]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [30]),
        .O(\camera_raw_q[ctl][c][1][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [3]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [3]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [3]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [4]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [4]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [4]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [5]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [5]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [5]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [6]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [6]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [6]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [7]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [7]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [7]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [8]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [8]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [8]));
  LUT6 #(
    .INIT(64'h0020222200F000F0)) 
    \camera_raw_q[ctl][c][1][9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/c_q_reg_n_0_[1] [9]),
        .I1(\camera_raw_q[ctl][c][1][30]_i_1_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/line_q [9]),
        .I3(\camera_raw_q[ctl][c][1][14]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][c][1] [9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \camera_raw_q[ctl][state][image_end]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][state][image_end] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \camera_raw_q[ctl][state][image_start]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][state][image_start]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h000000A2)) 
    \camera_raw_q[ctl][state][line_end]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\camera_raw_q[ctl][state][line_end]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \camera_raw_q[ctl][valid]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\MC_VGA/cameras[0].MC/camera_raw[ctl][valid] ));
  LUT3 #(
    .INIT(8'h1F)) 
    \cameras[0].MC/camera_rst0 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg [3]),
        .I1(\MC_VGA/cameras[0].MC/sync_reset.n_reg [4]),
        .I2(\MC_VGA/cameras[0].MC/sync_reset.n_reg [5]),
        .O(\cameras[0].MC/camera_rst0_n_0 ));
  LUT6 #(
    .INIT(64'hEB1414EB14EBEB14)) 
    \cnt_t_3[1]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .O(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [1]));
  LUT6 #(
    .INIT(64'hEB1414EB14EBEB14)) 
    \cnt_t_3[1]_i_1__0 
       (.I0(\cnt_t_3[4]_i_2_n_0 ),
        .I1(\cnt_t_3[2]_i_4__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .O(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [1]));
  LUT6 #(
    .INIT(64'hEB1414EB14EBEB14)) 
    \cnt_t_3[1]_i_1__1 
       (.I0(\cnt_t_3[4]_i_2__0_n_0 ),
        .I1(\cnt_t_3[2]_i_4__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .O(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [1]));
  LUT6 #(
    .INIT(64'h65AA99A9559A9AAA)) 
    \cnt_t_3[2]_i_1 
       (.I0(\cnt_t_3[2]_i_2__0_n_0 ),
        .I1(\cnt_t_3[4]_i_3_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .I3(\cnt_t_3[2]_i_3_n_0 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I5(\cnt_t_3[2]_i_4_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [2]));
  LUT6 #(
    .INIT(64'h65AA99A9559A9AAA)) 
    \cnt_t_3[2]_i_1__0 
       (.I0(\cnt_t_3[2]_i_2__1_n_0 ),
        .I1(\cnt_t_3[4]_i_2_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .I3(\cnt_t_3[2]_i_3__0_n_0 ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I5(\cnt_t_3[2]_i_4__0_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [2]));
  LUT6 #(
    .INIT(64'h63CC99C9339C9CCC)) 
    \cnt_t_3[2]_i_1__1 
       (.I0(\cnt_t_3[4]_i_2__0_n_0 ),
        .I1(\cnt_t_3[2]_i_2_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .I3(\cnt_t_3[2]_i_3__1_n_0 ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I5(\cnt_t_3[2]_i_4__1_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h96699696)) 
    \cnt_t_3[2]_i_2 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [2]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h96699696)) 
    \cnt_t_3[2]_i_2__0 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [2]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h96699696)) 
    \cnt_t_3[2]_i_2__1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [2]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[2]_i_3 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .O(\cnt_t_3[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[2]_i_3__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .O(\cnt_t_3[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[2]_i_3__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .O(\cnt_t_3[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00555557FF)) 
    \cnt_t_3[2]_i_4 
       (.I0(\cnt_t_3[4]_i_7__1_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .O(\cnt_t_3[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00555557FF)) 
    \cnt_t_3[2]_i_4__0 
       (.I0(\cnt_t_3[4]_i_6__1_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .O(\cnt_t_3[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00555557FF)) 
    \cnt_t_3[2]_i_4__1 
       (.I0(\cnt_t_3[4]_i_6_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .O(\cnt_t_3[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h3C0F8787B4B4F0C3)) 
    \cnt_t_3[3]_i_2 
       (.I0(\cnt_t_3[3]_i_4__0_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\cnt_t_3[3]_i_5__0_n_0 ),
        .I3(\cnt_t_3[3]_i_6_n_0 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I5(\cnt_t_3[3]_i_7_n_0 ),
        .O(\cnt_t_3[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3C0F8787B4B4F0C3)) 
    \cnt_t_3[3]_i_2__0 
       (.I0(\cnt_t_3[3]_i_4__1_n_0 ),
        .I1(\cnt_t_3[2]_i_4__0_n_0 ),
        .I2(\cnt_t_3[3]_i_5__1_n_0 ),
        .I3(\cnt_t_3[3]_i_6__0_n_0 ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I5(\cnt_t_3[3]_i_7__0_n_0 ),
        .O(\cnt_t_3[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB803CF8B47FC3074)) 
    \cnt_t_3[3]_i_2__1 
       (.I0(\cnt_t_3[3]_i_4_n_0 ),
        .I1(\cnt_t_3[2]_i_4__1_n_0 ),
        .I2(\cnt_t_3[3]_i_5_n_0 ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I4(\cnt_t_3[3]_i_6__1_n_0 ),
        .I5(\cnt_t_3[3]_i_7__1_n_0 ),
        .O(\cnt_t_3[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h65A6A66565656565)) 
    \cnt_t_3[3]_i_3 
       (.I0(\cnt_t_3[3]_i_5__0_n_0 ),
        .I1(\cnt_t_3[3]_i_7_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .O(\cnt_t_3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h65A6A66565656565)) 
    \cnt_t_3[3]_i_3__0 
       (.I0(\cnt_t_3[3]_i_5__1_n_0 ),
        .I1(\cnt_t_3[3]_i_7__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .O(\cnt_t_3[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h95A9A99595959595)) 
    \cnt_t_3[3]_i_3__1 
       (.I0(\cnt_t_3[3]_i_8_n_0 ),
        .I1(\cnt_t_3[3]_i_6__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .O(\cnt_t_3[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hEB82)) 
    \cnt_t_3[3]_i_4 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h147D)) 
    \cnt_t_3[3]_i_4__0 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h147D)) 
    \cnt_t_3[3]_i_4__1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[3]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hBE280000)) 
    \cnt_t_3[3]_i_5 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .I4(\cnt_t_3[2]_i_2_n_0 ),
        .O(\cnt_t_3[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_t_3[3]_i_5__0 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I1(\cnt_t_3[4]_i_9_n_0 ),
        .O(\cnt_t_3[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_t_3[3]_i_5__1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I1(\cnt_t_3[4]_i_10__0_n_0 ),
        .O(\cnt_t_3[3]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    \cnt_t_3[3]_i_6 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hBE28)) 
    \cnt_t_3[3]_i_6__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[3]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \cnt_t_3[3]_i_6__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [2]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .O(\cnt_t_3[3]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \cnt_t_3[3]_i_7 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [2]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .O(\cnt_t_3[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \cnt_t_3[3]_i_7__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [2]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .O(\cnt_t_3[3]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[3]_i_7__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I1(\cnt_t_3[4]_i_10__1_n_0 ),
        .O(\cnt_t_3[3]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_t_3[3]_i_8 
       (.I0(\cnt_t_3[4]_i_10__1_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .O(\cnt_t_3[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_t_3[4]_i_1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\cnt_t_3[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9A59)) 
    \cnt_t_3[4]_i_10 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [3]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I3(\cnt_t_3[4]_i_12__0_n_0 ),
        .O(\cnt_t_3[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h22B2DD4DDD4D22B2)) 
    \cnt_t_3[4]_i_10__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [2]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [3]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .O(\cnt_t_3[4]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h22B2DD4DDD4D22B2)) 
    \cnt_t_3[4]_i_10__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [2]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [3]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .O(\cnt_t_3[4]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF222B2BBB)) 
    \cnt_t_3[4]_i_11 
       (.I0(\cnt_t_3[3]_i_7_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .I3(\cnt_t_3[2]_i_3_n_0 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I5(\cnt_t_3[3]_i_5__0_n_0 ),
        .O(\cnt_t_3[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hD4DD)) 
    \cnt_t_3[4]_i_11__0 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [2]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[4]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hD4DD)) 
    \cnt_t_3[4]_i_11__1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [2]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[4]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hC7DF10F710F7C7DF)) 
    \cnt_t_3[4]_i_12 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [2]),
        .O(\cnt_t_3[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hD4DD)) 
    \cnt_t_3[4]_i_12__0 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [2]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[4]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hC7DF10F710F7C7DF)) 
    \cnt_t_3[4]_i_12__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [2]),
        .O(\cnt_t_3[4]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hC7DF10F710F7C7DF)) 
    \cnt_t_3[4]_i_13 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [2]),
        .O(\cnt_t_3[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h40404055)) 
    \cnt_t_3[4]_i_2 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I2(\cnt_t_3[4]_i_5__0_n_0 ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I4(\cnt_t_3[4]_i_6__1_n_0 ),
        .O(\cnt_t_3[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40404055)) 
    \cnt_t_3[4]_i_2__0 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I2(\cnt_t_3[4]_i_5__1_n_0 ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I4(\cnt_t_3[4]_i_6_n_0 ),
        .O(\cnt_t_3[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h40404055)) 
    \cnt_t_3[4]_i_3 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I2(\cnt_t_3[4]_i_6__0_n_0 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I4(\cnt_t_3[4]_i_7__1_n_0 ),
        .O(\cnt_t_3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h47B8B847748B748B)) 
    \cnt_t_3[4]_i_3__0 
       (.I0(\cnt_t_3[4]_i_7_n_0 ),
        .I1(\cnt_t_3[2]_i_4__0_n_0 ),
        .I2(\cnt_t_3[4]_i_8__0_n_0 ),
        .I3(\cnt_t_3[4]_i_9__0_n_0 ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I5(\cnt_t_3[4]_i_10__0_n_0 ),
        .O(\cnt_t_3[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h47B8B847748B748B)) 
    \cnt_t_3[4]_i_3__1 
       (.I0(\cnt_t_3[4]_i_7__0_n_0 ),
        .I1(\cnt_t_3[2]_i_4__1_n_0 ),
        .I2(\cnt_t_3[4]_i_8__1_n_0 ),
        .I3(\cnt_t_3[4]_i_9__1_n_0 ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I5(\cnt_t_3[4]_i_10__1_n_0 ),
        .O(\cnt_t_3[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h4B77B488784487BB)) 
    \cnt_t_3[4]_i_4 
       (.I0(\cnt_t_3[4]_i_8_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I3(\cnt_t_3[4]_i_9_n_0 ),
        .I4(\cnt_t_3[4]_i_10_n_0 ),
        .I5(\cnt_t_3[4]_i_11_n_0 ),
        .O(\cnt_t_3[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA69A9A5965A6A69A)) 
    \cnt_t_3[4]_i_4__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [3]),
        .I4(\cnt_t_3[4]_i_11__1_n_0 ),
        .I5(\cnt_t_3[4]_i_12_n_0 ),
        .O(\cnt_t_3[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hA69A9A5965A6A69A)) 
    \cnt_t_3[4]_i_4__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [3]),
        .I4(\cnt_t_3[4]_i_11__0_n_0 ),
        .I5(\cnt_t_3[4]_i_12__1_n_0 ),
        .O(\cnt_t_3[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hA69A9A5965A6A69A)) 
    \cnt_t_3[4]_i_5 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [3]),
        .I4(\cnt_t_3[4]_i_12__0_n_0 ),
        .I5(\cnt_t_3[4]_i_13_n_0 ),
        .O(\cnt_t_3[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_t_3[4]_i_5__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_t_3[4]_i_5__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[4]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_6 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .O(\cnt_t_3[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_t_3[4]_i_6__0 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .O(\cnt_t_3[4]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_6__1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .O(\cnt_t_3[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h022A02022A2A022A)) 
    \cnt_t_3[4]_i_7 
       (.I0(\cnt_t_3[3]_i_5__1_n_0 ),
        .I1(\cnt_t_3[3]_i_7__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I4(\cnt_t_3[2]_i_3__0_n_0 ),
        .I5(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h20A22020A2A220A2)) 
    \cnt_t_3[4]_i_7__0 
       (.I0(\cnt_t_3[3]_i_8_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I2(\cnt_t_3[3]_i_6__1_n_0 ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I4(\cnt_t_3[2]_i_3__1_n_0 ),
        .I5(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_7__1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .O(\cnt_t_3[4]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h022A02022A2A022A)) 
    \cnt_t_3[4]_i_8 
       (.I0(\cnt_t_3[3]_i_5__0_n_0 ),
        .I1(\cnt_t_3[3]_i_7_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I4(\cnt_t_3[2]_i_3_n_0 ),
        .I5(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF222B2BBB)) 
    \cnt_t_3[4]_i_8__0 
       (.I0(\cnt_t_3[3]_i_7__0_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .I3(\cnt_t_3[2]_i_3__0_n_0 ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I5(\cnt_t_3[3]_i_5__1_n_0 ),
        .O(\cnt_t_3[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h5757577F577F7F7F)) 
    \cnt_t_3[4]_i_8__1 
       (.I0(\cnt_t_3[3]_i_7__1_n_0 ),
        .I1(\cnt_t_3[3]_i_6__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .I4(\cnt_t_3[2]_i_3__1_n_0 ),
        .I5(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .O(\cnt_t_3[4]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h22B2DD4DDD4D22B2)) 
    \cnt_t_3[4]_i_9 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [2]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [3]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .O(\cnt_t_3[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h9A59)) 
    \cnt_t_3[4]_i_9__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [3]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I3(\cnt_t_3[4]_i_11__1_n_0 ),
        .O(\cnt_t_3[4]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h9A59)) 
    \cnt_t_3[4]_i_9__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [3]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .I3(\cnt_t_3[4]_i_11__0_n_0 ),
        .O(\cnt_t_3[4]_i_9__1_n_0 ));
  MUXF7 \cnt_t_3_reg[3]_i_1 
       (.I0(\cnt_t_3[3]_i_2_n_0 ),
        .I1(\cnt_t_3[3]_i_3_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [3]),
        .S(\cnt_t_3[4]_i_3_n_0 ));
  MUXF7 \cnt_t_3_reg[3]_i_1__0 
       (.I0(\cnt_t_3[3]_i_2__0_n_0 ),
        .I1(\cnt_t_3[3]_i_3__0_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [3]),
        .S(\cnt_t_3[4]_i_2_n_0 ));
  MUXF7 \cnt_t_3_reg[3]_i_1__1 
       (.I0(\cnt_t_3[3]_i_2__1_n_0 ),
        .I1(\cnt_t_3[3]_i_3__1_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [3]),
        .S(\cnt_t_3[4]_i_2__0_n_0 ));
  MUXF7 \cnt_t_3_reg[4]_i_1 
       (.I0(\cnt_t_3[4]_i_3__0_n_0 ),
        .I1(\cnt_t_3[4]_i_4__0_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [4]),
        .S(\cnt_t_3[4]_i_2_n_0 ));
  MUXF7 \cnt_t_3_reg[4]_i_1__0 
       (.I0(\cnt_t_3[4]_i_3__1_n_0 ),
        .I1(\cnt_t_3[4]_i_4__1_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [4]),
        .S(\cnt_t_3[4]_i_2__0_n_0 ));
  MUXF7 \cnt_t_3_reg[4]_i_2 
       (.I0(\cnt_t_3[4]_i_4_n_0 ),
        .I1(\cnt_t_3[4]_i_5_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [4]),
        .S(\cnt_t_3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][0]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][0]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][0]_i_2 
       (.I0(\csi_q[data][1]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][0]_i_4_n_0 ),
        .O(\csi_q[data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \csi_q[data][0]_i_3 
       (.I0(\csi_q[data][1]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][0]_i_5_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I4(\csi_q[data][0]_i_6_n_0 ),
        .I5(\csi_q[data][0]_i_7_n_0 ),
        .O(\csi_q[data][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csi_q[data][0]_i_4 
       (.I0(\csi_q[data][2]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][4]_i_8_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I4(\csi_q[data][0]_i_8_n_0 ),
        .O(\csi_q[data][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \csi_q[data][0]_i_5 
       (.I0(\csi_q[data][0]_i_9_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][4]_i_9_n_0 ),
        .O(\csi_q[data][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \csi_q[data][0]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .O(\csi_q[data][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \csi_q[data][0]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h5555303F)) 
    \csi_q[data][0]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csi_q[data][0]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [2]),
        .O(\csi_q[data][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][1]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][1]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \csi_q[data][1]_i_2 
       (.I0(\csi_q[data][1]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][2]_i_4_n_0 ),
        .O(\csi_q[data][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][1]_i_3 
       (.I0(\csi_q[data][2]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][1]_i_5_n_0 ),
        .O(\csi_q[data][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \csi_q[data][1]_i_4 
       (.I0(\csi_q[data][3]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][1]_i_6_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I4(\csi_q[data][1]_i_7_n_0 ),
        .O(\csi_q[data][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h47444777)) 
    \csi_q[data][1]_i_5 
       (.I0(\csi_q[data][3]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][1]_i_8_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I4(\csi_q[data][1]_i_9_n_0 ),
        .O(\csi_q[data][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \csi_q[data][1]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .O(\csi_q[data][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044477747)) 
    \csi_q[data][1]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \csi_q[data][1]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .O(\csi_q[data][1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \csi_q[data][1]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][2]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][2]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][2]_i_2 
       (.I0(\csi_q[data][3]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][2]_i_4_n_0 ),
        .O(\csi_q[data][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \csi_q[data][2]_i_3 
       (.I0(\csi_q[data][2]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][3]_i_5_n_0 ),
        .O(\csi_q[data][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][2]_i_4 
       (.I0(\csi_q[data][2]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][2]_i_7_n_0 ),
        .O(\csi_q[data][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][2]_i_5 
       (.I0(\csi_q[data][2]_i_8_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][0]_i_5_n_0 ),
        .O(\csi_q[data][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csi_q[data][2]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I1(\csi_q[data][7]_i_17_n_0 ),
        .I2(\csi_q[data][4]_i_8_n_0 ),
        .O(\csi_q[data][2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csi_q[data][2]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I1(\csi_q[data][4]_i_7_n_0 ),
        .I2(\csi_q[data][2]_i_9_n_0 ),
        .O(\csi_q[data][2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \csi_q[data][2]_i_8 
       (.I0(\csi_q[data][4]_i_11_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][7]_i_21_n_0 ),
        .O(\csi_q[data][2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \csi_q[data][2]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .O(\csi_q[data][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][3]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][3]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \csi_q[data][3]_i_2 
       (.I0(\csi_q[data][3]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][4]_i_4_n_0 ),
        .O(\csi_q[data][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \csi_q[data][3]_i_3 
       (.I0(\csi_q[data][3]_i_5_n_0 ),
        .I1(\csi_q[data][4]_i_5_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .O(\csi_q[data][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][3]_i_4 
       (.I0(\csi_q[data][5]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][3]_i_6_n_0 ),
        .O(\csi_q[data][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][3]_i_5 
       (.I0(\csi_q[data][5]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][3]_i_7_n_0 ),
        .O(\csi_q[data][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][3]_i_6 
       (.I0(\csi_q[data][7]_i_27_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][3]_i_8_n_0 ),
        .O(\csi_q[data][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csi_q[data][3]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I1(\csi_q[data][7]_i_24_n_0 ),
        .I2(\csi_q[data][3]_i_9_n_0 ),
        .O(\csi_q[data][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \csi_q[data][3]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .O(\csi_q[data][3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csi_q[data][3]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [3]),
        .O(\csi_q[data][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][4]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][4]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hEEE222E2)) 
    \csi_q[data][4]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [2]),
        .O(\csi_q[data][4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csi_q[data][4]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .O(\csi_q[data][4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][4]_i_2 
       (.I0(\csi_q[data][5]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][4]_i_4_n_0 ),
        .O(\csi_q[data][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][4]_i_3 
       (.I0(\csi_q[data][5]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][4]_i_5_n_0 ),
        .O(\csi_q[data][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \csi_q[data][4]_i_4 
       (.I0(\csi_q[data][4]_i_6_n_0 ),
        .I1(\csi_q[data][4]_i_7_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I3(\csi_q[data][7]_i_17_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I5(\csi_q[data][4]_i_8_n_0 ),
        .O(\csi_q[data][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \csi_q[data][4]_i_5 
       (.I0(\csi_q[data][4]_i_9_n_0 ),
        .I1(\csi_q[data][4]_i_10_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I3(\csi_q[data][4]_i_11_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I5(\csi_q[data][7]_i_21_n_0 ),
        .O(\csi_q[data][4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \csi_q[data][4]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .O(\csi_q[data][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h44477477)) 
    \csi_q[data][4]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .O(\csi_q[data][4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \csi_q[data][4]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [4]),
        .O(\csi_q[data][4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csi_q[data][4]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .O(\csi_q[data][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][5]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][5]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \csi_q[data][5]_i_2 
       (.I0(\csi_q[data][5]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][6]_i_4_n_0 ),
        .O(\csi_q[data][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \csi_q[data][5]_i_3 
       (.I0(\csi_q[data][5]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][6]_i_5_n_0 ),
        .O(\csi_q[data][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \csi_q[data][5]_i_4 
       (.I0(\csi_q[data][5]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][7]_i_20_n_0 ),
        .O(\csi_q[data][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \csi_q[data][5]_i_5 
       (.I0(\csi_q[data][5]_i_7_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I2(\csi_q[data][5]_i_8_n_0 ),
        .O(\csi_q[data][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \csi_q[data][5]_i_6 
       (.I0(\csi_q[data][7]_i_18_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][1]_i_6_n_0 ),
        .O(\csi_q[data][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][5]_i_7 
       (.I0(\csi_q[data][7]_i_25_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][1]_i_8_n_0 ),
        .O(\csi_q[data][5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \csi_q[data][5]_i_8 
       (.I0(\csi_q[data][7]_i_23_n_0 ),
        .I1(\csi_q[data][7]_i_24_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][6]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][6]_i_3_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][6]_i_2 
       (.I0(\csi_q[data][7]_i_9_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I2(\csi_q[data][6]_i_4_n_0 ),
        .O(\csi_q[data][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csi_q[data][6]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I1(\csi_q[data][7]_i_14_n_0 ),
        .I2(\csi_q[data][6]_i_5_n_0 ),
        .O(\csi_q[data][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csi_q[data][6]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I1(\csi_q[data][7]_i_8_n_0 ),
        .I2(\csi_q[data][6]_i_6_n_0 ),
        .O(\csi_q[data][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csi_q[data][6]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I1(\csi_q[data][7]_i_13_n_0 ),
        .I2(\csi_q[data][6]_i_7_n_0 ),
        .O(\csi_q[data][6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \csi_q[data][6]_i_6 
       (.I0(\csi_q[data][4]_i_6_n_0 ),
        .I1(\csi_q[data][4]_i_7_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \csi_q[data][6]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I1(\csi_q[data][4]_i_9_n_0 ),
        .I2(\csi_q[data][4]_i_10_n_0 ),
        .O(\csi_q[data][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000200020002AA02)) 
    \csi_q[data][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\csi_q[data][7]_i_2_n_0 ),
        .I2(\csi_q[data][7]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I4(\csi_q[data][7]_i_4_n_0 ),
        .I5(\csi_q[data][7]_i_5_n_0 ),
        .O(\csi_q[data][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \csi_q[data][7]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABEFABABABEFEFEF)) 
    \csi_q[data][7]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .O(\csi_q[data][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \csi_q[data][7]_i_12 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \csi_q[data][7]_i_13 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I1(\csi_q[data][7]_i_21_n_0 ),
        .I2(\csi_q[data][7]_i_22_n_0 ),
        .O(\csi_q[data][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0FFABABABAB)) 
    \csi_q[data][7]_i_14 
       (.I0(\csi_q[data][7]_i_23_n_0 ),
        .I1(\csi_q[data][7]_i_24_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I3(\csi_q[data][7]_i_25_n_0 ),
        .I4(\csi_q[data][7]_i_26_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .O(\csi_q[data][7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \csi_q[data][7]_i_15 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \csi_q[data][7]_i_16 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [4]),
        .O(\csi_q[data][7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h03F35555)) 
    \csi_q[data][7]_i_17 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2FF00)) 
    \csi_q[data][7]_i_18 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \csi_q[data][7]_i_19 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [5]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \csi_q[data][7]_i_2 
       (.I0(\csi_q[data][7]_i_6_n_0 ),
        .I1(\csi_q[data][7]_i_7_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I3(\csi_q[data][7]_i_8_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [0]),
        .I5(\csi_q[data][7]_i_9_n_0 ),
        .O(\csi_q[data][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \csi_q[data][7]_i_20 
       (.I0(\csi_q[data][7]_i_27_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][7]_i_28_n_0 ),
        .O(\csi_q[data][7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2FF00)) 
    \csi_q[data][7]_i_21 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h27FF27FF00FFFFFF)) 
    \csi_q[data][7]_i_22 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h470047000000FF00)) 
    \csi_q[data][7]_i_23 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csi_q[data][7]_i_24 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .O(\csi_q[data][7]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFC0CAAAA)) 
    \csi_q[data][7]_i_25 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [9]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .O(\csi_q[data][7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \csi_q[data][7]_i_26 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [5]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h44477477)) 
    \csi_q[data][7]_i_27 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [7]),
        .O(\csi_q[data][7]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h1D001DFF)) 
    \csi_q[data][7]_i_28 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .O(\csi_q[data][7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    \csi_q[data][7]_i_3 
       (.I0(\align_q[4]_i_5_n_0 ),
        .I1(\state_align_q[2]_i_4_n_0 ),
        .I2(\align_q[1]_i_2_n_0 ),
        .I3(\state_align_q[2]_i_3_n_0 ),
        .I4(\align_q[0]_i_2_n_0 ),
        .I5(\csi_q[data][7]_i_10_n_0 ),
        .O(\csi_q[data][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \csi_q[data][7]_i_4 
       (.I0(\csi_q[data][7]_i_11_n_0 ),
        .I1(\csi_q[data][7]_i_12_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [1]),
        .I3(\csi_q[data][7]_i_13_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/align_q_reg_n_0_ [0]),
        .I5(\csi_q[data][7]_i_14_n_0 ),
        .O(\csi_q[data][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAB)) 
    \csi_q[data][7]_i_5 
       (.I0(\align_q[4]_i_5__0_n_0 ),
        .I1(\state_align_q[2]_i_4__0_n_0 ),
        .I2(\align_q[0]_i_2__0_n_0 ),
        .I3(\align_q[1]_i_2__0_n_0 ),
        .I4(\state_align_q[2]_i_3__0_n_0 ),
        .I5(\csi_q[data][7]_i_15_n_0 ),
        .O(\csi_q[data][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABEFABABABEFEFEF)) 
    \csi_q[data][7]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .O(\csi_q[data][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \csi_q[data][7]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .O(\csi_q[data][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csi_q[data][7]_i_8 
       (.I0(\csi_q[data][7]_i_16_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][7]_i_17_n_0 ),
        .O(\csi_q[data][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0DFF0D00)) 
    \csi_q[data][7]_i_9 
       (.I0(\csi_q[data][7]_i_18_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [2]),
        .I2(\csi_q[data][7]_i_19_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/align_q_reg_n_0_ [1]),
        .I4(\csi_q[data][7]_i_20_n_0 ),
        .O(\csi_q[data][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csi_q[valid]_i_1 
       (.I0(\csi_q[valid]_i_2_n_0 ),
        .I1(\csi_q[valid]_i_3_n_0 ),
        .O(\csi_q[valid]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \csi_q[valid]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I2(\csi_q[valid]_i_4_n_0 ),
        .O(\csi_q[valid]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csi_q[valid]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I1(\state_merger_q[2]_i_4_n_0 ),
        .O(\csi_q[valid]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \csi_q[valid]_i_4 
       (.I0(\align_q[4]_i_3_n_0 ),
        .I1(\align_q[4]_i_3__0_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .O(\csi_q[valid]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_data_in[7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\fifo_data_in[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    fifo_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rd_en ));
  LUT4 #(
    .INIT(16'h0002)) 
    fifo_i_1__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rd_en ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    fifo_lane_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/srst ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    fifo_lane_i_10
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/wr_en ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    fifo_lane_i_10__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/wr_en ));
  LUT6 #(
    .INIT(64'h0400140000001000)) 
    fifo_lane_i_11
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10 ),
        .I5(fifo_lane_i_13_n_0),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rd_en ));
  LUT6 #(
    .INIT(64'h0000000000003400)) 
    fifo_lane_i_11__0
       (.I0(fifo_lane_i_12__0_n_0),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rd_en ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    fifo_lane_i_12
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I1(fifo_lane_i_14_n_0),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h2EFF)) 
    fifo_lane_i_12__0
       (.I0(\csi_q[data][7]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I2(\csi_q[data][7]_i_5_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .O(fifo_lane_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    fifo_lane_i_13
       (.I0(fifo_lane_i_12__0_n_0),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I3(\state_merger_q[1]_i_2_n_0 ),
        .O(fifo_lane_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    fifo_lane_i_14
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [4]),
        .O(fifo_lane_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    fifo_lane_i_1__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/srst ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [7]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_2__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [7]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [6]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_3__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [6]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [5]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_4__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [5]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_5
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [4]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_5__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [4]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_6
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_6__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_7
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_7__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_8
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [1]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_8__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [1]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_9
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_byte_out_q_reg_n_0_ [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/csi_raw_e[data] [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_lane_i_9__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_byte_out_q_reg_n_0_ [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/csi_raw_e[data] [0]));
  LUT6 #(
    .INIT(64'h3B333333CCCCCCCC)) 
    \fifo_r.rst_cnt[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I2(\fifo_r.rst_cnt[1]_i_2_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [0]));
  LUT6 #(
    .INIT(64'h3B333333CCCCCCCC)) 
    \fifo_r.rst_cnt[0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I2(\fifo_r.rst_cnt[1]_i_2__0_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [0]));
  LUT6 #(
    .INIT(64'h6E666666AAAAAAAA)) 
    \fifo_r.rst_cnt[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I2(\fifo_r.rst_cnt[1]_i_2_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [1]));
  LUT6 #(
    .INIT(64'h6E666666AAAAAAAA)) 
    \fifo_r.rst_cnt[1]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I2(\fifo_r.rst_cnt[1]_i_2__0_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [1]));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_r.rst_cnt[1]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .O(\fifo_r.rst_cnt[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_r.rst_cnt[1]_i_2__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .O(\fifo_r.rst_cnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE5A5A5A5F0F0F0F0)) 
    \fifo_r.rst_cnt[2]_i_1 
       (.I0(\fifo_r.rst_cnt[5]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [2]));
  LUT6 #(
    .INIT(64'hE5A5A5A5F0F0F0F0)) 
    \fifo_r.rst_cnt[2]_i_1__0 
       (.I0(\fifo_r.rst_cnt[5]_i_2__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [2]));
  LUT6 #(
    .INIT(64'hFFFF0000D5FFAA00)) 
    \fifo_r.rst_cnt[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I5(\fifo_r.rst_cnt[5]_i_2_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [3]));
  LUT6 #(
    .INIT(64'hFFFF0000D5FFAA00)) 
    \fifo_r.rst_cnt[3]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I5(\fifo_r.rst_cnt[5]_i_2__0_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [3]));
  LUT6 #(
    .INIT(64'hFF00FF00FF807F80)) 
    \fifo_r.rst_cnt[4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I5(\fifo_r.rst_cnt[5]_i_2_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [4]));
  LUT6 #(
    .INIT(64'hFF00FF00FF807F80)) 
    \fifo_r.rst_cnt[4]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I5(\fifo_r.rst_cnt[5]_i_2__0_n_0 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [4]));
  LUT6 #(
    .INIT(64'hDCCCCCCCCCCCCCCC)) 
    \fifo_r.rst_cnt[5]_i_1 
       (.I0(\fifo_r.rst_cnt[5]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/rst_cnt [5]));
  LUT6 #(
    .INIT(64'hDCCCCCCCCCCCCCCC)) 
    \fifo_r.rst_cnt[5]_i_1__0 
       (.I0(\fifo_r.rst_cnt[5]_i_2__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/rst_cnt [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_r.rst_cnt[5]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .O(\fifo_r.rst_cnt[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_r.rst_cnt[5]_i_2__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .O(\fifo_r.rst_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h3000AAAAFFFFAAAA)) 
    fifo_rst_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_rst_reg_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I5(fifo_rst_i_2_n_0),
        .O(fifo_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'h3000AAAAFFFFAAAA)) 
    fifo_rst_i_1__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_rst_reg_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I5(fifo_rst_i_2__0_n_0),
        .O(fifo_rst_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFFFFFFF)) 
    fifo_rst_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .O(fifo_rst_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFFFFFFF)) 
    fifo_rst_i_2__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [5]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_r.rst_cnt_reg_n_0_ [4]),
        .O(fifo_rst_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    \g1_q[7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .O(\g1_q[7]_i_1_n_0 ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFDS \hdmi/ClockSerializer/OutputBuffer 
       (.I(\hdmi/ClockSerializer/sDataOut ),
        .O(hdmi_TMDS_Clk_p),
        .OB(hdmi_TMDS_Clk_n));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/ClockSerializer/SerializerMaster 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b1),
        .D7(1'b1),
        .D8(1'b1),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/ClockSerializer/SerializerMaster_OFB_UNCONNECTED ),
        .OQ(\hdmi/ClockSerializer/sDataOut ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(\hdmi/ClockSerializer/ocascade1 ),
        .SHIFTIN2(\hdmi/ClockSerializer/ocascade2 ),
        .SHIFTOUT1(\NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_hdmi/ClockSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/ClockSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/ClockSerializer/SerializerMaster_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/ClockSerializer/SerializerMaster_TQ_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/ClockSerializer/SerializerSlave 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b1),
        .D4(1'b1),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/ClockSerializer/SerializerSlave_OFB_UNCONNECTED ),
        .OQ(\NLW_hdmi/ClockSerializer/SerializerSlave_OQ_UNCONNECTED ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\hdmi/ClockSerializer/ocascade1 ),
        .SHIFTOUT2(\hdmi/ClockSerializer/ocascade2 ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/ClockSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/ClockSerializer/SerializerSlave_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/ClockSerializer/SerializerSlave_TQ_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [1]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [2]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [3]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/cnt_t_2 [4]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n0q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[1]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n0q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[2]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n0q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[3]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n0q_m_2 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[0]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I1(vid_pData[12]),
        .I2(vid_pData[14]),
        .I3(vid_pData[13]),
        .O(\hdmi/DataEncoders[0].DataEncoder/sum_bits [0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7DD78228)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I1(vid_pData[12]),
        .I2(vid_pData[14]),
        .I3(vid_pData[13]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/sum_bits [1]));
  LUT6 #(
    .INIT(64'h17717117E88E8EE8)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2 
       (.I0(vid_pData[8]),
        .I1(vid_pData[15]),
        .I2(vid_pData[10]),
        .I3(vid_pData[11]),
        .I4(vid_pData[9]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3 
       (.I0(vid_pData[14]),
        .I1(vid_pData[13]),
        .I2(vid_pData[12]),
        .I3(vid_pData[11]),
        .I4(vid_pData[10]),
        .I5(vid_pData[9]),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1d_1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[2]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I2(vid_pData[12]),
        .I3(vid_pData[13]),
        .I4(vid_pData[14]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/sum_bits [2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0 ),
        .I1(vid_pData[12]),
        .I2(vid_pData[13]),
        .I3(vid_pData[14]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0 ),
        .I5(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/sum_bits [3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2 
       (.I0(vid_pData[9]),
        .I1(vid_pData[10]),
        .I2(vid_pData[11]),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3 
       (.I0(vid_pData[9]),
        .I1(vid_pData[11]),
        .I2(vid_pData[10]),
        .I3(vid_pData[15]),
        .I4(vid_pData[8]),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4 
       (.I0(vid_pData[9]),
        .I1(vid_pData[11]),
        .I2(vid_pData[10]),
        .I3(vid_pData[15]),
        .I4(vid_pData[8]),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1d_1[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/sum_bits [0]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/sum_bits [1]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/sum_bits [2]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1d_1_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/sum_bits [3]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n1q_m_2[0]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [1]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [2]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [3]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .R(1'b0));
  (* srl_bus_name = "\hdmi/DataEncoders " *) 
  (* srl_name = "\hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[Hsync] ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pC0_2_reg__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/pC0_1_reg_srl6_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .R(1'b0));
  (* srl_bus_name = "\hdmi/DataEncoders " *) 
  (* srl_name = "\hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\MC_VGA/VGA/vga_mem_rd/sync[Vsync] ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pC1_2_reg__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/pC1_1_reg_srl6_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[0]_i_1_n_0 ),
        .Q(\hdmi/pDataOutRaw[0] [0]),
        .R(\pDataOutRaw[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[1]_i_1_n_0 ),
        .Q(\hdmi/pDataOutRaw[0] [1]),
        .R(\pDataOutRaw[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [2]),
        .Q(\hdmi/pDataOutRaw[0] [2]),
        .S(\pDataOutRaw[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[3]_i_1_n_0 ),
        .Q(\hdmi/pDataOutRaw[0] [3]),
        .R(\pDataOutRaw[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [4]),
        .Q(\hdmi/pDataOutRaw[0] [4]),
        .S(\pDataOutRaw[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[5]_i_1_n_0 ),
        .Q(\hdmi/pDataOutRaw[0] [5]),
        .R(\pDataOutRaw[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [6]),
        .Q(\hdmi/pDataOutRaw[0] [6]),
        .S(\pDataOutRaw[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[7]_i_1_n_0 ),
        .Q(\hdmi/pDataOutRaw[0] [7]),
        .R(\pDataOutRaw[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [8]),
        .Q(\hdmi/pDataOutRaw[0] [8]),
        .S(\pDataOutRaw[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [9]),
        .Q(\hdmi/pDataOutRaw[0] [9]),
        .S(\pDataOutRaw[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[8]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[9]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[10]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[11]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[12]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in4_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[13]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[14]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[15]),
        .Q(\hdmi/DataEncoders[0].DataEncoder/p_0_in10_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[1]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/p_0_in9_in ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[3]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[5]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/p_0_in5_in ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[0].DataEncoder/p_1_in12_in ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[0].DataEncoder/q_m_2_reg[8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[8]_i_1_n_0 ),
        .Q(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .R(1'b0));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFDS \hdmi/DataEncoders[0].DataSerializer/OutputBuffer 
       (.I(\hdmi/DataEncoders[0].DataSerializer/sDataOut ),
        .O(hdmi_TMDS_Data_p[0]),
        .OB(hdmi_TMDS_Data_n[0]));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/DataEncoders[0].DataSerializer/SerializerMaster 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(\hdmi/pDataOutRaw[0] [0]),
        .D2(\hdmi/pDataOutRaw[0] [1]),
        .D3(\hdmi/pDataOutRaw[0] [2]),
        .D4(\hdmi/pDataOutRaw[0] [3]),
        .D5(\hdmi/pDataOutRaw[0] [4]),
        .D6(\hdmi/pDataOutRaw[0] [5]),
        .D7(\hdmi/pDataOutRaw[0] [6]),
        .D8(\hdmi/pDataOutRaw[0] [7]),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_OFB_UNCONNECTED ),
        .OQ(\hdmi/DataEncoders[0].DataSerializer/sDataOut ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(\hdmi/DataEncoders[0].DataSerializer/ocascade1 ),
        .SHIFTIN2(\hdmi/DataEncoders[0].DataSerializer/ocascade2 ),
        .SHIFTOUT1(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerMaster_TQ_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/DataEncoders[0].DataSerializer/SerializerSlave 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(1'b0),
        .D2(1'b0),
        .D3(\hdmi/pDataOutRaw[0] [8]),
        .D4(\hdmi/pDataOutRaw[0] [9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OFB_UNCONNECTED ),
        .OQ(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_OQ_UNCONNECTED ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\hdmi/DataEncoders[0].DataSerializer/ocascade1 ),
        .SHIFTOUT2(\hdmi/DataEncoders[0].DataSerializer/ocascade2 ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/DataEncoders[0].DataSerializer/SerializerSlave_TQ_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [1]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [2]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [3]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/cnt_t_2 [4]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n0q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[1]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n0q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[2]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n0q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[3]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n0q_m_2 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[0]_i_1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I1(vid_pData[4]),
        .I2(vid_pData[6]),
        .I3(vid_pData[5]),
        .O(\hdmi/DataEncoders[1].DataEncoder/sum_bits [0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h7DD78228)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I1(vid_pData[4]),
        .I2(vid_pData[6]),
        .I3(vid_pData[5]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/sum_bits [1]));
  LUT6 #(
    .INIT(64'h17717117E88E8EE8)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2 
       (.I0(vid_pData[0]),
        .I1(vid_pData[7]),
        .I2(vid_pData[2]),
        .I3(vid_pData[3]),
        .I4(vid_pData[1]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3 
       (.I0(vid_pData[6]),
        .I1(vid_pData[5]),
        .I2(vid_pData[4]),
        .I3(vid_pData[3]),
        .I4(vid_pData[2]),
        .I5(vid_pData[1]),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1d_1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[2]_i_1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I2(vid_pData[4]),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/sum_bits [2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_1 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0 ),
        .I1(vid_pData[4]),
        .I2(vid_pData[5]),
        .I3(vid_pData[6]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0 ),
        .I5(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/sum_bits [3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2 
       (.I0(vid_pData[1]),
        .I1(vid_pData[2]),
        .I2(vid_pData[3]),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3 
       (.I0(vid_pData[1]),
        .I1(vid_pData[3]),
        .I2(vid_pData[2]),
        .I3(vid_pData[7]),
        .I4(vid_pData[0]),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4 
       (.I0(vid_pData[1]),
        .I1(vid_pData[3]),
        .I2(vid_pData[2]),
        .I3(vid_pData[7]),
        .I4(vid_pData[0]),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/sum_bits [0]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/sum_bits [1]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/sum_bits [2]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1d_1_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/sum_bits [3]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n1q_m_2[0]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [1]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [2]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [3]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[0]_i_1__0_n_0 ),
        .Q(\hdmi/pDataOutRaw[1] [0]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[1]_i_1__0_n_0 ),
        .Q(\hdmi/pDataOutRaw[1] [1]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [2]),
        .Q(\hdmi/pDataOutRaw[1] [2]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[3]_i_1__0_n_0 ),
        .Q(\hdmi/pDataOutRaw[1] [3]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [4]),
        .Q(\hdmi/pDataOutRaw[1] [4]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[5]_i_1__0_n_0 ),
        .Q(\hdmi/pDataOutRaw[1] [5]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [6]),
        .Q(\hdmi/pDataOutRaw[1] [6]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[7]_i_1__0_n_0 ),
        .Q(\hdmi/pDataOutRaw[1] [7]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [8]),
        .Q(\hdmi/pDataOutRaw[1] [8]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[9]_i_1__0_n_0 ),
        .Q(\hdmi/pDataOutRaw[1] [9]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[0]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[1]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[2]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[3]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[4]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in4_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[5]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[6]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[7]),
        .Q(\hdmi/DataEncoders[1].DataEncoder/p_0_in10_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[1]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/p_0_in9_in ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[3]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[5]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/p_0_in5_in ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[1].DataEncoder/p_1_in12_in ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[1].DataEncoder/q_m_2_reg[8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[8]_i_1__0_n_0 ),
        .Q(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .R(1'b0));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFDS \hdmi/DataEncoders[1].DataSerializer/OutputBuffer 
       (.I(\hdmi/DataEncoders[1].DataSerializer/sDataOut ),
        .O(hdmi_TMDS_Data_p[1]),
        .OB(hdmi_TMDS_Data_n[1]));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/DataEncoders[1].DataSerializer/SerializerMaster 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(\hdmi/pDataOutRaw[1] [0]),
        .D2(\hdmi/pDataOutRaw[1] [1]),
        .D3(\hdmi/pDataOutRaw[1] [2]),
        .D4(\hdmi/pDataOutRaw[1] [3]),
        .D5(\hdmi/pDataOutRaw[1] [4]),
        .D6(\hdmi/pDataOutRaw[1] [5]),
        .D7(\hdmi/pDataOutRaw[1] [6]),
        .D8(\hdmi/pDataOutRaw[1] [7]),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_OFB_UNCONNECTED ),
        .OQ(\hdmi/DataEncoders[1].DataSerializer/sDataOut ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(\hdmi/DataEncoders[1].DataSerializer/ocascade1 ),
        .SHIFTIN2(\hdmi/DataEncoders[1].DataSerializer/ocascade2 ),
        .SHIFTOUT1(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerMaster_TQ_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/DataEncoders[1].DataSerializer/SerializerSlave 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(1'b0),
        .D2(1'b0),
        .D3(\hdmi/pDataOutRaw[1] [8]),
        .D4(\hdmi/pDataOutRaw[1] [9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OFB_UNCONNECTED ),
        .OQ(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_OQ_UNCONNECTED ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\hdmi/DataEncoders[1].DataSerializer/ocascade1 ),
        .SHIFTOUT2(\hdmi/DataEncoders[1].DataSerializer/ocascade2 ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/DataEncoders[1].DataSerializer/SerializerSlave_TQ_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [1]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [1]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [2]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [2]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [3]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [3]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/cnt_t_2 [4]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_ [4]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n0q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[1]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n0q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[2]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n0q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n0q_m_2[3]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n0q_m_2 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[0]_i_1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I1(vid_pData[20]),
        .I2(vid_pData[22]),
        .I3(vid_pData[21]),
        .O(\hdmi/DataEncoders[2].DataEncoder/sum_bits [0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7DD78228)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I1(vid_pData[20]),
        .I2(vid_pData[22]),
        .I3(vid_pData[21]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/sum_bits [1]));
  LUT6 #(
    .INIT(64'h17717117E88E8EE8)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2 
       (.I0(vid_pData[16]),
        .I1(vid_pData[23]),
        .I2(vid_pData[18]),
        .I3(vid_pData[19]),
        .I4(vid_pData[17]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3 
       (.I0(vid_pData[22]),
        .I1(vid_pData[21]),
        .I2(vid_pData[20]),
        .I3(vid_pData[19]),
        .I4(vid_pData[18]),
        .I5(vid_pData[17]),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1d_1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[2]_i_1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .I2(vid_pData[20]),
        .I3(vid_pData[21]),
        .I4(vid_pData[22]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/sum_bits [2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0 ),
        .I1(vid_pData[20]),
        .I2(vid_pData[21]),
        .I3(vid_pData[22]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0 ),
        .I5(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/sum_bits [3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2 
       (.I0(vid_pData[17]),
        .I1(vid_pData[18]),
        .I2(vid_pData[19]),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3 
       (.I0(vid_pData[17]),
        .I1(vid_pData[19]),
        .I2(vid_pData[18]),
        .I3(vid_pData[23]),
        .I4(vid_pData[16]),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4 
       (.I0(vid_pData[17]),
        .I1(vid_pData[19]),
        .I2(vid_pData[18]),
        .I3(vid_pData[23]),
        .I4(vid_pData[16]),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/sum_bits [0]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/sum_bits [1]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/sum_bits [2]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1d_1_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/sum_bits [3]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\n1q_m_2[0]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [1]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [2]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [3]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[0]_i_1__1_n_0 ),
        .Q(\hdmi/pDataOutRaw[2] [0]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[1]_i_1__1_n_0 ),
        .Q(\hdmi/pDataOutRaw[2] [1]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [2]),
        .Q(\hdmi/pDataOutRaw[2] [2]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[3]_i_1__1_n_0 ),
        .Q(\hdmi/pDataOutRaw[2] [3]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [4]),
        .Q(\hdmi/pDataOutRaw[2] [4]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[5]_i_1__1_n_0 ),
        .Q(\hdmi/pDataOutRaw[2] [5]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [6]),
        .Q(\hdmi/pDataOutRaw[2] [6]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[7]_i_1__1_n_0 ),
        .Q(\hdmi/pDataOutRaw[2] [7]),
        .R(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [8]),
        .Q(\hdmi/pDataOutRaw[2] [8]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\pDataOutRaw[9]_i_1__1_n_0 ),
        .Q(\hdmi/pDataOutRaw[2] [9]),
        .S(\cnt_t_3[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[16]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[17]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[18]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[19]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[20]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in4_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[21]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[22]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(vid_pData[23]),
        .Q(\hdmi/DataEncoders[2].DataEncoder/p_0_in10_in ),
        .R(1'b0));
  (* srl_bus_name = "\hdmi/DataEncoders " *) 
  (* srl_name = "\hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_display),
        .D(\vga_out[sync][active] ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/pVde_2_reg__0 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/pVde_1_reg_srl3_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[1]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/p_0_in9_in ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[3]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[5]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/p_0_in5_in ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/DataEncoders[2].DataEncoder/p_1_in12_in ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdmi/DataEncoders[2].DataEncoder/q_m_2_reg[8] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\q_m_2[8]_i_1__1_n_0 ),
        .Q(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .R(1'b0));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFDS \hdmi/DataEncoders[2].DataSerializer/OutputBuffer 
       (.I(\hdmi/DataEncoders[2].DataSerializer/sDataOut ),
        .O(hdmi_TMDS_Data_p[2]),
        .OB(hdmi_TMDS_Data_n[2]));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/DataEncoders[2].DataSerializer/SerializerMaster 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(\hdmi/pDataOutRaw[2] [0]),
        .D2(\hdmi/pDataOutRaw[2] [1]),
        .D3(\hdmi/pDataOutRaw[2] [2]),
        .D4(\hdmi/pDataOutRaw[2] [3]),
        .D5(\hdmi/pDataOutRaw[2] [4]),
        .D6(\hdmi/pDataOutRaw[2] [5]),
        .D7(\hdmi/pDataOutRaw[2] [6]),
        .D8(\hdmi/pDataOutRaw[2] [7]),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_OFB_UNCONNECTED ),
        .OQ(\hdmi/DataEncoders[2].DataSerializer/sDataOut ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(\hdmi/DataEncoders[2].DataSerializer/ocascade1 ),
        .SHIFTIN2(\hdmi/DataEncoders[2].DataSerializer/ocascade2 ),
        .SHIFTOUT1(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerMaster_TQ_UNCONNECTED ));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \hdmi/DataEncoders[2].DataSerializer/SerializerSlave 
       (.CLK(clk_hdmi),
        .CLKDIV(clk_display),
        .D1(1'b0),
        .D2(1'b0),
        .D3(\hdmi/pDataOutRaw[2] [8]),
        .D4(\hdmi/pDataOutRaw[2] [9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OFB_UNCONNECTED ),
        .OQ(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_OQ_UNCONNECTED ),
        .RST(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\hdmi/DataEncoders[2].DataSerializer/ocascade1 ),
        .SHIFTOUT2(\hdmi/DataEncoders[2].DataSerializer/ocascade2 ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TFB_UNCONNECTED ),
        .TQ(\NLW_hdmi/DataEncoders[2].DataSerializer/SerializerSlave_TQ_UNCONNECTED ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\hdmi/LockLostReset/aRst_int ),
        .Q(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \hdmi/LockLostReset/SyncAsyncx/oSyncStages_reg[1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [0]),
        .PRE(\hdmi/LockLostReset/aRst_int ),
        .Q(\hdmi/LockLostReset/SyncAsyncx/oSyncStages [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[0]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\csi_q[data][0]_i_1_n_0 ),
        .O(\header_parser_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [10]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[11]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [11]),
        .O(\header_parser_q[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [12]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[13]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [13]),
        .O(\header_parser_q[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [14]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[15]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [15]),
        .O(\header_parser_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[16]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [16]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[17]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [17]),
        .O(\header_parser_q[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[18]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [18]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[19]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [19]),
        .O(\header_parser_q[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[1]_i_1 
       (.I0(\csi_q[data][1]_i_1_n_0 ),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[20]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [20]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[21]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [21]),
        .O(\header_parser_q[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[22]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [22]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[23]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [23]),
        .O(\header_parser_q[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[24]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [24]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[25]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [25]),
        .O(\header_parser_q[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[26]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [26]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[27]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [27]),
        .O(\header_parser_q[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[28]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [28]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h33FF33FF33FF2208)) 
    \header_parser_q[29]_i_1 
       (.I0(\header_parser_q[29]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I3(\header_parser_q[29]_i_4_n_0 ),
        .I4(\csi_q[valid]_i_3_n_0 ),
        .I5(\csi_q[valid]_i_2_n_0 ),
        .O(\header_parser_q[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[29]_i_2 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [29]),
        .O(\header_parser_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EEEFEEEF)) 
    \header_parser_q[29]_i_3 
       (.I0(\header_parser_q[29]_i_6_n_0 ),
        .I1(\header_parser_q[29]_i_7_n_0 ),
        .I2(\header_parser_q[29]_i_8_n_0 ),
        .I3(\state_merger_q[0]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I5(\header_parser_q[29]_i_9_n_0 ),
        .O(\header_parser_q[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \header_parser_q[29]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\header_parser_q[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC30EC30FF30EC30)) 
    \header_parser_q[29]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\state_merger_q[0]_i_3_n_0 ),
        .O(\header_parser_q[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hF7F7F700)) 
    \header_parser_q[29]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [24]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .O(\header_parser_q[29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \header_parser_q[29]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .O(\header_parser_q[29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \header_parser_q[29]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .O(\header_parser_q[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h4657)) 
    \header_parser_q[29]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .O(\header_parser_q[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[2]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\csi_q[data][2]_i_1_n_0 ),
        .O(\header_parser_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[3]_i_1 
       (.I0(\csi_q[data][3]_i_1_n_0 ),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[4]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\csi_q[data][4]_i_1_n_0 ),
        .O(\header_parser_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[5]_i_1 
       (.I0(\csi_q[data][5]_i_1_n_0 ),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[6]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\csi_q[data][6]_i_1_n_0 ),
        .O(\header_parser_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[7]_i_1 
       (.I0(\csi_q[data][7]_i_1_n_0 ),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \header_parser_q[8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [8]),
        .I1(\header_parser_q[29]_i_5_n_0 ),
        .O(\header_parser_q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \header_parser_q[9]_i_1 
       (.I0(\header_parser_q[29]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [9]),
        .O(\header_parser_q[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [8]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [8]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [2]),
        .O(\input_reg_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[10]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [2]),
        .O(\input_reg_q[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[11]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [4]),
        .O(\input_reg_q[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[12]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [4]),
        .O(\input_reg_q[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [5]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[13]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [5]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [6]),
        .O(\input_reg_q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[14]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [6]),
        .O(\input_reg_q[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [7]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[15]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [7]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[16]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_7 ),
        .O(\input_reg_q[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[16]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_7 ),
        .O(\input_reg_q[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[17]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_6 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[17]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_6 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[18]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_5 ),
        .O(\input_reg_q[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[18]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_5 ),
        .O(\input_reg_q[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[19]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_4 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[19]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_4 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [9]),
        .O(\input_reg_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[20]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_3 ),
        .O(\input_reg_q[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[20]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_3 ),
        .O(\input_reg_q[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[21]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_2 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[21]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_2 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[22]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_1 ),
        .O(\input_reg_q[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[22]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_1 ),
        .O(\input_reg_q[22]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \input_reg_q[23]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q ));
  LUT3 #(
    .INIT(8'h82)) 
    \input_reg_q[23]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .O(\input_reg_q[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \input_reg_q[23]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .O(\input_reg_q[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[23]_i_2__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[23]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[2]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [10]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [11]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[3]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [11]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[4]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [12]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[5]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [14]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[6]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [14]),
        .O(\input_reg_q[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \input_reg_q[7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [15]),
        .O(\input_reg_q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[7]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [15]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[8]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \input_reg_q[9]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/p_0_in [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .O(\input_reg_q[9]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__0_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [16]),
        .O(line_q0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__0_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [31]),
        .O(line_q0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__0_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [30]),
        .O(line_q0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__0_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [29]),
        .O(line_q0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__1_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [20]),
        .O(line_q0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__1_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [19]),
        .O(line_q0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__1_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [18]),
        .O(line_q0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__1_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [17]),
        .O(line_q0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__2_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [23]),
        .O(line_q0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__2_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [22]),
        .O(line_q0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry__2_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [21]),
        .O(line_q0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [28]),
        .O(line_q0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [27]),
        .O(line_q0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [26]),
        .O(line_q0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_q0_carry_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [25]),
        .O(line_q0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \line_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/p_0_in [24]),
        .O(\line_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \line_q[15]_i_1 
       (.I0(\state_merger_q[0]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .O(\line_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \lum_out_q[data][1]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [2]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [2]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [2]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [2]),
        .O(\lum_out_q[data][1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \lum_out_q[data][1]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [3]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [3]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [3]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [3]),
        .O(\lum_out_q[data][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \lum_out_q[data][1]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [1]),
        .I3(\lum_out_q[data][1]_i_9_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [2]),
        .O(\lum_out_q[data][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \lum_out_q[data][1]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [2]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [2]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [2]),
        .O(\lum_out_q[data][1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lum_out_q[data][5]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [6]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [6]),
        .O(\lum_out_q[data][5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \lum_out_q[data][5]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [5]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [5]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [5]),
        .O(\lum_out_q[data][5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \lum_out_q[data][5]_i_12 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [4]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [4]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [4]),
        .O(\lum_out_q[data][5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \lum_out_q[data][5]_i_13 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [3]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [3]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [3]),
        .O(\lum_out_q[data][5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \lum_out_q[data][5]_i_14 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [7]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [7]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [7]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [7]),
        .O(\lum_out_q[data][5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \lum_out_q[data][5]_i_15 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [6]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [6]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [6]),
        .O(\lum_out_q[data][5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \lum_out_q[data][5]_i_16 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [5]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [5]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [5]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [5]),
        .O(\lum_out_q[data][5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \lum_out_q[data][5]_i_17 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [4]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [4]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [4]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [4]),
        .O(\lum_out_q[data][5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \lum_out_q[data][5]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [5]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [5]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [5]),
        .I3(\lum_out_q[data][5]_i_10_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [6]),
        .O(\lum_out_q[data][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \lum_out_q[data][5]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [4]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [4]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [4]),
        .I3(\lum_out_q[data][5]_i_11_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [5]),
        .O(\lum_out_q[data][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \lum_out_q[data][5]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [3]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [3]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [3]),
        .I3(\lum_out_q[data][5]_i_12_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [4]),
        .O(\lum_out_q[data][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \lum_out_q[data][5]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [2]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [2]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [2]),
        .I3(\lum_out_q[data][5]_i_13_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [3]),
        .O(\lum_out_q[data][5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \lum_out_q[data][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_rst ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q ),
        .O(\lum_out_q[data][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \lum_out_q[data][7]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [6]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [6]),
        .I3(\lum_out_q[data][7]_i_5_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/red_q [7]),
        .O(\lum_out_q[data][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \lum_out_q[data][7]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [7]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [7]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [7]),
        .O(\lum_out_q[data][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \lum_out_q[data][7]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/blue_q [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ram_data_out [6]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/g1_q [6]),
        .O(\lum_out_q[data][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_1 
       (.I0(bypass),
        .I1(\proc_camera_mem_ctl[en] ),
        .O(\MC_VGA/proc_camera_mem_ctl[en] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_10 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [9]),
        .I2(\proc_camera_mem_ctl[addr] [9]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [9]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_10__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [9]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [9]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_11 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [8]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [8]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [8]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_11__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [8]),
        .I2(\proc_display_mem_ctl[addr] [8]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_12 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [7]),
        .I2(\proc_camera_mem_ctl[addr] [7]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_12__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [7]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [7]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_13 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [6]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [6]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_13__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [6]),
        .I2(\proc_display_mem_ctl[addr] [6]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_14 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [5]),
        .I2(\proc_camera_mem_ctl[addr] [5]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_14__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [5]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [5]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_15 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [4]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [4]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_15__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [4]),
        .I2(\proc_display_mem_ctl[addr] [4]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_16 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [3]),
        .I2(\proc_camera_mem_ctl[addr] [3]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_16__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [3]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [3]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_17 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [2]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [2]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_17__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [2]),
        .I2(\proc_display_mem_ctl[addr] [2]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_18 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [1]),
        .I2(\proc_camera_mem_ctl[addr] [1]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_18__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [1]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [1]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_19 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [0]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [0]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_19__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [0]),
        .I2(\proc_display_mem_ctl[addr] [0]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_1__0 
       (.I0(bypass),
        .I1(\proc_display_mem_ctl[en] ),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_2 
       (.I0(bypass),
        .I1(\proc_display_mem_ctl[we] ),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_20 
       (.I0(bypass),
        .I1(\MC_VGA/sw_camera_mem_data_0 [7]),
        .I2(proc_display_mem_data[7]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_21 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [6]),
        .I1(bypass),
        .I2(proc_display_mem_data[6]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_22 
       (.I0(bypass),
        .I1(\MC_VGA/sw_camera_mem_data_0 [5]),
        .I2(proc_display_mem_data[5]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_23 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [4]),
        .I1(bypass),
        .I2(proc_display_mem_data[4]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_24 
       (.I0(bypass),
        .I1(\MC_VGA/sw_camera_mem_data_0 [3]),
        .I2(proc_display_mem_data[3]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_25 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [2]),
        .I1(bypass),
        .I2(proc_display_mem_data[2]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_26 
       (.I0(bypass),
        .I1(\MC_VGA/sw_camera_mem_data_0 [1]),
        .I2(proc_display_mem_data[1]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_27 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [0]),
        .I1(bypass),
        .I2(proc_display_mem_data[0]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_2__0 
       (.I0(bypass),
        .I1(\proc_camera_mem_ctl[we] ),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_3 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [16]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [16]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_3__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [16]),
        .I2(\proc_display_mem_ctl[addr] [16]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_4 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [15]),
        .I2(\proc_camera_mem_ctl[addr] [15]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_4__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [15]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [15]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_5 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [14]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [14]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_5__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [14]),
        .I2(\proc_display_mem_ctl[addr] [14]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_6 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [13]),
        .I2(\proc_camera_mem_ctl[addr] [13]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_6__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [13]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [13]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_7 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [12]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [12]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_7__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [12]),
        .I2(\proc_display_mem_ctl[addr] [12]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_8 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [11]),
        .I2(\proc_camera_mem_ctl[addr] [11]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_8__0 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [11]),
        .I1(bypass),
        .I2(\proc_display_mem_ctl[addr] [11]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_9 
       (.I0(\MC_VGA/bypass_blk.bypass_display_mem_ctl_reg[addr]__0 [10]),
        .I1(bypass),
        .I2(\proc_camera_mem_ctl[addr] [10]),
        .O(\MC_VGA/proc_camera_mem_ctl[addr] [10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \mem2p_76800_8_g.mem2p_76800_8_i_i_9__0 
       (.I0(bypass),
        .I1(\MC_VGA/bypass_blk.bypass_display_mem_ctl_q_reg[addr_n_0_] [10]),
        .I2(\proc_display_mem_ctl[addr] [10]),
        .O(\mem2p_76800_8_g.mem2p_76800_8_i_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[0]_carry__0_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [9]),
        .O(\minusOp[0]_carry__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[0]_carry__0_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [8]),
        .O(\minusOp[0]_carry__0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[0]_carry_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [6]),
        .O(\minusOp[0]_carry_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[0]_carry_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [5]),
        .O(\minusOp[0]_carry_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[0]_carry_i_3 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [4]),
        .O(\minusOp[0]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry__0_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8]),
        .O(\minusOp[1]_carry__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry__0_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [7]),
        .O(\minusOp[1]_carry__0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry__0_i_3 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [6]),
        .O(\minusOp[1]_carry__0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry__1_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]),
        .O(\minusOp[1]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4]),
        .O(\minusOp[1]_carry_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [3]),
        .O(\minusOp[1]_carry_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry_i_3 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [2]),
        .O(\minusOp[1]_carry_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \minusOp[1]_carry_i_4 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [1]),
        .O(\minusOp[1]_carry_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \n0q_m_2[1]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [1]),
        .I1(\n1q_m_2[0]_i_1_n_0 ),
        .O(\n0q_m_2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \n0q_m_2[1]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [1]),
        .I1(\n1q_m_2[0]_i_1__0_n_0 ),
        .O(\n0q_m_2[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \n0q_m_2[1]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [1]),
        .I1(\n1q_m_2[0]_i_1__1_n_0 ),
        .O(\n0q_m_2[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFF771F7711000)) 
    \n0q_m_2[2]_i_1 
       (.I0(\n1q_m_2[3]_i_3_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\n1q_m_2[3]_i_4_n_0 ),
        .I3(\n1q_m_2[3]_i_2_n_0 ),
        .I4(\n0q_m_2[2]_i_2_n_0 ),
        .I5(\n0q_m_2[2]_i_3_n_0 ),
        .O(\n0q_m_2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFF771F7711000)) 
    \n0q_m_2[2]_i_1__0 
       (.I0(\n1q_m_2[3]_i_3__0_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\n1q_m_2[3]_i_4__0_n_0 ),
        .I3(\n1q_m_2[3]_i_2__0_n_0 ),
        .I4(\n0q_m_2[2]_i_2__0_n_0 ),
        .I5(\n0q_m_2[2]_i_3__0_n_0 ),
        .O(\n0q_m_2[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFF771F7711000)) 
    \n0q_m_2[2]_i_1__1 
       (.I0(\n1q_m_2[3]_i_3__1_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\n1q_m_2[3]_i_4__1_n_0 ),
        .I3(\n1q_m_2[3]_i_2__1_n_0 ),
        .I4(\n0q_m_2[2]_i_2__1_n_0 ),
        .I5(\n0q_m_2[2]_i_3__1_n_0 ),
        .O(\n0q_m_2[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h3963)) 
    \n0q_m_2[2]_i_2 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .I3(\q_m_2[8]_i_1_n_0 ),
        .O(\n0q_m_2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h3963)) 
    \n0q_m_2[2]_i_2__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .I3(\q_m_2[8]_i_1__0_n_0 ),
        .O(\n0q_m_2[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h3963)) 
    \n0q_m_2[2]_i_2__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .I3(\q_m_2[8]_i_1__1_n_0 ),
        .O(\n0q_m_2[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hD22D4BB4)) 
    \n0q_m_2[2]_i_3 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .I1(\q_m_2[8]_i_1_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .O(\n0q_m_2[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hD22D4BB4)) 
    \n0q_m_2[2]_i_3__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .I1(\q_m_2[8]_i_1__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .O(\n0q_m_2[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hD22D4BB4)) 
    \n0q_m_2[2]_i_3__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .I1(\q_m_2[8]_i_1__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .O(\n0q_m_2[2]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \n0q_m_2[3]_i_1 
       (.I0(\n0q_m_2[3]_i_2_n_0 ),
        .I1(\n0q_m_2[3]_i_3_n_0 ),
        .O(\n0q_m_2[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \n0q_m_2[3]_i_1__0 
       (.I0(\n0q_m_2[3]_i_2__0_n_0 ),
        .I1(\n0q_m_2[3]_i_3__0_n_0 ),
        .O(\n0q_m_2[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \n0q_m_2[3]_i_1__1 
       (.I0(\n0q_m_2[3]_i_2__1_n_0 ),
        .I1(\n0q_m_2[3]_i_3__1_n_0 ),
        .O(\n0q_m_2[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \n0q_m_2[3]_i_2 
       (.I0(\n1q_m_2[3]_i_6_n_0 ),
        .I1(\n1q_m_2[2]_i_2_n_0 ),
        .O(\n0q_m_2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \n0q_m_2[3]_i_2__0 
       (.I0(\n1q_m_2[3]_i_6__0_n_0 ),
        .I1(\n1q_m_2[2]_i_2__0_n_0 ),
        .O(\n0q_m_2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \n0q_m_2[3]_i_2__1 
       (.I0(\n1q_m_2[3]_i_6__1_n_0 ),
        .I1(\n1q_m_2[2]_i_2__1_n_0 ),
        .O(\n0q_m_2[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \n0q_m_2[3]_i_3 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [1]),
        .I1(\n1q_m_2[0]_i_1_n_0 ),
        .O(\n0q_m_2[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \n0q_m_2[3]_i_3__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [1]),
        .I1(\n1q_m_2[0]_i_1__0_n_0 ),
        .O(\n0q_m_2[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \n0q_m_2[3]_i_3__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [1]),
        .I1(\n1q_m_2[0]_i_1__1_n_0 ),
        .O(\n0q_m_2[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \n1q_m_2[0]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .I1(\q_m_2[8]_i_1_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I3(\n1q_m_2[0]_i_2_n_0 ),
        .O(\n1q_m_2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \n1q_m_2[0]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .I1(\q_m_2[8]_i_1__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I3(\n1q_m_2[0]_i_2__0_n_0 ),
        .O(\n1q_m_2[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \n1q_m_2[0]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .I1(\q_m_2[8]_i_1__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I3(\n1q_m_2[0]_i_2__1_n_0 ),
        .O(\n1q_m_2[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[0]_i_2 
       (.I0(\n1q_m_2[3]_i_4_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .O(\n1q_m_2[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[0]_i_2__0 
       (.I0(\n1q_m_2[3]_i_4__0_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .O(\n1q_m_2[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[0]_i_2__1 
       (.I0(\n1q_m_2[3]_i_4__1_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .O(\n1q_m_2[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h3AA3C55CC55C3AA3)) 
    \n1q_m_2[1]_i_1 
       (.I0(\n1q_m_2[3]_i_4_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I4(\n1q_m_2[3]_i_5_n_0 ),
        .I5(\n1q_m_2[1]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [1]));
  LUT6 #(
    .INIT(64'h3AA3C55CC55C3AA3)) 
    \n1q_m_2[1]_i_1__0 
       (.I0(\n1q_m_2[3]_i_4__0_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I4(\n1q_m_2[3]_i_5__0_n_0 ),
        .I5(\n1q_m_2[1]_i_2__0_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [1]));
  LUT6 #(
    .INIT(64'h3AA3C55CC55C3AA3)) 
    \n1q_m_2[1]_i_1__1 
       (.I0(\n1q_m_2[3]_i_4__1_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I4(\n1q_m_2[3]_i_5__1_n_0 ),
        .I5(\n1q_m_2[1]_i_2__1_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h96FF)) 
    \n1q_m_2[1]_i_2 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .I1(\q_m_2[8]_i_1_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I3(\n1q_m_2[0]_i_2_n_0 ),
        .O(\n1q_m_2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h96FF)) 
    \n1q_m_2[1]_i_2__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .I1(\q_m_2[8]_i_1__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I3(\n1q_m_2[0]_i_2__0_n_0 ),
        .O(\n1q_m_2[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h96FF)) 
    \n1q_m_2[1]_i_2__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .I1(\q_m_2[8]_i_1__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I3(\n1q_m_2[0]_i_2__1_n_0 ),
        .O(\n1q_m_2[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \n1q_m_2[2]_i_1 
       (.I0(\n1q_m_2[3]_i_6_n_0 ),
        .I1(\n1q_m_2[2]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \n1q_m_2[2]_i_1__0 
       (.I0(\n1q_m_2[3]_i_6__0_n_0 ),
        .I1(\n1q_m_2[2]_i_2__0_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \n1q_m_2[2]_i_1__1 
       (.I0(\n1q_m_2[3]_i_6__1_n_0 ),
        .I1(\n1q_m_2[2]_i_2__1_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [2]));
  LUT5 #(
    .INIT(32'h2B02FFBF)) 
    \n1q_m_2[2]_i_2 
       (.I0(\n1q_m_2[3]_i_2_n_0 ),
        .I1(\n1q_m_2[3]_i_3_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\n1q_m_2[3]_i_4_n_0 ),
        .I4(\n1q_m_2[3]_i_5_n_0 ),
        .O(\n1q_m_2[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2B02FFBF)) 
    \n1q_m_2[2]_i_2__0 
       (.I0(\n1q_m_2[3]_i_2__0_n_0 ),
        .I1(\n1q_m_2[3]_i_3__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\n1q_m_2[3]_i_4__0_n_0 ),
        .I4(\n1q_m_2[3]_i_5__0_n_0 ),
        .O(\n1q_m_2[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h2B02FFBF)) 
    \n1q_m_2[2]_i_2__1 
       (.I0(\n1q_m_2[3]_i_2__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\n1q_m_2[3]_i_4__1_n_0 ),
        .I4(\n1q_m_2[3]_i_5__1_n_0 ),
        .O(\n1q_m_2[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hD4FD004000000000)) 
    \n1q_m_2[3]_i_1 
       (.I0(\n1q_m_2[3]_i_2_n_0 ),
        .I1(\n1q_m_2[3]_i_3_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\n1q_m_2[3]_i_4_n_0 ),
        .I4(\n1q_m_2[3]_i_5_n_0 ),
        .I5(\n1q_m_2[3]_i_6_n_0 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/n1q_m_1 [3]));
  LUT6 #(
    .INIT(64'hD4FD004000000000)) 
    \n1q_m_2[3]_i_1__0 
       (.I0(\n1q_m_2[3]_i_2__0_n_0 ),
        .I1(\n1q_m_2[3]_i_3__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\n1q_m_2[3]_i_4__0_n_0 ),
        .I4(\n1q_m_2[3]_i_5__0_n_0 ),
        .I5(\n1q_m_2[3]_i_6__0_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/n1q_m_1 [3]));
  LUT6 #(
    .INIT(64'hD4FD004000000000)) 
    \n1q_m_2[3]_i_1__1 
       (.I0(\n1q_m_2[3]_i_2__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\n1q_m_2[3]_i_4__1_n_0 ),
        .I4(\n1q_m_2[3]_i_5__1_n_0 ),
        .I5(\n1q_m_2[3]_i_6__1_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/n1q_m_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_2 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I1(\q_m_2[8]_i_1_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .O(\n1q_m_2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_2__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I1(\q_m_2[8]_i_1__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .O(\n1q_m_2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_2__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I1(\q_m_2[8]_i_1__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .O(\n1q_m_2[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_3 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .O(\n1q_m_2[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_3__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .O(\n1q_m_2[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_3__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .O(\n1q_m_2[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \n1q_m_2[3]_i_4 
       (.I0(\q_m_2[8]_i_1_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in10_in ),
        .O(\n1q_m_2[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \n1q_m_2[3]_i_4__0 
       (.I0(\q_m_2[8]_i_1__0_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in10_in ),
        .O(\n1q_m_2[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \n1q_m_2[3]_i_4__1 
       (.I0(\q_m_2[8]_i_1__1_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in10_in ),
        .O(\n1q_m_2[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h69C33C69963CC396)) 
    \n1q_m_2[3]_i_5 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I3(\q_m_2[8]_i_1_n_0 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .I5(\n0q_m_2[2]_i_2_n_0 ),
        .O(\n1q_m_2[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h69C33C69963CC396)) 
    \n1q_m_2[3]_i_5__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I3(\q_m_2[8]_i_1__0_n_0 ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .I5(\n0q_m_2[2]_i_2__0_n_0 ),
        .O(\n1q_m_2[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h69C33C69963CC396)) 
    \n1q_m_2[3]_i_5__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I3(\q_m_2[8]_i_1__1_n_0 ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .I5(\n0q_m_2[2]_i_2__1_n_0 ),
        .O(\n1q_m_2[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000069C33C69)) 
    \n1q_m_2[3]_i_6 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I3(\q_m_2[8]_i_1_n_0 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .I5(\n0q_m_2[2]_i_2_n_0 ),
        .O(\n1q_m_2[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000069C33C69)) 
    \n1q_m_2[3]_i_6__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I3(\q_m_2[8]_i_1__0_n_0 ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .I5(\n0q_m_2[2]_i_2__0_n_0 ),
        .O(\n1q_m_2[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000069C33C69)) 
    \n1q_m_2[3]_i_6__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I3(\q_m_2[8]_i_1__1_n_0 ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .I5(\n0q_m_2[2]_i_2__1_n_0 ),
        .O(\n1q_m_2[3]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \nb_clk_wait_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d [0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \nb_clk_wait_q[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [1]),
        .O(\nb_clk_wait_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \nb_clk_wait_q[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \nb_clk_wait_q[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .O(\nb_clk_wait_q[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \nb_clk_wait_q[4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .O(\nb_clk_wait_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \nb_clk_wait_q[4]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [1]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_q [4]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/nb_clk_wait_d [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [9]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [9]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_10 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [0]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_11 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [7]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [7]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_12 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [6]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [6]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_13 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [5]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [5]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_14 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [4]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [4]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_15 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [3]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [3]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_16 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [2]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [2]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_17 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [1]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [1]));
  LUT6 #(
    .INIT(64'h080C080000000000)) 
    \no_init_proc.ram_reg_i_18 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[data_n_0_] [0]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/din [0]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \no_init_proc.ram_reg_i_19 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_2 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [8]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [8]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_3 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [7]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [7]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_4 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [6]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [6]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_5 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [5]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [5]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_6 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [4]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [4]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_7 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [3]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [3]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_8 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [2]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [2]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \no_init_proc.ram_reg_i_9 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/c_q_reg_n_0_[0] [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][c_n_0_][0] [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[we] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ctl[addr] [1]));
  CARRY4 ok0_carry__0_i_1
       (.CI(\sync_c_q_reg[1][8]_i_2_n_0 ),
        .CO({NLW_ok0_carry__0_i_1_CO_UNCONNECTED[3:1],\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ok0_carry__0_i_1_O_UNCONNECTED[3:2],ok0_carry__0_i_1_n_6,\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [9]}),
        .S({1'b0,1'b0,1'b1,\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]}));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__0_i_1__0
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [18]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [19]),
        .O(ok0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__0_i_2
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [16]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [17]),
        .O(ok0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__0_i_3
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [14]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [15]),
        .O(ok0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__0_i_4
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [12]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [13]),
        .O(ok0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__1_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [26]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [27]),
        .O(ok0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__1_i_2
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [24]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [25]),
        .O(ok0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__1_i_3
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [22]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [23]),
        .O(ok0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__1_i_4
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [20]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [21]),
        .O(ok0_carry__1_i_4_n_0));
  CARRY4 ok0_carry__2_i_1
       (.CI(\pix_q_reg[1][28]_i_2_n_0 ),
        .CO({NLW_ok0_carry__2_i_1_CO_UNCONNECTED[3],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [31],NLW_ok0_carry__2_i_1_CO_UNCONNECTED[1],ok0_carry__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ok0_carry__2_i_1_O_UNCONNECTED[3:2],\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [30:29]}),
        .S({1'b0,1'b1,\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [30:29]}));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__2_i_2
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [30]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [31]),
        .O(ok0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry__2_i_3
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [28]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [29]),
        .O(ok0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ok0_carry_i_1
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [9]),
        .O(ok0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ok0_carry_i_1__0
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [7]),
        .O(ok0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ok0_carry_i_2
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [4]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [5]),
        .O(ok0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ok0_carry_i_2__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [2]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [3]),
        .O(ok0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry_i_3
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [10]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [11]),
        .O(ok0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ok0_carry_i_3__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [9]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [8]),
        .O(ok0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry_i_4
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [8]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [9]),
        .O(ok0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry_i_4__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [7]),
        .O(ok0_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ok0_carry_i_5
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [7]),
        .O(ok0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok0_carry_i_5__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [4]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [5]),
        .O(ok0_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ok0_carry_i_6
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [4]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [5]),
        .O(ok0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ok0_carry_i_6__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [2]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [3]),
        .O(ok0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__0_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [20]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [21]),
        .O(ok1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__0_i_2
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [18]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [19]),
        .O(ok1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__0_i_3
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [16]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [17]),
        .O(ok1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__0_i_4
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [14]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [15]),
        .O(ok1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__1_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [28]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [29]),
        .O(ok1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__1_i_2
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [26]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [27]),
        .O(ok1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__1_i_3
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [24]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [25]),
        .O(ok1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__1_i_4
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [22]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [23]),
        .O(ok1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry__2_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [30]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .O(ok1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [8]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [9]),
        .O(ok1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ok1_carry_i_1__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [8]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [9]),
        .O(ok1_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ok1_carry_i_2
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [5]),
        .O(ok1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry_i_2__0
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [7]),
        .O(ok1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ok1_carry_i_3
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [8]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [9]),
        .O(ok1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry_i_3__0
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [12]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [13]),
        .O(ok1_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry_i_4
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [10]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [11]),
        .O(ok1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ok1_carry_i_4__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [7]),
        .O(ok1_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ok1_carry_i_5
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [8]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [9]),
        .O(ok1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ok1_carry_i_5__0
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [5]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [4]),
        .O(ok1_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ok1_carry_i_6
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [7]),
        .O(ok1_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h4444BBBBF0FFF0FF)) 
    \pDataOutRaw[0]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [0]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \pDataOutRaw[0]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_2_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [0]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h7D)) 
    \pDataOutRaw[0]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\pDataOutRaw[9]_i_2__0_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [0]),
        .O(\pDataOutRaw[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4444BBBBF0FFF0FF)) 
    \pDataOutRaw[1]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [1]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \pDataOutRaw[1]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_2_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [1]),
        .O(\pDataOutRaw[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \pDataOutRaw[1]_i_1__1 
       (.I0(\pDataOutRaw[9]_i_2__0_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h0FF04444)) 
    \pDataOutRaw[2]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [2]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \pDataOutRaw[2]_i_1__0 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [2]),
        .I2(\pDataOutRaw[9]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \pDataOutRaw[2]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [2]),
        .I2(\pDataOutRaw[9]_i_2__0_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [2]));
  LUT6 #(
    .INIT(64'h4444BBBBF0FFF0FF)) 
    \pDataOutRaw[3]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [3]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \pDataOutRaw[3]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_2_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [3]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \pDataOutRaw[3]_i_1__1 
       (.I0(\pDataOutRaw[9]_i_2__0_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [3]),
        .O(\pDataOutRaw[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \pDataOutRaw[4]_i_1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\pDataOutRaw[9]_i_2_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [4]),
        .O(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \pDataOutRaw[4]_i_1__0 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\pDataOutRaw[9]_i_2__0_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [4]),
        .O(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [4]));
  LUT6 #(
    .INIT(64'h4444BBBB0F000F00)) 
    \pDataOutRaw[4]_i_1__1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [4]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [4]));
  LUT6 #(
    .INIT(64'h4444BBBBF0FFF0FF)) 
    \pDataOutRaw[5]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [5]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \pDataOutRaw[5]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_2_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [5]),
        .O(\pDataOutRaw[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \pDataOutRaw[5]_i_1__1 
       (.I0(\pDataOutRaw[9]_i_2__0_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [5]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h4444BBBB0F000F00)) 
    \pDataOutRaw[6]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [6]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \pDataOutRaw[6]_i_1__0 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [6]),
        .I2(\pDataOutRaw[9]_i_2_n_0 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \pDataOutRaw[6]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [6]),
        .I2(\pDataOutRaw[9]_i_2__0_n_0 ),
        .O(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [6]));
  LUT6 #(
    .INIT(64'h4444BBBBF0FFF0FF)) 
    \pDataOutRaw[7]_i_1 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [7]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \pDataOutRaw[7]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_2_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [7]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \pDataOutRaw[7]_i_1__1 
       (.I0(\pDataOutRaw[9]_i_2__0_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [7]),
        .O(\pDataOutRaw[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \pDataOutRaw[8]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/q_m_2 [8]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pDataOutRaw[8]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/q_m_2 [8]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\hdmi/DataEncoders[1].DataEncoder/q_out_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pDataOutRaw[8]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/q_m_2 [8]),
        .O(\hdmi/DataEncoders[2].DataEncoder/q_out_2 [8]));
  LUT3 #(
    .INIT(8'h01)) 
    \pDataOutRaw[9]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .O(\pDataOutRaw[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \pDataOutRaw[9]_i_1__0 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\pDataOutRaw[9]_i_2_n_0 ),
        .O(\pDataOutRaw[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \pDataOutRaw[9]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .I1(\pDataOutRaw[9]_i_2__0_n_0 ),
        .O(\pDataOutRaw[9]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataOutRaw[9]_i_2 
       (.I0(\cnt_t_3[4]_i_2_n_0 ),
        .I1(\cnt_t_3[2]_i_4__0_n_0 ),
        .O(\pDataOutRaw[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataOutRaw[9]_i_2__0 
       (.I0(\cnt_t_3[4]_i_2__0_n_0 ),
        .I1(\cnt_t_3[2]_i_4__1_n_0 ),
        .O(\pDataOutRaw[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF099)) 
    \pDataOutRaw[9]_i_2__1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/pC0_2 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/pC1_2 ),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\hdmi/DataEncoders[0].DataEncoder/q_out_2 [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataOutRaw[9]_i_3 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[2]_i_4_n_0 ),
        .O(\pDataOutRaw[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00005400)) 
    \pix_q[0][0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[0] [0]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [0]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [10]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [10]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [11]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [11]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [12]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [12]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [13]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [13]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [14]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [14]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [15]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [15]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][16]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [16]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [16]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][17]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [17]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [17]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][18]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [18]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [18]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][19]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [19]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [19]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [1]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [1]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][20]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [20]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [20]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][21]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [21]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [21]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][22]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [22]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [22]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][23]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [23]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [23]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][24]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [24]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [24]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][25]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [25]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [25]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][26]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [26]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [26]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][27]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [27]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [27]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][28]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [28]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [28]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][29]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [29]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [29]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [2]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [2]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][30]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [30]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [30]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [3]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [3]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [4]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [4]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [5]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [5]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [6]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [6]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [7]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [7]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [8]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [8]));
  LUT5 #(
    .INIT(32'h54000000)) 
    \pix_q[0][9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [31]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[0] [9]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d[0] [9]));
  LUT6 #(
    .INIT(64'hAAA00000AAA04440)) 
    \pix_q[1][0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [0]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I5(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [31]),
        .O(\pix_q[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [10]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [10]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [11]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [11]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [12]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [12]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [13]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [13]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [14]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [14]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [15]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [15]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][16]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [16]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [16]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][17]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [17]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [17]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][18]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [18]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [18]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][19]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [19]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [19]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [1]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][20]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [20]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [20]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][21]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [21]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [21]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][22]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [22]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [22]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][23]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [23]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [23]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][24]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [24]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [24]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][25]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [25]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [25]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][26]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [26]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [26]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][27]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [27]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [27]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][28]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [28]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [28]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][29]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [29]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [29]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [2]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [2]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \pix_q[1][30]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_q ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_d ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][30]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [30]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [30]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \pix_q[1][30]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [31]),
        .O(\pix_q[1][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [3]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [3]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [4]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [4]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [5]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [5]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [6]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [6]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [7]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [7]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [8]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [8]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    \pix_q[1][9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [9]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/ok1_carry__2_n_3 ),
        .I4(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [9]),
        .I5(\pix_q[1][30]_i_3_n_0 ),
        .O(\pix_q[1][9]_i_1_n_0 ));
  CARRY4 \pix_q_reg[1][12]_i_2 
       (.CI(\pix_q_reg[1][8]_i_2_n_0 ),
        .CO({\pix_q_reg[1][12]_i_2_n_0 ,\pix_q_reg[1][12]_i_2_n_1 ,\pix_q_reg[1][12]_i_2_n_2 ,\pix_q_reg[1][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [12:9]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [12:9]));
  CARRY4 \pix_q_reg[1][16]_i_2 
       (.CI(\pix_q_reg[1][12]_i_2_n_0 ),
        .CO({\pix_q_reg[1][16]_i_2_n_0 ,\pix_q_reg[1][16]_i_2_n_1 ,\pix_q_reg[1][16]_i_2_n_2 ,\pix_q_reg[1][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [16:13]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [16:13]));
  CARRY4 \pix_q_reg[1][20]_i_2 
       (.CI(\pix_q_reg[1][16]_i_2_n_0 ),
        .CO({\pix_q_reg[1][20]_i_2_n_0 ,\pix_q_reg[1][20]_i_2_n_1 ,\pix_q_reg[1][20]_i_2_n_2 ,\pix_q_reg[1][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [20:17]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [20:17]));
  CARRY4 \pix_q_reg[1][24]_i_2 
       (.CI(\pix_q_reg[1][20]_i_2_n_0 ),
        .CO({\pix_q_reg[1][24]_i_2_n_0 ,\pix_q_reg[1][24]_i_2_n_1 ,\pix_q_reg[1][24]_i_2_n_2 ,\pix_q_reg[1][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [24:21]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [24:21]));
  CARRY4 \pix_q_reg[1][28]_i_2 
       (.CI(\pix_q_reg[1][24]_i_2_n_0 ),
        .CO({\pix_q_reg[1][28]_i_2_n_0 ,\pix_q_reg[1][28]_i_2_n_1 ,\pix_q_reg[1][28]_i_2_n_2 ,\pix_q_reg[1][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [28:25]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [28:25]));
  CARRY4 \pix_q_reg[1][4]_i_2 
       (.CI(1'b0),
        .CO({\pix_q_reg[1][4]_i_2_n_0 ,\pix_q_reg[1][4]_i_2_n_1 ,\pix_q_reg[1][4]_i_2_n_2 ,\pix_q_reg[1][4]_i_2_n_3 }),
        .CYINIT(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [4:1]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [4:1]));
  CARRY4 \pix_q_reg[1][8]_i_2 
       (.CI(\pix_q_reg[1][4]_i_2_n_0 ),
        .CO({\pix_q_reg[1][8]_i_2_n_0 ,\pix_q_reg[1][8]_i_2_n_1 ,\pix_q_reg[1][8]_i_2_n_2 ,\pix_q_reg[1][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/plusOp[1] [8:5]),
        .S(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pix_q_reg_n_0_[1] [8:5]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[0]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [0]),
        .I1(bypass),
        .O(proc_camera_mem_data[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[1]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [1]),
        .I1(bypass),
        .O(proc_camera_mem_data[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[2]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [2]),
        .I1(bypass),
        .O(proc_camera_mem_data[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[3]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [3]),
        .I1(bypass),
        .O(proc_camera_mem_data[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[4]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [4]),
        .I1(bypass),
        .O(proc_camera_mem_data[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[5]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [5]),
        .I1(bypass),
        .O(proc_camera_mem_data[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[6]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [6]),
        .I1(bypass),
        .O(proc_camera_mem_data[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \proc_camera_mem_data[7]_INST_0 
       (.I0(\MC_VGA/sw_camera_mem_data_0 [7]),
        .I1(bypass),
        .O(proc_camera_mem_data[7]));
  LUT4 #(
    .INIT(16'h0800)) 
    process_q_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/process_d ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .O(process_q_i_1_n_0));
  LUT6 #(
    .INIT(64'h9999999396969696)) 
    \q_m_2[1]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [3]),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [1]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [0]),
        .I5(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [2]),
        .O(\q_m_2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9999999396969696)) 
    \q_m_2[1]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [3]),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [1]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [0]),
        .I5(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [2]),
        .O(\q_m_2[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9999999396969696)) 
    \q_m_2[1]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [3]),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [1]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [0]),
        .I5(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [2]),
        .O(\q_m_2[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[2]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .O(\hdmi/DataEncoders[0].DataEncoder/p_0_in9_in ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[2]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .O(\hdmi/DataEncoders[1].DataEncoder/p_0_in9_in ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[2]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .O(\hdmi/DataEncoders[2].DataEncoder/p_0_in9_in ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[3]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .I1(\q_m_2[8]_i_1_n_0 ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .O(\q_m_2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[3]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .I1(\q_m_2[8]_i_1__0_n_0 ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .O(\q_m_2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[3]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .I1(\q_m_2[8]_i_1__1_n_0 ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .O(\q_m_2[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[4]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in4_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in0_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in2_in ),
        .O(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[4]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in4_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in0_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in2_in ),
        .O(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[4]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in4_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in0_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in2_in ),
        .O(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q_m_2[5]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I2(\q_m_2[8]_i_1_n_0 ),
        .O(\q_m_2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q_m_2[5]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I2(\q_m_2[8]_i_1__0_n_0 ),
        .O(\q_m_2[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q_m_2[5]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I2(\q_m_2[8]_i_1__1_n_0 ),
        .O(\q_m_2[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[6]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .O(\hdmi/DataEncoders[0].DataEncoder/p_0_in5_in ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[6]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .O(\hdmi/DataEncoders[1].DataEncoder/p_0_in5_in ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[6]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .O(\hdmi/DataEncoders[2].DataEncoder/p_0_in5_in ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[7]_i_1 
       (.I0(\q_m_2[8]_i_1_n_0 ),
        .I1(\hdmi/DataEncoders[0].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[0].DataEncoder/p_0_in6_in ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/p_0_in8_in ),
        .I4(\hdmi/DataEncoders[0].DataEncoder/p_0_in10_in ),
        .O(\hdmi/DataEncoders[0].DataEncoder/p_1_in12_in ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[7]_i_1__0 
       (.I0(\q_m_2[8]_i_1__0_n_0 ),
        .I1(\hdmi/DataEncoders[1].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[1].DataEncoder/p_0_in6_in ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/p_0_in8_in ),
        .I4(\hdmi/DataEncoders[1].DataEncoder/p_0_in10_in ),
        .O(\hdmi/DataEncoders[1].DataEncoder/p_1_in12_in ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[7]_i_1__1 
       (.I0(\q_m_2[8]_i_1__1_n_0 ),
        .I1(\hdmi/DataEncoders[2].DataEncoder/p_0_in7_in ),
        .I2(\hdmi/DataEncoders[2].DataEncoder/p_0_in6_in ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/p_0_in8_in ),
        .I4(\hdmi/DataEncoders[2].DataEncoder/p_0_in10_in ),
        .O(\hdmi/DataEncoders[2].DataEncoder/p_1_in12_in ));
  LUT5 #(
    .INIT(32'h00105555)) 
    \q_m_2[8]_i_1 
       (.I0(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [0]),
        .I4(\hdmi/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_ [2]),
        .O(\q_m_2[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00105555)) 
    \q_m_2[8]_i_1__0 
       (.I0(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [0]),
        .I4(\hdmi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_ [2]),
        .O(\q_m_2[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00105555)) 
    \q_m_2[8]_i_1__1 
       (.I0(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [3]),
        .I1(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [1]),
        .I2(\hdmi/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_ ),
        .I3(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [0]),
        .I4(\hdmi/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_ [2]),
        .O(\q_m_2[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \raw_in_q[ctl][state][image_end]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_end_n_0_] ),
        .I2(\raw_in_q[ctl][state][image_end]_i_2_n_0 ),
        .I3(\raw_in_q[ctl][state][image_end]_i_3_n_0 ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_end ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][image_end]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [19]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [15]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [29]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [11]),
        .O(\raw_in_q[ctl][state][image_end]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \raw_in_q[ctl][state][image_end]_i_2 
       (.I0(\raw_in_q[ctl][state][line_end]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [8]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [16]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [0]),
        .I4(\raw_in_q[ctl][state][image_end]_i_4_n_0 ),
        .I5(\raw_in_q[ctl][state][image_end]_i_5_n_0 ),
        .O(\raw_in_q[ctl][state][image_end]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raw_in_q[ctl][state][image_end]_i_3 
       (.I0(\raw_in_q[ctl][state][line_end]_i_3_n_0 ),
        .I1(\raw_in_q[ctl][state][image_end]_i_6_n_0 ),
        .O(\raw_in_q[ctl][state][image_end]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \raw_in_q[ctl][state][image_end]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [3]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [28]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [2]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [7]),
        .O(\raw_in_q[ctl][state][image_end]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raw_in_q[ctl][state][image_end]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [6]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [4]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [5]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [1]),
        .I4(\raw_in_q[ctl][state][image_end]_i_7_n_0 ),
        .O(\raw_in_q[ctl][state][image_end]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \raw_in_q[ctl][state][image_end]_i_6 
       (.I0(\raw_in_q[ctl][state][image_end]_i_8_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [25]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [23]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [27]),
        .I4(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [12]),
        .I5(\raw_in_q[ctl][state][image_end]_i_9_n_0 ),
        .O(\raw_in_q[ctl][state][image_end]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][image_end]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [24]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [9]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [21]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [17]),
        .O(\raw_in_q[ctl][state][image_end]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][image_end]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [30]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [10]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [18]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [14]),
        .O(\raw_in_q[ctl][state][image_end]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raw_in_q[ctl][state][image_end]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [13]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [26]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [20]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [22]),
        .I4(\raw_in_q[ctl][state][image_end]_i_10_n_0 ),
        .O(\raw_in_q[ctl][state][image_end]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \raw_in_q[ctl][state][image_start]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][image_start_n_0_] ),
        .I2(\raw_in_q[ctl][state][image_start]_i_2_n_0 ),
        .I3(\raw_in_q[ctl][state][image_end]_i_3_n_0 ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_image_start ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \raw_in_q[ctl][state][image_start]_i_2 
       (.I0(\raw_in_q[ctl][state][image_start]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [28]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [8]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [5]),
        .I4(\raw_in_q[ctl][state][image_start]_i_4_n_0 ),
        .I5(\raw_in_q[ctl][state][image_start]_i_5_n_0 ),
        .O(\raw_in_q[ctl][state][image_start]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][image_start]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [28]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [25]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [20]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [17]),
        .O(\raw_in_q[ctl][state][image_start]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raw_in_q[ctl][state][image_start]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [6]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [2]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [0]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [16]),
        .I4(\raw_in_q[ctl][state][image_start]_i_6_n_0 ),
        .O(\raw_in_q[ctl][state][image_start]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \raw_in_q[ctl][state][image_start]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [0]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [12]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [1]),
        .I4(\raw_in_q[ctl][state][image_end]_i_7_n_0 ),
        .I5(\raw_in_q[ctl][state][image_start]_i_7_n_0 ),
        .O(\raw_in_q[ctl][state][image_start]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][image_start]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [6]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [7]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [2]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [4]),
        .O(\raw_in_q[ctl][state][image_start]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raw_in_q[ctl][state][image_start]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [8]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [5]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [3]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [3]),
        .I4(\raw_in_q[ctl][state][image_start]_i_8_n_0 ),
        .O(\raw_in_q[ctl][state][image_start]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][image_start]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [9]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [16]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [1]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [4]),
        .O(\raw_in_q[ctl][state][image_start]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \raw_in_q[ctl][state][line_end]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][line_end_n_0_] ),
        .I2(\raw_in_q[ctl][state][line_end]_i_2_n_0 ),
        .I3(\raw_in_q[ctl][state][line_end]_i_3_n_0 ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_line_end ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \raw_in_q[ctl][state][line_end]_i_2 
       (.I0(\raw_in_q[ctl][state][line_end]_i_4_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [1]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [16]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [5]),
        .I4(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [8]),
        .I5(\raw_in_q[ctl][state][line_end]_i_5_n_0 ),
        .O(\raw_in_q[ctl][state][line_end]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \raw_in_q[ctl][state][line_end]_i_3 
       (.I0(\raw_in_q[ctl][state][line_end]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [26]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [24]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [18]),
        .I4(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [13]),
        .I5(\raw_in_q[ctl][state][line_end]_i_7_n_0 ),
        .O(\raw_in_q[ctl][state][line_end]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raw_in_q[ctl][state][line_end]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [0]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [6]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [9]),
        .O(\raw_in_q[ctl][state][line_end]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \raw_in_q[ctl][state][line_end]_i_5 
       (.I0(\raw_in_q[ctl][state][image_start]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [12]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [4]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [3]),
        .I4(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [2]),
        .O(\raw_in_q[ctl][state][line_end]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][line_end]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [14]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [10]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [29]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [23]),
        .O(\raw_in_q[ctl][state][line_end]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raw_in_q[ctl][state][line_end]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [19]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [21]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [7]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [27]),
        .I4(\raw_in_q[ctl][state][line_end]_i_8_n_0 ),
        .O(\raw_in_q[ctl][state][line_end]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raw_in_q[ctl][state][line_end]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [30]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [22]),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [15]),
        .I3(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [11]),
        .O(\raw_in_q[ctl][state][line_end]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \raw_in_q[ctl][state][x_even]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][0] [0]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][x_even_n_0_] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_x_even ));
  LUT3 #(
    .INIT(8'h5C)) 
    \raw_in_q[ctl][state][y_even]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][c_n_0_][1] [0]),
        .I1(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][state][y_even_n_0_] ),
        .I2(\MC_VGA/cameras[0].MC/stream_raw_reg[ctl][valid_n_0_] ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/pixel_state_set_state_y_even ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    read_r_q_i_1
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][x_even]__0 ),
        .O(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/read_r_d ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h23333333)) 
    \rst_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h23333333)) 
    \rst_q[0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h2C3C3C3C)) 
    \rst_q[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h2C3C3C3C)) 
    \rst_q[1]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h2F3FC0C0)) 
    \rst_q[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h2F3FC0C0)) 
    \rst_q[2]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [2]));
  LUT3 #(
    .INIT(8'h01)) 
    \rst_q[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .O(\rst_q[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rst_q[3]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .O(\rst_q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h2FC0FF00)) 
    \rst_q[3]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_d [3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h2FC0FF00)) 
    \rst_q[3]_i_2__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [2]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_d [3]));
  LUT6 #(
    .INIT(64'h0040FFFF55550000)) 
    \state_align_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .I1(\state_align_q[2]_i_2_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I4(\state_align_q[3]_i_2_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .O(\state_align_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000FF00FF0000)) 
    \state_align_q[0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I2(\state_align_q[2]_i_2__0_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .I4(\state_align_q[3]_i_2__0_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .O(\state_align_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFDFFFE0)) 
    \state_align_q[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .I2(\state_align_q[3]_i_2_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .O(\state_align_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFF7FFF8)) 
    \state_align_q[1]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I1(\state_align_q[3]_i_2__0_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .O(\state_align_q[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFDFFFFFFCCC0000)) 
    \state_align_q[2]_i_1 
       (.I0(\state_align_q[2]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I4(\state_align_q[3]_i_2_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .O(\state_align_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF37FFFFFFC0FF00)) 
    \state_align_q[2]_i_1__0 
       (.I0(\state_align_q[2]_i_2__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .I4(\state_align_q[3]_i_2__0_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .O(\state_align_q[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \state_align_q[2]_i_2 
       (.I0(\align_q[0]_i_2_n_0 ),
        .I1(\state_align_q[2]_i_3_n_0 ),
        .I2(\align_q[1]_i_2_n_0 ),
        .I3(\state_align_q[2]_i_4_n_0 ),
        .O(\state_align_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \state_align_q[2]_i_2__0 
       (.I0(\state_align_q[2]_i_3__0_n_0 ),
        .I1(\align_q[1]_i_2__0_n_0 ),
        .I2(\align_q[0]_i_2__0_n_0 ),
        .I3(\state_align_q[2]_i_4__0_n_0 ),
        .O(\state_align_q[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state_align_q[2]_i_3 
       (.I0(\align_q[1]_i_4_n_0 ),
        .I1(\align_q[2]_i_6_n_0 ),
        .I2(\align_q[2]_i_5_n_0 ),
        .I3(\align_q[2]_i_4_n_0 ),
        .I4(\align_q[2]_i_3_n_0 ),
        .I5(\align_q[2]_i_2_n_0 ),
        .O(\state_align_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state_align_q[2]_i_3__0 
       (.I0(\align_q[1]_i_4__0_n_0 ),
        .I1(\align_q[2]_i_6__0_n_0 ),
        .I2(\align_q[2]_i_2__0_n_0 ),
        .I3(\align_q[2]_i_3__0_n_0 ),
        .I4(\align_q[2]_i_4__0_n_0 ),
        .I5(\align_q[2]_i_5__0_n_0 ),
        .O(\state_align_q[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \state_align_q[2]_i_4 
       (.I0(\align_q[0]_i_5_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/input_reg_q_reg_n_0_ [3]),
        .O(\state_align_q[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \state_align_q[2]_i_4__0 
       (.I0(\align_q[0]_i_5__0_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [6]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/input_reg_q_reg_n_0_ [3]),
        .O(\state_align_q[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00FF8000)) 
    \state_align_q[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I3(\state_align_q[3]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .O(\state_align_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \state_align_q[3]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [3]),
        .I4(\state_align_q[3]_i_2__0_n_0 ),
        .O(\state_align_q[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBAAAAAAA)) 
    \state_align_q[3]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [3]),
        .I1(\state_align_q[3]_i_3__0_n_0 ),
        .I2(\state_merger_q[1]_i_2_n_0 ),
        .I3(\state_align_q[3]_i_4_n_0 ),
        .I4(fifo_lane_i_12__0_n_0),
        .I5(\state_align_q[3]_i_5_n_0 ),
        .O(\state_align_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF31FFFFFF31FF0F0)) 
    \state_align_q[3]_i_2__0 
       (.I0(fifo_lane_i_12__0_n_0),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_lane_n_10 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [2]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/state_align_q_reg_n_0_ [1]),
        .I5(\state_align_q[3]_i_3_n_0 ),
        .O(\state_align_q[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \state_align_q[3]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/rst_q [2]),
        .O(\state_align_q[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00D10011)) 
    \state_align_q[3]_i_3__0 
       (.I0(\state_align_q[3]_i_6_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10 ),
        .O(\state_align_q[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state_align_q[3]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_lane_n_10 ),
        .O(\state_align_q[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state_align_q[3]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/state_align_q_reg_n_0_ [0]),
        .O(\state_align_q[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \state_align_q[3]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/rst_q [2]),
        .O(\state_align_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0455FFFF04550000)) 
    \state_merger_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ),
        .I1(\state_merger_q[0]_i_2_n_0 ),
        .I2(\state_merger_q[0]_i_3_n_0 ),
        .I3(\state_merger_q[0]_i_4_n_0 ),
        .I4(\state_merger_q[2]_i_3_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .O(\state_merger_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state_merger_q[0]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\state_merger_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000110011)) 
    \state_merger_q[0]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [24]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .O(\state_merger_q[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \state_merger_q[0]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I2(\state_merger_q[0]_i_5_n_0 ),
        .I3(\state_merger_q[0]_i_6_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .O(\state_merger_q[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hCCA2)) 
    \state_merger_q[0]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\state_merger_q[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state_merger_q[0]_i_6 
       (.I0(\align_q[4]_i_3__0_n_0 ),
        .I1(\align_q[4]_i_3_n_0 ),
        .O(\state_merger_q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A00FFFF02000000)) 
    \state_merger_q[1]_i_1 
       (.I0(\state_merger_q[1]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ),
        .I3(\state_merger_q[2]_i_2_n_0 ),
        .I4(\state_merger_q[2]_i_3_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .O(\state_merger_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBFAB)) 
    \state_merger_q[1]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I1(\align_q[4]_i_3_n_0 ),
        .I2(\align_q[4]_i_3__0_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .O(\state_merger_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \state_merger_q[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ),
        .I1(\state_merger_q[2]_i_2_n_0 ),
        .I2(\state_merger_q[2]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [2]),
        .O(\state_merger_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0B0FBB0F)) 
    \state_merger_q[2]_i_2 
       (.I0(\state_merger_q[0]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .O(\state_merger_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFFFFFFF)) 
    \state_merger_q[2]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/cam_reset ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_rd_en1 ),
        .I2(\state_merger_q[2]_i_4_n_0 ),
        .I3(\state_merger_q[2]_i_2_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .I5(\state_merger_q[2]_i_5_n_0 ),
        .O(\state_merger_q[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \state_merger_q[2]_i_4 
       (.I0(\csi_q[data][7]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [0]),
        .I2(\csi_q[data][7]_i_5_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/merger/state_merger_q [1]),
        .O(\state_merger_q[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state_merger_q[2]_i_5 
       (.I0(\align_q[4]_i_3__0_n_0 ),
        .I1(\align_q[4]_i_3_n_0 ),
        .O(\state_merger_q[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \state_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [0]),
        .O(\state_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \state_q[0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [0]),
        .O(\state_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \state_q[0]_i_1__1 
       (.I0(\state_q[1]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_rst ),
        .O(\state_q[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF000100)) 
    \state_q[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/almost_full ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/align/fifo_is_full ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo_is_empty ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/state_q_reg_n_0_ [1]),
        .O(\state_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFF000100)) 
    \state_q[1]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/almost_full ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/align/fifo_is_full ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo_is_empty ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/state_q_reg_n_0_ [1]),
        .O(\state_q[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \state_q[1]_i_1__1 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\state_q[1]_i_2_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_end_n_0_] ),
        .I4(\MC_VGA/cameras[0].MC/camera_rst ),
        .O(\state_q[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FFFF08080808)) 
    \state_q[1]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][image_start]__0 ),
        .I2(\state_q[1]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][line_end_n_0_] ),
        .I4(\c_q[0][30]_i_6_n_0 ),
        .I5(\state_q[1]_i_4_n_0 ),
        .O(\state_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state_q[1]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .O(\state_q[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h20C0)) 
    \state_q[1]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/state_q_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][valid]__0 ),
        .I3(\MC_VGA/cameras[0].MC/raw_to_lum_gen.raw_to_L/raw_in_q_reg[ctl][state][y_even]__0 ),
        .O(\state_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0050005007550555)) 
    \state_raw_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I4(\state_raw_q[0]_i_2_n_0 ),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .O(\state_raw_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \state_raw_q[0]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .O(\state_raw_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0EEEF00F000F0)) 
    \state_raw_q[1]_i_1 
       (.I0(\word_q[15]_i_3_n_0 ),
        .I1(\state_raw_q[2]_i_2_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\state_raw_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h3000B88C)) 
    \state_raw_q[2]_i_1 
       (.I0(\state_raw_q[2]_i_2_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .O(\state_raw_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state_raw_q[2]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [24]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .O(\state_raw_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB888BBB8)) 
    \state_raw_q[3]_i_1 
       (.I0(\state_raw_q[3]_i_3_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I2(\csi_q[valid]_i_3_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I4(\state_raw_q[3]_i_4_n_0 ),
        .I5(\csi_q[valid]_i_2_n_0 ),
        .O(\state_raw_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \state_raw_q[3]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [0]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [3]),
        .O(\state_raw_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \state_raw_q[3]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I2(\state_raw_q[3]_i_5_n_0 ),
        .I3(\state_raw_q[3]_i_6_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .O(\state_raw_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000FFF2F000F)) 
    \state_raw_q[3]_i_3 
       (.I0(\state_raw_q[3]_i_7_n_0 ),
        .I1(\state_raw_q[3]_i_8_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\state_raw_q[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state_raw_q[3]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .O(\state_raw_q[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0830)) 
    \state_raw_q[3]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [24]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .O(\state_raw_q[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state_raw_q[3]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .O(\state_raw_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state_raw_q[3]_i_7 
       (.I0(\state_raw_q[3]_i_9_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [10]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [9]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [11]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [8]),
        .I5(\state_raw_q[3]_i_10_n_0 ),
        .O(\state_raw_q[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_raw_q[3]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [5]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [4]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [7]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [6]),
        .O(\state_raw_q[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state_raw_q[3]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [13]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [12]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [14]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [15]),
        .O(\state_raw_q[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \stream_raw[ctl][state][image_end]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_end_n_0_] ),
        .I2(\stream_raw[ctl][state][image_end]_i_2_n_0 ),
        .I3(\stream_raw[ctl][state][image_end]_i_3_n_0 ),
        .I4(\stream_raw[ctl][state][image_start]_i_4_n_0 ),
        .O(\MC_VGA/cameras[0].MC/pixel_state_set_state_image_end ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \stream_raw[ctl][state][image_end]_i_2 
       (.I0(\stream_raw[ctl][state][image_end]_i_4_n_0 ),
        .I1(\stream_raw[ctl][state][image_end]_i_5_n_0 ),
        .I2(\stream_raw[ctl][state][image_start]_i_7_n_0 ),
        .I3(\stream_raw[ctl][state][image_start]_i_8_n_0 ),
        .I4(\stream_raw[ctl][state][image_start]_i_9_n_0 ),
        .I5(\stream_raw[ctl][state][image_end]_i_6_n_0 ),
        .O(\stream_raw[ctl][state][image_end]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \stream_raw[ctl][state][image_end]_i_3 
       (.I0(\stream_raw[ctl][state][image_end]_i_7_n_0 ),
        .I1(\stream_raw[ctl][state][image_start]_i_12_n_0 ),
        .I2(\stream_raw[ctl][state][image_end]_i_8_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [1]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [0]),
        .O(\stream_raw[ctl][state][image_end]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \stream_raw[ctl][state][image_end]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [9]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [10]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [7]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [8]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [12]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [11]),
        .O(\stream_raw[ctl][state][image_end]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \stream_raw[ctl][state][image_end]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [4]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [1]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [2]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [6]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [5]),
        .O(\stream_raw[ctl][state][image_end]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \stream_raw[ctl][state][image_end]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [28]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [29]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [26]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [27]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [30]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [0]),
        .O(\stream_raw[ctl][state][image_end]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \stream_raw[ctl][state][image_end]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [10]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [11]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [8]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [9]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [13]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [12]),
        .O(\stream_raw[ctl][state][image_end]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \stream_raw[ctl][state][image_end]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [4]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [5]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [2]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [3]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [7]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [6]),
        .O(\stream_raw[ctl][state][image_end]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \stream_raw[ctl][state][image_start]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][image_start_n_0_] ),
        .I2(\stream_raw[ctl][state][image_start]_i_2_n_0 ),
        .I3(\stream_raw[ctl][state][image_start]_i_3_n_0 ),
        .I4(\stream_raw[ctl][state][image_start]_i_4_n_0 ),
        .O(\MC_VGA/cameras[0].MC/pixel_state_set_state_image_start ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_10 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [28]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [29]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [26]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [27]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [30]),
        .O(\stream_raw[ctl][state][image_start]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_11 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [10]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [11]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [8]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [9]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [13]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [12]),
        .O(\stream_raw[ctl][state][image_start]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_12 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [16]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [17]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [14]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [15]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [19]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [18]),
        .O(\stream_raw[ctl][state][image_start]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_13 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [4]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [5]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [2]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [3]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [7]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [6]),
        .O(\stream_raw[ctl][state][image_start]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \stream_raw[ctl][state][image_start]_i_2 
       (.I0(\stream_raw[ctl][state][image_start]_i_5_n_0 ),
        .I1(\stream_raw[ctl][state][image_start]_i_6_n_0 ),
        .I2(\stream_raw[ctl][state][image_start]_i_7_n_0 ),
        .I3(\stream_raw[ctl][state][image_start]_i_8_n_0 ),
        .I4(\stream_raw[ctl][state][image_start]_i_9_n_0 ),
        .I5(\stream_raw[ctl][state][image_start]_i_10_n_0 ),
        .O(\stream_raw[ctl][state][image_start]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \stream_raw[ctl][state][image_start]_i_3 
       (.I0(\stream_raw[ctl][state][image_start]_i_11_n_0 ),
        .I1(\stream_raw[ctl][state][image_start]_i_12_n_0 ),
        .I2(\stream_raw[ctl][state][image_start]_i_13_n_0 ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [1]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [0]),
        .O(\stream_raw[ctl][state][image_start]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [27]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [28]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [25]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [26]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [30]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [29]),
        .O(\stream_raw[ctl][state][image_start]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_5 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [9]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [10]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [7]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [8]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [12]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [11]),
        .O(\stream_raw[ctl][state][image_start]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_6 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [3]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [4]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [1]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [2]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [6]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [5]),
        .O(\stream_raw[ctl][state][image_start]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_7 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [21]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [22]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [19]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [20]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [24]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [23]),
        .O(\stream_raw[ctl][state][image_start]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_8 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [15]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [16]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [13]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [14]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [18]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [17]),
        .O(\stream_raw[ctl][state][image_start]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stream_raw[ctl][state][image_start]_i_9 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [22]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [23]),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [20]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [21]),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [25]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [24]),
        .O(\stream_raw[ctl][state][image_start]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \stream_raw[ctl][state][line_end]_i_1 
       (.I0(\stream_raw[ctl][state][image_start]_i_4_n_0 ),
        .I1(\stream_raw[ctl][state][line_end]_i_2_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I3(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][state][line_end_n_0_] ),
        .O(\MC_VGA/cameras[0].MC/pixel_state_set_state_line_end ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \stream_raw[ctl][state][line_end]_i_2 
       (.I0(\stream_raw[ctl][state][image_start]_i_7_n_0 ),
        .I1(\stream_raw[ctl][state][image_start]_i_8_n_0 ),
        .I2(\stream_raw[ctl][state][image_end]_i_4_n_0 ),
        .I3(\stream_raw[ctl][state][image_end]_i_5_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .O(\stream_raw[ctl][state][line_end]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \stream_raw[ctl][state][x_even]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][0] [0]),
        .O(\stream_raw[ctl][state][x_even]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \stream_raw[ctl][state][y_even]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][valid_n_0_] ),
        .I1(\MC_VGA/cameras[0].MC/camera_raw_q_reg[ctl][c_n_0_][1] [0]),
        .O(\stream_raw[ctl][state][y_even]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \sync[Hsync]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/andv [0]),
        .I1(\MC_VGA/VGA/rst ),
        .I2(\MC_VGA/VGA/vga_mem_rd/sync[Hsync] ),
        .O(\sync[Hsync]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF1FF8)) 
    \sync[Hsync]_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [5]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [8]),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [9]),
        .I4(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [7]),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/andv [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \sync[Vsync]_i_1 
       (.I0(\MC_VGA/VGA/rst ),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/andv [1]),
        .I2(\MC_VGA/VGA/vga_mem_rd/sync[Vsync] ),
        .O(\sync[Vsync]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000003FFFFFFFFE)) 
    \sync[Vsync]_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [1]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [2]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [3]),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4]),
        .I4(\sync[Vsync]_i_3_n_0 ),
        .I5(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/andv [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sync[Vsync]_i_3 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [7]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8]),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [5]),
        .O(\sync[Vsync]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \sync[active]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]0 ),
        .I1(\MC_VGA/VGA/rst ),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active_n_0_] ),
        .O(\sync[active]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0100F800)) 
    \sync[active]_i_2 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [5]),
        .I1(\sync[active]_i_3_n_0 ),
        .I2(\sync[active]_i_4_n_0 ),
        .I3(\sync[active]_i_5_n_0 ),
        .I4(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_reg[active]0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sync[active]_i_3 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [0]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [1]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [3]),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4]),
        .I4(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [2]),
        .O(\sync[active]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sync[active]_i_4 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [7]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8]),
        .O(\sync[active]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0FF00FFE1FF0)) 
    \sync[active]_i_5 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [4]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [6]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [8]),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [9]),
        .I4(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [7]),
        .I5(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [5]),
        .O(\sync[active]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sync[c][0][4]_i_1 
       (.I0(\MC_VGA/VGA/rst ),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[0]_carry__0_n_0 ),
        .O(\sync[c][0][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sync[c][0][4]_i_2 
       (.I0(\MC_VGA/VGA/rst ),
        .O(\sync[c][0][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync[c][1][0]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [0]),
        .O(\sync[c][1][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sync[c][1][5]_i_1 
       (.I0(\MC_VGA/VGA/rst ),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/minusOp[1]_carry__1_n_3 ),
        .O(\sync[c][1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sync_c_q[0][0]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[0] [0]),
        .O(\sync_c_q[0][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][1]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [1]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][2]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [2]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][3]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [3]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][4]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [4]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][5]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [5]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][6]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][7]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [7]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][8]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [8]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sync_c_q[0][9]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[0] [9]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\sync_c_q[0][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hC2)) 
    \sync_c_q[1][0]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [0]),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][1]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [1]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [1]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][2]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [2]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [2]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][3]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [3]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [3]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][4]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [4]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][5]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [5]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [5]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][6]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [6]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [6]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][7]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [7]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [7]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][8]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [8]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sync_c_q[1][9]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [9]),
        .I1(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [9]),
        .I2(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok0 ),
        .I3(\MC_VGA/VGA/vga_mem_rd/C_Sync/ok1_carry_n_0 ),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/v[1] [9]));
  CARRY4 \sync_c_q_reg[1][4]_i_2 
       (.CI(1'b0),
        .CO({\sync_c_q_reg[1][4]_i_2_n_0 ,\sync_c_q_reg[1][4]_i_2_n_1 ,\sync_c_q_reg[1][4]_i_2_n_2 ,\sync_c_q_reg[1][4]_i_2_n_3 }),
        .CYINIT(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [4:1]),
        .S(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [4:1]));
  CARRY4 \sync_c_q_reg[1][8]_i_2 
       (.CI(\sync_c_q_reg[1][4]_i_2_n_0 ),
        .CO({\sync_c_q_reg[1][8]_i_2_n_0 ,\sync_c_q_reg[1][8]_i_2_n_1 ,\sync_c_q_reg[1][8]_i_2_n_2 ,\sync_c_q_reg[1][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\MC_VGA/VGA/vga_mem_rd/C_Sync/plusOp[1] [8:5]),
        .S(\MC_VGA/VGA/vga_mem_rd/C_Sync/sync_c_q_reg_n_0_[1] [8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_phy.n[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .O(\sync_phy.n[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_phy.n[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .O(\sync_phy.n[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_phy.n[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .O(\sync_phy.n[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h78F0)) 
    \sync_phy.n[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .O(\sync_phy.n[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_phy.n[4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [4]),
        .O(\sync_phy.n[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sync_phy.n[5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [4]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [5]),
        .O(\sync_phy.n[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \sync_phy.n[6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [6]),
        .I1(\sync_phy.n[6]_i_3_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/n ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \sync_phy.n[6]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [4]),
        .I1(\sync_phy.n[6]_i_4_n_0 ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [3]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [5]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [0]),
        .I5(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [6]),
        .O(\sync_phy.n[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sync_phy.n[6]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [4]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [3]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [5]),
        .O(\sync_phy.n[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sync_phy.n[6]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [2]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/sync_phy.n_reg [1]),
        .O(\sync_phy.n[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_reset.n[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .O(\sync_reset.n[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_reset.n[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [1]),
        .O(\sync_reset.n[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_reset.n[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .I1(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [2]),
        .O(\sync_reset.n[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_reset.n[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/sync_reset.n_reg [3]),
        .O(\sync_reset.n[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_reset.n[4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [2]),
        .I1(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .I2(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [1]),
        .I3(\MC_VGA/cameras[0].MC/sync_reset.n_reg [3]),
        .I4(\MC_VGA/cameras[0].MC/sync_reset.n_reg [4]),
        .O(\sync_reset.n[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sync_reset.n[5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/sync_reset.n_reg [3]),
        .I1(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [1]),
        .I2(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [0]),
        .I3(\MC_VGA/cameras[0].MC/sync_reset.n_reg_n_0_ [2]),
        .I4(\MC_VGA/cameras[0].MC/sync_reset.n_reg [4]),
        .I5(\MC_VGA/cameras[0].MC/sync_reset.n_reg [5]),
        .O(\sync_reset.n[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \sync_two_bits_reg.cnt[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\sync_two_bits_reg.cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \sync_two_bits_reg.cnt[0]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p ),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\sync_two_bits_reg.cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000666)) 
    \sync_two_bits_reg.cnt[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_p ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/lp_n ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\sync_two_bits_reg.cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000666)) 
    \sync_two_bits_reg.cnt[1]_i_1__0 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_p ),
        .I3(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/lp_n ),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(\sync_two_bits_reg.cnt[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_q_q[data][0][7]_i_1 
       (.I0(\MC_VGA/VGA/vga_mem_rd/vga_q_reg[sync][active_n_0_] ),
        .O(\vga_q_q[data][0][7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_reset.n[0]_i_1 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .O(\vga_reset.n[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vga_reset.n[1]_i_1 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .I1(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [1]),
        .O(\vga_reset.n[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \vga_reset.n[2]_i_1 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .I1(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [1]),
        .I2(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [2]),
        .O(\vga_reset.n[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \vga_reset.n[3]_i_1 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [2]),
        .I1(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .I2(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [1]),
        .I3(\MC_VGA/VGA/vga_reset.n_reg [3]),
        .O(\vga_reset.n[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vga_reset.n[4]_i_1 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [2]),
        .I1(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .I2(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [1]),
        .I3(\MC_VGA/VGA/vga_reset.n_reg [3]),
        .I4(\MC_VGA/VGA/vga_reset.n_reg [4]),
        .O(\vga_reset.n[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \vga_reset.n[5]_i_1 
       (.I0(\MC_VGA/VGA/vga_reset.n_reg [3]),
        .I1(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [1]),
        .I2(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [0]),
        .I3(\MC_VGA/VGA/vga_reset.n_reg_n_0_ [2]),
        .I4(\MC_VGA/VGA/vga_reset.n_reg [4]),
        .I5(\MC_VGA/VGA/vga_reset.n_reg [5]),
        .O(\vga_reset.n[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][0]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [0]),
        .O(\vga_mire_data[0] [0]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][1]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [1]),
        .O(\vga_mire_data[0] [1]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][2]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [2]),
        .O(\vga_mire_data[0] [2]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][3]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [3]),
        .O(\vga_mire_data[0] [3]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][4]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [4]),
        .O(\vga_mire_data[0] [4]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][5]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [5]),
        .O(\vga_mire_data[0] [5]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][6]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [6]),
        .O(\vga_mire_data[0] [6]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][0][7]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [7]),
        .O(\vga_mire_data[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vga_sync.vga_dbg[data][0][7]_i_2 
       (.I0(sw[0]),
        .I1(\vga_sync.vga_dbg[data][0][7]_i_3_n_0 ),
        .O(\vga_sync.vga_dbg[data][0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \vga_sync.vga_dbg[data][0][7]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_1_in[4]),
        .I2(p_1_in[0]),
        .I3(p_1_in[1]),
        .I4(p_1_in[3]),
        .I5(sw[1]),
        .O(\vga_sync.vga_dbg[data][0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][0]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [0]),
        .O(\vga_mire_data[1] [0]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][1]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [1]),
        .O(\vga_mire_data[1] [1]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][2]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [2]),
        .O(\vga_mire_data[1] [2]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][3]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [3]),
        .O(\vga_mire_data[1] [3]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][4]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [4]),
        .O(\vga_mire_data[1] [4]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][5]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [5]),
        .O(\vga_mire_data[1] [5]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][6]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [6]),
        .O(\vga_mire_data[1] [6]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00110000)) 
    \vga_sync.vga_dbg[data][1][7]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [7]),
        .O(\vga_mire_data[1] [7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \vga_sync.vga_dbg[data][1][7]_i_2 
       (.I0(sw[0]),
        .I1(sw[1]),
        .I2(\vga_sync.vga_dbg[data][1][7]_i_3_n_0 ),
        .O(\vga_sync.vga_dbg[data][1][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_sync.vga_dbg[data][1][7]_i_3 
       (.I0(p_0_in[5]),
        .I1(p_0_in[4]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(p_0_in[2]),
        .O(\vga_sync.vga_dbg[data][1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][0]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [0]),
        .O(\vga_mire_data[2] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][1]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [1]),
        .O(\vga_mire_data[2] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][2]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [2]),
        .O(\vga_mire_data[2] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][3]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [3]),
        .O(\vga_mire_data[2] [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][4]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [4]),
        .O(\vga_mire_data[2] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][5]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [5]),
        .O(\vga_mire_data[2] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][6]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [6]),
        .O(\vga_mire_data[2] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10100000)) 
    \vga_sync.vga_dbg[data][2][7]_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .I4(\vga_out[sync][active] ),
        .I5(\vga_out[data][0] [7]),
        .O(\vga_mire_data[2] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [0]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [1]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [2]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [3]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [4]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [5]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [6]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][0][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[0] [7]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [0]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [1]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [2]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [3]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [4]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [5]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [6]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][1][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[1] [7]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][1] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][0] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [0]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][1] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [1]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][2] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [2]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][3] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [3]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][4] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [4]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][5] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [5]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][6] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [6]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vga_sync.vga_dbg_reg[data][2][7] 
       (.C(clk_display),
        .CE(1'b1),
        .D(\vga_mire_data[2] [7]),
        .Q(\vga_sync.vga_dbg_reg[data_n_0_][2] [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h08)) 
    we_fifo_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [1]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/cnt [0]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .O(we_fifo_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h40)) 
    we_fifo_i_1__0
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/D_PHY_RESET_reg_n_0 ),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [1]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/cnt [0]),
        .O(we_fifo_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__0_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [8]),
        .O(word_d0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__0_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [7]),
        .O(word_d0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__0_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [6]),
        .O(word_d0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__0_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [5]),
        .O(word_d0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__1_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [12]),
        .O(word_d0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__1_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [11]),
        .O(word_d0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__1_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [10]),
        .O(word_d0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__1_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [9]),
        .O(word_d0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__2_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [15]),
        .O(word_d0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__2_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [14]),
        .O(word_d0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry__2_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [13]),
        .O(word_d0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry_i_1
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [4]),
        .O(word_d0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry_i_2
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [3]),
        .O(word_d0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry_i_3
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [2]),
        .O(word_d0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    word_d0_carry_i_4
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [1]),
        .O(word_d0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \word_q[0]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_q [0]),
        .I1(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[10]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_6 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[11]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_5 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[12]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_4 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[13]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_7 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[14]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_6 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [14]));
  LUT6 #(
    .INIT(64'hFF00808000008080)) 
    \word_q[15]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/csi_q_reg[valid_n_0_] ),
        .I2(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I3(\word_q[15]_i_3_n_0 ),
        .I4(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I5(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [2]),
        .O(\word_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[15]_i_2 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__2_n_5 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [15]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \word_q[15]_i_3 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [25]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [27]),
        .I2(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [29]),
        .I3(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [1]),
        .I4(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [24]),
        .I5(\word_q[15]_i_4_n_0 ),
        .O(\word_q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \word_q[15]_i_4 
       (.I0(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [26]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/header_parser_q_reg_n_0_ [28]),
        .O(\word_q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[1]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_7 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[2]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_6 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[3]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_5 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[4]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry_n_4 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[5]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_7 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[6]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_6 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [6]));
  LUT2 #(
    .INIT(4'hE)) 
    \word_q[7]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_5 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \word_q[8]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [3]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__0_n_4 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \word_q[9]_i_1 
       (.I0(\MC_VGA/cameras[0].MC/camera_raw[ctl][debug_state] [0]),
        .I1(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d0_carry__1_n_7 ),
        .O(\MC_VGA/cameras[0].MC/mc_dev/capture/csi_to_raw/word_d [9]));
endmodule

(* ORIG_REF_NAME = "MC_HDMI_proc" *) 
module system_MC_HDMI_proc_0_0_MC_HDMI_proc
   (led,
    hdmi_TMDS_Clk_p,
    hdmi_TMDS_Clk_n,
    hdmi_TMDS_Data_p,
    hdmi_TMDS_Data_n,
    btn,
    sw,
    clk_display,
    clk_camera,
    clk_hdmi,
    D_PHY_CLK_N,
    D_PHY_CLK_P,
    D_PHY_DATA_N,
    D_PHY_DATA_P,
    D_PHY_LP_CLK_N,
    D_PHY_LP_CLK_P,
    D_PHY_LP_DATA_N,
    D_PHY_LP_DATA_P);
  output [3:0]led;
  output hdmi_TMDS_Clk_p;
  output hdmi_TMDS_Clk_n;
  output [2:0]hdmi_TMDS_Data_p;
  output [2:0]hdmi_TMDS_Data_n;
  input [3:0]btn;
  input [3:0]sw;
  input clk_display;
  input clk_camera;
  input clk_hdmi;
  input D_PHY_CLK_N;
  input D_PHY_CLK_P;
  input [0:1]D_PHY_DATA_N;
  input [0:1]D_PHY_DATA_P;
  input D_PHY_LP_CLK_N;
  input D_PHY_LP_CLK_P;
  input [0:1]D_PHY_LP_DATA_N;
  input [0:1]D_PHY_LP_DATA_P;

  wire D_PHY_CLK_N;
  wire D_PHY_CLK_P;
  wire [0:1]D_PHY_DATA_N;
  wire [0:1]D_PHY_DATA_P;
  wire D_PHY_LP_CLK_N;
  wire D_PHY_LP_CLK_P;
  wire [0:1]D_PHY_LP_DATA_N;
  wire [0:1]D_PHY_LP_DATA_P;
  wire [3:0]btn;
  wire btn_q;
  wire [7:0]camera_mem_data;
  wire clk_camera;
  wire clk_display;
  wire clk_hdmi;
  wire \display_mem_ctl[en] ;
  wire hdmi_TMDS_Clk_n;
  wire hdmi_TMDS_Clk_p;
  wire [2:0]hdmi_TMDS_Data_n;
  wire [2:0]hdmi_TMDS_Data_p;
  wire [16:0]img_in_rsc_radr;
  wire [16:0]img_out_rsc_wadr;
  wire [3:0]led;
  wire [10:0]p_0_in;
  wire \proc_camera_mem_ctl[en] ;
  wire [7:0]proc_display_mem_data;
  wire \reset_auto.cpt[10]_i_2_n_0 ;
  wire [10:0]\reset_auto.cpt_reg ;
  wire reset_i_2_n_0;
  wire rst;
  wire sel;
  wire [3:0]sw;
  wire NLW_proc_img_in_triosy_lz_UNCONNECTED;
  wire NLW_proc_img_out_triosy_lz_UNCONNECTED;

  system_MC_HDMI_proc_0_0_MC_HDMI_RAM cam
       (.D_PHY_CLK_N(D_PHY_CLK_N),
        .D_PHY_CLK_P(D_PHY_CLK_P),
        .D_PHY_DATA_N(D_PHY_DATA_N),
        .D_PHY_DATA_P(D_PHY_DATA_P),
        .D_PHY_LP_CLK_N(D_PHY_LP_CLK_N),
        .D_PHY_LP_CLK_P(D_PHY_LP_CLK_P),
        .D_PHY_LP_DATA_N(D_PHY_LP_DATA_N),
        .D_PHY_LP_DATA_P(D_PHY_LP_DATA_P),
        .btn(btn),
        .bypass(btn[1]),
        .clk_camera(clk_camera),
        .clk_display(clk_display),
        .clk_hdmi(clk_hdmi),
        .clk_proc(clk_display),
        .hdmi_TMDS_Clk_n(hdmi_TMDS_Clk_n),
        .hdmi_TMDS_Clk_p(hdmi_TMDS_Clk_p),
        .hdmi_TMDS_Data_n(hdmi_TMDS_Data_n),
        .hdmi_TMDS_Data_p(hdmi_TMDS_Data_p),
        .led(led),
        .\proc_camera_mem_ctl[addr] ({1'b0,1'b0,1'b0,1'b0,1'b0,img_in_rsc_radr}),
        .\proc_camera_mem_ctl[en] (\proc_camera_mem_ctl[en] ),
        .\proc_camera_mem_ctl[we] (1'b0),
        .proc_camera_mem_data(camera_mem_data),
        .\proc_display_mem_ctl[addr] ({1'b0,1'b0,1'b0,1'b0,1'b0,img_out_rsc_wadr}),
        .\proc_display_mem_ctl[en] (\display_mem_ctl[en] ),
        .\proc_display_mem_ctl[we] (\display_mem_ctl[en] ),
        .proc_display_mem_data(proc_display_mem_data),
        .sw(sw));
  system_MC_HDMI_proc_0_0_ImgProcTest proc
       (.clk(clk_display),
        .img_in_rsc_q(camera_mem_data),
        .img_in_rsc_radr(img_in_rsc_radr),
        .img_in_rsc_re(\proc_camera_mem_ctl[en] ),
        .img_in_triosy_lz(NLW_proc_img_in_triosy_lz_UNCONNECTED),
        .img_out_rsc_d(proc_display_mem_data),
        .img_out_rsc_wadr(img_out_rsc_wadr),
        .img_out_rsc_we(\display_mem_ctl[en] ),
        .img_out_triosy_lz(NLW_proc_img_out_triosy_lz_UNCONNECTED),
        .rst(rst));
  FDRE \reset_auto.btn_q_reg 
       (.C(clk_display),
        .CE(1'b1),
        .D(btn[0]),
        .Q(btn_q),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reset_auto.cpt[0]_i_1 
       (.I0(\reset_auto.cpt_reg [0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reset_auto.cpt[10]_i_1 
       (.I0(\reset_auto.cpt_reg [8]),
        .I1(\reset_auto.cpt_reg [6]),
        .I2(\reset_auto.cpt[10]_i_2_n_0 ),
        .I3(\reset_auto.cpt_reg [7]),
        .I4(\reset_auto.cpt_reg [9]),
        .I5(\reset_auto.cpt_reg [10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reset_auto.cpt[10]_i_2 
       (.I0(\reset_auto.cpt_reg [5]),
        .I1(\reset_auto.cpt_reg [3]),
        .I2(\reset_auto.cpt_reg [1]),
        .I3(\reset_auto.cpt_reg [0]),
        .I4(\reset_auto.cpt_reg [2]),
        .I5(\reset_auto.cpt_reg [4]),
        .O(\reset_auto.cpt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reset_auto.cpt[1]_i_1 
       (.I0(\reset_auto.cpt_reg [0]),
        .I1(\reset_auto.cpt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reset_auto.cpt[2]_i_1 
       (.I0(\reset_auto.cpt_reg [0]),
        .I1(\reset_auto.cpt_reg [1]),
        .I2(\reset_auto.cpt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reset_auto.cpt[3]_i_1 
       (.I0(\reset_auto.cpt_reg [1]),
        .I1(\reset_auto.cpt_reg [0]),
        .I2(\reset_auto.cpt_reg [2]),
        .I3(\reset_auto.cpt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reset_auto.cpt[4]_i_1 
       (.I0(\reset_auto.cpt_reg [2]),
        .I1(\reset_auto.cpt_reg [0]),
        .I2(\reset_auto.cpt_reg [1]),
        .I3(\reset_auto.cpt_reg [3]),
        .I4(\reset_auto.cpt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reset_auto.cpt[5]_i_1 
       (.I0(\reset_auto.cpt_reg [3]),
        .I1(\reset_auto.cpt_reg [1]),
        .I2(\reset_auto.cpt_reg [0]),
        .I3(\reset_auto.cpt_reg [2]),
        .I4(\reset_auto.cpt_reg [4]),
        .I5(\reset_auto.cpt_reg [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reset_auto.cpt[6]_i_1 
       (.I0(\reset_auto.cpt[10]_i_2_n_0 ),
        .I1(\reset_auto.cpt_reg [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reset_auto.cpt[7]_i_1 
       (.I0(\reset_auto.cpt[10]_i_2_n_0 ),
        .I1(\reset_auto.cpt_reg [6]),
        .I2(\reset_auto.cpt_reg [7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reset_auto.cpt[8]_i_1 
       (.I0(\reset_auto.cpt_reg [6]),
        .I1(\reset_auto.cpt[10]_i_2_n_0 ),
        .I2(\reset_auto.cpt_reg [7]),
        .I3(\reset_auto.cpt_reg [8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reset_auto.cpt[9]_i_1 
       (.I0(\reset_auto.cpt_reg [7]),
        .I1(\reset_auto.cpt[10]_i_2_n_0 ),
        .I2(\reset_auto.cpt_reg [6]),
        .I3(\reset_auto.cpt_reg [8]),
        .I4(\reset_auto.cpt_reg [9]),
        .O(p_0_in[9]));
  FDRE \reset_auto.cpt_reg[0] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(\reset_auto.cpt_reg [0]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[10] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[10]),
        .Q(\reset_auto.cpt_reg [10]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[1] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(\reset_auto.cpt_reg [1]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[2] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[2]),
        .Q(\reset_auto.cpt_reg [2]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[3] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[3]),
        .Q(\reset_auto.cpt_reg [3]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[4] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[4]),
        .Q(\reset_auto.cpt_reg [4]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[5] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[5]),
        .Q(\reset_auto.cpt_reg [5]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[6] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[6]),
        .Q(\reset_auto.cpt_reg [6]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[7] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[7]),
        .Q(\reset_auto.cpt_reg [7]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[8] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[8]),
        .Q(\reset_auto.cpt_reg [8]),
        .R(btn_q));
  FDRE \reset_auto.cpt_reg[9] 
       (.C(clk_display),
        .CE(sel),
        .D(p_0_in[9]),
        .Q(\reset_auto.cpt_reg [9]),
        .R(btn_q));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    reset_i_1
       (.I0(reset_i_2_n_0),
        .I1(\reset_auto.cpt_reg [2]),
        .I2(\reset_auto.cpt_reg [1]),
        .I3(\reset_auto.cpt_reg [0]),
        .I4(\reset_auto.cpt_reg [4]),
        .I5(\reset_auto.cpt_reg [10]),
        .O(sel));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    reset_i_2
       (.I0(\reset_auto.cpt_reg [7]),
        .I1(\reset_auto.cpt_reg [8]),
        .I2(\reset_auto.cpt_reg [9]),
        .I3(\reset_auto.cpt_reg [6]),
        .I4(\reset_auto.cpt_reg [3]),
        .I5(\reset_auto.cpt_reg [5]),
        .O(reset_i_2_n_0));
  FDRE reset_reg
       (.C(clk_display),
        .CE(1'b1),
        .D(sel),
        .Q(rst),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Zybo_d_phy_layer_to_lane_fifo,fifo_generator_v13_2_5,{}" *) (* ORIG_REF_NAME = "Zybo_d_phy_layer_to_lane_fifo" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo
   (almost_empty,
    almost_full,
    clk,
    empty,
    full,
    rd_en,
    srst,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ ALMOST_EMPTY" *) output almost_empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input srst;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire almost_empty;
  wire almost_full;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "1" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "510" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "509" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 U0
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr
   (clk,
    ram_rd_en_d1,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    din,
    dout);
  input clk;
  input ram_rd_en_d1;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_d1(ram_rd_en_d1),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_width
   (clk,
    ram_rd_en_d1,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    din,
    dout);
  input clk;
  input ram_rd_en_d1;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_d1(ram_rd_en_d1),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_prim_wrapper
   (clk,
    ram_rd_en_d1,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    E,
    din,
    dout);
  input clk;
  input ram_rd_en_d1;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regce;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[3:2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[5:4]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ,dout[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ,dout[1:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ,dout[7:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ,dout[5:4]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(tmp_ram_regce),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(srst),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(srst),
        .I1(ram_rd_en_d1),
        .O(tmp_ram_regce));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top
   (clk,
    ram_rd_en_d1,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    din,
    dout);
  input clk;
  input ram_rd_en_d1;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_generic_cstr \valid.cstr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_d1(ram_rd_en_d1),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4
   (clk,
    ram_rd_en_d1,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    din,
    dout);
  input clk;
  input ram_rd_en_d1;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_d1(ram_rd_en_d1),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4_synth
   (clk,
    ram_rd_en_d1,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    din,
    dout);
  input clk;
  input ram_rd_en_d1;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_d1(ram_rd_en_d1),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare
   (comp0,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0
   (comp0,
    comp1,
    out,
    ram_full_comb,
    ram_full_i_reg,
    rd_en,
    wr_en,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0);
  input comp0;
  output comp1;
  input out;
  output ram_full_comb;
  input ram_full_i_reg;
  input rd_en;
  input wr_en;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire out;
  wire ram_full_comb;
  wire ram_full_i_reg;
  wire rd_en;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_full_fb_i_i_1
       (.I0(comp1),
        .I1(wr_en),
        .I2(comp0),
        .I3(ram_full_i_reg),
        .I4(rd_en),
        .I5(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1
   (almost_full,
    comp1,
    \gaf.gaf0.ram_afull_i_reg ,
    \gaf.gaf0.ram_afull_i_reg0 ,
    rd_en,
    E,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_1);
  input almost_full;
  input comp1;
  input \gaf.gaf0.ram_afull_i_reg ;
  output \gaf.gaf0.ram_afull_i_reg0 ;
  input rd_en;
  input [0:0]E;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_1;

  wire [0:0]E;
  wire almost_full;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire \gaf.gaf0.ram_afull_i_reg0 ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire rd_en;
  wire [0:0]v1_reg_1;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFCFFFFF8A008A00)) 
    \gaf.gaf0.ram_afull_i_i_1 
       (.I0(comp2),
        .I1(\gaf.gaf0.ram_afull_i_reg ),
        .I2(rd_en),
        .I3(E),
        .I4(comp1),
        .I5(almost_full),
        .O(\gaf.gaf0.ram_afull_i_reg0 ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_1}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3
   (comp0,
    comp1,
    out,
    ram_empty_i0__3,
    ram_empty_i_reg_0,
    rd_en,
    wr_en,
    ram_empty_i_reg,
    v1_reg);
  input comp0;
  output comp1;
  input out;
  output ram_empty_i0__3;
  input ram_empty_i_reg_0;
  input rd_en;
  input wr_en;
  input [0:0]ram_empty_i_reg;
  input [3:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_i0__3;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire rd_en;
  wire [3:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(comp1),
        .I1(rd_en),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_empty_i0__3));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4
   (almost_empty,
    comp1,
    out,
    ram_aempty_i0,
    rd_en,
    \gae.ram_aempty_i_reg ,
    \gae.ram_aempty_i_reg_0 ,
    v1_reg_0);
  input almost_empty;
  input comp1;
  input out;
  output ram_aempty_i0;
  input rd_en;
  input [0:0]\gae.ram_aempty_i_reg ;
  input [0:0]\gae.ram_aempty_i_reg_0 ;
  input [3:0]v1_reg_0;

  wire almost_empty;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire [0:0]\gae.ram_aempty_i_reg ;
  wire [0:0]\gae.ram_aempty_i_reg_0 ;
  wire out;
  wire ram_aempty_i0;
  wire rd_en;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h3FFF3F3F00220000)) 
    \gae.ram_aempty_i_i_1 
       (.I0(comp2),
        .I1(\gae.ram_aempty_i_reg_0 ),
        .I2(comp1),
        .I3(out),
        .I4(rd_en),
        .I5(almost_empty),
        .O(ram_aempty_i0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gae.ram_aempty_i_reg }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo
   (almost_empty,
    almost_full,
    clk,
    empty,
    full,
    rd_en,
    srst,
    wr_en,
    din,
    dout);
  output almost_empty;
  output almost_full;
  input clk;
  output empty;
  output full;
  input rd_en;
  input srst;
  input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire almost_empty;
  wire almost_full;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire empty_fb_i;
  wire full;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_31 ;
  wire [4:4]\grss.rsts/c2/v1_reg ;
  wire [4:4]\grss.rsts/gae.c3/v1_reg ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [3:0]\gwss.wsts/gaf.c2/v1_reg ;
  wire ram_rd_en_i;
  wire ram_wr_en;
  wire rd_en;
  wire [8:0]rd_pntr;
  wire [8:8]rd_pntr_plus1;
  wire [8:8]rd_pntr_plus2;
  wire srst;
  wire tmp_ram_rd_en;
  wire wr_en;
  wire [8:0]wr_pntr;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_rd_en_i),
        .Q(rd_pntr_plus2),
        .almost_empty(almost_empty),
        .clk(clk),
        .empty(empty),
        .\gae.ram_aempty_i_reg (\grss.rsts/gae.c3/v1_reg ),
        .\gae.ram_aempty_i_reg_0 (ram_wr_en),
        .\gc1.count_d1_reg[8] (rd_pntr_plus1),
        .\gc1.count_d2_reg[8] (rd_pntr),
        .\gmux.gm[3].gms.ms (wr_pntr[7:0]),
        .\gmux.gm[3].gms.ms_0 (wr_pntr_plus1),
        .\gmux.gm[3].gms.ms_1 (wr_pntr_plus2),
        .out(empty_fb_i),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .rd_en(rd_en),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .v1_reg_1(\gwss.wsts/gaf.c2/v1_reg ),
        .wr_en(wr_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(ram_wr_en),
        .Q(wr_pntr_plus2),
        .almost_full(almost_full),
        .clk(clk),
        .full(full),
        .\gaf.gaf0.ram_afull_i_reg (empty_fb_i),
        .\gcc0.gc1.gsym.count_d1_reg[7] (wr_pntr_plus1),
        .\gcc0.gc1.gsym.count_d2_reg[8] (wr_pntr),
        .\gcc0.gc1.gsym.count_d2_reg[8]_0 (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_1 (\grss.rsts/gae.c3/v1_reg ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_2 (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\gmux.gm[4].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[4].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[4].gms.ms_1 (\gwss.wsts/gaf.c2/v1_reg ),
        .\gmux.gm[4].gms.ms_2 (rd_pntr[8]),
        .\gmux.gm[4].gms.ms_3 (rd_pntr_plus1),
        .\gmux.gm[4].gms.ms_4 (rd_pntr_plus2),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (rd_pntr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (wr_pntr),
        .E(ram_wr_en),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gbm.gregce.ram_rd_en_d1_reg_0 (ram_rd_en_i),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top
   (almost_empty,
    almost_full,
    clk,
    empty,
    full,
    rd_en,
    srst,
    wr_en,
    din,
    dout);
  output almost_empty;
  output almost_full;
  input clk;
  output empty;
  output full;
  input rd_en;
  input srst;
  input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire almost_empty;
  wire almost_full;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_ramfifo \grf.rf 
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "9" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "1" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "2" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "510" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "509" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "9" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "1" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "9" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_5" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "soft" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [8:0]data_count;
  input [7:0]din;
  output [7:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  output [8:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [8:0]wr_data_count;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth inst_fifo_gen
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_5_synth" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5_synth
   (almost_empty,
    almost_full,
    clk,
    empty,
    full,
    rd_en,
    srst,
    wr_en,
    din,
    dout);
  output almost_empty;
  output almost_full;
  input clk;
  output empty;
  output full;
  input rd_en;
  input srst;
  input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire almost_empty;
  wire almost_full;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_top \gconvfifo.rf 
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_memory
   (clk,
    srst,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    E,
    din,
    dout,
    \gbm.gregce.ram_rd_en_d1_reg_0 );
  input clk;
  input srst;
  input tmp_ram_rd_en;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [0:0]E;
  input [7:0]din;
  output [7:0]dout;
  input [0:0]\gbm.gregce.ram_rd_en_d1_reg_0 ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire [0:0]\gbm.gregce.ram_rd_en_d1_reg_0 ;
  wire ram_rd_en_d1;
  wire srst;
  wire tmp_ram_rd_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_blk_mem_gen_v8_4_4 \gbm.gbmg.gbmgc.ngecc.bmg 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ram_rd_en_d1(ram_rd_en_d1),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \gbm.gregce.ram_rd_en_d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\gbm.gregce.ram_rd_en_d1_reg_0 ),
        .Q(ram_rd_en_d1),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr
   (clk,
    \gc1.count_d2_reg[0]_0 ,
    \gc1.count_d2_reg[2]_0 ,
    \gc1.count_d2_reg[4]_0 ,
    \gc1.count_d2_reg[6]_0 ,
    srst,
    E,
    Q,
    \gc1.count_d1_reg[8]_0 ,
    \gc1.count_d2_reg[8]_0 ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[3].gms.ms_1 ,
    v1_reg,
    v1_reg_0,
    v1_reg_1,
    v1_reg_2,
    v1_reg_3);
  input clk;
  output \gc1.count_d2_reg[0]_0 ;
  output \gc1.count_d2_reg[2]_0 ;
  output \gc1.count_d2_reg[4]_0 ;
  output \gc1.count_d2_reg[6]_0 ;
  input srst;
  input [0:0]E;
  output [0:0]Q;
  output [0:0]\gc1.count_d1_reg[8]_0 ;
  output [8:0]\gc1.count_d2_reg[8]_0 ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input [7:0]\gmux.gm[3].gms.ms_1 ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg_3;

  wire [0:0]E;
  wire [0:0]Q;
  wire clk;
  wire \gc1.count[8]_i_2_n_0 ;
  wire [0:0]\gc1.count_d1_reg[8]_0 ;
  wire \gc1.count_d2_reg[0]_0 ;
  wire \gc1.count_d2_reg[2]_0 ;
  wire \gc1.count_d2_reg[4]_0 ;
  wire \gc1.count_d2_reg[6]_0 ;
  wire [8:0]\gc1.count_d2_reg[8]_0 ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [7:0]\gmux.gm[3].gms.ms_1 ;
  wire [8:0]plusOp;
  wire [7:0]rd_pntr_plus1;
  wire [7:0]rd_pntr_plus2;
  wire srst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [3:0]v1_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[6]_i_1 
       (.I0(\gc1.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus2[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[7]_i_1 
       (.I0(\gc1.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus2[6]),
        .I2(rd_pntr_plus2[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[8]_i_1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\gc1.count[8]_i_2_n_0 ),
        .I2(rd_pntr_plus2[7]),
        .I3(Q),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc1.count[8]_i_2 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(\gc1.count[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(rd_pntr_plus1[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(rd_pntr_plus1[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus2[7]),
        .Q(rd_pntr_plus1[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(Q),
        .Q(\gc1.count_d1_reg[8]_0 ),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gc1.count_d2_reg[8]_0 [0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gc1.count_d2_reg[8]_0 [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gc1.count_d2_reg[8]_0 [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gc1.count_d2_reg[8]_0 [3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gc1.count_d2_reg[8]_0 [4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gc1.count_d2_reg[8]_0 [5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gc1.count_d2_reg[8]_0 [6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gc1.count_d2_reg[8]_0 [7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\gc1.count_d1_reg[8]_0 ),
        .Q(\gc1.count_d2_reg[8]_0 [8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus2[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus2[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus2[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q),
        .R(srst));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\gc1.count_d2_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(\gc1.count_d2_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(rd_pntr_plus2[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg_3[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(\gc1.count_d2_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms_0 [0]),
        .I2(\gc1.count_d2_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\gc1.count_d2_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms_1 [0]),
        .I2(\gc1.count_d2_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms_1 [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(\gc1.count_d2_reg[8]_0 [0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(\gc1.count_d2_reg[8]_0 [1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(\gc1.count_d2_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\gc1.count_d2_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(\gc1.count_d2_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg_2[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(rd_pntr_plus2[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(rd_pntr_plus2[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(\gc1.count_d2_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms_0 [2]),
        .I2(\gc1.count_d2_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\gc1.count_d2_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms_1 [2]),
        .I2(\gc1.count_d2_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms_1 [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(\gc1.count_d2_reg[8]_0 [2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(\gc1.count_d2_reg[8]_0 [3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(\gc1.count_d2_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\gc1.count_d2_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(\gc1.count_d2_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg_2[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(rd_pntr_plus2[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(rd_pntr_plus2[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(\gc1.count_d2_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms_0 [4]),
        .I2(\gc1.count_d2_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\gc1.count_d2_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms_1 [4]),
        .I2(\gc1.count_d2_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms_1 [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(\gc1.count_d2_reg[8]_0 [4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(\gc1.count_d2_reg[8]_0 [5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(\gc1.count_d2_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\gc1.count_d2_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(\gc1.count_d2_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg_2[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(rd_pntr_plus2[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(\gc1.count_d2_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms_0 [6]),
        .I2(\gc1.count_d2_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\gc1.count_d2_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms_1 [6]),
        .I2(\gc1.count_d2_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms_1 [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(\gc1.count_d2_reg[8]_0 [6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(\gc1.count_d2_reg[8]_0 [7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(\gc1.count_d2_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_logic
   (almost_empty,
    clk,
    empty,
    out,
    ram_empty_i_reg,
    ram_empty_i_reg_1,
    rd_en,
    srst,
    tmp_ram_rd_en,
    wr_en,
    E,
    Q,
    \gae.ram_aempty_i_reg ,
    \gae.ram_aempty_i_reg_0 ,
    \gc1.count_d1_reg[8] ,
    \gc1.count_d2_reg[8] ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[3].gms.ms_1 ,
    ram_empty_i_reg_0,
    v1_reg,
    v1_reg_0,
    v1_reg_1);
  output almost_empty;
  input clk;
  output empty;
  output out;
  input ram_empty_i_reg;
  input ram_empty_i_reg_1;
  input rd_en;
  input srst;
  output tmp_ram_rd_en;
  input wr_en;
  output [0:0]E;
  output [0:0]Q;
  input [0:0]\gae.ram_aempty_i_reg ;
  input [0:0]\gae.ram_aempty_i_reg_0 ;
  output [0:0]\gc1.count_d1_reg[8] ;
  output [8:0]\gc1.count_d2_reg[8] ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input [7:0]\gmux.gm[3].gms.ms_1 ;
  input [0:0]ram_empty_i_reg_0;
  output [3:0]v1_reg;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;

  wire [0:0]E;
  wire [0:0]Q;
  wire almost_empty;
  wire [3:0]\c2/v1_reg ;
  wire clk;
  wire empty;
  wire [3:0]\gae.c3/v1_reg ;
  wire [0:0]\gae.ram_aempty_i_reg ;
  wire [0:0]\gae.ram_aempty_i_reg_0 ;
  wire [0:0]\gc1.count_d1_reg[8] ;
  wire [8:0]\gc1.count_d2_reg[8] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [7:0]\gmux.gm[3].gms.ms_1 ;
  wire out;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire rd_en;
  wire rpntr_n_30;
  wire rpntr_n_31;
  wire rpntr_n_32;
  wire rpntr_n_33;
  wire srst;
  wire tmp_ram_rd_en;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wr_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss \grss.rsts 
       (.E(E),
        .almost_empty(almost_empty),
        .clk(clk),
        .empty(empty),
        .\gae.ram_aempty_i_reg_0 (\gae.ram_aempty_i_reg ),
        .\gae.ram_aempty_i_reg_1 (\gae.ram_aempty_i_reg_0 ),
        .\gmux.gm[1].gms.ms (rpntr_n_30),
        .\gmux.gm[2].gms.ms (rpntr_n_31),
        .\gmux.gm[3].gms.ms (rpntr_n_32),
        .\gmux.gm[4].gms.ms (rpntr_n_33),
        .out(out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(ram_empty_i_reg_1),
        .rd_en(rd_en),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(\c2/v1_reg ),
        .v1_reg_0(\gae.c3/v1_reg ),
        .wr_en(wr_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_bin_cntr rpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gc1.count_d1_reg[8]_0 (\gc1.count_d1_reg[8] ),
        .\gc1.count_d2_reg[0]_0 (rpntr_n_30),
        .\gc1.count_d2_reg[2]_0 (rpntr_n_31),
        .\gc1.count_d2_reg[4]_0 (rpntr_n_32),
        .\gc1.count_d2_reg[6]_0 (rpntr_n_33),
        .\gc1.count_d2_reg[8]_0 (\gc1.count_d2_reg[8] ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms_0 ),
        .\gmux.gm[3].gms.ms_1 (\gmux.gm[3].gms.ms_1 ),
        .srst(srst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1),
        .v1_reg_2(\c2/v1_reg ),
        .v1_reg_3(\gae.c3/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_rd_status_flags_ss
   (almost_empty,
    clk,
    empty,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    out,
    ram_empty_i_reg_0,
    ram_empty_i_reg_2,
    rd_en,
    srst,
    tmp_ram_rd_en,
    wr_en,
    E,
    \gae.ram_aempty_i_reg_0 ,
    \gae.ram_aempty_i_reg_1 ,
    ram_empty_i_reg_1,
    v1_reg,
    v1_reg_0);
  output almost_empty;
  input clk;
  output empty;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  output out;
  input ram_empty_i_reg_0;
  input ram_empty_i_reg_2;
  input rd_en;
  input srst;
  output tmp_ram_rd_en;
  input wr_en;
  output [0:0]E;
  input [0:0]\gae.ram_aempty_i_reg_0 ;
  input [0:0]\gae.ram_aempty_i_reg_1 ;
  input [0:0]ram_empty_i_reg_1;
  input [3:0]v1_reg;
  input [3:0]v1_reg_0;

  wire [0:0]E;
  wire almost_empty;
  wire clk;
  wire comp0;
  wire comp1;
  wire [0:0]\gae.ram_aempty_i_reg_0 ;
  wire [0:0]\gae.ram_aempty_i_reg_1 ;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire ram_aempty_i0;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire rd_en;
  wire srst;
  wire tmp_ram_rd_en;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire wr_en;

  assign empty = ram_empty_i;
  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ram_empty_fb_i),
        .I1(rd_en),
        .I2(srst),
        .O(tmp_ram_rd_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_2 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_3 c2
       (.comp0(comp0),
        .comp1(comp1),
        .out(ram_empty_fb_i),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .rd_en(rd_en),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_4 \gae.c3 
       (.almost_empty(almost_empty),
        .comp1(comp1),
        .\gae.ram_aempty_i_reg (\gae.ram_aempty_i_reg_0 ),
        .\gae.ram_aempty_i_reg_0 (\gae.ram_aempty_i_reg_1 ),
        .out(ram_empty_fb_i),
        .ram_aempty_i0(ram_aempty_i0),
        .rd_en(rd_en),
        .v1_reg_0(v1_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \gae.ram_aempty_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(ram_aempty_i0),
        .Q(almost_empty),
        .S(srst));
  LUT2 #(
    .INIT(4'h2)) 
    \gbm.gregce.ram_rd_en_d1_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_reset_blk_ramfifo
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  LUT1 #(
    .INIT(2'h2)) 
    rstblki_0
       (.I0(1'b0),
        .O(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr
   (clk,
    \gcc0.gc1.gsym.count_d2_reg[8]_3 ,
    srst,
    E,
    Q,
    \gcc0.gc1.gsym.count_d1_reg[7]_0 ,
    \gcc0.gc1.gsym.count_d2_reg[8]_0 ,
    \gcc0.gc1.gsym.count_d2_reg[8]_1 ,
    \gcc0.gc1.gsym.count_d2_reg[8]_2 ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[4].gms.ms_1 ,
    v1_reg,
    v1_reg_0,
    v1_reg_1);
  input clk;
  output \gcc0.gc1.gsym.count_d2_reg[8]_3 ;
  input srst;
  input [0:0]E;
  output [7:0]Q;
  output [7:0]\gcc0.gc1.gsym.count_d1_reg[7]_0 ;
  output [8:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  output [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  output [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_2 ;
  input [0:0]\gmux.gm[4].gms.ms ;
  input [0:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]\gmux.gm[4].gms.ms_1 ;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output [0:0]v1_reg_1;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \gcc0.gc1.gsym.count[8]_i_2_n_0 ;
  wire [7:0]\gcc0.gc1.gsym.count_d1_reg[7]_0 ;
  wire [8:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  wire [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  wire [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_2 ;
  wire \gcc0.gc1.gsym.count_d2_reg[8]_3 ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire [0:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]\gmux.gm[4].gms.ms_1 ;
  wire [8:0]plusOp__0;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [0:0]v1_reg_1;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc1.gsym.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc1.gsym.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc1.gsym.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc1.gsym.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc1.gsym.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc1.gsym.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc1.gsym.count[6]_i_1 
       (.I0(\gcc0.gc1.gsym.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc1.gsym.count[7]_i_1 
       (.I0(\gcc0.gc1.gsym.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc1.gsym.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc1.gsym.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(wr_pntr_plus2),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc1.gsym.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc1.gsym.count[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc1.gsym.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(wr_pntr_plus2),
        .Q(wr_pntr_plus1),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [0]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [1]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [2]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [3]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [4]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [5]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [6]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [7]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[8] 
       (.C(clk),
        .CE(E),
        .D(wr_pntr_plus1),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc1.gsym.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(wr_pntr_plus2),
        .R(srst));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms_0 ),
        .O(\gcc0.gc1.gsym.count_d2_reg[8]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms_1 ),
        .O(\gcc0.gc1.gsym.count_d2_reg[8]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus1),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(wr_pntr_plus2),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gcc0.gc1.gsym.count_d2_reg[8]_3 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_logic
   (almost_full,
    clk,
    full,
    \gaf.gaf0.ram_afull_i_reg ,
    \gcc0.gc1.gsym.count_d2_reg[8]_2 ,
    out,
    rd_en,
    srst,
    wr_en,
    E,
    Q,
    \gcc0.gc1.gsym.count_d1_reg[7] ,
    \gcc0.gc1.gsym.count_d2_reg[8] ,
    \gcc0.gc1.gsym.count_d2_reg[8]_0 ,
    \gcc0.gc1.gsym.count_d2_reg[8]_1 ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[4].gms.ms_1 ,
    \gmux.gm[4].gms.ms_2 ,
    \gmux.gm[4].gms.ms_3 ,
    \gmux.gm[4].gms.ms_4 );
  output almost_full;
  input clk;
  output full;
  input \gaf.gaf0.ram_afull_i_reg ;
  output \gcc0.gc1.gsym.count_d2_reg[8]_2 ;
  output out;
  input rd_en;
  input srst;
  input wr_en;
  output [0:0]E;
  output [7:0]Q;
  output [7:0]\gcc0.gc1.gsym.count_d1_reg[7] ;
  output [8:0]\gcc0.gc1.gsym.count_d2_reg[8] ;
  output [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  output [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [3:0]\gmux.gm[4].gms.ms_1 ;
  input [0:0]\gmux.gm[4].gms.ms_2 ;
  input [0:0]\gmux.gm[4].gms.ms_3 ;
  input [0:0]\gmux.gm[4].gms.ms_4 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire almost_full;
  wire [4:4]\c0/v1_reg ;
  wire [4:4]\c1/v1_reg ;
  wire clk;
  wire full;
  wire [4:4]\gaf.c2/v1_reg ;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire [7:0]\gcc0.gc1.gsym.count_d1_reg[7] ;
  wire [8:0]\gcc0.gc1.gsym.count_d2_reg[8] ;
  wire [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  wire [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  wire \gcc0.gc1.gsym.count_d2_reg[8]_2 ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [3:0]\gmux.gm[4].gms.ms_1 ;
  wire [0:0]\gmux.gm[4].gms.ms_2 ;
  wire [0:0]\gmux.gm[4].gms.ms_3 ;
  wire [0:0]\gmux.gm[4].gms.ms_4 ;
  wire out;
  wire rd_en;
  wire srst;
  wire wr_en;

  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .almost_full(almost_full),
        .clk(clk),
        .full(full),
        .\gaf.gaf0.ram_afull_i_reg_0 (\gaf.gaf0.ram_afull_i_reg ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .\gmux.gm[4].gms.ms_1 (\gmux.gm[4].gms.ms_1 ),
        .out(out),
        .rd_en(rd_en),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ),
        .wr_en(wr_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gcc0.gc1.gsym.count_d1_reg[7]_0 (\gcc0.gc1.gsym.count_d1_reg[7] ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_0 (\gcc0.gc1.gsym.count_d2_reg[8] ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_1 (\gcc0.gc1.gsym.count_d2_reg[8]_0 ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_2 (\gcc0.gc1.gsym.count_d2_reg[8]_1 ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_3 (\gcc0.gc1.gsym.count_d2_reg[8]_2 ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms_2 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_3 ),
        .\gmux.gm[4].gms.ms_1 (\gmux.gm[4].gms.ms_4 ),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_wr_status_flags_ss
   (almost_full,
    clk,
    full,
    \gaf.gaf0.ram_afull_i_reg_0 ,
    out,
    rd_en,
    srst,
    wr_en,
    E,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[4].gms.ms_1 ,
    v1_reg,
    v1_reg_0,
    v1_reg_1);
  output almost_full;
  input clk;
  output full;
  input \gaf.gaf0.ram_afull_i_reg_0 ;
  output out;
  input rd_en;
  input srst;
  input wr_en;
  output [0:0]E;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [3:0]\gmux.gm[4].gms.ms_1 ;
  input [0:0]v1_reg;
  input [0:0]v1_reg_0;
  input [0:0]v1_reg_1;

  wire [0:0]E;
  wire clk;
  wire comp0;
  wire comp1;
  wire \gaf.gaf0.ram_afull_i_reg0 ;
  wire \gaf.gaf0.ram_afull_i_reg_0 ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [3:0]\gmux.gm[4].gms.ms_1 ;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [0:0]v1_reg_1;
  wire wr_en;

  assign almost_full = ram_afull_i;
  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare c0
       (.comp0(comp0),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .v1_reg(v1_reg));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_0 c1
       (.comp0(comp0),
        .comp1(comp1),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .out(ram_full_fb_i),
        .ram_full_comb(ram_full_comb),
        .ram_full_i_reg(\gaf.gaf0.ram_afull_i_reg_0 ),
        .rd_en(rd_en),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_compare_1 \gaf.c2 
       (.E(E),
        .almost_full(ram_afull_i),
        .comp1(comp1),
        .\gaf.gaf0.ram_afull_i_reg (\gaf.gaf0.ram_afull_i_reg_0 ),
        .\gaf.gaf0.ram_afull_i_reg0 (\gaf.gaf0.ram_afull_i_reg0 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_1 ),
        .rd_en(rd_en),
        .v1_reg_1(v1_reg_1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gaf.gaf0.ram_afull_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\gaf.gaf0.ram_afull_i_reg0 ),
        .Q(ram_afull_i),
        .R(srst));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(srst));
endmodule

(* CHECK_LICENSE_TYPE = "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}" *) (* ORIG_REF_NAME = "Zybo_deserialiser_fifo" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 180000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 30000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire \<const0> ;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "5" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "6" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "505" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "504" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "180" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "30" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "Zybo_deserialiser_fifo,fifo_generator_v13_2_5,{}" *) (* ORIG_REF_NAME = "Zybo_deserialiser_fifo" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module system_MC_HDMI_proc_0_0_Zybo_deserialiser_fifo__xdcDup__1
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 180000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 30000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire \<const0> ;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "5" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "6" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "505" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "504" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "180" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "30" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "9" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "6" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "4" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "5" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "6" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "505" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "504" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "9" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "180" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "9" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "30" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_5" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "soft" *) 
module system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [8:0]data_count;
  input [7:0]din;
  output [7:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  output [8:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [8:0]wr_data_count;

  wire \<const0> ;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst ;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ;
  wire [0:0]\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1 ;
  wire [11:9]\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT ;
  wire [11:9]\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_0 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_1 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_2 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_3 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gf18e1_inst.sngfifo18e1_i_1 
       (.I0(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ),
        .I1(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [0]),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [1]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [2]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [3]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [4]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [5]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [1]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [2]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [3]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [4]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [5]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1 ),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb ),
        .R(1'b0));
  (* srl_bus_name = "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg " *) 
  (* srl_name = "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_one/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(wr_clk),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1 ),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 ));
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg 
       (.C(wr_clk),
        .CE(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb ),
        .D(1'b0),
        .PRE(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 ),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ));
  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0005),
    .ALMOST_FULL_OFFSET(13'h0007),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18_36"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(36'h000000000)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 
       (.ALMOSTEMPTY(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0 ),
        .ALMOSTFULL(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1 ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIP({1'b0,1'b0,1'b0,1'b0}),
        .DO({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53 ,dout}),
        .DOP({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65 }),
        .EMPTY(empty),
        .FULL(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3 ),
        .RDCLK(rd_clk),
        .RDCOUNT({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17 }),
        .RDEN(rd_en),
        .RDERR(\inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i ),
        .REGCE(1'b0),
        .RST(\inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i ),
        .RSTREG(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29 }),
        .WREN(wr_en),
        .WRERR(\inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i ));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "9" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "6" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "4" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "5" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "6" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "505" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "504" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "9" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "180" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "9" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "30" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_5" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "soft" *) 
module system_MC_HDMI_proc_0_0_fifo_generator_v13_2_5__2
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [8:0]data_count;
  input [7:0]din;
  output [7:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  output [8:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [8:0]wr_data_count;

  wire \<const0> ;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst ;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ;
  wire [0:0]\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1 ;
  wire [11:9]\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT ;
  wire [11:9]\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg ;
  (* async_reg = "true" *) (* msgon = "true" *) wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1 ;
  wire \inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_0 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_d1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_1 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_d1 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_2 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/sbr_as_reg ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[1].gnll_fifo.inst_extdi_3 
       (.I0(1'b0),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/dbr_as_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gf18e1_inst.sngfifo18e1_i_1 
       (.I0(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ),
        .I1(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [0]),
        .O(\inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [1]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [2]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [3]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [4]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [5]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [1]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [2]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [3]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [4]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [5]),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1 ),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2 ));
  FDRE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb ),
        .R(1'b0));
  (* srl_bus_name = "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg " *) 
  (* srl_name = "\MC_VGA/cameras[0].MC/mc_dev/capture/d_phy_block_zero/deserialiser/fifo /U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(wr_clk),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1 ),
        .PRE(rst),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 ));
  FDPE #(
    .INIT(1'b0)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg 
       (.C(wr_clk),
        .CE(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_fb ),
        .D(1'b0),
        .PRE(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 ),
        .Q(\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg ));
  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  FIFO18E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0005),
    .ALMOST_FULL_OFFSET(13'h0007),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO18_36"),
    .FIRST_WORD_FALL_THROUGH("FALSE"),
    .INIT(36'h000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(36'h000000000)) 
    \inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 
       (.ALMOSTEMPTY(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_0 ),
        .ALMOSTFULL(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_1 ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIP({1'b0,1'b0,1'b0,1'b0}),
        .DO({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_30 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_31 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_32 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_33 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_34 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_35 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_36 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_37 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_38 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_39 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_40 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_41 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_42 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_43 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_44 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_45 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_46 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_47 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_48 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_49 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_50 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_51 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_52 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_53 ,dout}),
        .DOP({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_62 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_63 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_64 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_65 }),
        .EMPTY(empty),
        .FULL(\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_3 ),
        .RDCLK(rd_clk),
        .RDCOUNT({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RDCOUNT ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_9 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_10 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_11 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_12 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_13 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_14 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_15 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_16 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_17 }),
        .RDEN(rd_en),
        .RDERR(\inst_fifo_gen/gconvfifo.rf/gbi.bi/underflow_i ),
        .REGCE(1'b0),
        .RST(\inst_fifo_gen/gconvfifo.rf/gbi.bi/wr_rst_i ),
        .RSTREG(1'b0),
        .WRCLK(wr_clk),
        .WRCOUNT({\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WRCOUNT ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_21 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_22 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_23 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_24 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_25 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_26 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_27 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_28 ,\inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1_n_29 }),
        .WREN(wr_en),
        .WRERR(\inst_fifo_gen/gconvfifo.rf/gbi.bi/overflow_i ));
endmodule

(* CHECK_LICENSE_TYPE = "mem2p_76800_8,blk_mem_gen_v8_4_4,{}" *) (* ORIG_REF_NAME = "mem2p_76800_8" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.2" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8
   (clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    douta,
    doutb,
    wea,
    web);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  input [16:0]addra;
  input [16:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta;
  output [7:0]doutb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;

  wire [16:0]addra;
  wire [16:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "19" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.0714 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "mem2p_76800_8.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "76800" *) 
  (* C_READ_DEPTH_B = "76800" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "76800" *) 
  (* C_WRITE_DEPTH_B = "76800" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "mem2p_76800_8,blk_mem_gen_v8_4_4,{}" *) (* ORIG_REF_NAME = "mem2p_76800_8" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.2" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_HD1
   (clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    douta,
    doutb,
    wea,
    web);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  input [16:0]addra;
  input [16:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta;
  output [7:0]doutb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;

  wire [16:0]addra;
  wire [16:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "19" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.0714 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "mem2p_76800_8.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "76800" *) 
  (* C_READ_DEPTH_B = "76800" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "76800" *) 
  (* C_WRITE_DEPTH_B = "76800" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec
   (ena,
    addra,
    ena_array);
  input ena;
  input [4:0]addra;
  output [18:0]ena_array;

  wire [4:0]addra;
  wire ena;
  wire [18:0]ena_array;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[0]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(ena),
        .I4(addra[3]),
        .I5(addra[2]),
        .O(ena_array[0]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[4]),
        .I2(ena),
        .I3(addra[0]),
        .I4(addra[3]),
        .I5(addra[2]),
        .O(ena_array[1]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(addra[4]),
        .I2(ena),
        .I3(addra[1]),
        .I4(addra[3]),
        .I5(addra[2]),
        .O(ena_array[2]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(addra[2]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(ena),
        .I5(addra[3]),
        .O(ena_array[11]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(addra[1]),
        .I1(addra[4]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[0]),
        .I5(ena),
        .O(ena_array[12]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(addra[1]),
        .I1(addra[4]),
        .I2(addra[3]),
        .I3(addra[0]),
        .I4(ena),
        .I5(addra[2]),
        .O(ena_array[13]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(addra[0]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[3]),
        .I4(ena),
        .I5(addra[2]),
        .O(ena_array[14]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(ena),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(addra[3]),
        .I5(addra[2]),
        .O(ena_array[15]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[4]),
        .I3(ena),
        .I4(addra[3]),
        .I5(addra[2]),
        .O(ena_array[16]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(addra[1]),
        .I1(addra[2]),
        .I2(ena),
        .I3(addra[0]),
        .I4(addra[3]),
        .I5(addra[4]),
        .O(ena_array[17]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__17 
       (.I0(addra[0]),
        .I1(addra[2]),
        .I2(addra[1]),
        .I3(ena),
        .I4(addra[3]),
        .I5(addra[4]),
        .O(ena_array[18]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(addra[2]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(addra[3]),
        .I5(ena),
        .O(ena_array[3]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(addra[1]),
        .I1(addra[4]),
        .I2(ena),
        .I3(addra[2]),
        .I4(addra[3]),
        .I5(addra[0]),
        .O(ena_array[4]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(addra[1]),
        .I1(addra[4]),
        .I2(addra[2]),
        .I3(addra[0]),
        .I4(addra[3]),
        .I5(ena),
        .O(ena_array[5]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(addra[0]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[2]),
        .I4(addra[3]),
        .I5(ena),
        .O(ena_array[6]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(addra[3]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(ena),
        .I5(addra[2]),
        .O(ena_array[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(addra[1]),
        .I1(addra[4]),
        .I2(ena),
        .I3(addra[3]),
        .I4(addra[0]),
        .I5(addra[2]),
        .O(ena_array[8]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(addra[2]),
        .I1(addra[4]),
        .I2(addra[3]),
        .I3(addra[0]),
        .I4(addra[1]),
        .I5(ena),
        .O(ena_array[9]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(addra[2]),
        .I1(addra[4]),
        .I2(addra[1]),
        .I3(addra[3]),
        .I4(addra[0]),
        .I5(ena),
        .O(ena_array[10]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0
   (enb,
    addrb,
    enb_array);
  input enb;
  input [4:0]addrb;
  output [18:0]enb_array;

  wire [4:0]addrb;
  wire enb;
  wire [18:0]enb_array;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(addrb[0]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(enb),
        .I4(addrb[3]),
        .I5(addrb[2]),
        .O(enb_array[0]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(addrb[1]),
        .I1(addrb[4]),
        .I2(enb),
        .I3(addrb[0]),
        .I4(addrb[3]),
        .I5(addrb[2]),
        .O(enb_array[1]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(addrb[0]),
        .I1(addrb[4]),
        .I2(enb),
        .I3(addrb[1]),
        .I4(addrb[3]),
        .I5(addrb[2]),
        .O(enb_array[2]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(addrb[2]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .I4(enb),
        .I5(addrb[3]),
        .O(enb_array[11]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(addrb[1]),
        .I1(addrb[4]),
        .I2(addrb[2]),
        .I3(addrb[3]),
        .I4(addrb[0]),
        .I5(enb),
        .O(enb_array[12]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(addrb[1]),
        .I1(addrb[4]),
        .I2(addrb[3]),
        .I3(addrb[0]),
        .I4(enb),
        .I5(addrb[2]),
        .O(enb_array[13]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(addrb[0]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[3]),
        .I4(enb),
        .I5(addrb[2]),
        .O(enb_array[14]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(enb),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .I4(addrb[3]),
        .I5(addrb[2]),
        .O(enb_array[15]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(addrb[0]),
        .I1(addrb[1]),
        .I2(addrb[4]),
        .I3(enb),
        .I4(addrb[3]),
        .I5(addrb[2]),
        .O(enb_array[16]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(addrb[1]),
        .I1(addrb[2]),
        .I2(enb),
        .I3(addrb[0]),
        .I4(addrb[3]),
        .I5(addrb[4]),
        .O(enb_array[17]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17 
       (.I0(addrb[0]),
        .I1(addrb[2]),
        .I2(addrb[1]),
        .I3(enb),
        .I4(addrb[3]),
        .I5(addrb[4]),
        .O(enb_array[18]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(addrb[2]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .I4(addrb[3]),
        .I5(enb),
        .O(enb_array[3]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(addrb[1]),
        .I1(addrb[4]),
        .I2(enb),
        .I3(addrb[2]),
        .I4(addrb[3]),
        .I5(addrb[0]),
        .O(enb_array[4]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(addrb[1]),
        .I1(addrb[4]),
        .I2(addrb[2]),
        .I3(addrb[0]),
        .I4(addrb[3]),
        .I5(enb),
        .O(enb_array[5]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(addrb[0]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[2]),
        .I4(addrb[3]),
        .I5(enb),
        .O(enb_array[6]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(addrb[3]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[0]),
        .I4(enb),
        .I5(addrb[2]),
        .O(enb_array[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(addrb[1]),
        .I1(addrb[4]),
        .I2(enb),
        .I3(addrb[3]),
        .I4(addrb[0]),
        .I5(addrb[2]),
        .O(enb_array[8]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(addrb[2]),
        .I1(addrb[4]),
        .I2(addrb[3]),
        .I3(addrb[0]),
        .I4(addrb[1]),
        .I5(enb),
        .O(enb_array[9]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(addrb[2]),
        .I1(addrb[4]),
        .I2(addrb[1]),
        .I3(addrb[3]),
        .I4(addrb[0]),
        .I5(enb),
        .O(enb_array[10]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr
   (clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    douta,
    doutb,
    wea,
    web);
  input clka;
  input clkb;
  input ena;
  input enb;
  input [16:0]addra;
  input [16:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta;
  output [7:0]doutb;
  input [0:0]wea;
  input [0:0]web;

  wire [16:0]addra;
  wire [16:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [151:0]douta_array;
  wire [7:0]doutb;
  wire [151:0]doutb_array;
  wire ena;
  wire [18:0]ena_array;
  wire enb;
  wire [18:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[16:12]),
        .ena(ena),
        .ena_array(ena_array));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_bindec_0 \bindec_b.bindec_inst_b 
       (.addrb(addrb[16:12]),
        .enb(enb),
        .enb_array(enb_array));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux \has_mux_a.A 
       (.addra(addra[16:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.addrb(addrb[16:12]),
        .clkb(clkb),
        .doutb(doutb),
        .doutb_array(doutb_array),
        .enb(enb));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[7:0]),
        .doutb_array(doutb_array[7:0]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[87:80]),
        .doutb_array(doutb_array[87:80]),
        .ena_array(ena_array[10]),
        .enb_array(enb_array[10]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[95:88]),
        .doutb_array(doutb_array[95:88]),
        .ena_array(ena_array[11]),
        .enb_array(enb_array[11]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[103:96]),
        .doutb_array(doutb_array[103:96]),
        .ena_array(ena_array[12]),
        .enb_array(enb_array[12]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[111:104]),
        .doutb_array(doutb_array[111:104]),
        .ena_array(ena_array[13]),
        .enb_array(enb_array[13]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[119:112]),
        .doutb_array(doutb_array[119:112]),
        .ena_array(ena_array[14]),
        .enb_array(enb_array[14]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14 \ramloop[15].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[127:120]),
        .doutb_array(doutb_array[127:120]),
        .ena_array(ena_array[15]),
        .enb_array(enb_array[15]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15 \ramloop[16].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[135:128]),
        .doutb_array(doutb_array[135:128]),
        .ena_array(ena_array[16]),
        .enb_array(enb_array[16]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16 \ramloop[17].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[143:136]),
        .doutb_array(doutb_array[143:136]),
        .ena_array(ena_array[17]),
        .enb_array(enb_array[17]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17 \ramloop[18].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[151:144]),
        .doutb_array(doutb_array[151:144]),
        .ena_array(ena_array[18]),
        .enb_array(enb_array[18]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[15:8]),
        .doutb_array(doutb_array[15:8]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[23:16]),
        .doutb_array(doutb_array[23:16]),
        .ena_array(ena_array[2]),
        .enb_array(enb_array[2]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[31:24]),
        .doutb_array(doutb_array[31:24]),
        .ena_array(ena_array[3]),
        .enb_array(enb_array[3]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[39:32]),
        .doutb_array(doutb_array[39:32]),
        .ena_array(ena_array[4]),
        .enb_array(enb_array[4]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[47:40]),
        .doutb_array(doutb_array[47:40]),
        .ena_array(ena_array[5]),
        .enb_array(enb_array[5]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[55:48]),
        .doutb_array(doutb_array[55:48]),
        .ena_array(ena_array[6]),
        .enb_array(enb_array[6]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[63:56]),
        .doutb_array(doutb_array[63:56]),
        .ena_array(ena_array[7]),
        .enb_array(enb_array[7]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[71:64]),
        .doutb_array(doutb_array[71:64]),
        .ena_array(ena_array[8]),
        .enb_array(enb_array[8]),
        .wea(wea),
        .web(web));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array[79:72]),
        .doutb_array(doutb_array[79:72]),
        .ena_array(ena_array[9]),
        .enb_array(enb_array[9]),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux
   (clka,
    ena,
    addra,
    douta,
    douta_array);
  input clka;
  input ena;
  input [4:0]addra;
  output [7:0]douta;
  input [151:0]douta_array;

  wire [4:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \douta[0]_INST_0_i_1_n_0 ;
  wire \douta[0]_INST_0_i_2_n_0 ;
  wire \douta[0]_INST_0_i_3_n_0 ;
  wire \douta[0]_INST_0_i_4_n_0 ;
  wire \douta[0]_INST_0_i_5_n_0 ;
  wire \douta[0]_INST_0_i_6_n_0 ;
  wire \douta[0]_INST_0_i_7_n_0 ;
  wire \douta[1]_INST_0_i_1_n_0 ;
  wire \douta[1]_INST_0_i_2_n_0 ;
  wire \douta[1]_INST_0_i_3_n_0 ;
  wire \douta[1]_INST_0_i_4_n_0 ;
  wire \douta[1]_INST_0_i_5_n_0 ;
  wire \douta[1]_INST_0_i_6_n_0 ;
  wire \douta[1]_INST_0_i_7_n_0 ;
  wire \douta[2]_INST_0_i_1_n_0 ;
  wire \douta[2]_INST_0_i_2_n_0 ;
  wire \douta[2]_INST_0_i_3_n_0 ;
  wire \douta[2]_INST_0_i_4_n_0 ;
  wire \douta[2]_INST_0_i_5_n_0 ;
  wire \douta[2]_INST_0_i_6_n_0 ;
  wire \douta[2]_INST_0_i_7_n_0 ;
  wire \douta[3]_INST_0_i_1_n_0 ;
  wire \douta[3]_INST_0_i_2_n_0 ;
  wire \douta[3]_INST_0_i_3_n_0 ;
  wire \douta[3]_INST_0_i_4_n_0 ;
  wire \douta[3]_INST_0_i_5_n_0 ;
  wire \douta[3]_INST_0_i_6_n_0 ;
  wire \douta[3]_INST_0_i_7_n_0 ;
  wire \douta[4]_INST_0_i_1_n_0 ;
  wire \douta[4]_INST_0_i_2_n_0 ;
  wire \douta[4]_INST_0_i_3_n_0 ;
  wire \douta[4]_INST_0_i_4_n_0 ;
  wire \douta[4]_INST_0_i_5_n_0 ;
  wire \douta[4]_INST_0_i_6_n_0 ;
  wire \douta[4]_INST_0_i_7_n_0 ;
  wire \douta[5]_INST_0_i_1_n_0 ;
  wire \douta[5]_INST_0_i_2_n_0 ;
  wire \douta[5]_INST_0_i_3_n_0 ;
  wire \douta[5]_INST_0_i_4_n_0 ;
  wire \douta[5]_INST_0_i_5_n_0 ;
  wire \douta[5]_INST_0_i_6_n_0 ;
  wire \douta[5]_INST_0_i_7_n_0 ;
  wire \douta[6]_INST_0_i_1_n_0 ;
  wire \douta[6]_INST_0_i_2_n_0 ;
  wire \douta[6]_INST_0_i_3_n_0 ;
  wire \douta[6]_INST_0_i_4_n_0 ;
  wire \douta[6]_INST_0_i_5_n_0 ;
  wire \douta[6]_INST_0_i_6_n_0 ;
  wire \douta[6]_INST_0_i_7_n_0 ;
  wire \douta[7]_INST_0_i_1_n_0 ;
  wire \douta[7]_INST_0_i_2_n_0 ;
  wire \douta[7]_INST_0_i_3_n_0 ;
  wire \douta[7]_INST_0_i_4_n_0 ;
  wire \douta[7]_INST_0_i_5_n_0 ;
  wire \douta[7]_INST_0_i_6_n_0 ;
  wire \douta[7]_INST_0_i_7_n_0 ;
  wire [151:0]douta_array;
  wire ena;
  wire [4:0]sel_pipe;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[0]_INST_0 
       (.I0(\douta[0]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[0]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[0]_INST_0_i_3_n_0 ),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[0]_INST_0_i_1 
       (.I0(douta_array[128]),
        .I1(sel_pipe[0]),
        .I2(douta_array[136]),
        .I3(sel_pipe[1]),
        .I4(douta_array[144]),
        .I5(sel_pipe[2]),
        .O(\douta[0]_INST_0_i_1_n_0 ));
  MUXF7 \douta[0]_INST_0_i_2 
       (.I0(\douta[0]_INST_0_i_4_n_0 ),
        .I1(\douta[0]_INST_0_i_5_n_0 ),
        .O(\douta[0]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[0]_INST_0_i_3 
       (.I0(\douta[0]_INST_0_i_6_n_0 ),
        .I1(\douta[0]_INST_0_i_7_n_0 ),
        .O(\douta[0]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_4 
       (.I0(douta_array[88]),
        .I1(douta_array[80]),
        .I2(sel_pipe[1]),
        .I3(douta_array[72]),
        .I4(sel_pipe[0]),
        .I5(douta_array[64]),
        .O(\douta[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_5 
       (.I0(douta_array[120]),
        .I1(douta_array[112]),
        .I2(sel_pipe[1]),
        .I3(douta_array[104]),
        .I4(sel_pipe[0]),
        .I5(douta_array[96]),
        .O(\douta[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_6 
       (.I0(douta_array[24]),
        .I1(douta_array[16]),
        .I2(sel_pipe[1]),
        .I3(douta_array[8]),
        .I4(sel_pipe[0]),
        .I5(douta_array[0]),
        .O(\douta[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0_i_7 
       (.I0(douta_array[56]),
        .I1(douta_array[48]),
        .I2(sel_pipe[1]),
        .I3(douta_array[40]),
        .I4(sel_pipe[0]),
        .I5(douta_array[32]),
        .O(\douta[0]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[1]_INST_0 
       (.I0(\douta[1]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[1]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[1]_INST_0_i_3_n_0 ),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[1]_INST_0_i_1 
       (.I0(douta_array[129]),
        .I1(sel_pipe[0]),
        .I2(douta_array[137]),
        .I3(sel_pipe[1]),
        .I4(douta_array[145]),
        .I5(sel_pipe[2]),
        .O(\douta[1]_INST_0_i_1_n_0 ));
  MUXF7 \douta[1]_INST_0_i_2 
       (.I0(\douta[1]_INST_0_i_4_n_0 ),
        .I1(\douta[1]_INST_0_i_5_n_0 ),
        .O(\douta[1]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[1]_INST_0_i_3 
       (.I0(\douta[1]_INST_0_i_6_n_0 ),
        .I1(\douta[1]_INST_0_i_7_n_0 ),
        .O(\douta[1]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_4 
       (.I0(douta_array[89]),
        .I1(douta_array[81]),
        .I2(sel_pipe[1]),
        .I3(douta_array[73]),
        .I4(sel_pipe[0]),
        .I5(douta_array[65]),
        .O(\douta[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_5 
       (.I0(douta_array[121]),
        .I1(douta_array[113]),
        .I2(sel_pipe[1]),
        .I3(douta_array[105]),
        .I4(sel_pipe[0]),
        .I5(douta_array[97]),
        .O(\douta[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_6 
       (.I0(douta_array[25]),
        .I1(douta_array[17]),
        .I2(sel_pipe[1]),
        .I3(douta_array[9]),
        .I4(sel_pipe[0]),
        .I5(douta_array[1]),
        .O(\douta[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0_i_7 
       (.I0(douta_array[57]),
        .I1(douta_array[49]),
        .I2(sel_pipe[1]),
        .I3(douta_array[41]),
        .I4(sel_pipe[0]),
        .I5(douta_array[33]),
        .O(\douta[1]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[2]_INST_0 
       (.I0(\douta[2]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[2]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[2]_INST_0_i_3_n_0 ),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[2]_INST_0_i_1 
       (.I0(douta_array[130]),
        .I1(sel_pipe[0]),
        .I2(douta_array[138]),
        .I3(sel_pipe[1]),
        .I4(douta_array[146]),
        .I5(sel_pipe[2]),
        .O(\douta[2]_INST_0_i_1_n_0 ));
  MUXF7 \douta[2]_INST_0_i_2 
       (.I0(\douta[2]_INST_0_i_4_n_0 ),
        .I1(\douta[2]_INST_0_i_5_n_0 ),
        .O(\douta[2]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[2]_INST_0_i_3 
       (.I0(\douta[2]_INST_0_i_6_n_0 ),
        .I1(\douta[2]_INST_0_i_7_n_0 ),
        .O(\douta[2]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_4 
       (.I0(douta_array[90]),
        .I1(douta_array[82]),
        .I2(sel_pipe[1]),
        .I3(douta_array[74]),
        .I4(sel_pipe[0]),
        .I5(douta_array[66]),
        .O(\douta[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_5 
       (.I0(douta_array[122]),
        .I1(douta_array[114]),
        .I2(sel_pipe[1]),
        .I3(douta_array[106]),
        .I4(sel_pipe[0]),
        .I5(douta_array[98]),
        .O(\douta[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_6 
       (.I0(douta_array[26]),
        .I1(douta_array[18]),
        .I2(sel_pipe[1]),
        .I3(douta_array[10]),
        .I4(sel_pipe[0]),
        .I5(douta_array[2]),
        .O(\douta[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0_i_7 
       (.I0(douta_array[58]),
        .I1(douta_array[50]),
        .I2(sel_pipe[1]),
        .I3(douta_array[42]),
        .I4(sel_pipe[0]),
        .I5(douta_array[34]),
        .O(\douta[2]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[3]_INST_0 
       (.I0(\douta[3]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[3]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[3]_INST_0_i_3_n_0 ),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[3]_INST_0_i_1 
       (.I0(douta_array[131]),
        .I1(sel_pipe[0]),
        .I2(douta_array[139]),
        .I3(sel_pipe[1]),
        .I4(douta_array[147]),
        .I5(sel_pipe[2]),
        .O(\douta[3]_INST_0_i_1_n_0 ));
  MUXF7 \douta[3]_INST_0_i_2 
       (.I0(\douta[3]_INST_0_i_4_n_0 ),
        .I1(\douta[3]_INST_0_i_5_n_0 ),
        .O(\douta[3]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[3]_INST_0_i_3 
       (.I0(\douta[3]_INST_0_i_6_n_0 ),
        .I1(\douta[3]_INST_0_i_7_n_0 ),
        .O(\douta[3]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_4 
       (.I0(douta_array[91]),
        .I1(douta_array[83]),
        .I2(sel_pipe[1]),
        .I3(douta_array[75]),
        .I4(sel_pipe[0]),
        .I5(douta_array[67]),
        .O(\douta[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_5 
       (.I0(douta_array[123]),
        .I1(douta_array[115]),
        .I2(sel_pipe[1]),
        .I3(douta_array[107]),
        .I4(sel_pipe[0]),
        .I5(douta_array[99]),
        .O(\douta[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_6 
       (.I0(douta_array[27]),
        .I1(douta_array[19]),
        .I2(sel_pipe[1]),
        .I3(douta_array[11]),
        .I4(sel_pipe[0]),
        .I5(douta_array[3]),
        .O(\douta[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0_i_7 
       (.I0(douta_array[59]),
        .I1(douta_array[51]),
        .I2(sel_pipe[1]),
        .I3(douta_array[43]),
        .I4(sel_pipe[0]),
        .I5(douta_array[35]),
        .O(\douta[3]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[4]_INST_0 
       (.I0(\douta[4]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[4]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[4]_INST_0_i_3_n_0 ),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[4]_INST_0_i_1 
       (.I0(douta_array[132]),
        .I1(sel_pipe[0]),
        .I2(douta_array[140]),
        .I3(sel_pipe[1]),
        .I4(douta_array[148]),
        .I5(sel_pipe[2]),
        .O(\douta[4]_INST_0_i_1_n_0 ));
  MUXF7 \douta[4]_INST_0_i_2 
       (.I0(\douta[4]_INST_0_i_4_n_0 ),
        .I1(\douta[4]_INST_0_i_5_n_0 ),
        .O(\douta[4]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[4]_INST_0_i_3 
       (.I0(\douta[4]_INST_0_i_6_n_0 ),
        .I1(\douta[4]_INST_0_i_7_n_0 ),
        .O(\douta[4]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_4 
       (.I0(douta_array[92]),
        .I1(douta_array[84]),
        .I2(sel_pipe[1]),
        .I3(douta_array[76]),
        .I4(sel_pipe[0]),
        .I5(douta_array[68]),
        .O(\douta[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_5 
       (.I0(douta_array[124]),
        .I1(douta_array[116]),
        .I2(sel_pipe[1]),
        .I3(douta_array[108]),
        .I4(sel_pipe[0]),
        .I5(douta_array[100]),
        .O(\douta[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_6 
       (.I0(douta_array[28]),
        .I1(douta_array[20]),
        .I2(sel_pipe[1]),
        .I3(douta_array[12]),
        .I4(sel_pipe[0]),
        .I5(douta_array[4]),
        .O(\douta[4]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0_i_7 
       (.I0(douta_array[60]),
        .I1(douta_array[52]),
        .I2(sel_pipe[1]),
        .I3(douta_array[44]),
        .I4(sel_pipe[0]),
        .I5(douta_array[36]),
        .O(\douta[4]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[5]_INST_0 
       (.I0(\douta[5]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[5]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[5]_INST_0_i_3_n_0 ),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[5]_INST_0_i_1 
       (.I0(douta_array[133]),
        .I1(sel_pipe[0]),
        .I2(douta_array[141]),
        .I3(sel_pipe[1]),
        .I4(douta_array[149]),
        .I5(sel_pipe[2]),
        .O(\douta[5]_INST_0_i_1_n_0 ));
  MUXF7 \douta[5]_INST_0_i_2 
       (.I0(\douta[5]_INST_0_i_4_n_0 ),
        .I1(\douta[5]_INST_0_i_5_n_0 ),
        .O(\douta[5]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[5]_INST_0_i_3 
       (.I0(\douta[5]_INST_0_i_6_n_0 ),
        .I1(\douta[5]_INST_0_i_7_n_0 ),
        .O(\douta[5]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_4 
       (.I0(douta_array[93]),
        .I1(douta_array[85]),
        .I2(sel_pipe[1]),
        .I3(douta_array[77]),
        .I4(sel_pipe[0]),
        .I5(douta_array[69]),
        .O(\douta[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_5 
       (.I0(douta_array[125]),
        .I1(douta_array[117]),
        .I2(sel_pipe[1]),
        .I3(douta_array[109]),
        .I4(sel_pipe[0]),
        .I5(douta_array[101]),
        .O(\douta[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_6 
       (.I0(douta_array[29]),
        .I1(douta_array[21]),
        .I2(sel_pipe[1]),
        .I3(douta_array[13]),
        .I4(sel_pipe[0]),
        .I5(douta_array[5]),
        .O(\douta[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0_i_7 
       (.I0(douta_array[61]),
        .I1(douta_array[53]),
        .I2(sel_pipe[1]),
        .I3(douta_array[45]),
        .I4(sel_pipe[0]),
        .I5(douta_array[37]),
        .O(\douta[5]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[6]_INST_0 
       (.I0(\douta[6]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[6]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[6]_INST_0_i_3_n_0 ),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[6]_INST_0_i_1 
       (.I0(douta_array[134]),
        .I1(sel_pipe[0]),
        .I2(douta_array[142]),
        .I3(sel_pipe[1]),
        .I4(douta_array[150]),
        .I5(sel_pipe[2]),
        .O(\douta[6]_INST_0_i_1_n_0 ));
  MUXF7 \douta[6]_INST_0_i_2 
       (.I0(\douta[6]_INST_0_i_4_n_0 ),
        .I1(\douta[6]_INST_0_i_5_n_0 ),
        .O(\douta[6]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[6]_INST_0_i_3 
       (.I0(\douta[6]_INST_0_i_6_n_0 ),
        .I1(\douta[6]_INST_0_i_7_n_0 ),
        .O(\douta[6]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_4 
       (.I0(douta_array[94]),
        .I1(douta_array[86]),
        .I2(sel_pipe[1]),
        .I3(douta_array[78]),
        .I4(sel_pipe[0]),
        .I5(douta_array[70]),
        .O(\douta[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_5 
       (.I0(douta_array[126]),
        .I1(douta_array[118]),
        .I2(sel_pipe[1]),
        .I3(douta_array[110]),
        .I4(sel_pipe[0]),
        .I5(douta_array[102]),
        .O(\douta[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_6 
       (.I0(douta_array[30]),
        .I1(douta_array[22]),
        .I2(sel_pipe[1]),
        .I3(douta_array[14]),
        .I4(sel_pipe[0]),
        .I5(douta_array[6]),
        .O(\douta[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0_i_7 
       (.I0(douta_array[62]),
        .I1(douta_array[54]),
        .I2(sel_pipe[1]),
        .I3(douta_array[46]),
        .I4(sel_pipe[0]),
        .I5(douta_array[38]),
        .O(\douta[6]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \douta[7]_INST_0 
       (.I0(\douta[7]_INST_0_i_1_n_0 ),
        .I1(sel_pipe[4]),
        .I2(\douta[7]_INST_0_i_2_n_0 ),
        .I3(sel_pipe[3]),
        .I4(\douta[7]_INST_0_i_3_n_0 ),
        .O(douta[7]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \douta[7]_INST_0_i_1 
       (.I0(douta_array[135]),
        .I1(sel_pipe[0]),
        .I2(douta_array[143]),
        .I3(sel_pipe[1]),
        .I4(douta_array[151]),
        .I5(sel_pipe[2]),
        .O(\douta[7]_INST_0_i_1_n_0 ));
  MUXF7 \douta[7]_INST_0_i_2 
       (.I0(\douta[7]_INST_0_i_4_n_0 ),
        .I1(\douta[7]_INST_0_i_5_n_0 ),
        .O(\douta[7]_INST_0_i_2_n_0 ),
        .S(sel_pipe[2]));
  MUXF7 \douta[7]_INST_0_i_3 
       (.I0(\douta[7]_INST_0_i_6_n_0 ),
        .I1(\douta[7]_INST_0_i_7_n_0 ),
        .O(\douta[7]_INST_0_i_3_n_0 ),
        .S(sel_pipe[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_4 
       (.I0(douta_array[95]),
        .I1(douta_array[87]),
        .I2(sel_pipe[1]),
        .I3(douta_array[79]),
        .I4(sel_pipe[0]),
        .I5(douta_array[71]),
        .O(\douta[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_5 
       (.I0(douta_array[127]),
        .I1(douta_array[119]),
        .I2(sel_pipe[1]),
        .I3(douta_array[111]),
        .I4(sel_pipe[0]),
        .I5(douta_array[103]),
        .O(\douta[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_6 
       (.I0(douta_array[31]),
        .I1(douta_array[23]),
        .I2(sel_pipe[1]),
        .I3(douta_array[15]),
        .I4(sel_pipe[0]),
        .I5(douta_array[7]),
        .O(\douta[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0_i_7 
       (.I0(douta_array[63]),
        .I1(douta_array[55]),
        .I2(sel_pipe[1]),
        .I3(douta_array[47]),
        .I4(sel_pipe[0]),
        .I5(douta_array[39]),
        .O(\douta[7]_INST_0_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(addra[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clka),
        .CE(ena),
        .D(addra[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(clka),
        .CE(ena),
        .D(addra[4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_mux__parameterized0
   (clkb,
    enb,
    addrb,
    doutb,
    doutb_array);
  input clkb;
  input enb;
  input [4:0]addrb;
  output [7:0]doutb;
  input [151:0]doutb_array;

  wire [4:0]addrb;
  wire clkb;
  wire [7:0]doutb;
  wire \doutb[0]_INST_0_i_1_n_0 ;
  wire \doutb[0]_INST_0_i_2_n_0 ;
  wire \doutb[0]_INST_0_i_3_n_0 ;
  wire \doutb[0]_INST_0_i_4_n_0 ;
  wire \doutb[0]_INST_0_i_5_n_0 ;
  wire \doutb[0]_INST_0_i_6_n_0 ;
  wire \doutb[0]_INST_0_i_7_n_0 ;
  wire \doutb[1]_INST_0_i_1_n_0 ;
  wire \doutb[1]_INST_0_i_2_n_0 ;
  wire \doutb[1]_INST_0_i_3_n_0 ;
  wire \doutb[1]_INST_0_i_4_n_0 ;
  wire \doutb[1]_INST_0_i_5_n_0 ;
  wire \doutb[1]_INST_0_i_6_n_0 ;
  wire \doutb[1]_INST_0_i_7_n_0 ;
  wire \doutb[2]_INST_0_i_1_n_0 ;
  wire \doutb[2]_INST_0_i_2_n_0 ;
  wire \doutb[2]_INST_0_i_3_n_0 ;
  wire \doutb[2]_INST_0_i_4_n_0 ;
  wire \doutb[2]_INST_0_i_5_n_0 ;
  wire \doutb[2]_INST_0_i_6_n_0 ;
  wire \doutb[2]_INST_0_i_7_n_0 ;
  wire \doutb[3]_INST_0_i_1_n_0 ;
  wire \doutb[3]_INST_0_i_2_n_0 ;
  wire \doutb[3]_INST_0_i_3_n_0 ;
  wire \doutb[3]_INST_0_i_4_n_0 ;
  wire \doutb[3]_INST_0_i_5_n_0 ;
  wire \doutb[3]_INST_0_i_6_n_0 ;
  wire \doutb[3]_INST_0_i_7_n_0 ;
  wire \doutb[4]_INST_0_i_1_n_0 ;
  wire \doutb[4]_INST_0_i_2_n_0 ;
  wire \doutb[4]_INST_0_i_3_n_0 ;
  wire \doutb[4]_INST_0_i_4_n_0 ;
  wire \doutb[4]_INST_0_i_5_n_0 ;
  wire \doutb[4]_INST_0_i_6_n_0 ;
  wire \doutb[4]_INST_0_i_7_n_0 ;
  wire \doutb[5]_INST_0_i_1_n_0 ;
  wire \doutb[5]_INST_0_i_2_n_0 ;
  wire \doutb[5]_INST_0_i_3_n_0 ;
  wire \doutb[5]_INST_0_i_4_n_0 ;
  wire \doutb[5]_INST_0_i_5_n_0 ;
  wire \doutb[5]_INST_0_i_6_n_0 ;
  wire \doutb[5]_INST_0_i_7_n_0 ;
  wire \doutb[6]_INST_0_i_1_n_0 ;
  wire \doutb[6]_INST_0_i_2_n_0 ;
  wire \doutb[6]_INST_0_i_3_n_0 ;
  wire \doutb[6]_INST_0_i_4_n_0 ;
  wire \doutb[6]_INST_0_i_5_n_0 ;
  wire \doutb[6]_INST_0_i_6_n_0 ;
  wire \doutb[6]_INST_0_i_7_n_0 ;
  wire \doutb[7]_INST_0_i_1_n_0 ;
  wire \doutb[7]_INST_0_i_2_n_0 ;
  wire \doutb[7]_INST_0_i_3_n_0 ;
  wire \doutb[7]_INST_0_i_4_n_0 ;
  wire \doutb[7]_INST_0_i_5_n_0 ;
  wire \doutb[7]_INST_0_i_6_n_0 ;
  wire \doutb[7]_INST_0_i_7_n_0 ;
  wire [151:0]doutb_array;
  wire enb;
  wire [4:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[0]_INST_0 
       (.I0(\doutb[0]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[0]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[0]_INST_0_i_3_n_0 ),
        .O(doutb[0]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[0]_INST_0_i_1 
       (.I0(doutb_array[128]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[136]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[144]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[0]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[0]_INST_0_i_2 
       (.I0(\doutb[0]_INST_0_i_4_n_0 ),
        .I1(\doutb[0]_INST_0_i_5_n_0 ),
        .O(\doutb[0]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[0]_INST_0_i_3 
       (.I0(\doutb[0]_INST_0_i_6_n_0 ),
        .I1(\doutb[0]_INST_0_i_7_n_0 ),
        .O(\doutb[0]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_4 
       (.I0(doutb_array[88]),
        .I1(doutb_array[80]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[72]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[64]),
        .O(\doutb[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_5 
       (.I0(doutb_array[120]),
        .I1(doutb_array[112]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[104]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[96]),
        .O(\doutb[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_6 
       (.I0(doutb_array[24]),
        .I1(doutb_array[16]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[8]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[0]),
        .O(\doutb[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[0]_INST_0_i_7 
       (.I0(doutb_array[56]),
        .I1(doutb_array[48]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[40]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[32]),
        .O(\doutb[0]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[1]_INST_0 
       (.I0(\doutb[1]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[1]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[1]_INST_0_i_3_n_0 ),
        .O(doutb[1]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[1]_INST_0_i_1 
       (.I0(doutb_array[129]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[137]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[145]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[1]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[1]_INST_0_i_2 
       (.I0(\doutb[1]_INST_0_i_4_n_0 ),
        .I1(\doutb[1]_INST_0_i_5_n_0 ),
        .O(\doutb[1]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[1]_INST_0_i_3 
       (.I0(\doutb[1]_INST_0_i_6_n_0 ),
        .I1(\doutb[1]_INST_0_i_7_n_0 ),
        .O(\doutb[1]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_4 
       (.I0(doutb_array[89]),
        .I1(doutb_array[81]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[73]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[65]),
        .O(\doutb[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_5 
       (.I0(doutb_array[121]),
        .I1(doutb_array[113]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[105]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[97]),
        .O(\doutb[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_6 
       (.I0(doutb_array[25]),
        .I1(doutb_array[17]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[9]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[1]),
        .O(\doutb[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_7 
       (.I0(doutb_array[57]),
        .I1(doutb_array[49]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[41]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[33]),
        .O(\doutb[1]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[2]_INST_0 
       (.I0(\doutb[2]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[2]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[2]_INST_0_i_3_n_0 ),
        .O(doutb[2]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[2]_INST_0_i_1 
       (.I0(doutb_array[130]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[138]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[146]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[2]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[2]_INST_0_i_2 
       (.I0(\doutb[2]_INST_0_i_4_n_0 ),
        .I1(\doutb[2]_INST_0_i_5_n_0 ),
        .O(\doutb[2]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[2]_INST_0_i_3 
       (.I0(\doutb[2]_INST_0_i_6_n_0 ),
        .I1(\doutb[2]_INST_0_i_7_n_0 ),
        .O(\doutb[2]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_4 
       (.I0(doutb_array[90]),
        .I1(doutb_array[82]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[74]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[66]),
        .O(\doutb[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_5 
       (.I0(doutb_array[122]),
        .I1(doutb_array[114]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[106]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[98]),
        .O(\doutb[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_6 
       (.I0(doutb_array[26]),
        .I1(doutb_array[18]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[10]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[2]),
        .O(\doutb[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_7 
       (.I0(doutb_array[58]),
        .I1(doutb_array[50]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[42]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[34]),
        .O(\doutb[2]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[3]_INST_0 
       (.I0(\doutb[3]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[3]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[3]_INST_0_i_3_n_0 ),
        .O(doutb[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[3]_INST_0_i_1 
       (.I0(doutb_array[131]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[139]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[147]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[3]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[3]_INST_0_i_2 
       (.I0(\doutb[3]_INST_0_i_4_n_0 ),
        .I1(\doutb[3]_INST_0_i_5_n_0 ),
        .O(\doutb[3]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[3]_INST_0_i_3 
       (.I0(\doutb[3]_INST_0_i_6_n_0 ),
        .I1(\doutb[3]_INST_0_i_7_n_0 ),
        .O(\doutb[3]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_4 
       (.I0(doutb_array[91]),
        .I1(doutb_array[83]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[75]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[67]),
        .O(\doutb[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_5 
       (.I0(doutb_array[123]),
        .I1(doutb_array[115]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[107]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[99]),
        .O(\doutb[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_6 
       (.I0(doutb_array[27]),
        .I1(doutb_array[19]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[11]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[3]),
        .O(\doutb[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_7 
       (.I0(doutb_array[59]),
        .I1(doutb_array[51]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[43]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[35]),
        .O(\doutb[3]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[4]_INST_0 
       (.I0(\doutb[4]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[4]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[4]_INST_0_i_3_n_0 ),
        .O(doutb[4]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[4]_INST_0_i_1 
       (.I0(doutb_array[132]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[140]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[148]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[4]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[4]_INST_0_i_2 
       (.I0(\doutb[4]_INST_0_i_4_n_0 ),
        .I1(\doutb[4]_INST_0_i_5_n_0 ),
        .O(\doutb[4]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[4]_INST_0_i_3 
       (.I0(\doutb[4]_INST_0_i_6_n_0 ),
        .I1(\doutb[4]_INST_0_i_7_n_0 ),
        .O(\doutb[4]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_4 
       (.I0(doutb_array[92]),
        .I1(doutb_array[84]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[76]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[68]),
        .O(\doutb[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_5 
       (.I0(doutb_array[124]),
        .I1(doutb_array[116]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[108]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[100]),
        .O(\doutb[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_6 
       (.I0(doutb_array[28]),
        .I1(doutb_array[20]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[12]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[4]),
        .O(\doutb[4]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_7 
       (.I0(doutb_array[60]),
        .I1(doutb_array[52]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[44]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[36]),
        .O(\doutb[4]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[5]_INST_0 
       (.I0(\doutb[5]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[5]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[5]_INST_0_i_3_n_0 ),
        .O(doutb[5]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[5]_INST_0_i_1 
       (.I0(doutb_array[133]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[141]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[149]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[5]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[5]_INST_0_i_2 
       (.I0(\doutb[5]_INST_0_i_4_n_0 ),
        .I1(\doutb[5]_INST_0_i_5_n_0 ),
        .O(\doutb[5]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[5]_INST_0_i_3 
       (.I0(\doutb[5]_INST_0_i_6_n_0 ),
        .I1(\doutb[5]_INST_0_i_7_n_0 ),
        .O(\doutb[5]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_4 
       (.I0(doutb_array[93]),
        .I1(doutb_array[85]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[77]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[69]),
        .O(\doutb[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_5 
       (.I0(doutb_array[125]),
        .I1(doutb_array[117]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[109]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[101]),
        .O(\doutb[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_6 
       (.I0(doutb_array[29]),
        .I1(doutb_array[21]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[13]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[5]),
        .O(\doutb[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_7 
       (.I0(doutb_array[61]),
        .I1(doutb_array[53]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[45]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[37]),
        .O(\doutb[5]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[6]_INST_0 
       (.I0(\doutb[6]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[6]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[6]_INST_0_i_3_n_0 ),
        .O(doutb[6]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[6]_INST_0_i_1 
       (.I0(doutb_array[134]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[142]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[150]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[6]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[6]_INST_0_i_2 
       (.I0(\doutb[6]_INST_0_i_4_n_0 ),
        .I1(\doutb[6]_INST_0_i_5_n_0 ),
        .O(\doutb[6]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[6]_INST_0_i_3 
       (.I0(\doutb[6]_INST_0_i_6_n_0 ),
        .I1(\doutb[6]_INST_0_i_7_n_0 ),
        .O(\doutb[6]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_4 
       (.I0(doutb_array[94]),
        .I1(doutb_array[86]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[78]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[70]),
        .O(\doutb[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_5 
       (.I0(doutb_array[126]),
        .I1(doutb_array[118]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[110]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[102]),
        .O(\doutb[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_6 
       (.I0(doutb_array[30]),
        .I1(doutb_array[22]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[14]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[6]),
        .O(\doutb[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_7 
       (.I0(doutb_array[62]),
        .I1(doutb_array[54]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[46]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[38]),
        .O(\doutb[6]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \doutb[7]_INST_0 
       (.I0(\doutb[7]_INST_0_i_1_n_0 ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .I2(\doutb[7]_INST_0_i_2_n_0 ),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .I4(\doutb[7]_INST_0_i_3_n_0 ),
        .O(doutb[7]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \doutb[7]_INST_0_i_1 
       (.I0(doutb_array[135]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I2(doutb_array[143]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I4(doutb_array[151]),
        .I5(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .O(\doutb[7]_INST_0_i_1_n_0 ));
  MUXF7 \doutb[7]_INST_0_i_2 
       (.I0(\doutb[7]_INST_0_i_4_n_0 ),
        .I1(\doutb[7]_INST_0_i_5_n_0 ),
        .O(\doutb[7]_INST_0_i_2_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  MUXF7 \doutb[7]_INST_0_i_3 
       (.I0(\doutb[7]_INST_0_i_6_n_0 ),
        .I1(\doutb[7]_INST_0_i_7_n_0 ),
        .O(\doutb[7]_INST_0_i_3_n_0 ),
        .S(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_4 
       (.I0(doutb_array[95]),
        .I1(doutb_array[87]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[79]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[71]),
        .O(\doutb[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_5 
       (.I0(doutb_array[127]),
        .I1(doutb_array[119]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[111]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[103]),
        .O(\doutb[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_6 
       (.I0(doutb_array[31]),
        .I1(doutb_array[23]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[15]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[7]),
        .O(\doutb[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_7 
       (.I0(doutb_array[63]),
        .I1(doutb_array[55]),
        .I2(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .I3(doutb_array[47]),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .I5(doutb_array[39]),
        .O(\doutb[7]_INST_0_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[0]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[1]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[2]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[3]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(addrb[4]),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_ [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized0
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized1
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized10
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized11
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized12
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized13
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized14
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized15
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized16
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized17
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized2
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized3
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized4
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized5
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized6
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized7
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized8
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_width__parameterized9
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta_array(douta_array),
        .doutb_array(doutb_array),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized0
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized1
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized10
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized11
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized12
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized13
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized14
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized15
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized16
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized17
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized2
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized3
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized4
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized5
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized6
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized7
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized8
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_prim_wrapper__parameterized9
   (clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    douta_array,
    doutb_array,
    ena_array,
    enb_array,
    wea,
    web);
  input clka;
  input clkb;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta_array;
  output [7:0]doutb_array;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta_array;
  wire [7:0]doutb_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  (* is_du_within_envelope = "true" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb_array}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top
   (clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    douta,
    doutb,
    wea,
    web);
  input clka;
  input clkb;
  input ena;
  input enb;
  input [16:0]addra;
  input [16:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta;
  output [7:0]doutb;
  input [0:0]wea;
  input [0:0]web;

  wire [16:0]addra;
  wire [16:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "19" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.0714 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "mem2p_76800_8.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "76800" *) (* C_READ_DEPTH_B = "76800" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "76800" *) 
(* C_WRITE_DEPTH_B = "76800" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "soft" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4
   (clka,
    clkb,
    dbiterr,
    deepsleep,
    eccpipece,
    ena,
    enb,
    injectdbiterr,
    injectsbiterr,
    regcea,
    regceb,
    rsta,
    rsta_busy,
    rstb,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_dbiterr,
    s_axi_injectdbiterr,
    s_axi_injectsbiterr,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_sbiterr,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    sbiterr,
    shutdown,
    sleep,
    addra,
    addrb,
    dina,
    dinb,
    douta,
    doutb,
    rdaddrecc,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_bid,
    s_axi_bresp,
    s_axi_rdaddrecc,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_wdata,
    s_axi_wstrb,
    wea,
    web);
  input clka;
  input clkb;
  output dbiterr;
  input deepsleep;
  input eccpipece;
  input ena;
  input enb;
  input injectdbiterr;
  input injectsbiterr;
  input regcea;
  input regceb;
  input rsta;
  output rsta_busy;
  input rstb;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_dbiterr;
  input s_axi_injectdbiterr;
  input s_axi_injectsbiterr;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  output s_axi_sbiterr;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  output sbiterr;
  input shutdown;
  input sleep;
  input [16:0]addra;
  input [16:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta;
  output [7:0]doutb;
  output [16:0]rdaddrecc;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [16:0]s_axi_rdaddrecc;
  output [7:0]s_axi_rdata;
  output [3:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input [0:0]wea;
  input [0:0]web;

  wire \<const0> ;
  wire [16:0]addra;
  wire [16:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_v8_4_4_synth
   (clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    douta,
    doutb,
    wea,
    web);
  input clka;
  input clkb;
  input ena;
  input enb;
  input [16:0]addra;
  input [16:0]addrb;
  input [7:0]dina;
  input [7:0]dinb;
  output [7:0]douta;
  output [7:0]doutb;
  input [0:0]wea;
  input [0:0]web;

  wire [16:0]addra;
  wire [16:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]dinb;
  wire [7:0]douta;
  wire [7:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  system_MC_HDMI_proc_0_0_mem2p_76800_8_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "Zybo_d_phy_layer_to_lane_fifo,fifo_generator_v13_2_5,{}" *) (* ORIG_REF_NAME = "Zybo_d_phy_layer_to_lane_fifo" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.2" *) 
module system_MC_HDMI_proc_0_0_system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_HD1
   (almost_empty,
    almost_full,
    clk,
    empty,
    full,
    rd_en,
    srst,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ ALMOST_EMPTY" *) output almost_empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input srst;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [7:0]din;
  output [7:0]dout;

  wire almost_empty;
  wire almost_full;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "1" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "510" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "509" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  system_MC_HDMI_proc_0_0_Zybo_d_phy_layer_to_lane_fifo_fifo_generator_v13_2_5 U0
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
