`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    08:30:10 09/08/2015 
// Design Name: 
// Module Name:    vga_test 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module vga_test
   (
    input wire clk, reset,
    input wire [7:0] sw,
    output wire hsync, vsync,
    output wire [7:0] rgb
   );
	
	 //signal declaration
	wire [9:0] pixel_x, pixel_y;
   wire video_on, pixel_tick;
	reg [7:0] rgb_reg;
	wire [7:0] rgb_next;
	
   // instantiate vga sync circuit
   vga_sync vsync_unit
   (
	.clk(clk),
	.reset(reset),
	.hsync(hsync),
	.vsync(vsync),
   .video_on(video_on),
	.p_tick(pixel_tick),
	.pixel_x(pixel_x),
	.pixel_y(pixel_y)
	);
		 
	IlustradorFiguras ifiguras_unit 
	(
   .video_on(video_on), 
   .pixel_x(pixel_x), 
   .pixel_y(pixel_y), 
   .cuadricula_rgb(rgb_next)
   );	 
   // rgb buffer
  always @(posedge clk)
	   if (pixel_tick)
         rgb_reg <= rgb_next;
   // output
   assign rgb = rgb_reg;

endmodule
