<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LivePhysRegs.cpp source code [llvm/llvm/lib/CodeGen/LivePhysRegs.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/LivePhysRegs.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='LivePhysRegs.cpp.html'>LivePhysRegs.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--- LivePhysRegs.cpp - Live Physical Register Set --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the LivePhysRegs utility for tracking liveness of</i></td></tr>
<tr><th id="10">10</th><td><i>// physical registers across machine instructions in forward or backward order.</i></td></tr>
<tr><th id="11">11</th><td><i>// A more detailed description can be found in the corresponding header file.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// Remove all registers from the set that get clobbered by the register</i></td></tr>
<tr><th id="27">27</th><td><i class="doc">/// mask.</i></td></tr>
<tr><th id="28">28</th><td><i class="doc">/// The clobbers set will be the list of live registers clobbered</i></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// by the regmask.</i></td></tr>
<tr><th id="30">30</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE" title='llvm::LivePhysRegs::removeRegsInMask' data-ref="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE">removeRegsInMask</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1MO">MO</dfn>,</td></tr>
<tr><th id="31">31</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*&gt;&gt; *<dfn class="local col2 decl" id="2Clobbers" title='Clobbers' data-type='SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt; &gt; *' data-ref="2Clobbers">Clobbers</dfn>) {</td></tr>
<tr><th id="32">32</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::RegisterSet" title='llvm::LivePhysRegs::RegisterSet' data-type='SparseSet&lt;MCPhysReg, identity&lt;MCPhysReg&gt; &gt;' data-ref="llvm::LivePhysRegs::RegisterSet">RegisterSet</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{unsignedshort,llvm::identity{unsignedshort},unsignedchar}::iterator" title='llvm::SparseSet&lt;unsigned short, llvm::identity&lt;unsigned short&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{unsignedshort,llvm::identity{unsignedshort},unsignedchar}::iterator">iterator</a> <dfn class="local col3 decl" id="3LRI" title='LRI' data-type='RegisterSet::iterator' data-ref="3LRI">LRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5beginEv" title='llvm::SparseSet::begin' data-ref="_ZN4llvm9SparseSet5beginEv">begin</a>();</td></tr>
<tr><th id="33">33</th><td>  <b>while</b> (<a class="local col3 ref" href="#3LRI" title='LRI' data-ref="3LRI">LRI</a> != <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-ref="_ZN4llvm9SparseSet3endEv">end</a>()) {</td></tr>
<tr><th id="34">34</th><td>    <b>if</b> (<a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(*<a class="local col3 ref" href="#3LRI" title='LRI' data-ref="3LRI">LRI</a>)) {</td></tr>
<tr><th id="35">35</th><td>      <b>if</b> (<a class="local col2 ref" href="#2Clobbers" title='Clobbers' data-ref="2Clobbers">Clobbers</a>)</td></tr>
<tr><th id="36">36</th><td>        <a class="local col2 ref" href="#2Clobbers" title='Clobbers' data-ref="2Clobbers">Clobbers</a>-&gt;<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'>*<a class="local col3 ref" href="#3LRI" title='LRI' data-ref="3LRI">LRI</a></span>, &amp;<a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>));</td></tr>
<tr><th id="37">37</th><td>      <a class="local col3 ref" href="#3LRI" title='LRI' data-ref="3LRI">LRI</a> = <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5eraseENS_11SmallVectorIT_Lj8EE8iteratorE" title='llvm::SparseSet::erase' data-ref="_ZN4llvm9SparseSet5eraseENS_11SmallVectorIT_Lj8EE8iteratorE">erase</a>(<a class="local col3 ref" href="#3LRI" title='LRI' data-ref="3LRI">LRI</a>);</td></tr>
<tr><th id="38">38</th><td>    } <b>else</b></td></tr>
<tr><th id="39">39</th><td>      ++<a class="local col3 ref" href="#3LRI" title='LRI' data-ref="3LRI">LRI</a>;</td></tr>
<tr><th id="40">40</th><td>  }</td></tr>
<tr><th id="41">41</th><td>}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// Remove defined registers and regmask kills from the set.</i></td></tr>
<tr><th id="44">44</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE" title='llvm::LivePhysRegs::removeDefs' data-ref="_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE">removeDefs</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col5 decl" id="5O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="5O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>); <a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a>) {</td></tr>
<tr><th id="46">46</th><td>    <b>if</b> (<a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="47">47</th><td>      <b>if</b> (!<a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="48">48</th><td>        <b>continue</b>;</td></tr>
<tr><th id="49">49</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="6Reg" title='Reg' data-type='unsigned int' data-ref="6Reg">Reg</dfn> = <a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="50">50</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>))</td></tr>
<tr><th id="51">51</th><td>        <b>continue</b>;</td></tr>
<tr><th id="52">52</th><td>      <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>);</td></tr>
<tr><th id="53">53</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="54">54</th><td>      <a class="member" href="#_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE" title='llvm::LivePhysRegs::removeRegsInMask' data-ref="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE">removeRegsInMask</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsdeEv" title='llvm::ConstMIBundleOperands::operator*' data-ref="_ZNK4llvm21ConstMIBundleOperandsdeEv">*</a><a class="local col5 ref" href="#5O" title='O' data-ref="5O">O</a>);</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// Add uses to the set.</i></td></tr>
<tr><th id="59">59</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE" title='llvm::LivePhysRegs::addUses' data-ref="_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE">addUses</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col8 decl" id="8O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="8O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>); <a class="local col8 ref" href="#8O" title='O' data-ref="8O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col8 ref" href="#8O" title='O' data-ref="8O">O</a>) {</td></tr>
<tr><th id="61">61</th><td>    <b>if</b> (!<a class="local col8 ref" href="#8O" title='O' data-ref="8O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#8O" title='O' data-ref="8O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() || <a class="local col8 ref" href="#8O" title='O' data-ref="8O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="62">62</th><td>      <b>continue</b>;</td></tr>
<tr><th id="63">63</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn> = <a class="local col8 ref" href="#8O" title='O' data-ref="8O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="64">64</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>))</td></tr>
<tr><th id="65">65</th><td>      <b>continue</b>;</td></tr>
<tr><th id="66">66</th><td>    <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>);</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i class="doc">/// Simulates liveness when stepping backwards over an instruction(bundle):</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">/// Remove Defs, add uses. This is the recommended way of calculating liveness.</i></td></tr>
<tr><th id="72">72</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <i>// Remove defined registers and regmask kills from the set.</i></td></tr>
<tr><th id="74">74</th><td>  <a class="member" href="#_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE" title='llvm::LivePhysRegs::removeDefs' data-ref="_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE">removeDefs</a>(<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// Add uses to the set.</i></td></tr>
<tr><th id="77">77</th><td>  <a class="member" href="#_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE" title='llvm::LivePhysRegs::addUses' data-ref="_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE">addUses</a>(<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>);</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// Simulates liveness when stepping forward over an instruction(bundle): Remove</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// killed-uses, add defs. This is the not recommended way, because it depends</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">/// on accurate kill flags. If possible use stepBackward() instead of this</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// function.</i></td></tr>
<tr><th id="84">84</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE" title='llvm::LivePhysRegs::stepForward' data-ref="_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE">stepForward</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>,</td></tr>
<tr><th id="85">85</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*&gt;&gt; &amp;<dfn class="local col2 decl" id="12Clobbers" title='Clobbers' data-type='SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt; &gt; &amp;' data-ref="12Clobbers">Clobbers</dfn>) {</td></tr>
<tr><th id="86">86</th><td>  <i>// Remove killed registers from the set.</i></td></tr>
<tr><th id="87">87</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col3 decl" id="13O" title='O' data-type='llvm::ConstMIBundleOperands' data-ref="13O">O</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>); <a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a>) {</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (<a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>()) {</td></tr>
<tr><th id="89">89</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn> = <a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="90">90</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a>))</td></tr>
<tr><th id="91">91</th><td>        <b>continue</b>;</td></tr>
<tr><th id="92">92</th><td>      <b>if</b> (<a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="93">93</th><td>        <i>// Note, dead defs are still recorded.  The caller should decide how to</i></td></tr>
<tr><th id="94">94</th><td><i>        // handle them.</i></td></tr>
<tr><th id="95">95</th><td>        <a class="local col2 ref" href="#12Clobbers" title='Clobbers' data-ref="12Clobbers">Clobbers</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a></span>, &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsdeEv" title='llvm::ConstMIBundleOperands::operator*' data-ref="_ZNK4llvm21ConstMIBundleOperandsdeEv">*</a><a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a>));</td></tr>
<tr><th id="96">96</th><td>      } <b>else</b> {</td></tr>
<tr><th id="97">97</th><td>        <b>if</b> (!<a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="98">98</th><td>          <b>continue</b>;</td></tr>
<tr><th id="99">99</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (O-&gt;isUse()) ? void (0) : __assert_fail (&quot;O-&gt;isUse()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LivePhysRegs.cpp&quot;, 99, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>());</td></tr>
<tr><th id="100">100</th><td>        <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg">Reg</a>);</td></tr>
<tr><th id="101">101</th><td>      }</td></tr>
<tr><th id="102">102</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="103">103</th><td>      <a class="member" href="#_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE" title='llvm::LivePhysRegs::removeRegsInMask' data-ref="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE">removeRegsInMask</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsdeEv" title='llvm::ConstMIBundleOperands::operator*' data-ref="_ZNK4llvm21ConstMIBundleOperandsdeEv">*</a><a class="local col3 ref" href="#13O" title='O' data-ref="13O">O</a>, &amp;<a class="local col2 ref" href="#12Clobbers" title='Clobbers' data-ref="12Clobbers">Clobbers</a>);</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Add defs to the set.</i></td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;' data-ref="15Reg">Reg</dfn> : <a class="local col2 ref" href="#12Clobbers" title='Clobbers' data-ref="12Clobbers">Clobbers</a>) {</td></tr>
<tr><th id="108">108</th><td>    <i>// Skip dead defs and registers clobbered by regmasks. They shouldn't</i></td></tr>
<tr><th id="109">109</th><td><i>    // be added to the set.</i></td></tr>
<tr><th id="110">110</th><td>    <b>if</b> (<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="111">111</th><td>      <b>continue</b>;</td></tr>
<tr><th id="112">112</th><td>    <b>if</b> (<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp;</td></tr>
<tr><th id="113">113</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>(), <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="114">114</th><td>      <b>continue</b>;</td></tr>
<tr><th id="115">115</th><td>    <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// Prin the currently live registers to OS.</i></td></tr>
<tr><th id="120">120</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE" title='llvm::LivePhysRegs::print' data-ref="_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="16OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="16OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="121">121</th><td>  <a class="local col6 ref" href="#16OS" title='OS' data-ref="16OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live Registers:"</q>;</td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>) {</td></tr>
<tr><th id="123">123</th><td>    <a class="local col6 ref" href="#16OS" title='OS' data-ref="16OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (uninitialized)\n"</q>;</td></tr>
<tr><th id="124">124</th><td>    <b>return</b>;</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs5emptyEv" title='llvm::LivePhysRegs::empty' data-ref="_ZNK4llvm12LivePhysRegs5emptyEv">empty</a>()) {</td></tr>
<tr><th id="128">128</th><td>    <a class="local col6 ref" href="#16OS" title='OS' data-ref="16OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (empty)\n"</q>;</td></tr>
<tr><th id="129">129</th><td>    <b>return</b>;</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::const_iterator" title='llvm::LivePhysRegs::const_iterator' data-type='RegisterSet::const_iterator' data-ref="llvm::LivePhysRegs::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="17I" title='I' data-type='const_iterator' data-ref="17I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs5beginEv" title='llvm::LivePhysRegs::begin' data-ref="_ZNK4llvm12LivePhysRegs5beginEv">begin</a>(), <dfn class="local col8 decl" id="18E" title='E' data-type='const_iterator' data-ref="18E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs3endEv" title='llvm::LivePhysRegs::end' data-ref="_ZNK4llvm12LivePhysRegs3endEv">end</a>(); <a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a> != <a class="local col8 ref" href="#18E" title='E' data-ref="18E">E</a>; ++<a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a>)</td></tr>
<tr><th id="133">133</th><td>    <a class="local col6 ref" href="#16OS" title='OS' data-ref="16OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(*<a class="local col7 ref" href="#17I" title='I' data-ref="17I">I</a>, <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>);</td></tr>
<tr><th id="134">134</th><td>  <a class="local col6 ref" href="#16OS" title='OS' data-ref="16OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="137">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="138">138</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZNK4llvm12LivePhysRegs4dumpEv" title='llvm::LivePhysRegs::dump' data-ref="_ZNK4llvm12LivePhysRegs4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LivePhysRegsE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LivePhysRegsE">&lt;&lt;</a> *<b>this</b>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td><u>#<span data-ppcond="137">endif</span></u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="19MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="19MRI">MRI</dfn>,</td></tr>
<tr><th id="144">144</th><td>                             <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="20Reg" title='Reg' data-type='MCPhysReg' data-ref="20Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>))</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>))</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="149">149</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="21R" title='R' data-type='llvm::MCRegAliasIterator' data-ref="21R">R</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>, <b>false</b>); <a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>) {</td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#21R" title='R' data-ref="21R">R</a>))</td></tr>
<tr><th id="151">151</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i class="doc">/// Add live-in registers of basic block<span class="command"> \p</span> <span class="arg">MBB</span> to<span class="command"> \p</span> <span class="arg">LiveRegs.</span></i></td></tr>
<tr><th id="157">157</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addBlockLiveIns' data-ref="_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE">addBlockLiveIns</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="22MBB">MBB</dfn>) {</td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="23LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="23LI">LI</dfn> : <a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="159">159</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='MCPhysReg' data-ref="24Reg">Reg</dfn> = <a class="local col3 ref" href="#23LI" title='LI' data-ref="23LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>;</td></tr>
<tr><th id="160">160</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col5 decl" id="25Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="25Mask">Mask</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#23LI" title='LI' data-ref="23LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::LaneMask" title='llvm::MachineBasicBlock::RegisterMaskPair::LaneMask' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIndexIterator" title='llvm::MCSubRegIndexIterator' data-ref="llvm::MCSubRegIndexIterator">MCSubRegIndexIterator</a> <dfn class="local col6 decl" id="26S" title='S' data-type='llvm::MCSubRegIndexIterator' data-ref="26S">S</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCSubRegIndexIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCSubRegIndexIterator::MCSubRegIndexIterator' data-ref="_ZN4llvm21MCSubRegIndexIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>);</td></tr>
<tr><th id="162">162</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask.any() &amp;&amp; &quot;Invalid livein mask&quot;) ? void (0) : __assert_fail (&quot;Mask.any() &amp;&amp; \&quot;Invalid livein mask\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LivePhysRegs.cpp&quot;, 162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#25Mask" title='Mask' data-ref="25Mask">Mask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp; <q>"Invalid livein mask"</q>);</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (<a class="local col5 ref" href="#25Mask" title='Mask' data-ref="25Mask">Mask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3allEv" title='llvm::LaneBitmask::all' data-ref="_ZNK4llvm11LaneBitmask3allEv">all</a>() || !<a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator7isValidEv" title='llvm::MCSubRegIndexIterator::isValid' data-ref="_ZNK4llvm21MCSubRegIndexIterator7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="164">164</th><td>      <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg">Reg</a>);</td></tr>
<tr><th id="165">165</th><td>      <b>continue</b>;</td></tr>
<tr><th id="166">166</th><td>    }</td></tr>
<tr><th id="167">167</th><td>    <b>for</b> (; <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator7isValidEv" title='llvm::MCSubRegIndexIterator::isValid' data-ref="_ZNK4llvm21MCSubRegIndexIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCSubRegIndexIteratorppEv" title='llvm::MCSubRegIndexIterator::operator++' data-ref="_ZN4llvm21MCSubRegIndexIteratorppEv">++</a><a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a>) {</td></tr>
<tr><th id="168">168</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="27SI" title='SI' data-type='unsigned int' data-ref="27SI">SI</dfn> = <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator14getSubRegIndexEv" title='llvm::MCSubRegIndexIterator::getSubRegIndex' data-ref="_ZNK4llvm21MCSubRegIndexIterator14getSubRegIndexEv">getSubRegIndex</a>();</td></tr>
<tr><th id="169">169</th><td>      <b>if</b> ((<a class="local col5 ref" href="#25Mask" title='Mask' data-ref="25Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col7 ref" href="#27SI" title='SI' data-ref="27SI">SI</a>)).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="170">170</th><td>        <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator9getSubRegEv" title='llvm::MCSubRegIndexIterator::getSubReg' data-ref="_ZNK4llvm21MCSubRegIndexIterator9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i class="doc" data-doc="_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE">/// Adds all callee saved registers to<span class="command"> \p</span> <span class="arg">LiveRegs.</span></i></td></tr>
<tr><th id="176">176</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-type='void addCalleeSavedRegs(llvm::LivePhysRegs &amp; LiveRegs, const llvm::MachineFunction &amp; MF)' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE">addCalleeSavedRegs</dfn>(<a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col8 decl" id="28LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="28LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="177">177</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="29MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="29MF">MF</dfn>) {</td></tr>
<tr><th id="178">178</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="30MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="30MRI">MRI</dfn> = <a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="179">179</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col1 decl" id="31CSR" title='CSR' data-type='const MCPhysReg *' data-ref="31CSR">CSR</dfn> = <a class="local col0 ref" href="#30MRI" title='MRI' data-ref="30MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</a>(); <a class="local col1 ref" href="#31CSR" title='CSR' data-ref="31CSR">CSR</a> &amp;&amp; *<a class="local col1 ref" href="#31CSR" title='CSR' data-ref="31CSR">CSR</a>; ++<a class="local col1 ref" href="#31CSR" title='CSR' data-ref="31CSR">CSR</a>)</td></tr>
<tr><th id="180">180</th><td>    <a class="local col8 ref" href="#28LiveRegs" title='LiveRegs' data-ref="28LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(*<a class="local col1 ref" href="#31CSR" title='CSR' data-ref="31CSR">CSR</a>);</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE" title='llvm::LivePhysRegs::addPristines' data-ref="_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE">addPristines</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="32MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="32MF">MF</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="33MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="33MFI">MFI</dfn> = <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="185">185</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33MFI" title='MFI' data-ref="33MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>())</td></tr>
<tr><th id="186">186</th><td>    <b>return</b>;</td></tr>
<tr><th id="187">187</th><td>  <i class="doc">/// This function will usually be called on an empty object, handle this</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">  /// as a special case.</i></td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs5emptyEv" title='llvm::LivePhysRegs::empty' data-ref="_ZNK4llvm12LivePhysRegs5emptyEv">empty</a>()) {</td></tr>
<tr><th id="190">190</th><td>    <i class="doc">/// Add all callee saved regs, then remove the ones that are saved and</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">    /// restored.</i></td></tr>
<tr><th id="192">192</th><td>    <a class="tu ref" href="#_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-use='c' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE">addCalleeSavedRegs</a>(<span class='refarg'>*<b>this</b></span>, <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>);</td></tr>
<tr><th id="193">193</th><td>    <i class="doc">/// Remove the ones that are not saved/restored; they are pristine.</i></td></tr>
<tr><th id="194">194</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col4 decl" id="34Info" title='Info' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="34Info">Info</dfn> : <a class="local col3 ref" href="#33MFI" title='MFI' data-ref="33MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>())</td></tr>
<tr><th id="195">195</th><td>      <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="local col4 ref" href="#34Info" title='Info' data-ref="34Info">Info</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="196">196</th><td>    <b>return</b>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td>  <i class="doc">/// If a callee-saved register that is not pristine is already present</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">  /// in the set, we should make sure that it stays in it. Precompute the</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// set of pristine registers in a separate object.</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// Add all callee saved regs, then remove the ones that are saved+restored.</i></td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <dfn class="local col5 decl" id="35Pristine" title='Pristine' data-type='llvm::LivePhysRegs' data-ref="35Pristine">Pristine</dfn><a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>);</td></tr>
<tr><th id="203">203</th><td>  <a class="tu ref" href="#_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE" title='addCalleeSavedRegs' data-use='c' data-ref="_ZL18addCalleeSavedRegsRN4llvm12LivePhysRegsERKNS_15MachineFunctionE">addCalleeSavedRegs</a>(<span class='refarg'><a class="local col5 ref" href="#35Pristine" title='Pristine' data-ref="35Pristine">Pristine</a></span>, <a class="local col2 ref" href="#32MF" title='MF' data-ref="32MF">MF</a>);</td></tr>
<tr><th id="204">204</th><td>  <i class="doc">/// Remove the ones that are not saved/restored; they are pristine.</i></td></tr>
<tr><th id="205">205</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col6 decl" id="36Info" title='Info' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="36Info">Info</dfn> : <a class="local col3 ref" href="#33MFI" title='MFI' data-ref="33MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>())</td></tr>
<tr><th id="206">206</th><td>    <a class="local col5 ref" href="#35Pristine" title='Pristine' data-ref="35Pristine">Pristine</a>.<a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</a>(<a class="local col6 ref" href="#36Info" title='Info' data-ref="36Info">Info</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="207">207</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="37R" title='R' data-type='MCPhysReg' data-ref="37R">R</dfn> : <a class="local col5 ref" href="#35Pristine" title='Pristine' data-ref="35Pristine">Pristine</a>)</td></tr>
<tr><th id="208">208</th><td>    <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>);</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOutsNoPristines' data-ref="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE">addLiveOutsNoPristines</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <i>// To get the live-outs we simply merge the live-ins of all successors.</i></td></tr>
<tr><th id="213">213</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39Succ" title='Succ' data-type='const llvm::MachineBasicBlock *' data-ref="39Succ">Succ</dfn> : <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="214">214</th><td>    <a class="member" href="#_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addBlockLiveIns' data-ref="_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE">addBlockLiveIns</a>(*<a class="local col9 ref" href="#39Succ" title='Succ' data-ref="39Succ">Succ</a>);</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>()) {</td></tr>
<tr><th id="216">216</th><td>    <i>// Return blocks are a special case because we currently don't mark up</i></td></tr>
<tr><th id="217">217</th><td><i>    // return instructions completely: specifically, there is no explicit</i></td></tr>
<tr><th id="218">218</th><td><i>    // use for callee-saved registers. So we add all callee saved registers</i></td></tr>
<tr><th id="219">219</th><td><i>    // that are saved and restored (somewhere). This does not include</i></td></tr>
<tr><th id="220">220</th><td><i>    // callee saved registers that are unused and hence not saved and</i></td></tr>
<tr><th id="221">221</th><td><i>    // restored; they are called pristine.</i></td></tr>
<tr><th id="222">222</th><td><i>    // FIXME: PEI should add explicit markings to return instructions</i></td></tr>
<tr><th id="223">223</th><td><i>    // instead of implicitly handling them here.</i></td></tr>
<tr><th id="224">224</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn> = *<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="225">225</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="41MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="41MFI">MFI</dfn> = <a class="local col0 ref" href="#40MF" title='MF' data-ref="40MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (<a class="local col1 ref" href="#41MFI" title='MFI' data-ref="41MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>()) {</td></tr>
<tr><th id="227">227</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col2 decl" id="42Info" title='Info' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="42Info">Info</dfn> : <a class="local col1 ref" href="#41MFI" title='MFI' data-ref="41MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>())</td></tr>
<tr><th id="228">228</th><td>        <b>if</b> (<a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo10isRestoredEv" title='llvm::CalleeSavedInfo::isRestored' data-ref="_ZNK4llvm15CalleeSavedInfo10isRestoredEv">isRestored</a>())</td></tr>
<tr><th id="229">229</th><td>          <a class="member" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</a>(<a class="local col2 ref" href="#42Info" title='Info' data-ref="42Info">Info</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="230">230</th><td>    }</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="43MBB">MBB</dfn>) {</td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn> = *<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="236">236</th><td>  <a class="member" href="#_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE" title='llvm::LivePhysRegs::addPristines' data-ref="_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE">addPristines</a>(<a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>);</td></tr>
<tr><th id="237">237</th><td>  <a class="member" href="#_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOutsNoPristines' data-ref="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE">addLiveOutsNoPristines</a>(<a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>);</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>::<dfn class="decl def" id="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="45MBB">MBB</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="46MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="46MF">MF</dfn> = *<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="242">242</th><td>  <a class="member" href="#_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE" title='llvm::LivePhysRegs::addPristines' data-ref="_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE">addPristines</a>(<a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="member" href="#_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addBlockLiveIns' data-ref="_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE">addBlockLiveIns</a>(<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB">MBB</a>);</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE" title='llvm::computeLiveIns' data-ref="_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE">computeLiveIns</dfn>(<a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col7 decl" id="47LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="47LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="247">247</th><td>                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="48MBB">MBB</dfn>) {</td></tr>
<tr><th id="248">248</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="49MF">MF</dfn> = *<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="249">249</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="50MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="50MRI">MRI</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="51TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="51TRI">TRI</dfn> = *<a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="251">251</th><td>  <a class="local col7 ref" href="#47LiveRegs" title='LiveRegs' data-ref="47LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(<a class="local col1 ref" href="#51TRI" title='TRI' data-ref="51TRI">TRI</a>);</td></tr>
<tr><th id="252">252</th><td>  <a class="local col7 ref" href="#47LiveRegs" title='LiveRegs' data-ref="47LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOutsNoPristines' data-ref="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE">addLiveOutsNoPristines</a>(<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>);</td></tr>
<tr><th id="253">253</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="52MI">MI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZNK4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZNK4llvm17MachineBasicBlock4rendEv">rend</a>()))</td></tr>
<tr><th id="254">254</th><td>    <a class="local col7 ref" href="#47LiveRegs" title='LiveRegs' data-ref="47LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI">MI</a>);</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE" title='llvm::addLiveIns' data-ref="_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE">addLiveIns</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col4 decl" id="54LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="54LiveRegs">LiveRegs</dfn>) {</td></tr>
<tr><th id="258">258</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.livein_empty() &amp;&amp; &quot;Expected empty live-in list&quot;) ? void (0) : __assert_fail (&quot;MBB.livein_empty() &amp;&amp; \&quot;Expected empty live-in list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LivePhysRegs.cpp&quot;, 258, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>() &amp;&amp; <q>"Expected empty live-in list"</q>);</td></tr>
<tr><th id="259">259</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="55MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="55MF">MF</dfn> = *<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="260">260</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="56MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="56MRI">MRI</dfn> = <a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="57TRI">TRI</dfn> = *<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="262">262</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='MCPhysReg' data-ref="58Reg">Reg</dfn> : <a class="local col4 ref" href="#54LiveRegs" title='LiveRegs' data-ref="54LiveRegs">LiveRegs</a>) {</td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>))</td></tr>
<tr><th id="264">264</th><td>      <b>continue</b>;</td></tr>
<tr><th id="265">265</th><td>    <i>// Skip the register if we are about to add one of its super registers.</i></td></tr>
<tr><th id="266">266</th><td>    <em>bool</em> <dfn class="local col9 decl" id="59ContainsSuperReg" title='ContainsSuperReg' data-type='bool' data-ref="59ContainsSuperReg">ContainsSuperReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="267">267</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col0 decl" id="60SReg" title='SReg' data-type='llvm::MCSuperRegIterator' data-ref="60SReg">SReg</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>, &amp;<a class="local col7 ref" href="#57TRI" title='TRI' data-ref="57TRI">TRI</a>); <a class="local col0 ref" href="#60SReg" title='SReg' data-ref="60SReg">SReg</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col0 ref" href="#60SReg" title='SReg' data-ref="60SReg">SReg</a>) {</td></tr>
<tr><th id="268">268</th><td>      <b>if</b> (<a class="local col4 ref" href="#54LiveRegs" title='LiveRegs' data-ref="54LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#60SReg" title='SReg' data-ref="60SReg">SReg</a>) &amp;&amp; !<a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#60SReg" title='SReg' data-ref="60SReg">SReg</a>)) {</td></tr>
<tr><th id="269">269</th><td>        <a class="local col9 ref" href="#59ContainsSuperReg" title='ContainsSuperReg' data-ref="59ContainsSuperReg">ContainsSuperReg</a> = <b>true</b>;</td></tr>
<tr><th id="270">270</th><td>        <b>break</b>;</td></tr>
<tr><th id="271">271</th><td>      }</td></tr>
<tr><th id="272">272</th><td>    }</td></tr>
<tr><th id="273">273</th><td>    <b>if</b> (<a class="local col9 ref" href="#59ContainsSuperReg" title='ContainsSuperReg' data-ref="59ContainsSuperReg">ContainsSuperReg</a>)</td></tr>
<tr><th id="274">274</th><td>      <b>continue</b>;</td></tr>
<tr><th id="275">275</th><td>    <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg">Reg</a>);</td></tr>
<tr><th id="276">276</th><td>  }</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE" title='llvm::recomputeLivenessFlags' data-ref="_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE">recomputeLivenessFlags</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="61MBB">MBB</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="62MF">MF</dfn> = *<a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="281">281</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="63MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="63MRI">MRI</dfn> = <a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="282">282</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="64TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="64TRI">TRI</dfn> = *<a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// We walk through the block backwards and start with the live outs.</i></td></tr>
<tr><th id="285">285</th><td>  <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col5 decl" id="65LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="65LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="286">286</th><td>  <a class="local col5 ref" href="#65LiveRegs" title='LiveRegs' data-ref="65LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(<a class="local col4 ref" href="#64TRI" title='TRI' data-ref="64TRI">TRI</a>);</td></tr>
<tr><th id="287">287</th><td>  <a class="local col5 ref" href="#65LiveRegs" title='LiveRegs' data-ref="65LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOutsNoPristines' data-ref="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE">addLiveOutsNoPristines</a>(<a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())) {</td></tr>
<tr><th id="290">290</th><td>    <i>// Recompute dead flags.</i></td></tr>
<tr><th id="291">291</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MIBundleOperands" title='llvm::MIBundleOperands' data-ref="llvm::MIBundleOperands">MIBundleOperands</a> <dfn class="local col7 decl" id="67MO" title='MO' data-type='llvm::MIBundleOperands' data-ref="67MO">MO</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm16MIBundleOperandsC1ERNS_12MachineInstrE" title='llvm::MIBundleOperands::MIBundleOperands' data-ref="_ZN4llvm16MIBundleOperandsC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>); <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a>) {</td></tr>
<tr><th id="292">292</th><td>      <b>if</b> (!<a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="293">293</th><td>        <b>continue</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="68Reg" title='Reg' data-type='unsigned int' data-ref="68Reg">Reg</dfn> = <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="296">296</th><td>      <b>if</b> (<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="297">297</th><td>        <b>continue</b>;</td></tr>
<tr><th id="298">298</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LivePhysRegs.cpp&quot;, 298, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a>));</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>      <em>bool</em> <dfn class="local col9 decl" id="69IsNotLive" title='IsNotLive' data-type='bool' data-ref="69IsNotLive">IsNotLive</dfn> = <a class="local col5 ref" href="#65LiveRegs" title='LiveRegs' data-ref="65LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI">MRI</a>, <a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a>);</td></tr>
<tr><th id="301">301</th><td>      <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<a class="local col9 ref" href="#69IsNotLive" title='IsNotLive' data-ref="69IsNotLive">IsNotLive</a>);</td></tr>
<tr><th id="302">302</th><td>    }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <i>// Step backward over defs.</i></td></tr>
<tr><th id="305">305</th><td>    <a class="local col5 ref" href="#65LiveRegs" title='LiveRegs' data-ref="65LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE" title='llvm::LivePhysRegs::removeDefs' data-ref="_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE">removeDefs</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    <i>// Recompute kill flags.</i></td></tr>
<tr><th id="308">308</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MIBundleOperands" title='llvm::MIBundleOperands' data-ref="llvm::MIBundleOperands">MIBundleOperands</a> <dfn class="local col0 decl" id="70MO" title='MO' data-type='llvm::MIBundleOperands' data-ref="70MO">MO</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm16MIBundleOperandsC1ERNS_12MachineInstrE" title='llvm::MIBundleOperands::MIBundleOperands' data-ref="_ZN4llvm16MIBundleOperandsC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>); <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>) {</td></tr>
<tr><th id="309">309</th><td>      <b>if</b> (!<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() || <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="310">310</th><td>        <b>continue</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='unsigned int' data-ref="71Reg">Reg</dfn> = <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="313">313</th><td>      <b>if</b> (<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="314">314</th><td>        <b>continue</b>;</td></tr>
<tr><th id="315">315</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/LivePhysRegs.cpp&quot;, 315, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>));</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>      <em>bool</em> <dfn class="local col2 decl" id="72IsNotLive" title='IsNotLive' data-type='bool' data-ref="72IsNotLive">IsNotLive</dfn> = <a class="local col5 ref" href="#65LiveRegs" title='LiveRegs' data-ref="65LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</a>(<a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI">MRI</a>, <a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>);</td></tr>
<tr><th id="318">318</th><td>      <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm16MIBundleOperandsptEv" title='llvm::MIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm16MIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col2 ref" href="#72IsNotLive" title='IsNotLive' data-ref="72IsNotLive">IsNotLive</a>);</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <i>// Complete the stepbackward.</i></td></tr>
<tr><th id="322">322</th><td>    <a class="local col5 ref" href="#65LiveRegs" title='LiveRegs' data-ref="65LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE" title='llvm::LivePhysRegs::addUses' data-ref="_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE">addUses</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>);</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</dfn>(<a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col3 decl" id="73LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="73LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="327">327</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="74MBB">MBB</dfn>) {</td></tr>
<tr><th id="328">328</th><td>  <a class="ref" href="#_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE" title='llvm::computeLiveIns' data-ref="_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE">computeLiveIns</a>(<span class='refarg'><a class="local col3 ref" href="#73LiveRegs" title='LiveRegs' data-ref="73LiveRegs">LiveRegs</a></span>, <a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a>);</td></tr>
<tr><th id="329">329</th><td>  <a class="ref" href="#_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE" title='llvm::addLiveIns' data-ref="_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE">addLiveIns</a>(<span class='refarg'><a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a></span>, <a class="local col3 ref" href="#73LiveRegs" title='LiveRegs' data-ref="73LiveRegs">LiveRegs</a>);</td></tr>
<tr><th id="330">330</th><td>}</td></tr>
<tr><th id="331">331</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
