[
	{
		"original_line": "else if ( Vtb < 0 )", 
		"bug_line": "else if ( Vtb < 0 ",
		"error_description": "Missing closing parenthesis in conditional expression"
	},
	{
		"original_line": "parameter real f = 1e13 ;          // unit: HZ  vibration frequency of oxygen atom in VO", 
		"bug_line": "parameter real f = 1e13           // unit: HZ  vibration frequency of oxygen atom in VO",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error since the next parameter statement won't be properly separated."
	},
	{
		"original_line": "				dw = 1e2 ;", 
		"bug_line": "				dw = 1e2",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "gap_random_ddt = 0 ;", 
		"bug_line": "gap_random_ddt = 0",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "            x = L0 ;", 
		"bug_line": "            x = L0",
		"error_description": "Missing semicolon at the end of the assignment statement."
	},
	{
		"original_line": "real I1,I2 ;", 
		"bug_line": "real I1,I2",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "        parameter real r = 1.5 ;           // enhancement factor of external voltage, represents the parameter gumma", 
		"bug_line": "        parameter real r = 1.5            // enhancement factor of external voltage, represents the parameter gumma",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error since VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "parameter real Kb = 8.61733e-5 ;   // unit: ev/K", 
		"bug_line": "parameter real Kb = 8.61733e-5    // unit: ev/K",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "dxr1 = a*f*exp(-(Ei+r*Z*Vtb)/(Kb*Temp)) ;", 
		"bug_line": "dxr1 = a*f*exp(-(Ei+r*Z*Vtb)/(Kb*Temp) ;",
		"error_description": "Missing closing parenthesis for the exp() function call. The original had two closing parentheses at the end to properly terminate both the function argument and the function call. The modified version removes one closing parenthesis, leaving the function call unterminated."
	},
	{
		"original_line": "		else  //switch==0,standard model", 
		"bug_line": "		elsee  //switch==0,standard model",
		"error_description": "Misspelled keyword 'else' as 'elsee' - VerilogA requires correct keyword spelling"
	},
	{
		"original_line": "		if ( w < WCF && x <= 0)", 
		"bug_line": "		if ( w < WCF && x <= 0",
		"error_description": "Missing closing parenthesis for the conditional expression in the if statement"
	},
	{
		"original_line": "real dx=0 ;   ", 
		"bug_line": "real dx=0      ",
		"error_description": "Missing semicolon at the end of variable declaration"
	},
	{
		"original_line": "if ( dw > 1e2 )", 
		"bug_line": "if ( dw > 1e2 ",
		"error_description": "Missing closing parenthesis ')' for the conditional expression, causing a syntax error due to mismatched parentheses."
	},
	{
		"original_line": "        else if ( x <= 0 )", 
		"bug_line": "        else if ( x =< 0 )",
		"error_description": "Used invalid operator '=<' instead of correct '<=' for less-than-or-equal comparison"
	},
	{
		"original_line": "I1 = I0*pi*(WCF*WCF/4-w*w/4)*exp(-L0/XT)*sinh(Vtb/VT) ;", 
		"bug_line": "I1 = I0*pi*(WCF*WCF/4-w*w/4)*exp(-L0/XT)*sinh(Vtb/VT ;",
		"error_description": "Missing closing parenthesis in sinh function call. The unmatched '(' will cause a syntax error as the argument list is not properly terminated."
	},
	{
		"original_line": "	dx = 0;", 
		"bug_line": "	dx = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing unterminated expression in the analog block."
	},
	{
		"original_line": "real dx=0 ;   ", 
		"bug_line": "real dx=0    ",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "parameter real WCF = 5e-9 ;        // unit: m   fixed width of the RRAM switching layer", 
		"bug_line": "parameter real WCF = 5e-9 :        // unit: m   fixed width of the RRAM switching layer",
		"error_description": "Replaced semicolon with colon at end of parameter declaration, causing invalid token in parameter assignment"
	},
	{
		"original_line": "else if ( x >= crit_x )", 
		"bug_line": "else if ( x => crit_x )",
		"error_description": "Used invalid operator '=>' instead of '>='. The correct comparison operator for 'greater than or equal' is '>=', while '=>' is an invalid operator in VerilogA syntax."
	},
	{
		"original_line": "        dw = 0;", 
		"bug_line": "        dw = 0",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]