module ripple_carry_adder(
	input wire clk, Cin,
	input wire [31:0] A, B, 
	output wire [31:0] S, 
	output wire Cout);

reg C0, C32;
reg [31:0] Sout;	
reg [31:1] C;

always @ (posedge clk)
	S <= Sout;

always @ (posedge clk)
	Cout <= C32;
	
always @ (posedge clk)
	C0 <= Cin;
	
always @ (posedge clk)

full_adder rpp_crry [31:0] (.A(A), )

endmodule