{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685699097093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685699097093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 11:44:57 2023 " "Processing started: Fri Jun 02 11:44:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685699097093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699097093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dh -c dh " "Command: quartus_map --read_settings_files=on --write_settings_files=off dh -c dh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699097093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685699097376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685699097376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.v 1 1 " "Found 1 design units, including 1 entities, in source file cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Found entity 1: cc" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103661 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drone.v(46) " "Verilog HDL information at drone.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "drone.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/drone.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685699103661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drone.v 1 1 " "Found 1 design units, including 1 entities, in source file drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 drone " "Found entity 1: drone" {  } { { "drone.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularpowering.v 1 1 " "Found 1 design units, including 1 entities, in source file modularpowering.v" { { "Info" "ISGN_ENTITY_NAME" "1 modularPowering " "Found entity 1: modularPowering" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "res_modPower cc.v(95) " "Verilog HDL Procedural Assignment error at cc.v(95): object \"res_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 95 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rdy_modPower cc.v(96) " "Verilog HDL Procedural Assignment error at cc.v(96): object \"rdy_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 96 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "res_modPower cc.v(105) " "Verilog HDL Procedural Assignment error at cc.v(105): object \"res_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 105 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rdy_modPower cc.v(106) " "Verilog HDL Procedural Assignment error at cc.v(106): object \"rdy_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 106 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/output_files/dh.map.smsg " "Generated suppressed messages file C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/output_files/dh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103693 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685699103740 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 02 11:45:03 2023 " "Processing ended: Fri Jun 02 11:45:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685699103740 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685699103740 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685699103740 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103740 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699104358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685699097093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685699097093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 11:44:57 2023 " "Processing started: Fri Jun 02 11:44:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685699097093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699097093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dh -c dh " "Command: quartus_map --read_settings_files=on --write_settings_files=off dh -c dh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699097093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685699097376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685699097376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.v 1 1 " "Found 1 design units, including 1 entities, in source file cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Found entity 1: cc" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103661 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drone.v(46) " "Verilog HDL information at drone.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "drone.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/drone.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685699103661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drone.v 1 1 " "Found 1 design units, including 1 entities, in source file drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 drone " "Found entity 1: drone" {  } { { "drone.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularpowering.v 1 1 " "Found 1 design units, including 1 entities, in source file modularpowering.v" { { "Info" "ISGN_ENTITY_NAME" "1 modularPowering " "Found entity 1: modularPowering" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699103677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "res_modPower cc.v(95) " "Verilog HDL Procedural Assignment error at cc.v(95): object \"res_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 95 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rdy_modPower cc.v(96) " "Verilog HDL Procedural Assignment error at cc.v(96): object \"rdy_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 96 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "res_modPower cc.v(105) " "Verilog HDL Procedural Assignment error at cc.v(105): object \"res_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 105 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rdy_modPower cc.v(106) " "Verilog HDL Procedural Assignment error at cc.v(106): object \"rdy_modPower\" on left-hand side of assignment must have a variable data type" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 106 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1685699103677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/output_files/dh.map.smsg " "Generated suppressed messages file C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/output_files/dh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103693 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685699103740 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 02 11:45:03 2023 " "Processing ended: Fri Jun 02 11:45:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685699103740 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685699103740 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685699103740 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699103740 ""}
