Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jan 17 13:51:21 2024
| Host         : llr21010 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 124
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 48         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 51         |
| TIMING-9  | Warning          | Unknown CDC Logic            | 1          |
| TIMING-20 | Warning          | Non-clocked latch            | 24         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_C/CLR
design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_C/CLR
design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_C/CLR
design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_LSB_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/heures_MSB_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_LSB_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/minutes_MSB_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_LSB_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/HORLOGE24_0/U0/seconds_MSB_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>


