{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707482410069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707482410070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 12:40:09 2024 " "Processing started: Fri Feb 09 12:40:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707482410070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707482410070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx_uart -c rx_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx_uart -c rx_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707482410071 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707482410944 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "irda_inverter.v(9) " "Verilog HDL Event Control warning at irda_inverter.v(9): event expression contains \"\|\" or \"\|\|\"" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/irda_inverter/irda_inverter.v" 9 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1707482411131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/irda_inverter/irda_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/irda_inverter/irda_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 irda_inverter " "Found entity 1: irda_inverter" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/irda_inverter/irda_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_counter/tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_counter/tx_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_counter " "Found entity 1: tx_counter" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_counter/tx_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7segdecoder " "Found entity 1: tx_7segdecoder" {  } { { "../tx_7segdecoder/tx_7segdecoder.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_7segdecoder/tx_7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_shift_register/rx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_shift_register/rx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_shift_register " "Found entity 1: rx_shift_register" {  } { { "../rx_shift_register/rx_shift_register.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_shift_register/rx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_parity_check/rx_parity_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_parity_check/rx_parity_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_parity_check " "Found entity 1: rx_parity_check" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_controller/rx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_controller/rx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_controller " "Found entity 1: rx_controller" {  } { { "../rx_controller/rx_controller.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_controller/rx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411170 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rx_uart.v(88) " "Verilog HDL Module Instantiation warning at rx_uart.v(88): ignored dangling comma in List of Port Connections" {  } { { "rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1707482411175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482411177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482411177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv_sr_ctrl rx_uart.v(64) " "Verilog HDL Implicit Net warning at rx_uart.v(64): created implicit net for \"inv_sr_ctrl\"" {  } { { "rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707482411178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_uart " "Elaborating entity \"rx_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707482411229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7segdecoder tx_7segdecoder:msb_rx " "Elaborating entity \"tx_7segdecoder\" for hierarchy \"tx_7segdecoder:msb_rx\"" {  } { { "rx_uart.v" "msb_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_baud_counter:baud_rx " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_baud_counter:baud_rx\"" {  } { { "rx_uart.v" "baud_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_counter tx_counter:counter_rx " "Elaborating entity \"tx_counter\" for hierarchy \"tx_counter:counter_rx\"" {  } { { "rx_uart.v" "counter_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_counter.v(18) " "Verilog HDL assignment warning at tx_counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_counter/tx_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707482411310 "|rx_uart|tx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_parity_check rx_parity_check:parity_rx " "Elaborating entity \"rx_parity_check\" for hierarchy \"rx_parity_check:parity_rx\"" {  } { { "rx_uart.v" "parity_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411314 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "parity_out rx_parity_check.v(9) " "Verilog HDL Always Construct warning at rx_parity_check.v(9): variable \"parity_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707482411314 "|rx_uart|rx_parity_check:parity_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_shift_register rx_shift_register:sr_rx " "Elaborating entity \"rx_shift_register\" for hierarchy \"rx_shift_register:sr_rx\"" {  } { { "rx_uart.v" "sr_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_controller rx_controller:ctrl_rx " "Elaborating entity \"rx_controller\" for hierarchy \"rx_controller:ctrl_rx\"" {  } { { "rx_uart.v" "ctrl_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irda_inverter irda_inverter:inv_rx " "Elaborating entity \"irda_inverter\" for hierarchy \"irda_inverter:inv_rx\"" {  } { { "rx_uart.v" "inv_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482411352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1707482412022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707482413028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707482413028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707482413138 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707482413138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707482413138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707482413138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707482413178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 12:40:13 2024 " "Processing ended: Fri Feb 09 12:40:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707482413178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707482413178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707482413178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707482413178 ""}
