
---------- Begin Simulation Statistics ----------
final_tick                                  331242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709108                       # Number of bytes of host memory used
host_op_rate                                   588707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                             1255709433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       85213                       # Number of instructions simulated
sim_ops                                        155276                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000331                       # Number of seconds simulated
sim_ticks                                   331242500                       # Number of ticks simulated
system.cpu.Branches                             16243                       # Number of branches fetched
system.cpu.committedInsts                       85213                       # Number of instructions committed
system.cpu.committedOps                        155276                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           662485                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               662484.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                94729                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               61987                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        14146                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   4076                       # Number of float alu accesses
system.cpu.num_fp_insts                          4076                       # number of float instructions
system.cpu.num_fp_register_reads                 5947                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2919                       # number of times the floating registers were written
system.cpu.num_func_calls                        1262                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                151642                       # Number of integer alu accesses
system.cpu.num_int_insts                       151642                       # number of integer instructions
system.cpu.num_int_register_reads              299100                       # number of times the integer registers were read
system.cpu.num_int_register_writes             127201                       # number of times the integer registers were written
system.cpu.num_load_insts                       21826                       # Number of load instructions
system.cpu.num_mem_refs                         32258                       # number of memory refs
system.cpu.num_store_insts                      10432                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1549      1.00%      1.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    117902     75.89%     76.89% # Class of executed instruction
system.cpu.op_class::IntMult                       14      0.01%     76.90% # Class of executed instruction
system.cpu.op_class::IntDiv                      1208      0.78%     77.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                     200      0.13%     77.80% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.80% # Class of executed instruction
system.cpu.op_class::SimdAdd                      290      0.19%     77.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                      599      0.39%     78.37% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                      638      0.41%     78.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                     632      0.41%     79.19% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.19% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.19% # Class of executed instruction
system.cpu.op_class::SimdShift                     69      0.04%     79.24% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.24% # Class of executed instruction
system.cpu.op_class::MemRead                    21131     13.60%     92.84% # Class of executed instruction
system.cpu.op_class::MemWrite                    9625      6.20%     99.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 695      0.45%     99.48% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                807      0.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     155359                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2351                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data        30654                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            30654                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        30654                       # number of overall hits
system.cpu.dcache.overall_hits::total           30654                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1555                       # number of overall misses
system.cpu.dcache.overall_misses::total          1555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    124138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    124138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    124138000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    124138000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        32209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        32209                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        32209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        32209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048278                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79831.511254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79831.511254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79831.511254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79831.511254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         1555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1555                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    122583000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    122583000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    122583000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    122583000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048278                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048278                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78831.511254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78831.511254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78831.511254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78831.511254                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        20737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           20737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     84653000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     84653000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80621.904762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80621.904762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     83603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     83603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79621.904762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79621.904762                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         9917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39485000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39485000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        10422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78188.118812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78188.118812                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38980000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38980000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048455                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048455                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77188.118812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77188.118812                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           877.593225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               32209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.713183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   877.593225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.214256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.214256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1551                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1300                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.378662                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             65973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            65973                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       21828                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       10432                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           120                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            28                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       115052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           115052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       115052                       # number of overall hits
system.cpu.icache.overall_hits::total          115052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::total           796                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61400500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61400500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61400500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61400500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       115848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       115848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       115848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       115848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006871                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006871                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006871                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006871                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77136.306533                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77136.306533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77136.306533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77136.306533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          796                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          796                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          796                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60604500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60604500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60604500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60604500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006871                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006871                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006871                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006871                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76136.306533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76136.306533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76136.306533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76136.306533                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       115052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          115052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           796                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61400500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61400500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       115848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       115848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006871                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006871                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77136.306533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77136.306533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60604500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60604500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76136.306533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76136.306533                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.348786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              115848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            145.537688                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.348786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.119958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.119958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.193848                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            232492                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           232492                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      115867                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           107                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    331242500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1554                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2350                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               796                       # number of overall misses
system.l2.overall_misses::.cpu.data              1554                       # number of overall misses
system.l2.overall_misses::total                  2350                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    120240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        179650500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59410500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    120240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       179650500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2351                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2351                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74636.306533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77374.517375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76447.021277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74636.306533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77374.517375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76447.021277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2350                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    104700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156150500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    104700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    156150500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64636.306533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67374.517375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66447.021277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64636.306533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67374.517375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66447.021277                       # average overall mshr miss latency
system.l2.replacements                             20                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data             505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38222500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38222500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75688.118812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75688.118812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33172500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65688.118812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65688.118812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74636.306533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74636.306533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64636.306533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64636.306533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     82017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     82017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.999048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78186.367969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78186.367969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     71527500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     71527500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68186.367969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68186.367969                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1365.134572                       # Cycle average of tags in use
system.l2.tags.total_refs                        2356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.002127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.105385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       491.624014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       873.405173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.053308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083321                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1867                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.142273                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4708                       # Number of tag accesses
system.l2.tags.data_accesses                     4708                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000569500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2350                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2350                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  150400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    454.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     331168500                       # Total gap between requests
system.mem_ctrls.avgGap                     140922.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        50944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        99456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 153796689.736371397972                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 300251326.445127069950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          796                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1554                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18964000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     41267000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23824.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26555.34                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        50944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        99456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        150400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        50944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        50944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          796                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1554                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    153796690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    300251326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        454048016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    153796690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    153796690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    153796690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    300251326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       454048016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2350                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                16168500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              11750000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           60231000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6880.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25630.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1839                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean          296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   178.399709                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   317.587727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          178     35.32%     35.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          144     28.57%     63.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           47      9.33%     73.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           31      6.15%     79.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           18      3.57%     82.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           14      2.78%     85.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            9      1.79%     87.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.39%     88.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           56     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                150400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              454.048016                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1999200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1055010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        9710400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    142124940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      7512960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     188217390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   568.216307                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     18139750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    302182750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1649340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          857670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        7068600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    117546540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     28210560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     181147590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.873031                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     72260750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    248061750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1845                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               505                       # Transaction distribution
system.membus.trans_dist::ReadExResp              505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1845                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         4701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       150400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       150400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  150400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2350                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             2351500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12494000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           796                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1594                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         3114                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  4708                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 150656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              20                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2371                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008435                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2351     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     20      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2371                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    331242500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1181500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1194000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2332500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
