// Seed: 2068423471
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wor id_8,
    output uwire id_9,
    output wire id_10,
    input uwire id_11,
    input tri id_12,
    output logic id_13,
    input supply1 id_14,
    input tri id_15,
    output tri0 id_16,
    input tri id_17,
    input tri1 id_18
);
  wire id_20;
  always_ff begin : LABEL_0
    id_10 = id_17;
    id_13 <= 1;
  end
  module_0 modCall_1 ();
endmodule
