# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 25
attribute \dynports 1
attribute \src "dut.sv:1.1-39.10"
module \priority_memory
  parameter \ABITS 4
  parameter \WIDTH 8
  wire $auto$rtlil.cc:2957:Not$2
  wire $auto$rtlil.cc:2957:Not$20
  wire $auto$rtlil.cc:2957:Not$8
  wire $auto$rtlil.cc:3004:And$10
  wire $auto$rtlil.cc:3004:And$16
  wire $auto$rtlil.cc:3004:And$22
  wire $auto$rtlil.cc:3004:And$4
  wire $auto$rtlil.cc:3011:Eq$12
  wire $auto$rtlil.cc:3024:LogicAnd$14
  wire width 8 $auto$rtlil.cc:3092:Mux$18
  wire width 8 $auto$rtlil.cc:3092:Mux$24
  wire width 8 $auto$rtlil.cc:3092:Mux$6
  attribute \src "dut.sv:2.23-2.29"
  wire width 4 input 4 \addr_a
  attribute \src "dut.sv:3.18-3.24"
  wire width 4 input 9 \addr_b
  attribute \src "dut.sv:2.2-2.5"
  wire input 1 \clk
  attribute \src "dut.sv:17.10-17.11"
  wire width 32 \i
  wire width 8 \memrd_mem_DATA
  wire width 8 \memrd_mem_DATA_1
  attribute \src "dut.sv:2.40-2.47"
  wire width 8 output 6 \rdata_a
  attribute \src "dut.sv:3.35-3.42"
  wire width 8 output 11 \rdata_b
  attribute \src "dut.sv:2.15-2.21"
  wire input 3 \rden_a
  attribute \src "dut.sv:3.10-3.16"
  wire input 8 \rden_b
  attribute \src "dut.sv:2.31-2.38"
  wire width 8 input 5 \wdata_a
  attribute \src "dut.sv:3.26-3.33"
  wire width 8 input 10 \wdata_b
  attribute \src "dut.sv:2.7-2.13"
  wire input 2 \wren_a
  attribute \src "dut.sv:3.2-3.8"
  wire input 7 \wren_b
  attribute \src "dut.sv:15.18-15.21"
  memory width 8 size 16 \mem
  cell $logic_and $auto$expression.cpp:311:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_a
    connect \B $auto$rtlil.cc:3011:Eq$12
    connect \Y $auto$rtlil.cc:3024:LogicAnd$14
  end
  cell $eq $auto$expression.cpp:470:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \addr_a
    connect \B \addr_b
    connect \Y $auto$rtlil.cc:3011:Eq$12
  end
  cell $and $auto$process.cpp:1704:import_statement_sync$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$10
    connect \B $auto$rtlil.cc:3024:LogicAnd$14
    connect \Y $auto$rtlil.cc:3004:And$16
  end
  cell $not $auto$process.cpp:1725:import_statement_sync$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3024:LogicAnd$14
    connect \Y $auto$rtlil.cc:2957:Not$20
  end
  cell $and $auto$process.cpp:1725:import_statement_sync$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$10
    connect \B $auto$rtlil.cc:2957:Not$20
    connect \Y $auto$rtlil.cc:3004:And$22
  end
  cell $not $auto$process.cpp:1727:import_statement_sync$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_a
    connect \Y $auto$rtlil.cc:2957:Not$2
  end
  cell $not $auto$process.cpp:1727:import_statement_sync$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_b
    connect \Y $auto$rtlil.cc:2957:Not$8
  end
  cell $mux $auto$process.cpp:2333:import_assignment_sync$17
    parameter \WIDTH 8
    connect \A \rdata_b
    connect \B \wdata_a
    connect \S $auto$rtlil.cc:3004:And$16
    connect \Y $auto$rtlil.cc:3092:Mux$18
  end
  cell $mux $auto$process.cpp:2333:import_assignment_sync$23
    parameter \WIDTH 8
    connect \A \rdata_b
    connect \B \memrd_mem_DATA_1
    connect \S $auto$rtlil.cc:3004:And$22
    connect \Y $auto$rtlil.cc:3092:Mux$24
  end
  cell $mux $auto$process.cpp:2333:import_assignment_sync$5
    parameter \WIDTH 8
    connect \A \rdata_a
    connect \B \memrd_mem_DATA
    connect \S $auto$rtlil.cc:3004:And$4
    connect \Y $auto$rtlil.cc:3092:Mux$6
  end
  cell $and $auto$process.cpp:2698:import_if_stmt_sync$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$2
    connect \B \rden_a
    connect \Y $auto$rtlil.cc:3004:And$4
  end
  cell $and $auto$process.cpp:2698:import_if_stmt_sync$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$8
    connect \B \rden_b
    connect \Y $auto$rtlil.cc:3004:And$10
  end
  attribute \src "dut.sv:28.19-28.25"
  cell $memrd \memrd_mem
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_a
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
  attribute \src "dut.sv:37.20-37.26"
  cell $memrd \memrd_mem_1
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_b
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA_1
    connect \EN 1'1
  end
  attribute \src "dut.sv:18.2-21.5"
  process $proc$dut.sv:18$1
    sync always
    sync init
      update \rdata_a 8'00000000
      update \rdata_b 8'00000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:23.2-38.5"
  process $proc$dut.sv:23$1
    sync posedge \clk
      update \rdata_a $auto$rtlil.cc:3092:Mux$6
      update \rdata_b $auto$rtlil.cc:3092:Mux$18
      update \rdata_b $auto$rtlil.cc:3092:Mux$24
      memwr \mem \addr_a \wdata_a { \wren_a \wren_a \wren_a \wren_a \wren_a \wren_a \wren_a \wren_a } 0'x
      memwr \mem \addr_b \wdata_b { \wren_b \wren_b \wren_b \wren_b \wren_b \wren_b \wren_b \wren_b } 0'x
  end
end
