# Verilog_Labs
These labs are performed during the Maven Silicon course VLSI Design Methodolgies. Each lab consist of lab# as a project and assignments as projects.
It consists of RTL and Testbench files in the respective folder.
Each project file RTL and Testbench has been simulated using the ModelSim software
Each RTL file has been synthesized using the Quartues solftware.
