# RISCV_major_project

1.Single Cycle implementation of 32bit RISCV Integer base with all types of instruction formats (R,I,S,L,B,U}

2.Implementation of 5 stage pipeline processor with {IF, ID, EX, MEM, WB} stages

3.Implementation of Hazard Detection Unit and resolving for dependent instructions {Forwarding Unit , Stalling}

