/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  reg [3:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_0z[6] | in_data[42]) & (celloutsig_0_0z[6] | celloutsig_0_1z));
  assign celloutsig_1_1z = ~((in_data[136] | celloutsig_1_0z[3]) & (in_data[165] | celloutsig_1_0z[12]));
  assign celloutsig_0_39z = celloutsig_0_34z[6] | celloutsig_0_21z[2];
  assign celloutsig_0_40z = celloutsig_0_17z[7] | celloutsig_0_26z;
  assign celloutsig_0_70z = celloutsig_0_8z[2] | celloutsig_0_39z;
  assign celloutsig_1_4z = _00_ | celloutsig_1_2z[2];
  assign celloutsig_0_6z = in_data[49] | celloutsig_0_5z[2];
  assign celloutsig_1_19z = _01_ | celloutsig_1_14z;
  assign celloutsig_0_9z = celloutsig_0_4z | celloutsig_0_5z[1];
  assign celloutsig_0_10z = celloutsig_0_5z[0] | celloutsig_0_4z;
  assign celloutsig_0_1z = celloutsig_0_0z[8] | in_data[11];
  assign celloutsig_0_11z = celloutsig_0_7z[0] | celloutsig_0_7z[1];
  assign celloutsig_0_15z = celloutsig_0_1z | celloutsig_0_7z[0];
  assign celloutsig_0_29z = celloutsig_0_21z[2] | celloutsig_0_20z[2];
  reg [5:0] _17_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 6'h00;
    else _17_ <= { celloutsig_1_0z[8:6], celloutsig_1_2z };
  assign { _02_[5], _01_, _00_, _02_[2:0] } = _17_;
  assign celloutsig_0_0z = in_data[32:24] / { 1'h1, in_data[12:5] };
  assign celloutsig_1_18z = in_data[133:119] / { 1'h1, celloutsig_1_7z[7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_0z[14:13] };
  assign celloutsig_1_7z = celloutsig_1_0z[18:3] % { 1'h1, celloutsig_1_5z, _02_[5], _01_, _00_, _02_[2:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z[14:12], celloutsig_1_5z } % { 1'h1, celloutsig_1_6z[16], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_7z[3:1], celloutsig_0_12z, celloutsig_0_0z[6], celloutsig_0_6z } % { 1'h1, celloutsig_0_13z[6:5], celloutsig_0_5z };
  assign celloutsig_0_69z = { celloutsig_0_8z[9:5], celloutsig_0_5z, celloutsig_0_40z, celloutsig_0_15z } % { 1'h1, celloutsig_0_8z[8:1], celloutsig_0_39z };
  assign celloutsig_1_0z = in_data[136:118] % { 1'h1, in_data[157:140] };
  assign celloutsig_1_6z = { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_0z } % { 1'h1, in_data[132:113], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z[8:3], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, in_data[166:154] };
  assign celloutsig_0_8z = { in_data[34:31], celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_0z[6], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z[6] } % { 1'h1, in_data[63:55], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z[6], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_12z = ~ celloutsig_1_9z[10:0];
  assign celloutsig_0_13z = ~ { in_data[40:31], celloutsig_0_9z };
  assign celloutsig_0_17z = ~ in_data[22:9];
  assign celloutsig_1_5z = | celloutsig_1_2z;
  assign celloutsig_1_14z = | { celloutsig_1_9z[8:1], celloutsig_1_4z };
  assign celloutsig_0_26z = | celloutsig_0_13z[9:0];
  assign celloutsig_0_30z = | { celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_20z = { celloutsig_0_8z[4:2], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z } << { celloutsig_0_8z[7:3], celloutsig_0_15z };
  assign celloutsig_0_21z = celloutsig_0_8z[14:9] << celloutsig_0_0z[8:3];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_0z[2:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_7z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_0z[6], celloutsig_0_5z };
  assign celloutsig_0_12z = ~((celloutsig_0_0z[2] & celloutsig_0_10z) | (celloutsig_0_0z[6] & in_data[17]));
  assign celloutsig_0_19z = ~((celloutsig_0_0z[0] & celloutsig_0_6z) | (celloutsig_0_0z[6] & celloutsig_0_0z[6]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[7] & in_data[26]) | (celloutsig_0_0z[8] & celloutsig_0_1z));
  assign { celloutsig_0_34z[0], celloutsig_0_34z[5], celloutsig_0_34z[1], celloutsig_0_34z[4], celloutsig_0_34z[2], celloutsig_0_34z[6] } = ~ { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z };
  assign _02_[4:3] = { _01_, _00_ };
  assign celloutsig_0_34z[3] = celloutsig_0_34z[4];
  assign { out_data[142:128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
