
LCD.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000029a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000004  00800060  00800060  0000030e  2**0
                  ALLOC
  2 .debug_aranges 00000040  00000000  00000000  0000030e  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 0000007d  00000000  00000000  0000034e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000001b8  00000000  00000000  000003cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 000000f1  00000000  00000000  00000583  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000239  00000000  00000000  00000674  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000090  00000000  00000000  000008b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000000b6  00000000  00000000  00000940  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a4 36       	cpi	r26, 0x64	; 100
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 44 01 	call	0x288	; 0x288 <main>
  74:	0c 94 4b 01 	jmp	0x296	; 0x296 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <wait>:

#define nop asm("nop"::);

volatile unsigned long int delay;

void wait(unsigned long int val){
  7c:	df 93       	push	r29
  7e:	cf 93       	push	r28
  80:	00 d0       	rcall	.+0      	; 0x82 <wait+0x6>
  82:	00 d0       	rcall	.+0      	; 0x84 <wait+0x8>
  84:	cd b7       	in	r28, 0x3d	; 61
  86:	de b7       	in	r29, 0x3e	; 62
  88:	69 83       	std	Y+1, r22	; 0x01
  8a:	7a 83       	std	Y+2, r23	; 0x02
  8c:	8b 83       	std	Y+3, r24	; 0x03
  8e:	9c 83       	std	Y+4, r25	; 0x04
   for(delay=0;delay<val;delay++){}
  90:	10 92 60 00 	sts	0x0060, r1
  94:	10 92 61 00 	sts	0x0061, r1
  98:	10 92 62 00 	sts	0x0062, r1
  9c:	10 92 63 00 	sts	0x0063, r1
  a0:	13 c0       	rjmp	.+38     	; 0xc8 <wait+0x4c>
  a2:	80 91 60 00 	lds	r24, 0x0060
  a6:	90 91 61 00 	lds	r25, 0x0061
  aa:	a0 91 62 00 	lds	r26, 0x0062
  ae:	b0 91 63 00 	lds	r27, 0x0063
  b2:	01 96       	adiw	r24, 0x01	; 1
  b4:	a1 1d       	adc	r26, r1
  b6:	b1 1d       	adc	r27, r1
  b8:	80 93 60 00 	sts	0x0060, r24
  bc:	90 93 61 00 	sts	0x0061, r25
  c0:	a0 93 62 00 	sts	0x0062, r26
  c4:	b0 93 63 00 	sts	0x0063, r27
  c8:	20 91 60 00 	lds	r18, 0x0060
  cc:	30 91 61 00 	lds	r19, 0x0061
  d0:	40 91 62 00 	lds	r20, 0x0062
  d4:	50 91 63 00 	lds	r21, 0x0063
  d8:	89 81       	ldd	r24, Y+1	; 0x01
  da:	9a 81       	ldd	r25, Y+2	; 0x02
  dc:	ab 81       	ldd	r26, Y+3	; 0x03
  de:	bc 81       	ldd	r27, Y+4	; 0x04
  e0:	28 17       	cp	r18, r24
  e2:	39 07       	cpc	r19, r25
  e4:	4a 07       	cpc	r20, r26
  e6:	5b 07       	cpc	r21, r27
  e8:	e0 f2       	brcs	.-72     	; 0xa2 <wait+0x26>
}
  ea:	0f 90       	pop	r0
  ec:	0f 90       	pop	r0
  ee:	0f 90       	pop	r0
  f0:	0f 90       	pop	r0
  f2:	cf 91       	pop	r28
  f4:	df 91       	pop	r29
  f6:	08 95       	ret

000000f8 <rd_LCDreg>:

unsigned char rd_LCDreg(unsigned char vRS){
  f8:	df 93       	push	r29
  fa:	cf 93       	push	r28
  fc:	00 d0       	rcall	.+0      	; 0xfe <rd_LCDreg+0x6>
  fe:	cd b7       	in	r28, 0x3d	; 61
 100:	de b7       	in	r29, 0x3e	; 62
 102:	8a 83       	std	Y+2, r24	; 0x02
   unsigned char data;
   DDRD = 0;
 104:	e1 e3       	ldi	r30, 0x31	; 49
 106:	f0 e0       	ldi	r31, 0x00	; 0
 108:	10 82       	st	Z, r1
   if(vRS == 0 ) {
 10a:	8a 81       	ldd	r24, Y+2	; 0x02
 10c:	88 23       	and	r24, r24
 10e:	41 f4       	brne	.+16     	; 0x120 <rd_LCDreg+0x28>
      clrbit(PORTB,RS); // RS = '0'
 110:	a8 e3       	ldi	r26, 0x38	; 56
 112:	b0 e0       	ldi	r27, 0x00	; 0
 114:	e8 e3       	ldi	r30, 0x38	; 56
 116:	f0 e0       	ldi	r31, 0x00	; 0
 118:	80 81       	ld	r24, Z
 11a:	8f 7d       	andi	r24, 0xDF	; 223
 11c:	8c 93       	st	X, r24
 11e:	07 c0       	rjmp	.+14     	; 0x12e <rd_LCDreg+0x36>
   }
   else
      setbit(PORTB,RS); // RS = '1'
 120:	a8 e3       	ldi	r26, 0x38	; 56
 122:	b0 e0       	ldi	r27, 0x00	; 0
 124:	e8 e3       	ldi	r30, 0x38	; 56
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	80 81       	ld	r24, Z
 12a:	80 62       	ori	r24, 0x20	; 32
 12c:	8c 93       	st	X, r24
   setbit(PORTB,RW); //RW = '1'
 12e:	a8 e3       	ldi	r26, 0x38	; 56
 130:	b0 e0       	ldi	r27, 0x00	; 0
 132:	e8 e3       	ldi	r30, 0x38	; 56
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	80 81       	ld	r24, Z
 138:	80 64       	ori	r24, 0x40	; 64
 13a:	8c 93       	st	X, r24
   nop;
 13c:	00 00       	nop

   setbit(PORTB, E); // E='1'
 13e:	a8 e3       	ldi	r26, 0x38	; 56
 140:	b0 e0       	ldi	r27, 0x00	; 0
 142:	e8 e3       	ldi	r30, 0x38	; 56
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	80 68       	ori	r24, 0x80	; 128
 14a:	8c 93       	st	X, r24
	...
   nop; nop; nop; nop; nop;
 154:	00 00       	nop

   data = PIND;
 156:	e0 e3       	ldi	r30, 0x30	; 48
 158:	f0 e0       	ldi	r31, 0x00	; 0
 15a:	80 81       	ld	r24, Z
 15c:	89 83       	std	Y+1, r24	; 0x01
   clrbit(PORTB,E); //E = '0'
 15e:	a8 e3       	ldi	r26, 0x38	; 56
 160:	b0 e0       	ldi	r27, 0x00	; 0
 162:	e8 e3       	ldi	r30, 0x38	; 56
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	80 81       	ld	r24, Z
 168:	8f 77       	andi	r24, 0x7F	; 127
 16a:	8c 93       	st	X, r24
   nop;
 16c:	00 00       	nop

   DDRD = 0xff;
 16e:	e1 e3       	ldi	r30, 0x31	; 49
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	8f ef       	ldi	r24, 0xFF	; 255
 174:	80 83       	st	Z, r24

   return data;
 176:	89 81       	ldd	r24, Y+1	; 0x01
}
 178:	0f 90       	pop	r0
 17a:	0f 90       	pop	r0
 17c:	cf 91       	pop	r28
 17e:	df 91       	pop	r29
 180:	08 95       	ret

00000182 <wr_LCDreg>:

void wr_LCDreg(unsigned char vRS, unsigned char data){
 182:	df 93       	push	r29
 184:	cf 93       	push	r28
 186:	00 d0       	rcall	.+0      	; 0x188 <wr_LCDreg+0x6>
 188:	cd b7       	in	r28, 0x3d	; 61
 18a:	de b7       	in	r29, 0x3e	; 62
 18c:	89 83       	std	Y+1, r24	; 0x01
 18e:	6a 83       	std	Y+2, r22	; 0x02
   
   if(vRS == 0 ) {
 190:	89 81       	ldd	r24, Y+1	; 0x01
 192:	88 23       	and	r24, r24
 194:	41 f4       	brne	.+16     	; 0x1a6 <wr_LCDreg+0x24>
      clrbit(PORTB,RS); // RS = '0'
 196:	a8 e3       	ldi	r26, 0x38	; 56
 198:	b0 e0       	ldi	r27, 0x00	; 0
 19a:	e8 e3       	ldi	r30, 0x38	; 56
 19c:	f0 e0       	ldi	r31, 0x00	; 0
 19e:	80 81       	ld	r24, Z
 1a0:	8f 7d       	andi	r24, 0xDF	; 223
 1a2:	8c 93       	st	X, r24
 1a4:	07 c0       	rjmp	.+14     	; 0x1b4 <wr_LCDreg+0x32>
   }
   else
      setbit(PORTB,RS); // RS = '1'
 1a6:	a8 e3       	ldi	r26, 0x38	; 56
 1a8:	b0 e0       	ldi	r27, 0x00	; 0
 1aa:	e8 e3       	ldi	r30, 0x38	; 56
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	80 62       	ori	r24, 0x20	; 32
 1b2:	8c 93       	st	X, r24
   clrbit(PORTB,RW); //RW = '0'
 1b4:	a8 e3       	ldi	r26, 0x38	; 56
 1b6:	b0 e0       	ldi	r27, 0x00	; 0
 1b8:	e8 e3       	ldi	r30, 0x38	; 56
 1ba:	f0 e0       	ldi	r31, 0x00	; 0
 1bc:	80 81       	ld	r24, Z
 1be:	8f 7b       	andi	r24, 0xBF	; 191
 1c0:	8c 93       	st	X, r24
   PORTD = data;
 1c2:	e2 e3       	ldi	r30, 0x32	; 50
 1c4:	f0 e0       	ldi	r31, 0x00	; 0
 1c6:	8a 81       	ldd	r24, Y+2	; 0x02
 1c8:	80 83       	st	Z, r24
   nop;
 1ca:	00 00       	nop

   setbit(PORTB,E); // E = '1'
 1cc:	a8 e3       	ldi	r26, 0x38	; 56
 1ce:	b0 e0       	ldi	r27, 0x00	; 0
 1d0:	e8 e3       	ldi	r30, 0x38	; 56
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	80 68       	ori	r24, 0x80	; 128
 1d8:	8c 93       	st	X, r24
	...
   nop; nop; nop; nop; nop;
 1e2:	00 00       	nop

   clrbit(PORTB,E); // E = '0'
 1e4:	a8 e3       	ldi	r26, 0x38	; 56
 1e6:	b0 e0       	ldi	r27, 0x00	; 0
 1e8:	e8 e3       	ldi	r30, 0x38	; 56
 1ea:	f0 e0       	ldi	r31, 0x00	; 0
 1ec:	80 81       	ld	r24, Z
 1ee:	8f 77       	andi	r24, 0x7F	; 127
 1f0:	8c 93       	st	X, r24
   nop;
 1f2:	00 00       	nop
}
 1f4:	0f 90       	pop	r0
 1f6:	0f 90       	pop	r0
 1f8:	cf 91       	pop	r28
 1fa:	df 91       	pop	r29
 1fc:	08 95       	ret

000001fe <ckbf>:


void ckbf(){
 1fe:	df 93       	push	r29
 200:	cf 93       	push	r28
 202:	cd b7       	in	r28, 0x3d	; 61
 204:	de b7       	in	r29, 0x3e	; 62
   while(rd_LCDreg(SReg) & 1<<7)
 206:	80 e0       	ldi	r24, 0x00	; 0
 208:	0e 94 7c 00 	call	0xf8	; 0xf8 <rd_LCDreg>
 20c:	88 23       	and	r24, r24
 20e:	dc f3       	brlt	.-10     	; 0x206 <ckbf+0x8>
   {
   }

}
 210:	cf 91       	pop	r28
 212:	df 91       	pop	r29
 214:	08 95       	ret

00000216 <initLCD>:

void initLCD(){
 216:	df 93       	push	r29
 218:	cf 93       	push	r28
 21a:	cd b7       	in	r28, 0x3d	; 61
 21c:	de b7       	in	r29, 0x3e	; 62
   ckbf();
 21e:	0e 94 ff 00 	call	0x1fe	; 0x1fe <ckbf>
   // Function set
   //bit 7 6 5 4   3 2 1 0
   //    0 0 1 DL  N F — — 
   //    0 0 1 1   1 1 0 0 
   wr_LCDreg(IReg, 0b00111100);
 222:	80 e0       	ldi	r24, 0x00	; 0
 224:	6c e3       	ldi	r22, 0x3C	; 60
 226:	0e 94 c1 00 	call	0x182	; 0x182 <wr_LCDreg>

   ckbf();
 22a:	0e 94 ff 00 	call	0x1fe	; 0x1fe <ckbf>
   // entry mode set
   //bit 7 6 5 4   3 2 1    0
   //    0 0 0 0   0 1 I/D  S   
   //    0 0 0 0   0 1 1    0
   wr_LCDreg(IReg, 0b00000110);
 22e:	80 e0       	ldi	r24, 0x00	; 0
 230:	66 e0       	ldi	r22, 0x06	; 6
 232:	0e 94 c1 00 	call	0x182	; 0x182 <wr_LCDreg>

   ckbf();
 236:	0e 94 ff 00 	call	0x1fe	; 0x1fe <ckbf>
   // Display on/off control
   //bit 7 6 5 4   3 2 1 0
   //    0 0 0 0   1 D C B   
   //    0 0 0 0   1 1 1 1
   wr_LCDreg(IReg, 0b00001111);
 23a:	80 e0       	ldi	r24, 0x00	; 0
 23c:	6f e0       	ldi	r22, 0x0F	; 15
 23e:	0e 94 c1 00 	call	0x182	; 0x182 <wr_LCDreg>

   ckbf();
 242:	0e 94 ff 00 	call	0x1fe	; 0x1fe <ckbf>
   //Clear display
   //bit 7 6 5 4   3 2 1 0
   //    0 0 0 0   0 0 0 1 
   wr_LCDreg(IReg, 0b00000001);
 246:	80 e0       	ldi	r24, 0x00	; 0
 248:	61 e0       	ldi	r22, 0x01	; 1
 24a:	0e 94 c1 00 	call	0x182	; 0x182 <wr_LCDreg>
}
 24e:	cf 91       	pop	r28
 250:	df 91       	pop	r29
 252:	08 95       	ret

00000254 <sysinit>:

void sysinit(){
 254:	df 93       	push	r29
 256:	cf 93       	push	r28
 258:	cd b7       	in	r28, 0x3d	; 61
 25a:	de b7       	in	r29, 0x3e	; 62
   PORTB = 0;
 25c:	e8 e3       	ldi	r30, 0x38	; 56
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	10 82       	st	Z, r1
   DDRB  = 0b11100000;
 262:	e7 e3       	ldi	r30, 0x37	; 55
 264:	f0 e0       	ldi	r31, 0x00	; 0
 266:	80 ee       	ldi	r24, 0xE0	; 224
 268:	80 83       	st	Z, r24
   DDRD  = 0xff;
 26a:	e1 e3       	ldi	r30, 0x31	; 49
 26c:	f0 e0       	ldi	r31, 0x00	; 0
 26e:	8f ef       	ldi	r24, 0xFF	; 255
 270:	80 83       	st	Z, r24
   wait(120000UL);
 272:	60 ec       	ldi	r22, 0xC0	; 192
 274:	74 ed       	ldi	r23, 0xD4	; 212
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	0e 94 3e 00 	call	0x7c	; 0x7c <wait>
   initLCD();
 27e:	0e 94 0b 01 	call	0x216	; 0x216 <initLCD>
}
 282:	cf 91       	pop	r28
 284:	df 91       	pop	r29
 286:	08 95       	ret

00000288 <main>:
void sysinit();
void putchLCD(char ch);
void putsLCD (char* ch);


int main(){
 288:	df 93       	push	r29
 28a:	cf 93       	push	r28
 28c:	cd b7       	in	r28, 0x3d	; 61
 28e:	de b7       	in	r29, 0x3e	; 62
   sysinit();
 290:	0e 94 2a 01 	call	0x254	; 0x254 <sysinit>
 294:	ff cf       	rjmp	.-2      	; 0x294 <main+0xc>

00000296 <_exit>:
 296:	f8 94       	cli

00000298 <__stop_program>:
 298:	ff cf       	rjmp	.-2      	; 0x298 <__stop_program>
