# Porsche-Anti-theft-System
# ğŸš— FPGA-Based Anti-Theft Car Security System

This project implements a **digital anti-theft system for vehicles** using Verilog HDL on an FPGA board.  
The design integrates **debounced inputs, programmable timing parameters, finite state machines (FSMs), a fuel pump lock, siren activation, and a 7-segment display** for countdown visualization.

---

## âœ¨ Features
- ğŸ”‘ **Ignition & Hidden Switch Authentication** â€“ Fuel pump powers only with correct sequence.
- ğŸšª **Door Sensors (Driver & Passenger)** â€“ Triggers alarms if unauthorized entry is detected.
- â± **Reprogrammable Timers** â€“ Arm delay, driver delay, passenger delay, and alarm duration can be dynamically updated.
- ğŸ•’ **Accurate Timer** â€“ One-second pulse divider drives countdown timers.
- ğŸ”„ **Debouncing** â€“ All noisy inputs (switches, buttons) are debounced for reliability.
- ğŸ”Š **Siren & Status LED** â€“ Visual and audio alerts on intrusion.
- ğŸ”¢ **7-Segment Countdown Display** â€“ Displays active timer values.

---

## ğŸ“‚ Project Structure
â”œâ”€â”€ AntiTheftSystem.v       # Top-level module (integrates all components)
â”œâ”€â”€ debounce.v              # Input debouncer for switches & buttons
â”œâ”€â”€ Fuel_Pump.v             # Controls fuel pump authentication
â”œâ”€â”€ Time_Parameters.v       # Stores & reprograms time values
â”œâ”€â”€ OneHzDivider.v          # Clock divider for 1 Hz enable signal
â”œâ”€â”€ Timer.v                 # Countdown timer with expiration flag
â”œâ”€â”€ seven_segment.v         # Display timer value on 7-segment
â”œâ”€â”€ anti_theft_fsm.v        # Main FSM handling states & transitions
â””â”€â”€ constraints.ucf         # FPGA pin mappings (buttons, switches, LEDs, display)

## âš™ï¸ State Machine Design
The **Anti-Theft FSM** handles different system states:
- `S_ARMED_IDLE` â†’ System armed, LED blinking.
- `S_TRIGGERED_COUNTDOWN` â†’ Delay before alarm if door is opened.
- `S_SOUND_ALARM` â†’ Siren and LED active.
- `S_DISARMED` â†’ Valid ignition disables system.
- `S_WAIT_DRIVER_OPEN / CLOSE` â†’ Ensures proper arming after usage.
- `S_ARM_DELAY_COUNTDOWN` â†’ Delay before returning to armed state.

---

## ğŸ›  Requirements
- FPGA Board (e.g., Xilinx Spartan-6 / Artix-7 or similar)  
- Xilinx ISE / Vivado for synthesis & simulation  
- Verilog HDL
