Information: Updating design information... (UID-85)
 
****************************************
Report : reference
Design : assignment1pip
Version: Z-2007.03-SP5
Date   : Fri Sep 20 16:25:46 2013
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2_X1            NangateOpenCellLibrary
                                  1.064000       1      1.064000  
AOI22_X1           NangateOpenCellLibrary
                                  1.330000      15     19.950001  
DFFR_X1            NangateOpenCellLibrary
                                  5.320000      60    319.200010  n
FA_X1              NangateOpenCellLibrary
                                  4.256000      10     42.560000  r
HA_X1              NangateOpenCellLibrary
                                  2.660000       6     15.960001  r
INV_X1             NangateOpenCellLibrary
                                  0.532000      15      7.980000  
INV_X2             NangateOpenCellLibrary
                                  0.798000       1      0.798000  
INV_X4             NangateOpenCellLibrary
                                  1.330000       1      1.330000  
assignment1pip_DW01_add_1       277.704002       1    277.704002  h
assignment1pip_DW01_sub_0        47.348000       1     47.348000  h
assignment1pip_DW01_sub_2       141.512001       1    141.512001  h
assignment1pip_DW_mult_uns_0     72.884001       1     72.884001  h
-----------------------------------------------------------------------------
Total 12 references                                   948.290016
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : assignment1pip
Version: Z-2007.03-SP5
Date   : Fri Sep 20 16:25:46 2013
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: RegM2_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: RZ_reg[14] (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  assignment1pip     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  RegM2_reg[0]/CK (DFFR_X1)                               0.00      0.00       0.00 r
  RegM2_reg[0]/Q (DFFR_X1)                      3.45      0.04      0.36       0.36 r
  sub_69/B[0] (assignment1pip_DW01_sub_2)                           0.00       0.36 r
  sub_69/U85/ZN (INV_X2)                       11.20      0.02      0.06       0.42 f
  sub_69/U60/ZN (NOR2_X4)                      11.44      0.08      0.15       0.58 r
  sub_69/U54/ZN (OAI21_X4)                     10.30      0.03      0.12       0.69 f
  sub_69/U39/ZN (AOI21_X4)                      5.95      0.08      0.16       0.86 r
  sub_69/U82/ZN (OAI21_X2)                     10.95      0.04      0.10       0.96 f
  sub_69/U25/ZN (AOI21_X4)                      8.06      0.09      0.16       1.12 r
  sub_69/U78/ZN (OAI21_X2)                     10.95      0.04      0.11       1.22 f
  sub_69/U11/ZN (AOI21_X4)                      3.45      0.07      0.13       1.36 r
  sub_69/U103/ZN (INV_X2)                       3.05      0.02      0.05       1.41 f
  sub_69/U8/CO (FA_X1)                          3.05      0.05      0.28       1.69 f
  sub_69/U7/CO (FA_X1)                          3.05      0.05      0.30       1.99 f
  sub_69/U6/CO (FA_X1)                          3.05      0.05      0.30       2.29 f
  sub_69/U5/CO (FA_X1)                          3.05      0.05      0.30       2.59 f
  sub_69/U4/CO (FA_X1)                          3.05      0.05      0.30       2.88 f
  sub_69/U3/CO (FA_X1)                          6.42      0.06      0.32       3.20 f
  sub_69/U79/ZN (INV_X4)                       46.12      0.10      0.19       3.39 r
  sub_69/DIFF[15] (assignment1pip_DW01_sub_2)                       0.00       3.39 r
  U44/ZN (INV_X2)                              32.04      0.05      0.15       3.54 f
  U37/ZN (AOI22_X1)                             1.95      0.10      0.21       3.76 r
  U36/ZN (INV_X1)                              13.08      0.04      0.10       3.86 f
  add_75/A[11] (assignment1pip_DW01_add_1)                          0.00       3.86 f
  add_75/U51/ZN (NOR2_X4)                      16.89      0.10      0.19       4.05 r
  add_75/U48/ZN (OAI21_X4)                      6.24      0.03      0.11       4.16 f
  add_75/U46/ZN (AOI21_X4)                      9.62      0.09      0.20       4.37 r
  add_75/U166/ZN (OAI21_X1)                     1.88      0.03      0.08       4.44 f
  add_75/U161/ZN (AOI21_X1)                     4.66      0.13      0.22       4.67 r
  add_75/U7/Z (XOR2_X2)                         1.40      0.06      0.21       4.87 r
  add_75/SUM[14] (assignment1pip_DW01_add_1)                        0.00       4.87 r
  RZ_reg[14]/D (DFFR_X1)                                  0.06      0.01       4.88 r
  data arrival time                                                            4.88

  clock CLK (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  RZ_reg[14]/CK (DFFR_X1)                                           0.00       5.00 r
  library setup time                                               -0.10       4.90
  data required time                                                           4.90
  ------------------------------------------------------------------------------------
  data required time                                                           4.90
  data arrival time                                                           -4.88
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


1
Loading db file '/ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : assignment1pip
Version: Z-2007.03-SP5
Date   : Fri Sep 20 16:25:47 2013
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)


Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
assignment1pip         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 115.1269 uW   (69%)
  Net Switching Power  =  51.5624 uW   (31%)
                         ---------
Total Dynamic Power    = 166.6893 uW  (100%)

Cell Leakage Power     =  14.8904 uW

1
