{"vcs1":{"timestamp_begin":1729486376.019870486, "rt":1.63, "ut":0.38, "st":0.24}}
{"vcselab":{"timestamp_begin":1729486377.731802899, "rt":1.17, "ut":0.24, "st":0.20}}
{"link":{"timestamp_begin":1729486378.981554736, "rt":0.34, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729486375.367051029}
{"VCS_COMP_START_TIME": 1729486375.367051029}
{"VCS_COMP_END_TIME": 1729486381.173757608}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 215156}}
