Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpnew_top
Version: S-2021.06-SP4
Date   : Fri Nov 24 12:17:03 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: dst_fmt_i[0]
              (input port)
  Endpoint: busy_o (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpnew_top          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  dst_fmt_i[0] (in)                        0.00       0.00 f
  U1078/ZN (INV_X1)                        0.02       0.02 r
  U1079/ZN (AND2_X1)                       0.04       0.06 r
  U1818/ZN (NAND4_X1)                      0.04       0.09 f
  U1819/ZN (NAND3_X1)                      0.04       0.13 r
  busy_o (out)                             0.02       0.15 r
  data arrival time                                   0.15

  max_delay                                0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.15


1
