{"Sang Woo Jun": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Ming Liu": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Sungjin Lee": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Jamey Hicks": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "John Ankcorn": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Myron King": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Shuotao Xu": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Arvind": [["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Chao Li": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Yang Hu": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Longjun Liu": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Juncheng Gu": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Mingcong Song": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015]], "Xiaoyao Liang": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015]], "Jingling Yuan": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015]], "Tao Li": [["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Johann Hauswald": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Yiping Kang": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Michael A. Laurenzano": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Quan Chen": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Cheng Li": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Trevor N. Mudge": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Ronald G. Dreslinski": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015], ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Jason Mars": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015], ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Lingjia Tang": [["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015], ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Nandita Vijaykumar": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Gennady Pekhimenko": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Adwait Jog": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Abhishek Bhowmick": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Rachata Ausavarungnirun": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Chita R. Das": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Mahmut T. Kandemir": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Todd C. Mowry": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Onur Mutlu": [["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015], ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Indrani Paul": [["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015]], "Wei Huang": [["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015]], "Manish Arora": [["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015], ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Sudhakar Yalamanchili": [["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015], ["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Vasileios Karakostas": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Jayneel Gandhi": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Furkan Ayar": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Adrian Cristal": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Mark D. Hill": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Kathryn S. McKinley": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015], ["Computer performance microscopy with Shim", ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "https://doi.org/10.1145/2749469.2750401", "isca", 2015]], "Mario Nemirovsky": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Michael M. Swift": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Osman S. Unsal": [["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Vivek Seshadri": [["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Olatunji Ruwase": [["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Phillip B. Gibbons": [["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Michael A. Kozuch": [["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Trishul M. Chilimbi": [["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Zidong Du": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Robert Fasthuber": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Tianshi Chen": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Paolo Ienne": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Ling Li": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Tao Luo": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Xiaobing Feng": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Yunji Chen": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Olivier Temam": [["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Junwhan Ahn": [["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Sungpack Hong": [["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015]], "Sungjoo Yoo": [["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Kiyoung Choi": [["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Chen-Han Ho": [["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015]], "Sung Jin Kim": [["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015]], "Karthikeyan Sankaralingam": [["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015], ["Exploring the potential of heterogeneous von neumann/dataflow execution models", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750380", "isca", 2015]], "Berkin Akin": [["Data reorganization in memory using 3D-stacked DRAM", ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "https://doi.org/10.1145/2749469.2750397", "isca", 2015]], "Franz Franchetti": [["Data reorganization in memory using 3D-stacked DRAM", ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "https://doi.org/10.1145/2749469.2750397", "isca", 2015]], "James C. Hoe": [["Data reorganization in memory using 3D-stacked DRAM", ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "https://doi.org/10.1145/2749469.2750397", "isca", 2015]], "Takuya Nakaike": [["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Rei Odaira": [["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Matthew Gaudet": [["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Maged M. Michael": [["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Hisanobu Tomari": [["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Svilen Kanev": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Juan Pablo Darago": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Kim M. Hazelwood": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Parthasarathy Ranganathan": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015], ["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Tipp Moseley": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Gu-Yeon Wei": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "David M. Brooks": [["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Xi Yang": [["Computer performance microscopy with Shim", ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "https://doi.org/10.1145/2749469.2750401", "isca", 2015]], "Stephen M. Blackburn": [["Computer performance microscopy with Shim", ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "https://doi.org/10.1145/2749469.2750401", "isca", 2015]], "Mark Stephenson": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Siva Kumar Sastry Hari": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Yunsup Lee": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Eiman Ebrahimi": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Daniel R. Johnson": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015], ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "David W. Nellans": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Mike OConnor": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015], ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "Stephen W. Keckler": [["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015], ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "Chia-Chen Chou": [["BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2749469.2750387", "isca", 2015]], "Aamer Jaleel": [["BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2749469.2750387", "isca", 2015]], "Moinuddin K. Qureshi": [["BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2749469.2750387", "isca", 2015], ["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Yongjun Lee": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jongwon Kim": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Hakbeom Jang": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Hyunggyun Yang": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jangwoo Kim": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jinkyu Jeong": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jae W. Lee": [["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jungwhan Choi": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Wongyu Shin": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Jaemin Jang": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Jinwoong Suh": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Yongkee Kwon": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Youngsuk Moon": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Lee-Sup Kim": [["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Ishwar Bhati": [["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Zeshan Chishti": [["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Shih-Lien Lu": [["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Bruce Jacob": [["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Arthur Perais": [["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Andre Seznec": [["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Pierre Michaud": [["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Andreas Sembrant": [["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Erik Hagersten": [["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Gorkem Asilioglu": [["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Zhaoxiang Jin": [["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Murat Koksal": [["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Omkar Javeri": [["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Soner Onder": [["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Trevor E. Carlson": [["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Wim Heirman": [["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Osman Allam": [["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Stefanos Kaxiras": [["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015], ["Callback: efficient synchronization without invalidation with a directory just for spin-waiting", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1145/2749469.2750405", "isca", 2015]], "Lieven Eeckhout": [["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Leeor Peled": [["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Shie Mannor": [["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Uri C. Weiser": [["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Yoav Etsion": [["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Tony Nowatzki": [["Exploring the potential of heterogeneous von neumann/dataflow execution models", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750380", "isca", 2015]], "Vinay Gangadhar": [["Exploring the potential of heterogeneous von neumann/dataflow execution models", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750380", "isca", 2015]], "Bruno Cardoso Lopes": [["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Rafael Auler": [["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Luiz Ramos": [["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Edson Borin": [["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Rodolfo Azevedo": [["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Daniel S. McFarlin": [["Branch vanguard: decomposing branch functionality into prediction and resolution instructions", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2749469.2750400", "isca", 2015]], "Craig B. Zilles": [["Branch vanguard: decomposing branch functionality into prediction and resolution instructions", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2749469.2750400", "isca", 2015]], "Subhasis Das": [["SLIP: reducing wire energy in the memory hierarchy", ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "https://doi.org/10.1145/2749469.2750398", "isca", 2015]], "Tor M. Aamodt": [["SLIP: reducing wire energy in the memory hierarchy", ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "https://doi.org/10.1145/2749469.2750398", "isca", 2015]], "William J. Dally": [["SLIP: reducing wire energy in the memory hierarchy", ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "https://doi.org/10.1145/2749469.2750398", "isca", 2015]], "Tianwei Zhang": [["CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing", ["Tianwei Zhang", "Ruby B. Lee"], "https://doi.org/10.1145/2749469.2750422", "isca", 2015]], "Ruby B. Lee": [["CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing", ["Tianwei Zhang", "Ruby B. Lee"], "https://doi.org/10.1145/2749469.2750422", "isca", 2015]], "Wenhao Li": [["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Yubin Xia": [["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Haibo Chen": [["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Binyu Zang": [["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Haibing Guan": [["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Daniel Lustig": [["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Caroline Trippel": [["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Michael Pellauer": [["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Margaret Martonosi": [["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Cedomir Segulja": [["Clean: a race detector with cleaner semantics", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1145/2749469.2750395", "isca", 2015]], "Tarek S. Abdelrahman": [["Clean: a race detector with cleaner semantics", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1145/2749469.2750395", "isca", 2015]], "Ching-Kai Liang": [["MiSAR: minimalistic synchronization accelerator with resource overflow management", ["Ching-Kai Liang", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750396", "isca", 2015]], "Milos Prvulovic": [["MiSAR: minimalistic synchronization accelerator with resource overflow management", ["Ching-Kai Liang", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750396", "isca", 2015], ["FASE: finding amplitude-modulated side-channel emanations", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750394", "isca", 2015]], "Alberto Ros": [["Callback: efficient synchronization without invalidation with a directory just for spin-waiting", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1145/2749469.2750405", "isca", 2015]], "Matt Skach": [["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Chang-Hong Hsu": [["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Qi Li": [["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Dean M. Tullsen": [["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "David Lo": [["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Liqun Cheng": [["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Rama Govindaraju": [["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Christos Kozyrakis": [["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Hongbin Sun": [["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Jingmin Xin": [["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Nanning Zheng": [["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Sheng Li": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Hyeontaek Lim": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Victor W. Lee": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Jung Ho Ahn": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Anuj Kalia": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Michael Kaminsky": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "David G. Andersen": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Seongil O": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Sukhan Lee": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Pradeep Dubey": [["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Timothy G. Rogers": [["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "Sangpil Lee": [["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Keunsoo Kim": [["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Gunjae Koo": [["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Hyeran Jeon": [["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Won Woo Ro": [["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Murali Annavaram": [["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Shin-Ying Lee": [["CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "https://doi.org/10.1145/2749469.2750418", "isca", 2015]], "Akhil Arunkumar": [["CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "https://doi.org/10.1145/2749469.2750418", "isca", 2015]], "Carole-Jean Wu": [["CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "https://doi.org/10.1145/2749469.2750418", "isca", 2015]], "Jin Wang": [["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Norm Rubin": [["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Albert Sidelnik": [["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Feng Liu": [["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Heejin Ahn": [["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Stephen R. Beard": [["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Taewook Oh": [["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "David I. August": [["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Daya Shanker Khudia": [["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015]], "Babak Zamirai": [["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015]], "Mehrzad Samadi": [["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015]], "Scott A. Mahlke": [["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015], ["Accelerating asynchronous programs through event sneak peek", ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "https://doi.org/10.1145/2749469.2750373", "isca", 2015]], "Alexandros Daglis": [["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Stanko Novakovic": [["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Edouard Bugnion": [["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Babak Falsafi": [["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Boris Grot": [["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Jian Huang": [["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Anirudh Badam": [["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Karsten Schwan": [["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Robert Locke Callan": [["FASE: finding amplitude-modulated side-channel emanations", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750394", "isca", 2015]], "Alenka G. Zajic": [["FASE: finding amplitude-modulated side-channel emanations", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750394", "isca", 2015]], "Amir Rahmati": [["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Matthew Hicks": [["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Daniel E. Holcomb": [["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Kevin Fu": [["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Xiangyao Yu": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Syed Kamran Haider": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Ling Ren": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Christopher W. Fletcher": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Albert Kwon": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Marten van Dijk": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Srinivas Devadas": [["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Pat Pannuto": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Yoonmyung Lee": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Ye-Sheng Kuo": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Zhiyoong Foo": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Benjamin P. Kempke": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Gyouho Kim": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "David T. Blaauw": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Prabal Dutta": [["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Gaurav Chadha": [["Accelerating asynchronous programs through event sneak peek", ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "https://doi.org/10.1145/2749469.2750373", "isca", 2015]], "Satish Narayanasamy": [["Accelerating asynchronous programs through event sneak peek", ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "https://doi.org/10.1145/2749469.2750373", "isca", 2015]], "Nachiappan Chidambaram Nachiappan": [["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Haibo Zhang": [["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Jihyun Ryoo": [["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Niranjan Soundararajan": [["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Anand Sivasubramaniam": [["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Ravishankar R. Iyer": [["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Nitin": [["FaultHound: value-locality-based soft-fault tolerance", ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "https://doi.org/10.1145/2749469.2750372", "isca", 2015]], "Irith Pomeranz": [["FaultHound: value-locality-based soft-fault tolerance", ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "https://doi.org/10.1145/2749469.2750372", "isca", 2015]], "T. N. Vijaykumar": [["FaultHound: value-locality-based soft-fault tolerance", ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "https://doi.org/10.1145/2749469.2750372", "isca", 2015]], "David J. Palframan": [["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]], "Nam Sung Kim": [["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]], "Mikko H. Lipasti": [["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]], "Chao Zhang": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Guangyu Sun": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Xian Zhang": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Weiqi Zhang": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Weisheng Zhao": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Tao Wang": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Yun Liang": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Yongpan Liu": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Yu Wang": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Jiwu Shu": [["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Rakesh Komuravelli": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Matthew D. Sinclair": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Johnathan Alsop": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Muhammad Huzaifa": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Maria Kotsifakou": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Prakalp Srivastava": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Sarita V. Adve": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Vikram S. Adve": [["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Lluc Alvarez": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Lluis Vilanova": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Miquel Moreto": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Marc Casas": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Marc Gonzalez": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Xavier Martorell": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Nacho Navarro": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Eduard Ayguade": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Mateo Valero": [["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Snehasish Kumar": [["Fusion: design tradeoffs in coherent cache hierarchies for accelerators", ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "https://doi.org/10.1145/2749469.2750421", "isca", 2015]], "Arrvindh Shriraman": [["Fusion: design tradeoffs in coherent cache hierarchies for accelerators", ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "https://doi.org/10.1145/2749469.2750421", "isca", 2015]], "Naveen Vedula": [["Fusion: design tradeoffs in coherent cache hierarchies for accelerators", ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "https://doi.org/10.1145/2749469.2750421", "isca", 2015]]}