INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/ip/axi4stream_vip_slv32/sim/axi4stream_vip_slv32_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/ip/axi4stream_vip_slv32/sim/axi4stream_vip_slv32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_slv32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/ip/axi4stream_vip_mst32/sim/axi4stream_vip_mst32_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/ip/axi4stream_vip_mst32/sim/axi4stream_vip_mst32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_mst32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sim_1/new/tb_fp_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/in_ankith/project/fp_adder_proj/fp_adder_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
