$date
	Sat Aug 24 12:09:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#1
1!
0"
1#
1%
#2
0#
0%
#3
1#
#4
0#
#5
1#
#6
0#
1$
#7
0!
1"
1#
#8
0#
#9
1#
#10
0#
0$
#11
1!
0"
1#
#12
0#
1$
#13
1#
1%
#14
0#
0%
#15
0!
1"
1#
#16
0#
#17
1#
#18
0#
#19
1#
