{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717453693523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717453693524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 19:28:13 2024 " "Processing started: Mon Jun 03 19:28:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717453693524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717453693524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM2VGA_TEST -c RAM2VGA_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM2VGA_TEST -c RAM2VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717453693524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717453693788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM2VGA_TEST-shape " "Found design unit 1: RAM2VGA_TEST-shape" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694021 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM2VGA_TEST " "Found entity 1: RAM2VGA_TEST" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694021 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/countersync10.vhd " "Can't analyze file -- file output_files/countersync10.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1717453694023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersync10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersync10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSync10-shape " "Found design unit 1: counterSync10-shape" {  } { { "counterSync10.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/counterSync10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694026 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSync10 " "Found entity 1: counterSync10" {  } { { "counterSync10.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/counterSync10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM2VGA_TEST " "Elaborating entity \"RAM2VGA_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717453694155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcount RAM2VGA_TEST.vhd(106) " "Verilog HDL or VHDL warning at RAM2VGA_TEST.vhd(106): object \"Hcount\" assigned a value but never read" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1717453694156 "|RAM2VGA_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vcount RAM2VGA_TEST.vhd(106) " "Verilog HDL or VHDL warning at RAM2VGA_TEST.vhd(106): object \"Vcount\" assigned a value but never read" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1717453694156 "|RAM2VGA_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_read RAM2VGA_TEST.vhd(108) " "Verilog HDL or VHDL warning at RAM2VGA_TEST.vhd(108): object \"D_read\" assigned a value but never read" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1717453694156 "|RAM2VGA_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "more684 RAM2VGA_TEST.vhd(115) " "Verilog HDL or VHDL warning at RAM2VGA_TEST.vhd(115): object \"more684\" assigned a value but never read" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1717453694156 "|RAM2VGA_TEST"}
{ "Warning" "WSGN_SEARCH_FILE" "pll1.vhd 2 1 " "Using design file pll1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694210 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:CLK24 " "Elaborating entity \"pll1\" for hierarchy \"pll1:CLK24\"" {  } { { "RAM2VGA_TEST.vhd" "CLK24" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:CLK24\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:CLK24\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:CLK24\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:CLK24\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:CLK24\|altpll:altpll_component " "Instantiated megafunction \"pll1:CLK24\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 64 " "Parameter \"clk0_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694239 ""}  } { { "pll1.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717453694239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll2.vhd 2 1 " "Using design file pll2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694292 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:CLK25 " "Elaborating entity \"pll2\" for hierarchy \"pll2:CLK25\"" {  } { { "RAM2VGA_TEST.vhd" "CLK25" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:CLK25\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:CLK25\|altpll:altpll_component\"" {  } { { "pll2.vhd" "altpll_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll2.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:CLK25\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:CLK25\|altpll:altpll_component\"" {  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll2.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:CLK25\|altpll:altpll_component " "Instantiated megafunction \"pll2:CLK25\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694304 ""}  } { { "pll2.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/pll2.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717453694304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll " "Found entity 1: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_generator.vhd 2 1 " "Using design file vga_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_generator-behaviour " "Found design unit 1: VGA_generator-behaviour" {  } { { "vga_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/vga_generator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694367 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_generator " "Found entity 1: VGA_generator" {  } { { "vga_generator.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/vga_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_generator VGA_generator:VGA_controller " "Elaborating entity \"VGA_generator\" for hierarchy \"VGA_generator:VGA_controller\"" {  } { { "RAM2VGA_TEST.vhd" "VGA_controller" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSync10 counterSync10:fallCnt " "Elaborating entity \"counterSync10\" for hierarchy \"counterSync10:fallCnt\"" {  } { { "RAM2VGA_TEST.vhd" "fallCnt" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694370 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "counterSync10.vhd(58) " "VHDL Subtype or Type Declaration warning at counterSync10.vhd(58): subtype or type has null range" {  } { { "counterSync10.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/counterSync10.vhd" 58 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1717453694370 "|RAM2VGA_TEST|counterSync10:fallCnt"}
{ "Warning" "WSGN_SEARCH_FILE" "ttype.vhd 2 1 " "Using design file ttype.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ttype-shape " "Found design unit 1: Ttype-shape" {  } { { "ttype.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ttype.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ttype " "Found entity 1: Ttype" {  } { { "ttype.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ttype.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ttype counterSync10:fallCnt\|Ttype:\\CONTR:0:Treg " "Elaborating entity \"Ttype\" for hierarchy \"counterSync10:fallCnt\|Ttype:\\CONTR:0:Treg\"" {  } { { "counterSync10.vhd" "\\CONTR:0:Treg" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/counterSync10.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ramdrive.vhd 2 1 " "Using design file ramdrive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMdrive-shape " "Found design unit 1: RAMdrive-shape" {  } { { "ramdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdrive.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694385 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdrive " "Found entity 1: RAMdrive" {  } { { "ramdrive.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdrive.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdrive RAMdrive:RAMbus " "Elaborating entity \"RAMdrive\" for hierarchy \"RAMdrive:RAMbus\"" {  } { { "RAM2VGA_TEST.vhd" "RAMbus" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countersync16.vhd 2 1 " "Using design file countersync16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSync16-shape " "Found design unit 1: counterSync16-shape" {  } { { "countersync16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/countersync16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694392 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSync16 " "Found entity 1: counterSync16" {  } { { "countersync16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/countersync16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSync16 RAMdrive:RAMbus\|counterSync16:wC " "Elaborating entity \"counterSync16\" for hierarchy \"RAMdrive:RAMbus\|counterSync16:wC\"" {  } { { "ramdrive.vhd" "wC" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdrive.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694393 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "countersync16.vhd(58) " "VHDL Subtype or Type Declaration warning at countersync16.vhd(58): subtype or type has null range" {  } { { "countersync16.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/countersync16.vhd" 58 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1717453694393 "|RAM2VGA_TEST|RAMdrive:RAMbus|counterSync16:wC"}
{ "Warning" "WSGN_SEARCH_FILE" "countersync19.vhd 2 1 " "Using design file countersync19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSync19-shape " "Found design unit 1: counterSync19-shape" {  } { { "countersync19.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/countersync19.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694407 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSync19 " "Found entity 1: counterSync19" {  } { { "countersync19.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/countersync19.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSync19 RAMdrive:RAMbus\|counterSync19:rC " "Elaborating entity \"counterSync19\" for hierarchy \"RAMdrive:RAMbus\|counterSync19:rC\"" {  } { { "ramdrive.vhd" "rC" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdrive.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694407 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "countersync19.vhd(54) " "VHDL Subtype or Type Declaration warning at countersync19.vhd(54): subtype or type has null range" {  } { { "countersync19.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/countersync19.vhd" 54 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1717453694408 "|counterSync19"}
{ "Warning" "WSGN_SEARCH_FILE" "ramdevice.vhd 2 1 " "Using design file ramdevice.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdevice-SYN " "Found design unit 1: ramdevice-SYN" {  } { { "ramdevice.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdevice.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694421 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMdevice " "Found entity 1: RAMdevice" {  } { { "ramdevice.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdevice.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1717453694421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMdevice RAMdrive:RAMbus\|RAMdevice:RAMdev " "Elaborating entity \"RAMdevice\" for hierarchy \"RAMdrive:RAMbus\|RAMdevice:RAMdev\"" {  } { { "ramdrive.vhd" "RAMdev" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdrive.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\"" {  } { { "ramdevice.vhd" "altsyncram_component" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdevice.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\"" {  } { { "ramdevice.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdevice.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 524288 " "Parameter \"numwords_b\" = \"524288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694454 ""}  } { { "ramdevice.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/ramdevice.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717453694454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7q3 " "Found entity 1: altsyncram_c7q3" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7q3 RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated " "Elaborating entity \"altsyncram_c7q3\" for hierarchy \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7ta.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7ta.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7ta " "Found entity 1: decode_7ta" {  } { { "db/decode_7ta.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/decode_7ta.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7ta RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|decode_7ta:decode2 " "Elaborating entity \"decode_7ta\" for hierarchy \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|decode_7ta:decode2\"" {  } { { "db/altsyncram_c7q3.tdf" "decode2" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jnb " "Found entity 1: mux_jnb" {  } { { "db/mux_jnb.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/mux_jnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717453694645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717453694645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jnb RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|mux_jnb:mux3 " "Elaborating entity \"mux_jnb\" for hierarchy \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|mux_jnb:mux3\"" {  } { { "db/altsyncram_c7q3.tdf" "mux3" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717453694645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717453695918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1717453696749 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1717453696749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717453697134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453697134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453697266 "|RAM2VGA_TEST|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453697266 "|RAM2VGA_TEST|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453697266 "|RAM2VGA_TEST|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453697266 "|RAM2VGA_TEST|SW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1717453697266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "792 " "Implemented 792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717453697267 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717453697267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "513 " "Implemented 513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717453697267 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1717453697267 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1717453697267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717453697267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717453697302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 19:28:17 2024 " "Processing ended: Mon Jun 03 19:28:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717453697302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717453697302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717453697302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717453697302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717453698409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717453698410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 19:28:18 2024 " "Processing started: Mon Jun 03 19:28:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717453698410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717453698410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RAM2VGA_TEST -c RAM2VGA_TEST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RAM2VGA_TEST -c RAM2VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717453698410 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717453698456 ""}
{ "Info" "0" "" "Project  = RAM2VGA_TEST" {  } {  } 0 0 "Project  = RAM2VGA_TEST" 0 0 "Fitter" 0 0 1717453698456 ""}
{ "Info" "0" "" "Revision = RAM2VGA_TEST" {  } {  } 0 0 "Revision = RAM2VGA_TEST" 0 0 "Fitter" 0 0 1717453698456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1717453698563 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RAM2VGA_TEST EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"RAM2VGA_TEST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717453698584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717453698612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717453698612 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll2_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2875 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1717453698648 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll2_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2875 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1717453698648 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 64 0 0 " "Implementing clock multiplication of 1, clock division of 64, and phase shift of 0 degrees (0 ps) for pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2896 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1717453698649 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2896 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1717453698649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717453698738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717453698745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717453698889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717453698889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1717453698889 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717453698889 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 14044 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717453698891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 14046 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717453698891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 14048 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717453698891 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 14050 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1717453698891 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717453698891 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717453698892 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717453698897 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "The input ports of the PLL pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and the PLL pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INCLK_FREQ_MISMATCH" "pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 " "Input clock frequency of PLL pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 differs from input clock frequency of PLL pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK24|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2896 9662 10382 0} { 0 { 0 ""} 0 2875 9662 10382 0}  }  } } { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll2_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176122 "Input clock frequency of PLL %1!s! differs from input clock frequency of PLL %2!s!" 0 0 "Quartus II" 0 -1 1717453699395 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK24|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2896 9662 10382 0} { 0 { 0 ""} 0 2875 9662 10382 0}  }  } } { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll2_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1717453699395 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 Pin_G21 " "PLL \"pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 122 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK24|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2896 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1717453699405 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RAM2VGA_TEST.sdc " "Synopsys Design Constraints File file not found: 'RAM2VGA_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717453699570 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717453699571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717453699575 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1717453699575 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717453699584 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1717453699584 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK24\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK24\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: CLK24\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: CLK24\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1717453699585 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1717453699585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717453699585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll1:CLK24\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717453699633 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll1_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:CLK24|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2896 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717453699633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll2:CLK25\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717453699634 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/pll2_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2875 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717453699634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMclk  " "Automatically promoted node RAMclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1717453699634 ""}  } { { "RAM2VGA_TEST.vhd" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/RAM2VGA_TEST.vhd" 105 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" { { 0 { 0 ""} 0 2916 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717453699634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717453699978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717453699979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717453699979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717453699982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717453699983 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717453699985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717453699985 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717453699987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717453700034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1717453700036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717453700036 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[0\] " "Node \"BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[1\] " "Node \"BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[2\] " "Node \"BUTTON\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[0\] " "Node \"GPIO0_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKIN\[1\] " "Node \"GPIO0_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[0\] " "Node \"GPIO0_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_CLKOUT\[1\] " "Node \"GPIO0_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[0\] " "Node \"GPIO0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[10\] " "Node \"GPIO0_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[11\] " "Node \"GPIO0_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[12\] " "Node \"GPIO0_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[13\] " "Node \"GPIO0_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[14\] " "Node \"GPIO0_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[15\] " "Node \"GPIO0_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[16\] " "Node \"GPIO0_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[17\] " "Node \"GPIO0_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[18\] " "Node \"GPIO0_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[19\] " "Node \"GPIO0_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[1\] " "Node \"GPIO0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[20\] " "Node \"GPIO0_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[21\] " "Node \"GPIO0_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[22\] " "Node \"GPIO0_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[23\] " "Node \"GPIO0_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[24\] " "Node \"GPIO0_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[25\] " "Node \"GPIO0_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[26\] " "Node \"GPIO0_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[27\] " "Node \"GPIO0_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[28\] " "Node \"GPIO0_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[29\] " "Node \"GPIO0_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[2\] " "Node \"GPIO0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[30\] " "Node \"GPIO0_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[31\] " "Node \"GPIO0_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[3\] " "Node \"GPIO0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[4\] " "Node \"GPIO0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[5\] " "Node \"GPIO0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[6\] " "Node \"GPIO0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[7\] " "Node \"GPIO0_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[8\] " "Node \"GPIO0_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[9\] " "Node \"GPIO0_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[0\] " "Node \"GPIO1_CLKIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKIN\[1\] " "Node \"GPIO1_CLKIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[0\] " "Node \"GPIO1_CLKOUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_CLKOUT\[1\] " "Node \"GPIO1_CLKOUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[0\] " "Node \"GPIO1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[10\] " "Node \"GPIO1_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[11\] " "Node \"GPIO1_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[12\] " "Node \"GPIO1_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[13\] " "Node \"GPIO1_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[14\] " "Node \"GPIO1_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[15\] " "Node \"GPIO1_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[16\] " "Node \"GPIO1_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[17\] " "Node \"GPIO1_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[18\] " "Node \"GPIO1_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[19\] " "Node \"GPIO1_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[1\] " "Node \"GPIO1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[20\] " "Node \"GPIO1_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[21\] " "Node \"GPIO1_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[22\] " "Node \"GPIO1_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[23\] " "Node \"GPIO1_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[24\] " "Node \"GPIO1_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[25\] " "Node \"GPIO1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[26\] " "Node \"GPIO1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[27\] " "Node \"GPIO1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[28\] " "Node \"GPIO1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[29\] " "Node \"GPIO1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[2\] " "Node \"GPIO1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[30\] " "Node \"GPIO1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[31\] " "Node \"GPIO1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[3\] " "Node \"GPIO1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[4\] " "Node \"GPIO1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[5\] " "Node \"GPIO1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[6\] " "Node \"GPIO1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[7\] " "Node \"GPIO1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[8\] " "Node \"GPIO1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_D\[9\] " "Node \"GPIO1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[0\] " "Node \"HEX0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[1\] " "Node \"HEX0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[2\] " "Node \"HEX0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[3\] " "Node \"HEX0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[4\] " "Node \"HEX0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[5\] " "Node \"HEX0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[6\] " "Node \"HEX0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[0\] " "Node \"HEX1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[1\] " "Node \"HEX1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[2\] " "Node \"HEX1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[3\] " "Node \"HEX1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[4\] " "Node \"HEX1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[5\] " "Node \"HEX1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[6\] " "Node \"HEX1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP " "Node \"HEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[0\] " "Node \"HEX2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[1\] " "Node \"HEX2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[2\] " "Node \"HEX2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[3\] " "Node \"HEX2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[4\] " "Node \"HEX2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[5\] " "Node \"HEX2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[6\] " "Node \"HEX2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP " "Node \"HEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[0\] " "Node \"HEX3_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[1\] " "Node \"HEX3_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[2\] " "Node \"HEX3_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[3\] " "Node \"HEX3_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[4\] " "Node \"HEX3_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[5\] " "Node \"HEX3_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[6\] " "Node \"HEX3_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[9\] " "Node \"LEDG\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1717453700121 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717453700121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717453700130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717453700652 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "56 M9K " "Selected device has 56 RAM location(s) of type M9K.  However, the current design needs more than 56 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a148 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5231 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a148" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a149 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5266 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a149" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a150 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5301 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a150" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a151 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5336 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a151" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a152 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5371 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a152" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a153 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5406 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a153" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a154 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5441 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a154" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a155 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5476 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a155" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a144 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5091 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a144" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a145 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5126 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a145" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a146 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5161 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a146" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a147 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5196 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a147" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a156 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5511 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a156" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a157 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5546 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a157" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a158 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5581 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a158" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a159 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5616 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a159" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a132 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4671 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a132" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a133 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4706 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a133" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a134 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4741 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a134" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a135 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4776 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a135" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a136 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4811 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a136" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a137 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4846 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a137" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a138 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4881 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a138" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a139 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4916 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a139" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a128 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4531 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a128" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a129 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4566 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a129" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a130 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4601 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a130" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a131 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4636 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a131" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a140 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4951 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a140" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a141 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4986 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a141" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a142 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5021 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a142" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a143 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5056 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a143" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a172 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6071 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a172" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a173 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6106 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a173" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a174 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6141 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a174" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a175 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6176 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a175" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a168 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5931 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a168" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a169 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5966 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a169" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a170 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6001 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a170" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a171 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6036 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a171" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a164 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5791 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a164" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a165 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5826 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a165" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a166 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5861 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a166" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a167 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5896 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a167" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a160 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5651 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a160" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a161 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5686 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a161" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a162 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5721 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a162" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a163 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 5756 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a163" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a184 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6491 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a184" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a185 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6526 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a185" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a186 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6561 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a186" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a187 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6596 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a187" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a176 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6211 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a176" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a177 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6246 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a177" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a178 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6281 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a178" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a179 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6316 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a179" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a188 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6631 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a188" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a189 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6666 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a189" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a190 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6701 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a190" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a191 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6736 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a191" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a180 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6351 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a180" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a181 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6386 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a181" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a182 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6421 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a182" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a183 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6456 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a183" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a20 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 751 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a20" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a21 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 786 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a21" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a22 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 821 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a22" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a23 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 856 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a23" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a24 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 891 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a24" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a25 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 926 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a25" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a26 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 961 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a26" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a27 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 996 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a27" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a16 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 611 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a16" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a17 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 646 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a17" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a18 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 681 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a18" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a19 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 716 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a19" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a28 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1031 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a28" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a29 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1066 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a29" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a30 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1101 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a30" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a31 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1136 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a31" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a4 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 191 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a4" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a5 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 226 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a5" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a6 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 261 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a6" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a7 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 296 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a7" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a8 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 331 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a8" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a9 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 366 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a9" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a10 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 401 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a10" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a11 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 436 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a11" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a0 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 51 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a0" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a1 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 86 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a2 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 121 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a2" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a3 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 156 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a3" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a12 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 471 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a12" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a13 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 506 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a13" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a14 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 541 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a14" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a15 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 576 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a15" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a44 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1591 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a44" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a45 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1626 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a45" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a46 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1661 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a46" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a47 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1696 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a47" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a40 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1451 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a40" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a41 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1486 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a41" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a42 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1521 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a42" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a43 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1556 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a43" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a36 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1311 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a36" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a37 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1346 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a37" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a38 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1381 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a38" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a39 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1416 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a39" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a32 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1171 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a32" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a33 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1206 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a33" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a34 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1241 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a34" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a35 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1276 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a35" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a56 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2011 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a56" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a57 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2046 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a57" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a58 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2081 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a58" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a59 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2116 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a59" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a48 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1731 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a48" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a49 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1766 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a49" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a50 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1801 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a50" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a51 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1836 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a51" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a60 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2151 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a60" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a61 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2186 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a61" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a62 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2221 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a62" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a63 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2256 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a63" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a52 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1871 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a52" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a53 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1906 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a53" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a54 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1941 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a54" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a55 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 1976 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a55" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a84 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2991 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a84" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a85 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3026 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a85" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a86 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3061 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a86" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a87 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3096 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a87" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a88 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3131 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a88" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a89 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3166 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a89" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a90 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3201 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a90" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a91 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3236 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a91" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a80 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2851 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a80" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a81 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2886 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a81" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a82 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2921 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a82" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a83 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2956 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a83" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a92 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3271 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a92" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a93 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3306 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a93" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a94 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3341 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a94" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a95 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3376 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a95" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a68 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2431 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a68" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a69 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2466 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a69" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a70 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2501 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a70" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a71 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2536 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a71" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a72 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2571 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a72" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a73 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2606 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a73" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a74 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2641 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a74" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a75 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2676 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a75" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a64 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2291 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a64" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a65 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2326 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a65" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a66 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2361 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a66" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a67 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2396 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a67" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a76 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2711 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a76" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a77 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2746 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a77" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a78 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2781 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a78" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a79 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 2816 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a79" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a124 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4391 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a124" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a125 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4426 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a125" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a126 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4461 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a126" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a127 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4496 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a127" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a108 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3831 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a108" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a109 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3866 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a109" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a110 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3901 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a110" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a111 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3936 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a111" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a120 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4251 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a120" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a121 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4286 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a121" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a122 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4321 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a122" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a123 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4356 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a123" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a104 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3691 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a104" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a105 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3726 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a105" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a106 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3761 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a106" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a107 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3796 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a107" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a116 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4111 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a116" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a117 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4146 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a117" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a118 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4181 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a118" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a119 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4216 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a119" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a100 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3551 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a100" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a101 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3586 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a101" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a102 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3621 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a102" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a103 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3656 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a103" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a112 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3971 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a112" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a113 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4006 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a113" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a114 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4041 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a114" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a115 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 4076 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a115" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a96 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3411 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a96" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a97 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3446 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a97" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a98 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3481 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a98" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a99 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 3516 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a99" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a196 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6911 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a196" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a197 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6946 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a197" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a198 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6981 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a198" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a199 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7016 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a199" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a200 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7051 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a200" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a201 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7086 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a201" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a202 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7121 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a202" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a203 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7156 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a203" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a192 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6771 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a192" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a193 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6806 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a193" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a194 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6841 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a194" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a195 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 6876 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a195" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a204 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7191 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a204" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a205 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7226 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a205" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a206 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7261 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a206" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a207 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7296 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a207" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a212 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7471 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a212" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a213 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7506 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a213" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a214 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7541 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a214" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a215 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7576 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a215" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a216 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7611 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a216" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a217 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7646 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a217" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a218 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7681 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a218" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a219 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7716 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a219" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a208 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7331 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a208" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a209 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7366 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a209" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a210 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7401 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a210" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a211 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7436 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a211" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a220 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7751 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a220" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a221 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7786 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a221" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a222 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7821 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a222" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a223 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7856 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a223" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a236 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8311 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a236" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a237 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8346 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a237" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a238 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8381 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a238" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a239 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8416 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a239" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a232 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8171 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a232" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a233 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8206 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a233" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a234 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8241 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a234" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a235 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8276 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a235" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a228 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8031 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a228" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a229 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8066 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a229" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a230 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8101 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a230" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a231 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8136 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a231" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a224 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7891 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a224" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a225 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7926 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a225" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a226 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7961 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a226" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a227 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 7996 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a227" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a248 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8731 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a248" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a249 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8766 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a249" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a250 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8801 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a250" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a251 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8836 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a251" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a240 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8451 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a240" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a241 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8486 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a241" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a242 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8521 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a242" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a243 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8556 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a243" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a252 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8871 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a252" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a253 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8906 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a253" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a254 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8941 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a254" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a255 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8976 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a255" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a244 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8591 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a244" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a245 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8626 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a245" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a246 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8661 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a246" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a247 " "Node \"RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_c7q3.tdf" "" { Text "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/db/altsyncram_c7q3.tdf" 8696 2 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMdrive:RAMbus\|RAMdevice:RAMdev\|altsyncram:altsyncram_component\|altsyncram_c7q3:auto_generated\|ram_block1a247" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMdrive:RAMbus|RAMdevice:RAMdev|altsyncram:altsyncram_component|altsyncram_c7q3:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717453700693 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1717453700693 ""}  } { { "c:/altera/13.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1717453700693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717453700712 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1717453700712 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717453702209 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1717453702211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/output_files/RAM2VGA_TEST.fit.smsg " "Generated suppressed messages file C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/output_files/RAM2VGA_TEST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717453702343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 243 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 243 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717453702507 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 03 19:28:22 2024 " "Processing ended: Mon Jun 03 19:28:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717453702507 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717453702507 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717453702507 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717453702507 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 291 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 291 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717453703187 ""}
