

================================================================
== Vitis HLS Report for 'compute_attn_matmul_v_7'
================================================================
* Date:           Wed Jul 31 17:01:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102179|   102179|  1.022 ms|  1.022 ms|  102179|  102179|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                  Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim  |   102177|   102177|        11|          1|          1|  102168|       yes|
        +----------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 14 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_patch = alloca i32 1"   --->   Operation 15 'alloca' 'v_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%attn_patch_block = alloca i32 1"   --->   Operation 17 'alloca' 'attn_patch_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%attn_patch_base = alloca i32 1"   --->   Operation 18 'alloca' 'attn_patch_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%attn_softmax_info_0_2 = alloca i32 1"   --->   Operation 20 'alloca' 'attn_softmax_info_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%attn_softmax_info_1_2 = alloca i32 1"   --->   Operation 21 'alloca' 'attn_softmax_info_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%attn_softmax_info_2_2 = alloca i32 1"   --->   Operation 22 'alloca' 'attn_softmax_info_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%attn_softmax_info_3_2 = alloca i32 1"   --->   Operation 23 'alloca' 'attn_softmax_info_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%attn_V = alloca i32 1"   --->   Operation 24 'alloca' 'attn_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%attn_V_1 = alloca i32 1"   --->   Operation 25 'alloca' 'attn_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%attn_V_2 = alloca i32 1"   --->   Operation 26 'alloca' 'attn_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%attn_V_3 = alloca i32 1"   --->   Operation 27 'alloca' 'attn_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%attn_V_4 = alloca i32 1"   --->   Operation 28 'alloca' 'attn_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%attn_V_5 = alloca i32 1"   --->   Operation 29 'alloca' 'attn_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%attn_V_6 = alloca i32 1"   --->   Operation 30 'alloca' 'attn_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%attn_V_7 = alloca i32 1"   --->   Operation 31 'alloca' 'attn_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%attn_V_8 = alloca i32 1"   --->   Operation 32 'alloca' 'attn_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%attn_V_9 = alloca i32 1"   --->   Operation 33 'alloca' 'attn_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%attn_V_10 = alloca i32 1"   --->   Operation 34 'alloca' 'attn_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%attn_V_11 = alloca i32 1"   --->   Operation 35 'alloca' 'attn_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_softmax_info_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_matmul_v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_blocks_0 = alloca i64 1"   --->   Operation 40 'alloca' 'acc_blocks_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_blocks_1 = alloca i64 1"   --->   Operation 41 'alloca' 'acc_blocks_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_blocks_2 = alloca i64 1"   --->   Operation 42 'alloca' 'acc_blocks_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_blocks_3 = alloca i64 1"   --->   Operation 43 'alloca' 'acc_blocks_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln432 = store i17 0, i17 %indvar_flatten69" [Deit_cpp/src/attention.cpp:432]   --->   Operation 44 'store' 'store_ln432' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln432 = store i8 0, i8 %attn_patch_base" [Deit_cpp/src/attention.cpp:432]   --->   Operation 45 'store' 'store_ln432' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln432 = store i6 0, i6 %attn_patch_block" [Deit_cpp/src/attention.cpp:432]   --->   Operation 46 'store' 'store_ln432' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln432 = store i13 0, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:432]   --->   Operation 47 'store' 'store_ln432' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln432 = store i8 0, i8 %v_patch" [Deit_cpp/src/attention.cpp:432]   --->   Operation 48 'store' 'store_ln432' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln432 = store i5 0, i5 %dim_block" [Deit_cpp/src/attention.cpp:432]   --->   Operation 49 'store' 'store_ln432' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln432 = br void %for.body36" [Deit_cpp/src/attention.cpp:432]   --->   Operation 50 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v_patch_1 = load i8 %v_patch"   --->   Operation 51 'load' 'v_patch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:434]   --->   Operation 52 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%attn_patch_block_1 = load i6 %attn_patch_block" [Deit_cpp/src/attention.cpp:432]   --->   Operation 53 'load' 'attn_patch_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%attn_patch_base_2 = load i8 %attn_patch_base" [Deit_cpp/src/attention.cpp:432]   --->   Operation 54 'load' 'attn_patch_base_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i17 %indvar_flatten69" [Deit_cpp/src/attention.cpp:432]   --->   Operation 55 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i8 %attn_patch_base_2" [Deit_cpp/src/attention.cpp:432]   --->   Operation 56 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%cmp120_not = icmp_eq  i6 %attn_patch_block_1, i6 0" [Deit_cpp/src/attention.cpp:432]   --->   Operation 57 'icmp' 'cmp120_not' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i8 %v_patch_1" [Deit_cpp/src/attention.cpp:434]   --->   Operation 58 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%empty = add i9 %zext_ln434, i9 %zext_ln432" [Deit_cpp/src/attention.cpp:434]   --->   Operation 59 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%cmp113 = icmp_eq  i8 %v_patch_1, i8 128"   --->   Operation 60 'icmp' 'cmp113' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %v_patch_1, i32 2, i32 7"   --->   Operation 61 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%icmp = icmp_ne  i6 %tmp, i6 0"   --->   Operation 62 'icmp' 'icmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.88ns)   --->   "%cmp39_not = icmp_ugt  i9 %empty, i9 128" [Deit_cpp/src/attention.cpp:434]   --->   Operation 63 'icmp' 'cmp39_not' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.28ns)   --->   "%brmerge = or i1 %icmp, i1 %cmp39_not" [Deit_cpp/src/attention.cpp:434]   --->   Operation 64 'or' 'brmerge' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%cmp97 = icmp_eq  i8 %v_patch_1, i8 0"   --->   Operation 65 'icmp' 'cmp97' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.84ns)   --->   "%cmp97_1 = icmp_eq  i8 %v_patch_1, i8 1"   --->   Operation 66 'icmp' 'cmp97_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.84ns)   --->   "%cmp97_2 = icmp_eq  i8 %v_patch_1, i8 2"   --->   Operation 67 'icmp' 'cmp97_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%cmp97_3 = icmp_eq  i8 %v_patch_1, i8 3"   --->   Operation 68 'icmp' 'cmp97_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.84ns)   --->   "%cmp118_not = icmp_ugt  i8 %v_patch_1, i8 2"   --->   Operation 69 'icmp' 'cmp118_not' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.28ns)   --->   "%brmerge639 = or i1 %cmp118_not, i1 %cmp120_not" [Deit_cpp/src/attention.cpp:432]   --->   Operation 70 'or' 'brmerge639' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.09ns)   --->   "%icmp_ln432 = icmp_eq  i17 %indvar_flatten69_load, i17 102168" [Deit_cpp/src/attention.cpp:432]   --->   Operation 71 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.86ns)   --->   "%add_ln432_1 = add i17 %indvar_flatten69_load, i17 1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 72 'add' 'add_ln432_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %icmp_ln432, void %for.inc136, void %for.end139" [Deit_cpp/src/attention.cpp:432]   --->   Operation 73 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dim_block_load = load i5 %dim_block" [Deit_cpp/src/attention.cpp:436]   --->   Operation 74 'load' 'dim_block_load' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.76ns)   --->   "%add_ln432 = add i8 %attn_patch_base_2, i8 4" [Deit_cpp/src/attention.cpp:432]   --->   Operation 75 'add' 'add_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.78ns)   --->   "%attn_patch_block_3 = add i6 %attn_patch_block_1, i6 1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 76 'add' 'attn_patch_block_3' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%icmp_ln434 = icmp_eq  i13 %indvar_flatten_load, i13 3096" [Deit_cpp/src/attention.cpp:434]   --->   Operation 77 'icmp' 'icmp_ln434' <Predicate = (!icmp_ln432)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.39ns)   --->   "%select_ln432 = select i1 %icmp_ln434, i8 0, i8 %v_patch_1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 78 'select' 'select_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.39ns)   --->   "%select_ln432_1 = select i1 %icmp_ln434, i8 %add_ln432, i8 %attn_patch_base_2" [Deit_cpp/src/attention.cpp:432]   --->   Operation 79 'select' 'select_ln432_1' <Predicate = (!icmp_ln432)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln432_1 = zext i8 %select_ln432_1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 80 'zext' 'zext_ln432_1' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%cmp120_not_mid1 = icmp_eq  i6 %attn_patch_block_3, i6 0" [Deit_cpp/src/attention.cpp:432]   --->   Operation 81 'icmp' 'cmp120_not_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node brmerge639_mid1)   --->   "%select_ln432_2 = select i1 %icmp_ln434, i1 %cmp120_not_mid1, i1 %cmp120_not" [Deit_cpp/src/attention.cpp:432]   --->   Operation 82 'select' 'select_ln432_2' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.28ns)   --->   "%xor_ln432 = xor i1 %icmp_ln434, i1 1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 83 'xor' 'xor_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_1)   --->   "%and_ln432 = and i1 %cmp113, i1 %xor_ln432" [Deit_cpp/src/attention.cpp:432]   --->   Operation 84 'and' 'and_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.84ns)   --->   "%cmp39_not_mid149 = icmp_ugt  i8 %add_ln432, i8 128" [Deit_cpp/src/attention.cpp:432]   --->   Operation 85 'icmp' 'cmp39_not_mid149' <Predicate = (!icmp_ln432)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_2)   --->   "%select_ln432_3 = select i1 %icmp_ln434, i1 %cmp39_not_mid149, i1 %brmerge" [Deit_cpp/src/attention.cpp:432]   --->   Operation 86 'select' 'select_ln432_3' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_4)   --->   "%and_ln432_1 = and i1 %cmp97_1, i1 %xor_ln432" [Deit_cpp/src/attention.cpp:432]   --->   Operation 87 'and' 'and_ln432_1' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_7)   --->   "%select_ln432_4 = select i1 %icmp_ln434, i1 %cmp120_not_mid1, i1 %brmerge639" [Deit_cpp/src/attention.cpp:432]   --->   Operation 88 'select' 'select_ln432_4' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_8)   --->   "%empty_221 = trunc i8 %v_patch_1"   --->   Operation 89 'trunc' 'empty_221' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_8)   --->   "%select_ln432_5 = select i1 %icmp_ln434, i2 0, i2 %empty_221" [Deit_cpp/src/attention.cpp:432]   --->   Operation 90 'select' 'select_ln432_5' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.75ns)   --->   "%icmp_ln436 = icmp_eq  i5 %dim_block_load, i5 24" [Deit_cpp/src/attention.cpp:436]   --->   Operation 91 'icmp' 'icmp_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.28ns)   --->   "%and_ln432_4 = and i1 %icmp_ln436, i1 %xor_ln432" [Deit_cpp/src/attention.cpp:432]   --->   Operation 92 'and' 'and_ln432_4' <Predicate = (!icmp_ln432)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%select_ln432_6 = select i1 %icmp_ln434, i6 %attn_patch_block_3, i6 %attn_patch_block_1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 93 'select' 'select_ln432_6' <Predicate = (!icmp_ln432)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.76ns)   --->   "%indvars_iv_next1136 = add i8 %select_ln432, i8 1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 94 'add' 'indvars_iv_next1136' <Predicate = (!icmp_ln432)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln434)   --->   "%or_ln434 = or i1 %and_ln432_4, i1 %icmp_ln434" [Deit_cpp/src/attention.cpp:434]   --->   Operation 95 'or' 'or_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln434 = select i1 %or_ln434, i5 0, i5 %dim_block_load" [Deit_cpp/src/attention.cpp:434]   --->   Operation 96 'select' 'select_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln434_1 = zext i8 %indvars_iv_next1136" [Deit_cpp/src/attention.cpp:434]   --->   Operation 97 'zext' 'zext_ln434_1' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.76ns)   --->   "%p_mid1 = add i9 %zext_ln434_1, i9 %zext_ln432_1" [Deit_cpp/src/attention.cpp:434]   --->   Operation 98 'add' 'p_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.84ns)   --->   "%cmp113_mid1 = icmp_eq  i8 %indvars_iv_next1136, i8 128" [Deit_cpp/src/attention.cpp:432]   --->   Operation 99 'icmp' 'cmp113_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln434_1 = select i1 %and_ln432_4, i1 %cmp113_mid1, i1 %and_ln432" [Deit_cpp/src/attention.cpp:434]   --->   Operation 100 'select' 'select_ln434_1' <Predicate = (!icmp_ln432)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %indvars_iv_next1136, i32 2, i32 7" [Deit_cpp/src/attention.cpp:432]   --->   Operation 101 'partselect' 'tmp_473' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%icmp115 = icmp_ne  i6 %tmp_473, i6 0" [Deit_cpp/src/attention.cpp:432]   --->   Operation 102 'icmp' 'icmp115' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.88ns)   --->   "%cmp39_not_mid1 = icmp_ugt  i9 %p_mid1, i9 128" [Deit_cpp/src/attention.cpp:434]   --->   Operation 103 'icmp' 'cmp39_not_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_2)   --->   "%brmerge_mid1 = or i1 %icmp115, i1 %cmp39_not_mid1" [Deit_cpp/src/attention.cpp:432]   --->   Operation 104 'or' 'brmerge_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln434_2 = select i1 %and_ln432_4, i1 %brmerge_mid1, i1 %select_ln432_3" [Deit_cpp/src/attention.cpp:434]   --->   Operation 105 'select' 'select_ln434_2' <Predicate = (!icmp_ln432)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.84ns)   --->   "%cmp97_1_mid1 = icmp_eq  i8 %select_ln432, i8 0" [Deit_cpp/src/attention.cpp:432]   --->   Operation 106 'icmp' 'cmp97_1_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln434_4 = select i1 %and_ln432_4, i1 %cmp97_1_mid1, i1 %and_ln432_1" [Deit_cpp/src/attention.cpp:434]   --->   Operation 107 'select' 'select_ln434_4' <Predicate = (!icmp_ln432)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.84ns)   --->   "%cmp118_not_mid1 = icmp_ugt  i8 %indvars_iv_next1136, i8 2" [Deit_cpp/src/attention.cpp:432]   --->   Operation 108 'icmp' 'cmp118_not_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.28ns) (out node of the LUT)   --->   "%brmerge639_mid1 = or i1 %cmp118_not_mid1, i1 %select_ln432_2" [Deit_cpp/src/attention.cpp:432]   --->   Operation 109 'or' 'brmerge639_mid1' <Predicate = (!icmp_ln432)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln434_7 = select i1 %and_ln432_4, i1 %brmerge639_mid1, i1 %select_ln432_4" [Deit_cpp/src/attention.cpp:434]   --->   Operation 110 'select' 'select_ln434_7' <Predicate = (!icmp_ln432)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_8)   --->   "%empty_222 = trunc i8 %indvars_iv_next1136" [Deit_cpp/src/attention.cpp:432]   --->   Operation 111 'trunc' 'empty_222' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln434_8 = select i1 %and_ln432_4, i2 %empty_222, i2 %select_ln432_5" [Deit_cpp/src/attention.cpp:434]   --->   Operation 112 'select' 'select_ln434_8' <Predicate = (!icmp_ln432)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.39ns)   --->   "%select_ln434_9 = select i1 %and_ln432_4, i8 %indvars_iv_next1136, i8 %select_ln432" [Deit_cpp/src/attention.cpp:434]   --->   Operation 113 'select' 'select_ln434_9' <Predicate = (!icmp_ln432)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.75ns)   --->   "%icmp_ln442 = icmp_eq  i5 %select_ln434, i5 0" [Deit_cpp/src/attention.cpp:442]   --->   Operation 114 'icmp' 'icmp_ln442' <Predicate = (!icmp_ln432)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln442 = br i1 %icmp_ln442, void %for.body82_ifconv, void %xlx_occurrence.if.then.5_begin" [Deit_cpp/src/attention.cpp:442]   --->   Operation 115 'br' 'br_ln442' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [Deit_cpp/src/attention.cpp:442]   --->   Operation 116 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln432 & icmp_ln442)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln446 = br i1 %select_ln434_2, void %if.then40, void %xlx_occurrence.if.then.5_end" [Deit_cpp/src/attention.cpp:446]   --->   Operation 117 'br' 'br_ln446' <Predicate = (!icmp_ln432 & icmp_ln442)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %select_ln434_1, void %if.else, void %if.then114" [Deit_cpp/src/attention.cpp:487]   --->   Operation 118 'br' 'br_ln487' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln491 = br i1 %select_ln434_7, void %if.then121, void %if.end127" [Deit_cpp/src/attention.cpp:491]   --->   Operation 119 'br' 'br_ln491' <Predicate = (!icmp_ln432 & !select_ln434_1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc129"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln432 & !select_ln434_1)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln436 = add i5 %select_ln434, i5 1" [Deit_cpp/src/attention.cpp:436]   --->   Operation 121 'add' 'add_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.82ns)   --->   "%add_ln434 = add i13 %indvar_flatten_load, i13 1" [Deit_cpp/src/attention.cpp:434]   --->   Operation 122 'add' 'add_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.30ns)   --->   "%select_ln434_10 = select i1 %icmp_ln434, i13 1, i13 %add_ln434" [Deit_cpp/src/attention.cpp:434]   --->   Operation 123 'select' 'select_ln434_10' <Predicate = (!icmp_ln432)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln436 = store i17 %add_ln432_1, i17 %indvar_flatten69" [Deit_cpp/src/attention.cpp:436]   --->   Operation 124 'store' 'store_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln436 = store i8 %select_ln432_1, i8 %attn_patch_base" [Deit_cpp/src/attention.cpp:436]   --->   Operation 125 'store' 'store_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln436 = store i6 %select_ln432_6, i6 %attn_patch_block" [Deit_cpp/src/attention.cpp:436]   --->   Operation 126 'store' 'store_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln436 = store i13 %select_ln434_10, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:436]   --->   Operation 127 'store' 'store_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.42>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln436 = store i8 %select_ln434_9, i8 %v_patch" [Deit_cpp/src/attention.cpp:436]   --->   Operation 128 'store' 'store_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln436 = store i5 %add_ln436, i5 %dim_block" [Deit_cpp/src/attention.cpp:436]   --->   Operation 129 'store' 'store_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.body36" [Deit_cpp/src/attention.cpp:436]   --->   Operation 130 'br' 'br_ln436' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 131 [1/1] (1.83ns)   --->   "%attn_softmax_info_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %attn_softmax_info_stream" [Deit_cpp/src/attention.cpp:448]   --->   Operation 131 'read' 'attn_softmax_info_stream_read' <Predicate = (icmp_ln442 & !select_ln434_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (0.44ns)   --->   "%switch_ln448 = switch i2 %select_ln434_8, void %arrayidx.0.0.7.0.0.0349.case.3, i2 0, void %arrayidx.0.0.7.0.0.0349.case.0, i2 1, void %arrayidx.0.0.7.0.0.0349.case.1, i2 2, void %if.then40.xlx_occurrence.if.then.5_end_crit_edge" [Deit_cpp/src/attention.cpp:448]   --->   Operation 132 'switch' 'switch_ln448' <Predicate = (icmp_ln442 & !select_ln434_2)> <Delay = 0.44>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln448 = store i256 %attn_softmax_info_stream_read, i256 %attn_softmax_info_2_2" [Deit_cpp/src/attention.cpp:448]   --->   Operation 133 'store' 'store_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 2)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln448 = br void %xlx_occurrence.if.then.5_end" [Deit_cpp/src/attention.cpp:448]   --->   Operation 134 'br' 'br_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln448 = store i256 %attn_softmax_info_stream_read, i256 %attn_softmax_info_1_2" [Deit_cpp/src/attention.cpp:448]   --->   Operation 135 'store' 'store_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln448 = br void %xlx_occurrence.if.then.5_end" [Deit_cpp/src/attention.cpp:448]   --->   Operation 136 'br' 'br_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln448 = store i256 %attn_softmax_info_stream_read, i256 %attn_softmax_info_0_2" [Deit_cpp/src/attention.cpp:448]   --->   Operation 137 'store' 'store_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln448 = br void %xlx_occurrence.if.then.5_end" [Deit_cpp/src/attention.cpp:448]   --->   Operation 138 'br' 'br_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 0)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln448 = store i256 %attn_softmax_info_stream_read, i256 %attn_softmax_info_3_2" [Deit_cpp/src/attention.cpp:448]   --->   Operation 139 'store' 'store_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 3)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln448 = br void %xlx_occurrence.if.then.5_end" [Deit_cpp/src/attention.cpp:448]   --->   Operation 140 'br' 'br_ln448' <Predicate = (icmp_ln442 & !select_ln434_2 & select_ln434_8 == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%attn_softmax_info_0_2_load = load i256 %attn_softmax_info_0_2" [Deit_cpp/src/attention.cpp:457]   --->   Operation 141 'load' 'attn_softmax_info_0_2_load' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%attn_softmax_info_1_2_load = load i256 %attn_softmax_info_1_2" [Deit_cpp/src/attention.cpp:457]   --->   Operation 142 'load' 'attn_softmax_info_1_2_load' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%attn_softmax_info_2_2_load = load i256 %attn_softmax_info_2_2" [Deit_cpp/src/attention.cpp:457]   --->   Operation 143 'load' 'attn_softmax_info_2_2_load' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%attn_softmax_info_3_2_load = load i256 %attn_softmax_info_3_2" [Deit_cpp/src/attention.cpp:457]   --->   Operation 144 'load' 'attn_softmax_info_3_2_load' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.83ns)   --->   "%qxk_out_stream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %qxk_out_stream" [Deit_cpp/src/attention.cpp:452]   --->   Operation 145 'read' 'qxk_out_stream_read' <Predicate = (icmp_ln442)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln452 = trunc i512 %qxk_out_stream_read" [Deit_cpp/src/attention.cpp:452]   --->   Operation 146 'trunc' 'trunc_ln452' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln452_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 32, i32 63" [Deit_cpp/src/attention.cpp:452]   --->   Operation 147 'partselect' 'trunc_ln452_2' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln452_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 64, i32 95" [Deit_cpp/src/attention.cpp:452]   --->   Operation 148 'partselect' 'trunc_ln452_3' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln452_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 128, i32 159" [Deit_cpp/src/attention.cpp:452]   --->   Operation 149 'partselect' 'trunc_ln452_4' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln452_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 160, i32 191" [Deit_cpp/src/attention.cpp:452]   --->   Operation 150 'partselect' 'trunc_ln452_5' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln452_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 192, i32 223" [Deit_cpp/src/attention.cpp:452]   --->   Operation 151 'partselect' 'trunc_ln452_6' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln452_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 256, i32 287" [Deit_cpp/src/attention.cpp:452]   --->   Operation 152 'partselect' 'trunc_ln452_7' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln452_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 288, i32 319" [Deit_cpp/src/attention.cpp:452]   --->   Operation 153 'partselect' 'trunc_ln452_8' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln452_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 320, i32 351" [Deit_cpp/src/attention.cpp:452]   --->   Operation 154 'partselect' 'trunc_ln452_9' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln452_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 384, i32 415" [Deit_cpp/src/attention.cpp:452]   --->   Operation 155 'partselect' 'trunc_ln452_s' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln452_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 416, i32 447" [Deit_cpp/src/attention.cpp:452]   --->   Operation 156 'partselect' 'trunc_ln452_1' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln452_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %qxk_out_stream_read, i32 448, i32 479" [Deit_cpp/src/attention.cpp:452]   --->   Operation 157 'partselect' 'trunc_ln452_10' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V = trunc i256 %attn_softmax_info_0_2_load" [Deit_cpp/src/attention.cpp:457]   --->   Operation 158 'trunc' 'softmax_sum_recip_V' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%softmax_bias_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_0_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:458]   --->   Operation 159 'partselect' 'softmax_bias_V' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.01ns)   --->   "%x_V = sub i32 %trunc_ln452, i32 %softmax_bias_V"   --->   Operation 160 'sub' 'x_V' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [6/6] (1.34ns)   --->   "%r_V = call i31 @exp<32, 10>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 161 'call' 'r_V' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_0_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:457]   --->   Operation 162 'partselect' 'softmax_sum_recip_V_1' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%softmax_bias_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_0_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:458]   --->   Operation 163 'partselect' 'softmax_bias_V_1' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.01ns)   --->   "%x_V_8 = sub i32 %trunc_ln452_2, i32 %softmax_bias_V_1"   --->   Operation 164 'sub' 'x_V_8' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [6/6] (1.34ns)   --->   "%r_V_642 = call i31 @exp<32, 10>, i32 %x_V_8, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 165 'call' 'r_V_642' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_0_2_load, i32 128, i32 159" [Deit_cpp/src/attention.cpp:457]   --->   Operation 166 'partselect' 'softmax_sum_recip_V_2' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%softmax_bias_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_0_2_load, i32 160, i32 191" [Deit_cpp/src/attention.cpp:458]   --->   Operation 167 'partselect' 'softmax_bias_V_2' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.01ns)   --->   "%x_V_9 = sub i32 %trunc_ln452_3, i32 %softmax_bias_V_2"   --->   Operation 168 'sub' 'x_V_9' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [6/6] (1.34ns)   --->   "%r_V_644 = call i31 @exp<32, 10>, i32 %x_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 169 'call' 'r_V_644' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_3 = trunc i256 %attn_softmax_info_1_2_load" [Deit_cpp/src/attention.cpp:457]   --->   Operation 170 'trunc' 'softmax_sum_recip_V_3' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%softmax_bias_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_1_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:458]   --->   Operation 171 'partselect' 'softmax_bias_V_3' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.01ns)   --->   "%x_V_10 = sub i32 %trunc_ln452_4, i32 %softmax_bias_V_3"   --->   Operation 172 'sub' 'x_V_10' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [6/6] (1.34ns)   --->   "%r_V_646 = call i31 @exp<32, 10>, i32 %x_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 173 'call' 'r_V_646' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_1_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:457]   --->   Operation 174 'partselect' 'softmax_sum_recip_V_4' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%softmax_bias_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_1_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:458]   --->   Operation 175 'partselect' 'softmax_bias_V_4' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.01ns)   --->   "%x_V_11 = sub i32 %trunc_ln452_5, i32 %softmax_bias_V_4"   --->   Operation 176 'sub' 'x_V_11' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [6/6] (1.34ns)   --->   "%r_V_648 = call i31 @exp<32, 10>, i32 %x_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 177 'call' 'r_V_648' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_1_2_load, i32 128, i32 159" [Deit_cpp/src/attention.cpp:457]   --->   Operation 178 'partselect' 'softmax_sum_recip_V_5' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%softmax_bias_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_1_2_load, i32 160, i32 191" [Deit_cpp/src/attention.cpp:458]   --->   Operation 179 'partselect' 'softmax_bias_V_5' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.01ns)   --->   "%x_V_12 = sub i32 %trunc_ln452_6, i32 %softmax_bias_V_5"   --->   Operation 180 'sub' 'x_V_12' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [6/6] (1.34ns)   --->   "%r_V_650 = call i31 @exp<32, 10>, i32 %x_V_12, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 181 'call' 'r_V_650' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_6 = trunc i256 %attn_softmax_info_2_2_load" [Deit_cpp/src/attention.cpp:457]   --->   Operation 182 'trunc' 'softmax_sum_recip_V_6' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%softmax_bias_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_2_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:458]   --->   Operation 183 'partselect' 'softmax_bias_V_6' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.01ns)   --->   "%x_V_13 = sub i32 %trunc_ln452_7, i32 %softmax_bias_V_6"   --->   Operation 184 'sub' 'x_V_13' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [6/6] (1.34ns)   --->   "%r_V_652 = call i31 @exp<32, 10>, i32 %x_V_13, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 185 'call' 'r_V_652' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_2_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:457]   --->   Operation 186 'partselect' 'softmax_sum_recip_V_7' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%softmax_bias_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_2_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:458]   --->   Operation 187 'partselect' 'softmax_bias_V_7' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.01ns)   --->   "%x_V_14 = sub i32 %trunc_ln452_8, i32 %softmax_bias_V_7"   --->   Operation 188 'sub' 'x_V_14' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [6/6] (1.34ns)   --->   "%r_V_654 = call i31 @exp<32, 10>, i32 %x_V_14, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 189 'call' 'r_V_654' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_2_2_load, i32 128, i32 159" [Deit_cpp/src/attention.cpp:457]   --->   Operation 190 'partselect' 'softmax_sum_recip_V_8' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%softmax_bias_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_2_2_load, i32 160, i32 191" [Deit_cpp/src/attention.cpp:458]   --->   Operation 191 'partselect' 'softmax_bias_V_8' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.01ns)   --->   "%x_V_15 = sub i32 %trunc_ln452_9, i32 %softmax_bias_V_8"   --->   Operation 192 'sub' 'x_V_15' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [6/6] (1.34ns)   --->   "%r_V_656 = call i31 @exp<32, 10>, i32 %x_V_15, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 193 'call' 'r_V_656' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_9 = trunc i256 %attn_softmax_info_3_2_load" [Deit_cpp/src/attention.cpp:457]   --->   Operation 194 'trunc' 'softmax_sum_recip_V_9' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%softmax_bias_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_3_2_load, i32 32, i32 63" [Deit_cpp/src/attention.cpp:458]   --->   Operation 195 'partselect' 'softmax_bias_V_9' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.01ns)   --->   "%x_V_16 = sub i32 %trunc_ln452_s, i32 %softmax_bias_V_9"   --->   Operation 196 'sub' 'x_V_16' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [6/6] (1.34ns)   --->   "%r_V_658 = call i31 @exp<32, 10>, i32 %x_V_16, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 197 'call' 'r_V_658' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_3_2_load, i32 64, i32 95" [Deit_cpp/src/attention.cpp:457]   --->   Operation 198 'partselect' 'softmax_sum_recip_V_10' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%softmax_bias_V_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_3_2_load, i32 96, i32 127" [Deit_cpp/src/attention.cpp:458]   --->   Operation 199 'partselect' 'softmax_bias_V_10' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.01ns)   --->   "%x_V_17 = sub i32 %trunc_ln452_1, i32 %softmax_bias_V_10"   --->   Operation 200 'sub' 'x_V_17' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [6/6] (1.34ns)   --->   "%r_V_660 = call i31 @exp<32, 10>, i32 %x_V_17, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 201 'call' 'r_V_660' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%softmax_sum_recip_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_3_2_load, i32 128, i32 159" [Deit_cpp/src/attention.cpp:457]   --->   Operation 202 'partselect' 'softmax_sum_recip_V_11' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%softmax_bias_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %attn_softmax_info_3_2_load, i32 160, i32 191" [Deit_cpp/src/attention.cpp:458]   --->   Operation 203 'partselect' 'softmax_bias_V_11' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.01ns)   --->   "%x_V_18 = sub i32 %trunc_ln452_10, i32 %softmax_bias_V_11"   --->   Operation 204 'sub' 'x_V_18' <Predicate = (icmp_ln442)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [6/6] (1.34ns)   --->   "%r_V_662 = call i31 @exp<32, 10>, i32 %x_V_18, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 205 'call' 'r_V_662' <Predicate = (icmp_ln442)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 206 [5/6] (7.15ns)   --->   "%r_V = call i31 @exp<32, 10>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 206 'call' 'r_V' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 207 [5/6] (7.15ns)   --->   "%r_V_642 = call i31 @exp<32, 10>, i32 %x_V_8, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 207 'call' 'r_V_642' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 208 [5/6] (7.15ns)   --->   "%r_V_644 = call i31 @exp<32, 10>, i32 %x_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 208 'call' 'r_V_644' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 209 [5/6] (7.15ns)   --->   "%r_V_646 = call i31 @exp<32, 10>, i32 %x_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 209 'call' 'r_V_646' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 210 [5/6] (7.15ns)   --->   "%r_V_648 = call i31 @exp<32, 10>, i32 %x_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 210 'call' 'r_V_648' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 211 [5/6] (7.15ns)   --->   "%r_V_650 = call i31 @exp<32, 10>, i32 %x_V_12, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 211 'call' 'r_V_650' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 212 [5/6] (7.15ns)   --->   "%r_V_652 = call i31 @exp<32, 10>, i32 %x_V_13, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 212 'call' 'r_V_652' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 213 [5/6] (7.15ns)   --->   "%r_V_654 = call i31 @exp<32, 10>, i32 %x_V_14, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 213 'call' 'r_V_654' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 214 [5/6] (7.15ns)   --->   "%r_V_656 = call i31 @exp<32, 10>, i32 %x_V_15, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 214 'call' 'r_V_656' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 215 [5/6] (7.15ns)   --->   "%r_V_658 = call i31 @exp<32, 10>, i32 %x_V_16, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 215 'call' 'r_V_658' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 216 [5/6] (7.15ns)   --->   "%r_V_660 = call i31 @exp<32, 10>, i32 %x_V_17, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 216 'call' 'r_V_660' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 217 [5/6] (7.15ns)   --->   "%r_V_662 = call i31 @exp<32, 10>, i32 %x_V_18, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 217 'call' 'r_V_662' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.15>
ST_5 : Operation 218 [4/6] (7.15ns)   --->   "%r_V = call i31 @exp<32, 10>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 218 'call' 'r_V' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 219 [4/6] (7.15ns)   --->   "%r_V_642 = call i31 @exp<32, 10>, i32 %x_V_8, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 219 'call' 'r_V_642' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 220 [4/6] (7.15ns)   --->   "%r_V_644 = call i31 @exp<32, 10>, i32 %x_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 220 'call' 'r_V_644' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 221 [4/6] (7.15ns)   --->   "%r_V_646 = call i31 @exp<32, 10>, i32 %x_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 221 'call' 'r_V_646' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 222 [4/6] (7.15ns)   --->   "%r_V_648 = call i31 @exp<32, 10>, i32 %x_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 222 'call' 'r_V_648' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 223 [4/6] (7.15ns)   --->   "%r_V_650 = call i31 @exp<32, 10>, i32 %x_V_12, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 223 'call' 'r_V_650' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 224 [4/6] (7.15ns)   --->   "%r_V_652 = call i31 @exp<32, 10>, i32 %x_V_13, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 224 'call' 'r_V_652' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 225 [4/6] (7.15ns)   --->   "%r_V_654 = call i31 @exp<32, 10>, i32 %x_V_14, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 225 'call' 'r_V_654' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 226 [4/6] (7.15ns)   --->   "%r_V_656 = call i31 @exp<32, 10>, i32 %x_V_15, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 226 'call' 'r_V_656' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 227 [4/6] (7.15ns)   --->   "%r_V_658 = call i31 @exp<32, 10>, i32 %x_V_16, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 227 'call' 'r_V_658' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 228 [4/6] (7.15ns)   --->   "%r_V_660 = call i31 @exp<32, 10>, i32 %x_V_17, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 228 'call' 'r_V_660' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 229 [4/6] (7.15ns)   --->   "%r_V_662 = call i31 @exp<32, 10>, i32 %x_V_18, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 229 'call' 'r_V_662' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.15>
ST_6 : Operation 230 [3/6] (7.15ns)   --->   "%r_V = call i31 @exp<32, 10>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 230 'call' 'r_V' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 231 [3/6] (7.15ns)   --->   "%r_V_642 = call i31 @exp<32, 10>, i32 %x_V_8, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 231 'call' 'r_V_642' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 232 [3/6] (7.15ns)   --->   "%r_V_644 = call i31 @exp<32, 10>, i32 %x_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 232 'call' 'r_V_644' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 233 [3/6] (7.15ns)   --->   "%r_V_646 = call i31 @exp<32, 10>, i32 %x_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 233 'call' 'r_V_646' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 234 [3/6] (7.15ns)   --->   "%r_V_648 = call i31 @exp<32, 10>, i32 %x_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 234 'call' 'r_V_648' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 235 [3/6] (7.15ns)   --->   "%r_V_650 = call i31 @exp<32, 10>, i32 %x_V_12, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 235 'call' 'r_V_650' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 236 [3/6] (7.15ns)   --->   "%r_V_652 = call i31 @exp<32, 10>, i32 %x_V_13, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 236 'call' 'r_V_652' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 237 [3/6] (7.15ns)   --->   "%r_V_654 = call i31 @exp<32, 10>, i32 %x_V_14, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 237 'call' 'r_V_654' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 238 [3/6] (7.15ns)   --->   "%r_V_656 = call i31 @exp<32, 10>, i32 %x_V_15, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 238 'call' 'r_V_656' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 239 [3/6] (7.15ns)   --->   "%r_V_658 = call i31 @exp<32, 10>, i32 %x_V_16, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 239 'call' 'r_V_658' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 240 [3/6] (7.15ns)   --->   "%r_V_660 = call i31 @exp<32, 10>, i32 %x_V_17, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 240 'call' 'r_V_660' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 241 [3/6] (7.15ns)   --->   "%r_V_662 = call i31 @exp<32, 10>, i32 %x_V_18, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 241 'call' 'r_V_662' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 242 [2/6] (7.15ns)   --->   "%r_V = call i31 @exp<32, 10>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 242 'call' 'r_V' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 243 [2/6] (7.15ns)   --->   "%r_V_642 = call i31 @exp<32, 10>, i32 %x_V_8, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 243 'call' 'r_V_642' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 244 [2/6] (7.15ns)   --->   "%r_V_644 = call i31 @exp<32, 10>, i32 %x_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 244 'call' 'r_V_644' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 245 [2/6] (7.15ns)   --->   "%r_V_646 = call i31 @exp<32, 10>, i32 %x_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 245 'call' 'r_V_646' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 246 [2/6] (7.15ns)   --->   "%r_V_648 = call i31 @exp<32, 10>, i32 %x_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 246 'call' 'r_V_648' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 247 [2/6] (7.15ns)   --->   "%r_V_650 = call i31 @exp<32, 10>, i32 %x_V_12, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 247 'call' 'r_V_650' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 248 [2/6] (7.15ns)   --->   "%r_V_652 = call i31 @exp<32, 10>, i32 %x_V_13, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 248 'call' 'r_V_652' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 249 [2/6] (7.15ns)   --->   "%r_V_654 = call i31 @exp<32, 10>, i32 %x_V_14, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 249 'call' 'r_V_654' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 250 [2/6] (7.15ns)   --->   "%r_V_656 = call i31 @exp<32, 10>, i32 %x_V_15, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 250 'call' 'r_V_656' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 251 [2/6] (7.15ns)   --->   "%r_V_658 = call i31 @exp<32, 10>, i32 %x_V_16, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 251 'call' 'r_V_658' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 252 [2/6] (7.15ns)   --->   "%r_V_660 = call i31 @exp<32, 10>, i32 %x_V_17, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 252 'call' 'r_V_660' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 253 [2/6] (7.15ns)   --->   "%r_V_662 = call i31 @exp<32, 10>, i32 %x_V_18, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 253 'call' 'r_V_662' <Predicate = (icmp_ln442)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 254 [1/6] (6.91ns)   --->   "%r_V = call i31 @exp<32, 10>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 254 'call' 'r_V' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 255 [1/6] (6.91ns)   --->   "%r_V_642 = call i31 @exp<32, 10>, i32 %x_V_8, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 255 'call' 'r_V_642' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 256 [1/6] (6.91ns)   --->   "%r_V_644 = call i31 @exp<32, 10>, i32 %x_V_9, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 256 'call' 'r_V_644' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 257 [1/6] (6.91ns)   --->   "%r_V_646 = call i31 @exp<32, 10>, i32 %x_V_10, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 257 'call' 'r_V_646' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 258 [1/6] (6.91ns)   --->   "%r_V_648 = call i31 @exp<32, 10>, i32 %x_V_11, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 258 'call' 'r_V_648' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 259 [1/6] (6.91ns)   --->   "%r_V_650 = call i31 @exp<32, 10>, i32 %x_V_12, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 259 'call' 'r_V_650' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 260 [1/6] (6.91ns)   --->   "%r_V_652 = call i31 @exp<32, 10>, i32 %x_V_13, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 260 'call' 'r_V_652' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 261 [1/6] (6.91ns)   --->   "%r_V_654 = call i31 @exp<32, 10>, i32 %x_V_14, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 261 'call' 'r_V_654' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 262 [1/6] (6.91ns)   --->   "%r_V_656 = call i31 @exp<32, 10>, i32 %x_V_15, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 262 'call' 'r_V_656' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 263 [1/6] (6.91ns)   --->   "%r_V_658 = call i31 @exp<32, 10>, i32 %x_V_16, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 263 'call' 'r_V_658' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 264 [1/6] (6.91ns)   --->   "%r_V_660 = call i31 @exp<32, 10>, i32 %x_V_17, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 264 'call' 'r_V_660' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 265 [1/6] (6.91ns)   --->   "%r_V_662 = call i31 @exp<32, 10>, i32 %x_V_18, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V"   --->   Operation 265 'call' 'r_V_662' <Predicate = (icmp_ln442)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.42>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln432_for_block_attn_patch_ln434_for_each_v_patch_ln436_for_block_dim_str"   --->   Operation 266 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102168, i64 102168, i64 102168"   --->   Operation 267 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_3)   --->   "%or_ln432 = or i1 %icmp_ln434, i1 %cmp97" [Deit_cpp/src/attention.cpp:432]   --->   Operation 268 'or' 'or_ln432' <Predicate = (!and_ln432_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_5)   --->   "%and_ln432_2 = and i1 %cmp97_2, i1 %xor_ln432" [Deit_cpp/src/attention.cpp:432]   --->   Operation 269 'and' 'and_ln432_2' <Predicate = (!and_ln432_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln434_6)   --->   "%and_ln432_3 = and i1 %cmp97_3, i1 %xor_ln432" [Deit_cpp/src/attention.cpp:432]   --->   Operation 270 'and' 'and_ln432_3' <Predicate = (!and_ln432_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln434_for_each_v_patch_ln436_for_block_dim_str"   --->   Operation 271 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.84ns)   --->   "%cmp97_mid1 = icmp_eq  i8 %indvars_iv_next1136, i8 0" [Deit_cpp/src/attention.cpp:432]   --->   Operation 272 'icmp' 'cmp97_mid1' <Predicate = (and_ln432_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln434_3 = select i1 %and_ln432_4, i1 %cmp97_mid1, i1 %or_ln432" [Deit_cpp/src/attention.cpp:434]   --->   Operation 273 'select' 'select_ln434_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (0.84ns)   --->   "%cmp97_2_mid1 = icmp_eq  i8 %indvars_iv_next1136, i8 2" [Deit_cpp/src/attention.cpp:432]   --->   Operation 274 'icmp' 'cmp97_2_mid1' <Predicate = (and_ln432_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln434_5 = select i1 %and_ln432_4, i1 %cmp97_2_mid1, i1 %and_ln432_2" [Deit_cpp/src/attention.cpp:434]   --->   Operation 275 'select' 'select_ln434_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.84ns)   --->   "%cmp97_3_mid1 = icmp_eq  i8 %indvars_iv_next1136, i8 3" [Deit_cpp/src/attention.cpp:432]   --->   Operation 276 'icmp' 'cmp97_3_mid1' <Predicate = (and_ln432_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln434_6 = select i1 %and_ln432_4, i1 %cmp97_3_mid1, i1 %and_ln432_3" [Deit_cpp/src/attention.cpp:434]   --->   Operation 277 'select' 'select_ln434_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i5 %select_ln434" [Deit_cpp/src/attention.cpp:436]   --->   Operation 278 'zext' 'zext_ln436' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln438 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:438]   --->   Operation 279 'specpipeline' 'specpipeline_ln438' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [Deit_cpp/src/attention.cpp:426]   --->   Operation 280 'specloopname' 'specloopname_ln426' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i31 %r_V"   --->   Operation 281 'zext' 'zext_ln1270' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %softmax_sum_recip_V"   --->   Operation 282 'sext' 'sext_ln1273' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (3.42ns)   --->   "%r_V_641 = mul i54 %zext_ln1270, i54 %sext_ln1273"   --->   Operation 283 'mul' 'r_V_641' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%attn_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_641, i32 22, i32 53"   --->   Operation 284 'partselect' 'attn_V_12' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i31 %r_V_642"   --->   Operation 285 'zext' 'zext_ln1270_1' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i32 %softmax_sum_recip_V_1"   --->   Operation 286 'sext' 'sext_ln1273_413' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (3.42ns)   --->   "%r_V_643 = mul i54 %zext_ln1270_1, i54 %sext_ln1273_413"   --->   Operation 287 'mul' 'r_V_643' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%attn_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_643, i32 22, i32 53"   --->   Operation 288 'partselect' 'attn_V_13' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i31 %r_V_644"   --->   Operation 289 'zext' 'zext_ln1270_2' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i32 %softmax_sum_recip_V_2"   --->   Operation 290 'sext' 'sext_ln1273_414' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (3.42ns)   --->   "%r_V_645 = mul i54 %zext_ln1270_2, i54 %sext_ln1273_414"   --->   Operation 291 'mul' 'r_V_645' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%attn_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_645, i32 22, i32 53"   --->   Operation 292 'partselect' 'attn_V_14' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1270_3 = zext i31 %r_V_646"   --->   Operation 293 'zext' 'zext_ln1270_3' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i32 %softmax_sum_recip_V_3"   --->   Operation 294 'sext' 'sext_ln1273_415' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (3.42ns)   --->   "%r_V_647 = mul i54 %zext_ln1270_3, i54 %sext_ln1273_415"   --->   Operation 295 'mul' 'r_V_647' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%attn_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_647, i32 22, i32 53"   --->   Operation 296 'partselect' 'attn_V_15' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1270_4 = zext i31 %r_V_648"   --->   Operation 297 'zext' 'zext_ln1270_4' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i32 %softmax_sum_recip_V_4"   --->   Operation 298 'sext' 'sext_ln1273_416' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (3.42ns)   --->   "%r_V_649 = mul i54 %zext_ln1270_4, i54 %sext_ln1273_416"   --->   Operation 299 'mul' 'r_V_649' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%attn_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_649, i32 22, i32 53"   --->   Operation 300 'partselect' 'attn_V_16' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i31 %r_V_650"   --->   Operation 301 'zext' 'zext_ln1270_5' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i32 %softmax_sum_recip_V_5"   --->   Operation 302 'sext' 'sext_ln1273_417' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (3.42ns)   --->   "%r_V_651 = mul i54 %zext_ln1270_5, i54 %sext_ln1273_417"   --->   Operation 303 'mul' 'r_V_651' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%attn_V_17 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_651, i32 22, i32 53"   --->   Operation 304 'partselect' 'attn_V_17' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i31 %r_V_652"   --->   Operation 305 'zext' 'zext_ln1270_6' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i32 %softmax_sum_recip_V_6"   --->   Operation 306 'sext' 'sext_ln1273_418' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (3.42ns)   --->   "%r_V_653 = mul i54 %zext_ln1270_6, i54 %sext_ln1273_418"   --->   Operation 307 'mul' 'r_V_653' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%attn_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_653, i32 22, i32 53"   --->   Operation 308 'partselect' 'attn_V_18' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1270_7 = zext i31 %r_V_654"   --->   Operation 309 'zext' 'zext_ln1270_7' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i32 %softmax_sum_recip_V_7"   --->   Operation 310 'sext' 'sext_ln1273_419' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (3.42ns)   --->   "%r_V_655 = mul i54 %zext_ln1270_7, i54 %sext_ln1273_419"   --->   Operation 311 'mul' 'r_V_655' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%attn_V_19 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_655, i32 22, i32 53"   --->   Operation 312 'partselect' 'attn_V_19' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1270_8 = zext i31 %r_V_656"   --->   Operation 313 'zext' 'zext_ln1270_8' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i32 %softmax_sum_recip_V_8"   --->   Operation 314 'sext' 'sext_ln1273_420' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (3.42ns)   --->   "%r_V_657 = mul i54 %zext_ln1270_8, i54 %sext_ln1273_420"   --->   Operation 315 'mul' 'r_V_657' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%attn_V_20 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_657, i32 22, i32 53"   --->   Operation 316 'partselect' 'attn_V_20' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1270_9 = zext i31 %r_V_658"   --->   Operation 317 'zext' 'zext_ln1270_9' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i32 %softmax_sum_recip_V_9"   --->   Operation 318 'sext' 'sext_ln1273_421' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (3.42ns)   --->   "%r_V_659 = mul i54 %zext_ln1270_9, i54 %sext_ln1273_421"   --->   Operation 319 'mul' 'r_V_659' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%attn_V_21 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_659, i32 22, i32 53"   --->   Operation 320 'partselect' 'attn_V_21' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1270_10 = zext i31 %r_V_660"   --->   Operation 321 'zext' 'zext_ln1270_10' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i32 %softmax_sum_recip_V_10"   --->   Operation 322 'sext' 'sext_ln1273_422' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (3.42ns)   --->   "%r_V_661 = mul i54 %zext_ln1270_10, i54 %sext_ln1273_422"   --->   Operation 323 'mul' 'r_V_661' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%attn_V_22 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_661, i32 22, i32 53"   --->   Operation 324 'partselect' 'attn_V_22' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1270_11 = zext i31 %r_V_662"   --->   Operation 325 'zext' 'zext_ln1270_11' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i32 %softmax_sum_recip_V_11"   --->   Operation 326 'sext' 'sext_ln1273_423' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (3.42ns)   --->   "%r_V_663 = mul i54 %zext_ln1270_11, i54 %sext_ln1273_423"   --->   Operation 327 'mul' 'r_V_663' <Predicate = (icmp_ln442)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%attn_V_23 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_663, i32 22, i32 53"   --->   Operation 328 'partselect' 'attn_V_23' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%specoccurrence_ln465 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24" [Deit_cpp/src/attention.cpp:465]   --->   Operation 329 'specoccurrence' 'specoccurrence_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin" [Deit_cpp/src/attention.cpp:465]   --->   Operation 330 'specregionend' 'rend' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_23, i32 %attn_V_11" [Deit_cpp/src/attention.cpp:465]   --->   Operation 331 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_22, i32 %attn_V_10" [Deit_cpp/src/attention.cpp:465]   --->   Operation 332 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_21, i32 %attn_V_9" [Deit_cpp/src/attention.cpp:465]   --->   Operation 333 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_20, i32 %attn_V_8" [Deit_cpp/src/attention.cpp:465]   --->   Operation 334 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_19, i32 %attn_V_7" [Deit_cpp/src/attention.cpp:465]   --->   Operation 335 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_18, i32 %attn_V_6" [Deit_cpp/src/attention.cpp:465]   --->   Operation 336 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_17, i32 %attn_V_5" [Deit_cpp/src/attention.cpp:465]   --->   Operation 337 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_16, i32 %attn_V_4" [Deit_cpp/src/attention.cpp:465]   --->   Operation 338 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_15, i32 %attn_V_3" [Deit_cpp/src/attention.cpp:465]   --->   Operation 339 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_14, i32 %attn_V_2" [Deit_cpp/src/attention.cpp:465]   --->   Operation 340 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_13, i32 %attn_V_1" [Deit_cpp/src/attention.cpp:465]   --->   Operation 341 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln465 = store i32 %attn_V_12, i32 %attn_V" [Deit_cpp/src/attention.cpp:465]   --->   Operation 342 'store' 'store_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body82_ifconv" [Deit_cpp/src/attention.cpp:465]   --->   Operation 343 'br' 'br_ln465' <Predicate = (icmp_ln442)> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (1.83ns)   --->   "%v_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %v_stream" [Deit_cpp/src/attention.cpp:468]   --->   Operation 344 'read' 'v_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%r_V_664 = trunc i256 %v_stream_read" [Deit_cpp/src/attention.cpp:468]   --->   Operation 345 'trunc' 'r_V_664' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 192, i32 223" [Deit_cpp/src/attention.cpp:468]   --->   Operation 346 'partselect' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 224, i32 255" [Deit_cpp/src/attention.cpp:468]   --->   Operation 347 'partselect' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%r_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 32, i32 63" [Deit_cpp/src/attention.cpp:468]   --->   Operation 348 'partselect' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 64, i32 95" [Deit_cpp/src/attention.cpp:468]   --->   Operation 349 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 96, i32 127" [Deit_cpp/src/attention.cpp:468]   --->   Operation 350 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 128, i32 159" [Deit_cpp/src/attention.cpp:468]   --->   Operation 351 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %v_stream_read, i32 160, i32 191" [Deit_cpp/src/attention.cpp:468]   --->   Operation 352 'partselect' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%acc_blocks_0_addr = getelementptr i256 %acc_blocks_0, i64 0, i64 %zext_ln436" [Deit_cpp/src/attention.cpp:484]   --->   Operation 353 'getelementptr' 'acc_blocks_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [2/2] (1.23ns)   --->   "%acc_blocks_0_load = load i5 %acc_blocks_0_addr"   --->   Operation 354 'load' 'acc_blocks_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%acc_blocks_1_addr = getelementptr i256 %acc_blocks_1, i64 0, i64 %zext_ln436" [Deit_cpp/src/attention.cpp:484]   --->   Operation 355 'getelementptr' 'acc_blocks_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 356 [2/2] (1.23ns)   --->   "%acc_blocks_1_load = load i5 %acc_blocks_1_addr"   --->   Operation 356 'load' 'acc_blocks_1_load' <Predicate = (!select_ln434_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%acc_blocks_2_addr = getelementptr i256 %acc_blocks_2, i64 0, i64 %zext_ln436" [Deit_cpp/src/attention.cpp:484]   --->   Operation 357 'getelementptr' 'acc_blocks_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [2/2] (1.23ns)   --->   "%acc_blocks_2_load = load i5 %acc_blocks_2_addr"   --->   Operation 358 'load' 'acc_blocks_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%acc_blocks_3_addr = getelementptr i256 %acc_blocks_3, i64 0, i64 %zext_ln436" [Deit_cpp/src/attention.cpp:484]   --->   Operation 359 'getelementptr' 'acc_blocks_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [2/2] (1.23ns)   --->   "%acc_blocks_3_load = load i5 %acc_blocks_3_addr"   --->   Operation 360 'load' 'acc_blocks_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>

State 10 <SV = 9> <Delay = 6.66>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%attn_V_24 = load i32 %attn_V"   --->   Operation 361 'load' 'attn_V_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%attn_V_25 = load i32 %attn_V_1"   --->   Operation 362 'load' 'attn_V_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%attn_V_26 = load i32 %attn_V_2"   --->   Operation 363 'load' 'attn_V_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%attn_V_27 = load i32 %attn_V_3"   --->   Operation 364 'load' 'attn_V_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%attn_V_28 = load i32 %attn_V_4"   --->   Operation 365 'load' 'attn_V_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%attn_V_29 = load i32 %attn_V_5"   --->   Operation 366 'load' 'attn_V_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%attn_V_30 = load i32 %attn_V_6"   --->   Operation 367 'load' 'attn_V_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%attn_V_31 = load i32 %attn_V_7"   --->   Operation 368 'load' 'attn_V_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%attn_V_32 = load i32 %attn_V_8"   --->   Operation 369 'load' 'attn_V_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%attn_V_33 = load i32 %attn_V_9"   --->   Operation 370 'load' 'attn_V_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%attn_V_34 = load i32 %attn_V_10"   --->   Operation 371 'load' 'attn_V_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%attn_V_35 = load i32 %attn_V_11"   --->   Operation 372 'load' 'attn_V_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V_664"   --->   Operation 373 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln434, i32 3, i32 4"   --->   Operation 374 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.47ns)   --->   "%tmp_205 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_V_24, i32 %attn_V_25, i32 %attn_V_26, i2 %trunc_ln"   --->   Operation 375 'mux' 'tmp_205' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i32 %tmp_205"   --->   Operation 376 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (3.42ns)   --->   "%r_V_665 = mul i54 %sext_ln1273_424, i54 %sext_ln1270"   --->   Operation 377 'mul' 'r_V_665' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_665, i32 22, i32 53"   --->   Operation 378 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1270_77 = sext i32 %r_V_7"   --->   Operation 379 'sext' 'sext_ln1270_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (3.42ns)   --->   "%r_V_666 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_77"   --->   Operation 380 'mul' 'r_V_666' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_666, i32 22, i32 53"   --->   Operation 381 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1270_78 = sext i32 %r_V_1"   --->   Operation 382 'sext' 'sext_ln1270_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (3.42ns)   --->   "%r_V_667 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_78"   --->   Operation 383 'mul' 'r_V_667' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_667, i32 22, i32 53"   --->   Operation 384 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1270_79 = sext i32 %r_V_2"   --->   Operation 385 'sext' 'sext_ln1270_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (3.42ns)   --->   "%r_V_668 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_79"   --->   Operation 386 'mul' 'r_V_668' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_668, i32 22, i32 53"   --->   Operation 387 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1270_80 = sext i32 %r_V_3"   --->   Operation 388 'sext' 'sext_ln1270_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (3.42ns)   --->   "%r_V_669 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_80"   --->   Operation 389 'mul' 'r_V_669' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_669, i32 22, i32 53"   --->   Operation 390 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1270_81 = sext i32 %r_V_4"   --->   Operation 391 'sext' 'sext_ln1270_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (3.42ns)   --->   "%r_V_670 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_81"   --->   Operation 392 'mul' 'r_V_670' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_670, i32 22, i32 53"   --->   Operation 393 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1270_82 = sext i32 %r_V_5"   --->   Operation 394 'sext' 'sext_ln1270_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (3.42ns)   --->   "%r_V_671 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_82"   --->   Operation 395 'mul' 'r_V_671' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_671, i32 22, i32 53"   --->   Operation 396 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1270_83 = sext i32 %r_V_6"   --->   Operation 397 'sext' 'sext_ln1270_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (3.42ns)   --->   "%r_V_672 = mul i54 %sext_ln1273_424, i54 %sext_ln1270_83"   --->   Operation 398 'mul' 'r_V_672' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_672, i32 22, i32 53"   --->   Operation 399 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln477_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln818_6, i32 %trunc_ln818_5, i32 %trunc_ln818_4, i32 %trunc_ln818_3, i32 %trunc_ln818_2, i32 %trunc_ln818_1, i32 %trunc_ln818_s, i32 %trunc_ln3" [Deit_cpp/src/attention.cpp:477]   --->   Operation 400 'bitconcatenate' 'or_ln477_6' <Predicate = (select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 401 [1/2] (1.23ns)   --->   "%acc_blocks_0_load = load i5 %acc_blocks_0_addr"   --->   Operation 401 'load' 'acc_blocks_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i256 %acc_blocks_0_load"   --->   Operation 402 'trunc' 'trunc_ln813' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 403 [1/1] (1.01ns)   --->   "%add_ln813 = add i32 %trunc_ln813, i32 %trunc_ln3"   --->   Operation 403 'add' 'add_ln813' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 32, i32 63"   --->   Operation 404 'partselect' 'trunc_ln813_s' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (1.01ns)   --->   "%add_ln813_27 = add i32 %trunc_ln813_s, i32 %trunc_ln818_s"   --->   Operation 405 'add' 'add_ln813_27' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln813_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 64, i32 95"   --->   Operation 406 'partselect' 'trunc_ln813_7' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (1.01ns)   --->   "%add_ln813_28 = add i32 %trunc_ln813_7, i32 %trunc_ln818_1"   --->   Operation 407 'add' 'add_ln813_28' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln813_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 96, i32 127"   --->   Operation 408 'partselect' 'trunc_ln813_8' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (1.01ns)   --->   "%add_ln813_29 = add i32 %trunc_ln813_8, i32 %trunc_ln818_2"   --->   Operation 409 'add' 'add_ln813_29' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln813_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 128, i32 159"   --->   Operation 410 'partselect' 'trunc_ln813_9' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (1.01ns)   --->   "%add_ln813_30 = add i32 %trunc_ln813_9, i32 %trunc_ln818_3"   --->   Operation 411 'add' 'add_ln813_30' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 160, i32 191"   --->   Operation 412 'partselect' 'trunc_ln813_1' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (1.01ns)   --->   "%add_ln813_31 = add i32 %trunc_ln813_1, i32 %trunc_ln818_4"   --->   Operation 413 'add' 'add_ln813_31' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 192, i32 223"   --->   Operation 414 'partselect' 'trunc_ln813_2' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (1.01ns)   --->   "%add_ln813_32 = add i32 %trunc_ln813_2, i32 %trunc_ln818_5"   --->   Operation 415 'add' 'add_ln813_32' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_0_load, i32 224, i32 255"   --->   Operation 416 'partselect' 'trunc_ln813_3' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (1.01ns)   --->   "%add_ln813_33 = add i32 %trunc_ln813_3, i32 %trunc_ln818_6"   --->   Operation 417 'add' 'add_ln813_33' <Predicate = (!select_ln434_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%or_ln813_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_33, i32 %add_ln813_32, i32 %add_ln813_31, i32 %add_ln813_30, i32 %add_ln813_29, i32 %add_ln813_28, i32 %add_ln813_27, i32 %add_ln813"   --->   Operation 418 'bitconcatenate' 'or_ln813_s' <Predicate = (!select_ln434_3)> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.51ns)   --->   "%acc_block_1 = select i1 %select_ln434_3, i256 %or_ln477_6, i256 %or_ln813_s" [Deit_cpp/src/attention.cpp:434]   --->   Operation 419 'select' 'acc_block_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i256 %acc_block_1" [Deit_cpp/src/attention.cpp:484]   --->   Operation 420 'trunc' 'trunc_ln484' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln484_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 32, i32 63" [Deit_cpp/src/attention.cpp:484]   --->   Operation 421 'partselect' 'trunc_ln484_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln484_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 64, i32 95" [Deit_cpp/src/attention.cpp:484]   --->   Operation 422 'partselect' 'trunc_ln484_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln484_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 96, i32 127" [Deit_cpp/src/attention.cpp:484]   --->   Operation 423 'partselect' 'trunc_ln484_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln484_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 128, i32 159" [Deit_cpp/src/attention.cpp:484]   --->   Operation 424 'partselect' 'trunc_ln484_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln484_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 160, i32 191" [Deit_cpp/src/attention.cpp:484]   --->   Operation 425 'partselect' 'trunc_ln484_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln484_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 192, i32 223" [Deit_cpp/src/attention.cpp:484]   --->   Operation 426 'partselect' 'trunc_ln484_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln484_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_1, i32 224, i32 255" [Deit_cpp/src/attention.cpp:484]   --->   Operation 427 'partselect' 'trunc_ln484_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (1.23ns)   --->   "%store_ln484 = store i256 %acc_block_1, i5 %acc_blocks_0_addr" [Deit_cpp/src/attention.cpp:484]   --->   Operation 428 'store' 'store_ln484' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 429 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_V_27, i32 %attn_V_28, i32 %attn_V_29, i2 %trunc_ln"   --->   Operation 429 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i32 %tmp_s"   --->   Operation 430 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (3.42ns)   --->   "%r_V_673 = mul i54 %sext_ln1273_425, i54 %sext_ln1270"   --->   Operation 431 'mul' 'r_V_673' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_673, i32 22, i32 53"   --->   Operation 432 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (3.42ns)   --->   "%r_V_674 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_77"   --->   Operation 433 'mul' 'r_V_674' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_674, i32 22, i32 53"   --->   Operation 434 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 435 [1/1] (3.42ns)   --->   "%r_V_675 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_78"   --->   Operation 435 'mul' 'r_V_675' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_675, i32 22, i32 53"   --->   Operation 436 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [1/1] (3.42ns)   --->   "%r_V_676 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_79"   --->   Operation 437 'mul' 'r_V_676' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_676, i32 22, i32 53"   --->   Operation 438 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (3.42ns)   --->   "%r_V_677 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_80"   --->   Operation 439 'mul' 'r_V_677' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_677, i32 22, i32 53"   --->   Operation 440 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (3.42ns)   --->   "%r_V_678 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_81"   --->   Operation 441 'mul' 'r_V_678' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_678, i32 22, i32 53"   --->   Operation 442 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (3.42ns)   --->   "%r_V_679 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_82"   --->   Operation 443 'mul' 'r_V_679' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_679, i32 22, i32 53"   --->   Operation 444 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (3.42ns)   --->   "%r_V_680 = mul i54 %sext_ln1273_425, i54 %sext_ln1270_83"   --->   Operation 445 'mul' 'r_V_680' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_680, i32 22, i32 53"   --->   Operation 446 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln477_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln818_14, i32 %trunc_ln818_13, i32 %trunc_ln818_12, i32 %trunc_ln818_11, i32 %trunc_ln818_10, i32 %trunc_ln818_9, i32 %trunc_ln818_8, i32 %trunc_ln818_7" [Deit_cpp/src/attention.cpp:477]   --->   Operation 447 'bitconcatenate' 'or_ln477_s' <Predicate = (select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 448 [1/2] (1.23ns)   --->   "%acc_blocks_1_load = load i5 %acc_blocks_1_addr"   --->   Operation 448 'load' 'acc_blocks_1_load' <Predicate = (!select_ln434_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln813_12 = trunc i256 %acc_blocks_1_load"   --->   Operation 449 'trunc' 'trunc_ln813_12' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (1.01ns)   --->   "%add_ln813_34 = add i32 %trunc_ln813_12, i32 %trunc_ln818_7"   --->   Operation 450 'add' 'add_ln813_34' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln813_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 32, i32 63"   --->   Operation 451 'partselect' 'trunc_ln813_4' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (1.01ns)   --->   "%add_ln813_35 = add i32 %trunc_ln813_4, i32 %trunc_ln818_8"   --->   Operation 452 'add' 'add_ln813_35' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln813_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 64, i32 95"   --->   Operation 453 'partselect' 'trunc_ln813_5' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (1.01ns)   --->   "%add_ln813_36 = add i32 %trunc_ln813_5, i32 %trunc_ln818_9"   --->   Operation 454 'add' 'add_ln813_36' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln813_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 96, i32 127"   --->   Operation 455 'partselect' 'trunc_ln813_6' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 456 [1/1] (1.01ns)   --->   "%add_ln813_37 = add i32 %trunc_ln813_6, i32 %trunc_ln818_10"   --->   Operation 456 'add' 'add_ln813_37' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln813_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 128, i32 159"   --->   Operation 457 'partselect' 'trunc_ln813_10' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 458 [1/1] (1.01ns)   --->   "%add_ln813_38 = add i32 %trunc_ln813_10, i32 %trunc_ln818_11"   --->   Operation 458 'add' 'add_ln813_38' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln813_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 160, i32 191"   --->   Operation 459 'partselect' 'trunc_ln813_11' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 460 [1/1] (1.01ns)   --->   "%add_ln813_39 = add i32 %trunc_ln813_11, i32 %trunc_ln818_12"   --->   Operation 460 'add' 'add_ln813_39' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln813_13 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 192, i32 223"   --->   Operation 461 'partselect' 'trunc_ln813_13' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 462 [1/1] (1.01ns)   --->   "%add_ln813_40 = add i32 %trunc_ln813_13, i32 %trunc_ln818_13"   --->   Operation 462 'add' 'add_ln813_40' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln813_14 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_1_load, i32 224, i32 255"   --->   Operation 463 'partselect' 'trunc_ln813_14' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (1.01ns)   --->   "%add_ln813_41 = add i32 %trunc_ln813_14, i32 %trunc_ln818_14"   --->   Operation 464 'add' 'add_ln813_41' <Predicate = (!select_ln434_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln813_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_41, i32 %add_ln813_40, i32 %add_ln813_39, i32 %add_ln813_38, i32 %add_ln813_37, i32 %add_ln813_36, i32 %add_ln813_35, i32 %add_ln813_34"   --->   Operation 465 'bitconcatenate' 'or_ln813_1' <Predicate = (!select_ln434_4)> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.51ns)   --->   "%acc_block_3 = select i1 %select_ln434_4, i256 %or_ln477_s, i256 %or_ln813_1" [Deit_cpp/src/attention.cpp:434]   --->   Operation 466 'select' 'acc_block_3' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln484_8 = trunc i256 %acc_block_3" [Deit_cpp/src/attention.cpp:484]   --->   Operation 467 'trunc' 'trunc_ln484_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln484_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 32, i32 63" [Deit_cpp/src/attention.cpp:484]   --->   Operation 468 'partselect' 'trunc_ln484_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln484_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 64, i32 95" [Deit_cpp/src/attention.cpp:484]   --->   Operation 469 'partselect' 'trunc_ln484_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln484_10 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 96, i32 127" [Deit_cpp/src/attention.cpp:484]   --->   Operation 470 'partselect' 'trunc_ln484_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln484_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 128, i32 159" [Deit_cpp/src/attention.cpp:484]   --->   Operation 471 'partselect' 'trunc_ln484_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln484_12 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 160, i32 191" [Deit_cpp/src/attention.cpp:484]   --->   Operation 472 'partselect' 'trunc_ln484_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln484_13 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 192, i32 223" [Deit_cpp/src/attention.cpp:484]   --->   Operation 473 'partselect' 'trunc_ln484_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln484_14 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_3, i32 224, i32 255" [Deit_cpp/src/attention.cpp:484]   --->   Operation 474 'partselect' 'trunc_ln484_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (1.23ns)   --->   "%store_ln484 = store i256 %acc_block_3, i5 %acc_blocks_1_addr" [Deit_cpp/src/attention.cpp:484]   --->   Operation 475 'store' 'store_ln484' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 476 [1/1] (0.47ns)   --->   "%tmp_206 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_V_30, i32 %attn_V_31, i32 %attn_V_32, i2 %trunc_ln"   --->   Operation 476 'mux' 'tmp_206' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i32 %tmp_206"   --->   Operation 477 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (3.42ns)   --->   "%r_V_681 = mul i54 %sext_ln1273_426, i54 %sext_ln1270"   --->   Operation 478 'mul' 'r_V_681' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_681, i32 22, i32 53"   --->   Operation 479 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (3.42ns)   --->   "%r_V_682 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_77"   --->   Operation 480 'mul' 'r_V_682' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_682, i32 22, i32 53"   --->   Operation 481 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (3.42ns)   --->   "%r_V_683 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_78"   --->   Operation 482 'mul' 'r_V_683' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_683, i32 22, i32 53"   --->   Operation 483 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (3.42ns)   --->   "%r_V_684 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_79"   --->   Operation 484 'mul' 'r_V_684' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_684, i32 22, i32 53"   --->   Operation 485 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (3.42ns)   --->   "%r_V_685 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_80"   --->   Operation 486 'mul' 'r_V_685' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_685, i32 22, i32 53"   --->   Operation 487 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (3.42ns)   --->   "%r_V_686 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_81"   --->   Operation 488 'mul' 'r_V_686' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_686, i32 22, i32 53"   --->   Operation 489 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (3.42ns)   --->   "%r_V_687 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_82"   --->   Operation 490 'mul' 'r_V_687' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_687, i32 22, i32 53"   --->   Operation 491 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 492 [1/1] (3.42ns)   --->   "%r_V_688 = mul i54 %sext_ln1273_426, i54 %sext_ln1270_83"   --->   Operation 492 'mul' 'r_V_688' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_688, i32 22, i32 53"   --->   Operation 493 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln477_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln818_22, i32 %trunc_ln818_21, i32 %trunc_ln818_20, i32 %trunc_ln818_19, i32 %trunc_ln818_18, i32 %trunc_ln818_17, i32 %trunc_ln818_16, i32 %trunc_ln818_15" [Deit_cpp/src/attention.cpp:477]   --->   Operation 494 'bitconcatenate' 'or_ln477_1' <Predicate = (select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 495 [1/2] (1.23ns)   --->   "%acc_blocks_2_load = load i5 %acc_blocks_2_addr"   --->   Operation 495 'load' 'acc_blocks_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln813_15 = trunc i256 %acc_blocks_2_load"   --->   Operation 496 'trunc' 'trunc_ln813_15' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (1.01ns)   --->   "%add_ln813_42 = add i32 %trunc_ln813_15, i32 %trunc_ln818_15"   --->   Operation 497 'add' 'add_ln813_42' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln813_16 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 32, i32 63"   --->   Operation 498 'partselect' 'trunc_ln813_16' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (1.01ns)   --->   "%add_ln813_43 = add i32 %trunc_ln813_16, i32 %trunc_ln818_16"   --->   Operation 499 'add' 'add_ln813_43' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln813_17 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 64, i32 95"   --->   Operation 500 'partselect' 'trunc_ln813_17' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (1.01ns)   --->   "%add_ln813_44 = add i32 %trunc_ln813_17, i32 %trunc_ln818_17"   --->   Operation 501 'add' 'add_ln813_44' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln813_18 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 96, i32 127"   --->   Operation 502 'partselect' 'trunc_ln813_18' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (1.01ns)   --->   "%add_ln813_45 = add i32 %trunc_ln813_18, i32 %trunc_ln818_18"   --->   Operation 503 'add' 'add_ln813_45' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln813_19 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 128, i32 159"   --->   Operation 504 'partselect' 'trunc_ln813_19' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (1.01ns)   --->   "%add_ln813_46 = add i32 %trunc_ln813_19, i32 %trunc_ln818_19"   --->   Operation 505 'add' 'add_ln813_46' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln813_20 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 160, i32 191"   --->   Operation 506 'partselect' 'trunc_ln813_20' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 507 [1/1] (1.01ns)   --->   "%add_ln813_47 = add i32 %trunc_ln813_20, i32 %trunc_ln818_20"   --->   Operation 507 'add' 'add_ln813_47' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln813_21 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 192, i32 223"   --->   Operation 508 'partselect' 'trunc_ln813_21' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 509 [1/1] (1.01ns)   --->   "%add_ln813_48 = add i32 %trunc_ln813_21, i32 %trunc_ln818_21"   --->   Operation 509 'add' 'add_ln813_48' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln813_22 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_2_load, i32 224, i32 255"   --->   Operation 510 'partselect' 'trunc_ln813_22' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 511 [1/1] (1.01ns)   --->   "%add_ln813_49 = add i32 %trunc_ln813_22, i32 %trunc_ln818_22"   --->   Operation 511 'add' 'add_ln813_49' <Predicate = (!select_ln434_5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln813_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_49, i32 %add_ln813_48, i32 %add_ln813_47, i32 %add_ln813_46, i32 %add_ln813_45, i32 %add_ln813_44, i32 %add_ln813_43, i32 %add_ln813_42"   --->   Operation 512 'bitconcatenate' 'or_ln813_2' <Predicate = (!select_ln434_5)> <Delay = 0.00>
ST_10 : Operation 513 [1/1] (0.51ns)   --->   "%acc_block_5 = select i1 %select_ln434_5, i256 %or_ln477_1, i256 %or_ln813_2" [Deit_cpp/src/attention.cpp:434]   --->   Operation 513 'select' 'acc_block_5' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln484_15 = trunc i256 %acc_block_5" [Deit_cpp/src/attention.cpp:484]   --->   Operation 514 'trunc' 'trunc_ln484_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln484_16 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 32, i32 63" [Deit_cpp/src/attention.cpp:484]   --->   Operation 515 'partselect' 'trunc_ln484_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln484_17 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 64, i32 95" [Deit_cpp/src/attention.cpp:484]   --->   Operation 516 'partselect' 'trunc_ln484_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln484_18 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 96, i32 127" [Deit_cpp/src/attention.cpp:484]   --->   Operation 517 'partselect' 'trunc_ln484_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln484_19 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 128, i32 159" [Deit_cpp/src/attention.cpp:484]   --->   Operation 518 'partselect' 'trunc_ln484_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln484_20 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 160, i32 191" [Deit_cpp/src/attention.cpp:484]   --->   Operation 519 'partselect' 'trunc_ln484_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln484_21 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 192, i32 223" [Deit_cpp/src/attention.cpp:484]   --->   Operation 520 'partselect' 'trunc_ln484_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln484_22 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_5, i32 224, i32 255" [Deit_cpp/src/attention.cpp:484]   --->   Operation 521 'partselect' 'trunc_ln484_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (1.23ns)   --->   "%store_ln484 = store i256 %acc_block_5, i5 %acc_blocks_2_addr" [Deit_cpp/src/attention.cpp:484]   --->   Operation 522 'store' 'store_ln484' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 523 [1/1] (0.47ns)   --->   "%tmp_207 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_V_33, i32 %attn_V_34, i32 %attn_V_35, i2 %trunc_ln"   --->   Operation 523 'mux' 'tmp_207' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i32 %tmp_207"   --->   Operation 524 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (3.42ns)   --->   "%r_V_689 = mul i54 %sext_ln1273_427, i54 %sext_ln1270"   --->   Operation 525 'mul' 'r_V_689' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_689, i32 22, i32 53"   --->   Operation 526 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 527 [1/1] (3.42ns)   --->   "%r_V_690 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_77"   --->   Operation 527 'mul' 'r_V_690' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_690, i32 22, i32 53"   --->   Operation 528 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (3.42ns)   --->   "%r_V_691 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_78"   --->   Operation 529 'mul' 'r_V_691' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_691, i32 22, i32 53"   --->   Operation 530 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (3.42ns)   --->   "%r_V_692 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_79"   --->   Operation 531 'mul' 'r_V_692' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_692, i32 22, i32 53"   --->   Operation 532 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (3.42ns)   --->   "%r_V_693 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_80"   --->   Operation 533 'mul' 'r_V_693' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_693, i32 22, i32 53"   --->   Operation 534 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (3.42ns)   --->   "%r_V_694 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_81"   --->   Operation 535 'mul' 'r_V_694' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_694, i32 22, i32 53"   --->   Operation 536 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 537 [1/1] (3.42ns)   --->   "%r_V_695 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_82"   --->   Operation 537 'mul' 'r_V_695' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_695, i32 22, i32 53"   --->   Operation 538 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (3.42ns)   --->   "%r_V_696 = mul i54 %sext_ln1273_427, i54 %sext_ln1270_83"   --->   Operation 539 'mul' 'r_V_696' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_696, i32 22, i32 53"   --->   Operation 540 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 541 [1/1] (0.00ns)   --->   "%or_ln477_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln818_30, i32 %trunc_ln818_29, i32 %trunc_ln818_28, i32 %trunc_ln818_27, i32 %trunc_ln818_26, i32 %trunc_ln818_25, i32 %trunc_ln818_24, i32 %trunc_ln818_23" [Deit_cpp/src/attention.cpp:477]   --->   Operation 541 'bitconcatenate' 'or_ln477_2' <Predicate = (select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 542 [1/2] (1.23ns)   --->   "%acc_blocks_3_load = load i5 %acc_blocks_3_addr"   --->   Operation 542 'load' 'acc_blocks_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln813_23 = trunc i256 %acc_blocks_3_load"   --->   Operation 543 'trunc' 'trunc_ln813_23' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (1.01ns)   --->   "%add_ln813_50 = add i32 %trunc_ln813_23, i32 %trunc_ln818_23"   --->   Operation 544 'add' 'add_ln813_50' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln813_24 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 32, i32 63"   --->   Operation 545 'partselect' 'trunc_ln813_24' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (1.01ns)   --->   "%add_ln813_51 = add i32 %trunc_ln813_24, i32 %trunc_ln818_24"   --->   Operation 546 'add' 'add_ln813_51' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln813_25 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 64, i32 95"   --->   Operation 547 'partselect' 'trunc_ln813_25' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (1.01ns)   --->   "%add_ln813_52 = add i32 %trunc_ln813_25, i32 %trunc_ln818_25"   --->   Operation 548 'add' 'add_ln813_52' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln813_26 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 96, i32 127"   --->   Operation 549 'partselect' 'trunc_ln813_26' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (1.01ns)   --->   "%add_ln813_53 = add i32 %trunc_ln813_26, i32 %trunc_ln818_26"   --->   Operation 550 'add' 'add_ln813_53' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln813_27 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 128, i32 159"   --->   Operation 551 'partselect' 'trunc_ln813_27' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (1.01ns)   --->   "%add_ln813_54 = add i32 %trunc_ln813_27, i32 %trunc_ln818_27"   --->   Operation 552 'add' 'add_ln813_54' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln813_28 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 160, i32 191"   --->   Operation 553 'partselect' 'trunc_ln813_28' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 554 [1/1] (1.01ns)   --->   "%add_ln813_55 = add i32 %trunc_ln813_28, i32 %trunc_ln818_28"   --->   Operation 554 'add' 'add_ln813_55' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln813_29 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 192, i32 223"   --->   Operation 555 'partselect' 'trunc_ln813_29' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (1.01ns)   --->   "%add_ln813_56 = add i32 %trunc_ln813_29, i32 %trunc_ln818_29"   --->   Operation 556 'add' 'add_ln813_56' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln813_30 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_blocks_3_load, i32 224, i32 255"   --->   Operation 557 'partselect' 'trunc_ln813_30' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 558 [1/1] (1.01ns)   --->   "%add_ln813_57 = add i32 %trunc_ln813_30, i32 %trunc_ln818_30"   --->   Operation 558 'add' 'add_ln813_57' <Predicate = (!select_ln434_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%or_ln813_3 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_57, i32 %add_ln813_56, i32 %add_ln813_55, i32 %add_ln813_54, i32 %add_ln813_53, i32 %add_ln813_52, i32 %add_ln813_51, i32 %add_ln813_50"   --->   Operation 559 'bitconcatenate' 'or_ln813_3' <Predicate = (!select_ln434_6)> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (0.51ns)   --->   "%acc_block_7 = select i1 %select_ln434_6, i256 %or_ln477_2, i256 %or_ln813_3" [Deit_cpp/src/attention.cpp:434]   --->   Operation 560 'select' 'acc_block_7' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln484_23 = trunc i256 %acc_block_7" [Deit_cpp/src/attention.cpp:484]   --->   Operation 561 'trunc' 'trunc_ln484_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln484_24 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 32, i32 63" [Deit_cpp/src/attention.cpp:484]   --->   Operation 562 'partselect' 'trunc_ln484_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln484_25 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 64, i32 95" [Deit_cpp/src/attention.cpp:484]   --->   Operation 563 'partselect' 'trunc_ln484_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln484_26 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 96, i32 127" [Deit_cpp/src/attention.cpp:484]   --->   Operation 564 'partselect' 'trunc_ln484_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln484_27 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 128, i32 159" [Deit_cpp/src/attention.cpp:484]   --->   Operation 565 'partselect' 'trunc_ln484_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln484_28 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 160, i32 191" [Deit_cpp/src/attention.cpp:484]   --->   Operation 566 'partselect' 'trunc_ln484_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln484_29 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 192, i32 223" [Deit_cpp/src/attention.cpp:484]   --->   Operation 567 'partselect' 'trunc_ln484_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln484_30 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %acc_block_7, i32 224, i32 255" [Deit_cpp/src/attention.cpp:484]   --->   Operation 568 'partselect' 'trunc_ln484_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (1.23ns)   --->   "%store_ln484 = store i256 %acc_block_7, i5 %acc_blocks_3_addr" [Deit_cpp/src/attention.cpp:484]   --->   Operation 569 'store' 'store_ln484' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 24> <RAM>
ST_10 : Operation 570 [1/1] (0.52ns)   --->   "%tmp_208 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_8, i32 %trunc_ln484_15, i32 %trunc_ln484_23, i32 %trunc_ln484, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 570 'mux' 'tmp_208' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 571 [1/1] (0.52ns)   --->   "%tmp_209 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_9, i32 %trunc_ln484_16, i32 %trunc_ln484_24, i32 %trunc_ln484_1, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 571 'mux' 'tmp_209' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/1] (0.52ns)   --->   "%tmp_210 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_s, i32 %trunc_ln484_17, i32 %trunc_ln484_25, i32 %trunc_ln484_2, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 572 'mux' 'tmp_210' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 573 [1/1] (0.52ns)   --->   "%tmp_211 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_10, i32 %trunc_ln484_18, i32 %trunc_ln484_26, i32 %trunc_ln484_3, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 573 'mux' 'tmp_211' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/1] (0.52ns)   --->   "%tmp_212 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_11, i32 %trunc_ln484_19, i32 %trunc_ln484_27, i32 %trunc_ln484_4, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 574 'mux' 'tmp_212' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 575 [1/1] (0.52ns)   --->   "%tmp_213 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_12, i32 %trunc_ln484_20, i32 %trunc_ln484_28, i32 %trunc_ln484_5, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 575 'mux' 'tmp_213' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [1/1] (0.52ns)   --->   "%tmp_214 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_13, i32 %trunc_ln484_21, i32 %trunc_ln484_29, i32 %trunc_ln484_6, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 576 'mux' 'tmp_214' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 577 [1/1] (0.52ns)   --->   "%tmp_215 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %trunc_ln484_14, i32 %trunc_ln484_22, i32 %trunc_ln484_30, i32 %trunc_ln484_7, i2 %select_ln434_8" [Deit_cpp/src/attention.cpp:493]   --->   Operation 577 'mux' 'tmp_215' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%ret_ln498 = ret" [Deit_cpp/src/attention.cpp:498]   --->   Operation 583 'ret' 'ret_ln498' <Predicate = (icmp_ln432)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln493_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %tmp_215, i32 %tmp_214, i32 %tmp_213, i32 %tmp_212, i32 %tmp_211, i32 %tmp_210, i32 %tmp_209, i32 %tmp_208" [Deit_cpp/src/attention.cpp:493]   --->   Operation 578 'bitconcatenate' 'or_ln493_s' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.00>
ST_11 : Operation 579 [1/1] (1.83ns)   --->   "%write_ln493 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %attn_matmul_v_stream, i256 %or_ln493_s" [Deit_cpp/src/attention.cpp:493]   --->   Operation 579 'write' 'write_ln493' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln494 = br void %if.end127" [Deit_cpp/src/attention.cpp:494]   --->   Operation 580 'br' 'br_ln494' <Predicate = (!select_ln434_1 & !select_ln434_7)> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (1.83ns)   --->   "%write_ln489 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %attn_matmul_v_stream, i256 %acc_block_1" [Deit_cpp/src/attention.cpp:489]   --->   Operation 581 'write' 'write_ln489' <Predicate = (select_ln434_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln490 = br void %for.inc129" [Deit_cpp/src/attention.cpp:490]   --->   Operation 582 'br' 'br_ln490' <Predicate = (select_ln434_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [13]  (0 ns)
	'load' operation ('indvar_flatten_load', Deit_cpp/src/attention.cpp:434) on local variable 'indvar_flatten' [50]  (0 ns)
	'icmp' operation ('icmp_ln434', Deit_cpp/src/attention.cpp:434) [78]  (1.01 ns)
	'select' operation ('select_ln432', Deit_cpp/src/attention.cpp:432) [79]  (0.393 ns)
	'add' operation ('indvars_iv_next1136', Deit_cpp/src/attention.cpp:432) [98]  (0.765 ns)
	'add' operation ('p_mid1', Deit_cpp/src/attention.cpp:434) [103]  (0.765 ns)
	'icmp' operation ('cmp39_not_mid1', Deit_cpp/src/attention.cpp:434) [108]  (0.881 ns)
	'or' operation ('brmerge_mid1', Deit_cpp/src/attention.cpp:432) [109]  (0 ns)
	'select' operation ('select_ln434_2', Deit_cpp/src/attention.cpp:434) [110]  (0.287 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('attn_softmax_info_stream_read', Deit_cpp/src/attention.cpp:448) on port 'attn_softmax_info_stream' (Deit_cpp/src/attention.cpp:448) [134]  (1.84 ns)

 <State 3>: 4.19ns
The critical path consists of the following:
	fifo read operation ('qxk_out_stream_read', Deit_cpp/src/attention.cpp:452) on port 'qxk_out_stream' (Deit_cpp/src/attention.cpp:452) [153]  (1.84 ns)
	'sub' operation ('x.V') [168]  (1.02 ns)
	'call' operation ('r.V') to 'exp<32, 10>' [169]  (1.34 ns)

 <State 4>: 7.16ns
The critical path consists of the following:
	'call' operation ('r.V') to 'exp<32, 10>' [169]  (7.16 ns)

 <State 5>: 7.16ns
The critical path consists of the following:
	'call' operation ('r.V') to 'exp<32, 10>' [169]  (7.16 ns)

 <State 6>: 7.16ns
The critical path consists of the following:
	'call' operation ('r.V') to 'exp<32, 10>' [169]  (7.16 ns)

 <State 7>: 7.16ns
The critical path consists of the following:
	'call' operation ('r.V') to 'exp<32, 10>' [169]  (7.16 ns)

 <State 8>: 6.92ns
The critical path consists of the following:
	'call' operation ('r.V') to 'exp<32, 10>' [169]  (6.92 ns)

 <State 9>: 3.42ns
The critical path consists of the following:
	'mul' operation ('r.V') [172]  (3.42 ns)

 <State 10>: 6.66ns
The critical path consists of the following:
	'load' operation ('attn.V') on local variable 'attn.V' [278]  (0 ns)
	'mux' operation ('tmp_205') [301]  (0.476 ns)
	'mul' operation ('r.V') [303]  (3.42 ns)
	'add' operation ('add_ln813') [330]  (1.02 ns)
	'select' operation ('acc_block_1', Deit_cpp/src/attention.cpp:434) [346]  (0.512 ns)
	'store' operation ('store_ln484', Deit_cpp/src/attention.cpp:484) of variable 'acc_block_1', Deit_cpp/src/attention.cpp:434 on array 'acc_blocks_0' [355]  (1.24 ns)

 <State 11>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln489', Deit_cpp/src/attention.cpp:489) on port 'attn_matmul_v_stream' (Deit_cpp/src/attention.cpp:489) [518]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
