m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Pratice/Homework 1/simulation/modelsim
vbcd_counter
Z1 !s110 1648039455
!i10b 1
!s100 NCDWLCD?18KXY@kD1^T;J3
I4?4nDYSF6mmfH_6Gn]mn80
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1648035910
8D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v
FD:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1648039455.000000
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Pratice/Homework 1}
Z7 tCvgOpt 0
vClock_Counter
Z8 !s110 1648039456
!i10b 1
!s100 >Ra7JDN@OUSH:K9cL_?iL1
IAd]O1hSMc3eNoSXQWiKnK3
R2
R0
w1648038137
8D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v
FD:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v
L0 3
R3
r1
!s85 0
31
Z9 !s108 1648039456.000000
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v|
!i113 1
R5
R6
R7
n@clock_@counter
vedge_detect
R1
!i10b 1
!s100 4gcD@dCnd<o99[hE]RmB22
I=6Dz0[UGb]XzQgdY_9CEc0
R2
R0
w1647496879
8D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v
FD:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v|
!i113 1
R5
R6
R7
vlab1
R8
!i10b 1
!s100 ;6l>b;e;R^L:HcdCQ=Ge>2
IUgHZBTS5M=jQC=:BV0KkJ0
R2
R0
w1648030784
8D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v
FD:/Digital_Logic_Design/Pratice/Homework 1/lab1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v|
!i113 1
R5
R6
R7
vlab1_tb
R8
!i10b 1
!s100 Nl^_9]HWPbP?jHQVULPL62
IN@F??ez0nZ8mRO_j0KP^U2
R2
R0
w1648033048
8D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v
FD:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v
L0 3
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v|
!i113 1
R5
R6
R7
vmod_1sec
R8
!i10b 1
!s100 nZ>zS@UfM?352;<aB[Cka2
I^TNaLUYdXOQ2OWP>2:gLh3
R2
R0
w1648039420
8D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v
FD:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v|
!i113 1
R5
R6
R7
vSEG_HEX
R1
!i10b 1
!s100 f5kd8lG]B2F:zhk]E?XVd3
IQb:SPk]ifk2Vmci;>_:]:3
R2
R0
w1647430599
8D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v
FD:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v
L0 44
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v|
!i113 1
R5
R6
R7
n@s@e@g_@h@e@x
