m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vregister_bank
!s110 1591910172
!i10b 1
!s100 WOQdjM3=cZBBBMA_C3ld<3
IKbVlVC58dM>nQOjB5GJLk3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/shrey/Documents/RISC-V/register_bank
Z2 w1591393695
8C:/Users/shrey/Documents/RISC-V/register_bank/src/register_bank.v
FC:/Users/shrey/Documents/RISC-V/register_bank/src/register_bank.v
L0 8
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1591910172.000000
!s107 C:/Users/shrey/Documents/RISC-V/register_bank/src/register_bank.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/shrey/Documents/RISC-V/register_bank/src/register_bank.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vtb_register_bank
!s110 1591910173
!i10b 1
!s100 QF_cWTEYh5Sm=zZA:zze^2
Ia<:T7BjCi6Z2`^BgMZ?kM0
R0
R1
R2
8C:/Users/shrey/Documents/RISC-V/register_bank/tb/tb_register_bank.v
FC:/Users/shrey/Documents/RISC-V/register_bank/tb/tb_register_bank.v
L0 9
R3
r1
!s85 0
31
!s108 1591910173.000000
!s107 C:/Users/shrey/Documents/RISC-V/register_bank/tb/tb_register_bank.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/shrey/Documents/RISC-V/register_bank/tb/tb_register_bank.v|
!i113 1
R4
R5
