#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 16:44:41 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:44:54 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared               660           1  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     362.450 MHz         20.000          2.759         17.241
 vin_clk_Inferred             1.000 MHz     328.623 MHz       1000.000          3.043        996.957
 DebugCore_JCLK              20.000 MHz     184.570 MHz         50.000          5.418         44.582
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.241       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           996.957       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              24.040       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              22.138       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           46.988       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.201       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.348       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.352       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.502       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.496       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.147       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           997.739       0.000              0            408
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.389       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.380       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0            660
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.294       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.159       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              24.429       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.354       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.983       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.149       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.249       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              24.101       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.512       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.774       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.532       0.000              0            408
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.267       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.257       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0            660
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.470
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.459       4.077         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.203       4.280 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.442       4.722         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.108       4.830 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.119       4.949         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.220       5.169 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.367       5.536         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.074       5.610 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.387       5.997         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.136       6.133 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.133         _N154            
 CLMA_33_756/CECO                  td                    0.136       6.269 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.269         _N153            
 CLMA_33_768/CECO                  td                    0.136       6.405 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.405         _N152            
 CLMA_33_774/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.405         Logic Levels: 6  
                                                                                   Logic: 1.013ns(43.514%), Route: 1.315ns(56.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.392      23.470         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.552      24.022                          
 clock uncertainty                                      -0.150      23.872                          

 Setup time                                             -0.226      23.646                          

 Data required time                                                 23.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.646                          
 Data arrival time                                                   6.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.241                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.472
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_756/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ/CLK

 CLMA_21_756/Q1                    tco                   0.203       4.282 r       sys_reset_n_u0/timer_cnt[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.239       4.521         sys_reset_n_u0/timer_cnt [5]
 CLMA_21_757/Y0                    td                    0.224       4.745 r       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.440       5.185         sys_reset_n_u0/_N670
 CLMA_21_745/Y2                    td                    0.108       5.293 r       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.119       5.412         sys_reset_n_u0/_N57
 CLMA_21_744/Y3                    td                    0.074       5.486 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.385       5.871         sys_reset_n_u0/N3
 CLMA_21_750/CECO                  td                    0.136       6.007 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.007         _N162            
 CLMA_21_756/CECO                  td                    0.136       6.143 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       6.143         _N161            
 CLMA_21_768/CECO                  td                    0.136       6.279 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000       6.279         _N160            
 CLMA_21_774/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.279         Logic Levels: 6  
                                                                                   Logic: 1.017ns(46.227%), Route: 1.183ns(53.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.394      23.472         _N318            
 CLMA_21_774/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.552      24.024                          
 clock uncertainty                                      -0.150      23.874                          

 Setup time                                             -0.226      23.648                          

 Data required time                                                 23.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.648                          
 Data arrival time                                                   6.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.369                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.469
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.459       4.077         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.203       4.280 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.442       4.722         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.108       4.830 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.119       4.949         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.220       5.169 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.367       5.536         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.074       5.610 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.387       5.997         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.136       6.133 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.133         _N154            
 CLMA_33_756/CECO                  td                    0.136       6.269 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.269         _N153            
 CLMA_33_768/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.269         Logic Levels: 5  
                                                                                   Logic: 0.877ns(40.009%), Route: 1.315ns(59.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391      23.469         _N318            
 CLMA_33_768/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.552      24.021                          
 clock uncertainty                                      -0.150      23.871                          

 Setup time                                             -0.226      23.645                          

 Data required time                                                 23.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.645                          
 Data arrival time                                                   6.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.376                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  3.468
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.390       3.468         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMS_27_757/CR1                   tco                   0.174       3.642 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.714         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
 CLMS_27_757/M3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.174ns(70.732%), Route: 0.072ns(29.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.460       4.078         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.609       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Hold time                                               0.044       3.513                          

 Data required time                                                  3.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.513                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.084
  Launch Clock Delay      :  3.474
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.396       3.474         _N318            
 CLMA_21_726/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK

 CLMA_21_726/Q1                    tco                   0.158       3.632 f       i2c_config_m0/lut_index[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=9)        0.089       3.721         lut_index[1]     
 CLMA_21_727/A4                                                            f       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4

 Data arrival time                                                   3.721         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.466       4.084         _N318            
 CLMA_21_727/CLK                                                           r       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.581       3.503                          
 clock uncertainty                                       0.000       3.503                          

 Hold time                                              -0.030       3.473                          

 Data required time                                                  3.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.473                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK

 CLMS_33_745/Q1                    tco                   0.158       3.627 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.087       3.714         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
 CLMS_33_745/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.470                          
 clock uncertainty                                       0.000       3.470                          

 Hold time                                              -0.020       3.450                          

 Data required time                                                  3.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.450                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.005
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.475       3.495         _N320            
 CLMS_75_619/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK

 CLMS_75_619/CR0                   tco                   0.249       3.744 r       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/Q
                                   net (fanout=2)        2.326       6.070         u_CORES/u_debug_core_0/TRIG0_ff[1] [26]
 CLMS_75_607/A2                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   6.070         Logic Levels: 0  
                                                                                   Logic: 0.249ns(9.670%), Route: 2.326ns(90.330%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.408    1003.005         _N319            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.299                          
 clock uncertainty                                      -0.050    1003.249                          

 Setup time                                             -0.222    1003.027                          

 Data required time                                               1003.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.027                          
 Data arrival time                                                   6.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.007
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.478       3.498         _N320            
 CLMA_63_612/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_63_612/CR0                   tco                   0.249       3.747 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=7)        0.394       4.141         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]
 CLMA_63_606/Y0                    td                    0.108       4.249 r       u_CORES/u_debug_core_0/u_Storage_Condition/N196_ac5/LUT6_inst_perm/L6
                                   net (fanout=3)        1.333       5.582         u_CORES/u_debug_core_0/u_Storage_Condition/_N111
 CLMA_57_600/A4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.582         Logic Levels: 1  
                                                                                   Logic: 0.357ns(17.131%), Route: 1.727ns(82.869%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.410    1003.007         _N319            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.301                          
 clock uncertainty                                      -0.050    1003.251                          

 Setup time                                             -0.139    1003.112                          

 Data required time                                               1003.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.112                          
 Data arrival time                                                   5.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.005
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.480       3.500         _N319            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.203       3.703 r       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/Q
                                   net (fanout=2)        1.635       5.338         u_CORES/u_debug_core_0/TRIG0_ff[1] [23]
 CLMA_57_619/C1                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   5.338         Logic Levels: 0  
                                                                                   Logic: 0.203ns(11.045%), Route: 1.635ns(88.955%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.408    1003.005         _N320            
 CLMA_57_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.299                          
 clock uncertainty                                      -0.050    1003.249                          

 Setup time                                             -0.268    1002.981                          

 Data required time                                               1002.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.981                          
 Data arrival time                                                   5.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  3.006
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.409       3.006         _N319            
 CLMA_57_595/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK

 CLMA_57_595/CR2                   tco                   0.173       3.179 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/Q
                                   net (fanout=2)        0.140       3.319         u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1
 CLMA_57_595/B4                                                            f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.319         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.479       3.499         _N319            
 CLMA_57_595/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Hold time                                              -0.036       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                   3.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.494
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.404       3.001         _N320            
 CLMA_75_624/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK

 CLMA_75_624/CR0                   tco                   0.173       3.174 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.314         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20]
 CLMA_75_624/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.314         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.474       3.494         _N320            
 CLMA_75_624/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       3.002                          
 clock uncertainty                                       0.000       3.002                          

 Hold time                                              -0.036       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                   3.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.497
  Launch Clock Delay      :  3.004
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.407       3.004         _N320            
 CLMA_57_625/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK

 CLMA_57_625/CR1                   tco                   0.174       3.178 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.318         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10]
 CLMA_57_625/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.318         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.477       3.497         _N320            
 CLMA_57_625/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       3.005                          
 clock uncertainty                                       0.000       3.005                          

 Hold time                                              -0.036       2.969                          

 Data required time                                                  2.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.969                          
 Data arrival time                                                   3.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  4.073
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.472       4.073         _N317            
 CLMA_81_577/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMA_81_577/Q2                    tco                   0.203       4.276 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.390       4.666         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_81_570/A1                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   4.666         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.233%), Route: 0.390ns(65.767%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.395      28.105         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      29.039                          
 clock uncertainty                                      -0.050      28.989                          

 Setup time                                             -0.283      28.706                          

 Data required time                                                 28.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.706                          
 Data arrival time                                                   4.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  4.074
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.473       4.074         _N317            
 CLMS_75_577/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_75_577/CR0                   tco                   0.249       4.323 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.395       4.718         u_CORES/u_jtag_hub/data_ctrl
 CLMA_81_576/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   4.718         Logic Levels: 0  
                                                                                   Logic: 0.249ns(38.665%), Route: 0.395ns(61.335%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.396      28.106         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.934      29.040                          
 clock uncertainty                                      -0.050      28.990                          

 Setup time                                             -0.144      28.846                          

 Data required time                                                 28.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.846                          
 Data arrival time                                                   4.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  4.074
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.473       4.074         _N317            
 CLMS_75_577/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_75_577/CR0                   tco                   0.249       4.323 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.281       4.604         u_CORES/u_jtag_hub/data_ctrl
 CLMA_81_570/A2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   4.604         Logic Levels: 0  
                                                                                   Logic: 0.249ns(46.981%), Route: 0.281ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.395      28.105         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      29.039                          
 clock uncertainty                                      -0.050      28.989                          

 Setup time                                             -0.238      28.751                          

 Data required time                                                 28.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.751                          
 Data arrival time                                                   4.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.076
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.405       3.231         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_565/CR1                   tco                   0.174       3.405 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.545         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5]
 CLMS_51_565/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.545         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.475       4.076         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.231                          
 clock uncertainty                                       0.000       3.231                          

 Hold time                                              -0.038       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  3.232
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.406       3.232         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_571/CR1                   tco                   0.174       3.406 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.546         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11]
 CLMS_51_571/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.476       4.077         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.232                          
 clock uncertainty                                       0.000       3.232                          

 Hold time                                              -0.038       3.194                          

 Data required time                                                  3.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.194                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  3.233
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.407       3.233         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_619/CR1                   tco                   0.174       3.407 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.547         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95]
 CLMS_63_619/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.477       4.078         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.233                          
 clock uncertainty                                       0.000       3.233                          

 Hold time                                              -0.038       3.195                          

 Data required time                                                  3.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.195                          
 Data arrival time                                                   3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473      27.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.203      28.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.573      28.612         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.229      28.841 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.610      29.451         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.224      29.675 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.390      30.065         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.096      30.161 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.665      30.826         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.826         Logic Levels: 3  
                                                                                   Logic: 0.752ns(25.151%), Route: 2.238ns(74.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.414      53.240         _N316            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  30.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473      27.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.203      28.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.573      28.612         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.229      28.841 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.610      29.451         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.224      29.675 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.390      30.065         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.096      30.161 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.555      30.716         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  30.716         Logic Levels: 3  
                                                                                   Logic: 0.752ns(26.111%), Route: 2.128ns(73.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.414      53.240         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  30.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473      27.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.203      28.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.573      28.612         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.229      28.841 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.610      29.451         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.224      29.675 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.390      30.065         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.096      30.161 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.555      30.716         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.716         Logic Levels: 3  
                                                                                   Logic: 0.752ns(26.111%), Route: 2.128ns(73.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.414      53.240         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  30.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.406      27.276         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.158      27.434 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.178      27.612         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.612         Logic Levels: 0  
                                                                                   Logic: 0.158ns(47.024%), Route: 0.178ns(52.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.474       4.075         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.075                          
 clock uncertainty                                       0.050       4.125                          

 Hold time                                              -0.015       4.110                          

 Data required time                                                  4.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.110                          
 Data arrival time                                                  27.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  2.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403      27.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_81_582/Q0                    tco                   0.158      27.431 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.261      27.692         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_75_582/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.692         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.709%), Route: 0.261ns(62.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.474       4.075         _N317            
 CLMA_75_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.075                          
 clock uncertainty                                       0.050       4.125                          

 Hold time                                               0.044       4.169                          

 Data required time                                                  4.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.169                          
 Data arrival time                                                  27.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.406      27.276         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.158      27.434 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.178      27.612         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/C4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.612         Logic Levels: 0  
                                                                                   Logic: 0.158ns(47.024%), Route: 0.178ns(52.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.474       4.075         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.075                          
 clock uncertainty                                       0.050       4.125                          

 Hold time                                              -0.040       4.085                          

 Data required time                                                  4.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.085                          
 Data arrival time                                                  27.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.464      79.075         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/CR0                   tco                   0.227      79.302 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.797      80.099         u_CORES/id_o [2] 
 CLMA_81_582/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  80.099         Logic Levels: 0  
                                                                                   Logic: 0.227ns(22.168%), Route: 0.797ns(77.832%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403     127.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.273                          
 clock uncertainty                                      -0.050     127.223                          

 Setup time                                             -0.136     127.087                          

 Data required time                                                127.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.087                          
 Data arrival time                                                  80.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.464      79.075         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_81_576/CR2                   tco                   0.227      79.302 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.754      80.056         u_CORES/id_o [0] 
 CLMA_81_582/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  80.056         Logic Levels: 0  
                                                                                   Logic: 0.227ns(23.140%), Route: 0.754ns(76.860%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403     127.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.273                          
 clock uncertainty                                      -0.050     127.223                          

 Setup time                                             -0.136     127.087                          

 Data required time                                                127.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.087                          
 Data arrival time                                                  80.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.464      79.075         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.204      79.279 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.685      79.964         u_CORES/id_o [1] 
 CLMA_81_582/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  79.964         Logic Levels: 0  
                                                                                   Logic: 0.204ns(22.947%), Route: 0.685ns(77.053%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403     127.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.273                          
 clock uncertainty                                      -0.050     127.223                          

 Setup time                                             -0.136     127.087                          

 Data required time                                                127.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.087                          
 Data arrival time                                                  79.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.836
  Launch Clock Delay      :  3.106
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.396     128.106         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/Q0                    tco                   0.159     128.265 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.160     128.425         u_CORES/id_o [3] 
 CLMA_81_582/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.425         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473     127.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.836                          
 clock uncertainty                                       0.050     127.886                          

 Hold time                                               0.043     127.929                          

 Data required time                                                127.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.929                          
 Data arrival time                                                 128.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.833
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.395     128.105         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_81_570/Q0                    tco                   0.159     128.264 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.144     128.408         u_CORES/conf_sel [0]
 CLMA_81_564/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                 128.408         Logic Levels: 0  
                                                                                   Logic: 0.159ns(52.475%), Route: 0.144ns(47.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.470     127.833         _N315            
 CLMA_81_564/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.833                          
 clock uncertainty                                       0.050     127.883                          

 Hold time                                              -0.064     127.819                          

 Data required time                                                127.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.819                          
 Data arrival time                                                 128.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.833
  Launch Clock Delay      :  3.106
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.396     128.106         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.159     128.265 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.258     128.523         u_CORES/id_o [1] 
 CLMS_75_559/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.523         Logic Levels: 0  
                                                                                   Logic: 0.159ns(38.129%), Route: 0.258ns(61.871%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.470     127.833         _N315            
 CLMS_75_559/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.833                          
 clock uncertainty                                       0.050     127.883                          

 Hold time                                              -0.049     127.834                          

 Data required time                                                127.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.834                          
 Data arrival time                                                 128.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.689                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.473
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.185       4.264 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.607       4.871         sys_rst_n        
 CLMS_27_733/RSCO                  td                    0.094       4.965 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.965         _N13             
 CLMS_27_739/RSCO                  td                    0.075       5.040 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.040         _N12             
 CLMS_27_745/RSCO                  td                    0.075       5.115 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.115         _N11             
 CLMS_27_751/RSCO                  td                    0.075       5.190 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       5.190         _N10             
 CLMS_27_757/RSCO                  td                    0.075       5.265 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.265         _N9              
 CLMS_27_769/RSCO                  td                    0.075       5.340 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.340         _N8              
 CLMS_27_775/RSCO                  td                    0.075       5.415 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.415         _N7              
 CLMS_27_781/RSCO                  td                    0.075       5.490 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.490         _N6              
 CLMS_27_787/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.490         Logic Levels: 8  
                                                                                   Logic: 0.804ns(56.981%), Route: 0.607ns(43.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.395      23.473         _N318            
 CLMS_27_787/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.540      24.013                          
 clock uncertainty                                      -0.150      23.863                          

 Recovery time                                          -0.226      23.637                          

 Data required time                                                 23.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.637                          
 Data arrival time                                                   5.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.147                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.203       4.282 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       1.173       5.455         sys_rst_n        
 CLMA_57_726/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.455         Logic Levels: 0  
                                                                                   Logic: 0.203ns(14.753%), Route: 1.173ns(85.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.390      23.468         _N318            
 CLMA_57_726/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.540      24.008                          
 clock uncertainty                                      -0.150      23.858                          

 Recovery time                                          -0.226      23.632                          

 Data required time                                                 23.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.632                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.177                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.203       4.282 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       1.173       5.455         sys_rst_n        
 CLMA_57_727/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.455         Logic Levels: 0  
                                                                                   Logic: 0.203ns(14.753%), Route: 1.173ns(85.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.390      23.468         _N318            
 CLMA_57_727/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.540      24.008                          
 clock uncertainty                                      -0.150      23.858                          

 Recovery time                                          -0.226      23.632                          

 Data required time                                                 23.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.632                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.177                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.158       3.627 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.237       3.864         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/CLK
 clock pessimism                                        -0.540       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Removal time                                           -0.064       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.158       3.627 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.237       3.864         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.540       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Removal time                                           -0.064       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.158       3.627 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.237       3.864         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.540       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Removal time                                           -0.064       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.483       3.503         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.185       3.688 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.599       4.287         u_CORES/u_debug_core_0/resetn
 CLMA_57_558/RSCO                  td                    0.094       4.381 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.381         _N69             
 CLMA_57_564/RSCO                  td                    0.075       4.456 r       u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.456         _N68             
 CLMA_57_570/RSCO                  td                    0.075       4.531 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.531         _N67             
 CLMA_57_576/RSCO                  td                    0.075       4.606 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.606         _N66             
 CLMA_57_582/RSCO                  td                    0.075       4.681 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       4.681         _N65             
 CLMA_57_588/RSCO                  td                    0.075       4.756 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.756         _N64             
 CLMA_57_594/RSCO                  td                    0.075       4.831 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.831         _N63             
 CLMA_57_600/RSCO                  td                    0.075       4.906 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       4.906         _N62             
 CLMA_57_606/RSCO                  td                    0.075       4.981 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.981         _N61             
 CLMA_57_612/RSCO                  td                    0.075       5.056 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.056         _N60             
 CLMA_57_618/RSCO                  td                    0.075       5.131 r       u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.131         _N59             
 CLMA_57_624/RSCO                  td                    0.075       5.206 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.206         _N58             
 CLMA_57_630/RSCO                  td                    0.075       5.281 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.281         _N57             
 CLMA_57_636/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS

 Data arrival time                                                   5.281         Logic Levels: 13 
                                                                                   Logic: 1.179ns(66.310%), Route: 0.599ns(33.690%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.405    1003.002         _N320            
 CLMA_57_636/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.296                          
 clock uncertainty                                      -0.050    1003.246                          

 Recovery time                                          -0.226    1003.020                          

 Data required time                                               1003.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.020                          
 Data arrival time                                                   5.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.483       3.503         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.185       3.688 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      1.224       4.912         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.094       5.006 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.006         _N124            
 CLMS_63_619/RSCO                  td                    0.075       5.081 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.081         _N123            
 CLMS_63_625/RSCO                  td                    0.075       5.156 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.156         _N122            
 CLMS_63_631/RSCO                  td                    0.075       5.231 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       5.231         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS

 Data arrival time                                                   5.231         Logic Levels: 4  
                                                                                   Logic: 0.504ns(29.167%), Route: 1.224ns(70.833%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.404    1003.001         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.295                          
 clock uncertainty                                      -0.050    1003.245                          

 Recovery time                                          -0.226    1003.019                          

 Data required time                                               1003.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.019                          
 Data arrival time                                                   5.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.483       3.503         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.185       3.688 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      1.224       4.912         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.094       5.006 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.006         _N124            
 CLMS_63_619/RSCO                  td                    0.075       5.081 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.081         _N123            
 CLMS_63_625/RSCO                  td                    0.075       5.156 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.156         _N122            
 CLMS_63_631/RSCO                  td                    0.075       5.231 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       5.231         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS

 Data arrival time                                                   5.231         Logic Levels: 4  
                                                                                   Logic: 0.504ns(29.167%), Route: 1.224ns(70.833%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.404    1003.001         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.295                          
 clock uncertainty                                      -0.050    1003.245                          

 Recovery time                                          -0.226    1003.019                          

 Data required time                                               1003.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.019                          
 Data arrival time                                                   5.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.011
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.414       3.011         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.158       3.169 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.357       3.526         u_CORES/u_debug_core_0/resetn
 CLMA_27_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.680%), Route: 0.357ns(69.320%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.484       3.504         _N320            
 CLMA_27_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.294       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Removal time                                           -0.064       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.011
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.414       3.011         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.158       3.169 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.357       3.526         u_CORES/u_debug_core_0/resetn
 CLMA_27_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.680%), Route: 0.357ns(69.320%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.484       3.504         _N320            
 CLMA_27_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.294       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Removal time                                           -0.064       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.011
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.414       3.011         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.158       3.169 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.357       3.526         u_CORES/u_debug_core_0/resetn
 CLMA_27_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.680%), Route: 0.357ns(69.320%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.484       3.504         _N320            
 CLMA_27_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.294       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Removal time                                           -0.064       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.480       3.500         _N320            
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q1                    tco                   0.185       3.685 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        2.832       6.517         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.689 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.689         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.789 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.910         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.910         Logic Levels: 2  
                                                                                   Logic: 3.457ns(53.931%), Route: 2.953ns(46.069%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.479       3.499         _N319            
 CLMS_45_583/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMS_45_583/Q1                    tco                   0.185       3.684 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=3)        2.392       6.076         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    1.172       7.248 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.248         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.728       8.976 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       9.096         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   9.096         Logic Levels: 2  
                                                                                   Logic: 3.085ns(55.119%), Route: 2.512ns(44.881%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[17]/opit_0_inv/CLK
Endpoint    : vout_data[17] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.481       3.501         _N320            
 CLMS_45_613/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK

 CLMS_45_613/Q3                    tco                   0.185       3.686 f       vin_data_d2[17]/opit_0_inv/Q
                                   net (fanout=3)        2.232       5.918         nt_vout_data[17] 
 IOLHR_16_336/DO_P                 td                    1.172       7.090 f       vout_data_obuf[17]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.090         vout_data_obuf[17]/ntO
 IOBS_0_336/PAD                    td                    1.728       8.818 f       vout_data_obuf[17]/opit_0/O
                                   net (fanout=1)        0.132       8.950         vout_data[17]    
 P26                                                                       f       vout_data[17] (port)

 Data arrival time                                                   8.950         Logic Levels: 2  
                                                                                   Logic: 3.085ns(56.616%), Route: 2.364ns(43.384%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.322       1.150         _N1              
 CLMS_27_757/M1                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.150         Logic Levels: 2  
                                                                                   Logic: 0.737ns(64.087%), Route: 0.413ns(35.913%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.297       1.189         nt_vin_vs        
 CLMA_21_642/M2                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.189         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.985%), Route: 0.452ns(38.015%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.646       0.791 f       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.791         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.357       1.239         nt_vin_data[15]  
 CLMS_45_631/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D

 Data arrival time                                                   1.239         Logic Levels: 2  
                                                                                   Logic: 0.737ns(59.483%), Route: 0.502ns(40.517%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.746
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.125       2.871 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.252       3.123         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.070       3.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.075       3.268         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.133       3.401 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.230       3.631         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.040       3.671 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.215       3.886         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.088       3.974 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.974         _N154            
 CLMA_33_756/CECO                  td                    0.088       4.062 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.062         _N153            
 CLMA_33_768/CECO                  td                    0.088       4.150 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.150         _N152            
 CLMA_33_774/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.150         Logic Levels: 6  
                                                                                   Logic: 0.632ns(45.014%), Route: 0.772ns(54.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.271      22.308         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.402      22.710                          
 clock uncertainty                                      -0.150      22.560                          

 Setup time                                             -0.116      22.444                          

 Data required time                                                 22.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.444                          
 Data arrival time                                                   4.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.294                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.749
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.320       2.749         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_33_774/Q3                    tco                   0.125       2.874 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.147       3.021         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMS_33_775/Y1                    td                    0.122       3.143 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.169       3.312         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_33_757/Y1                    td                    0.066       3.378 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.161       3.539         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_33_744/Y2                    td                    0.039       3.578 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.246       3.824         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_33_750/COUT                  td                    0.248       4.072 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.072         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMA_33_756/COUT                  td                    0.056       4.128 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.128         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMA_33_768/COUT                  td                    0.046       4.174 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.174         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMA_33_774/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.174         Logic Levels: 6  
                                                                                   Logic: 0.702ns(49.263%), Route: 0.723ns(50.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.271      22.308         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.441      22.749                          
 clock uncertainty                                      -0.150      22.599                          

 Setup time                                             -0.057      22.542                          

 Data required time                                                 22.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.542                          
 Data arrival time                                                   4.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.368                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.746
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.125       2.871 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.252       3.123         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.070       3.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.075       3.268         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.133       3.401 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.230       3.631         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.040       3.671 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.215       3.886         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.088       3.974 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.974         _N154            
 CLMA_33_756/CECO                  td                    0.088       4.062 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.062         _N153            
 CLMA_33_768/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.062         Logic Levels: 5  
                                                                                   Logic: 0.544ns(41.337%), Route: 0.772ns(58.663%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270      22.307         _N318            
 CLMA_33_768/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.402      22.709                          
 clock uncertainty                                      -0.150      22.559                          

 Setup time                                             -0.116      22.443                          

 Data required time                                                 22.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.443                          
 Data arrival time                                                   4.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.381                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.747
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.269       2.306         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMS_27_757/CR1                   tco                   0.124       2.430 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.053       2.483         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
 CLMS_27_757/M3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   2.483         Logic Levels: 0  
                                                                                   Logic: 0.124ns(70.056%), Route: 0.053ns(29.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.318       2.747         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.440       2.307                          
 clock uncertainty                                       0.000       2.307                          

 Hold time                                               0.027       2.334                          

 Data required time                                                  2.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.334                          
 Data arrival time                                                   2.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.753
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.276       2.313         _N318            
 CLMA_21_726/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK

 CLMA_21_726/Q1                    tco                   0.103       2.416 r       i2c_config_m0/lut_index[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=9)        0.059       2.475         lut_index[1]     
 CLMA_21_727/A4                                                            r       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4

 Data arrival time                                                   2.475         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.324       2.753         _N318            
 CLMA_21_727/CLK                                                           r       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.425       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Hold time                                              -0.015       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK

 CLMS_33_745/Q1                    tco                   0.103       2.410 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.058       2.468         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
 CLMS_33_745/A5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.468         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.014       2.294                          

 Data required time                                                  2.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.294                          
 Data arrival time                                                   2.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.048
  Launch Clock Delay      :  2.391
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.334       2.391         _N320            
 CLMS_75_619/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK

 CLMS_75_619/CR0                   tco                   0.141       2.532 f       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/Q
                                   net (fanout=2)        1.398       3.930         u_CORES/u_debug_core_0/TRIG0_ff[1] [26]
 CLMS_75_607/A2                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.930         Logic Levels: 0  
                                                                                   Logic: 0.141ns(9.162%), Route: 1.398ns(90.838%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.289    1002.048         _N319            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.251                          
 clock uncertainty                                      -0.050    1002.201                          

 Setup time                                             -0.112    1002.089                          

 Data required time                                               1002.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.089                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.050
  Launch Clock Delay      :  2.394
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMA_63_612/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_63_612/CR0                   tco                   0.141       2.535 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=7)        0.227       2.762         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]
 CLMA_63_606/Y0                    td                    0.070       2.832 f       u_CORES/u_debug_core_0/u_Storage_Condition/N196_ac5/LUT6_inst_perm/L6
                                   net (fanout=3)        0.832       3.664         u_CORES/u_debug_core_0/u_Storage_Condition/_N111
 CLMA_57_600/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.664         Logic Levels: 1  
                                                                                   Logic: 0.211ns(16.614%), Route: 1.059ns(83.386%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.291    1002.050         _N319            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.253                          
 clock uncertainty                                      -0.050    1002.203                          

 Setup time                                             -0.078    1002.125                          

 Data required time                                               1002.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.125                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.048
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.339       2.396         _N319            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.125       2.521 f       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/Q
                                   net (fanout=2)        1.035       3.556         u_CORES/u_debug_core_0/TRIG0_ff[1] [23]
 CLMA_57_619/C1                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   3.556         Logic Levels: 0  
                                                                                   Logic: 0.125ns(10.776%), Route: 1.035ns(89.224%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.289    1002.048         _N320            
 CLMA_57_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.251                          
 clock uncertainty                                      -0.050    1002.201                          

 Setup time                                             -0.134    1002.067                          

 Data required time                                               1002.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.067                          
 Data arrival time                                                   3.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm/I0
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.389
  Launch Clock Delay      :  2.042
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.283       2.042         _N319            
 CLMA_57_559/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/CLK

 CLMA_57_559/CR2                   tco                   0.122       2.164 r       u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/Q
                                   net (fanout=2)        0.056       2.220         u_CORES/u_debug_core_0/TRIG0_ff[1] [46]
 CLMA_57_559/B0                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.220         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.539%), Route: 0.056ns(31.461%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.332       2.389         _N319            
 CLMA_57_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.346       2.043                          
 clock uncertainty                                       0.000       2.043                          

 Hold time                                              -0.072       1.971                          

 Data required time                                                  1.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.971                          
 Data arrival time                                                   2.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.403
  Launch Clock Delay      :  2.056
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.297       2.056         _N319            
 CLMA_21_600/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1/CLK

 CLMA_21_600/CR1                   tco                   0.123       2.179 r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1/L5Q
                                   net (fanout=1)        0.110       2.289         u_CORES/u_debug_core_0/data_pipe[0] [4]
 CLMA_21_600/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.289         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.790%), Route: 0.110ns(47.210%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.346       2.403         _N319            
 CLMA_21_600/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.057                          
 clock uncertainty                                       0.000       2.057                          

 Hold time                                              -0.018       2.039                          

 Data required time                                                  2.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.039                          
 Data arrival time                                                   2.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.398
  Launch Clock Delay      :  2.052
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.293       2.052         _N320            
 CLMA_21_630/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_21_630/CR0                   tco                   0.123       2.175 f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.101       2.276         u_CORES/u_debug_core_0/data_pipe[0] [8]
 CLMA_21_630/B3                                                            f       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.276         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.341       2.398         _N320            
 CLMA_21_630/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.052                          
 clock uncertainty                                       0.000       2.052                          

 Hold time                                              -0.026       2.026                          

 Data required time                                                  2.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.026                          
 Data arrival time                                                   2.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.187
  Launch Clock Delay      :  2.584
  Clock Pessimism Removal :  0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.331       2.584         _N317            
 CLMA_81_577/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMA_81_577/Q2                    tco                   0.119       2.703 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.233       2.936         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_81_570/A1                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.936         Logic Levels: 0  
                                                                                   Logic: 0.119ns(33.807%), Route: 0.233ns(66.193%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.283      27.187         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.382      27.569                          
 clock uncertainty                                      -0.050      27.519                          

 Setup time                                             -0.154      27.365                          

 Data required time                                                 27.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.365                          
 Data arrival time                                                   2.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.188
  Launch Clock Delay      :  2.585
  Clock Pessimism Removal :  0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332       2.585         _N317            
 CLMS_75_577/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_75_577/CR0                   tco                   0.141       2.726 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.227       2.953         u_CORES/u_jtag_hub/data_ctrl
 CLMA_81_576/C4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   2.953         Logic Levels: 0  
                                                                                   Logic: 0.141ns(38.315%), Route: 0.227ns(61.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.284      27.188         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.382      27.570                          
 clock uncertainty                                      -0.050      27.520                          

 Setup time                                             -0.086      27.434                          

 Data required time                                                 27.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.434                          
 Data arrival time                                                   2.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.187
  Launch Clock Delay      :  2.584
  Clock Pessimism Removal :  0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.331       2.584         _N317            
 CLMA_81_577/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_81_577/Q3                    tco                   0.125       2.709 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.160       2.869         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_81_570/A0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.869         Logic Levels: 0  
                                                                                   Logic: 0.125ns(43.860%), Route: 0.160ns(56.140%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.283      27.187         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.382      27.569                          
 clock uncertainty                                      -0.050      27.519                          

 Setup time                                             -0.152      27.367                          

 Data required time                                                 27.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.367                          
 Data arrival time                                                   2.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.587
  Launch Clock Delay      :  2.118
  Clock Pessimism Removal :  -0.469

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.285       2.118         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_565/CR1                   tco                   0.124       2.242 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.343         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5]
 CLMS_51_565/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.343         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.334       2.587         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.469       2.118                          
 clock uncertainty                                       0.000       2.118                          

 Hold time                                              -0.026       2.092                          

 Data required time                                                  2.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.092                          
 Data arrival time                                                   2.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.119
  Clock Pessimism Removal :  -0.469

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.286       2.119         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_571/CR1                   tco                   0.124       2.243 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.344         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11]
 CLMS_51_571/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.344         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.335       2.588         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.469       2.119                          
 clock uncertainty                                       0.000       2.119                          

 Hold time                                              -0.026       2.093                          

 Data required time                                                  2.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.093                          
 Data arrival time                                                   2.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.589
  Launch Clock Delay      :  2.121
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.288       2.121         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_619/CR1                   tco                   0.124       2.245 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.346         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95]
 CLMS_63_619/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.346         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.336       2.589         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       2.121                          
 clock uncertainty                                       0.000       2.121                          

 Hold time                                              -0.026       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332      26.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.125      26.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.345      27.292         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.125      27.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.391      27.808         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.123      27.931 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.234      28.165         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.055      28.220 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.387      28.607         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.607         Logic Levels: 3  
                                                                                   Logic: 0.428ns(23.978%), Route: 1.357ns(76.022%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.294      52.127         _N316            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332      26.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.125      26.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.345      27.292         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.125      27.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.391      27.808         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.123      27.931 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.234      28.165         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.055      28.220 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.322      28.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  28.542         Logic Levels: 3  
                                                                                   Logic: 0.428ns(24.884%), Route: 1.292ns(75.116%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.294      52.127         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332      26.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.125      26.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.345      27.292         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.125      27.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.391      27.808         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.123      27.931 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.234      28.165         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.055      28.220 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.322      28.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.542         Logic Levels: 3  
                                                                                   Logic: 0.428ns(24.884%), Route: 1.292ns(75.116%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.294      52.127         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  1.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.286      26.493         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.103      26.596 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.129      26.725         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/B5                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.725         Logic Levels: 0  
                                                                                   Logic: 0.103ns(44.397%), Route: 0.129ns(55.603%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.333       2.586         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.586                          
 clock uncertainty                                       0.050       2.636                          

 Hold time                                              -0.012       2.624                          

 Data required time                                                  2.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.624                          
 Data arrival time                                                  26.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  1.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.286      26.493         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.103      26.596 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.129      26.725         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/C4                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.725         Logic Levels: 0  
                                                                                   Logic: 0.103ns(44.397%), Route: 0.129ns(55.603%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.333       2.586         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.586                          
 clock uncertainty                                       0.050       2.636                          

 Hold time                                              -0.024       2.612                          

 Data required time                                                  2.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.612                          
 Data arrival time                                                  26.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  1.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283      26.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_81_582/Q0                    tco                   0.103      26.593 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.193      26.786         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_75_582/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.786         Logic Levels: 0  
                                                                                   Logic: 0.103ns(34.797%), Route: 0.193ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.333       2.586         _N317            
 CLMA_75_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.586                          
 clock uncertainty                                       0.050       2.636                          

 Hold time                                               0.027       2.663                          

 Data required time                                                  2.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.663                          
 Data arrival time                                                  26.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332      77.763         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/CR0                   tco                   0.140      77.903 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.480      78.383         u_CORES/id_o [2] 
 CLMA_81_582/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  78.383         Logic Levels: 0  
                                                                                   Logic: 0.140ns(22.581%), Route: 0.480ns(77.419%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283     126.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                      -0.050     126.440                          

 Setup time                                             -0.074     126.366                          

 Data required time                                                126.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.366                          
 Data arrival time                                                  78.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332      77.763         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.126      77.889 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.445      78.334         u_CORES/id_o [1] 
 CLMA_81_582/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  78.334         Logic Levels: 0  
                                                                                   Logic: 0.126ns(22.067%), Route: 0.445ns(77.933%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283     126.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                      -0.050     126.440                          

 Setup time                                             -0.074     126.366                          

 Data required time                                                126.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.366                          
 Data arrival time                                                  78.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332      77.763         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_81_576/CR2                   tco                   0.140      77.903 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.429      78.332         u_CORES/id_o [0] 
 CLMA_81_582/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  78.332         Logic Levels: 0  
                                                                                   Logic: 0.140ns(24.605%), Route: 0.429ns(75.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283     126.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                      -0.050     126.440                          

 Setup time                                             -0.074     126.366                          

 Data required time                                                126.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.366                          
 Data arrival time                                                  78.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.822
  Launch Clock Delay      :  2.188
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.284     127.188         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/Q0                    tco                   0.104     127.292 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.118     127.410         u_CORES/id_o [3] 
 CLMA_81_582/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 127.410         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.847%), Route: 0.118ns(53.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332     126.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.822                          
 clock uncertainty                                       0.050     126.872                          

 Hold time                                               0.026     126.898                          

 Data required time                                                126.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.898                          
 Data arrival time                                                 127.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  2.187
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.283     127.187         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_81_570/Q0                    tco                   0.109     127.296 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.103     127.399         u_CORES/conf_sel [0]
 CLMA_81_564/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                 127.399         Logic Levels: 0  
                                                                                   Logic: 0.109ns(51.415%), Route: 0.103ns(48.585%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.328     126.818         _N315            
 CLMA_81_564/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.818                          
 clock uncertainty                                       0.050     126.868                          

 Hold time                                              -0.038     126.830                          

 Data required time                                                126.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.830                          
 Data arrival time                                                 127.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  2.188
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.284     127.188         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.104     127.292 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.188     127.480         u_CORES/id_o [1] 
 CLMS_75_559/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.480         Logic Levels: 0  
                                                                                   Logic: 0.104ns(35.616%), Route: 0.188ns(64.384%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.328     126.818         _N315            
 CLMS_75_559/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.818                          
 clock uncertainty                                       0.050     126.868                          

 Hold time                                              -0.025     126.843                          

 Data required time                                                126.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.843                          
 Data arrival time                                                 127.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.125       2.873 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.396       3.269         sys_rst_n        
 CLMS_27_733/RSCO                  td                    0.052       3.321 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.321         _N13             
 CLMS_27_739/RSCO                  td                    0.049       3.370 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.370         _N12             
 CLMS_27_745/RSCO                  td                    0.049       3.419 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.419         _N11             
 CLMS_27_751/RSCO                  td                    0.049       3.468 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.468         _N10             
 CLMS_27_757/RSCO                  td                    0.049       3.517 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.517         _N9              
 CLMS_27_769/RSCO                  td                    0.049       3.566 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.566         _N8              
 CLMS_27_775/RSCO                  td                    0.049       3.615 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.615         _N7              
 CLMS_27_781/RSCO                  td                    0.049       3.664 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.664         _N6              
 CLMS_27_787/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.664         Logic Levels: 8  
                                                                                   Logic: 0.520ns(56.769%), Route: 0.396ns(43.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.275      22.312         _N318            
 CLMS_27_787/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.392      22.704                          
 clock uncertainty                                      -0.150      22.554                          

 Recovery time                                          -0.116      22.438                          

 Data required time                                                 22.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.438                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.774                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.125       2.873 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.607       3.480         sys_rst_n        
 CLMA_27_720/RSCO                  td                    0.052       3.532 r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.532         _N34             
 CLMA_27_726/RSCO                  td                    0.049       3.581 r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.581         _N33             
 CLMA_27_732/RSCO                  td                    0.049       3.630 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.630         _N32             
 CLMA_27_738/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.630         Logic Levels: 3  
                                                                                   Logic: 0.275ns(31.179%), Route: 0.607ns(68.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.273      22.310         _N318            
 CLMA_27_738/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.392      22.702                          
 clock uncertainty                                      -0.150      22.552                          

 Recovery time                                          -0.116      22.436                          

 Data required time                                                 22.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.436                          
 Data arrival time                                                   3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.806                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.125       2.873 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.607       3.480         sys_rst_n        
 CLMA_27_720/RSCO                  td                    0.052       3.532 r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.532         _N34             
 CLMA_27_726/RSCO                  td                    0.049       3.581 r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.581         _N33             
 CLMA_27_732/RSCO                  td                    0.049       3.630 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.630         _N32             
 CLMA_27_738/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.630         Logic Levels: 3  
                                                                                   Logic: 0.275ns(31.179%), Route: 0.607ns(68.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.273      22.310         _N318            
 CLMA_27_738/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.392      22.702                          
 clock uncertainty                                      -0.150      22.552                          

 Recovery time                                          -0.116      22.436                          

 Data required time                                                 22.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.436                          
 Data arrival time                                                   3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.806                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.109       2.416 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.169       2.585         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/CLK
 clock pessimism                                        -0.392       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                           -0.038       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.109       2.416 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.169       2.585         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.392       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                           -0.038       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.109       2.416 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.169       2.585         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.392       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                           -0.038       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.044
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.342       2.399         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.125       2.524 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.385       2.909         u_CORES/u_debug_core_0/resetn
 CLMA_57_558/RSCO                  td                    0.052       2.961 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       2.961         _N69             
 CLMA_57_564/RSCO                  td                    0.049       3.010 r       u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.010         _N68             
 CLMA_57_570/RSCO                  td                    0.049       3.059 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.059         _N67             
 CLMA_57_576/RSCO                  td                    0.049       3.108 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.108         _N66             
 CLMA_57_582/RSCO                  td                    0.049       3.157 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.157         _N65             
 CLMA_57_588/RSCO                  td                    0.049       3.206 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.206         _N64             
 CLMA_57_594/RSCO                  td                    0.049       3.255 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.255         _N63             
 CLMA_57_600/RSCO                  td                    0.049       3.304 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.304         _N62             
 CLMA_57_606/RSCO                  td                    0.049       3.353 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.353         _N61             
 CLMA_57_612/RSCO                  td                    0.049       3.402 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.402         _N60             
 CLMA_57_618/RSCO                  td                    0.049       3.451 r       u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.451         _N59             
 CLMA_57_624/RSCO                  td                    0.049       3.500 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.500         _N58             
 CLMA_57_630/RSCO                  td                    0.049       3.549 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.549         _N57             
 CLMA_57_636/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS

 Data arrival time                                                   3.549         Logic Levels: 13 
                                                                                   Logic: 0.765ns(66.522%), Route: 0.385ns(33.478%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.285    1002.044         _N320            
 CLMA_57_636/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.247                          
 clock uncertainty                                      -0.050    1002.197                          

 Recovery time                                          -0.116    1002.081                          

 Data required time                                               1002.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.081                          
 Data arrival time                                                   3.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.043
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.342       2.399         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.125       2.524 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.799       3.323         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.052       3.375 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.375         _N124            
 CLMS_63_619/RSCO                  td                    0.049       3.424 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.424         _N123            
 CLMS_63_625/RSCO                  td                    0.049       3.473 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.473         _N122            
 CLMS_63_631/RSCO                  td                    0.049       3.522 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.522         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS

 Data arrival time                                                   3.522         Logic Levels: 4  
                                                                                   Logic: 0.324ns(28.851%), Route: 0.799ns(71.149%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.284    1002.043         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.246                          
 clock uncertainty                                      -0.050    1002.196                          

 Recovery time                                          -0.116    1002.080                          

 Data required time                                               1002.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.080                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.043
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.342       2.399         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.125       2.524 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.799       3.323         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.052       3.375 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.375         _N124            
 CLMS_63_619/RSCO                  td                    0.049       3.424 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.424         _N123            
 CLMS_63_625/RSCO                  td                    0.049       3.473 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.473         _N122            
 CLMS_63_631/RSCO                  td                    0.049       3.522 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.522         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS

 Data arrival time                                                   3.522         Logic Levels: 4  
                                                                                   Logic: 0.324ns(28.851%), Route: 0.799ns(71.149%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.284    1002.043         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.246                          
 clock uncertainty                                      -0.050    1002.196                          

 Recovery time                                          -0.116    1002.080                          

 Data required time                                               1002.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.080                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.294       2.053         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.109       2.162 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.248       2.410         u_CORES/u_debug_core_0/resetn
 CLMS_45_631/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS

 Data arrival time                                                   2.410         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.532%), Route: 0.248ns(69.468%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMS_45_631/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.191                          
 clock uncertainty                                       0.000       2.191                          

 Removal time                                           -0.038       2.153                          

 Data required time                                                  2.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.153                          
 Data arrival time                                                   2.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.294       2.053         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.109       2.162 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.248       2.410         u_CORES/u_debug_core_0/resetn
 CLMS_45_631/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS

 Data arrival time                                                   2.410         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.532%), Route: 0.248ns(69.468%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMS_45_631/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.191                          
 clock uncertainty                                       0.000       2.191                          

 Removal time                                           -0.038       2.153                          

 Data required time                                                  2.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.153                          
 Data arrival time                                                   2.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.294       2.053         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.109       2.162 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.248       2.410         u_CORES/u_debug_core_0/resetn
 CLMS_45_631/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/RS

 Data arrival time                                                   2.410         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.532%), Route: 0.248ns(69.468%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMS_45_631/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.191                          
 clock uncertainty                                       0.000       2.191                          

 Removal time                                           -0.038       2.153                          

 Data required time                                                  2.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.153                          
 Data arrival time                                                   2.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.339       2.396         _N320            
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q1                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.798       4.319         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.807 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.807         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.353 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.474         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.474         Logic Levels: 2  
                                                                                   Logic: 2.159ns(52.943%), Route: 1.919ns(47.057%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.336       2.393         _N319            
 CLMS_51_577/CLK                                                           r       vin_data_d2[18]/opit_0_inv/CLK

 CLMS_51_577/Q3                    tco                   0.125       2.518 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=3)        1.199       3.717         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    0.488       4.205 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.205         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    1.546       5.751 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       5.874         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   5.874         Logic Levels: 2  
                                                                                   Logic: 2.159ns(62.022%), Route: 1.322ns(37.978%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.338       2.395         _N319            
 CLMS_45_583/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMS_45_583/Q1                    tco                   0.125       2.520 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.586       4.106         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.594 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.594         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.742 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.862         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.862         Logic Levels: 2  
                                                                                   Logic: 1.761ns(50.793%), Route: 1.706ns(49.207%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.440       0.531 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.531         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.604 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.231       0.835         _N1              
 CLMS_27_757/M1                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   0.835         Logic Levels: 2  
                                                                                   Logic: 0.513ns(61.437%), Route: 0.322ns(38.563%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.216       0.884         nt_vin_vs        
 CLMA_21_642/M2                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.884         Logic Levels: 2  
                                                                                   Logic: 0.513ns(58.032%), Route: 0.371ns(41.968%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.445       0.590 r       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.590         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.254       0.917         nt_vin_data[15]  
 CLMS_45_631/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D

 Data arrival time                                                   0.917         Logic Levels: 2  
                                                                                   Logic: 0.518ns(56.489%), Route: 0.399ns(43.511%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 14.000 sec
Action report_timing: CPU time elapsed is 12.969 sec
Current time: Thu Jul 28 16:44:54 2022
Action report_timing: Peak memory pool usage is 734,642,176 bytes
Report timing is finished successfully.
