
*** Running vivado
    with args -log BASYS3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BASYS3.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source BASYS3.tcl -notrace
Command: synth_design -top BASYS3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 818.840 ; gain = 177.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BASYS3' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:1]
INFO: [Synth 8-6157] synthesizing module 'PULLDOWN_INVERTER' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:47]
INFO: [Synth 8-6155] done synthesizing module 'PULLDOWN_INVERTER' (1#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:47]
INFO: [Synth 8-6157] synthesizing module 'OCRES' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:59]
INFO: [Synth 8-6155] done synthesizing module 'OCRES' (2#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:59]
INFO: [Synth 8-6157] synthesizing module 'PWM_GENERATOR' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:84]
	Parameter WIDTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PWM_GENERATOR' (3#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:84]
INFO: [Synth 8-6157] synthesizing module 'DIRECTION_CONTROLLER' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:497]
INFO: [Synth 8-6155] done synthesizing module 'DIRECTION_CONTROLLER' (4#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:497]
WARNING: [Synth 8-7023] instance 'CONTROLLER' of module 'DIRECTION_CONTROLLER' has 12 connections declared, but only 11 given [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:24]
INFO: [Synth 8-6157] synthesizing module 'HZ_COUNTER' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:586]
INFO: [Synth 8-6155] done synthesizing module 'HZ_COUNTER' (5#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:586]
INFO: [Synth 8-6157] synthesizing module 'COLORSEN' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:118]
INFO: [Synth 8-6155] done synthesizing module 'COLORSEN' (6#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:118]
INFO: [Synth 8-6157] synthesizing module 'SHIFT_REG' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:411]
WARNING: [Synth 8-6014] Unused sequential element FF1_reg was removed.  [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:449]
WARNING: [Synth 8-6014] Unused sequential element old_reg was removed.  [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:456]
INFO: [Synth 8-6155] done synthesizing module 'SHIFT_REG' (7#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:411]
INFO: [Synth 8-6157] synthesizing module 'SERVO' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:374]
WARNING: [Synth 8-6014] Unused sequential element WIDTH_reg was removed.  [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:394]
INFO: [Synth 8-6155] done synthesizing module 'SERVO' (8#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:374]
INFO: [Synth 8-6157] synthesizing module 'CLK_WIZ100K' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:193]
INFO: [Synth 8-6155] done synthesizing module 'CLK_WIZ100K' (9#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:193]
INFO: [Synth 8-6157] synthesizing module 'SEVENSEG' [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:215]
	Parameter dash bound to: 7'b0111111 
	Parameter H bound to: 7'b0001001 
	Parameter R bound to: 7'b1001110 
	Parameter E bound to: 7'b0000110 
	Parameter D bound to: 7'b0100001 
	Parameter B bound to: 7'b0000011 
	Parameter L bound to: 7'b1000111 
	Parameter U bound to: 7'b1000001 
	Parameter G bound to: 7'b0010000 
	Parameter N bound to: 7'b1001000 
	Parameter first bound to: 4'b1110 
	Parameter second bound to: 4'b1101 
	Parameter third bound to: 4'b1011 
	Parameter fourth bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'SEVENSEG' (10#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:215]
WARNING: [Synth 8-3848] Net DISCOL in module/entity BASYS3 does not have driver. [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:16]
INFO: [Synth 8-6155] done synthesizing module 'BASYS3' (11#1) [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/sources_1/new/BASYS3.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 882.215 ; gain = 240.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 882.215 ; gain = 240.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 882.215 ; gain = 240.883
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Projects/BASYSProj/BASYSProj.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BASYS3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BASYS3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1005.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1005.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.273 ; gain = 363.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.273 ; gain = 363.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.273 ; gain = 363.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "FF1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FF1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FF1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WIDTH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.273 ; gain = 363.941
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'MOTORA' (PWM_GENERATOR) to 'MOTORB'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 5     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OCRES 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module PWM_GENERATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module DIRECTION_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
Module HZ_COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module COLORSEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module SHIFT_REG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module SERVO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
Module CLK_WIZ100K 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SEVENSEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "CLOCK_TOW/WIDTH" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TCS3200/S1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1005.273 ; gain = 363.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1005.273 ; gain = 363.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   120|
|3     |LUT1   |    13|
|4     |LUT2   |    61|
|5     |LUT3   |    39|
|6     |LUT4   |   103|
|7     |LUT5   |    51|
|8     |LUT6   |   104|
|9     |FDRE   |   307|
|10    |IBUF   |    13|
|11    |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------------+------+
|      |Instance     |Module               |Cells |
+------+-------------+---------------------+------+
|1     |top          |                     |   854|
|2     |  CLOCK_TOW  |SERVO                |    43|
|3     |  CONTROLLER |DIRECTION_CONTROLLER |   105|
|4     |  DIGICOL    |COLORSEN             |   102|
|5     |  DISPLAY    |SEVENSEG             |    56|
|6     |  FLIP_CHAIN |SHIFT_REG            |   125|
|7     |  MOTORA     |PWM_GENERATOR        |    26|
|8     |  RES        |OCRES                |    93|
|9     |  TCS3200    |HZ_COUNTER           |   221|
|10    |  kCLK       |CLK_WIZ100K          |    25|
+------+-------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1035.605 ; gain = 271.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.605 ; gain = 394.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1047.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1047.957 ; gain = 666.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Projects/BASYSProj/BASYSProj.runs/synth_1/BASYS3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BASYS3_utilization_synth.rpt -pb BASYS3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 15:01:11 2022...
