/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire [27:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [35:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [16:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [31:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[139] ? in_data[156] : in_data[116];
  assign celloutsig_0_38z = ~celloutsig_0_36z[5];
  assign celloutsig_1_17z = ~celloutsig_1_8z;
  assign celloutsig_1_15z = ~((in_data[117] | celloutsig_1_8z) & (in_data[169] | celloutsig_1_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z | in_data[84]) & (celloutsig_0_6z | celloutsig_0_3z[1]));
  assign celloutsig_0_23z = celloutsig_0_15z[8] | ~(celloutsig_0_9z[21]);
  reg [15:0] _10_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 16'h0000;
    else _10_ <= { in_data[6:1], celloutsig_0_55z, celloutsig_0_16z };
  assign out_data[15:0] = _10_;
  reg [3:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 4'h0;
    else _11_ <= { in_data[9:7], celloutsig_0_18z };
  assign { _02_[3], _00_, _01_, _02_[0] } = _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_9z[14:13], celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z } & celloutsig_0_1z[27:25];
  assign celloutsig_0_3z = { in_data[72], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } & { celloutsig_0_1z[32:29], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[6:1], celloutsig_1_2z } >= { in_data[162:157], celloutsig_1_2z };
  assign celloutsig_0_31z = { _03_[1:0], celloutsig_0_16z, celloutsig_0_5z } >= _03_;
  assign celloutsig_0_20z = { celloutsig_0_7z[8:4], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z } > celloutsig_0_7z[11:0];
  assign celloutsig_0_18z = { in_data[57:54], celloutsig_0_0z } < { in_data[23:20], celloutsig_0_2z };
  assign celloutsig_0_34z = { celloutsig_0_28z[1:0], celloutsig_0_28z } % { 1'h1, _02_[3], _00_, _01_, _02_[0] };
  assign celloutsig_0_36z = { celloutsig_0_15z[4:1], _02_[3], _00_, _01_, _02_[0], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_16z } % { 1'h1, celloutsig_0_17z[1:0], celloutsig_0_28z, celloutsig_0_34z };
  assign celloutsig_1_4z = celloutsig_1_3z[1] ? { in_data[125:121], celloutsig_1_2z, celloutsig_1_2z } : { in_data[124:121], celloutsig_1_3z[2], 1'h0, celloutsig_1_3z[0] };
  assign celloutsig_0_10z = celloutsig_0_0z ? { in_data[86:77], celloutsig_0_3z, celloutsig_0_8z } : { celloutsig_0_1z[35:24], celloutsig_0_7z, 1'h0, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[153:148] != { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[130:123], celloutsig_1_0z } != { in_data[189:183], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[104:99], celloutsig_1_3z } != in_data[139:131];
  assign celloutsig_1_3z = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_28z = ~ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_0z = & in_data[64:59];
  assign celloutsig_1_18z = & celloutsig_1_9z[8:5];
  assign celloutsig_0_4z = | { celloutsig_0_1z[12:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = | { celloutsig_0_7z[12:4], celloutsig_0_11z };
  assign celloutsig_0_16z = | { in_data[71:54], celloutsig_0_14z };
  assign celloutsig_0_6z = | in_data[17:13];
  assign celloutsig_0_65z = | celloutsig_0_41z[4:0];
  assign celloutsig_0_19z = | { celloutsig_0_15z[15:2], celloutsig_0_12z };
  assign celloutsig_0_2z = | { in_data[33:15], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_1z[23:1] >> { celloutsig_0_1z[26:7], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[80:78], celloutsig_0_4z, celloutsig_0_2z } >> in_data[84:80];
  assign celloutsig_0_55z = { celloutsig_0_10z[24:23], celloutsig_0_31z, celloutsig_0_17z } <<< in_data[90:82];
  assign celloutsig_0_7z = { celloutsig_0_1z[35:24], celloutsig_0_4z } <<< { celloutsig_0_1z[17:6], celloutsig_0_0z };
  assign celloutsig_1_19z = { in_data[191:180], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_15z } <<< { in_data[122:100], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_15z = { celloutsig_0_10z[22:9], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z } <<< in_data[63:47];
  assign celloutsig_0_39z = { celloutsig_0_36z[6:5], _03_, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_38z, celloutsig_0_3z } >>> { celloutsig_0_9z[15:2], celloutsig_0_21z };
  assign celloutsig_1_5z = { in_data[118:112], celloutsig_1_2z, celloutsig_1_3z } >>> { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_7z[11:1], celloutsig_0_6z } - { celloutsig_0_1z[11:4], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[77:42] - in_data[94:59];
  assign celloutsig_0_17z = celloutsig_0_3z - celloutsig_0_7z[5:0];
  assign celloutsig_0_41z = { celloutsig_0_13z[0], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_23z } ~^ celloutsig_0_39z[6:1];
  assign celloutsig_1_9z = { in_data[152:131], celloutsig_1_0z } ^ in_data[150:128];
  assign celloutsig_0_21z = in_data[85:83] ^ celloutsig_0_1z[9:7];
  assign celloutsig_0_5z = ~((celloutsig_0_4z & in_data[34]) | (celloutsig_0_4z & celloutsig_0_3z[3]));
  assign celloutsig_1_16z = ~((celloutsig_1_11z & celloutsig_1_9z[17]) | (celloutsig_1_8z & celloutsig_1_8z));
  assign _02_[2:1] = { _00_, _01_ };
  assign { out_data[128:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z };
endmodule
