Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 19 23:34:36 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chip8_timing_summary_routed.rpt -pb chip8_timing_summary_routed.pb -rpx chip8_timing_summary_routed.rpx -warn_on_violation
| Design       : chip8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
HPDR-1     Warning           Port pin direction inconsistency                           5           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
SYNTH-10   Warning           Wide multiplier                                            3           
SYNTH-14   Warning           DSP cannot absorb non-zero init register                   12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7930)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16236)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7930)
---------------------------
 There are 4750 register/latch pins with no clock driven by root clock pin: i_clck (HIGH)

 There are 3180 register/latch pins with no clock driven by root clock pin: r_CLOCK_CPU_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16236)
----------------------------------------------------
 There are 16236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                16242          inf        0.000                      0                16242           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16242 Endpoints
Min Delay         16242 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[10][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.464ns  (logic 2.538ns (3.877%)  route 62.926ns (96.123%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       36.074    60.461    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  CPU/r_DISPLAY_BUFFER[10][29]_i_10/O
                         net (fo=1, routed)           0.877    61.462    CPU/r_DISPLAY_BUFFER[10][29]_i_10_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I4_O)        0.124    61.586 r  CPU/r_DISPLAY_BUFFER[10][29]_i_9/O
                         net (fo=1, routed)           0.813    62.398    CPU/r_DISPLAY_BUFFER[10]732_in[29]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.124    62.522 r  CPU/r_DISPLAY_BUFFER[10][29]_i_8/O
                         net (fo=1, routed)           0.280    62.802    CPU/r_DISPLAY_BUFFER[10]598_in[29]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.124    62.926 r  CPU/r_DISPLAY_BUFFER[10][29]_i_5/O
                         net (fo=3, routed)           0.857    63.783    CPU/r_DISPLAY_BUFFER[10]531_in[29]
    SLICE_X0Y143         LUT3 (Prop_lut3_I1_O)        0.152    63.935 r  CPU/r_DISPLAY_BUFFER[10][29]_i_6/O
                         net (fo=1, routed)           0.162    64.097    CPU/mux566_out[29]
    SLICE_X0Y143         LUT6 (Prop_lut6_I3_O)        0.326    64.423 r  CPU/r_DISPLAY_BUFFER[10][29]_i_3/O
                         net (fo=1, routed)           0.917    65.340    CPU/r_DISPLAY_BUFFER_reg[10]_11[29]
    SLICE_X0Y144         LUT6 (Prop_lut6_I3_O)        0.124    65.464 r  CPU/r_DISPLAY_BUFFER[10][29]_i_1/O
                         net (fo=1, routed)           0.000    65.464    CPU/r_DISPLAY_BUFFER[10][29]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[17][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.174ns  (logic 2.534ns (3.888%)  route 62.640ns (96.112%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       35.814    60.201    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X1Y145         LUT5 (Prop_lut5_I4_O)        0.124    60.325 r  CPU/r_DISPLAY_BUFFER[17][29]_i_11/O
                         net (fo=1, routed)           0.645    60.971    CPU/r_DISPLAY_BUFFER[17][29]_i_11_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I4_O)        0.124    61.095 r  CPU/r_DISPLAY_BUFFER[17][29]_i_10/O
                         net (fo=1, routed)           0.886    61.981    CPU/r_DISPLAY_BUFFER[17]718_in[29]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.124    62.105 r  CPU/r_DISPLAY_BUFFER[17][29]_i_8/O
                         net (fo=1, routed)           0.282    62.387    CPU/r_DISPLAY_BUFFER[17]584_in[29]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.124    62.511 r  CPU/r_DISPLAY_BUFFER[17][29]_i_5/O
                         net (fo=3, routed)           0.862    63.372    CPU/r_DISPLAY_BUFFER[17]517_in[29]
    SLICE_X2Y144         LUT3 (Prop_lut3_I1_O)        0.146    63.518 r  CPU/r_DISPLAY_BUFFER[17][29]_i_6/O
                         net (fo=1, routed)           0.165    63.684    CPU/mux552_out[29]
    SLICE_X2Y144         LUT6 (Prop_lut6_I3_O)        0.328    64.012 r  CPU/r_DISPLAY_BUFFER[17][29]_i_3/O
                         net (fo=1, routed)           1.038    65.050    CPU/r_DISPLAY_BUFFER[17][29]_i_3_n_0
    SLICE_X2Y143         LUT6 (Prop_lut6_I3_O)        0.124    65.174 r  CPU/r_DISPLAY_BUFFER[17][29]_i_1/O
                         net (fo=1, routed)           0.000    65.174    CPU/r_DISPLAY_BUFFER[17][29]_i_1_n_0
    SLICE_X2Y143         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[17][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[1][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.146ns  (logic 2.544ns (3.905%)  route 62.602ns (96.095%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       36.190    60.577    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X13Y148        LUT5 (Prop_lut5_I4_O)        0.124    60.701 r  CPU/r_DISPLAY_BUFFER[1][28]_i_13/O
                         net (fo=1, routed)           0.469    61.170    CPU/r_DISPLAY_BUFFER[1][28]_i_13_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I4_O)        0.124    61.294 r  CPU/r_DISPLAY_BUFFER[1][28]_i_11/O
                         net (fo=1, routed)           0.670    61.964    CPU/r_DISPLAY_BUFFER[1]750_in[28]
    SLICE_X13Y148        LUT4 (Prop_lut4_I3_O)        0.124    62.088 r  CPU/r_DISPLAY_BUFFER[1][28]_i_8/O
                         net (fo=1, routed)           0.667    62.755    CPU/r_DISPLAY_BUFFER[1]616_in[28]
    SLICE_X13Y148        LUT6 (Prop_lut6_I2_O)        0.124    62.879 r  CPU/r_DISPLAY_BUFFER[1][28]_i_5/O
                         net (fo=3, routed)           1.237    64.117    CPU/r_DISPLAY_BUFFER[1]549_in[28]
    SLICE_X19Y150        LUT3 (Prop_lut3_I1_O)        0.152    64.269 r  CPU/r_DISPLAY_BUFFER[1][28]_i_6/O
                         net (fo=1, routed)           0.267    64.535    CPU/mux584_out[28]
    SLICE_X19Y150        LUT6 (Prop_lut6_I3_O)        0.332    64.867 r  CPU/r_DISPLAY_BUFFER[1][28]_i_3/O
                         net (fo=1, routed)           0.154    65.022    CPU/r_DISPLAY_BUFFER_reg[1]_12[28]
    SLICE_X19Y150        LUT6 (Prop_lut6_I3_O)        0.124    65.146 r  CPU/r_DISPLAY_BUFFER[1][28]_i_1/O
                         net (fo=1, routed)           0.000    65.146    CPU/r_DISPLAY_BUFFER[1][28]_i_1_n_0
    SLICE_X19Y150        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[12][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.031ns  (logic 2.544ns (3.912%)  route 62.487ns (96.088%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       36.302    60.689    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X0Y141         LUT5 (Prop_lut5_I4_O)        0.124    60.813 r  CPU/r_DISPLAY_BUFFER[12][29]_i_14/O
                         net (fo=1, routed)           0.890    61.703    CPU/r_DISPLAY_BUFFER[12][29]_i_14_n_0
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.124    61.827 r  CPU/r_DISPLAY_BUFFER[12][29]_i_11/O
                         net (fo=1, routed)           0.645    62.473    CPU/r_DISPLAY_BUFFER[12]728_in[29]
    SLICE_X0Y141         LUT5 (Prop_lut5_I2_O)        0.124    62.597 r  CPU/r_DISPLAY_BUFFER[12][29]_i_8/O
                         net (fo=1, routed)           0.280    62.876    CPU/r_DISPLAY_BUFFER[12]594_in[29]
    SLICE_X0Y141         LUT5 (Prop_lut5_I1_O)        0.124    63.000 r  CPU/r_DISPLAY_BUFFER[12][29]_i_5/O
                         net (fo=3, routed)           0.651    63.651    CPU/r_DISPLAY_BUFFER[12]527_in[29]
    SLICE_X0Y142         LUT3 (Prop_lut3_I1_O)        0.152    63.803 r  CPU/r_DISPLAY_BUFFER[12][29]_i_6/O
                         net (fo=1, routed)           0.288    64.091    CPU/mux562_out[29]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.332    64.423 r  CPU/r_DISPLAY_BUFFER[12][29]_i_3/O
                         net (fo=1, routed)           0.484    64.907    CPU/r_DISPLAY_BUFFER_reg[12]_14[29]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.124    65.031 r  CPU/r_DISPLAY_BUFFER[12][29]_i_1/O
                         net (fo=1, routed)           0.000    65.031    CPU/r_DISPLAY_BUFFER[12][29]_i_1_n_0
    SLICE_X0Y142         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[12][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[10][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.930ns  (logic 2.558ns (3.940%)  route 62.372ns (96.060%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       35.780    60.167    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X2Y146         LUT5 (Prop_lut5_I4_O)        0.124    60.291 r  CPU/r_DISPLAY_BUFFER[10][28]_i_10/O
                         net (fo=1, routed)           0.897    61.187    CPU/r_DISPLAY_BUFFER[10][28]_i_10_n_0
    SLICE_X2Y146         LUT6 (Prop_lut6_I4_O)        0.124    61.311 r  CPU/r_DISPLAY_BUFFER[10][28]_i_9/O
                         net (fo=1, routed)           0.670    61.982    CPU/r_DISPLAY_BUFFER[10]732_in[28]
    SLICE_X2Y146         LUT5 (Prop_lut5_I2_O)        0.124    62.106 r  CPU/r_DISPLAY_BUFFER[10][28]_i_8/O
                         net (fo=1, routed)           0.701    62.807    CPU/r_DISPLAY_BUFFER[10]598_in[28]
    SLICE_X3Y146         LUT6 (Prop_lut6_I2_O)        0.124    62.931 r  CPU/r_DISPLAY_BUFFER[10][28]_i_5/O
                         net (fo=3, routed)           0.679    63.610    CPU/r_DISPLAY_BUFFER[10]531_in[28]
    SLICE_X6Y146         LUT3 (Prop_lut3_I1_O)        0.150    63.760 r  CPU/r_DISPLAY_BUFFER[10][28]_i_6/O
                         net (fo=1, routed)           0.289    64.049    CPU/mux566_out[28]
    SLICE_X5Y146         LUT6 (Prop_lut6_I3_O)        0.348    64.397 r  CPU/r_DISPLAY_BUFFER[10][28]_i_3/O
                         net (fo=1, routed)           0.409    64.806    CPU/r_DISPLAY_BUFFER_reg[10]_11[28]
    SLICE_X6Y146         LUT6 (Prop_lut6_I3_O)        0.124    64.930 r  CPU/r_DISPLAY_BUFFER[10][28]_i_1/O
                         net (fo=1, routed)           0.000    64.930    CPU/r_DISPLAY_BUFFER[10][28]_i_1_n_0
    SLICE_X6Y146         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[19][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.742ns  (logic 2.768ns (4.275%)  route 61.974ns (95.725%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       35.837    60.224    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X10Y141        LUT5 (Prop_lut5_I4_O)        0.150    60.374 r  CPU/r_DISPLAY_BUFFER[19][29]_i_15/O
                         net (fo=1, routed)           1.080    61.454    CPU/r_DISPLAY_BUFFER[19][29]_i_15_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I5_O)        0.328    61.782 r  CPU/r_DISPLAY_BUFFER[19][29]_i_11/O
                         net (fo=1, routed)           0.171    61.952    CPU/r_DISPLAY_BUFFER[19]714_in[29]
    SLICE_X2Y141         LUT4 (Prop_lut4_I3_O)        0.124    62.076 r  CPU/r_DISPLAY_BUFFER[19][29]_i_8/O
                         net (fo=1, routed)           0.427    62.504    CPU/r_DISPLAY_BUFFER[19]580_in[29]
    SLICE_X2Y142         LUT5 (Prop_lut5_I1_O)        0.124    62.628 r  CPU/r_DISPLAY_BUFFER[19][29]_i_5/O
                         net (fo=3, routed)           0.691    63.319    CPU/r_DISPLAY_BUFFER[19]513_in[29]
    SLICE_X2Y142         LUT3 (Prop_lut3_I1_O)        0.150    63.469 r  CPU/r_DISPLAY_BUFFER[19][29]_i_6/O
                         net (fo=1, routed)           0.165    63.634    CPU/mux548_out[29]
    SLICE_X2Y142         LUT6 (Prop_lut6_I3_O)        0.328    63.962 r  CPU/r_DISPLAY_BUFFER[19][29]_i_3/O
                         net (fo=1, routed)           0.656    64.618    CPU/r_DISPLAY_BUFFER[19][29]_i_3_n_0
    SLICE_X3Y142         LUT6 (Prop_lut6_I3_O)        0.124    64.742 r  CPU/r_DISPLAY_BUFFER[19][29]_i_1/O
                         net (fo=1, routed)           0.000    64.742    CPU/r_DISPLAY_BUFFER[19][29]_i_1_n_0
    SLICE_X3Y142         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[19][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.641ns  (logic 2.060ns (3.187%)  route 62.581ns (96.813%))
  Logic Levels:           11  (FDRE=1 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       36.340    60.727    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X15Y147        LUT5 (Prop_lut5_I4_O)        0.124    60.851 r  CPU/r_DISPLAY_BUFFER[0][28]_i_12/O
                         net (fo=1, routed)           0.645    61.496    CPU/r_DISPLAY_BUFFER[0][28]_i_12_n_0
    SLICE_X15Y147        LUT6 (Prop_lut6_I4_O)        0.124    61.620 r  CPU/r_DISPLAY_BUFFER[0][28]_i_6/O
                         net (fo=2, routed)           1.004    62.624    CPU/r_DISPLAY_BUFFER[0]755_in[28]
    SLICE_X14Y146        LUT6 (Prop_lut6_I2_O)        0.124    62.748 f  CPU/r_DISPLAY_BUFFER[0][28]_i_10/O
                         net (fo=1, routed)           0.844    63.592    CPU/r_DISPLAY_BUFFER[0][28]_i_10_n_0
    SLICE_X14Y146        LUT6 (Prop_lut6_I5_O)        0.124    63.716 f  CPU/r_DISPLAY_BUFFER[0][28]_i_3/O
                         net (fo=1, routed)           0.801    64.517    CPU/r_DISPLAY_BUFFER[0][28]_i_3_n_0
    SLICE_X14Y147        LUT5 (Prop_lut5_I2_O)        0.124    64.641 r  CPU/r_DISPLAY_BUFFER[0][28]_i_1/O
                         net (fo=1, routed)           0.000    64.641    CPU/r_DISPLAY_BUFFER[0][28]_i_1_n_0
    SLICE_X14Y147        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[2][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.600ns  (logic 2.558ns (3.960%)  route 62.042ns (96.040%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       34.218    58.605    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X0Y152         LUT5 (Prop_lut5_I4_O)        0.124    58.729 r  CPU/r_DISPLAY_BUFFER[2][26]_i_14/O
                         net (fo=1, routed)           0.667    59.396    CPU/r_DISPLAY_BUFFER[2][26]_i_14_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I4_O)        0.124    59.520 r  CPU/r_DISPLAY_BUFFER[2][26]_i_12/O
                         net (fo=1, routed)           0.995    60.516    CPU/r_DISPLAY_BUFFER[2]748_in[26]
    SLICE_X1Y153         LUT4 (Prop_lut4_I3_O)        0.124    60.640 r  CPU/r_DISPLAY_BUFFER[2][26]_i_8/O
                         net (fo=1, routed)           0.797    61.437    CPU/r_DISPLAY_BUFFER[2]614_in[26]
    SLICE_X1Y154         LUT5 (Prop_lut5_I1_O)        0.124    61.561 r  CPU/r_DISPLAY_BUFFER[2][26]_i_5/O
                         net (fo=3, routed)           1.281    62.842    CPU/r_DISPLAY_BUFFER[2]547_in[26]
    SLICE_X12Y154        LUT3 (Prop_lut3_I2_O)        0.150    62.992 r  CPU/r_DISPLAY_BUFFER[2][26]_i_6/O
                         net (fo=1, routed)           0.286    63.277    CPU/mux582_out[26]
    SLICE_X12Y154        LUT6 (Prop_lut6_I3_O)        0.348    63.625 r  CPU/r_DISPLAY_BUFFER[2][26]_i_3/O
                         net (fo=1, routed)           0.850    64.476    CPU/r_DISPLAY_BUFFER[2][26]_i_3_n_0
    SLICE_X12Y154        LUT6 (Prop_lut6_I3_O)        0.124    64.600 r  CPU/r_DISPLAY_BUFFER[2][26]_i_1/O
                         net (fo=1, routed)           0.000    64.600    CPU/r_DISPLAY_BUFFER[2][26]_i_1_n_0
    SLICE_X12Y154        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[16][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.570ns  (logic 2.544ns (3.940%)  route 62.026ns (96.060%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       36.131    60.518    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X1Y142         LUT5 (Prop_lut5_I4_O)        0.124    60.642 r  CPU/r_DISPLAY_BUFFER[16][29]_i_12/O
                         net (fo=1, routed)           0.433    61.075    CPU/r_DISPLAY_BUFFER[16][29]_i_12_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I4_O)        0.124    61.199 r  CPU/r_DISPLAY_BUFFER[16][29]_i_10/O
                         net (fo=1, routed)           0.670    61.869    CPU/r_DISPLAY_BUFFER[16]720_in[29]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.124    61.993 r  CPU/r_DISPLAY_BUFFER[16][29]_i_8/O
                         net (fo=1, routed)           0.263    62.256    CPU/r_DISPLAY_BUFFER[16]586_in[29]
    SLICE_X1Y142         LUT5 (Prop_lut5_I1_O)        0.124    62.380 r  CPU/r_DISPLAY_BUFFER[16][29]_i_5/O
                         net (fo=3, routed)           0.846    63.226    CPU/r_DISPLAY_BUFFER[16]519_in[29]
    SLICE_X3Y143         LUT3 (Prop_lut3_I1_O)        0.152    63.378 r  CPU/r_DISPLAY_BUFFER[16][29]_i_6/O
                         net (fo=1, routed)           0.267    63.645    CPU/mux554_out[29]
    SLICE_X3Y143         LUT6 (Prop_lut6_I3_O)        0.332    63.977 r  CPU/r_DISPLAY_BUFFER[16][29]_i_3/O
                         net (fo=1, routed)           0.469    64.446    CPU/r_DISPLAY_BUFFER[16][29]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I3_O)        0.124    64.570 r  CPU/r_DISPLAY_BUFFER[16][29]_i_1/O
                         net (fo=1, routed)           0.000    64.570    CPU/r_DISPLAY_BUFFER[16][29]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[16][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[11][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.534ns  (logic 2.538ns (3.933%)  route 61.996ns (96.067%))
  Logic Levels:           13  (FDRE=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y151        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/C
    SLICE_X26Y151        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/p_STATE_MACHINE.v_Y_COOR_reg[2]/Q
                         net (fo=1292, routed)       18.160    18.616    CPU/p_STATE_MACHINE.v_Y_COOR_reg_n_0_[2]
    SLICE_X50Y185        MUXF7 (Prop_muxf7_S_O)       0.314    18.930 r  CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111/O
                         net (fo=1, routed)           1.145    20.075    CPU/r_DISPLAY_BUFFER_reg[0][63]_i_111_n_0
    SLICE_X52Y190        LUT6 (Prop_lut6_I5_O)        0.298    20.373 r  CPU/r_DISPLAY_BUFFER[0][63]_i_38/O
                         net (fo=4, routed)           1.470    21.843    CPU/r_DISPLAY_BUFFER[0][63]_i_38_n_0
    SLICE_X46Y169        LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  CPU/r_DISPLAY_BUFFER[0][63]_i_15/O
                         net (fo=2, routed)           1.241    23.208    CPU/r_DISPLAY_BUFFER[0][63]_i_15_n_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I0_O)        0.124    23.332 r  CPU/r_DISPLAY_BUFFER[0][63]_i_7/O
                         net (fo=14, routed)          0.931    24.263    CPU/r_DISPLAY_BUFFER[0][63]_i_7_n_0
    SLICE_X45Y159        LUT6 (Prop_lut6_I3_O)        0.124    24.387 r  CPU/r_DISPLAY_BUFFER[25][47]_i_2/O
                         net (fo=1257, routed)       35.287    59.674    CPU/r_DISPLAY_BUFFER[25][47]_i_2_n_0
    SLICE_X0Y147         LUT5 (Prop_lut5_I4_O)        0.124    59.798 r  CPU/r_DISPLAY_BUFFER[11][27]_i_15/O
                         net (fo=1, routed)           0.444    60.242    CPU/r_DISPLAY_BUFFER[11][27]_i_15_n_0
    SLICE_X0Y147         LUT6 (Prop_lut6_I4_O)        0.124    60.366 r  CPU/r_DISPLAY_BUFFER[11][27]_i_13/O
                         net (fo=1, routed)           0.946    61.312    CPU/r_DISPLAY_BUFFER[11]730_in[27]
    SLICE_X0Y148         LUT5 (Prop_lut5_I2_O)        0.124    61.436 r  CPU/r_DISPLAY_BUFFER[11][27]_i_10/O
                         net (fo=1, routed)           0.288    61.724    CPU/r_DISPLAY_BUFFER[11]596_in[27]
    SLICE_X3Y148         LUT5 (Prop_lut5_I1_O)        0.124    61.848 r  CPU/r_DISPLAY_BUFFER[11][27]_i_7/O
                         net (fo=3, routed)           0.676    62.524    CPU/r_DISPLAY_BUFFER[11]529_in[27]
    SLICE_X3Y148         LUT3 (Prop_lut3_I1_O)        0.152    62.676 r  CPU/r_DISPLAY_BUFFER[11][27]_i_8/O
                         net (fo=1, routed)           0.693    63.369    CPU/mux564_out[27]
    SLICE_X3Y148         LUT6 (Prop_lut6_I3_O)        0.326    63.695 r  CPU/r_DISPLAY_BUFFER[11][27]_i_3/O
                         net (fo=1, routed)           0.716    64.410    CPU/r_DISPLAY_BUFFER[11][27]_i_3_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I3_O)        0.124    64.534 r  CPU/r_DISPLAY_BUFFER[11][27]_i_1/O
                         net (fo=1, routed)           0.000    64.534    CPU/r_DISPLAY_BUFFER[11][27]_i_1_n_0
    SLICE_X7Y149         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[11][27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[31][63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[63][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[31][63]/C
    SLICE_X79Y160        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[31][63]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[31]_0[63]
    SLICE_X78Y160        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[63][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[11][47]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[175][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y173        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[11][47]/C
    SLICE_X48Y173        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[11][47]/Q
                         net (fo=1, routed)           0.064     0.192    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[11]_20[47]
    SLICE_X49Y173        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[175][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[25][54]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[54][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[25][54]/C
    SLICE_X36Y199        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[25][54]/Q
                         net (fo=1, routed)           0.051     0.192    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[25]_6[54]
    SLICE_X37Y199        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[54][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6][35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[227][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y175        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6][35]/C
    SLICE_X77Y175        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6][35]/Q
                         net (fo=1, routed)           0.054     0.195    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6]_25[35]
    SLICE_X76Y175        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[227][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[70][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y184        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22][6]/C
    SLICE_X81Y184        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22][6]/Q
                         net (fo=1, routed)           0.054     0.195    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22]_9[6]
    SLICE_X80Y184        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[70][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[10][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[134][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[10][6]/C
    SLICE_X62Y197        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[10][6]/Q
                         net (fo=1, routed)           0.059     0.207    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[10]_21[6]
    SLICE_X63Y197        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[134][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[197][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y198        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[0][5]/C
    SLICE_X42Y198        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[0][5]/Q
                         net (fo=1, routed)           0.059     0.207    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[0]_31[5]
    SLICE_X43Y198        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[197][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[7][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[201][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[7][9]/C
    SLICE_X78Y150        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[7][9]/Q
                         net (fo=1, routed)           0.059     0.207    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[7]_24[9]
    SLICE_X79Y150        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[201][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y189        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24][4]/C
    SLICE_X58Y189        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24][4]/Q
                         net (fo=1, routed)           0.059     0.207    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24]_7[4]
    SLICE_X59Y189        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[9][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y189        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24][9]/C
    SLICE_X58Y189        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24][9]/Q
                         net (fo=1, routed)           0.059     0.207    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[24]_7[9]
    SLICE_X59Y189        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[9][7]/D
  -------------------------------------------------------------------    -------------------





