Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:14:05 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.884%)  route 0.097ns (45.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.492    ConfigMemoryInst/spraminst/addr_reg[3]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.097     1.589    ConfigMemoryInst/spraminst/new_ram/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.884%)  route 0.097ns (45.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.492    ConfigMemoryInst/spraminst/addr_reg[3]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.097     1.589    ConfigMemoryInst/spraminst/new_ram/Q[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.843%)  route 0.123ns (55.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[6]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.123     1.597    ConfigMemoryInst/spraminst/new_ram/Q[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.843%)  route 0.123ns (55.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[6]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.123     1.597    ConfigMemoryInst/spraminst/new_ram/Q[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.668%)  route 0.129ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[7]/Q
    RAMB18_X5Y84         net (fo=2, unset)            0.129     1.603    ConfigMemoryInst/spraminst/new_ram/Q[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.773%)  route 0.129ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.492    ConfigMemoryInst/spraminst/addr_reg[1]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.129     1.621    ConfigMemoryInst/spraminst/new_ram/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.773%)  route 0.129ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.492    ConfigMemoryInst/spraminst/addr_reg[2]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.129     1.621    ConfigMemoryInst/spraminst/new_ram/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.773%)  route 0.129ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.492    ConfigMemoryInst/spraminst/addr_reg[1]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.129     1.621    ConfigMemoryInst/spraminst/new_ram/Q[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.683%)  route 0.152ns (60.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[5]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.152     1.626    ConfigMemoryInst/spraminst/new_ram/Q[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.683%)  route 0.152ns (60.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[5]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.152     1.626    ConfigMemoryInst/spraminst/new_ram/Q[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.370%)  route 0.154ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[7]/Q
    RAMB18_X5Y84         net (fo=2, unset)            0.154     1.628    ConfigMemoryInst/spraminst/new_ram/Q[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.062%)  route 0.156ns (60.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[4]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.156     1.630    ConfigMemoryInst/spraminst/new_ram/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.765%)  route 0.172ns (63.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=1150, unset)         0.524     1.367    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y220        FDRE (Prop_fdre_C_Q)         0.100     1.467    ConfigMemoryInst/spraminst/addr_reg[0]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.172     1.639    ConfigMemoryInst/spraminst/new_ram/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.474    ConfigMemoryInst/spraminst/addr_reg[4]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.165     1.639    ConfigMemoryInst/spraminst/new_ram/Q[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.764     1.844    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.415    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.598    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.900%)  route 0.171ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=1150, unset)         0.524     1.367    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y220        FDRE (Prop_fdre_C_Q)         0.100     1.467    ConfigMemoryInst/spraminst/addr_reg[0]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.171     1.638    ConfigMemoryInst/spraminst/new_ram/Q[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.704%)  route 0.152ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=1150, unset)         0.531     1.374    ConfigMemoryInst/spraminst/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.492    ConfigMemoryInst/spraminst/addr_reg[2]/Q
    RAMB18_X5Y84         net (fo=3, unset)            0.152     1.644    ConfigMemoryInst/spraminst/new_ram/Q[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB18_X5Y84         net (fo=1150, unset)         0.761     1.841    ConfigMemoryInst/spraminst/new_ram/CLK
                         clock pessimism             -0.429     1.412    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.595    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 resultrecieveinst/v01c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/vl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.128ns (79.012%)  route 0.034ns (20.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X101Y212       net (fo=1150, unset)         0.565     1.408    resultrecieveinst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y212       FDRE (Prop_fdre_C_Q)         0.100     1.508    resultrecieveinst/v01c_reg[3]/Q
    SLICE_X100Y212       net (fo=1, unset)            0.034     1.542    resultrecieveinst/v01c[3]
    SLICE_X100Y212       LUT6 (Prop_lut6_I5_O)        0.028     1.570    resultrecieveinst/vl[3]_i_1/O
    SLICE_X100Y212       net (fo=2, routed)           0.000     1.570    resultwriteinst/bilinearimp/I24[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y212       net (fo=1150, unset)         0.771     1.851    resultwriteinst/bilinearimp/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.421    
    SLICE_X100Y212       FDRE (Hold_fdre_C_D)         0.087     1.508    resultwriteinst/bilinearimp/vl_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.321%)  route 0.065ns (33.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X84Y212        net (fo=1150, unset)         0.559     1.402    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y212        FDRE (Prop_fdre_C_Q)         0.100     1.502    resultwriteinst/fifo3instb/data1_reg[17]/Q
    SLICE_X86Y212        net (fo=1, unset)            0.065     1.567    resultwriteinst/fifo3instb/n_8_data1_reg[17]
    SLICE_X86Y212        LUT5 (Prop_lut5_I2_O)        0.028     1.595    resultwriteinst/fifo3instb/data0[17]_i_2/O
    SLICE_X86Y212        net (fo=1, routed)           0.000     1.595    resultwriteinst/fifo3instb/n_8_data0[17]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X86Y212        net (fo=1150, unset)         0.766     1.846    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.410     1.436    
    SLICE_X86Y212        FDRE (Hold_fdre_C_D)         0.087     1.523    resultwriteinst/fifo3instb/data0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.306%)  route 0.068ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X85Y211        net (fo=1150, unset)         0.560     1.403    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y211        FDRE (Prop_fdre_C_Q)         0.100     1.503    resultwriteinst/fifo3instb/data1_reg[8]/Q
    SLICE_X86Y212        net (fo=1, unset)            0.068     1.571    resultwriteinst/fifo3instb/n_8_data1_reg[8]
    SLICE_X86Y212        LUT6 (Prop_lut6_I2_O)        0.028     1.599    resultwriteinst/fifo3instb/data0[8]_i_1/O
    SLICE_X86Y212        net (fo=1, routed)           0.000     1.599    resultwriteinst/fifo3instb/n_8_data0[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X86Y212        net (fo=1150, unset)         0.766     1.846    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.410     1.436    
    SLICE_X86Y212        FDRE (Hold_fdre_C_D)         0.087     1.523    resultwriteinst/fifo3instb/data0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.111%)  route 0.052ns (28.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X87Y205        net (fo=1150, unset)         0.563     1.406    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y205        FDRE (Prop_fdre_C_Q)         0.100     1.506    resultwriteinst/fifo3instb/data2_reg[4]/Q
    SLICE_X86Y205        net (fo=1, unset)            0.052     1.558    resultwriteinst/fifo3instb/n_8_data2_reg[4]
    SLICE_X86Y205        LUT6 (Prop_lut6_I4_O)        0.028     1.586    resultwriteinst/fifo3instb/data1[4]_i_1/O
    SLICE_X86Y205        net (fo=1, routed)           0.000     1.586    resultwriteinst/fifo3instb/n_8_data1[4]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X86Y205        net (fo=1150, unset)         0.770     1.850    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.420    
    SLICE_X86Y205        FDRE (Hold_fdre_C_D)         0.087     1.507    resultwriteinst/fifo3instb/data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.111%)  route 0.052ns (28.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X83Y207        net (fo=1150, unset)         0.561     1.404    resultwriteinst/fifo3insta/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y207        FDRE (Prop_fdre_C_Q)         0.100     1.504    resultwriteinst/fifo3insta/data2_reg[1]/Q
    SLICE_X82Y207        net (fo=1, unset)            0.052     1.556    resultwriteinst/fifo3insta/n_8_data2_reg[1]
    SLICE_X82Y207        LUT6 (Prop_lut6_I4_O)        0.028     1.584    resultwriteinst/fifo3insta/data1[1]_i_1/O
    SLICE_X82Y207        net (fo=1, routed)           0.000     1.584    resultwriteinst/fifo3insta/n_8_data1[1]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X82Y207        net (fo=1150, unset)         0.767     1.847    resultwriteinst/fifo3insta/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.429     1.418    
    SLICE_X82Y207        FDRE (Hold_fdre_C_D)         0.087     1.505    resultwriteinst/fifo3insta/data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.111%)  route 0.052ns (28.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X87Y214        net (fo=1150, unset)         0.559     1.402    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y214        FDRE (Prop_fdre_C_Q)         0.100     1.502    resultwriteinst/fifo3instb/data2_reg[10]/Q
    SLICE_X86Y214        net (fo=1, unset)            0.052     1.554    resultwriteinst/fifo3instb/n_8_data2_reg[10]
    SLICE_X86Y214        LUT6 (Prop_lut6_I4_O)        0.028     1.582    resultwriteinst/fifo3instb/data1[10]_i_1/O
    SLICE_X86Y214        net (fo=1, routed)           0.000     1.582    resultwriteinst/fifo3instb/n_8_data1[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X86Y214        net (fo=1150, unset)         0.765     1.845    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.415    
    SLICE_X86Y214        FDRE (Hold_fdre_C_D)         0.087     1.502    resultwriteinst/fifo3instb/data1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/data2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.330%)  route 0.054ns (29.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X83Y207        net (fo=1150, unset)         0.561     1.404    resultwriteinst/fifo3insta/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y207        FDRE (Prop_fdre_C_Q)         0.100     1.504    resultwriteinst/fifo3insta/data2_reg[0]/Q
    SLICE_X82Y207        net (fo=1, unset)            0.054     1.558    resultwriteinst/fifo3insta/n_8_data2_reg[0]
    SLICE_X82Y207        LUT6 (Prop_lut6_I4_O)        0.028     1.586    resultwriteinst/fifo3insta/data1[0]_i_1/O
    SLICE_X82Y207        net (fo=1, routed)           0.000     1.586    resultwriteinst/fifo3insta/n_8_data1[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X82Y207        net (fo=1150, unset)         0.767     1.847    resultwriteinst/fifo3insta/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.429     1.418    
    SLICE_X82Y207        FDRE (Hold_fdre_C_D)         0.087     1.505    resultwriteinst/fifo3insta/data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.016%)  route 0.063ns (32.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X87Y209        net (fo=1150, unset)         0.562     1.405    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y209        FDRE (Prop_fdre_C_Q)         0.100     1.505    resultwriteinst/fifo3instb/data2_reg[1]/Q
    SLICE_X86Y208        net (fo=1, unset)            0.063     1.568    resultwriteinst/fifo3instb/n_8_data2_reg[1]
    SLICE_X86Y208        LUT6 (Prop_lut6_I4_O)        0.028     1.596    resultwriteinst/fifo3instb/data1[1]_i_1/O
    SLICE_X86Y208        net (fo=1, routed)           0.000     1.596    resultwriteinst/fifo3instb/n_8_data1[1]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X86Y208        net (fo=1150, unset)         0.769     1.849    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.419    
    SLICE_X86Y208        FDRE (Hold_fdre_C_D)         0.087     1.506    resultwriteinst/fifo3instb/data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 resultrecieveinst/u01c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.146ns (68.545%)  route 0.067ns (31.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X98Y212        net (fo=1150, unset)         0.565     1.408    resultrecieveinst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y212        FDRE (Prop_fdre_C_Q)         0.118     1.526    resultrecieveinst/u01c_reg[2]/Q
    SLICE_X96Y211        net (fo=1, unset)            0.067     1.593    resultrecieveinst/u01c[2]
    SLICE_X96Y211        LUT6 (Prop_lut6_I5_O)        0.028     1.621    resultrecieveinst/ul[2]_i_1/O
    SLICE_X96Y211        net (fo=3, routed)           0.000     1.621    resultwriteinst/bilinearimp/I23[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X96Y211        net (fo=1150, unset)         0.773     1.853    resultwriteinst/bilinearimp/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.410     1.443    
    SLICE_X96Y211        FDRE (Hold_fdre_C_D)         0.087     1.530    resultwriteinst/bilinearimp/ul_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 raygencontinst/groupID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            raygencontinst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.667%)  route 0.064ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X0Y181         net (fo=1150, unset)         0.612     1.455    raygencontinst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.100     1.555    raygencontinst/groupID_reg[0]/Q
    SLICE_X2Y181         net (fo=3, unset)            0.064     1.619    raygencontinst/O3[0]
    SLICE_X2Y181         LUT5 (Prop_lut5_I2_O)        0.028     1.647    raygencontinst/addr[2]_i_1/O
    SLICE_X2Y181         net (fo=1, routed)           0.000     1.647    raygencontinst/n_8_addr[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X2Y181         net (fo=1150, unset)         0.812     1.892    raygencontinst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.426     1.466    
    SLICE_X2Y181         FDRE (Hold_fdre_C_D)         0.087     1.553    raygencontinst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 resultwriteinst/shadedatac_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/dataout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.100ns (59.172%)  route 0.069ns (40.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X108Y166       net (fo=1150, unset)         0.609     1.452    resultwriteinst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDRE (Prop_fdre_C_Q)         0.100     1.552    resultwriteinst/shadedatac_reg[17]/Q
    SLICE_X112Y166       net (fo=1, unset)            0.069     1.621    resultwriteinst/p_2_in[17]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X112Y166       net (fo=1150, unset)         0.811     1.891    resultwriteinst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.405     1.486    
    SLICE_X112Y166       FDRE (Hold_fdre_C_D)         0.041     1.527    resultwriteinst/dataout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 resultrecieveinst/u01c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/bilinearimp/ul_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.368%)  route 0.062ns (32.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X97Y214        net (fo=1150, unset)         0.563     1.406    resultrecieveinst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y214        FDRE (Prop_fdre_C_Q)         0.100     1.506    resultrecieveinst/u01c_reg[5]/Q
    SLICE_X99Y214        net (fo=1, unset)            0.062     1.568    resultrecieveinst/u01c[5]
    SLICE_X99Y214        LUT6 (Prop_lut6_I5_O)        0.028     1.596    resultrecieveinst/ul[5]_i_1/O
    SLICE_X99Y214        net (fo=3, routed)           0.000     1.596    resultwriteinst/bilinearimp/I23[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X99Y214        net (fo=1150, unset)         0.770     1.850    resultwriteinst/bilinearimp/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.410     1.440    
    SLICE_X99Y214        FDRE (Hold_fdre_C_D)         0.060     1.500    resultwriteinst/bilinearimp/ul_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.975%)  route 0.069ns (35.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X81Y209        net (fo=1150, unset)         0.532     1.375    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y209        FDRE (Prop_fdre_C_Q)         0.100     1.475    resultwriteinst/fifo3instb/data1_reg[3]/Q
    SLICE_X80Y209        net (fo=1, unset)            0.069     1.544    resultwriteinst/fifo3instb/n_8_data1_reg[3]
    SLICE_X80Y209        LUT6 (Prop_lut6_I2_O)        0.028     1.572    resultwriteinst/fifo3instb/data0[3]_i_1/O
    SLICE_X80Y209        net (fo=1, routed)           0.000     1.572    resultwriteinst/fifo3instb/n_8_data0[3]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X80Y209        net (fo=1150, unset)         0.738     1.818    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.429     1.389    
    SLICE_X80Y209        FDRE (Hold_fdre_C_D)         0.087     1.476    resultwriteinst/fifo3instb/data0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 page_reg/C
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.447%)  route 0.091ns (41.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.712     0.817    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X83Y211        net (fo=1150, unset)         0.560     1.403    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y211        FDSE (Prop_fdse_C_Q)         0.100     1.503    page_reg/Q
    SLICE_X86Y210        net (fo=8, unset)            0.091     1.594    resultwriteinst/fifo3instb/nextaddr01[0]
    SLICE_X86Y210        LUT6 (Prop_lut6_I4_O)        0.028     1.622    resultwriteinst/fifo3instb/data0[15]_i_1/O
    SLICE_X86Y210        net (fo=1, routed)           0.000     1.622    resultwriteinst/fifo3instb/n_8_data0[15]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y31                                               0.000     0.000    tm3_clk_v0
    Y31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.779     1.050    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.080    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X86Y210        net (fo=1150, unset)         0.768     1.848    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.410     1.438    
    SLICE_X86Y210        FDRE (Hold_fdre_C_D)         0.087     1.525    resultwriteinst/fifo3instb/data0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.097    




