
Nucleo Flight Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e67c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000770  0800e850  0800e850  0000f850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800efc0  0800efc0  0001021c  2**0
                  CONTENTS
  4 .ARM          00000008  0800efc0  0800efc0  0000ffc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800efc8  0800efc8  0001021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800efc8  0800efc8  0000ffc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800efcc  0800efcc  0000ffcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800efd0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009bc  2000021c  0800f1ec  0001021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd8  0800f1ec  00010bd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016577  00000000  00000000  0001024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000345e  00000000  00000000  000267c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  00029c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e38  00000000  00000000  0002ae68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bbb  00000000  00000000  0002bca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019fbf  00000000  00000000  0004e85b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8bc6  00000000  00000000  0006881a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001313e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000676c  00000000  00000000  00131424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00137b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e834 	.word	0x0800e834

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	0800e834 	.word	0x0800e834

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_frsub>:
 8000ce8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cec:	e002      	b.n	8000cf4 <__addsf3>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_fsub>:
 8000cf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cf4 <__addsf3>:
 8000cf4:	0042      	lsls	r2, r0, #1
 8000cf6:	bf1f      	itttt	ne
 8000cf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cfc:	ea92 0f03 	teqne	r2, r3
 8000d00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d08:	d06a      	beq.n	8000de0 <__addsf3+0xec>
 8000d0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d12:	bfc1      	itttt	gt
 8000d14:	18d2      	addgt	r2, r2, r3
 8000d16:	4041      	eorgt	r1, r0
 8000d18:	4048      	eorgt	r0, r1
 8000d1a:	4041      	eorgt	r1, r0
 8000d1c:	bfb8      	it	lt
 8000d1e:	425b      	neglt	r3, r3
 8000d20:	2b19      	cmp	r3, #25
 8000d22:	bf88      	it	hi
 8000d24:	4770      	bxhi	lr
 8000d26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4240      	negne	r0, r0
 8000d36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d42:	bf18      	it	ne
 8000d44:	4249      	negne	r1, r1
 8000d46:	ea92 0f03 	teq	r2, r3
 8000d4a:	d03f      	beq.n	8000dcc <__addsf3+0xd8>
 8000d4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d50:	fa41 fc03 	asr.w	ip, r1, r3
 8000d54:	eb10 000c 	adds.w	r0, r0, ip
 8000d58:	f1c3 0320 	rsb	r3, r3, #32
 8000d5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__addsf3+0x78>
 8000d66:	4249      	negs	r1, r1
 8000d68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d70:	d313      	bcc.n	8000d9a <__addsf3+0xa6>
 8000d72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d76:	d306      	bcc.n	8000d86 <__addsf3+0x92>
 8000d78:	0840      	lsrs	r0, r0, #1
 8000d7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d7e:	f102 0201 	add.w	r2, r2, #1
 8000d82:	2afe      	cmp	r2, #254	@ 0xfe
 8000d84:	d251      	bcs.n	8000e2a <__addsf3+0x136>
 8000d86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	ea40 0003 	orr.w	r0, r0, r3
 8000d98:	4770      	bx	lr
 8000d9a:	0049      	lsls	r1, r1, #1
 8000d9c:	eb40 0000 	adc.w	r0, r0, r0
 8000da0:	3a01      	subs	r2, #1
 8000da2:	bf28      	it	cs
 8000da4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000da8:	d2ed      	bcs.n	8000d86 <__addsf3+0x92>
 8000daa:	fab0 fc80 	clz	ip, r0
 8000dae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000db2:	ebb2 020c 	subs.w	r2, r2, ip
 8000db6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000dba:	bfaa      	itet	ge
 8000dbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dc0:	4252      	neglt	r2, r2
 8000dc2:	4318      	orrge	r0, r3
 8000dc4:	bfbc      	itt	lt
 8000dc6:	40d0      	lsrlt	r0, r2
 8000dc8:	4318      	orrlt	r0, r3
 8000dca:	4770      	bx	lr
 8000dcc:	f092 0f00 	teq	r2, #0
 8000dd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dd4:	bf06      	itte	eq
 8000dd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dda:	3201      	addeq	r2, #1
 8000ddc:	3b01      	subne	r3, #1
 8000dde:	e7b5      	b.n	8000d4c <__addsf3+0x58>
 8000de0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000de4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000de8:	bf18      	it	ne
 8000dea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dee:	d021      	beq.n	8000e34 <__addsf3+0x140>
 8000df0:	ea92 0f03 	teq	r2, r3
 8000df4:	d004      	beq.n	8000e00 <__addsf3+0x10c>
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	bf08      	it	eq
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	4770      	bx	lr
 8000e00:	ea90 0f01 	teq	r0, r1
 8000e04:	bf1c      	itt	ne
 8000e06:	2000      	movne	r0, #0
 8000e08:	4770      	bxne	lr
 8000e0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e0e:	d104      	bne.n	8000e1a <__addsf3+0x126>
 8000e10:	0040      	lsls	r0, r0, #1
 8000e12:	bf28      	it	cs
 8000e14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	4770      	bx	lr
 8000e1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e1e:	bf3c      	itt	cc
 8000e20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e24:	4770      	bxcc	lr
 8000e26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e32:	4770      	bx	lr
 8000e34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e38:	bf16      	itet	ne
 8000e3a:	4608      	movne	r0, r1
 8000e3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e40:	4601      	movne	r1, r0
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	bf06      	itte	eq
 8000e46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e4a:	ea90 0f01 	teqeq	r0, r1
 8000e4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_ui2f>:
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	e004      	b.n	8000e64 <__aeabi_i2f+0x8>
 8000e5a:	bf00      	nop

08000e5c <__aeabi_i2f>:
 8000e5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e60:	bf48      	it	mi
 8000e62:	4240      	negmi	r0, r0
 8000e64:	ea5f 0c00 	movs.w	ip, r0
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e70:	4601      	mov	r1, r0
 8000e72:	f04f 0000 	mov.w	r0, #0
 8000e76:	e01c      	b.n	8000eb2 <__aeabi_l2f+0x2a>

08000e78 <__aeabi_ul2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f04f 0300 	mov.w	r3, #0
 8000e84:	e00a      	b.n	8000e9c <__aeabi_l2f+0x14>
 8000e86:	bf00      	nop

08000e88 <__aeabi_l2f>:
 8000e88:	ea50 0201 	orrs.w	r2, r0, r1
 8000e8c:	bf08      	it	eq
 8000e8e:	4770      	bxeq	lr
 8000e90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e94:	d502      	bpl.n	8000e9c <__aeabi_l2f+0x14>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	ea5f 0c01 	movs.w	ip, r1
 8000ea0:	bf02      	ittt	eq
 8000ea2:	4684      	moveq	ip, r0
 8000ea4:	4601      	moveq	r1, r0
 8000ea6:	2000      	moveq	r0, #0
 8000ea8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000eac:	bf08      	it	eq
 8000eae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000eb6:	fabc f28c 	clz	r2, ip
 8000eba:	3a08      	subs	r2, #8
 8000ebc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ec0:	db10      	blt.n	8000ee4 <__aeabi_l2f+0x5c>
 8000ec2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ed4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f102 0220 	add.w	r2, r2, #32
 8000ee8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eec:	f1c2 0220 	rsb	r2, r2, #32
 8000ef0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ef4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ef8:	eb43 0002 	adc.w	r0, r3, r2
 8000efc:	bf08      	it	eq
 8000efe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_ldivmod>:
 8000f04:	b97b      	cbnz	r3, 8000f26 <__aeabi_ldivmod+0x22>
 8000f06:	b972      	cbnz	r2, 8000f26 <__aeabi_ldivmod+0x22>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bfbe      	ittt	lt
 8000f0c:	2000      	movlt	r0, #0
 8000f0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000f12:	e006      	blt.n	8000f22 <__aeabi_ldivmod+0x1e>
 8000f14:	bf08      	it	eq
 8000f16:	2800      	cmpeq	r0, #0
 8000f18:	bf1c      	itt	ne
 8000f1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000f1e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f22:	f000 b9eb 	b.w	80012fc <__aeabi_idiv0>
 8000f26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f2e:	2900      	cmp	r1, #0
 8000f30:	db09      	blt.n	8000f46 <__aeabi_ldivmod+0x42>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db1a      	blt.n	8000f6c <__aeabi_ldivmod+0x68>
 8000f36:	f000 f883 	bl	8001040 <__udivmoddi4>
 8000f3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f42:	b004      	add	sp, #16
 8000f44:	4770      	bx	lr
 8000f46:	4240      	negs	r0, r0
 8000f48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db1b      	blt.n	8000f88 <__aeabi_ldivmod+0x84>
 8000f50:	f000 f876 	bl	8001040 <__udivmoddi4>
 8000f54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5c:	b004      	add	sp, #16
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	4252      	negs	r2, r2
 8000f66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6a:	4770      	bx	lr
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	f000 f865 	bl	8001040 <__udivmoddi4>
 8000f76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7e:	b004      	add	sp, #16
 8000f80:	4240      	negs	r0, r0
 8000f82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f86:	4770      	bx	lr
 8000f88:	4252      	negs	r2, r2
 8000f8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f8e:	f000 f857 	bl	8001040 <__udivmoddi4>
 8000f92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9a:	b004      	add	sp, #16
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fa2:	4770      	bx	lr

08000fa4 <__aeabi_uldivmod>:
 8000fa4:	b953      	cbnz	r3, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa6:	b94a      	cbnz	r2, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa8:	2900      	cmp	r1, #0
 8000faa:	bf08      	it	eq
 8000fac:	2800      	cmpeq	r0, #0
 8000fae:	bf1c      	itt	ne
 8000fb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb8:	f000 b9a0 	b.w	80012fc <__aeabi_idiv0>
 8000fbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc4:	f000 f83c 	bl	8001040 <__udivmoddi4>
 8000fc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fd0:	b004      	add	sp, #16
 8000fd2:	4770      	bx	lr

08000fd4 <__aeabi_d2lz>:
 8000fd4:	b538      	push	{r3, r4, r5, lr}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2300      	movs	r3, #0
 8000fda:	4604      	mov	r4, r0
 8000fdc:	460d      	mov	r5, r1
 8000fde:	f7ff fdad 	bl	8000b3c <__aeabi_dcmplt>
 8000fe2:	b928      	cbnz	r0, 8000ff0 <__aeabi_d2lz+0x1c>
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fec:	f000 b80a 	b.w	8001004 <__aeabi_d2ulz>
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff6:	f000 f805 	bl	8001004 <__aeabi_d2ulz>
 8000ffa:	4240      	negs	r0, r0
 8000ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001000:	bd38      	pop	{r3, r4, r5, pc}
 8001002:	bf00      	nop

08001004 <__aeabi_d2ulz>:
 8001004:	b5d0      	push	{r4, r6, r7, lr}
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <__aeabi_d2ulz+0x34>)
 8001008:	2200      	movs	r2, #0
 800100a:	4606      	mov	r6, r0
 800100c:	460f      	mov	r7, r1
 800100e:	f7ff fb23 	bl	8000658 <__aeabi_dmul>
 8001012:	f7ff fdf9 	bl	8000c08 <__aeabi_d2uiz>
 8001016:	4604      	mov	r4, r0
 8001018:	f7ff faa4 	bl	8000564 <__aeabi_ui2d>
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <__aeabi_d2ulz+0x38>)
 800101e:	2200      	movs	r2, #0
 8001020:	f7ff fb1a 	bl	8000658 <__aeabi_dmul>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4630      	mov	r0, r6
 800102a:	4639      	mov	r1, r7
 800102c:	f7ff f95c 	bl	80002e8 <__aeabi_dsub>
 8001030:	f7ff fdea 	bl	8000c08 <__aeabi_d2uiz>
 8001034:	4621      	mov	r1, r4
 8001036:	bdd0      	pop	{r4, r6, r7, pc}
 8001038:	3df00000 	.word	0x3df00000
 800103c:	41f00000 	.word	0x41f00000

08001040 <__udivmoddi4>:
 8001040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001044:	9d08      	ldr	r5, [sp, #32]
 8001046:	460c      	mov	r4, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d14e      	bne.n	80010ea <__udivmoddi4+0xaa>
 800104c:	4694      	mov	ip, r2
 800104e:	458c      	cmp	ip, r1
 8001050:	4686      	mov	lr, r0
 8001052:	fab2 f282 	clz	r2, r2
 8001056:	d962      	bls.n	800111e <__udivmoddi4+0xde>
 8001058:	b14a      	cbz	r2, 800106e <__udivmoddi4+0x2e>
 800105a:	f1c2 0320 	rsb	r3, r2, #32
 800105e:	4091      	lsls	r1, r2
 8001060:	fa20 f303 	lsr.w	r3, r0, r3
 8001064:	fa0c fc02 	lsl.w	ip, ip, r2
 8001068:	4319      	orrs	r1, r3
 800106a:	fa00 fe02 	lsl.w	lr, r0, r2
 800106e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001072:	fa1f f68c 	uxth.w	r6, ip
 8001076:	fbb1 f4f7 	udiv	r4, r1, r7
 800107a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800107e:	fb07 1114 	mls	r1, r7, r4, r1
 8001082:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001086:	fb04 f106 	mul.w	r1, r4, r6
 800108a:	4299      	cmp	r1, r3
 800108c:	d90a      	bls.n	80010a4 <__udivmoddi4+0x64>
 800108e:	eb1c 0303 	adds.w	r3, ip, r3
 8001092:	f104 30ff 	add.w	r0, r4, #4294967295
 8001096:	f080 8112 	bcs.w	80012be <__udivmoddi4+0x27e>
 800109a:	4299      	cmp	r1, r3
 800109c:	f240 810f 	bls.w	80012be <__udivmoddi4+0x27e>
 80010a0:	3c02      	subs	r4, #2
 80010a2:	4463      	add	r3, ip
 80010a4:	1a59      	subs	r1, r3, r1
 80010a6:	fa1f f38e 	uxth.w	r3, lr
 80010aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80010ae:	fb07 1110 	mls	r1, r7, r0, r1
 80010b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010b6:	fb00 f606 	mul.w	r6, r0, r6
 80010ba:	429e      	cmp	r6, r3
 80010bc:	d90a      	bls.n	80010d4 <__udivmoddi4+0x94>
 80010be:	eb1c 0303 	adds.w	r3, ip, r3
 80010c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80010c6:	f080 80fc 	bcs.w	80012c2 <__udivmoddi4+0x282>
 80010ca:	429e      	cmp	r6, r3
 80010cc:	f240 80f9 	bls.w	80012c2 <__udivmoddi4+0x282>
 80010d0:	4463      	add	r3, ip
 80010d2:	3802      	subs	r0, #2
 80010d4:	1b9b      	subs	r3, r3, r6
 80010d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010da:	2100      	movs	r1, #0
 80010dc:	b11d      	cbz	r5, 80010e6 <__udivmoddi4+0xa6>
 80010de:	40d3      	lsrs	r3, r2
 80010e0:	2200      	movs	r2, #0
 80010e2:	e9c5 3200 	strd	r3, r2, [r5]
 80010e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ea:	428b      	cmp	r3, r1
 80010ec:	d905      	bls.n	80010fa <__udivmoddi4+0xba>
 80010ee:	b10d      	cbz	r5, 80010f4 <__udivmoddi4+0xb4>
 80010f0:	e9c5 0100 	strd	r0, r1, [r5]
 80010f4:	2100      	movs	r1, #0
 80010f6:	4608      	mov	r0, r1
 80010f8:	e7f5      	b.n	80010e6 <__udivmoddi4+0xa6>
 80010fa:	fab3 f183 	clz	r1, r3
 80010fe:	2900      	cmp	r1, #0
 8001100:	d146      	bne.n	8001190 <__udivmoddi4+0x150>
 8001102:	42a3      	cmp	r3, r4
 8001104:	d302      	bcc.n	800110c <__udivmoddi4+0xcc>
 8001106:	4290      	cmp	r0, r2
 8001108:	f0c0 80f0 	bcc.w	80012ec <__udivmoddi4+0x2ac>
 800110c:	1a86      	subs	r6, r0, r2
 800110e:	eb64 0303 	sbc.w	r3, r4, r3
 8001112:	2001      	movs	r0, #1
 8001114:	2d00      	cmp	r5, #0
 8001116:	d0e6      	beq.n	80010e6 <__udivmoddi4+0xa6>
 8001118:	e9c5 6300 	strd	r6, r3, [r5]
 800111c:	e7e3      	b.n	80010e6 <__udivmoddi4+0xa6>
 800111e:	2a00      	cmp	r2, #0
 8001120:	f040 8090 	bne.w	8001244 <__udivmoddi4+0x204>
 8001124:	eba1 040c 	sub.w	r4, r1, ip
 8001128:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800112c:	fa1f f78c 	uxth.w	r7, ip
 8001130:	2101      	movs	r1, #1
 8001132:	fbb4 f6f8 	udiv	r6, r4, r8
 8001136:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800113a:	fb08 4416 	mls	r4, r8, r6, r4
 800113e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001142:	fb07 f006 	mul.w	r0, r7, r6
 8001146:	4298      	cmp	r0, r3
 8001148:	d908      	bls.n	800115c <__udivmoddi4+0x11c>
 800114a:	eb1c 0303 	adds.w	r3, ip, r3
 800114e:	f106 34ff 	add.w	r4, r6, #4294967295
 8001152:	d202      	bcs.n	800115a <__udivmoddi4+0x11a>
 8001154:	4298      	cmp	r0, r3
 8001156:	f200 80cd 	bhi.w	80012f4 <__udivmoddi4+0x2b4>
 800115a:	4626      	mov	r6, r4
 800115c:	1a1c      	subs	r4, r3, r0
 800115e:	fa1f f38e 	uxth.w	r3, lr
 8001162:	fbb4 f0f8 	udiv	r0, r4, r8
 8001166:	fb08 4410 	mls	r4, r8, r0, r4
 800116a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800116e:	fb00 f707 	mul.w	r7, r0, r7
 8001172:	429f      	cmp	r7, r3
 8001174:	d908      	bls.n	8001188 <__udivmoddi4+0x148>
 8001176:	eb1c 0303 	adds.w	r3, ip, r3
 800117a:	f100 34ff 	add.w	r4, r0, #4294967295
 800117e:	d202      	bcs.n	8001186 <__udivmoddi4+0x146>
 8001180:	429f      	cmp	r7, r3
 8001182:	f200 80b0 	bhi.w	80012e6 <__udivmoddi4+0x2a6>
 8001186:	4620      	mov	r0, r4
 8001188:	1bdb      	subs	r3, r3, r7
 800118a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800118e:	e7a5      	b.n	80010dc <__udivmoddi4+0x9c>
 8001190:	f1c1 0620 	rsb	r6, r1, #32
 8001194:	408b      	lsls	r3, r1
 8001196:	fa22 f706 	lsr.w	r7, r2, r6
 800119a:	431f      	orrs	r7, r3
 800119c:	fa20 fc06 	lsr.w	ip, r0, r6
 80011a0:	fa04 f301 	lsl.w	r3, r4, r1
 80011a4:	ea43 030c 	orr.w	r3, r3, ip
 80011a8:	40f4      	lsrs	r4, r6
 80011aa:	fa00 f801 	lsl.w	r8, r0, r1
 80011ae:	0c38      	lsrs	r0, r7, #16
 80011b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80011b4:	fbb4 fef0 	udiv	lr, r4, r0
 80011b8:	fa1f fc87 	uxth.w	ip, r7
 80011bc:	fb00 441e 	mls	r4, r0, lr, r4
 80011c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011c4:	fb0e f90c 	mul.w	r9, lr, ip
 80011c8:	45a1      	cmp	r9, r4
 80011ca:	fa02 f201 	lsl.w	r2, r2, r1
 80011ce:	d90a      	bls.n	80011e6 <__udivmoddi4+0x1a6>
 80011d0:	193c      	adds	r4, r7, r4
 80011d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80011d6:	f080 8084 	bcs.w	80012e2 <__udivmoddi4+0x2a2>
 80011da:	45a1      	cmp	r9, r4
 80011dc:	f240 8081 	bls.w	80012e2 <__udivmoddi4+0x2a2>
 80011e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80011e4:	443c      	add	r4, r7
 80011e6:	eba4 0409 	sub.w	r4, r4, r9
 80011ea:	fa1f f983 	uxth.w	r9, r3
 80011ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80011f2:	fb00 4413 	mls	r4, r0, r3, r4
 80011f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80011fe:	45a4      	cmp	ip, r4
 8001200:	d907      	bls.n	8001212 <__udivmoddi4+0x1d2>
 8001202:	193c      	adds	r4, r7, r4
 8001204:	f103 30ff 	add.w	r0, r3, #4294967295
 8001208:	d267      	bcs.n	80012da <__udivmoddi4+0x29a>
 800120a:	45a4      	cmp	ip, r4
 800120c:	d965      	bls.n	80012da <__udivmoddi4+0x29a>
 800120e:	3b02      	subs	r3, #2
 8001210:	443c      	add	r4, r7
 8001212:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001216:	fba0 9302 	umull	r9, r3, r0, r2
 800121a:	eba4 040c 	sub.w	r4, r4, ip
 800121e:	429c      	cmp	r4, r3
 8001220:	46ce      	mov	lr, r9
 8001222:	469c      	mov	ip, r3
 8001224:	d351      	bcc.n	80012ca <__udivmoddi4+0x28a>
 8001226:	d04e      	beq.n	80012c6 <__udivmoddi4+0x286>
 8001228:	b155      	cbz	r5, 8001240 <__udivmoddi4+0x200>
 800122a:	ebb8 030e 	subs.w	r3, r8, lr
 800122e:	eb64 040c 	sbc.w	r4, r4, ip
 8001232:	fa04 f606 	lsl.w	r6, r4, r6
 8001236:	40cb      	lsrs	r3, r1
 8001238:	431e      	orrs	r6, r3
 800123a:	40cc      	lsrs	r4, r1
 800123c:	e9c5 6400 	strd	r6, r4, [r5]
 8001240:	2100      	movs	r1, #0
 8001242:	e750      	b.n	80010e6 <__udivmoddi4+0xa6>
 8001244:	f1c2 0320 	rsb	r3, r2, #32
 8001248:	fa20 f103 	lsr.w	r1, r0, r3
 800124c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001250:	fa24 f303 	lsr.w	r3, r4, r3
 8001254:	4094      	lsls	r4, r2
 8001256:	430c      	orrs	r4, r1
 8001258:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800125c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001260:	fa1f f78c 	uxth.w	r7, ip
 8001264:	fbb3 f0f8 	udiv	r0, r3, r8
 8001268:	fb08 3110 	mls	r1, r8, r0, r3
 800126c:	0c23      	lsrs	r3, r4, #16
 800126e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001272:	fb00 f107 	mul.w	r1, r0, r7
 8001276:	4299      	cmp	r1, r3
 8001278:	d908      	bls.n	800128c <__udivmoddi4+0x24c>
 800127a:	eb1c 0303 	adds.w	r3, ip, r3
 800127e:	f100 36ff 	add.w	r6, r0, #4294967295
 8001282:	d22c      	bcs.n	80012de <__udivmoddi4+0x29e>
 8001284:	4299      	cmp	r1, r3
 8001286:	d92a      	bls.n	80012de <__udivmoddi4+0x29e>
 8001288:	3802      	subs	r0, #2
 800128a:	4463      	add	r3, ip
 800128c:	1a5b      	subs	r3, r3, r1
 800128e:	b2a4      	uxth	r4, r4
 8001290:	fbb3 f1f8 	udiv	r1, r3, r8
 8001294:	fb08 3311 	mls	r3, r8, r1, r3
 8001298:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800129c:	fb01 f307 	mul.w	r3, r1, r7
 80012a0:	42a3      	cmp	r3, r4
 80012a2:	d908      	bls.n	80012b6 <__udivmoddi4+0x276>
 80012a4:	eb1c 0404 	adds.w	r4, ip, r4
 80012a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80012ac:	d213      	bcs.n	80012d6 <__udivmoddi4+0x296>
 80012ae:	42a3      	cmp	r3, r4
 80012b0:	d911      	bls.n	80012d6 <__udivmoddi4+0x296>
 80012b2:	3902      	subs	r1, #2
 80012b4:	4464      	add	r4, ip
 80012b6:	1ae4      	subs	r4, r4, r3
 80012b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80012bc:	e739      	b.n	8001132 <__udivmoddi4+0xf2>
 80012be:	4604      	mov	r4, r0
 80012c0:	e6f0      	b.n	80010a4 <__udivmoddi4+0x64>
 80012c2:	4608      	mov	r0, r1
 80012c4:	e706      	b.n	80010d4 <__udivmoddi4+0x94>
 80012c6:	45c8      	cmp	r8, r9
 80012c8:	d2ae      	bcs.n	8001228 <__udivmoddi4+0x1e8>
 80012ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80012ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80012d2:	3801      	subs	r0, #1
 80012d4:	e7a8      	b.n	8001228 <__udivmoddi4+0x1e8>
 80012d6:	4631      	mov	r1, r6
 80012d8:	e7ed      	b.n	80012b6 <__udivmoddi4+0x276>
 80012da:	4603      	mov	r3, r0
 80012dc:	e799      	b.n	8001212 <__udivmoddi4+0x1d2>
 80012de:	4630      	mov	r0, r6
 80012e0:	e7d4      	b.n	800128c <__udivmoddi4+0x24c>
 80012e2:	46d6      	mov	lr, sl
 80012e4:	e77f      	b.n	80011e6 <__udivmoddi4+0x1a6>
 80012e6:	4463      	add	r3, ip
 80012e8:	3802      	subs	r0, #2
 80012ea:	e74d      	b.n	8001188 <__udivmoddi4+0x148>
 80012ec:	4606      	mov	r6, r0
 80012ee:	4623      	mov	r3, r4
 80012f0:	4608      	mov	r0, r1
 80012f2:	e70f      	b.n	8001114 <__udivmoddi4+0xd4>
 80012f4:	3e02      	subs	r6, #2
 80012f6:	4463      	add	r3, ip
 80012f8:	e730      	b.n	800115c <__udivmoddi4+0x11c>
 80012fa:	bf00      	nop

080012fc <__aeabi_idiv0>:
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop

08001300 <calculate_altitude>:
#include "baro.h"

static BMP280_CalibData calib;

float calculate_altitude(Telemetry_t *telemetry) {
 8001300:	b5b0      	push	{r4, r5, r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	return 44330.77 * (1 - powf(telemetry->pressure / 101.326, 0.1902632)) + telemetry->altitude_offset;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f94b 	bl	80005a8 <__aeabi_f2d>
 8001312:	a322      	add	r3, pc, #136	@ (adr r3, 800139c <calculate_altitude+0x9c>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	f7ff fac8 	bl	80008ac <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fc90 	bl	8000c48 <__aeabi_d2f>
 8001328:	4603      	mov	r3, r0
 800132a:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8001398 <calculate_altitude+0x98>
 800132e:	ee00 3a10 	vmov	s0, r3
 8001332:	f00c fdfd 	bl	800df30 <powf>
 8001336:	eef0 7a40 	vmov.f32	s15, s0
 800133a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800133e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001342:	ee17 0a90 	vmov	r0, s15
 8001346:	f7ff f92f 	bl	80005a8 <__aeabi_f2d>
 800134a:	a311      	add	r3, pc, #68	@ (adr r3, 8001390 <calculate_altitude+0x90>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	f7ff f982 	bl	8000658 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4614      	mov	r4, r2
 800135a:	461d      	mov	r5, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f920 	bl	80005a8 <__aeabi_f2d>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4620      	mov	r0, r4
 800136e:	4629      	mov	r1, r5
 8001370:	f7fe ffbc 	bl	80002ec <__adddf3>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4610      	mov	r0, r2
 800137a:	4619      	mov	r1, r3
 800137c:	f7ff fc64 	bl	8000c48 <__aeabi_d2f>
 8001380:	4603      	mov	r3, r0
 8001382:	ee07 3a90 	vmov	s15, r3
}
 8001386:	eeb0 0a67 	vmov.f32	s0, s15
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bdb0      	pop	{r4, r5, r7, pc}
 8001390:	a3d70a3d 	.word	0xa3d70a3d
 8001394:	40e5a558 	.word	0x40e5a558
 8001398:	3e42d45b 	.word	0x3e42d45b
 800139c:	2f1a9fbe 	.word	0x2f1a9fbe
 80013a0:	405954dd 	.word	0x405954dd

080013a4 <bmp280_read>:




static void bmp280_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af04      	add	r7, sp, #16
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	607a      	str	r2, [r7, #4]
 80013ae:	461a      	mov	r2, r3
 80013b0:	460b      	mov	r3, r1
 80013b2:	72fb      	strb	r3, [r7, #11]
 80013b4:	4613      	mov	r3, r2
 80013b6:	813b      	strh	r3, [r7, #8]
    HAL_I2C_Mem_Read(hi2c, BMP280_ADDR, reg, 1, buf, len, HAL_MAX_DELAY);
 80013b8:	7afb      	ldrb	r3, [r7, #11]
 80013ba:	b29a      	uxth	r2, r3
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295
 80013c0:	9302      	str	r3, [sp, #8]
 80013c2:	893b      	ldrh	r3, [r7, #8]
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	2301      	movs	r3, #1
 80013cc:	21ee      	movs	r1, #238	@ 0xee
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f004 f80a 	bl	80053e8 <HAL_I2C_Mem_Read>
}
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <bmp280_write>:

static void bmp280_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t val)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af04      	add	r7, sp, #16
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
 80013e8:	4613      	mov	r3, r2
 80013ea:	70bb      	strb	r3, [r7, #2]
    HAL_I2C_Mem_Write(hi2c, BMP280_ADDR, reg, 1, &val, 1, HAL_MAX_DELAY);
 80013ec:	78fb      	ldrb	r3, [r7, #3]
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	9302      	str	r3, [sp, #8]
 80013f6:	2301      	movs	r3, #1
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	1cbb      	adds	r3, r7, #2
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2301      	movs	r3, #1
 8001400:	21ee      	movs	r1, #238	@ 0xee
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f003 fef6 	bl	80051f4 <HAL_I2C_Mem_Write>
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <bmp280_read_calibration>:

static void bmp280_read_calibration(I2C_HandleTypeDef *hi2c)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    uint8_t buf[24];
    bmp280_read(hi2c, BMP280_REG_CALIB, buf, 24);
 8001418:	f107 0208 	add.w	r2, r7, #8
 800141c:	2318      	movs	r3, #24
 800141e:	2188      	movs	r1, #136	@ 0x88
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ffbf 	bl	80013a4 <bmp280_read>

    calib.dig_T1 = (buf[1] << 8) | buf[0];
 8001426:	7a7b      	ldrb	r3, [r7, #9]
 8001428:	021b      	lsls	r3, r3, #8
 800142a:	b21a      	sxth	r2, r3
 800142c:	7a3b      	ldrb	r3, [r7, #8]
 800142e:	b21b      	sxth	r3, r3
 8001430:	4313      	orrs	r3, r2
 8001432:	b21b      	sxth	r3, r3
 8001434:	b29a      	uxth	r2, r3
 8001436:	4b35      	ldr	r3, [pc, #212]	@ (800150c <bmp280_read_calibration+0xfc>)
 8001438:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (buf[3] << 8) | buf[2];
 800143a:	7afb      	ldrb	r3, [r7, #11]
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	b21a      	sxth	r2, r3
 8001440:	7abb      	ldrb	r3, [r7, #10]
 8001442:	b21b      	sxth	r3, r3
 8001444:	4313      	orrs	r3, r2
 8001446:	b21a      	sxth	r2, r3
 8001448:	4b30      	ldr	r3, [pc, #192]	@ (800150c <bmp280_read_calibration+0xfc>)
 800144a:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (buf[5] << 8) | buf[4];
 800144c:	7b7b      	ldrb	r3, [r7, #13]
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	b21a      	sxth	r2, r3
 8001452:	7b3b      	ldrb	r3, [r7, #12]
 8001454:	b21b      	sxth	r3, r3
 8001456:	4313      	orrs	r3, r2
 8001458:	b21a      	sxth	r2, r3
 800145a:	4b2c      	ldr	r3, [pc, #176]	@ (800150c <bmp280_read_calibration+0xfc>)
 800145c:	809a      	strh	r2, [r3, #4]

    calib.dig_P1 = (buf[7] << 8) | buf[6];
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b21a      	sxth	r2, r3
 8001464:	7bbb      	ldrb	r3, [r7, #14]
 8001466:	b21b      	sxth	r3, r3
 8001468:	4313      	orrs	r3, r2
 800146a:	b21b      	sxth	r3, r3
 800146c:	b29a      	uxth	r2, r3
 800146e:	4b27      	ldr	r3, [pc, #156]	@ (800150c <bmp280_read_calibration+0xfc>)
 8001470:	80da      	strh	r2, [r3, #6]
    calib.dig_P2 = (buf[9] << 8) | buf[8];
 8001472:	7c7b      	ldrb	r3, [r7, #17]
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	b21a      	sxth	r2, r3
 8001478:	7c3b      	ldrb	r3, [r7, #16]
 800147a:	b21b      	sxth	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b21a      	sxth	r2, r3
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <bmp280_read_calibration+0xfc>)
 8001482:	811a      	strh	r2, [r3, #8]
    calib.dig_P3 = (buf[11] << 8) | buf[10];
 8001484:	7cfb      	ldrb	r3, [r7, #19]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21a      	sxth	r2, r3
 800148a:	7cbb      	ldrb	r3, [r7, #18]
 800148c:	b21b      	sxth	r3, r3
 800148e:	4313      	orrs	r3, r2
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <bmp280_read_calibration+0xfc>)
 8001494:	815a      	strh	r2, [r3, #10]
    calib.dig_P4 = (buf[13] << 8) | buf[12];
 8001496:	7d7b      	ldrb	r3, [r7, #21]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	b21a      	sxth	r2, r3
 800149c:	7d3b      	ldrb	r3, [r7, #20]
 800149e:	b21b      	sxth	r3, r3
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b21a      	sxth	r2, r3
 80014a4:	4b19      	ldr	r3, [pc, #100]	@ (800150c <bmp280_read_calibration+0xfc>)
 80014a6:	819a      	strh	r2, [r3, #12]
    calib.dig_P5 = (buf[15] << 8) | buf[14];
 80014a8:	7dfb      	ldrb	r3, [r7, #23]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	7dbb      	ldrb	r3, [r7, #22]
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	4313      	orrs	r3, r2
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <bmp280_read_calibration+0xfc>)
 80014b8:	81da      	strh	r2, [r3, #14]
    calib.dig_P6 = (buf[17] << 8) | buf[16];
 80014ba:	7e7b      	ldrb	r3, [r7, #25]
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b21a      	sxth	r2, r3
 80014c0:	7e3b      	ldrb	r3, [r7, #24]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	4b10      	ldr	r3, [pc, #64]	@ (800150c <bmp280_read_calibration+0xfc>)
 80014ca:	821a      	strh	r2, [r3, #16]
    calib.dig_P7 = (buf[19] << 8) | buf[18];
 80014cc:	7efb      	ldrb	r3, [r7, #27]
 80014ce:	021b      	lsls	r3, r3, #8
 80014d0:	b21a      	sxth	r2, r3
 80014d2:	7ebb      	ldrb	r3, [r7, #26]
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	b21a      	sxth	r2, r3
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <bmp280_read_calibration+0xfc>)
 80014dc:	825a      	strh	r2, [r3, #18]
    calib.dig_P8 = (buf[21] << 8) | buf[20];
 80014de:	7f7b      	ldrb	r3, [r7, #29]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b21a      	sxth	r2, r3
 80014e4:	7f3b      	ldrb	r3, [r7, #28]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	b21a      	sxth	r2, r3
 80014ec:	4b07      	ldr	r3, [pc, #28]	@ (800150c <bmp280_read_calibration+0xfc>)
 80014ee:	829a      	strh	r2, [r3, #20]
    calib.dig_P9 = (buf[23] << 8) | buf[22];
 80014f0:	7ffb      	ldrb	r3, [r7, #31]
 80014f2:	021b      	lsls	r3, r3, #8
 80014f4:	b21a      	sxth	r2, r3
 80014f6:	7fbb      	ldrb	r3, [r7, #30]
 80014f8:	b21b      	sxth	r3, r3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	4b03      	ldr	r3, [pc, #12]	@ (800150c <bmp280_read_calibration+0xfc>)
 8001500:	82da      	strh	r2, [r3, #22]
}
 8001502:	bf00      	nop
 8001504:	3720      	adds	r7, #32
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000238 	.word	0x20000238

08001510 <init_baro>:

HAL_StatusTypeDef init_baro(I2C_HandleTypeDef *hi2c)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
    uint8_t id;
    bmp280_read(hi2c, BMP280_REG_ID, &id, 1);
 8001518:	f107 020f 	add.w	r2, r7, #15
 800151c:	2301      	movs	r3, #1
 800151e:	21d0      	movs	r1, #208	@ 0xd0
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff ff3f 	bl	80013a4 <bmp280_read>
    if (id != 0x58)
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	2b58      	cmp	r3, #88	@ 0x58
 800152a:	d001      	beq.n	8001530 <init_baro+0x20>
        return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e00d      	b.n	800154c <init_baro+0x3c>

    bmp280_read_calibration(hi2c);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff ff6d 	bl	8001410 <bmp280_read_calibration>
    /* Config:
     * temp oversampling x1
     * pressure oversampling x4
     * normal mode
     */
    bmp280_write(hi2c, BMP280_REG_CTRL_MEAS, 0x27);
 8001536:	2227      	movs	r2, #39	@ 0x27
 8001538:	21f4      	movs	r1, #244	@ 0xf4
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff ff4e 	bl	80013dc <bmp280_write>

    /* Standby 1000 ms, IIR filter off */
    bmp280_write(hi2c, BMP280_REG_CONFIG, 0xA0);
 8001540:	22a0      	movs	r2, #160	@ 0xa0
 8001542:	21f5      	movs	r1, #245	@ 0xf5
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff ff49 	bl	80013dc <bmp280_write>

    return HAL_OK;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <read_baro>:

void read_baro(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8001554:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001558:	b0d0      	sub	sp, #320	@ 0x140
 800155a:	af00      	add	r7, sp, #0
 800155c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8001560:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t buf[6];
    bmp280_read(hi2c, BMP280_REG_PRESS_MSB, buf, 6);
 8001564:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001568:	2306      	movs	r3, #6
 800156a:	21f7      	movs	r1, #247	@ 0xf7
 800156c:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001570:	f7ff ff18 	bl	80013a4 <bmp280_read>

    /* Raw ADC values */
    int32_t adc_P = (buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4);
 8001574:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 8001578:	031a      	lsls	r2, r3, #12
 800157a:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 800157e:	011b      	lsls	r3, r3, #4
 8001580:	431a      	orrs	r2, r3
 8001582:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8001586:	091b      	lsrs	r3, r3, #4
 8001588:	b2db      	uxtb	r3, r3
 800158a:	4313      	orrs	r3, r2
 800158c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    int32_t adc_T = (buf[3] << 12) | (buf[4] << 4) | (buf[5] >> 4);
 8001590:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001594:	031a      	lsls	r2, r3, #12
 8001596:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800159a:	011b      	lsls	r3, r3, #4
 800159c:	431a      	orrs	r2, r3
 800159e:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80015a2:	091b      	lsrs	r3, r3, #4
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    /* -------- Temperature compensation -------- */
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1)))
 80015ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80015b0:	10da      	asrs	r2, r3, #3
 80015b2:	4bc9      	ldr	r3, [pc, #804]	@ (80018d8 <read_baro+0x384>)
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	1ad2      	subs	r2, r2, r3
                   * ((int32_t)calib.dig_T2)) >> 11;
 80015ba:	4bc7      	ldr	r3, [pc, #796]	@ (80018d8 <read_baro+0x384>)
 80015bc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1)))
 80015c4:	12db      	asrs	r3, r3, #11
 80015c6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1))
 80015ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80015ce:	111a      	asrs	r2, r3, #4
 80015d0:	4bc1      	ldr	r3, [pc, #772]	@ (80018d8 <read_baro+0x384>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	1ad1      	subs	r1, r2, r3
                     * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12)
 80015d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80015da:	111a      	asrs	r2, r3, #4
 80015dc:	4bbe      	ldr	r3, [pc, #760]	@ (80018d8 <read_baro+0x384>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	fb01 f303 	mul.w	r3, r1, r3
 80015e6:	131a      	asrs	r2, r3, #12
                     * ((int32_t)calib.dig_T3)) >> 14;
 80015e8:	4bbb      	ldr	r3, [pc, #748]	@ (80018d8 <read_baro+0x384>)
 80015ea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015ee:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1))
 80015f2:	139b      	asrs	r3, r3, #14
 80015f4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    calib.t_fine = var1 + var2;
 80015f8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80015fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001600:	441a      	add	r2, r3
 8001602:	4bb5      	ldr	r3, [pc, #724]	@ (80018d8 <read_baro+0x384>)
 8001604:	619a      	str	r2, [r3, #24]

    telemetry->temperature = (calib.t_fine * 5 + 128) / 256.0f / 100.0f;
 8001606:	4bb4      	ldr	r3, [pc, #720]	@ (80018d8 <read_baro+0x384>)
 8001608:	699a      	ldr	r2, [r3, #24]
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	3380      	adds	r3, #128	@ 0x80
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800161a:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 80018dc <read_baro+0x388>
 800161e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001622:	eddf 6aaf 	vldr	s13, [pc, #700]	@ 80018e0 <read_baro+0x38c>
 8001626:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800162a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800162e:	edc3 7a07 	vstr	s15, [r3, #28]

    /* -------- Pressure compensation -------- */
    int64_t p;
    int64_t v1 = ((int64_t)calib.t_fine) - 128000;
 8001632:	4ba9      	ldr	r3, [pc, #676]	@ (80018d8 <read_baro+0x384>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	17da      	asrs	r2, r3, #31
 8001638:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800163c:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001640:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001644:	460b      	mov	r3, r1
 8001646:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 800164a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800164c:	4613      	mov	r3, r2
 800164e:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001652:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001654:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001658:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    int64_t v2 = v1 * v1 * calib.dig_P6;
 800165c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001660:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001664:	fb03 f102 	mul.w	r1, r3, r2
 8001668:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800166c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001670:	fb02 f303 	mul.w	r3, r2, r3
 8001674:	18ca      	adds	r2, r1, r3
 8001676:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800167a:	fba3 4503 	umull	r4, r5, r3, r3
 800167e:	1953      	adds	r3, r2, r5
 8001680:	461d      	mov	r5, r3
 8001682:	4b95      	ldr	r3, [pc, #596]	@ (80018d8 <read_baro+0x384>)
 8001684:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001688:	b21b      	sxth	r3, r3
 800168a:	17da      	asrs	r2, r3, #31
 800168c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001690:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001694:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001698:	4603      	mov	r3, r0
 800169a:	fb03 f205 	mul.w	r2, r3, r5
 800169e:	460b      	mov	r3, r1
 80016a0:	fb04 f303 	mul.w	r3, r4, r3
 80016a4:	4413      	add	r3, r2
 80016a6:	4602      	mov	r2, r0
 80016a8:	fba4 1202 	umull	r1, r2, r4, r2
 80016ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80016b0:	460a      	mov	r2, r1
 80016b2:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80016b6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80016ba:	4413      	add	r3, r2
 80016bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80016c0:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 80016c4:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 80016c8:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    v2 += (v1 * calib.dig_P5) << 17;
 80016cc:	4b82      	ldr	r3, [pc, #520]	@ (80018d8 <read_baro+0x384>)
 80016ce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	17da      	asrs	r2, r3, #31
 80016d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80016da:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80016de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016e2:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80016e6:	462a      	mov	r2, r5
 80016e8:	fb02 f203 	mul.w	r2, r2, r3
 80016ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80016f0:	4621      	mov	r1, r4
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	441a      	add	r2, r3
 80016f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016fc:	4621      	mov	r1, r4
 80016fe:	fba3 ab01 	umull	sl, fp, r3, r1
 8001702:	eb02 030b 	add.w	r3, r2, fp
 8001706:	469b      	mov	fp, r3
 8001708:	f04f 0000 	mov.w	r0, #0
 800170c:	f04f 0100 	mov.w	r1, #0
 8001710:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001714:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001718:	ea4f 404a 	mov.w	r0, sl, lsl #17
 800171c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001720:	1814      	adds	r4, r2, r0
 8001722:	643c      	str	r4, [r7, #64]	@ 0x40
 8001724:	414b      	adcs	r3, r1
 8001726:	647b      	str	r3, [r7, #68]	@ 0x44
 8001728:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800172c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    v2 += ((int64_t)calib.dig_P4) << 35;
 8001730:	4b69      	ldr	r3, [pc, #420]	@ (80018d8 <read_baro+0x384>)
 8001732:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001736:	b21b      	sxth	r3, r3
 8001738:	17da      	asrs	r2, r3, #31
 800173a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800173e:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001742:	f04f 0000 	mov.w	r0, #0
 8001746:	f04f 0100 	mov.w	r1, #0
 800174a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800174e:	00d9      	lsls	r1, r3, #3
 8001750:	2000      	movs	r0, #0
 8001752:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001756:	1814      	adds	r4, r2, r0
 8001758:	63bc      	str	r4, [r7, #56]	@ 0x38
 800175a:	414b      	adcs	r3, r1
 800175c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800175e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001762:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    v1 = ((v1 * v1 * calib.dig_P3) >> 8) + ((v1 * calib.dig_P2) << 12);
 8001766:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800176a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800176e:	fb03 f102 	mul.w	r1, r3, r2
 8001772:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001776:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800177a:	fb02 f303 	mul.w	r3, r2, r3
 800177e:	18ca      	adds	r2, r1, r3
 8001780:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001784:	fba3 8903 	umull	r8, r9, r3, r3
 8001788:	eb02 0309 	add.w	r3, r2, r9
 800178c:	4699      	mov	r9, r3
 800178e:	4b52      	ldr	r3, [pc, #328]	@ (80018d8 <read_baro+0x384>)
 8001790:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001794:	b21b      	sxth	r3, r3
 8001796:	17da      	asrs	r2, r3, #31
 8001798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800179c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80017a0:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80017a4:	4603      	mov	r3, r0
 80017a6:	fb03 f209 	mul.w	r2, r3, r9
 80017aa:	460b      	mov	r3, r1
 80017ac:	fb08 f303 	mul.w	r3, r8, r3
 80017b0:	4413      	add	r3, r2
 80017b2:	4602      	mov	r2, r0
 80017b4:	fba8 1202 	umull	r1, r2, r8, r2
 80017b8:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80017bc:	460a      	mov	r2, r1
 80017be:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 80017c2:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80017c6:	4413      	add	r3, r2
 80017c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80017cc:	f04f 0000 	mov.w	r0, #0
 80017d0:	f04f 0100 	mov.w	r1, #0
 80017d4:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80017d8:	4623      	mov	r3, r4
 80017da:	0a18      	lsrs	r0, r3, #8
 80017dc:	462b      	mov	r3, r5
 80017de:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80017e2:	462b      	mov	r3, r5
 80017e4:	1219      	asrs	r1, r3, #8
 80017e6:	4b3c      	ldr	r3, [pc, #240]	@ (80018d8 <read_baro+0x384>)
 80017e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	17da      	asrs	r2, r3, #31
 80017f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80017f4:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80017f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017fc:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001800:	464a      	mov	r2, r9
 8001802:	fb02 f203 	mul.w	r2, r2, r3
 8001806:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800180a:	4644      	mov	r4, r8
 800180c:	fb04 f303 	mul.w	r3, r4, r3
 8001810:	441a      	add	r2, r3
 8001812:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001816:	4644      	mov	r4, r8
 8001818:	fba3 4304 	umull	r4, r3, r3, r4
 800181c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001820:	4623      	mov	r3, r4
 8001822:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800182a:	18d3      	adds	r3, r2, r3
 800182c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 800183c:	464c      	mov	r4, r9
 800183e:	0323      	lsls	r3, r4, #12
 8001840:	4644      	mov	r4, r8
 8001842:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001846:	4644      	mov	r4, r8
 8001848:	0322      	lsls	r2, r4, #12
 800184a:	1884      	adds	r4, r0, r2
 800184c:	633c      	str	r4, [r7, #48]	@ 0x30
 800184e:	eb41 0303 	adc.w	r3, r1, r3
 8001852:	637b      	str	r3, [r7, #52]	@ 0x34
 8001854:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001858:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    v1 = (((((int64_t)1) << 47) + v1) * calib.dig_P1) >> 33;
 800185c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001860:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001864:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001868:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800186c:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <read_baro+0x384>)
 800186e:	88db      	ldrh	r3, [r3, #6]
 8001870:	b29b      	uxth	r3, r3
 8001872:	2200      	movs	r2, #0
 8001874:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001878:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800187c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001880:	462b      	mov	r3, r5
 8001882:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001886:	4642      	mov	r2, r8
 8001888:	fb02 f203 	mul.w	r2, r2, r3
 800188c:	464b      	mov	r3, r9
 800188e:	4621      	mov	r1, r4
 8001890:	fb01 f303 	mul.w	r3, r1, r3
 8001894:	4413      	add	r3, r2
 8001896:	4622      	mov	r2, r4
 8001898:	4641      	mov	r1, r8
 800189a:	fba2 1201 	umull	r1, r2, r2, r1
 800189e:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80018a2:	460a      	mov	r2, r1
 80018a4:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80018a8:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80018ac:	4413      	add	r3, r2
 80018ae:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80018be:	4629      	mov	r1, r5
 80018c0:	104a      	asrs	r2, r1, #1
 80018c2:	4629      	mov	r1, r5
 80018c4:	17cb      	asrs	r3, r1, #31
 80018c6:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (v1 == 0)
 80018ca:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80018ce:	4313      	orrs	r3, r2
 80018d0:	f000 816b 	beq.w	8001baa <read_baro+0x656>
 80018d4:	e006      	b.n	80018e4 <read_baro+0x390>
 80018d6:	bf00      	nop
 80018d8:	20000238 	.word	0x20000238
 80018dc:	43800000 	.word	0x43800000
 80018e0:	42c80000 	.word	0x42c80000
        return;

    p = 1048576 - adc_P;
 80018e4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80018e8:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80018ec:	17da      	asrs	r2, r3, #31
 80018ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018f2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018f6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - v2) * 3125) / v1;
 80018fa:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018fe:	105b      	asrs	r3, r3, #1
 8001900:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001904:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001908:	07db      	lsls	r3, r3, #31
 800190a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800190e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001912:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001916:	4621      	mov	r1, r4
 8001918:	1a89      	subs	r1, r1, r2
 800191a:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800191e:	4629      	mov	r1, r5
 8001920:	eb61 0303 	sbc.w	r3, r1, r3
 8001924:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001928:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800192c:	4622      	mov	r2, r4
 800192e:	462b      	mov	r3, r5
 8001930:	1891      	adds	r1, r2, r2
 8001932:	6239      	str	r1, [r7, #32]
 8001934:	415b      	adcs	r3, r3
 8001936:	627b      	str	r3, [r7, #36]	@ 0x24
 8001938:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800193c:	4621      	mov	r1, r4
 800193e:	1851      	adds	r1, r2, r1
 8001940:	61b9      	str	r1, [r7, #24]
 8001942:	4629      	mov	r1, r5
 8001944:	414b      	adcs	r3, r1
 8001946:	61fb      	str	r3, [r7, #28]
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001954:	4649      	mov	r1, r9
 8001956:	018b      	lsls	r3, r1, #6
 8001958:	4641      	mov	r1, r8
 800195a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800195e:	4641      	mov	r1, r8
 8001960:	018a      	lsls	r2, r1, #6
 8001962:	4641      	mov	r1, r8
 8001964:	1889      	adds	r1, r1, r2
 8001966:	6139      	str	r1, [r7, #16]
 8001968:	4649      	mov	r1, r9
 800196a:	eb43 0101 	adc.w	r1, r3, r1
 800196e:	6179      	str	r1, [r7, #20]
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800197c:	4649      	mov	r1, r9
 800197e:	008b      	lsls	r3, r1, #2
 8001980:	4641      	mov	r1, r8
 8001982:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001986:	4641      	mov	r1, r8
 8001988:	008a      	lsls	r2, r1, #2
 800198a:	4610      	mov	r0, r2
 800198c:	4619      	mov	r1, r3
 800198e:	4603      	mov	r3, r0
 8001990:	4622      	mov	r2, r4
 8001992:	189b      	adds	r3, r3, r2
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	460b      	mov	r3, r1
 8001998:	462a      	mov	r2, r5
 800199a:	eb42 0303 	adc.w	r3, r2, r3
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80019ac:	4649      	mov	r1, r9
 80019ae:	008b      	lsls	r3, r1, #2
 80019b0:	4641      	mov	r1, r8
 80019b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019b6:	4641      	mov	r1, r8
 80019b8:	008a      	lsls	r2, r1, #2
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	4603      	mov	r3, r0
 80019c0:	4622      	mov	r2, r4
 80019c2:	189b      	adds	r3, r3, r2
 80019c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80019c6:	462b      	mov	r3, r5
 80019c8:	460a      	mov	r2, r1
 80019ca:	eb42 0303 	adc.w	r3, r2, r3
 80019ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80019d0:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80019d4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80019d8:	f7ff fa94 	bl	8000f04 <__aeabi_ldivmod>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    v1 = (calib.dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 80019e4:	4b74      	ldr	r3, [pc, #464]	@ (8001bb8 <read_baro+0x664>)
 80019e6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80019ea:	b21b      	sxth	r3, r3
 80019ec:	17da      	asrs	r2, r3, #31
 80019ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80019f0:	677a      	str	r2, [r7, #116]	@ 0x74
 80019f2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80019f6:	f04f 0000 	mov.w	r0, #0
 80019fa:	f04f 0100 	mov.w	r1, #0
 80019fe:	0b50      	lsrs	r0, r2, #13
 8001a00:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a04:	1359      	asrs	r1, r3, #13
 8001a06:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001a0a:	462b      	mov	r3, r5
 8001a0c:	fb00 f203 	mul.w	r2, r0, r3
 8001a10:	4623      	mov	r3, r4
 8001a12:	fb03 f301 	mul.w	r3, r3, r1
 8001a16:	4413      	add	r3, r2
 8001a18:	4622      	mov	r2, r4
 8001a1a:	fba2 1200 	umull	r1, r2, r2, r0
 8001a1e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001a22:	460a      	mov	r2, r1
 8001a24:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001a28:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001a2c:	4413      	add	r3, r2
 8001a2e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001a32:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a36:	f04f 0000 	mov.w	r0, #0
 8001a3a:	f04f 0100 	mov.w	r1, #0
 8001a3e:	0b50      	lsrs	r0, r2, #13
 8001a40:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a44:	1359      	asrs	r1, r3, #13
 8001a46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001a4a:	462b      	mov	r3, r5
 8001a4c:	fb00 f203 	mul.w	r2, r0, r3
 8001a50:	4623      	mov	r3, r4
 8001a52:	fb03 f301 	mul.w	r3, r3, r1
 8001a56:	4413      	add	r3, r2
 8001a58:	4622      	mov	r2, r4
 8001a5a:	fba2 1200 	umull	r1, r2, r2, r0
 8001a5e:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a62:	460a      	mov	r2, r1
 8001a64:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a68:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a6c:	4413      	add	r3, r2
 8001a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001a7e:	4621      	mov	r1, r4
 8001a80:	0e4a      	lsrs	r2, r1, #25
 8001a82:	4629      	mov	r1, r5
 8001a84:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001a88:	4629      	mov	r1, r5
 8001a8a:	164b      	asrs	r3, r1, #25
 8001a8c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    v2 = (calib.dig_P8 * p) >> 19;
 8001a90:	4b49      	ldr	r3, [pc, #292]	@ (8001bb8 <read_baro+0x664>)
 8001a92:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	17da      	asrs	r2, r3, #31
 8001a9a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a9c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a9e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001aa2:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001aa6:	462a      	mov	r2, r5
 8001aa8:	fb02 f203 	mul.w	r2, r2, r3
 8001aac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	fb01 f303 	mul.w	r3, r1, r3
 8001ab6:	4413      	add	r3, r2
 8001ab8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001abc:	4621      	mov	r1, r4
 8001abe:	fba2 1201 	umull	r1, r2, r2, r1
 8001ac2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ac6:	460a      	mov	r2, r1
 8001ac8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001acc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	f04f 0300 	mov.w	r3, #0
 8001ade:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001ae2:	4621      	mov	r1, r4
 8001ae4:	0cca      	lsrs	r2, r1, #19
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001aec:	4629      	mov	r1, r5
 8001aee:	14cb      	asrs	r3, r1, #19
 8001af0:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + v1 + v2) >> 8) + (((int64_t)calib.dig_P7) << 4);
 8001af4:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001af8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001afc:	1884      	adds	r4, r0, r2
 8001afe:	663c      	str	r4, [r7, #96]	@ 0x60
 8001b00:	eb41 0303 	adc.w	r3, r1, r3
 8001b04:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b06:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b0a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001b0e:	4621      	mov	r1, r4
 8001b10:	1889      	adds	r1, r1, r2
 8001b12:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001b14:	4629      	mov	r1, r5
 8001b16:	eb43 0101 	adc.w	r1, r3, r1
 8001b1a:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001b1c:	f04f 0000 	mov.w	r0, #0
 8001b20:	f04f 0100 	mov.w	r1, #0
 8001b24:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001b28:	4623      	mov	r3, r4
 8001b2a:	0a18      	lsrs	r0, r3, #8
 8001b2c:	462b      	mov	r3, r5
 8001b2e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b32:	462b      	mov	r3, r5
 8001b34:	1219      	asrs	r1, r3, #8
 8001b36:	4b20      	ldr	r3, [pc, #128]	@ (8001bb8 <read_baro+0x664>)
 8001b38:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b3c:	b21b      	sxth	r3, r3
 8001b3e:	17da      	asrs	r2, r3, #31
 8001b40:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b42:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	f04f 0300 	mov.w	r3, #0
 8001b4c:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b50:	464c      	mov	r4, r9
 8001b52:	0123      	lsls	r3, r4, #4
 8001b54:	4644      	mov	r4, r8
 8001b56:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b5a:	4644      	mov	r4, r8
 8001b5c:	0122      	lsls	r2, r4, #4
 8001b5e:	1884      	adds	r4, r0, r2
 8001b60:	603c      	str	r4, [r7, #0]
 8001b62:	eb41 0303 	adc.w	r3, r1, r3
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b6c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    telemetry->pressure = (float)p / 256.0f / 1000.0f; // kPa
 8001b70:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001b74:	f7ff f988 	bl	8000e88 <__aeabi_l2f>
 8001b78:	ee06 0a90 	vmov	s13, r0
 8001b7c:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8001bbc <read_baro+0x668>
 8001b80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b84:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001bc0 <read_baro+0x66c>
 8001b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b8c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b90:	edc3 7a08 	vstr	s15, [r3, #32]

    /* -------- Altitude -------- */
    telemetry->altitude = calculate_altitude(telemetry);
 8001b94:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8001b98:	f7ff fbb2 	bl	8001300 <calculate_altitude>
 8001b9c:	eef0 7a40 	vmov.f32	s15, s0
 8001ba0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ba4:	edc3 7a06 	vstr	s15, [r3, #24]
 8001ba8:	e000      	b.n	8001bac <read_baro+0x658>
        return;
 8001baa:	bf00      	nop
}
 8001bac:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000238 	.word	0x20000238
 8001bbc:	43800000 	.word	0x43800000
 8001bc0:	447a0000 	.word	0x447a0000

08001bc4 <init_commands>:
char glider_off_command[25];
char reset_state_command[14];
char set_coords_command[14];

void init_commands(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 8001bc8:	4b2a      	ldr	r3, [pc, #168]	@ (8001c74 <init_commands+0xb0>)
 8001bca:	4a2b      	ldr	r2, [pc, #172]	@ (8001c78 <init_commands+0xb4>)
 8001bcc:	210e      	movs	r1, #14
 8001bce:	482b      	ldr	r0, [pc, #172]	@ (8001c7c <init_commands+0xb8>)
 8001bd0:	f008 ff70 	bl	800aab4 <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 8001bd4:	4b27      	ldr	r3, [pc, #156]	@ (8001c74 <init_commands+0xb0>)
 8001bd6:	4a2a      	ldr	r2, [pc, #168]	@ (8001c80 <init_commands+0xbc>)
 8001bd8:	210f      	movs	r1, #15
 8001bda:	482a      	ldr	r0, [pc, #168]	@ (8001c84 <init_commands+0xc0>)
 8001bdc:	f008 ff6a 	bl	800aab4 <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 8001be0:	4b24      	ldr	r3, [pc, #144]	@ (8001c74 <init_commands+0xb0>)
 8001be2:	4a29      	ldr	r2, [pc, #164]	@ (8001c88 <init_commands+0xc4>)
 8001be4:	210d      	movs	r1, #13
 8001be6:	4829      	ldr	r0, [pc, #164]	@ (8001c8c <init_commands+0xc8>)
 8001be8:	f008 ff64 	bl	800aab4 <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 8001bec:	4b21      	ldr	r3, [pc, #132]	@ (8001c74 <init_commands+0xb0>)
 8001bee:	4a28      	ldr	r2, [pc, #160]	@ (8001c90 <init_commands+0xcc>)
 8001bf0:	210e      	movs	r1, #14
 8001bf2:	4828      	ldr	r0, [pc, #160]	@ (8001c94 <init_commands+0xd0>)
 8001bf4:	f008 ff5e 	bl	800aab4 <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 8001bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c74 <init_commands+0xb0>)
 8001bfa:	4a27      	ldr	r2, [pc, #156]	@ (8001c98 <init_commands+0xd4>)
 8001bfc:	210f      	movs	r1, #15
 8001bfe:	4827      	ldr	r0, [pc, #156]	@ (8001c9c <init_commands+0xd8>)
 8001c00:	f008 ff58 	bl	800aab4 <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8001c04:	4b1b      	ldr	r3, [pc, #108]	@ (8001c74 <init_commands+0xb0>)
 8001c06:	4a26      	ldr	r2, [pc, #152]	@ (8001ca0 <init_commands+0xdc>)
 8001c08:	2110      	movs	r1, #16
 8001c0a:	4826      	ldr	r0, [pc, #152]	@ (8001ca4 <init_commands+0xe0>)
 8001c0c:	f008 ff52 	bl	800aab4 <sniprintf>
	snprintf(release_payload_command, sizeof(release_payload_command), "CMD,%s,MEC,PAYLOAD,ON", TEAM_ID);
 8001c10:	4b18      	ldr	r3, [pc, #96]	@ (8001c74 <init_commands+0xb0>)
 8001c12:	4a25      	ldr	r2, [pc, #148]	@ (8001ca8 <init_commands+0xe4>)
 8001c14:	2119      	movs	r1, #25
 8001c16:	4825      	ldr	r0, [pc, #148]	@ (8001cac <init_commands+0xe8>)
 8001c18:	f008 ff4c 	bl	800aab4 <sniprintf>
	snprintf(reset_release_payload_command, sizeof(reset_release_payload_command), "CMD,%s,MEC,PAYLOAD,OFF", TEAM_ID);
 8001c1c:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <init_commands+0xb0>)
 8001c1e:	4a24      	ldr	r2, [pc, #144]	@ (8001cb0 <init_commands+0xec>)
 8001c20:	211a      	movs	r1, #26
 8001c22:	4824      	ldr	r0, [pc, #144]	@ (8001cb4 <init_commands+0xf0>)
 8001c24:	f008 ff46 	bl	800aab4 <sniprintf>
	snprintf(release_container_command, sizeof(release_container_command), "CMD,%s,MEC,CONTAINER,ON", TEAM_ID);
 8001c28:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <init_commands+0xb0>)
 8001c2a:	4a23      	ldr	r2, [pc, #140]	@ (8001cb8 <init_commands+0xf4>)
 8001c2c:	211b      	movs	r1, #27
 8001c2e:	4823      	ldr	r0, [pc, #140]	@ (8001cbc <init_commands+0xf8>)
 8001c30:	f008 ff40 	bl	800aab4 <sniprintf>
	snprintf(reset_release_container_command, sizeof(reset_release_container_command), "CMD,%s,MEC,CONTAINER,OFF", TEAM_ID);
 8001c34:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <init_commands+0xb0>)
 8001c36:	4a22      	ldr	r2, [pc, #136]	@ (8001cc0 <init_commands+0xfc>)
 8001c38:	211c      	movs	r1, #28
 8001c3a:	4822      	ldr	r0, [pc, #136]	@ (8001cc4 <init_commands+0x100>)
 8001c3c:	f008 ff3a 	bl	800aab4 <sniprintf>
	snprintf(glider_on_command, sizeof(glider_on_command), "CMD,%s,MEC,GLIDER,ON", TEAM_ID);
 8001c40:	4b0c      	ldr	r3, [pc, #48]	@ (8001c74 <init_commands+0xb0>)
 8001c42:	4a21      	ldr	r2, [pc, #132]	@ (8001cc8 <init_commands+0x104>)
 8001c44:	2118      	movs	r1, #24
 8001c46:	4821      	ldr	r0, [pc, #132]	@ (8001ccc <init_commands+0x108>)
 8001c48:	f008 ff34 	bl	800aab4 <sniprintf>
	snprintf(glider_off_command, sizeof(glider_off_command), "CMD,%s,MEC,GLIDER,OFF", TEAM_ID);
 8001c4c:	4b09      	ldr	r3, [pc, #36]	@ (8001c74 <init_commands+0xb0>)
 8001c4e:	4a20      	ldr	r2, [pc, #128]	@ (8001cd0 <init_commands+0x10c>)
 8001c50:	2119      	movs	r1, #25
 8001c52:	4820      	ldr	r0, [pc, #128]	@ (8001cd4 <init_commands+0x110>)
 8001c54:	f008 ff2e 	bl	800aab4 <sniprintf>
	snprintf(reset_state_command, sizeof(reset_state_command), "CMD,%s,RST", TEAM_ID);
 8001c58:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <init_commands+0xb0>)
 8001c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001cd8 <init_commands+0x114>)
 8001c5c:	210e      	movs	r1, #14
 8001c5e:	481f      	ldr	r0, [pc, #124]	@ (8001cdc <init_commands+0x118>)
 8001c60:	f008 ff28 	bl	800aab4 <sniprintf>
	snprintf(set_coords_command, sizeof(set_coords_command), "CMD,%s,SC,", TEAM_ID);
 8001c64:	4b03      	ldr	r3, [pc, #12]	@ (8001c74 <init_commands+0xb0>)
 8001c66:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce0 <init_commands+0x11c>)
 8001c68:	210e      	movs	r1, #14
 8001c6a:	481e      	ldr	r0, [pc, #120]	@ (8001ce4 <init_commands+0x120>)
 8001c6c:	f008 ff22 	bl	800aab4 <sniprintf>
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	0800e850 	.word	0x0800e850
 8001c78:	0800e858 	.word	0x0800e858
 8001c7c:	20000254 	.word	0x20000254
 8001c80:	0800e864 	.word	0x0800e864
 8001c84:	20000264 	.word	0x20000264
 8001c88:	0800e874 	.word	0x0800e874
 8001c8c:	20000274 	.word	0x20000274
 8001c90:	0800e880 	.word	0x0800e880
 8001c94:	20000284 	.word	0x20000284
 8001c98:	0800e88c 	.word	0x0800e88c
 8001c9c:	20000294 	.word	0x20000294
 8001ca0:	0800e89c 	.word	0x0800e89c
 8001ca4:	200002a4 	.word	0x200002a4
 8001ca8:	0800e8ac 	.word	0x0800e8ac
 8001cac:	200002b4 	.word	0x200002b4
 8001cb0:	0800e8c4 	.word	0x0800e8c4
 8001cb4:	200002d0 	.word	0x200002d0
 8001cb8:	0800e8dc 	.word	0x0800e8dc
 8001cbc:	200002ec 	.word	0x200002ec
 8001cc0:	0800e8f4 	.word	0x0800e8f4
 8001cc4:	20000308 	.word	0x20000308
 8001cc8:	0800e910 	.word	0x0800e910
 8001ccc:	20000324 	.word	0x20000324
 8001cd0:	0800e928 	.word	0x0800e928
 8001cd4:	2000033c 	.word	0x2000033c
 8001cd8:	0800e940 	.word	0x0800e940
 8001cdc:	20000358 	.word	0x20000358
 8001ce0:	0800e94c 	.word	0x0800e94c
 8001ce4:	20000368 	.word	0x20000368

08001ce8 <handle_command>:

char pressure_str[7];

void handle_command(const char *cmd) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af02      	add	r7, sp, #8
 8001cee:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 8001cf0:	48bb      	ldr	r0, [pc, #748]	@ (8001fe0 <handle_command+0x2f8>)
 8001cf2:	f7fe faed 	bl	80002d0 <strlen>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	49b9      	ldr	r1, [pc, #740]	@ (8001fe0 <handle_command+0x2f8>)
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f008 ffb3 	bl	800ac68 <strncmp>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d138      	bne.n	8001d7a <handle_command+0x92>

		// disable
		if (cmd[13] == 'D'){
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	330d      	adds	r3, #13
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b44      	cmp	r3, #68	@ 0x44
 8001d10:	d110      	bne.n	8001d34 <handle_command+0x4c>
			set_cmd_echo("SIMDISABLE", &telemetry);
 8001d12:	49b4      	ldr	r1, [pc, #720]	@ (8001fe4 <handle_command+0x2fc>)
 8001d14:	48b4      	ldr	r0, [pc, #720]	@ (8001fe8 <handle_command+0x300>)
 8001d16:	f001 fec7 	bl	8003aa8 <set_cmd_echo>
			// Reset the altitude buffer if changing from sim to flight mode
			if (telemetry.mode == 'S'){
 8001d1a:	4bb2      	ldr	r3, [pc, #712]	@ (8001fe4 <handle_command+0x2fc>)
 8001d1c:	799b      	ldrb	r3, [r3, #6]
 8001d1e:	2b53      	cmp	r3, #83	@ 0x53
 8001d20:	d101      	bne.n	8001d26 <handle_command+0x3e>
				reset_alt_dif_buf();
 8001d22:	f000 fb31 	bl	8002388 <reset_alt_dif_buf>
			}
			telemetry.mode = 'F';
 8001d26:	4baf      	ldr	r3, [pc, #700]	@ (8001fe4 <handle_command+0x2fc>)
 8001d28:	2246      	movs	r2, #70	@ 0x46
 8001d2a:	719a      	strb	r2, [r3, #6]
			telemetry.sim_enabled = 0;
 8001d2c:	4bad      	ldr	r3, [pc, #692]	@ (8001fe4 <handle_command+0x2fc>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
		}

		// enable
		if (cmd[13] == 'E'){
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	330d      	adds	r3, #13
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b45      	cmp	r3, #69	@ 0x45
 8001d3c:	d107      	bne.n	8001d4e <handle_command+0x66>
			set_cmd_echo("SIMENABLE", &telemetry);
 8001d3e:	49a9      	ldr	r1, [pc, #676]	@ (8001fe4 <handle_command+0x2fc>)
 8001d40:	48aa      	ldr	r0, [pc, #680]	@ (8001fec <handle_command+0x304>)
 8001d42:	f001 feb1 	bl	8003aa8 <set_cmd_echo>
			telemetry.sim_enabled = 1;
 8001d46:	4ba7      	ldr	r3, [pc, #668]	@ (8001fe4 <handle_command+0x2fc>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
		}

		// activate
		if (cmd[13] == 'A' && telemetry.sim_enabled == 1){
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	330d      	adds	r3, #13
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b41      	cmp	r3, #65	@ 0x41
 8001d56:	f040 8252 	bne.w	80021fe <handle_command+0x516>
 8001d5a:	4ba2      	ldr	r3, [pc, #648]	@ (8001fe4 <handle_command+0x2fc>)
 8001d5c:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	f040 824c 	bne.w	80021fe <handle_command+0x516>
			telemetry.mode = 'S';
 8001d66:	4b9f      	ldr	r3, [pc, #636]	@ (8001fe4 <handle_command+0x2fc>)
 8001d68:	2253      	movs	r2, #83	@ 0x53
 8001d6a:	719a      	strb	r2, [r3, #6]
			set_cmd_echo("SIMACTIVATE", &telemetry);
 8001d6c:	499d      	ldr	r1, [pc, #628]	@ (8001fe4 <handle_command+0x2fc>)
 8001d6e:	48a0      	ldr	r0, [pc, #640]	@ (8001ff0 <handle_command+0x308>)
 8001d70:	f001 fe9a 	bl	8003aa8 <set_cmd_echo>
			reset_alt_dif_buf();
 8001d74:	f000 fb08 	bl	8002388 <reset_alt_dif_buf>
		// Update variable
		set_cmd_echo("SC", &telemetry);
		sscanf(&cmd[12], "%f,%f", &telemetry.target_latitude, &telemetry.target_longitude);
		telemetry.sim_enabled = 0;
	}
}
 8001d78:	e241      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 8001d7a:	489e      	ldr	r0, [pc, #632]	@ (8001ff4 <handle_command+0x30c>)
 8001d7c:	f7fe faa8 	bl	80002d0 <strlen>
 8001d80:	4603      	mov	r3, r0
 8001d82:	461a      	mov	r2, r3
 8001d84:	499b      	ldr	r1, [pc, #620]	@ (8001ff4 <handle_command+0x30c>)
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f008 ff6e 	bl	800ac68 <strncmp>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d15d      	bne.n	8001e4e <handle_command+0x166>
		if (telemetry.mode == 'S') {
 8001d92:	4b94      	ldr	r3, [pc, #592]	@ (8001fe4 <handle_command+0x2fc>)
 8001d94:	799b      	ldrb	r3, [r3, #6]
 8001d96:	2b53      	cmp	r3, #83	@ 0x53
 8001d98:	f040 8231 	bne.w	80021fe <handle_command+0x516>
			strncpy(pressure_str, &cmd[14], 6);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	330e      	adds	r3, #14
 8001da0:	2206      	movs	r2, #6
 8001da2:	4619      	mov	r1, r3
 8001da4:	4894      	ldr	r0, [pc, #592]	@ (8001ff8 <handle_command+0x310>)
 8001da6:	f008 ff71 	bl	800ac8c <strncpy>
			pressure_str[6] = '\0';
 8001daa:	4b93      	ldr	r3, [pc, #588]	@ (8001ff8 <handle_command+0x310>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	719a      	strb	r2, [r3, #6]
			telemetry.pressure = atof(pressure_str)/1000;
 8001db0:	4891      	ldr	r0, [pc, #580]	@ (8001ff8 <handle_command+0x310>)
 8001db2:	f007 f8ad 	bl	8008f10 <atof>
 8001db6:	ec51 0b10 	vmov	r0, r1, d0
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	4b8f      	ldr	r3, [pc, #572]	@ (8001ffc <handle_command+0x314>)
 8001dc0:	f7fe fd74 	bl	80008ac <__aeabi_ddiv>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f7fe ff3c 	bl	8000c48 <__aeabi_d2f>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	4a84      	ldr	r2, [pc, #528]	@ (8001fe4 <handle_command+0x2fc>)
 8001dd4:	6213      	str	r3, [r2, #32]
			telemetry.altitude = calculate_altitude(&telemetry);
 8001dd6:	4883      	ldr	r0, [pc, #524]	@ (8001fe4 <handle_command+0x2fc>)
 8001dd8:	f7ff fa92 	bl	8001300 <calculate_altitude>
 8001ddc:	eef0 7a40 	vmov.f32	s15, s0
 8001de0:	4b80      	ldr	r3, [pc, #512]	@ (8001fe4 <handle_command+0x2fc>)
 8001de2:	edc3 7a06 	vstr	s15, [r3, #24]
			update_alt_dif_buf(&telemetry);
 8001de6:	487f      	ldr	r0, [pc, #508]	@ (8001fe4 <handle_command+0x2fc>)
 8001de8:	f000 fb68 	bl	80024bc <update_alt_dif_buf>
			telemetry.max_altitude = fmaxf(telemetry.max_altitude, telemetry.altitude);
 8001dec:	4b7d      	ldr	r3, [pc, #500]	@ (8001fe4 <handle_command+0x2fc>)
 8001dee:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8001df2:	4b7c      	ldr	r3, [pc, #496]	@ (8001fe4 <handle_command+0x2fc>)
 8001df4:	ed93 7a06 	vldr	s14, [r3, #24]
 8001df8:	eef0 0a47 	vmov.f32	s1, s14
 8001dfc:	eeb0 0a67 	vmov.f32	s0, s15
 8001e00:	f00c f976 	bl	800e0f0 <fmaxf>
 8001e04:	eef0 7a40 	vmov.f32	s15, s0
 8001e08:	4b76      	ldr	r3, [pc, #472]	@ (8001fe4 <handle_command+0x2fc>)
 8001e0a:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
			char temp[12] = "SIMP";
 8001e0e:	4a7c      	ldr	r2, [pc, #496]	@ (8002000 <handle_command+0x318>)
 8001e10:	f107 030c 	add.w	r3, r7, #12
 8001e14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e18:	6018      	str	r0, [r3, #0]
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	7019      	strb	r1, [r3, #0]
 8001e1e:	f107 0311 	add.w	r3, r7, #17
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	f8c3 2003 	str.w	r2, [r3, #3]
			strcat(temp, pressure_str);
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	4972      	ldr	r1, [pc, #456]	@ (8001ff8 <handle_command+0x310>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f008 ff0a 	bl	800ac4a <strcat>
			set_cmd_echo(temp, &telemetry);
 8001e36:	f107 030c 	add.w	r3, r7, #12
 8001e3a:	496a      	ldr	r1, [pc, #424]	@ (8001fe4 <handle_command+0x2fc>)
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f001 fe33 	bl	8003aa8 <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8001e42:	2207      	movs	r2, #7
 8001e44:	2100      	movs	r1, #0
 8001e46:	486c      	ldr	r0, [pc, #432]	@ (8001ff8 <handle_command+0x310>)
 8001e48:	f008 fef7 	bl	800ac3a <memset>
}
 8001e4c:	e1d7      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 8001e4e:	486d      	ldr	r0, [pc, #436]	@ (8002004 <handle_command+0x31c>)
 8001e50:	f7fe fa3e 	bl	80002d0 <strlen>
 8001e54:	4603      	mov	r3, r0
 8001e56:	461a      	mov	r2, r3
 8001e58:	496a      	ldr	r1, [pc, #424]	@ (8002004 <handle_command+0x31c>)
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f008 ff04 	bl	800ac68 <strncmp>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d17c      	bne.n	8001f60 <handle_command+0x278>
		if (cmd[12]=='G') {
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	330c      	adds	r3, #12
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b47      	cmp	r3, #71	@ 0x47
 8001e6e:	d116      	bne.n	8001e9e <handle_command+0x1b6>
			telemetry.mission_time_hr = telemetry.gps_time_hr;
 8001e70:	4b5c      	ldr	r3, [pc, #368]	@ (8001fe4 <handle_command+0x2fc>)
 8001e72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001e76:	b25a      	sxtb	r2, r3
 8001e78:	4b5a      	ldr	r3, [pc, #360]	@ (8001fe4 <handle_command+0x2fc>)
 8001e7a:	701a      	strb	r2, [r3, #0]
			telemetry.mission_time_min = telemetry.gps_time_min;
 8001e7c:	4b59      	ldr	r3, [pc, #356]	@ (8001fe4 <handle_command+0x2fc>)
 8001e7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001e82:	b25a      	sxtb	r2, r3
 8001e84:	4b57      	ldr	r3, [pc, #348]	@ (8001fe4 <handle_command+0x2fc>)
 8001e86:	705a      	strb	r2, [r3, #1]
			telemetry.mission_time_sec = telemetry.gps_time_sec;
 8001e88:	4b56      	ldr	r3, [pc, #344]	@ (8001fe4 <handle_command+0x2fc>)
 8001e8a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8001e8e:	b25a      	sxtb	r2, r3
 8001e90:	4b54      	ldr	r3, [pc, #336]	@ (8001fe4 <handle_command+0x2fc>)
 8001e92:	709a      	strb	r2, [r3, #2]
			set_cmd_echo("STGPS", &telemetry);
 8001e94:	4953      	ldr	r1, [pc, #332]	@ (8001fe4 <handle_command+0x2fc>)
 8001e96:	485c      	ldr	r0, [pc, #368]	@ (8002008 <handle_command+0x320>)
 8001e98:	f001 fe06 	bl	8003aa8 <set_cmd_echo>
}
 8001e9c:	e1af      	b.n	80021fe <handle_command+0x516>
			memset(temp, 0, sizeof(temp));
 8001e9e:	f107 0308 	add.w	r3, r7, #8
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f008 fec7 	bl	800ac3a <memset>
			temp[0] = cmd[12];
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	330c      	adds	r3, #12
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	330d      	adds	r3, #13
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_hr = atoi(temp);
 8001ebc:	f107 0308 	add.w	r3, r7, #8
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f007 f828 	bl	8008f16 <atoi>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	b25a      	sxtb	r2, r3
 8001eca:	4b46      	ldr	r3, [pc, #280]	@ (8001fe4 <handle_command+0x2fc>)
 8001ecc:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8001ece:	f107 0308 	add.w	r3, r7, #8
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f008 feaf 	bl	800ac3a <memset>
			temp[0] = cmd[15];
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	330f      	adds	r3, #15
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3310      	adds	r3, #16
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_min = atoi(temp);
 8001eec:	f107 0308 	add.w	r3, r7, #8
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f007 f810 	bl	8008f16 <atoi>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	b25a      	sxtb	r2, r3
 8001efa:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe4 <handle_command+0x2fc>)
 8001efc:	705a      	strb	r2, [r3, #1]
			memset(temp, 0, sizeof(temp));
 8001efe:	f107 0308 	add.w	r3, r7, #8
 8001f02:	2203      	movs	r2, #3
 8001f04:	2100      	movs	r1, #0
 8001f06:	4618      	mov	r0, r3
 8001f08:	f008 fe97 	bl	800ac3a <memset>
			temp[0] = cmd[18];
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3312      	adds	r3, #18
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3313      	adds	r3, #19
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_sec = atoi(temp);
 8001f1c:	f107 0308 	add.w	r3, r7, #8
 8001f20:	4618      	mov	r0, r3
 8001f22:	f006 fff8 	bl	8008f16 <atoi>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b25a      	sxtb	r2, r3
 8001f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe4 <handle_command+0x2fc>)
 8001f2c:	709a      	strb	r2, [r3, #2]
			memset(telemetry.cmd_echo, '\0', sizeof(telemetry.cmd_echo));
 8001f2e:	2240      	movs	r2, #64	@ 0x40
 8001f30:	2100      	movs	r1, #0
 8001f32:	4836      	ldr	r0, [pc, #216]	@ (800200c <handle_command+0x324>)
 8001f34:	f008 fe81 	bl	800ac3a <memset>
			snprintf(telemetry.cmd_echo, 11, "ST%02d:%02d:%02d", telemetry.mission_time_hr, telemetry.mission_time_min, telemetry.mission_time_sec);
 8001f38:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe4 <handle_command+0x2fc>)
 8001f3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4b28      	ldr	r3, [pc, #160]	@ (8001fe4 <handle_command+0x2fc>)
 8001f42:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001f46:	461a      	mov	r2, r3
 8001f48:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <handle_command+0x2fc>)
 8001f4a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001f4e:	9301      	str	r3, [sp, #4]
 8001f50:	9200      	str	r2, [sp, #0]
 8001f52:	460b      	mov	r3, r1
 8001f54:	4a2e      	ldr	r2, [pc, #184]	@ (8002010 <handle_command+0x328>)
 8001f56:	210b      	movs	r1, #11
 8001f58:	482c      	ldr	r0, [pc, #176]	@ (800200c <handle_command+0x324>)
 8001f5a:	f008 fdab 	bl	800aab4 <sniprintf>
}
 8001f5e:	e14e      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8001f60:	482c      	ldr	r0, [pc, #176]	@ (8002014 <handle_command+0x32c>)
 8001f62:	f7fe f9b5 	bl	80002d0 <strlen>
 8001f66:	4603      	mov	r3, r0
 8001f68:	461a      	mov	r2, r3
 8001f6a:	492a      	ldr	r1, [pc, #168]	@ (8002014 <handle_command+0x32c>)
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f008 fe7b 	bl	800ac68 <strncmp>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d115      	bne.n	8001fa4 <handle_command+0x2bc>
		telemetry.altitude_offset -= telemetry.altitude;
 8001f78:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <handle_command+0x2fc>)
 8001f7a:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8001f7e:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <handle_command+0x2fc>)
 8001f80:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f88:	4b16      	ldr	r3, [pc, #88]	@ (8001fe4 <handle_command+0x2fc>)
 8001f8a:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
		set_cmd_echo("CAL", &telemetry);
 8001f8e:	4915      	ldr	r1, [pc, #84]	@ (8001fe4 <handle_command+0x2fc>)
 8001f90:	4821      	ldr	r0, [pc, #132]	@ (8002018 <handle_command+0x330>)
 8001f92:	f001 fd89 	bl	8003aa8 <set_cmd_echo>
		reset_alt_dif_buf();
 8001f96:	f000 f9f7 	bl	8002388 <reset_alt_dif_buf>
		telemetry.sim_enabled = 0;
 8001f9a:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <handle_command+0x2fc>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8001fa2:	e12c      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8001fa4:	481d      	ldr	r0, [pc, #116]	@ (800201c <handle_command+0x334>)
 8001fa6:	f7fe f993 	bl	80002d0 <strlen>
 8001faa:	4603      	mov	r3, r0
 8001fac:	461a      	mov	r2, r3
 8001fae:	491b      	ldr	r1, [pc, #108]	@ (800201c <handle_command+0x334>)
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f008 fe59 	bl	800ac68 <strncmp>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d135      	bne.n	8002028 <handle_command+0x340>
		telemetry.telemetry_status = 1;
 8001fbc:	4b09      	ldr	r3, [pc, #36]	@ (8001fe4 <handle_command+0x2fc>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
		set_cmd_echo("CXON", &telemetry);
 8001fc4:	4907      	ldr	r1, [pc, #28]	@ (8001fe4 <handle_command+0x2fc>)
 8001fc6:	4816      	ldr	r0, [pc, #88]	@ (8002020 <handle_command+0x338>)
 8001fc8:	f001 fd6e 	bl	8003aa8 <set_cmd_echo>
		telemetry.sim_enabled = 0;
 8001fcc:	4b05      	ldr	r3, [pc, #20]	@ (8001fe4 <handle_command+0x2fc>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
		flush_gps(&hi2c1, &telemetry);
 8001fd4:	4903      	ldr	r1, [pc, #12]	@ (8001fe4 <handle_command+0x2fc>)
 8001fd6:	4813      	ldr	r0, [pc, #76]	@ (8002024 <handle_command+0x33c>)
 8001fd8:	f000 fdc6 	bl	8002b68 <flush_gps>
}
 8001fdc:	e10f      	b.n	80021fe <handle_command+0x516>
 8001fde:	bf00      	nop
 8001fe0:	20000254 	.word	0x20000254
 8001fe4:	200006d0 	.word	0x200006d0
 8001fe8:	0800e958 	.word	0x0800e958
 8001fec:	0800e964 	.word	0x0800e964
 8001ff0:	0800e970 	.word	0x0800e970
 8001ff4:	20000264 	.word	0x20000264
 8001ff8:	20000378 	.word	0x20000378
 8001ffc:	408f4000 	.word	0x408f4000
 8002000:	0800ea10 	.word	0x0800ea10
 8002004:	20000274 	.word	0x20000274
 8002008:	0800e97c 	.word	0x0800e97c
 800200c:	20000725 	.word	0x20000725
 8002010:	0800e984 	.word	0x0800e984
 8002014:	20000284 	.word	0x20000284
 8002018:	0800e998 	.word	0x0800e998
 800201c:	20000294 	.word	0x20000294
 8002020:	0800e99c 	.word	0x0800e99c
 8002024:	200005a4 	.word	0x200005a4
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8002028:	4877      	ldr	r0, [pc, #476]	@ (8002208 <handle_command+0x520>)
 800202a:	f7fe f951 	bl	80002d0 <strlen>
 800202e:	4603      	mov	r3, r0
 8002030:	461a      	mov	r2, r3
 8002032:	4975      	ldr	r1, [pc, #468]	@ (8002208 <handle_command+0x520>)
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f008 fe17 	bl	800ac68 <strncmp>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10c      	bne.n	800205a <handle_command+0x372>
		telemetry.telemetry_status = 0;
 8002040:	4b72      	ldr	r3, [pc, #456]	@ (800220c <handle_command+0x524>)
 8002042:	2200      	movs	r2, #0
 8002044:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
		set_cmd_echo("CXOFF", &telemetry);
 8002048:	4970      	ldr	r1, [pc, #448]	@ (800220c <handle_command+0x524>)
 800204a:	4871      	ldr	r0, [pc, #452]	@ (8002210 <handle_command+0x528>)
 800204c:	f001 fd2c 	bl	8003aa8 <set_cmd_echo>
		telemetry.sim_enabled = 0;
 8002050:	4b6e      	ldr	r3, [pc, #440]	@ (800220c <handle_command+0x524>)
 8002052:	2200      	movs	r2, #0
 8002054:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002058:	e0d1      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, release_payload_command, strlen(release_payload_command)) == 0) {
 800205a:	486e      	ldr	r0, [pc, #440]	@ (8002214 <handle_command+0x52c>)
 800205c:	f7fe f938 	bl	80002d0 <strlen>
 8002060:	4603      	mov	r3, r0
 8002062:	461a      	mov	r2, r3
 8002064:	496b      	ldr	r1, [pc, #428]	@ (8002214 <handle_command+0x52c>)
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f008 fdfe 	bl	800ac68 <strncmp>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10e      	bne.n	8002090 <handle_command+0x3a8>
		set_cmd_echo("MECPAYLOADON", &telemetry);
 8002072:	4966      	ldr	r1, [pc, #408]	@ (800220c <handle_command+0x524>)
 8002074:	4868      	ldr	r0, [pc, #416]	@ (8002218 <handle_command+0x530>)
 8002076:	f001 fd17 	bl	8003aa8 <set_cmd_echo>
		Release_Payload();
 800207a:	f001 f9d9 	bl	8003430 <Release_Payload>
		telemetry.payload_released = 1;
 800207e:	4b63      	ldr	r3, [pc, #396]	@ (800220c <handle_command+0x524>)
 8002080:	2201      	movs	r2, #1
 8002082:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
		telemetry.sim_enabled = 0;
 8002086:	4b61      	ldr	r3, [pc, #388]	@ (800220c <handle_command+0x524>)
 8002088:	2200      	movs	r2, #0
 800208a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 800208e:	e0b6      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, reset_release_payload_command, strlen(reset_release_payload_command)) == 0) {
 8002090:	4862      	ldr	r0, [pc, #392]	@ (800221c <handle_command+0x534>)
 8002092:	f7fe f91d 	bl	80002d0 <strlen>
 8002096:	4603      	mov	r3, r0
 8002098:	461a      	mov	r2, r3
 800209a:	4960      	ldr	r1, [pc, #384]	@ (800221c <handle_command+0x534>)
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f008 fde3 	bl	800ac68 <strncmp>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10e      	bne.n	80020c6 <handle_command+0x3de>
		set_cmd_echo("MECPAYLOADOFF", &telemetry);
 80020a8:	4958      	ldr	r1, [pc, #352]	@ (800220c <handle_command+0x524>)
 80020aa:	485d      	ldr	r0, [pc, #372]	@ (8002220 <handle_command+0x538>)
 80020ac:	f001 fcfc 	bl	8003aa8 <set_cmd_echo>
		Reset_Payload();
 80020b0:	f001 f9e8 	bl	8003484 <Reset_Payload>
		telemetry.payload_released = 0;
 80020b4:	4b55      	ldr	r3, [pc, #340]	@ (800220c <handle_command+0x524>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
		telemetry.sim_enabled = 0;
 80020bc:	4b53      	ldr	r3, [pc, #332]	@ (800220c <handle_command+0x524>)
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 80020c4:	e09b      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, release_container_command, strlen(release_container_command)) == 0) {
 80020c6:	4857      	ldr	r0, [pc, #348]	@ (8002224 <handle_command+0x53c>)
 80020c8:	f7fe f902 	bl	80002d0 <strlen>
 80020cc:	4603      	mov	r3, r0
 80020ce:	461a      	mov	r2, r3
 80020d0:	4954      	ldr	r1, [pc, #336]	@ (8002224 <handle_command+0x53c>)
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f008 fdc8 	bl	800ac68 <strncmp>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10e      	bne.n	80020fc <handle_command+0x414>
		set_cmd_echo("MECCONTON", &telemetry);
 80020de:	494b      	ldr	r1, [pc, #300]	@ (800220c <handle_command+0x524>)
 80020e0:	4851      	ldr	r0, [pc, #324]	@ (8002228 <handle_command+0x540>)
 80020e2:	f001 fce1 	bl	8003aa8 <set_cmd_echo>
		Release_Container();
 80020e6:	f001 f9f5 	bl	80034d4 <Release_Container>
		telemetry.container_released = 1;
 80020ea:	4b48      	ldr	r3, [pc, #288]	@ (800220c <handle_command+0x524>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
		telemetry.sim_enabled = 0;
 80020f2:	4b46      	ldr	r3, [pc, #280]	@ (800220c <handle_command+0x524>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 80020fa:	e080      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, reset_release_container_command, strlen(reset_release_container_command)) == 0) {
 80020fc:	484b      	ldr	r0, [pc, #300]	@ (800222c <handle_command+0x544>)
 80020fe:	f7fe f8e7 	bl	80002d0 <strlen>
 8002102:	4603      	mov	r3, r0
 8002104:	461a      	mov	r2, r3
 8002106:	4949      	ldr	r1, [pc, #292]	@ (800222c <handle_command+0x544>)
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f008 fdad 	bl	800ac68 <strncmp>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10e      	bne.n	8002132 <handle_command+0x44a>
		set_cmd_echo("MECCONTOFF", &telemetry);
 8002114:	493d      	ldr	r1, [pc, #244]	@ (800220c <handle_command+0x524>)
 8002116:	4846      	ldr	r0, [pc, #280]	@ (8002230 <handle_command+0x548>)
 8002118:	f001 fcc6 	bl	8003aa8 <set_cmd_echo>
		Reset_Container();
 800211c:	f001 fa04 	bl	8003528 <Reset_Container>
		telemetry.container_released = 0;
 8002120:	4b3a      	ldr	r3, [pc, #232]	@ (800220c <handle_command+0x524>)
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
		telemetry.sim_enabled = 0;
 8002128:	4b38      	ldr	r3, [pc, #224]	@ (800220c <handle_command+0x524>)
 800212a:	2200      	movs	r2, #0
 800212c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002130:	e065      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, glider_on_command, strlen(glider_on_command)) == 0) {
 8002132:	4840      	ldr	r0, [pc, #256]	@ (8002234 <handle_command+0x54c>)
 8002134:	f7fe f8cc 	bl	80002d0 <strlen>
 8002138:	4603      	mov	r3, r0
 800213a:	461a      	mov	r2, r3
 800213c:	493d      	ldr	r1, [pc, #244]	@ (8002234 <handle_command+0x54c>)
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f008 fd92 	bl	800ac68 <strncmp>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10c      	bne.n	8002164 <handle_command+0x47c>
		set_cmd_echo("MECGLIDERON", &telemetry);
 800214a:	4930      	ldr	r1, [pc, #192]	@ (800220c <handle_command+0x524>)
 800214c:	483a      	ldr	r0, [pc, #232]	@ (8002238 <handle_command+0x550>)
 800214e:	f001 fcab 	bl	8003aa8 <set_cmd_echo>
		telemetry.paraglider_active = 1;
 8002152:	4b2e      	ldr	r3, [pc, #184]	@ (800220c <handle_command+0x524>)
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
		telemetry.sim_enabled = 0;
 800215a:	4b2c      	ldr	r3, [pc, #176]	@ (800220c <handle_command+0x524>)
 800215c:	2200      	movs	r2, #0
 800215e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002162:	e04c      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, glider_off_command, strlen(glider_off_command)) == 0) {
 8002164:	4835      	ldr	r0, [pc, #212]	@ (800223c <handle_command+0x554>)
 8002166:	f7fe f8b3 	bl	80002d0 <strlen>
 800216a:	4603      	mov	r3, r0
 800216c:	461a      	mov	r2, r3
 800216e:	4933      	ldr	r1, [pc, #204]	@ (800223c <handle_command+0x554>)
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f008 fd79 	bl	800ac68 <strncmp>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d10c      	bne.n	8002196 <handle_command+0x4ae>
		set_cmd_echo("MECGLIDEROFF", &telemetry);
 800217c:	4923      	ldr	r1, [pc, #140]	@ (800220c <handle_command+0x524>)
 800217e:	4830      	ldr	r0, [pc, #192]	@ (8002240 <handle_command+0x558>)
 8002180:	f001 fc92 	bl	8003aa8 <set_cmd_echo>
		telemetry.paraglider_active = 0;
 8002184:	4b21      	ldr	r3, [pc, #132]	@ (800220c <handle_command+0x524>)
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
		telemetry.sim_enabled = 0;
 800218c:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <handle_command+0x524>)
 800218e:	2200      	movs	r2, #0
 8002190:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002194:	e033      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, reset_state_command, strlen(reset_state_command)) == 0) {
 8002196:	482b      	ldr	r0, [pc, #172]	@ (8002244 <handle_command+0x55c>)
 8002198:	f7fe f89a 	bl	80002d0 <strlen>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	4928      	ldr	r1, [pc, #160]	@ (8002244 <handle_command+0x55c>)
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f008 fd60 	bl	800ac68 <strncmp>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10b      	bne.n	80021c6 <handle_command+0x4de>
		set_cmd_echo("RST", &telemetry);
 80021ae:	4917      	ldr	r1, [pc, #92]	@ (800220c <handle_command+0x524>)
 80021b0:	4825      	ldr	r0, [pc, #148]	@ (8002248 <handle_command+0x560>)
 80021b2:	f001 fc79 	bl	8003aa8 <set_cmd_echo>
		reset_state(&telemetry);
 80021b6:	4815      	ldr	r0, [pc, #84]	@ (800220c <handle_command+0x524>)
 80021b8:	f001 fc42 	bl	8003a40 <reset_state>
		telemetry.sim_enabled = 0;
 80021bc:	4b13      	ldr	r3, [pc, #76]	@ (800220c <handle_command+0x524>)
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 80021c4:	e01b      	b.n	80021fe <handle_command+0x516>
	else if (strncmp(cmd, set_coords_command, strlen(set_coords_command)) == 0) {
 80021c6:	4821      	ldr	r0, [pc, #132]	@ (800224c <handle_command+0x564>)
 80021c8:	f7fe f882 	bl	80002d0 <strlen>
 80021cc:	4603      	mov	r3, r0
 80021ce:	461a      	mov	r2, r3
 80021d0:	491e      	ldr	r1, [pc, #120]	@ (800224c <handle_command+0x564>)
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f008 fd48 	bl	800ac68 <strncmp>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10f      	bne.n	80021fe <handle_command+0x516>
		set_cmd_echo("SC", &telemetry);
 80021de:	490b      	ldr	r1, [pc, #44]	@ (800220c <handle_command+0x524>)
 80021e0:	481b      	ldr	r0, [pc, #108]	@ (8002250 <handle_command+0x568>)
 80021e2:	f001 fc61 	bl	8003aa8 <set_cmd_echo>
		sscanf(&cmd[12], "%f,%f", &telemetry.target_latitude, &telemetry.target_longitude);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f103 000c 	add.w	r0, r3, #12
 80021ec:	4b19      	ldr	r3, [pc, #100]	@ (8002254 <handle_command+0x56c>)
 80021ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002258 <handle_command+0x570>)
 80021f0:	491a      	ldr	r1, [pc, #104]	@ (800225c <handle_command+0x574>)
 80021f2:	f008 fcb3 	bl	800ab5c <siscanf>
		telemetry.sim_enabled = 0;
 80021f6:	4b05      	ldr	r3, [pc, #20]	@ (800220c <handle_command+0x524>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 80021fe:	bf00      	nop
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200002a4 	.word	0x200002a4
 800220c:	200006d0 	.word	0x200006d0
 8002210:	0800e9a4 	.word	0x0800e9a4
 8002214:	200002b4 	.word	0x200002b4
 8002218:	0800e9ac 	.word	0x0800e9ac
 800221c:	200002d0 	.word	0x200002d0
 8002220:	0800e9bc 	.word	0x0800e9bc
 8002224:	200002ec 	.word	0x200002ec
 8002228:	0800e9cc 	.word	0x0800e9cc
 800222c:	20000308 	.word	0x20000308
 8002230:	0800e9d8 	.word	0x0800e9d8
 8002234:	20000324 	.word	0x20000324
 8002238:	0800e9e4 	.word	0x0800e9e4
 800223c:	2000033c 	.word	0x2000033c
 8002240:	0800e9f0 	.word	0x0800e9f0
 8002244:	20000358 	.word	0x20000358
 8002248:	0800ea00 	.word	0x0800ea00
 800224c:	20000368 	.word	0x20000368
 8002250:	0800ea04 	.word	0x0800ea04
 8002254:	2000076c 	.word	0x2000076c
 8002258:	20000768 	.word	0x20000768
 800225c:	0800ea08 	.word	0x0800ea08

08002260 <init_current>:
#define INA219_REG_POWER        0x03
#define INA219_REG_CURRENT      0x04
#define INA219_REG_CALIBRATION  0x05

void init_current(I2C_HandleTypeDef *hi2c)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08a      	sub	sp, #40	@ 0x28
 8002264:	af04      	add	r7, sp, #16
 8002266:	6078      	str	r0, [r7, #4]
//	uint8_t ina_config[2] = {0x01, 0x9F};  // Example: 32V, 2A, 12-bit ADCs
//	HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS, 0x00, 1, ina_config, 2, 1000);

	// NEW CODE --------------------------------------------------------------------------
	// Calibration for 0.1 shunt, 2A max
	uint16_t calib = 0x1A36;  // 6710 decimal
 8002268:	f641 2336 	movw	r3, #6710	@ 0x1a36
 800226c:	82fb      	strh	r3, [r7, #22]
	uint8_t calib_buf[2] = { calib >> 8, calib & 0xFF };
 800226e:	8afb      	ldrh	r3, [r7, #22]
 8002270:	0a1b      	lsrs	r3, r3, #8
 8002272:	b29b      	uxth	r3, r3
 8002274:	b2db      	uxtb	r3, r3
 8002276:	743b      	strb	r3, [r7, #16]
 8002278:	8afb      	ldrh	r3, [r7, #22]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	747b      	strb	r3, [r7, #17]

	HAL_I2C_Mem_Write(hi2c, INA219_ADDRESS,
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	9302      	str	r3, [sp, #8]
 8002284:	2302      	movs	r3, #2
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	f107 0310 	add.w	r3, r7, #16
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2301      	movs	r3, #1
 8002290:	2205      	movs	r2, #5
 8002292:	2180      	movs	r1, #128	@ 0x80
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f002 ffad 	bl	80051f4 <HAL_I2C_Mem_Write>
					  INA219_REG_CALIBRATION,
					  I2C_MEMADD_SIZE_8BIT,
					  calib_buf, 2, HAL_MAX_DELAY);

	// Config: 32V range, 320mV shunt, 12-bit ADCs, continuous
	uint16_t config = 0x019F;
 800229a:	f240 139f 	movw	r3, #415	@ 0x19f
 800229e:	82bb      	strh	r3, [r7, #20]
	uint8_t config_buf[2] = { config >> 8, config & 0xFF };
 80022a0:	8abb      	ldrh	r3, [r7, #20]
 80022a2:	0a1b      	lsrs	r3, r3, #8
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	733b      	strb	r3, [r7, #12]
 80022aa:	8abb      	ldrh	r3, [r7, #20]
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write(hi2c, INA219_ADDRESS,
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295
 80022b4:	9302      	str	r3, [sp, #8]
 80022b6:	2302      	movs	r3, #2
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	f107 030c 	add.w	r3, r7, #12
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	2301      	movs	r3, #1
 80022c2:	2200      	movs	r2, #0
 80022c4:	2180      	movs	r1, #128	@ 0x80
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f002 ff94 	bl	80051f4 <HAL_I2C_Mem_Write>
					  INA219_REG_CONFIG,
					  I2C_MEMADD_SIZE_8BIT,
					  config_buf, 2, HAL_MAX_DELAY);
}
 80022cc:	bf00      	nop
 80022ce:	3718      	adds	r7, #24
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <read_current>:

void read_current(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	af04      	add	r7, sp, #16
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]

	// NEW CODE ----------------------------------------------------------------------------
	uint8_t buf[2];

	// ---------------- Bus Voltage ----------------
	if (HAL_I2C_Mem_Read(hi2c, INA219_ADDRESS,
 80022de:	f04f 33ff 	mov.w	r3, #4294967295
 80022e2:	9302      	str	r3, [sp, #8]
 80022e4:	2302      	movs	r3, #2
 80022e6:	9301      	str	r3, [sp, #4]
 80022e8:	f107 0308 	add.w	r3, r7, #8
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	2301      	movs	r3, #1
 80022f0:	2202      	movs	r2, #2
 80022f2:	2180      	movs	r1, #128	@ 0x80
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f003 f877 	bl	80053e8 <HAL_I2C_Mem_Read>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d116      	bne.n	800232e <read_current+0x5a>
						 INA219_REG_BUS_VOLT,
						 I2C_MEMADD_SIZE_8BIT,
						 buf, 2, HAL_MAX_DELAY) == HAL_OK)
	{
		uint16_t raw_bus = (buf[0] << 8) | buf[1];
 8002300:	7a3b      	ldrb	r3, [r7, #8]
 8002302:	021b      	lsls	r3, r3, #8
 8002304:	b21a      	sxth	r2, r3
 8002306:	7a7b      	ldrb	r3, [r7, #9]
 8002308:	b21b      	sxth	r3, r3
 800230a:	4313      	orrs	r3, r2
 800230c:	b21b      	sxth	r3, r3
 800230e:	81fb      	strh	r3, [r7, #14]
		raw_bus >>= 3; // remove CNVR + OVF bits
 8002310:	89fb      	ldrh	r3, [r7, #14]
 8002312:	08db      	lsrs	r3, r3, #3
 8002314:	81fb      	strh	r3, [r7, #14]

		telemetry->voltage = raw_bus * 0.004f; // 4 mV per bit
 8002316:	89fb      	ldrh	r3, [r7, #14]
 8002318:	ee07 3a90 	vmov	s15, r3
 800231c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002320:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002380 <read_current+0xac>
 8002324:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}

	// ---------------- Current ----------------
	if (HAL_I2C_Mem_Read(hi2c, INA219_ADDRESS,
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
 8002332:	9302      	str	r3, [sp, #8]
 8002334:	2302      	movs	r3, #2
 8002336:	9301      	str	r3, [sp, #4]
 8002338:	f107 0308 	add.w	r3, r7, #8
 800233c:	9300      	str	r3, [sp, #0]
 800233e:	2301      	movs	r3, #1
 8002340:	2204      	movs	r2, #4
 8002342:	2180      	movs	r1, #128	@ 0x80
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f003 f84f 	bl	80053e8 <HAL_I2C_Mem_Read>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d113      	bne.n	8002378 <read_current+0xa4>
						 INA219_REG_CURRENT,
						 I2C_MEMADD_SIZE_8BIT,
						 buf, 2, HAL_MAX_DELAY) == HAL_OK)
	{
		int16_t raw_current = (int16_t)((buf[0] << 8) | buf[1]);
 8002350:	7a3b      	ldrb	r3, [r7, #8]
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	b21a      	sxth	r2, r3
 8002356:	7a7b      	ldrb	r3, [r7, #9]
 8002358:	b21b      	sxth	r3, r3
 800235a:	4313      	orrs	r3, r2
 800235c:	81bb      	strh	r3, [r7, #12]

		// Current LSB = 61 A
		telemetry->current = raw_current * 0.000061f; // Amps
 800235e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002362:	ee07 3a90 	vmov	s15, r3
 8002366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800236a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002384 <read_current+0xb0>
 800236e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	}
}
 8002378:	bf00      	nop
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	3b83126f 	.word	0x3b83126f
 8002384:	387fda40 	.word	0x387fda40

08002388 <reset_alt_dif_buf>:
float alt_dif_buffer[ALT_DIF_BUF_SIZE];
int alt_dif_buffer_idx = 0;
int prev_alt_time = 0;
float prev_alt;

void reset_alt_dif_buf(Telemetry_t *telemetry){
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	prev_alt_time = HAL_GetTick();
 8002390:	f001 ff54 	bl	800423c <HAL_GetTick>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	4b0c      	ldr	r3, [pc, #48]	@ (80023cc <reset_alt_dif_buf+0x44>)
 800239a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 800239c:	2300      	movs	r3, #0
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	e009      	b.n	80023b6 <reset_alt_dif_buf+0x2e>
		alt_dif_buffer[i] = 0;
 80023a2:	4a0b      	ldr	r2, [pc, #44]	@ (80023d0 <reset_alt_dif_buf+0x48>)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3301      	adds	r3, #1
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2b04      	cmp	r3, #4
 80023ba:	ddf2      	ble.n	80023a2 <reset_alt_dif_buf+0x1a>
	}
	prev_alt = telemetry->altitude;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	4a04      	ldr	r2, [pc, #16]	@ (80023d4 <reset_alt_dif_buf+0x4c>)
 80023c2:	6013      	str	r3, [r2, #0]
}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000398 	.word	0x20000398
 80023d0:	20000380 	.word	0x20000380
 80023d4:	2000039c 	.word	0x2000039c

080023d8 <get_avg_alt_dif>:

float get_avg_alt_dif() {
 80023d8:	b5b0      	push	{r4, r5, r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
	float sum = 0;
 80023de:	f04f 0300 	mov.w	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]
    float largest = alt_dif_buffer[0];
 80023e4:	4b34      	ldr	r3, [pc, #208]	@ (80024b8 <get_avg_alt_dif+0xe0>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	60bb      	str	r3, [r7, #8]
    float smallest = alt_dif_buffer[0];
 80023ea:	4b33      	ldr	r3, [pc, #204]	@ (80024b8 <get_avg_alt_dif+0xe0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80023f0:	2300      	movs	r3, #0
 80023f2:	603b      	str	r3, [r7, #0]
 80023f4:	e048      	b.n	8002488 <get_avg_alt_dif+0xb0>
    	sum += alt_dif_buffer[i];
 80023f6:	4a30      	ldr	r2, [pc, #192]	@ (80024b8 <get_avg_alt_dif+0xe0>)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	ed97 7a03 	vldr	s14, [r7, #12]
 8002406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240a:	edc7 7a03 	vstr	s15, [r7, #12]
    	largest = fmax(largest, alt_dif_buffer[i]);
 800240e:	68b8      	ldr	r0, [r7, #8]
 8002410:	f7fe f8ca 	bl	80005a8 <__aeabi_f2d>
 8002414:	4604      	mov	r4, r0
 8002416:	460d      	mov	r5, r1
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <get_avg_alt_dif+0xe0>)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4413      	add	r3, r2
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe f8c0 	bl	80005a8 <__aeabi_f2d>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	ec43 2b11 	vmov	d1, r2, r3
 8002430:	ec45 4b10 	vmov	d0, r4, r5
 8002434:	f00b fdd3 	bl	800dfde <fmax>
 8002438:	ec53 2b10 	vmov	r2, r3, d0
 800243c:	4610      	mov	r0, r2
 800243e:	4619      	mov	r1, r3
 8002440:	f7fe fc02 	bl	8000c48 <__aeabi_d2f>
 8002444:	4603      	mov	r3, r0
 8002446:	60bb      	str	r3, [r7, #8]
    	smallest = fmin (smallest, alt_dif_buffer[i]);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7fe f8ad 	bl	80005a8 <__aeabi_f2d>
 800244e:	4604      	mov	r4, r0
 8002450:	460d      	mov	r5, r1
 8002452:	4a19      	ldr	r2, [pc, #100]	@ (80024b8 <get_avg_alt_dif+0xe0>)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	4413      	add	r3, r2
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f7fe f8a3 	bl	80005a8 <__aeabi_f2d>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	ec43 2b11 	vmov	d1, r2, r3
 800246a:	ec45 4b10 	vmov	d0, r4, r5
 800246e:	f00b fde0 	bl	800e032 <fmin>
 8002472:	ec53 2b10 	vmov	r2, r3, d0
 8002476:	4610      	mov	r0, r2
 8002478:	4619      	mov	r1, r3
 800247a:	f7fe fbe5 	bl	8000c48 <__aeabi_d2f>
 800247e:	4603      	mov	r3, r0
 8002480:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	3301      	adds	r3, #1
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	2b04      	cmp	r3, #4
 800248c:	ddb3      	ble.n	80023f6 <get_avg_alt_dif+0x1e>
    }
    return (sum - largest - smallest) / (ALT_DIF_BUF_SIZE - 2);
 800248e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002492:	edd7 7a02 	vldr	s15, [r7, #8]
 8002496:	ee37 7a67 	vsub.f32	s14, s14, s15
 800249a:	edd7 7a01 	vldr	s15, [r7, #4]
 800249e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80024a6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024aa:	eef0 7a66 	vmov.f32	s15, s13
}
 80024ae:	eeb0 0a67 	vmov.f32	s0, s15
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bdb0      	pop	{r4, r5, r7, pc}
 80024b8:	20000380 	.word	0x20000380

080024bc <update_alt_dif_buf>:

void update_alt_dif_buf(Telemetry_t *telemetry) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
    float cur_time = HAL_GetTick();
 80024c4:	f001 feba 	bl	800423c <HAL_GetTick>
 80024c8:	ee07 0a90 	vmov	s15, r0
 80024cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024d0:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cur_time == prev_alt_time){
 80024d4:	4b25      	ldr	r3, [pc, #148]	@ (800256c <update_alt_dif_buf+0xb0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80024e4:	eeb4 7a67 	vcmp.f32	s14, s15
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	d03a      	beq.n	8002564 <update_alt_dif_buf+0xa8>
    	return;
    }
    alt_dif_buffer[alt_dif_buffer_idx] = (telemetry->altitude - prev_alt) / (cur_time - prev_alt_time) * 1000;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	ed93 7a06 	vldr	s14, [r3, #24]
 80024f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002570 <update_alt_dif_buf+0xb4>)
 80024f6:	edd3 7a00 	vldr	s15, [r3]
 80024fa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024fe:	4b1b      	ldr	r3, [pc, #108]	@ (800256c <update_alt_dif_buf+0xb0>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	ee07 3a90 	vmov	s15, r3
 8002506:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800250a:	ed97 7a03 	vldr	s14, [r7, #12]
 800250e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002512:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002516:	4b17      	ldr	r3, [pc, #92]	@ (8002574 <update_alt_dif_buf+0xb8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002578 <update_alt_dif_buf+0xbc>
 800251e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002522:	4a16      	ldr	r2, [pc, #88]	@ (800257c <update_alt_dif_buf+0xc0>)
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	edc3 7a00 	vstr	s15, [r3]
	alt_dif_buffer_idx = (alt_dif_buffer_idx + 1) % ALT_DIF_BUF_SIZE;
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <update_alt_dif_buf+0xb8>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	1c59      	adds	r1, r3, #1
 8002532:	4b13      	ldr	r3, [pc, #76]	@ (8002580 <update_alt_dif_buf+0xc4>)
 8002534:	fb83 2301 	smull	r2, r3, r3, r1
 8002538:	105a      	asrs	r2, r3, #1
 800253a:	17cb      	asrs	r3, r1, #31
 800253c:	1ad2      	subs	r2, r2, r3
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	1aca      	subs	r2, r1, r3
 8002546:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <update_alt_dif_buf+0xb8>)
 8002548:	601a      	str	r2, [r3, #0]
	prev_alt_time = cur_time;
 800254a:	edd7 7a03 	vldr	s15, [r7, #12]
 800254e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002552:	ee17 2a90 	vmov	r2, s15
 8002556:	4b05      	ldr	r3, [pc, #20]	@ (800256c <update_alt_dif_buf+0xb0>)
 8002558:	601a      	str	r2, [r3, #0]
	prev_alt = telemetry->altitude;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	699b      	ldr	r3, [r3, #24]
 800255e:	4a04      	ldr	r2, [pc, #16]	@ (8002570 <update_alt_dif_buf+0xb4>)
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	e000      	b.n	8002566 <update_alt_dif_buf+0xaa>
    	return;
 8002564:	bf00      	nop
}
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000398 	.word	0x20000398
 8002570:	2000039c 	.word	0x2000039c
 8002574:	20000394 	.word	0x20000394
 8002578:	447a0000 	.word	0x447a0000
 800257c:	20000380 	.word	0x20000380
 8002580:	66666667 	.word	0x66666667
 8002584:	00000000 	.word	0x00000000

08002588 <update_fsm>:

void update_fsm(Telemetry_t *telemetry){
 8002588:	b5b0      	push	{r4, r5, r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	if (strcmp(telemetry->state, "LAUNCH_PAD") == 0){
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3307      	adds	r3, #7
 8002594:	497c      	ldr	r1, [pc, #496]	@ (8002788 <update_fsm+0x200>)
 8002596:	4618      	mov	r0, r3
 8002598:	f7fd fe3a 	bl	8000210 <strcmp>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d115      	bne.n	80025ce <update_fsm+0x46>
		if (get_avg_alt_dif() > LAUNCH_THRESHOLD){
 80025a2:	f7ff ff19 	bl	80023d8 <get_avg_alt_dif>
 80025a6:	eef0 7a40 	vmov.f32	s15, s0
 80025aa:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80025ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b6:	dc00      	bgt.n	80025ba <update_fsm+0x32>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
			strcpy(telemetry->state, "LANDED");
			telemetry->paraglider_active = 0;
		}
	}
}
 80025b8:	e0da      	b.n	8002770 <update_fsm+0x1e8>
			strcpy(telemetry->state, "ASCENT");
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3307      	adds	r3, #7
 80025be:	4a73      	ldr	r2, [pc, #460]	@ (800278c <update_fsm+0x204>)
 80025c0:	6810      	ldr	r0, [r2, #0]
 80025c2:	6018      	str	r0, [r3, #0]
 80025c4:	8891      	ldrh	r1, [r2, #4]
 80025c6:	7992      	ldrb	r2, [r2, #6]
 80025c8:	8099      	strh	r1, [r3, #4]
 80025ca:	719a      	strb	r2, [r3, #6]
}
 80025cc:	e0d0      	b.n	8002770 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "ASCENT") == 0){
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	3307      	adds	r3, #7
 80025d2:	496e      	ldr	r1, [pc, #440]	@ (800278c <update_fsm+0x204>)
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fd fe1b 	bl	8000210 <strcmp>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d115      	bne.n	800260c <update_fsm+0x84>
		if (get_avg_alt_dif() < APOGEE_THRESHOLD){
 80025e0:	f7ff fefa 	bl	80023d8 <get_avg_alt_dif>
 80025e4:	eef0 7a40 	vmov.f32	s15, s0
 80025e8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80025ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f4:	d400      	bmi.n	80025f8 <update_fsm+0x70>
}
 80025f6:	e0bb      	b.n	8002770 <update_fsm+0x1e8>
			strcpy(telemetry->state, "APOGEE");
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3307      	adds	r3, #7
 80025fc:	4a64      	ldr	r2, [pc, #400]	@ (8002790 <update_fsm+0x208>)
 80025fe:	6810      	ldr	r0, [r2, #0]
 8002600:	6018      	str	r0, [r3, #0]
 8002602:	8891      	ldrh	r1, [r2, #4]
 8002604:	7992      	ldrb	r2, [r2, #6]
 8002606:	8099      	strh	r1, [r3, #4]
 8002608:	719a      	strb	r2, [r3, #6]
}
 800260a:	e0b1      	b.n	8002770 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "APOGEE") == 0){
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3307      	adds	r3, #7
 8002610:	495f      	ldr	r1, [pc, #380]	@ (8002790 <update_fsm+0x208>)
 8002612:	4618      	mov	r0, r3
 8002614:	f7fd fdfc 	bl	8000210 <strcmp>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10e      	bne.n	800263c <update_fsm+0xb4>
		if (telemetry->sent_apogee == 1){
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8002624:	2b01      	cmp	r3, #1
 8002626:	f040 80a3 	bne.w	8002770 <update_fsm+0x1e8>
			strcpy(telemetry->state, "DESCENT");
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	3307      	adds	r3, #7
 800262e:	4959      	ldr	r1, [pc, #356]	@ (8002794 <update_fsm+0x20c>)
 8002630:	461a      	mov	r2, r3
 8002632:	460b      	mov	r3, r1
 8002634:	cb03      	ldmia	r3!, {r0, r1}
 8002636:	6010      	str	r0, [r2, #0]
 8002638:	6051      	str	r1, [r2, #4]
}
 800263a:	e099      	b.n	8002770 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "DESCENT") == 0){
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3307      	adds	r3, #7
 8002640:	4954      	ldr	r1, [pc, #336]	@ (8002794 <update_fsm+0x20c>)
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd fde4 	bl	8000210 <strcmp>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d131      	bne.n	80026b2 <update_fsm+0x12a>
		if (telemetry->altitude <= CONTAINER_RELEASE_ALT_PERCENTAGE * telemetry->max_altitude){
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	4618      	mov	r0, r3
 8002654:	f7fd ffa8 	bl	80005a8 <__aeabi_f2d>
 8002658:	4604      	mov	r4, r0
 800265a:	460d      	mov	r5, r1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002662:	4618      	mov	r0, r3
 8002664:	f7fd ffa0 	bl	80005a8 <__aeabi_f2d>
 8002668:	a343      	add	r3, pc, #268	@ (adr r3, 8002778 <update_fsm+0x1f0>)
 800266a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266e:	f7fd fff3 	bl	8000658 <__aeabi_dmul>
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	4620      	mov	r0, r4
 8002678:	4629      	mov	r1, r5
 800267a:	f7fe fa69 	bl	8000b50 <__aeabi_dcmple>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d100      	bne.n	8002686 <update_fsm+0xfe>
}
 8002684:	e074      	b.n	8002770 <update_fsm+0x1e8>
			strcpy(telemetry->state, "PROBE_RELEASE");
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3307      	adds	r3, #7
 800268a:	4a43      	ldr	r2, [pc, #268]	@ (8002798 <update_fsm+0x210>)
 800268c:	461c      	mov	r4, r3
 800268e:	4613      	mov	r3, r2
 8002690:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002692:	6020      	str	r0, [r4, #0]
 8002694:	6061      	str	r1, [r4, #4]
 8002696:	60a2      	str	r2, [r4, #8]
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	81a3      	strh	r3, [r4, #12]
			Release_Container();
 800269c:	f000 ff1a 	bl	80034d4 <Release_Container>
			telemetry->container_released = 1;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
			telemetry->paraglider_active = 1;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
}
 80026b0:	e05e      	b.n	8002770 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "PROBE_RELEASE") == 0){
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3307      	adds	r3, #7
 80026b6:	4938      	ldr	r1, [pc, #224]	@ (8002798 <update_fsm+0x210>)
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd fda9 	bl	8000210 <strcmp>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d12a      	bne.n	800271a <update_fsm+0x192>
		if (telemetry->altitude <= PAYLOAD_RELEASE_ALT || get_avg_alt_dif() > LANDED_THRESHOLD){
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	edd3 7a06 	vldr	s15, [r3, #24]
 80026ca:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80026ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d6:	d90f      	bls.n	80026f8 <update_fsm+0x170>
 80026d8:	f7ff fe7e 	bl	80023d8 <get_avg_alt_dif>
 80026dc:	ee10 3a10 	vmov	r3, s0
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fd ff61 	bl	80005a8 <__aeabi_f2d>
 80026e6:	a326      	add	r3, pc, #152	@ (adr r3, 8002780 <update_fsm+0x1f8>)
 80026e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ec:	f7fe fa44 	bl	8000b78 <__aeabi_dcmpgt>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d100      	bne.n	80026f8 <update_fsm+0x170>
}
 80026f6:	e03b      	b.n	8002770 <update_fsm+0x1e8>
			strcpy(telemetry->state, "PAYLOAD_RELEASE");
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3307      	adds	r3, #7
 80026fc:	4a27      	ldr	r2, [pc, #156]	@ (800279c <update_fsm+0x214>)
 80026fe:	461c      	mov	r4, r3
 8002700:	4615      	mov	r5, r2
 8002702:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002704:	6020      	str	r0, [r4, #0]
 8002706:	6061      	str	r1, [r4, #4]
 8002708:	60a2      	str	r2, [r4, #8]
 800270a:	60e3      	str	r3, [r4, #12]
			Release_Payload();
 800270c:	f000 fe90 	bl	8003430 <Release_Payload>
			telemetry->payload_released = 1;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
}
 8002718:	e02a      	b.n	8002770 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "PAYLOAD_RELEASE") == 0){
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3307      	adds	r3, #7
 800271e:	491f      	ldr	r1, [pc, #124]	@ (800279c <update_fsm+0x214>)
 8002720:	4618      	mov	r0, r3
 8002722:	f7fd fd75 	bl	8000210 <strcmp>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d121      	bne.n	8002770 <update_fsm+0x1e8>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
 800272c:	f7ff fe54 	bl	80023d8 <get_avg_alt_dif>
 8002730:	ee10 3a10 	vmov	r3, s0
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd ff37 	bl	80005a8 <__aeabi_f2d>
 800273a:	a311      	add	r3, pc, #68	@ (adr r3, 8002780 <update_fsm+0x1f8>)
 800273c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002740:	f7fe fa1a 	bl	8000b78 <__aeabi_dcmpgt>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d100      	bne.n	800274c <update_fsm+0x1c4>
}
 800274a:	e011      	b.n	8002770 <update_fsm+0x1e8>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 8002752:	2b01      	cmp	r3, #1
 8002754:	d10c      	bne.n	8002770 <update_fsm+0x1e8>
			strcpy(telemetry->state, "LANDED");
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3307      	adds	r3, #7
 800275a:	4a11      	ldr	r2, [pc, #68]	@ (80027a0 <update_fsm+0x218>)
 800275c:	6810      	ldr	r0, [r2, #0]
 800275e:	6018      	str	r0, [r3, #0]
 8002760:	8891      	ldrh	r1, [r2, #4]
 8002762:	7992      	ldrb	r2, [r2, #6]
 8002764:	8099      	strh	r1, [r3, #4]
 8002766:	719a      	strb	r2, [r3, #6]
			telemetry->paraglider_active = 0;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
}
 8002770:	bf00      	nop
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bdb0      	pop	{r4, r5, r7, pc}
 8002778:	9999999a 	.word	0x9999999a
 800277c:	3fe99999 	.word	0x3fe99999
 8002780:	9999999a 	.word	0x9999999a
 8002784:	bfc99999 	.word	0xbfc99999
 8002788:	0800ea1c 	.word	0x0800ea1c
 800278c:	0800ea28 	.word	0x0800ea28
 8002790:	0800ea30 	.word	0x0800ea30
 8002794:	0800ea38 	.word	0x0800ea38
 8002798:	0800ea40 	.word	0x0800ea40
 800279c:	0800ea50 	.word	0x0800ea50
 80027a0:	0800ea60 	.word	0x0800ea60

080027a4 <set_gps>:
char parse_buf[255];
char gps_lat_dir;
char gps_long_dir;
uint32_t time_dif;

uint8_t set_gps(char* buf, uint8_t order, Telemetry_t *telemetry){
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	460b      	mov	r3, r1
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	72fb      	strb	r3, [r7, #11]
	char tmp[2];

	if(strlen(buf)==0)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <set_gps+0x1a>
		return 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	e0cb      	b.n	8002956 <set_gps+0x1b2>

	switch(order) {
 80027be:	7afb      	ldrb	r3, [r7, #11]
 80027c0:	2b09      	cmp	r3, #9
 80027c2:	f200 80c0 	bhi.w	8002946 <set_gps+0x1a2>
 80027c6:	a201      	add	r2, pc, #4	@ (adr r2, 80027cc <set_gps+0x28>)
 80027c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027cc:	080027f5 	.word	0x080027f5
 80027d0:	0800282d 	.word	0x0800282d
 80027d4:	08002887 	.word	0x08002887
 80027d8:	080028af 	.word	0x080028af
 80027dc:	080028d1 	.word	0x080028d1
 80027e0:	080028f9 	.word	0x080028f9
 80027e4:	08002947 	.word	0x08002947
 80027e8:	0800291b 	.word	0x0800291b
 80027ec:	08002947 	.word	0x08002947
 80027f0:	0800292d 	.word	0x0800292d
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f7fd fd6b 	bl	80002d0 <strlen>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d913      	bls.n	8002828 <set_gps+0x84>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b47      	cmp	r3, #71	@ 0x47
 8002806:	d10f      	bne.n	8002828 <set_gps+0x84>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	3302      	adds	r3, #2
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b47      	cmp	r3, #71	@ 0x47
 8002810:	d10a      	bne.n	8002828 <set_gps+0x84>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	3303      	adds	r3, #3
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	2b47      	cmp	r3, #71	@ 0x47
 800281a:	d105      	bne.n	8002828 <set_gps+0x84>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	3304      	adds	r3, #4
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b41      	cmp	r3, #65	@ 0x41
 8002824:	f000 8091 	beq.w	800294a <set_gps+0x1a6>
			return 1;
 8002828:	2301      	movs	r3, #1
 800282a:	e094      	b.n	8002956 <set_gps+0x1b2>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	881b      	ldrh	r3, [r3, #0]
 8002830:	b29b      	uxth	r3, r3
 8002832:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_hr = atoi(tmp);
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	4618      	mov	r0, r3
 800283a:	f006 fb6c 	bl	8008f16 <atoi>
 800283e:	4603      	mov	r3, r0
 8002840:	b2da      	uxtb	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		memcpy(tmp, &buf[2], 2);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	3302      	adds	r3, #2
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_min = atoi(tmp);
 8002852:	f107 0314 	add.w	r3, r7, #20
 8002856:	4618      	mov	r0, r3
 8002858:	f006 fb5d 	bl	8008f16 <atoi>
 800285c:	4603      	mov	r3, r0
 800285e:	b2da      	uxtb	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		memcpy(tmp, &buf[4], 2);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	3304      	adds	r3, #4
 800286a:	881b      	ldrh	r3, [r3, #0]
 800286c:	b29b      	uxth	r3, r3
 800286e:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_sec = atoi(tmp);
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	4618      	mov	r0, r3
 8002876:	f006 fb4e 	bl	8008f16 <atoi>
 800287a:	4603      	mov	r3, r0
 800287c:	b2da      	uxtb	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

		break;
 8002884:	e066      	b.n	8002954 <set_gps+0x1b0>
	case 2: //LATITUDE
		telemetry->gps_latitude = atof(buf) / 100;
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f006 fb42 	bl	8008f10 <atof>
 800288c:	ec51 0b10 	vmov	r0, r1, d0
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	4b32      	ldr	r3, [pc, #200]	@ (8002960 <set_gps+0x1bc>)
 8002896:	f7fe f809 	bl	80008ac <__aeabi_ddiv>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	4610      	mov	r0, r2
 80028a0:	4619      	mov	r1, r3
 80028a2:	f7fe f9d1 	bl	8000c48 <__aeabi_d2f>
 80028a6:	4602      	mov	r2, r0
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	64da      	str	r2, [r3, #76]	@ 0x4c
		break;
 80028ac:	e052      	b.n	8002954 <set_gps+0x1b0>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	781a      	ldrb	r2, [r3, #0]
 80028b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002964 <set_gps+0x1c0>)
 80028b4:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 80028b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002964 <set_gps+0x1c0>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b53      	cmp	r3, #83	@ 0x53
 80028bc:	d147      	bne.n	800294e <set_gps+0x1aa>
			telemetry->gps_latitude*= -1;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80028c4:	eef1 7a67 	vneg.f32	s15, s15
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		}
		break;
 80028ce:	e03e      	b.n	800294e <set_gps+0x1aa>
	case 4: //LONGITUDE
		telemetry->gps_longitude = atof(buf) / 100;
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f006 fb1d 	bl	8008f10 <atof>
 80028d6:	ec51 0b10 	vmov	r0, r1, d0
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	4b20      	ldr	r3, [pc, #128]	@ (8002960 <set_gps+0x1bc>)
 80028e0:	f7fd ffe4 	bl	80008ac <__aeabi_ddiv>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4610      	mov	r0, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	f7fe f9ac 	bl	8000c48 <__aeabi_d2f>
 80028f0:	4602      	mov	r2, r0
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	651a      	str	r2, [r3, #80]	@ 0x50
		break;
 80028f6:	e02d      	b.n	8002954 <set_gps+0x1b0>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	781a      	ldrb	r2, [r3, #0]
 80028fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002968 <set_gps+0x1c4>)
 80028fe:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 8002900:	4b19      	ldr	r3, [pc, #100]	@ (8002968 <set_gps+0x1c4>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b57      	cmp	r3, #87	@ 0x57
 8002906:	d124      	bne.n	8002952 <set_gps+0x1ae>
			telemetry->gps_longitude*= -1;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800290e:	eef1 7a67 	vneg.f32	s15, s15
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		}
		break;
 8002918:	e01b      	b.n	8002952 <set_gps+0x1ae>
	case 7: //SATS
		telemetry->gps_sats = atoi(buf);
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f006 fafb 	bl	8008f16 <atoi>
 8002920:	4603      	mov	r3, r0
 8002922:	b2da      	uxtb	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
		break;
 800292a:	e013      	b.n	8002954 <set_gps+0x1b0>
	case 9: //ALTITUDE
		telemetry->gps_altitude = atof(buf);
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f006 faef 	bl	8008f10 <atof>
 8002932:	ec53 2b10 	vmov	r2, r3, d0
 8002936:	4610      	mov	r0, r2
 8002938:	4619      	mov	r1, r3
 800293a:	f7fe f985 	bl	8000c48 <__aeabi_d2f>
 800293e:	4602      	mov	r2, r0
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	649a      	str	r2, [r3, #72]	@ 0x48
		break;
 8002944:	e006      	b.n	8002954 <set_gps+0x1b0>
	default:
		break;
 8002946:	bf00      	nop
 8002948:	e004      	b.n	8002954 <set_gps+0x1b0>
		break;
 800294a:	bf00      	nop
 800294c:	e002      	b.n	8002954 <set_gps+0x1b0>
		break;
 800294e:	bf00      	nop
 8002950:	e000      	b.n	8002954 <set_gps+0x1b0>
		break;
 8002952:	bf00      	nop
	}

	return 0;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3718      	adds	r7, #24
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40590000 	.word	0x40590000
 8002964:	2000059f 	.word	0x2000059f
 8002968:	200005a0 	.word	0x200005a0

0800296c <parse_nmea>:

bool parse_nmea(char *buf, Telemetry_t *telemetry){
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
	uint8_t i;
	uint8_t last = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 800297e:	2300      	movs	r3, #0
 8002980:	73fb      	strb	r3, [r7, #15]
 8002982:	e033      	b.n	80029ec <parse_nmea+0x80>
		if ( buf[i] == 44 ){
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	4413      	add	r3, r2
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	2b2c      	cmp	r3, #44	@ 0x2c
 800298e:	d124      	bne.n	80029da <parse_nmea+0x6e>
			if (last != i){
 8002990:	7bba      	ldrb	r2, [r7, #14]
 8002992:	7bfb      	ldrb	r3, [r7, #15]
 8002994:	429a      	cmp	r2, r3
 8002996:	d019      	beq.n	80029cc <parse_nmea+0x60>
				memset(parse_buf, '\000', sizeof parse_buf);
 8002998:	22ff      	movs	r2, #255	@ 0xff
 800299a:	2100      	movs	r1, #0
 800299c:	4818      	ldr	r0, [pc, #96]	@ (8002a00 <parse_nmea+0x94>)
 800299e:	f008 f94c 	bl	800ac3a <memset>
				memcpy(parse_buf, &buf[last], i-last);
 80029a2:	7bbb      	ldrb	r3, [r7, #14]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	18d1      	adds	r1, r2, r3
 80029a8:	7bfa      	ldrb	r2, [r7, #15]
 80029aa:	7bbb      	ldrb	r3, [r7, #14]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	461a      	mov	r2, r3
 80029b0:	4813      	ldr	r0, [pc, #76]	@ (8002a00 <parse_nmea+0x94>)
 80029b2:	f008 f9fe 	bl	800adb2 <memcpy>
				if(set_gps(parse_buf, order, telemetry)){
 80029b6:	7b7b      	ldrb	r3, [r7, #13]
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	4619      	mov	r1, r3
 80029bc:	4810      	ldr	r0, [pc, #64]	@ (8002a00 <parse_nmea+0x94>)
 80029be:	f7ff fef1 	bl	80027a4 <set_gps>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <parse_nmea+0x60>
					return false;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e015      	b.n	80029f8 <parse_nmea+0x8c>
				}
			}
			last = i + 1;
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	3301      	adds	r3, #1
 80029d0:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 80029d2:	7b7b      	ldrb	r3, [r7, #13]
 80029d4:	3301      	adds	r3, #1
 80029d6:	737b      	strb	r3, [r7, #13]
 80029d8:	e005      	b.n	80029e6 <parse_nmea+0x7a>
		} else if (buf[i] == 42) {
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	4413      	add	r3, r2
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80029e4:	d006      	beq.n	80029f4 <parse_nmea+0x88>
	for(i=0; i<255;i++){
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	3301      	adds	r3, #1
 80029ea:	73fb      	strb	r3, [r7, #15]
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
 80029ee:	2bff      	cmp	r3, #255	@ 0xff
 80029f0:	d1c8      	bne.n	8002984 <parse_nmea+0x18>
 80029f2:	e000      	b.n	80029f6 <parse_nmea+0x8a>
			break;
 80029f4:	bf00      	nop
		}
	}

	return true;
 80029f6:	2301      	movs	r3, #1
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	200004a0 	.word	0x200004a0

08002a04 <init_gps>:

void init_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b088      	sub	sp, #32
 8002a08:	af02      	add	r7, sp, #8
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 8002a0e:	2305      	movs	r3, #5
 8002a10:	2203      	movs	r2, #3
 8002a12:	2120      	movs	r1, #32
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f002 ff19 	bl	800584c <HAL_I2C_IsDeviceReady>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d150      	bne.n	8002ac2 <init_gps+0xbe>
	uint8_t pa1010d_bytebuf;

	HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 8002a20:	482a      	ldr	r0, [pc, #168]	@ (8002acc <init_gps+0xc8>)
 8002a22:	f7fd fc55 	bl	80002d0 <strlen>
 8002a26:	4603      	mov	r3, r0
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a2e:	9200      	str	r2, [sp, #0]
 8002a30:	4a26      	ldr	r2, [pc, #152]	@ (8002acc <init_gps+0xc8>)
 8002a32:	2120      	movs	r1, #32
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f002 f8ad 	bl	8004b94 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
 8002a3a:	4825      	ldr	r0, [pc, #148]	@ (8002ad0 <init_gps+0xcc>)
 8002a3c:	f7fd fc48 	bl	80002d0 <strlen>
 8002a40:	4603      	mov	r3, r0
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a48:	9200      	str	r2, [sp, #0]
 8002a4a:	4a21      	ldr	r2, [pc, #132]	@ (8002ad0 <init_gps+0xcc>)
 8002a4c:	2120      	movs	r1, #32
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f002 f8a0 	bl	8004b94 <HAL_I2C_Master_Transmit>
//	pa_init_ret[2] = HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	e02b      	b.n	8002ab2 <init_gps+0xae>
		for(int i=0; i<255; i++){
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	e015      	b.n	8002a8c <init_gps+0x88>
			HAL_I2C_Master_Receive(hi2c, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 8002a60:	f107 020f 	add.w	r2, r7, #15
 8002a64:	f04f 33ff 	mov.w	r3, #4294967295
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	2120      	movs	r1, #32
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f002 f98e 	bl	8004d90 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	2b24      	cmp	r3, #36	@ 0x24
 8002a78:	d00c      	beq.n	8002a94 <init_gps+0x90>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 8002a7a:	7bf9      	ldrb	r1, [r7, #15]
 8002a7c:	4a15      	ldr	r2, [pc, #84]	@ (8002ad4 <init_gps+0xd0>)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4413      	add	r3, r2
 8002a82:	460a      	mov	r2, r1
 8002a84:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	613b      	str	r3, [r7, #16]
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	2bfe      	cmp	r3, #254	@ 0xfe
 8002a90:	dde6      	ble.n	8002a60 <init_gps+0x5c>
 8002a92:	e000      	b.n	8002a96 <init_gps+0x92>
				break;
 8002a94:	bf00      	nop
		}
		if (j>5){
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2b05      	cmp	r3, #5
 8002a9a:	dd03      	ble.n	8002aa4 <init_gps+0xa0>
			parse_nmea(pa_buf, telemetry);
 8002a9c:	6839      	ldr	r1, [r7, #0]
 8002a9e:	480d      	ldr	r0, [pc, #52]	@ (8002ad4 <init_gps+0xd0>)
 8002aa0:	f7ff ff64 	bl	800296c <parse_nmea>
		}
		HAL_Delay(500);
 8002aa4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002aa8:	f001 fbd4 	bl	8004254 <HAL_Delay>
	for(int j=0; j<10; j++){
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2b09      	cmp	r3, #9
 8002ab6:	ddd0      	ble.n	8002a5a <init_gps+0x56>
	}

	flush_gps(hi2c, telemetry);
 8002ab8:	6839      	ldr	r1, [r7, #0]
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f854 	bl	8002b68 <flush_gps>
 8002ac0:	e000      	b.n	8002ac4 <init_gps+0xc0>
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 8002ac2:	bf00      	nop
}
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000014 	.word	0x20000014
 8002ad0:	20000000 	.word	0x20000000
 8002ad4:	200003a0 	.word	0x200003a0

08002ad8 <read_gps>:

bool read_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af02      	add	r7, sp, #8
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return false;
 8002ae2:	2305      	movs	r3, #5
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	2120      	movs	r1, #32
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f002 feaf 	bl	800584c <HAL_I2C_IsDeviceReady>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <read_gps+0x20>
 8002af4:	2300      	movs	r3, #0
 8002af6:	e031      	b.n	8002b5c <read_gps+0x84>

	uint8_t pa_buf_index = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	73fb      	strb	r3, [r7, #15]
	uint8_t pa_bytebuf = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	737b      	strb	r3, [r7, #13]
    bool ret = false;
 8002b00:	2300      	movs	r3, #0
 8002b02:	73bb      	strb	r3, [r7, #14]

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8002b04:	f04f 33ff 	mov.w	r3, #4294967295
 8002b08:	2203      	movs	r2, #3
 8002b0a:	2120      	movs	r1, #32
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f002 fe9d 	bl	800584c <HAL_I2C_IsDeviceReady>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d120      	bne.n	8002b5a <read_gps+0x82>
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8002b18:	2300      	movs	r3, #0
 8002b1a:	73fb      	strb	r3, [r7, #15]
 8002b1c:	e016      	b.n	8002b4c <read_gps+0x74>
			HAL_I2C_Master_Receive(hi2c, PA1010D_ADDRESS, &pa_bytebuf, 1, HAL_MAX_DELAY);
 8002b1e:	f107 020d 	add.w	r2, r7, #13
 8002b22:	f04f 33ff 	mov.w	r3, #4294967295
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	2301      	movs	r3, #1
 8002b2a:	2120      	movs	r1, #32
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f002 f92f 	bl	8004d90 <HAL_I2C_Master_Receive>
			if (pa_bytebuf == '$'){
 8002b32:	7b7b      	ldrb	r3, [r7, #13]
 8002b34:	2b24      	cmp	r3, #36	@ 0x24
 8002b36:	d102      	bne.n	8002b3e <read_gps+0x66>
				ret = true;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	73bb      	strb	r3, [r7, #14]
				break; // Idea: take away break statement and see what the whole sentence looks like
 8002b3c:	e009      	b.n	8002b52 <read_gps+0x7a>
			}
			pa_buf[pa_buf_index] = pa_bytebuf;
 8002b3e:	7bfb      	ldrb	r3, [r7, #15]
 8002b40:	7b79      	ldrb	r1, [r7, #13]
 8002b42:	4a08      	ldr	r2, [pc, #32]	@ (8002b64 <read_gps+0x8c>)
 8002b44:	54d1      	strb	r1, [r2, r3]
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
 8002b4e:	2bff      	cmp	r3, #255	@ 0xff
 8002b50:	d1e5      	bne.n	8002b1e <read_gps+0x46>
		}
		parse_nmea(pa_buf, telemetry);
 8002b52:	6839      	ldr	r1, [r7, #0]
 8002b54:	4803      	ldr	r0, [pc, #12]	@ (8002b64 <read_gps+0x8c>)
 8002b56:	f7ff ff09 	bl	800296c <parse_nmea>
	}
	return ret;
 8002b5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	200003a0 	.word	0x200003a0

08002b68 <flush_gps>:

void flush_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry){
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
	while(read_gps(hi2c, telemetry));
 8002b72:	bf00      	nop
 8002b74:	6839      	ldr	r1, [r7, #0]
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7ff ffae 	bl	8002ad8 <read_gps>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1f8      	bne.n	8002b74 <flush_gps+0xc>
}
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <BNO055_WriteReg>:
#include "imu.h"

HAL_StatusTypeDef BNO055_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af04      	add	r7, sp, #16
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	460b      	mov	r3, r1
 8002b96:	70fb      	strb	r3, [r7, #3]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(hi2c, BNO055_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba4:	9302      	str	r3, [sp, #8]
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	1cbb      	adds	r3, r7, #2
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	2301      	movs	r3, #1
 8002bb0:	2150      	movs	r1, #80	@ 0x50
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f002 fb1e 	bl	80051f4 <HAL_I2C_Mem_Write>
 8002bb8:	4603      	mov	r3, r0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <BNO055_ReadRegs>:

HAL_StatusTypeDef BNO055_ReadRegs(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b088      	sub	sp, #32
 8002bc6:	af04      	add	r7, sp, #16
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	460b      	mov	r3, r1
 8002bd0:	72fb      	strb	r3, [r7, #11]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, BNO055_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, HAL_MAX_DELAY);
 8002bd6:	7afb      	ldrb	r3, [r7, #11]
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	7abb      	ldrb	r3, [r7, #10]
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	f04f 31ff 	mov.w	r1, #4294967295
 8002be2:	9102      	str	r1, [sp, #8]
 8002be4:	9301      	str	r3, [sp, #4]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	2301      	movs	r3, #1
 8002bec:	2150      	movs	r1, #80	@ 0x50
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f002 fbfa 	bl	80053e8 <HAL_I2C_Mem_Read>
 8002bf4:	4603      	mov	r3, r0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <init_imu>:

HAL_StatusTypeDef init_imu(I2C_HandleTypeDef *hi2c)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
    uint8_t id = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	73fb      	strb	r3, [r7, #15]
    if (BNO055_ReadRegs(hi2c, BNO055_CHIP_ID_ADDR, &id, 1) != HAL_OK) return HAL_ERROR;
 8002c0a:	f107 020f 	add.w	r2, r7, #15
 8002c0e:	2301      	movs	r3, #1
 8002c10:	2100      	movs	r1, #0
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff ffd5 	bl	8002bc2 <BNO055_ReadRegs>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <init_imu+0x24>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e022      	b.n	8002c68 <init_imu+0x6a>
    if (id != BNO055_CHIP_ID) return HAL_ERROR;
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c26:	d001      	beq.n	8002c2c <init_imu+0x2e>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e01d      	b.n	8002c68 <init_imu+0x6a>

    // Config mode
    BNO055_WriteReg(hi2c, BNO055_OPR_MODE_ADDR, BNO055_OPR_MODE_CONFIG);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	213d      	movs	r1, #61	@ 0x3d
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7ff ffab 	bl	8002b8c <BNO055_WriteReg>
    HAL_Delay(25);
 8002c36:	2019      	movs	r0, #25
 8002c38:	f001 fb0c 	bl	8004254 <HAL_Delay>

    // Units: degrees, m/s
    BNO055_WriteReg(hi2c, BNO055_UNIT_SEL_ADDR, BNO055_UNIT_SEL_DEFAULT);
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	213b      	movs	r1, #59	@ 0x3b
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7ff ffa3 	bl	8002b8c <BNO055_WriteReg>

    // Normal power mode
    BNO055_WriteReg(hi2c, BNO055_PWR_MODE_ADDR, BNO055_PWR_MODE_NORMAL);
 8002c46:	2200      	movs	r2, #0
 8002c48:	213e      	movs	r1, #62	@ 0x3e
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff ff9e 	bl	8002b8c <BNO055_WriteReg>
    HAL_Delay(10);
 8002c50:	200a      	movs	r0, #10
 8002c52:	f001 faff 	bl	8004254 <HAL_Delay>

    // NDOF mode
    BNO055_WriteReg(hi2c, BNO055_OPR_MODE_ADDR, BNO055_OPR_MODE_NDOF);
 8002c56:	220c      	movs	r2, #12
 8002c58:	213d      	movs	r1, #61	@ 0x3d
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7ff ff96 	bl	8002b8c <BNO055_WriteReg>
    HAL_Delay(20);
 8002c60:	2014      	movs	r0, #20
 8002c62:	f001 faf7 	bl	8004254 <HAL_Delay>

    return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <read_imu>:

HAL_StatusTypeDef read_imu(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    // Accelerometer
    if (BNO055_ReadRegs(hi2c, BNO055_ACC_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8002c7a:	f107 0208 	add.w	r2, r7, #8
 8002c7e:	2306      	movs	r3, #6
 8002c80:	2108      	movs	r1, #8
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff ff9d 	bl	8002bc2 <BNO055_ReadRegs>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <read_imu+0x22>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e078      	b.n	8002d84 <read_imu+0x114>
    telemetry->accel_x = (int16_t)(buf[1] << 8 | buf[0]) / 100.0f; // m/s
 8002c92:	7a7b      	ldrb	r3, [r7, #9]
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	b21a      	sxth	r2, r3
 8002c98:	7a3b      	ldrb	r3, [r7, #8]
 8002c9a:	b21b      	sxth	r3, r3
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	b21b      	sxth	r3, r3
 8002ca0:	ee07 3a90 	vmov	s15, r3
 8002ca4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ca8:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002d8c <read_imu+0x11c>
 8002cac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    telemetry->accel_y = (int16_t)(buf[3] << 8 | buf[2]) / 100.0f;
 8002cb6:	7afb      	ldrb	r3, [r7, #11]
 8002cb8:	021b      	lsls	r3, r3, #8
 8002cba:	b21a      	sxth	r2, r3
 8002cbc:	7abb      	ldrb	r3, [r7, #10]
 8002cbe:	b21b      	sxth	r3, r3
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	b21b      	sxth	r3, r3
 8002cc4:	ee07 3a90 	vmov	s15, r3
 8002cc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ccc:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002d8c <read_imu+0x11c>
 8002cd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    telemetry->accel_z = (int16_t)(buf[5] << 8 | buf[4]) / 100.0f;
 8002cda:	7b7b      	ldrb	r3, [r7, #13]
 8002cdc:	021b      	lsls	r3, r3, #8
 8002cde:	b21a      	sxth	r2, r3
 8002ce0:	7b3b      	ldrb	r3, [r7, #12]
 8002ce2:	b21b      	sxth	r3, r3
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	b21b      	sxth	r3, r3
 8002ce8:	ee07 3a90 	vmov	s15, r3
 8002cec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cf0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002d8c <read_imu+0x11c>
 8002cf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

    // Gyroscope
    if (BNO055_ReadRegs(hi2c, BNO055_GYR_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8002cfe:	f107 0208 	add.w	r2, r7, #8
 8002d02:	2306      	movs	r3, #6
 8002d04:	2114      	movs	r1, #20
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f7ff ff5b 	bl	8002bc2 <BNO055_ReadRegs>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <read_imu+0xa6>
 8002d12:	2301      	movs	r3, #1
 8002d14:	e036      	b.n	8002d84 <read_imu+0x114>
    telemetry->gyro_x = (int16_t)(buf[1] << 8 | buf[0]) / 16.0f; // /s
 8002d16:	7a7b      	ldrb	r3, [r7, #9]
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	b21a      	sxth	r2, r3
 8002d1c:	7a3b      	ldrb	r3, [r7, #8]
 8002d1e:	b21b      	sxth	r3, r3
 8002d20:	4313      	orrs	r3, r2
 8002d22:	b21b      	sxth	r3, r3
 8002d24:	ee07 3a90 	vmov	s15, r3
 8002d28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d2c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002d30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    telemetry->gyro_y = (int16_t)(buf[3] << 8 | buf[2]) / 16.0f;
 8002d3a:	7afb      	ldrb	r3, [r7, #11]
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	b21a      	sxth	r2, r3
 8002d40:	7abb      	ldrb	r3, [r7, #10]
 8002d42:	b21b      	sxth	r3, r3
 8002d44:	4313      	orrs	r3, r2
 8002d46:	b21b      	sxth	r3, r3
 8002d48:	ee07 3a90 	vmov	s15, r3
 8002d4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d50:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002d54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    telemetry->gyro_z = (int16_t)(buf[5] << 8 | buf[4]) / 16.0f;
 8002d5e:	7b7b      	ldrb	r3, [r7, #13]
 8002d60:	021b      	lsls	r3, r3, #8
 8002d62:	b21a      	sxth	r2, r3
 8002d64:	7b3b      	ldrb	r3, [r7, #12]
 8002d66:	b21b      	sxth	r3, r3
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	b21b      	sxth	r3, r3
 8002d6c:	ee07 3a90 	vmov	s15, r3
 8002d70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d74:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002d78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
//    if (BNO055_ReadRegs(hi2c, BNO055_LIA_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
//    data->linear_accel.x = (int16_t)(buf[1] << 8 | buf[0]) / 100.0f; // m/s
//    data->linear_accel.y = (int16_t)(buf[3] << 8 | buf[2]) / 100.0f;
//    data->linear_accel.z = (int16_t)(buf[5] << 8 | buf[4]) / 100.0f;

    return HAL_OK;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	42c80000 	.word	0x42c80000

08002d90 <USART2_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART2_IRQHandler(void) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8002d94:	4802      	ldr	r0, [pc, #8]	@ (8002da0 <USART2_IRQHandler+0x10>)
 8002d96:	f005 f951 	bl	800803c <HAL_UART_IRQHandler>
}
 8002d9a:	bf00      	nop
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20000688 	.word	0x20000688

08002da4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a28      	ldr	r2, [pc, #160]	@ (8002e54 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d147      	bne.n	8002e46 <HAL_TIM_PeriodElapsedCallback+0xa2>
    {
    	// 1 Hz Interrupt
        packet_ready = 1;
 8002db6:	4b28      	ldr	r3, [pc, #160]	@ (8002e58 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]

        // Handle Mission Time
        telemetry.mission_time_sec++;
 8002dbc:	4b27      	ldr	r3, [pc, #156]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dbe:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	b25a      	sxtb	r2, r3
 8002dca:	4b24      	ldr	r3, [pc, #144]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dcc:	709a      	strb	r2, [r3, #2]
        if (telemetry.mission_time_sec >= 60){
 8002dce:	4b23      	ldr	r3, [pc, #140]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dd0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002dd4:	2b3b      	cmp	r3, #59	@ 0x3b
 8002dd6:	dd11      	ble.n	8002dfc <HAL_TIM_PeriodElapsedCallback+0x58>
        	telemetry.mission_time_sec -= 60;
 8002dd8:	4b20      	ldr	r3, [pc, #128]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dda:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	3b3c      	subs	r3, #60	@ 0x3c
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	b25a      	sxtb	r2, r3
 8002de6:	4b1d      	ldr	r3, [pc, #116]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002de8:	709a      	strb	r2, [r3, #2]
        	telemetry.mission_time_min += 1;
 8002dea:	4b1c      	ldr	r3, [pc, #112]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	3301      	adds	r3, #1
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	b25a      	sxtb	r2, r3
 8002df8:	4b18      	ldr	r3, [pc, #96]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dfa:	705a      	strb	r2, [r3, #1]
        }
        if (telemetry.mission_time_min >= 60){
 8002dfc:	4b17      	ldr	r3, [pc, #92]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dfe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002e02:	2b3b      	cmp	r3, #59	@ 0x3b
 8002e04:	dd11      	ble.n	8002e2a <HAL_TIM_PeriodElapsedCallback+0x86>
        	telemetry.mission_time_min -= 60;
 8002e06:	4b15      	ldr	r3, [pc, #84]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	3b3c      	subs	r3, #60	@ 0x3c
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	b25a      	sxtb	r2, r3
 8002e14:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e16:	705a      	strb	r2, [r3, #1]
        	telemetry.mission_time_hr += 1;
 8002e18:	4b10      	ldr	r3, [pc, #64]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e1a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	3301      	adds	r3, #1
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	b25a      	sxtb	r2, r3
 8002e26:	4b0d      	ldr	r3, [pc, #52]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e28:	701a      	strb	r2, [r3, #0]
        }
        if (telemetry.mission_time_hr >= 24){
 8002e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e2c:	f993 3000 	ldrsb.w	r3, [r3]
 8002e30:	2b17      	cmp	r3, #23
 8002e32:	dd08      	ble.n	8002e46 <HAL_TIM_PeriodElapsedCallback+0xa2>
        	telemetry.mission_time_hr -= 24;
 8002e34:	4b09      	ldr	r3, [pc, #36]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e36:	f993 3000 	ldrsb.w	r3, [r3]
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	3b18      	subs	r3, #24
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	b25a      	sxtb	r2, r3
 8002e42:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002e44:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40000400 	.word	0x40000400
 8002e58:	20000780 	.word	0x20000780
 8002e5c:	200006d0 	.word	0x200006d0

08002e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e64:	f001 f984 	bl	8004170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e68:	f000 f890 	bl	8002f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e6c:	f000 fa08 	bl	8003280 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002e70:	f000 f8ea 	bl	8003048 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002e74:	f000 f9da 	bl	800322c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002e78:	f000 f914 	bl	80030a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002e7c:	f000 f988 	bl	8003190 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000);
 8002e80:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e84:	f001 f9e6 	bl	8004254 <HAL_Delay>

  init_xbee(&huart2, USART2_IRQn);
 8002e88:	2126      	movs	r1, #38	@ 0x26
 8002e8a:	4839      	ldr	r0, [pc, #228]	@ (8002f70 <main+0x110>)
 8002e8c:	f000 fe28 	bl	8003ae0 <init_xbee>
  Init_Servos();
 8002e90:	f000 faae 	bl	80033f0 <Init_Servos>
  init_baro(&hi2c1);
 8002e94:	4837      	ldr	r0, [pc, #220]	@ (8002f74 <main+0x114>)
 8002e96:	f7fe fb3b 	bl	8001510 <init_baro>
  init_gps(&hi2c1, &telemetry);
 8002e9a:	4937      	ldr	r1, [pc, #220]	@ (8002f78 <main+0x118>)
 8002e9c:	4835      	ldr	r0, [pc, #212]	@ (8002f74 <main+0x114>)
 8002e9e:	f7ff fdb1 	bl	8002a04 <init_gps>
  init_imu(&hi2c1);
 8002ea2:	4834      	ldr	r0, [pc, #208]	@ (8002f74 <main+0x114>)
 8002ea4:	f7ff feab 	bl	8002bfe <init_imu>
  init_current(&hi2c1);
 8002ea8:	4832      	ldr	r0, [pc, #200]	@ (8002f74 <main+0x114>)
 8002eaa:	f7ff f9d9 	bl	8002260 <init_current>
  init_telemetry(&telemetry);
 8002eae:	4832      	ldr	r0, [pc, #200]	@ (8002f78 <main+0x118>)
 8002eb0:	f000 fda0 	bl	80039f4 <init_telemetry>

  read_baro(&hi2c1, &telemetry);
 8002eb4:	4930      	ldr	r1, [pc, #192]	@ (8002f78 <main+0x118>)
 8002eb6:	482f      	ldr	r0, [pc, #188]	@ (8002f74 <main+0x114>)
 8002eb8:	f7fe fb4c 	bl	8001554 <read_baro>
  reset_alt_dif_buf(&telemetry);
 8002ebc:	482e      	ldr	r0, [pc, #184]	@ (8002f78 <main+0x118>)
 8002ebe:	f7ff fa63 	bl	8002388 <reset_alt_dif_buf>

  HAL_Delay(10);
 8002ec2:	200a      	movs	r0, #10
 8002ec4:	f001 f9c6 	bl	8004254 <HAL_Delay>

  // Start 1 Hz interrupt
  HAL_TIM_Base_Start_IT(&htim3);
 8002ec8:	482c      	ldr	r0, [pc, #176]	@ (8002f7c <main+0x11c>)
 8002eca:	f003 ffa5 	bl	8006e18 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read sensors
	  read_gps(&hi2c1, &telemetry);
 8002ece:	492a      	ldr	r1, [pc, #168]	@ (8002f78 <main+0x118>)
 8002ed0:	4828      	ldr	r0, [pc, #160]	@ (8002f74 <main+0x114>)
 8002ed2:	f7ff fe01 	bl	8002ad8 <read_gps>
	  read_imu(&hi2c1, &telemetry);
 8002ed6:	4928      	ldr	r1, [pc, #160]	@ (8002f78 <main+0x118>)
 8002ed8:	4826      	ldr	r0, [pc, #152]	@ (8002f74 <main+0x114>)
 8002eda:	f7ff fec9 	bl	8002c70 <read_imu>
	  read_current(&hi2c1, &telemetry);
 8002ede:	4926      	ldr	r1, [pc, #152]	@ (8002f78 <main+0x118>)
 8002ee0:	4824      	ldr	r0, [pc, #144]	@ (8002f74 <main+0x114>)
 8002ee2:	f7ff f9f7 	bl	80022d4 <read_current>
	  if (telemetry.mode == 'F'){
 8002ee6:	4b24      	ldr	r3, [pc, #144]	@ (8002f78 <main+0x118>)
 8002ee8:	799b      	ldrb	r3, [r3, #6]
 8002eea:	2b46      	cmp	r3, #70	@ 0x46
 8002eec:	d117      	bne.n	8002f1e <main+0xbe>
		  read_baro(&hi2c1, &telemetry);
 8002eee:	4922      	ldr	r1, [pc, #136]	@ (8002f78 <main+0x118>)
 8002ef0:	4820      	ldr	r0, [pc, #128]	@ (8002f74 <main+0x114>)
 8002ef2:	f7fe fb2f 	bl	8001554 <read_baro>
		  update_alt_dif_buf(&telemetry);
 8002ef6:	4820      	ldr	r0, [pc, #128]	@ (8002f78 <main+0x118>)
 8002ef8:	f7ff fae0 	bl	80024bc <update_alt_dif_buf>
		  telemetry.max_altitude = fmaxf(telemetry.max_altitude, telemetry.altitude);
 8002efc:	4b1e      	ldr	r3, [pc, #120]	@ (8002f78 <main+0x118>)
 8002efe:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8002f02:	4b1d      	ldr	r3, [pc, #116]	@ (8002f78 <main+0x118>)
 8002f04:	ed93 7a06 	vldr	s14, [r3, #24]
 8002f08:	eef0 0a47 	vmov.f32	s1, s14
 8002f0c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f10:	f00b f8ee 	bl	800e0f0 <fmaxf>
 8002f14:	eef0 7a40 	vmov.f32	s15, s0
 8002f18:	4b17      	ldr	r3, [pc, #92]	@ (8002f78 <main+0x118>)
 8002f1a:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
	  }

	  // Updated FSM
	  update_fsm(&telemetry);
 8002f1e:	4816      	ldr	r0, [pc, #88]	@ (8002f78 <main+0x118>)
 8002f20:	f7ff fb32 	bl	8002588 <update_fsm>

	  // Perform Paraglider control alg if it's on
	  if (telemetry.paraglider_active){
 8002f24:	4b14      	ldr	r3, [pc, #80]	@ (8002f78 <main+0x118>)
 8002f26:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d002      	beq.n	8002f34 <main+0xd4>
		  control_paraglider(&telemetry);
 8002f2e:	4812      	ldr	r0, [pc, #72]	@ (8002f78 <main+0x118>)
 8002f30:	f000 f9fa 	bl	8003328 <control_paraglider>
	  }

	  if (command_ready == 1){
 8002f34:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <main+0x120>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d105      	bne.n	8002f48 <main+0xe8>
		  handle_command(command_buffer);
 8002f3c:	4811      	ldr	r0, [pc, #68]	@ (8002f84 <main+0x124>)
 8002f3e:	f7fe fed3 	bl	8001ce8 <handle_command>
		  command_ready = 0;
 8002f42:	4b0f      	ldr	r3, [pc, #60]	@ (8002f80 <main+0x120>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	701a      	strb	r2, [r3, #0]
	  }

	  // Send data at 1 Hz
	  if (packet_ready == 1 && telemetry.telemetry_status == 1){
 8002f48:	4b0f      	ldr	r3, [pc, #60]	@ (8002f88 <main+0x128>)
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d10b      	bne.n	8002f68 <main+0x108>
 8002f50:	4b09      	ldr	r3, [pc, #36]	@ (8002f78 <main+0x118>)
 8002f52:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d106      	bne.n	8002f68 <main+0x108>
		  send_packet(&huart2, &telemetry);
 8002f5a:	4907      	ldr	r1, [pc, #28]	@ (8002f78 <main+0x118>)
 8002f5c:	4804      	ldr	r0, [pc, #16]	@ (8002f70 <main+0x110>)
 8002f5e:	f000 fdf1 	bl	8003b44 <send_packet>
		  packet_ready = 0;
 8002f62:	4b09      	ldr	r3, [pc, #36]	@ (8002f88 <main+0x128>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* small delay so we aren't hammering I2C too hard */
	HAL_Delay(10);
 8002f68:	200a      	movs	r0, #10
 8002f6a:	f001 f973 	bl	8004254 <HAL_Delay>
	  read_gps(&hi2c1, &telemetry);
 8002f6e:	e7ae      	b.n	8002ece <main+0x6e>
 8002f70:	20000688 	.word	0x20000688
 8002f74:	200005a4 	.word	0x200005a4
 8002f78:	200006d0 	.word	0x200006d0
 8002f7c:	20000640 	.word	0x20000640
 8002f80:	20000781 	.word	0x20000781
 8002f84:	20000784 	.word	0x20000784
 8002f88:	20000780 	.word	0x20000780

08002f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b094      	sub	sp, #80	@ 0x50
 8002f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f92:	f107 031c 	add.w	r3, r7, #28
 8002f96:	2234      	movs	r2, #52	@ 0x34
 8002f98:	2100      	movs	r1, #0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f007 fe4d 	bl	800ac3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fa0:	f107 0308 	add.w	r3, r7, #8
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	605a      	str	r2, [r3, #4]
 8002faa:	609a      	str	r2, [r3, #8]
 8002fac:	60da      	str	r2, [r3, #12]
 8002fae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	607b      	str	r3, [r7, #4]
 8002fb4:	4b22      	ldr	r3, [pc, #136]	@ (8003040 <SystemClock_Config+0xb4>)
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb8:	4a21      	ldr	r2, [pc, #132]	@ (8003040 <SystemClock_Config+0xb4>)
 8002fba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc0:	4b1f      	ldr	r3, [pc, #124]	@ (8003040 <SystemClock_Config+0xb4>)
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc8:	607b      	str	r3, [r7, #4]
 8002fca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fcc:	2300      	movs	r3, #0
 8002fce:	603b      	str	r3, [r7, #0]
 8002fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8003044 <SystemClock_Config+0xb8>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8003044 <SystemClock_Config+0xb8>)
 8002fd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fda:	6013      	str	r3, [r2, #0]
 8002fdc:	4b19      	ldr	r3, [pc, #100]	@ (8003044 <SystemClock_Config+0xb8>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002fe4:	603b      	str	r3, [r7, #0]
 8002fe6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fec:	2301      	movs	r3, #1
 8002fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ff0:	2310      	movs	r3, #16
 8002ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ff8:	f107 031c 	add.w	r3, r7, #28
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f003 fc37 	bl	8006870 <HAL_RCC_OscConfig>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8003008:	f000 f988 	bl	800331c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800300c:	230f      	movs	r3, #15
 800300e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003014:	2300      	movs	r3, #0
 8003016:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800301c:	2300      	movs	r3, #0
 800301e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003020:	f107 0308 	add.w	r3, r7, #8
 8003024:	2100      	movs	r1, #0
 8003026:	4618      	mov	r0, r3
 8003028:	f003 fa42 	bl	80064b0 <HAL_RCC_ClockConfig>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003032:	f000 f973 	bl	800331c <Error_Handler>
  }
}
 8003036:	bf00      	nop
 8003038:	3750      	adds	r7, #80	@ 0x50
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40023800 	.word	0x40023800
 8003044:	40007000 	.word	0x40007000

08003048 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800304c:	4b12      	ldr	r3, [pc, #72]	@ (8003098 <MX_I2C1_Init+0x50>)
 800304e:	4a13      	ldr	r2, [pc, #76]	@ (800309c <MX_I2C1_Init+0x54>)
 8003050:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003052:	4b11      	ldr	r3, [pc, #68]	@ (8003098 <MX_I2C1_Init+0x50>)
 8003054:	4a12      	ldr	r2, [pc, #72]	@ (80030a0 <MX_I2C1_Init+0x58>)
 8003056:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003058:	4b0f      	ldr	r3, [pc, #60]	@ (8003098 <MX_I2C1_Init+0x50>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800305e:	4b0e      	ldr	r3, [pc, #56]	@ (8003098 <MX_I2C1_Init+0x50>)
 8003060:	2200      	movs	r2, #0
 8003062:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003064:	4b0c      	ldr	r3, [pc, #48]	@ (8003098 <MX_I2C1_Init+0x50>)
 8003066:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800306a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800306c:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <MX_I2C1_Init+0x50>)
 800306e:	2200      	movs	r2, #0
 8003070:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003072:	4b09      	ldr	r3, [pc, #36]	@ (8003098 <MX_I2C1_Init+0x50>)
 8003074:	2200      	movs	r2, #0
 8003076:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003078:	4b07      	ldr	r3, [pc, #28]	@ (8003098 <MX_I2C1_Init+0x50>)
 800307a:	2200      	movs	r2, #0
 800307c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800307e:	4b06      	ldr	r3, [pc, #24]	@ (8003098 <MX_I2C1_Init+0x50>)
 8003080:	2200      	movs	r2, #0
 8003082:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003084:	4804      	ldr	r0, [pc, #16]	@ (8003098 <MX_I2C1_Init+0x50>)
 8003086:	f001 fc41 	bl	800490c <HAL_I2C_Init>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003090:	f000 f944 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003094:	bf00      	nop
 8003096:	bd80      	pop	{r7, pc}
 8003098:	200005a4 	.word	0x200005a4
 800309c:	40005400 	.word	0x40005400
 80030a0:	000186a0 	.word	0x000186a0

080030a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b08e      	sub	sp, #56	@ 0x38
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]
 80030b4:	609a      	str	r2, [r3, #8]
 80030b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b8:	f107 0320 	add.w	r3, r7, #32
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030c2:	1d3b      	adds	r3, r7, #4
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	611a      	str	r2, [r3, #16]
 80030d0:	615a      	str	r2, [r3, #20]
 80030d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030d4:	4b2d      	ldr	r3, [pc, #180]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80030dc:	4b2b      	ldr	r3, [pc, #172]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030de:	220f      	movs	r2, #15
 80030e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030e2:	4b2a      	ldr	r3, [pc, #168]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 80030e8:	4b28      	ldr	r3, [pc, #160]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030ea:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80030ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030f0:	4b26      	ldr	r3, [pc, #152]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030f6:	4b25      	ldr	r3, [pc, #148]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80030fc:	4823      	ldr	r0, [pc, #140]	@ (800318c <MX_TIM2_Init+0xe8>)
 80030fe:	f003 fe3b 	bl	8006d78 <HAL_TIM_Base_Init>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003108:	f000 f908 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800310c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003110:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003112:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003116:	4619      	mov	r1, r3
 8003118:	481c      	ldr	r0, [pc, #112]	@ (800318c <MX_TIM2_Init+0xe8>)
 800311a:	f004 f9c1 	bl	80074a0 <HAL_TIM_ConfigClockSource>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003124:	f000 f8fa 	bl	800331c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003128:	4818      	ldr	r0, [pc, #96]	@ (800318c <MX_TIM2_Init+0xe8>)
 800312a:	f003 fee5 	bl	8006ef8 <HAL_TIM_PWM_Init>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003134:	f000 f8f2 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003138:	2300      	movs	r3, #0
 800313a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800313c:	2300      	movs	r3, #0
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003140:	f107 0320 	add.w	r3, r7, #32
 8003144:	4619      	mov	r1, r3
 8003146:	4811      	ldr	r0, [pc, #68]	@ (800318c <MX_TIM2_Init+0xe8>)
 8003148:	f004 fdb0 	bl	8007cac <HAL_TIMEx_MasterConfigSynchronization>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003152:	f000 f8e3 	bl	800331c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003156:	2360      	movs	r3, #96	@ 0x60
 8003158:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003166:	1d3b      	adds	r3, r7, #4
 8003168:	2200      	movs	r2, #0
 800316a:	4619      	mov	r1, r3
 800316c:	4807      	ldr	r0, [pc, #28]	@ (800318c <MX_TIM2_Init+0xe8>)
 800316e:	f004 f8d5 	bl	800731c <HAL_TIM_PWM_ConfigChannel>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003178:	f000 f8d0 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800317c:	4803      	ldr	r0, [pc, #12]	@ (800318c <MX_TIM2_Init+0xe8>)
 800317e:	f000 faa7 	bl	80036d0 <HAL_TIM_MspPostInit>

}
 8003182:	bf00      	nop
 8003184:	3738      	adds	r7, #56	@ 0x38
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	200005f8 	.word	0x200005f8

08003190 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003196:	f107 0308 	add.w	r3, r7, #8
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	609a      	str	r2, [r3, #8]
 80031a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031a4:	463b      	mov	r3, r7
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80031ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003228 <MX_TIM3_Init+0x98>)
 80031b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16000-1;
 80031b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031b4:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80031b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031bc:	2200      	movs	r2, #0
 80031be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80031c0:	4b18      	ldr	r3, [pc, #96]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80031c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031c8:	4b16      	ldr	r3, [pc, #88]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031ce:	4b15      	ldr	r3, [pc, #84]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031d4:	4813      	ldr	r0, [pc, #76]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031d6:	f003 fdcf 	bl	8006d78 <HAL_TIM_Base_Init>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80031e0:	f000 f89c 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031ea:	f107 0308 	add.w	r3, r7, #8
 80031ee:	4619      	mov	r1, r3
 80031f0:	480c      	ldr	r0, [pc, #48]	@ (8003224 <MX_TIM3_Init+0x94>)
 80031f2:	f004 f955 	bl	80074a0 <HAL_TIM_ConfigClockSource>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80031fc:	f000 f88e 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003200:	2300      	movs	r3, #0
 8003202:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003204:	2300      	movs	r3, #0
 8003206:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003208:	463b      	mov	r3, r7
 800320a:	4619      	mov	r1, r3
 800320c:	4805      	ldr	r0, [pc, #20]	@ (8003224 <MX_TIM3_Init+0x94>)
 800320e:	f004 fd4d 	bl	8007cac <HAL_TIMEx_MasterConfigSynchronization>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003218:	f000 f880 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800321c:	bf00      	nop
 800321e:	3718      	adds	r7, #24
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000640 	.word	0x20000640
 8003228:	40000400 	.word	0x40000400

0800322c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003230:	4b11      	ldr	r3, [pc, #68]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003232:	4a12      	ldr	r2, [pc, #72]	@ (800327c <MX_USART2_UART_Init+0x50>)
 8003234:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003236:	4b10      	ldr	r3, [pc, #64]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800323c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800323e:	4b0e      	ldr	r3, [pc, #56]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003240:	2200      	movs	r2, #0
 8003242:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003244:	4b0c      	ldr	r3, [pc, #48]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003246:	2200      	movs	r2, #0
 8003248:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800324a:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 800324c:	2200      	movs	r2, #0
 800324e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003250:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003252:	220c      	movs	r2, #12
 8003254:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003256:	4b08      	ldr	r3, [pc, #32]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003258:	2200      	movs	r2, #0
 800325a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800325c:	4b06      	ldr	r3, [pc, #24]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 800325e:	2200      	movs	r2, #0
 8003260:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003262:	4805      	ldr	r0, [pc, #20]	@ (8003278 <MX_USART2_UART_Init+0x4c>)
 8003264:	f004 fdb2 	bl	8007dcc <HAL_UART_Init>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800326e:	f000 f855 	bl	800331c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000688 	.word	0x20000688
 800327c:	40004400 	.word	0x40004400

08003280 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003286:	f107 030c 	add.w	r3, r7, #12
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	60da      	str	r2, [r3, #12]
 8003294:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
 800329a:	4b1e      	ldr	r3, [pc, #120]	@ (8003314 <MX_GPIO_Init+0x94>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329e:	4a1d      	ldr	r2, [pc, #116]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	60bb      	str	r3, [r7, #8]
 80032b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032b2:	2300      	movs	r3, #0
 80032b4:	607b      	str	r3, [r7, #4]
 80032b6:	4b17      	ldr	r3, [pc, #92]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ba:	4a16      	ldr	r2, [pc, #88]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032bc:	f043 0308 	orr.w	r3, r3, #8
 80032c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c2:	4b14      	ldr	r3, [pc, #80]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	607b      	str	r3, [r7, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	603b      	str	r3, [r7, #0]
 80032d2:	4b10      	ldr	r3, [pc, #64]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032d8:	f043 0302 	orr.w	r3, r3, #2
 80032dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80032de:	4b0d      	ldr	r3, [pc, #52]	@ (8003314 <MX_GPIO_Init+0x94>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	603b      	str	r3, [r7, #0]
 80032e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80032ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f0:	2302      	movs	r3, #2
 80032f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f8:	2300      	movs	r3, #0
 80032fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80032fc:	2301      	movs	r3, #1
 80032fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003300:	f107 030c 	add.w	r3, r7, #12
 8003304:	4619      	mov	r1, r3
 8003306:	4804      	ldr	r0, [pc, #16]	@ (8003318 <MX_GPIO_Init+0x98>)
 8003308:	f001 f96c 	bl	80045e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800330c:	bf00      	nop
 800330e:	3720      	adds	r7, #32
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40023800 	.word	0x40023800
 8003318:	40020000 	.word	0x40020000

0800331c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003320:	b672      	cpsid	i
}
 8003322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003324:	bf00      	nop
 8003326:	e7fd      	b.n	8003324 <Error_Handler+0x8>

08003328 <control_paraglider>:
#include "paraglider.h"

void control_paraglider(Telemetry_t *telemetry){
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]

}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <Set_Servo_Angle>:
#include "servos.h"

void Set_Servo_Angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle) {
 800333c:	b480      	push	{r7}
 800333e:	b089      	sub	sp, #36	@ 0x24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	4613      	mov	r3, r2
 8003348:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0 and 180
    if (angle > 180) {
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	2bb4      	cmp	r3, #180	@ 0xb4
 800334e:	d901      	bls.n	8003354 <Set_Servo_Angle+0x18>
        angle = 180;
 8003350:	23b4      	movs	r3, #180	@ 0xb4
 8003352:	71fb      	strb	r3, [r7, #7]
    // Map the angle to the pulse width
//    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
//                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = __HAL_TIM_GET_AUTORELOAD(htim) + 1;   // Get the timer period
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335a:	3301      	adds	r3, #1
 800335c:	61fb      	str	r3, [r7, #28]
    uint32_t minPulse = (tim_period * SERVO_MIN_PULSE_WIDTH) / (1000000 / SERVO_FREQUENCY);
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8003364:	fb02 f303 	mul.w	r3, r2, r3
 8003368:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <Set_Servo_Angle+0xac>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	0b9b      	lsrs	r3, r3, #14
 8003370:	61bb      	str	r3, [r7, #24]
    uint32_t maxPulse = (tim_period * SERVO_MAX_PULSE_WIDTH) / (1000000 / SERVO_FREQUENCY);
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8003378:	fb02 f303 	mul.w	r3, r2, r3
 800337c:	4a1a      	ldr	r2, [pc, #104]	@ (80033e8 <Set_Servo_Angle+0xac>)
 800337e:	fba2 2303 	umull	r2, r3, r2, r3
 8003382:	0b9b      	lsrs	r3, r3, #14
 8003384:	617b      	str	r3, [r7, #20]
    uint32_t pulse = minPulse + (angle * (maxPulse - minPulse)) / 180;
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	6979      	ldr	r1, [r7, #20]
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	1a8a      	subs	r2, r1, r2
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	089b      	lsrs	r3, r3, #2
 8003394:	4a15      	ldr	r2, [pc, #84]	@ (80033ec <Set_Servo_Angle+0xb0>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4413      	add	r3, r2
 80033a0:	613b      	str	r3, [r7, #16]

    // Set the pulse width to TIM2 Channel 3
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d104      	bne.n	80033b2 <Set_Servo_Angle+0x76>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80033b0:	e013      	b.n	80033da <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d104      	bne.n	80033c2 <Set_Servo_Angle+0x86>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80033c0:	e00b      	b.n	80033da <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d104      	bne.n	80033d2 <Set_Servo_Angle+0x96>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80033d0:	e003      	b.n	80033da <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80033da:	bf00      	nop
 80033dc:	3724      	adds	r7, #36	@ 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	d1b71759 	.word	0xd1b71759
 80033ec:	16c16c17 	.word	0x16c16c17

080033f0 <Init_Servos>:

void Init_Servos() {
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&PAYLOAD_TIM, PAYLOAD_CHANNEL);
 80033f4:	2100      	movs	r1, #0
 80033f6:	480d      	ldr	r0, [pc, #52]	@ (800342c <Init_Servos+0x3c>)
 80033f8:	f003 fdd8 	bl	8006fac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&CONTAINER_TIM, CONTAINER_CHANNEL);
 80033fc:	2100      	movs	r1, #0
 80033fe:	480b      	ldr	r0, [pc, #44]	@ (800342c <Init_Servos+0x3c>)
 8003400:	f003 fdd4 	bl	8006fac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&LEFT_SERVO_TIM, LEFT_SERVO_CHANNEL);
 8003404:	2100      	movs	r1, #0
 8003406:	4809      	ldr	r0, [pc, #36]	@ (800342c <Init_Servos+0x3c>)
 8003408:	f003 fdd0 	bl	8006fac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&RIGHT_SERVO_TIM, RIGHT_SERVO_CHANNEL);
 800340c:	2100      	movs	r1, #0
 800340e:	4807      	ldr	r0, [pc, #28]	@ (800342c <Init_Servos+0x3c>)
 8003410:	f003 fdcc 	bl	8006fac <HAL_TIM_PWM_Start>

    Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_CLOSED);
 8003414:	2280      	movs	r2, #128	@ 0x80
 8003416:	2100      	movs	r1, #0
 8003418:	4804      	ldr	r0, [pc, #16]	@ (800342c <Init_Servos+0x3c>)
 800341a:	f7ff ff8f 	bl	800333c <Set_Servo_Angle>
    Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED);
 800341e:	2280      	movs	r2, #128	@ 0x80
 8003420:	2100      	movs	r1, #0
 8003422:	4802      	ldr	r0, [pc, #8]	@ (800342c <Init_Servos+0x3c>)
 8003424:	f7ff ff8a 	bl	800333c <Set_Servo_Angle>
}
 8003428:	bf00      	nop
 800342a:	bd80      	pop	{r7, pc}
 800342c:	200005f8 	.word	0x200005f8

08003430 <Release_Payload>:

void Release_Payload(){
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 8003436:	2314      	movs	r3, #20
 8003438:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 800343a:	2301      	movs	r3, #1
 800343c:	607b      	str	r3, [r7, #4]
 800343e:	e015      	b.n	800346c <Release_Payload+0x3c>
		Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_CLOSED + i * (PAYLOAD_ANGLE_OPEN - PAYLOAD_ANGLE_CLOSED) / num_partitions);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f06f 022a 	mvn.w	r2, #42	@ 0x2a
 8003446:	fb03 f202 	mul.w	r2, r3, r2
 800344a:	78fb      	ldrb	r3, [r7, #3]
 800344c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003450:	b2db      	uxtb	r3, r3
 8003452:	3b80      	subs	r3, #128	@ 0x80
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	2100      	movs	r1, #0
 800345a:	4809      	ldr	r0, [pc, #36]	@ (8003480 <Release_Payload+0x50>)
 800345c:	f7ff ff6e 	bl	800333c <Set_Servo_Angle>
		HAL_Delay(25);
 8003460:	2019      	movs	r0, #25
 8003462:	f000 fef7 	bl	8004254 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3301      	adds	r3, #1
 800346a:	607b      	str	r3, [r7, #4]
 800346c:	78fb      	ldrb	r3, [r7, #3]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	429a      	cmp	r2, r3
 8003472:	dde5      	ble.n	8003440 <Release_Payload+0x10>
	}
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	200005f8 	.word	0x200005f8

08003484 <Reset_Payload>:

void Reset_Payload(){
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, SERVO_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 800348a:	2314      	movs	r3, #20
 800348c:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 800348e:	2301      	movs	r3, #1
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	e014      	b.n	80034be <Reset_Payload+0x3a>
		Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_OPEN + i * (PAYLOAD_ANGLE_CLOSED - PAYLOAD_ANGLE_OPEN) / num_partitions);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	222b      	movs	r2, #43	@ 0x2b
 8003498:	fb03 f202 	mul.w	r2, r3, r2
 800349c:	78fb      	ldrb	r3, [r7, #3]
 800349e:	fb92 f3f3 	sdiv	r3, r2, r3
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	3355      	adds	r3, #85	@ 0x55
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	461a      	mov	r2, r3
 80034aa:	2100      	movs	r1, #0
 80034ac:	4808      	ldr	r0, [pc, #32]	@ (80034d0 <Reset_Payload+0x4c>)
 80034ae:	f7ff ff45 	bl	800333c <Set_Servo_Angle>
		HAL_Delay(25);
 80034b2:	2019      	movs	r0, #25
 80034b4:	f000 fece 	bl	8004254 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	3301      	adds	r3, #1
 80034bc:	607b      	str	r3, [r7, #4]
 80034be:	78fb      	ldrb	r3, [r7, #3]
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	dde6      	ble.n	8003494 <Reset_Payload+0x10>
	}
}
 80034c6:	bf00      	nop
 80034c8:	bf00      	nop
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	200005f8 	.word	0x200005f8

080034d4 <Release_Container>:

void Release_Container(){
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 80034da:	2314      	movs	r3, #20
 80034dc:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 80034de:	2301      	movs	r3, #1
 80034e0:	607b      	str	r3, [r7, #4]
 80034e2:	e015      	b.n	8003510 <Release_Container+0x3c>
		Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED + i * (CONTAINER_ANGLE_OPEN - CONTAINER_ANGLE_CLOSED) / num_partitions);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f06f 022a 	mvn.w	r2, #42	@ 0x2a
 80034ea:	fb03 f202 	mul.w	r2, r3, r2
 80034ee:	78fb      	ldrb	r3, [r7, #3]
 80034f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	3b80      	subs	r3, #128	@ 0x80
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	461a      	mov	r2, r3
 80034fc:	2100      	movs	r1, #0
 80034fe:	4809      	ldr	r0, [pc, #36]	@ (8003524 <Release_Container+0x50>)
 8003500:	f7ff ff1c 	bl	800333c <Set_Servo_Angle>
		HAL_Delay(25);
 8003504:	2019      	movs	r0, #25
 8003506:	f000 fea5 	bl	8004254 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3301      	adds	r3, #1
 800350e:	607b      	str	r3, [r7, #4]
 8003510:	78fb      	ldrb	r3, [r7, #3]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	429a      	cmp	r2, r3
 8003516:	dde5      	ble.n	80034e4 <Release_Container+0x10>
	}
}
 8003518:	bf00      	nop
 800351a:	bf00      	nop
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	200005f8 	.word	0x200005f8

08003528 <Reset_Container>:

void Reset_Container(){
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 800352e:	2314      	movs	r3, #20
 8003530:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 8003532:	2301      	movs	r3, #1
 8003534:	607b      	str	r3, [r7, #4]
 8003536:	e014      	b.n	8003562 <Reset_Container+0x3a>
		Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_OPEN + i * (CONTAINER_ANGLE_CLOSED - CONTAINER_ANGLE_OPEN) / num_partitions);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	222b      	movs	r2, #43	@ 0x2b
 800353c:	fb03 f202 	mul.w	r2, r3, r2
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	fb92 f3f3 	sdiv	r3, r2, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	3355      	adds	r3, #85	@ 0x55
 800354a:	b2db      	uxtb	r3, r3
 800354c:	461a      	mov	r2, r3
 800354e:	2100      	movs	r1, #0
 8003550:	4808      	ldr	r0, [pc, #32]	@ (8003574 <Reset_Container+0x4c>)
 8003552:	f7ff fef3 	bl	800333c <Set_Servo_Angle>
		HAL_Delay(25);
 8003556:	2019      	movs	r0, #25
 8003558:	f000 fe7c 	bl	8004254 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3301      	adds	r3, #1
 8003560:	607b      	str	r3, [r7, #4]
 8003562:	78fb      	ldrb	r3, [r7, #3]
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	429a      	cmp	r2, r3
 8003568:	dde6      	ble.n	8003538 <Reset_Container+0x10>
	}
}
 800356a:	bf00      	nop
 800356c:	bf00      	nop
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	200005f8 	.word	0x200005f8

08003578 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357e:	2300      	movs	r3, #0
 8003580:	607b      	str	r3, [r7, #4]
 8003582:	4b10      	ldr	r3, [pc, #64]	@ (80035c4 <HAL_MspInit+0x4c>)
 8003584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003586:	4a0f      	ldr	r2, [pc, #60]	@ (80035c4 <HAL_MspInit+0x4c>)
 8003588:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800358c:	6453      	str	r3, [r2, #68]	@ 0x44
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <HAL_MspInit+0x4c>)
 8003590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003596:	607b      	str	r3, [r7, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	4b09      	ldr	r3, [pc, #36]	@ (80035c4 <HAL_MspInit+0x4c>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	4a08      	ldr	r2, [pc, #32]	@ (80035c4 <HAL_MspInit+0x4c>)
 80035a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035aa:	4b06      	ldr	r3, [pc, #24]	@ (80035c4 <HAL_MspInit+0x4c>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b2:	603b      	str	r3, [r7, #0]
 80035b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800

080035c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	@ 0x28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d0:	f107 0314 	add.w	r3, r7, #20
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	609a      	str	r2, [r3, #8]
 80035dc:	60da      	str	r2, [r3, #12]
 80035de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a19      	ldr	r2, [pc, #100]	@ (800364c <HAL_I2C_MspInit+0x84>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d12c      	bne.n	8003644 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	4b18      	ldr	r3, [pc, #96]	@ (8003650 <HAL_I2C_MspInit+0x88>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	4a17      	ldr	r2, [pc, #92]	@ (8003650 <HAL_I2C_MspInit+0x88>)
 80035f4:	f043 0302 	orr.w	r3, r3, #2
 80035f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035fa:	4b15      	ldr	r3, [pc, #84]	@ (8003650 <HAL_I2C_MspInit+0x88>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003606:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800360a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800360c:	2312      	movs	r3, #18
 800360e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003610:	2300      	movs	r3, #0
 8003612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003614:	2303      	movs	r3, #3
 8003616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003618:	2304      	movs	r3, #4
 800361a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800361c:	f107 0314 	add.w	r3, r7, #20
 8003620:	4619      	mov	r1, r3
 8003622:	480c      	ldr	r0, [pc, #48]	@ (8003654 <HAL_I2C_MspInit+0x8c>)
 8003624:	f000 ffde 	bl	80045e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003628:	2300      	movs	r3, #0
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	4b08      	ldr	r3, [pc, #32]	@ (8003650 <HAL_I2C_MspInit+0x88>)
 800362e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003630:	4a07      	ldr	r2, [pc, #28]	@ (8003650 <HAL_I2C_MspInit+0x88>)
 8003632:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003636:	6413      	str	r3, [r2, #64]	@ 0x40
 8003638:	4b05      	ldr	r3, [pc, #20]	@ (8003650 <HAL_I2C_MspInit+0x88>)
 800363a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003644:	bf00      	nop
 8003646:	3728      	adds	r7, #40	@ 0x28
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40005400 	.word	0x40005400
 8003650:	40023800 	.word	0x40023800
 8003654:	40020400 	.word	0x40020400

08003658 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003668:	d10e      	bne.n	8003688 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800366a:	2300      	movs	r3, #0
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	4b16      	ldr	r3, [pc, #88]	@ (80036c8 <HAL_TIM_Base_MspInit+0x70>)
 8003670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003672:	4a15      	ldr	r2, [pc, #84]	@ (80036c8 <HAL_TIM_Base_MspInit+0x70>)
 8003674:	f043 0301 	orr.w	r3, r3, #1
 8003678:	6413      	str	r3, [r2, #64]	@ 0x40
 800367a:	4b13      	ldr	r3, [pc, #76]	@ (80036c8 <HAL_TIM_Base_MspInit+0x70>)
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003686:	e01a      	b.n	80036be <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a0f      	ldr	r2, [pc, #60]	@ (80036cc <HAL_TIM_Base_MspInit+0x74>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d115      	bne.n	80036be <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	4b0c      	ldr	r3, [pc, #48]	@ (80036c8 <HAL_TIM_Base_MspInit+0x70>)
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	4a0b      	ldr	r2, [pc, #44]	@ (80036c8 <HAL_TIM_Base_MspInit+0x70>)
 800369c:	f043 0302 	orr.w	r3, r3, #2
 80036a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036a2:	4b09      	ldr	r3, [pc, #36]	@ (80036c8 <HAL_TIM_Base_MspInit+0x70>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	60bb      	str	r3, [r7, #8]
 80036ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80036ae:	2200      	movs	r2, #0
 80036b0:	2100      	movs	r1, #0
 80036b2:	201d      	movs	r0, #29
 80036b4:	f000 fecd 	bl	8004452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80036b8:	201d      	movs	r0, #29
 80036ba:	f000 fee6 	bl	800448a <HAL_NVIC_EnableIRQ>
}
 80036be:	bf00      	nop
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40023800 	.word	0x40023800
 80036cc:	40000400 	.word	0x40000400

080036d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b088      	sub	sp, #32
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d8:	f107 030c 	add.w	r3, r7, #12
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	60da      	str	r2, [r3, #12]
 80036e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036f0:	d11d      	bne.n	800372e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	4b10      	ldr	r3, [pc, #64]	@ (8003738 <HAL_TIM_MspPostInit+0x68>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003738 <HAL_TIM_MspPostInit+0x68>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	6313      	str	r3, [r2, #48]	@ 0x30
 8003702:	4b0d      	ldr	r3, [pc, #52]	@ (8003738 <HAL_TIM_MspPostInit+0x68>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800370e:	2301      	movs	r3, #1
 8003710:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003712:	2302      	movs	r3, #2
 8003714:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371a:	2300      	movs	r3, #0
 800371c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800371e:	2301      	movs	r3, #1
 8003720:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003722:	f107 030c 	add.w	r3, r7, #12
 8003726:	4619      	mov	r1, r3
 8003728:	4804      	ldr	r0, [pc, #16]	@ (800373c <HAL_TIM_MspPostInit+0x6c>)
 800372a:	f000 ff5b 	bl	80045e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800372e:	bf00      	nop
 8003730:	3720      	adds	r7, #32
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40023800 	.word	0x40023800
 800373c:	40020000 	.word	0x40020000

08003740 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08a      	sub	sp, #40	@ 0x28
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003748:	f107 0314 	add.w	r3, r7, #20
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	609a      	str	r2, [r3, #8]
 8003754:	60da      	str	r2, [r3, #12]
 8003756:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a19      	ldr	r2, [pc, #100]	@ (80037c4 <HAL_UART_MspInit+0x84>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d12b      	bne.n	80037ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003762:	2300      	movs	r3, #0
 8003764:	613b      	str	r3, [r7, #16]
 8003766:	4b18      	ldr	r3, [pc, #96]	@ (80037c8 <HAL_UART_MspInit+0x88>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	4a17      	ldr	r2, [pc, #92]	@ (80037c8 <HAL_UART_MspInit+0x88>)
 800376c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003770:	6413      	str	r3, [r2, #64]	@ 0x40
 8003772:	4b15      	ldr	r3, [pc, #84]	@ (80037c8 <HAL_UART_MspInit+0x88>)
 8003774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377a:	613b      	str	r3, [r7, #16]
 800377c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800377e:	2300      	movs	r3, #0
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	4b11      	ldr	r3, [pc, #68]	@ (80037c8 <HAL_UART_MspInit+0x88>)
 8003784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003786:	4a10      	ldr	r2, [pc, #64]	@ (80037c8 <HAL_UART_MspInit+0x88>)
 8003788:	f043 0308 	orr.w	r3, r3, #8
 800378c:	6313      	str	r3, [r2, #48]	@ 0x30
 800378e:	4b0e      	ldr	r3, [pc, #56]	@ (80037c8 <HAL_UART_MspInit+0x88>)
 8003790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800379a:	2360      	movs	r3, #96	@ 0x60
 800379c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379e:	2302      	movs	r3, #2
 80037a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a2:	2300      	movs	r3, #0
 80037a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a6:	2303      	movs	r3, #3
 80037a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037aa:	2307      	movs	r3, #7
 80037ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037ae:	f107 0314 	add.w	r3, r7, #20
 80037b2:	4619      	mov	r1, r3
 80037b4:	4805      	ldr	r0, [pc, #20]	@ (80037cc <HAL_UART_MspInit+0x8c>)
 80037b6:	f000 ff15 	bl	80045e4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80037ba:	bf00      	nop
 80037bc:	3728      	adds	r7, #40	@ 0x28
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	40004400 	.word	0x40004400
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40020c00 	.word	0x40020c00

080037d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037d4:	bf00      	nop
 80037d6:	e7fd      	b.n	80037d4 <NMI_Handler+0x4>

080037d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037dc:	bf00      	nop
 80037de:	e7fd      	b.n	80037dc <HardFault_Handler+0x4>

080037e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037e4:	bf00      	nop
 80037e6:	e7fd      	b.n	80037e4 <MemManage_Handler+0x4>

080037e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037ec:	bf00      	nop
 80037ee:	e7fd      	b.n	80037ec <BusFault_Handler+0x4>

080037f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037f4:	bf00      	nop
 80037f6:	e7fd      	b.n	80037f4 <UsageFault_Handler+0x4>

080037f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037fc:	bf00      	nop
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003806:	b480      	push	{r7}
 8003808:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800380a:	bf00      	nop
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003818:	bf00      	nop
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003822:	b580      	push	{r7, lr}
 8003824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003826:	f000 fcf5 	bl	8004214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800382a:	bf00      	nop
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003834:	4802      	ldr	r0, [pc, #8]	@ (8003840 <TIM3_IRQHandler+0x10>)
 8003836:	f003 fc81 	bl	800713c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800383a:	bf00      	nop
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20000640 	.word	0x20000640

08003844 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  return 1;
 8003848:	2301      	movs	r3, #1
}
 800384a:	4618      	mov	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <_kill>:

int _kill(int pid, int sig)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800385e:	f007 fa73 	bl	800ad48 <__errno>
 8003862:	4603      	mov	r3, r0
 8003864:	2216      	movs	r2, #22
 8003866:	601a      	str	r2, [r3, #0]
  return -1;
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
}
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <_exit>:

void _exit (int status)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800387c:	f04f 31ff 	mov.w	r1, #4294967295
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ffe7 	bl	8003854 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003886:	bf00      	nop
 8003888:	e7fd      	b.n	8003886 <_exit+0x12>

0800388a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b086      	sub	sp, #24
 800388e:	af00      	add	r7, sp, #0
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	60b9      	str	r1, [r7, #8]
 8003894:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	e00a      	b.n	80038b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800389c:	f3af 8000 	nop.w
 80038a0:	4601      	mov	r1, r0
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	60ba      	str	r2, [r7, #8]
 80038a8:	b2ca      	uxtb	r2, r1
 80038aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	3301      	adds	r3, #1
 80038b0:	617b      	str	r3, [r7, #20]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	dbf0      	blt.n	800389c <_read+0x12>
  }

  return len;
 80038ba:	687b      	ldr	r3, [r7, #4]
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	e009      	b.n	80038ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	60ba      	str	r2, [r7, #8]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	3301      	adds	r3, #1
 80038e8:	617b      	str	r3, [r7, #20]
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	dbf1      	blt.n	80038d6 <_write+0x12>
  }
  return len;
 80038f2:	687b      	ldr	r3, [r7, #4]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <_close>:

int _close(int file)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003924:	605a      	str	r2, [r3, #4]
  return 0;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <_isatty>:

int _isatty(int file)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800393c:	2301      	movs	r3, #1
}
 800393e:	4618      	mov	r0, r3
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr

0800394a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800394a:	b480      	push	{r7}
 800394c:	b085      	sub	sp, #20
 800394e:	af00      	add	r7, sp, #0
 8003950:	60f8      	str	r0, [r7, #12]
 8003952:	60b9      	str	r1, [r7, #8]
 8003954:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800396c:	4a14      	ldr	r2, [pc, #80]	@ (80039c0 <_sbrk+0x5c>)
 800396e:	4b15      	ldr	r3, [pc, #84]	@ (80039c4 <_sbrk+0x60>)
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003978:	4b13      	ldr	r3, [pc, #76]	@ (80039c8 <_sbrk+0x64>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d102      	bne.n	8003986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003980:	4b11      	ldr	r3, [pc, #68]	@ (80039c8 <_sbrk+0x64>)
 8003982:	4a12      	ldr	r2, [pc, #72]	@ (80039cc <_sbrk+0x68>)
 8003984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003986:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <_sbrk+0x64>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4413      	add	r3, r2
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	429a      	cmp	r2, r3
 8003992:	d207      	bcs.n	80039a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003994:	f007 f9d8 	bl	800ad48 <__errno>
 8003998:	4603      	mov	r3, r0
 800399a:	220c      	movs	r2, #12
 800399c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800399e:	f04f 33ff 	mov.w	r3, #4294967295
 80039a2:	e009      	b.n	80039b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039a4:	4b08      	ldr	r3, [pc, #32]	@ (80039c8 <_sbrk+0x64>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039aa:	4b07      	ldr	r3, [pc, #28]	@ (80039c8 <_sbrk+0x64>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4413      	add	r3, r2
 80039b2:	4a05      	ldr	r2, [pc, #20]	@ (80039c8 <_sbrk+0x64>)
 80039b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039b6:	68fb      	ldr	r3, [r7, #12]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	20040000 	.word	0x20040000
 80039c4:	00000400 	.word	0x00000400
 80039c8:	20000884 	.word	0x20000884
 80039cc:	20000bd8 	.word	0x20000bd8

080039d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039d4:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <SystemInit+0x20>)
 80039d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039da:	4a05      	ldr	r2, [pc, #20]	@ (80039f0 <SystemInit+0x20>)
 80039dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80039e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039e4:	bf00      	nop
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <init_telemetry>:
#include "telemetry.h"
#include <string.h>

void init_telemetry(Telemetry_t *telemetry){
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
	// Initialize telemtry values if they should not start as 0
	telemetry->mode = 'F';
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2246      	movs	r2, #70	@ 0x46
 8003a00:	719a      	strb	r2, [r3, #6]
	strcpy(telemetry->state, "LAUNCH_PAD");
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3307      	adds	r3, #7
 8003a06:	490c      	ldr	r1, [pc, #48]	@ (8003a38 <init_telemetry+0x44>)
 8003a08:	461a      	mov	r2, r3
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	cb03      	ldmia	r3!, {r0, r1}
 8003a0e:	6010      	str	r0, [r2, #0]
 8003a10:	6051      	str	r1, [r2, #4]
 8003a12:	8819      	ldrh	r1, [r3, #0]
 8003a14:	789b      	ldrb	r3, [r3, #2]
 8003a16:	8111      	strh	r1, [r2, #8]
 8003a18:	7293      	strb	r3, [r2, #10]
	telemetry->telemetry_status = 1;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
	strcpy(telemetry->cmd_echo, "N/A");
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3355      	adds	r3, #85	@ 0x55
 8003a26:	4a05      	ldr	r2, [pc, #20]	@ (8003a3c <init_telemetry+0x48>)
 8003a28:	6810      	ldr	r0, [r2, #0]
 8003a2a:	6018      	str	r0, [r3, #0]
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	0800ea68 	.word	0x0800ea68
 8003a3c:	0800ea74 	.word	0x0800ea74

08003a40 <reset_state>:

void reset_state(Telemetry_t *telemetry){
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
	strcpy(telemetry->state, "LAUNCH_PAD");
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3307      	adds	r3, #7
 8003a4c:	4915      	ldr	r1, [pc, #84]	@ (8003aa4 <reset_state+0x64>)
 8003a4e:	461a      	mov	r2, r3
 8003a50:	460b      	mov	r3, r1
 8003a52:	cb03      	ldmia	r3!, {r0, r1}
 8003a54:	6010      	str	r0, [r2, #0]
 8003a56:	6051      	str	r1, [r2, #4]
 8003a58:	8819      	ldrh	r1, [r3, #0]
 8003a5a:	789b      	ldrb	r3, [r3, #2]
 8003a5c:	8111      	strh	r1, [r2, #8]
 8003a5e:	7293      	strb	r3, [r2, #10]
	telemetry->max_altitude = 0;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f04f 0200 	mov.w	r2, #0
 8003a66:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	telemetry->sent_apogee = 0;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	telemetry->sent_payload_release = 0;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
	telemetry->container_released = 0;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
	telemetry->payload_released = 0;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
	telemetry->paraglider_active = 0;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
	telemetry->packet_count = 0;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	809a      	strh	r2, [r3, #4]
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr
 8003aa4:	0800ea68 	.word	0x0800ea68

08003aa8 <set_cmd_echo>:

void set_cmd_echo(const char *cmd, Telemetry_t *telemetry)
{
 8003aa8:	b590      	push	{r4, r7, lr}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
	memset(telemetry->cmd_echo, '\0', sizeof(telemetry->cmd_echo));
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	3355      	adds	r3, #85	@ 0x55
 8003ab6:	2240      	movs	r2, #64	@ 0x40
 8003ab8:	2100      	movs	r1, #0
 8003aba:	4618      	mov	r0, r3
 8003abc:	f007 f8bd 	bl	800ac3a <memset>
	strncpy(telemetry->cmd_echo, cmd, strlen(cmd));
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	f103 0455 	add.w	r4, r3, #85	@ 0x55
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7fc fc02 	bl	80002d0 <strlen>
 8003acc:	4603      	mov	r3, r0
 8003ace:	461a      	mov	r2, r3
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f007 f8da 	bl	800ac8c <strncpy>
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd90      	pop	{r4, r7, pc}

08003ae0 <init_xbee>:
volatile int32_t last_command_count = -1;

extern uint8_t command_ready;
extern char command_buffer[RX_BFR_SIZE-1];

void init_xbee(UART_HandleTypeDef *huart, IRQn_Type IRQn){
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	70fb      	strb	r3, [r7, #3]
	init_commands();
 8003aec:	f7fe f86a 	bl	8001bc4 <init_commands>

	HAL_NVIC_EnableIRQ(IRQn);
 8003af0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 fcc8 	bl	800448a <HAL_NVIC_EnableIRQ>
	HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 8003afa:	22ff      	movs	r2, #255	@ 0xff
 8003afc:	4903      	ldr	r1, [pc, #12]	@ (8003b0c <init_xbee+0x2c>)
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f004 fa3f 	bl	8007f82 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	20000988 	.word	0x20000988

08003b10 <calculate_checksum>:

uint8_t calculate_checksum(const char *data) {
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003b1c:	e006      	b.n	8003b2c <calculate_checksum+0x1c>
		checksum += *data++;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	607a      	str	r2, [r7, #4]
 8003b24:	781a      	ldrb	r2, [r3, #0]
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	4413      	add	r3, r2
 8003b2a:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1f4      	bne.n	8003b1e <calculate_checksum+0xe>
	}
	return checksum % 256;
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <send_packet>:

void send_packet(UART_HandleTypeDef *huart, Telemetry_t *telemetry){
 8003b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b48:	f2ad 5d6c 	subw	sp, sp, #1388	@ 0x56c
 8003b4c:	af32      	add	r7, sp, #200	@ 0xc8
 8003b4e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b52:	f5a3 737f 	sub.w	r3, r3, #1020	@ 0x3fc
 8003b56:	6018      	str	r0, [r3, #0]
 8003b58:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b5c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b60:	6019      	str	r1, [r3, #0]

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	telemetry->packet_count += 1;
 8003b62:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b66:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	b21a      	sxth	r2, r3
 8003b78:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b7c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	809a      	strh	r2, [r3, #4]

	snprintf(data, sizeof(data),
		"%s,%02d:%02d:%02d,%d,%c,%s,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%02d:%02d:%02d,%.1f,%.1f,%.1f,%u,%s,%.1f,%s,%s,%s,%.1f,%.1f",
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003b84:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b88:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f993 3000 	ldrsb.w	r3, [r3]
	snprintf(data, sizeof(data),
 8003b92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003b96:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b9a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f993 3001 	ldrsb.w	r3, [r3, #1]
	snprintf(data, sizeof(data),
 8003ba4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003ba8:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003bac:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f993 3002 	ldrsb.w	r3, [r3, #2]
	snprintf(data, sizeof(data),
 8003bb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003bba:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003bbe:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	snprintf(data, sizeof(data),
 8003bc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003bcc:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003bd0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	799b      	ldrb	r3, [r3, #6]
	snprintf(data, sizeof(data),
 8003bd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003bdc:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003be0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3307      	adds	r3, #7
 8003be8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bec:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003bf0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
	snprintf(data, sizeof(data),
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fc fcd5 	bl	80005a8 <__aeabi_f2d>
 8003bfe:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003c02:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c06:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	69db      	ldr	r3, [r3, #28]
	snprintf(data, sizeof(data),
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fc fcca 	bl	80005a8 <__aeabi_f2d>
 8003c14:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003c18:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c1c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
	snprintf(data, sizeof(data),
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fc fcbf 	bl	80005a8 <__aeabi_f2d>
 8003c2a:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003c2e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c32:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	snprintf(data, sizeof(data),
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fc fcb4 	bl	80005a8 <__aeabi_f2d>
 8003c40:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003c44:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c48:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
	snprintf(data, sizeof(data),
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fc fca9 	bl	80005a8 <__aeabi_f2d>
 8003c56:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003c5a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c5e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003c68:	eef1 7a67 	vneg.f32	s15, s15
 8003c6c:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7fc fc99 	bl	80005a8 <__aeabi_f2d>
 8003c76:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003c7a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c7e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	snprintf(data, sizeof(data),
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fc fc8e 	bl	80005a8 <__aeabi_f2d>
 8003c8c:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003c90:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c94:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003c9e:	eef1 7a67 	vneg.f32	s15, s15
 8003ca2:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fc fc7e 	bl	80005a8 <__aeabi_f2d>
 8003cac:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003cb0:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cb4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003cbe:	eef1 7a67 	vneg.f32	s15, s15
 8003cc2:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fc fc6e 	bl	80005a8 <__aeabi_f2d>
 8003ccc:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003cd0:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cd4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
	snprintf(data, sizeof(data),
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fc fc63 	bl	80005a8 <__aeabi_f2d>
 8003ce2:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003ce6:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cea:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003cf4:	eef1 7a67 	vneg.f32	s15, s15
 8003cf8:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fc fc53 	bl	80005a8 <__aeabi_f2d>
 8003d02:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		 telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 8003d06:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d0a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
	snprintf(data, sizeof(data),
 8003d14:	627b      	str	r3, [r7, #36]	@ 0x24
		 telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 8003d16:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d1a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
	snprintf(data, sizeof(data),
 8003d24:	623b      	str	r3, [r7, #32]
		 telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 8003d26:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d2a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
	snprintf(data, sizeof(data),
 8003d34:	61fb      	str	r3, [r7, #28]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003d36:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d3a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	snprintf(data, sizeof(data),
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fc fc30 	bl	80005a8 <__aeabi_f2d>
 8003d48:	e9c7 0104 	strd	r0, r1, [r7, #16]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003d4c:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d50:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	snprintf(data, sizeof(data),
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7fc fc25 	bl	80005a8 <__aeabi_f2d>
 8003d5e:	e9c7 0102 	strd	r0, r1, [r7, #8]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003d62:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d66:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	snprintf(data, sizeof(data),
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fc fc1a 	bl	80005a8 <__aeabi_f2d>
 8003d74:	4682      	mov	sl, r0
 8003d76:	468b      	mov	fp, r1
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003d78:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d7c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
	snprintf(data, sizeof(data),
 8003d86:	61bb      	str	r3, [r7, #24]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003d88:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d8c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3355      	adds	r3, #85	@ 0x55
 8003d94:	607b      	str	r3, [r7, #4]
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8003d96:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d9a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
	snprintf(data, sizeof(data),
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fc fbff 	bl	80005a8 <__aeabi_f2d>
 8003daa:	4680      	mov	r8, r0
 8003dac:	4689      	mov	r9, r1
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8003dae:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003db2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
	snprintf(data, sizeof(data),
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d103      	bne.n	8003dc8 <send_packet+0x284>
 8003dc0:	4ba3      	ldr	r3, [pc, #652]	@ (8004050 <send_packet+0x50c>)
 8003dc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003dc6:	e002      	b.n	8003dce <send_packet+0x28a>
 8003dc8:	4ba2      	ldr	r3, [pc, #648]	@ (8004054 <send_packet+0x510>)
 8003dca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8003dce:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003dd2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
	snprintf(data, sizeof(data),
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d103      	bne.n	8003de8 <send_packet+0x2a4>
 8003de0:	4b9b      	ldr	r3, [pc, #620]	@ (8004050 <send_packet+0x50c>)
 8003de2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003de6:	e002      	b.n	8003dee <send_packet+0x2aa>
 8003de8:	4b9a      	ldr	r3, [pc, #616]	@ (8004054 <send_packet+0x510>)
 8003dea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 8003dee:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003df2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
	snprintf(data, sizeof(data),
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d101      	bne.n	8003e04 <send_packet+0x2c0>
 8003e00:	4e93      	ldr	r6, [pc, #588]	@ (8004050 <send_packet+0x50c>)
 8003e02:	e000      	b.n	8003e06 <send_packet+0x2c2>
 8003e04:	4e93      	ldr	r6, [pc, #588]	@ (8004054 <send_packet+0x510>)
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 8003e06:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003e0a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
	snprintf(data, sizeof(data),
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fc fbc7 	bl	80005a8 <__aeabi_f2d>
 8003e1a:	4604      	mov	r4, r0
 8003e1c:	460d      	mov	r5, r1
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 8003e1e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003e22:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
	snprintf(data, sizeof(data),
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fc fbbb 	bl	80005a8 <__aeabi_f2d>
 8003e32:	4602      	mov	r2, r0
 8003e34:	460b      	mov	r3, r1
 8003e36:	f107 00a8 	add.w	r0, r7, #168	@ 0xa8
 8003e3a:	e9cd 2330 	strd	r2, r3, [sp, #192]	@ 0xc0
 8003e3e:	e9cd 452e 	strd	r4, r5, [sp, #184]	@ 0xb8
 8003e42:	962c      	str	r6, [sp, #176]	@ 0xb0
 8003e44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e48:	932b      	str	r3, [sp, #172]	@ 0xac
 8003e4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e4e:	932a      	str	r3, [sp, #168]	@ 0xa8
 8003e50:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	9327      	str	r3, [sp, #156]	@ 0x9c
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	9326      	str	r3, [sp, #152]	@ 0x98
 8003e5c:	e9cd ab24 	strd	sl, fp, [sp, #144]	@ 0x90
 8003e60:	ed97 7b02 	vldr	d7, [r7, #8]
 8003e64:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8003e68:	ed97 7b04 	vldr	d7, [r7, #16]
 8003e6c:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	931e      	str	r3, [sp, #120]	@ 0x78
 8003e74:	6a3b      	ldr	r3, [r7, #32]
 8003e76:	931d      	str	r3, [sp, #116]	@ 0x74
 8003e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7a:	931c      	str	r3, [sp, #112]	@ 0x70
 8003e7c:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8003e80:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8003e84:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003e88:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8003e8c:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8003e90:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8003e94:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8003e98:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8003e9c:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8003ea0:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8003ea4:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8003ea8:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8003eac:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8003eb0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003eb4:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8003eb8:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003ebc:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8003ec0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003ec4:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8003ec8:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003ecc:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8003ed0:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003ed4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003ed8:	9305      	str	r3, [sp, #20]
 8003eda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ede:	9304      	str	r3, [sp, #16]
 8003ee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ee4:	9303      	str	r3, [sp, #12]
 8003ee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003eea:	9302      	str	r3, [sp, #8]
 8003eec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ef0:	9301      	str	r3, [sp, #4]
 8003ef2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	4b57      	ldr	r3, [pc, #348]	@ (8004058 <send_packet+0x514>)
 8003efa:	4a58      	ldr	r2, [pc, #352]	@ (800405c <send_packet+0x518>)
 8003efc:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003f00:	f006 fdd8 	bl	800aab4 <sniprintf>

	uint8_t checksum = calculate_checksum(data);
 8003f04:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff fe01 	bl	8003b10 <calculate_checksum>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f887 349b 	strb.w	r3, [r7, #1179]	@ 0x49b
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 8003f14:	f897 349b 	ldrb.w	r3, [r7, #1179]	@ 0x49b
 8003f18:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8003f1c:	f507 7022 	add.w	r0, r7, #648	@ 0x288
 8003f20:	9300      	str	r3, [sp, #0]
 8003f22:	4613      	mov	r3, r2
 8003f24:	4a4e      	ldr	r2, [pc, #312]	@ (8004060 <send_packet+0x51c>)
 8003f26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003f2a:	f006 fdc3 	bl	800aab4 <sniprintf>

	// Send the packet using HAL_UART_Transmit
//	HAL_UART_Transmit(huart, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);

	int packet_len = strlen(packet);
 8003f2e:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fc f9cc 	bl	80002d0 <strlen>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494
	int chunk_size = 73;
 8003f3e:	2349      	movs	r3, #73	@ 0x49
 8003f40:	f8c7 3490 	str.w	r3, [r7, #1168]	@ 0x490

	for (int i = 0; i < packet_len; i += chunk_size) {
 8003f44:	2300      	movs	r3, #0
 8003f46:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
 8003f4a:	e033      	b.n	8003fb4 <send_packet+0x470>
	    int remaining = packet_len - i;
 8003f4c:	f8d7 2494 	ldr.w	r2, [r7, #1172]	@ 0x494
 8003f50:	f8d7 349c 	ldr.w	r3, [r7, #1180]	@ 0x49c
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	f8c7 348c 	str.w	r3, [r7, #1164]	@ 0x48c
	    int send_len = remaining < chunk_size ? remaining : chunk_size;
 8003f5a:	f8d7 2490 	ldr.w	r2, [r7, #1168]	@ 0x490
 8003f5e:	f8d7 348c 	ldr.w	r3, [r7, #1164]	@ 0x48c
 8003f62:	4293      	cmp	r3, r2
 8003f64:	bfa8      	it	ge
 8003f66:	4613      	movge	r3, r2
 8003f68:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488

	    HAL_UART_Transmit(huart, (uint8_t*)&packet[i], send_len, HAL_MAX_DELAY);
 8003f6c:	f507 7222 	add.w	r2, r7, #648	@ 0x288
 8003f70:	f8d7 349c 	ldr.w	r3, [r7, #1180]	@ 0x49c
 8003f74:	18d1      	adds	r1, r2, r3
 8003f76:	f8d7 3488 	ldr.w	r3, [r7, #1160]	@ 0x488
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f80:	f5a3 707f 	sub.w	r0, r3, #1020	@ 0x3fc
 8003f84:	f04f 33ff 	mov.w	r3, #4294967295
 8003f88:	6800      	ldr	r0, [r0, #0]
 8003f8a:	f003 ff6f 	bl	8007e6c <HAL_UART_Transmit>

	    if (i + chunk_size < packet_len) {
 8003f8e:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8003f92:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8003f96:	4413      	add	r3, r2
 8003f98:	f8d7 2494 	ldr.w	r2, [r7, #1172]	@ 0x494
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	dd02      	ble.n	8003fa6 <send_packet+0x462>
	        HAL_Delay(40);  // Wait 40ms only if more data remains
 8003fa0:	2028      	movs	r0, #40	@ 0x28
 8003fa2:	f000 f957 	bl	8004254 <HAL_Delay>
	for (int i = 0; i < packet_len; i += chunk_size) {
 8003fa6:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8003faa:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8003fae:	4413      	add	r3, r2
 8003fb0:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
 8003fb4:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8003fb8:	f8d7 3494 	ldr.w	r3, [r7, #1172]	@ 0x494
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	dbc5      	blt.n	8003f4c <send_packet+0x408>
	    }
	}

	if (strncmp(telemetry->state, "APOGEE", strlen(telemetry->state)) == 0){
 8003fc0:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003fc4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	1ddc      	adds	r4, r3, #7
 8003fcc:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003fd0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3307      	adds	r3, #7
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fc f979 	bl	80002d0 <strlen>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	4920      	ldr	r1, [pc, #128]	@ (8004064 <send_packet+0x520>)
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	f006 fe3f 	bl	800ac68 <strncmp>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d108      	bne.n	8004002 <send_packet+0x4be>
		telemetry->sent_apogee = 1;
 8003ff0:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ff4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	}
	else if (strncmp(telemetry->state, "PAYLOAD_RELEASE", strlen(telemetry->state)) == 0){
		telemetry->sent_payload_release = 1;
	}
}
 8004000:	e01f      	b.n	8004042 <send_packet+0x4fe>
	else if (strncmp(telemetry->state, "PAYLOAD_RELEASE", strlen(telemetry->state)) == 0){
 8004002:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8004006:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	1ddc      	adds	r4, r3, #7
 800400e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8004012:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	3307      	adds	r3, #7
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc f958 	bl	80002d0 <strlen>
 8004020:	4603      	mov	r3, r0
 8004022:	461a      	mov	r2, r3
 8004024:	4910      	ldr	r1, [pc, #64]	@ (8004068 <send_packet+0x524>)
 8004026:	4620      	mov	r0, r4
 8004028:	f006 fe1e 	bl	800ac68 <strncmp>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d107      	bne.n	8004042 <send_packet+0x4fe>
		telemetry->sent_payload_release = 1;
 8004032:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8004036:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
}
 8004042:	bf00      	nop
 8004044:	f207 47a4 	addw	r7, r7, #1188	@ 0x4a4
 8004048:	46bd      	mov	sp, r7
 800404a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800404e:	bf00      	nop
 8004050:	0800ea78 	.word	0x0800ea78
 8004054:	0800ea80 	.word	0x0800ea80
 8004058:	0800ea88 	.word	0x0800ea88
 800405c:	0800ea90 	.word	0x0800ea90
 8004060:	0800eb20 	.word	0x0800eb20
 8004064:	0800eb28 	.word	0x0800eb28
 8004068:	0800eb30 	.word	0x0800eb30

0800406c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	460b      	mov	r3, r1
 8004076:	807b      	strh	r3, [r7, #2]
	memcpy(rx_packet, rx_data, Size);
 8004078:	887b      	ldrh	r3, [r7, #2]
 800407a:	461a      	mov	r2, r3
 800407c:	4922      	ldr	r1, [pc, #136]	@ (8004108 <HAL_UARTEx_RxEventCallback+0x9c>)
 800407e:	4823      	ldr	r0, [pc, #140]	@ (800410c <HAL_UARTEx_RxEventCallback+0xa0>)
 8004080:	f006 fe97 	bl	800adb2 <memcpy>
	rx_packet[Size] = '\0';
 8004084:	887b      	ldrh	r3, [r7, #2]
 8004086:	4a21      	ldr	r2, [pc, #132]	@ (800410c <HAL_UARTEx_RxEventCallback+0xa0>)
 8004088:	2100      	movs	r1, #0
 800408a:	54d1      	strb	r1, [r2, r3]
	memset(rx_data, 0, sizeof(rx_data));
 800408c:	22ff      	movs	r2, #255	@ 0xff
 800408e:	2100      	movs	r1, #0
 8004090:	481d      	ldr	r0, [pc, #116]	@ (8004108 <HAL_UARTEx_RxEventCallback+0x9c>)
 8004092:	f006 fdd2 	bl	800ac3a <memset>

	if (rx_packet[0] == '~') {
 8004096:	4b1d      	ldr	r3, [pc, #116]	@ (800410c <HAL_UARTEx_RxEventCallback+0xa0>)
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	2b7e      	cmp	r3, #126	@ 0x7e
 800409c:	d12a      	bne.n	80040f4 <HAL_UARTEx_RxEventCallback+0x88>
		// Calculate where the comma and checksum should be
		char *last_comma = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 800409e:	887b      	ldrh	r3, [r7, #2]
 80040a0:	3b03      	subs	r3, #3
 80040a2:	4a1a      	ldr	r2, [pc, #104]	@ (800410c <HAL_UARTEx_RxEventCallback+0xa0>)
 80040a4:	4413      	add	r3, r2
 80040a6:	60fb      	str	r3, [r7, #12]

		// Ensure the expected comma is at the right position
		if (*last_comma == ',') {
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2b2c      	cmp	r3, #44	@ 0x2c
 80040ae:	d121      	bne.n	80040f4 <HAL_UARTEx_RxEventCallback+0x88>
			*last_comma = '\0'; // Null-terminate before checksum
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 80040b6:	887b      	ldrh	r3, [r7, #2]
 80040b8:	3b02      	subs	r3, #2
 80040ba:	4a14      	ldr	r2, [pc, #80]	@ (800410c <HAL_UARTEx_RxEventCallback+0xa0>)
 80040bc:	4413      	add	r3, r2
 80040be:	2210      	movs	r2, #16
 80040c0:	2100      	movs	r1, #0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f005 fdbe 	bl	8009c44 <strtol>
 80040c8:	4603      	mov	r3, r0
 80040ca:	72fb      	strb	r3, [r7, #11]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 80040cc:	4810      	ldr	r0, [pc, #64]	@ (8004110 <HAL_UARTEx_RxEventCallback+0xa4>)
 80040ce:	f7ff fd1f 	bl	8003b10 <calculate_checksum>
 80040d2:	4603      	mov	r3, r0
 80040d4:	72bb      	strb	r3, [r7, #10]

			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == 0) {
 80040d6:	7aba      	ldrb	r2, [r7, #10]
 80040d8:	7afb      	ldrb	r3, [r7, #11]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d10a      	bne.n	80040f4 <HAL_UARTEx_RxEventCallback+0x88>
 80040de:	4b0d      	ldr	r3, [pc, #52]	@ (8004114 <HAL_UARTEx_RxEventCallback+0xa8>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_UARTEx_RxEventCallback+0x88>
				// Checksum is valid, and this is new command. Process the command
				strcpy(command_buffer, &rx_packet[1]);
 80040e6:	490a      	ldr	r1, [pc, #40]	@ (8004110 <HAL_UARTEx_RxEventCallback+0xa4>)
 80040e8:	480b      	ldr	r0, [pc, #44]	@ (8004118 <HAL_UARTEx_RxEventCallback+0xac>)
 80040ea:	f006 fe5a 	bl	800ada2 <strcpy>
				command_ready = 1;
 80040ee:	4b09      	ldr	r3, [pc, #36]	@ (8004114 <HAL_UARTEx_RxEventCallback+0xa8>)
 80040f0:	2201      	movs	r2, #1
 80040f2:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 80040f4:	22ff      	movs	r2, #255	@ 0xff
 80040f6:	4904      	ldr	r1, [pc, #16]	@ (8004108 <HAL_UARTEx_RxEventCallback+0x9c>)
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f003 ff42 	bl	8007f82 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20000988 	.word	0x20000988
 800410c:	20000888 	.word	0x20000888
 8004110:	20000889 	.word	0x20000889
 8004114:	20000781 	.word	0x20000781
 8004118:	20000784 	.word	0x20000784

0800411c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 800411c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004154 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004120:	f7ff fc56 	bl	80039d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004124:	480c      	ldr	r0, [pc, #48]	@ (8004158 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004126:	490d      	ldr	r1, [pc, #52]	@ (800415c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004128:	4a0d      	ldr	r2, [pc, #52]	@ (8004160 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800412a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800412c:	e002      	b.n	8004134 <LoopCopyDataInit>

0800412e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800412e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004132:	3304      	adds	r3, #4

08004134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004138:	d3f9      	bcc.n	800412e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800413a:	4a0a      	ldr	r2, [pc, #40]	@ (8004164 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800413c:	4c0a      	ldr	r4, [pc, #40]	@ (8004168 <LoopFillZerobss+0x22>)
  movs r3, #0
 800413e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004140:	e001      	b.n	8004146 <LoopFillZerobss>

08004142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004144:	3204      	adds	r2, #4

08004146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004148:	d3fb      	bcc.n	8004142 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800414a:	f006 fe03 	bl	800ad54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800414e:	f7fe fe87 	bl	8002e60 <main>
  bx  lr    
 8004152:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004154:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8004158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800415c:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8004160:	0800efd0 	.word	0x0800efd0
  ldr r2, =_sbss
 8004164:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8004168:	20000bd8 	.word	0x20000bd8

0800416c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800416c:	e7fe      	b.n	800416c <ADC_IRQHandler>
	...

08004170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004174:	4b0e      	ldr	r3, [pc, #56]	@ (80041b0 <HAL_Init+0x40>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a0d      	ldr	r2, [pc, #52]	@ (80041b0 <HAL_Init+0x40>)
 800417a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800417e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004180:	4b0b      	ldr	r3, [pc, #44]	@ (80041b0 <HAL_Init+0x40>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a0a      	ldr	r2, [pc, #40]	@ (80041b0 <HAL_Init+0x40>)
 8004186:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800418a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800418c:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <HAL_Init+0x40>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a07      	ldr	r2, [pc, #28]	@ (80041b0 <HAL_Init+0x40>)
 8004192:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004198:	2003      	movs	r0, #3
 800419a:	f000 f94f 	bl	800443c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800419e:	200f      	movs	r0, #15
 80041a0:	f000 f808 	bl	80041b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041a4:	f7ff f9e8 	bl	8003578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40023c00 	.word	0x40023c00

080041b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80041bc:	4b12      	ldr	r3, [pc, #72]	@ (8004208 <HAL_InitTick+0x54>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	4b12      	ldr	r3, [pc, #72]	@ (800420c <HAL_InitTick+0x58>)
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	4619      	mov	r1, r3
 80041c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 f967 	bl	80044a6 <HAL_SYSTICK_Config>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e00e      	b.n	8004200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b0f      	cmp	r3, #15
 80041e6:	d80a      	bhi.n	80041fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041e8:	2200      	movs	r2, #0
 80041ea:	6879      	ldr	r1, [r7, #4]
 80041ec:	f04f 30ff 	mov.w	r0, #4294967295
 80041f0:	f000 f92f 	bl	8004452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041f4:	4a06      	ldr	r2, [pc, #24]	@ (8004210 <HAL_InitTick+0x5c>)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	e000      	b.n	8004200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	20000048 	.word	0x20000048
 800420c:	20000050 	.word	0x20000050
 8004210:	2000004c 	.word	0x2000004c

08004214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004218:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_IncTick+0x20>)
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	461a      	mov	r2, r3
 800421e:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <HAL_IncTick+0x24>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4413      	add	r3, r2
 8004224:	4a04      	ldr	r2, [pc, #16]	@ (8004238 <HAL_IncTick+0x24>)
 8004226:	6013      	str	r3, [r2, #0]
}
 8004228:	bf00      	nop
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	20000050 	.word	0x20000050
 8004238:	20000a88 	.word	0x20000a88

0800423c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  return uwTick;
 8004240:	4b03      	ldr	r3, [pc, #12]	@ (8004250 <HAL_GetTick+0x14>)
 8004242:	681b      	ldr	r3, [r3, #0]
}
 8004244:	4618      	mov	r0, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	20000a88 	.word	0x20000a88

08004254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800425c:	f7ff ffee 	bl	800423c <HAL_GetTick>
 8004260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800426c:	d005      	beq.n	800427a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800426e:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <HAL_Delay+0x44>)
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	461a      	mov	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4413      	add	r3, r2
 8004278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800427a:	bf00      	nop
 800427c:	f7ff ffde 	bl	800423c <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	429a      	cmp	r2, r3
 800428a:	d8f7      	bhi.n	800427c <HAL_Delay+0x28>
  {
  }
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000050 	.word	0x20000050

0800429c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f003 0307 	and.w	r3, r3, #7
 80042aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042ac:	4b0c      	ldr	r3, [pc, #48]	@ (80042e0 <__NVIC_SetPriorityGrouping+0x44>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042b2:	68ba      	ldr	r2, [r7, #8]
 80042b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042b8:	4013      	ands	r3, r2
 80042ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042ce:	4a04      	ldr	r2, [pc, #16]	@ (80042e0 <__NVIC_SetPriorityGrouping+0x44>)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	60d3      	str	r3, [r2, #12]
}
 80042d4:	bf00      	nop
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	e000ed00 	.word	0xe000ed00

080042e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042e8:	4b04      	ldr	r3, [pc, #16]	@ (80042fc <__NVIC_GetPriorityGrouping+0x18>)
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	0a1b      	lsrs	r3, r3, #8
 80042ee:	f003 0307 	and.w	r3, r3, #7
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	e000ed00 	.word	0xe000ed00

08004300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800430a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430e:	2b00      	cmp	r3, #0
 8004310:	db0b      	blt.n	800432a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	f003 021f 	and.w	r2, r3, #31
 8004318:	4907      	ldr	r1, [pc, #28]	@ (8004338 <__NVIC_EnableIRQ+0x38>)
 800431a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431e:	095b      	lsrs	r3, r3, #5
 8004320:	2001      	movs	r0, #1
 8004322:	fa00 f202 	lsl.w	r2, r0, r2
 8004326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	e000e100 	.word	0xe000e100

0800433c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	6039      	str	r1, [r7, #0]
 8004346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434c:	2b00      	cmp	r3, #0
 800434e:	db0a      	blt.n	8004366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	490c      	ldr	r1, [pc, #48]	@ (8004388 <__NVIC_SetPriority+0x4c>)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	0112      	lsls	r2, r2, #4
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	440b      	add	r3, r1
 8004360:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004364:	e00a      	b.n	800437c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	b2da      	uxtb	r2, r3
 800436a:	4908      	ldr	r1, [pc, #32]	@ (800438c <__NVIC_SetPriority+0x50>)
 800436c:	79fb      	ldrb	r3, [r7, #7]
 800436e:	f003 030f 	and.w	r3, r3, #15
 8004372:	3b04      	subs	r3, #4
 8004374:	0112      	lsls	r2, r2, #4
 8004376:	b2d2      	uxtb	r2, r2
 8004378:	440b      	add	r3, r1
 800437a:	761a      	strb	r2, [r3, #24]
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	e000e100 	.word	0xe000e100
 800438c:	e000ed00 	.word	0xe000ed00

08004390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004390:	b480      	push	{r7}
 8004392:	b089      	sub	sp, #36	@ 0x24
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	f1c3 0307 	rsb	r3, r3, #7
 80043aa:	2b04      	cmp	r3, #4
 80043ac:	bf28      	it	cs
 80043ae:	2304      	movcs	r3, #4
 80043b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	3304      	adds	r3, #4
 80043b6:	2b06      	cmp	r3, #6
 80043b8:	d902      	bls.n	80043c0 <NVIC_EncodePriority+0x30>
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	3b03      	subs	r3, #3
 80043be:	e000      	b.n	80043c2 <NVIC_EncodePriority+0x32>
 80043c0:	2300      	movs	r3, #0
 80043c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043c4:	f04f 32ff 	mov.w	r2, #4294967295
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	fa02 f303 	lsl.w	r3, r2, r3
 80043ce:	43da      	mvns	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	401a      	ands	r2, r3
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043d8:	f04f 31ff 	mov.w	r1, #4294967295
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	fa01 f303 	lsl.w	r3, r1, r3
 80043e2:	43d9      	mvns	r1, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043e8:	4313      	orrs	r3, r2
         );
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3724      	adds	r7, #36	@ 0x24
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
	...

080043f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3b01      	subs	r3, #1
 8004404:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004408:	d301      	bcc.n	800440e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800440a:	2301      	movs	r3, #1
 800440c:	e00f      	b.n	800442e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800440e:	4a0a      	ldr	r2, [pc, #40]	@ (8004438 <SysTick_Config+0x40>)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3b01      	subs	r3, #1
 8004414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004416:	210f      	movs	r1, #15
 8004418:	f04f 30ff 	mov.w	r0, #4294967295
 800441c:	f7ff ff8e 	bl	800433c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004420:	4b05      	ldr	r3, [pc, #20]	@ (8004438 <SysTick_Config+0x40>)
 8004422:	2200      	movs	r2, #0
 8004424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004426:	4b04      	ldr	r3, [pc, #16]	@ (8004438 <SysTick_Config+0x40>)
 8004428:	2207      	movs	r2, #7
 800442a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	e000e010 	.word	0xe000e010

0800443c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7ff ff29 	bl	800429c <__NVIC_SetPriorityGrouping>
}
 800444a:	bf00      	nop
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004452:	b580      	push	{r7, lr}
 8004454:	b086      	sub	sp, #24
 8004456:	af00      	add	r7, sp, #0
 8004458:	4603      	mov	r3, r0
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	607a      	str	r2, [r7, #4]
 800445e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004460:	2300      	movs	r3, #0
 8004462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004464:	f7ff ff3e 	bl	80042e4 <__NVIC_GetPriorityGrouping>
 8004468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	6978      	ldr	r0, [r7, #20]
 8004470:	f7ff ff8e 	bl	8004390 <NVIC_EncodePriority>
 8004474:	4602      	mov	r2, r0
 8004476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800447a:	4611      	mov	r1, r2
 800447c:	4618      	mov	r0, r3
 800447e:	f7ff ff5d 	bl	800433c <__NVIC_SetPriority>
}
 8004482:	bf00      	nop
 8004484:	3718      	adds	r7, #24
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	4603      	mov	r3, r0
 8004492:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff ff31 	bl	8004300 <__NVIC_EnableIRQ>
}
 800449e:	bf00      	nop
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b082      	sub	sp, #8
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f7ff ffa2 	bl	80043f8 <SysTick_Config>
 80044b4:	4603      	mov	r3, r0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80044cc:	f7ff feb6 	bl	800423c <HAL_GetTick>
 80044d0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d008      	beq.n	80044f0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2280      	movs	r2, #128	@ 0x80
 80044e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e052      	b.n	8004596 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0216 	bic.w	r2, r2, #22
 80044fe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800450e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004514:	2b00      	cmp	r3, #0
 8004516:	d103      	bne.n	8004520 <HAL_DMA_Abort+0x62>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451c:	2b00      	cmp	r3, #0
 800451e:	d007      	beq.n	8004530 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0208 	bic.w	r2, r2, #8
 800452e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 0201 	bic.w	r2, r2, #1
 800453e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004540:	e013      	b.n	800456a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004542:	f7ff fe7b 	bl	800423c <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b05      	cmp	r3, #5
 800454e:	d90c      	bls.n	800456a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2220      	movs	r2, #32
 8004554:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2203      	movs	r2, #3
 800455a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e015      	b.n	8004596 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1e4      	bne.n	8004542 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457c:	223f      	movs	r2, #63	@ 0x3f
 800457e:	409a      	lsls	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800459e:	b480      	push	{r7}
 80045a0:	b083      	sub	sp, #12
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d004      	beq.n	80045bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2280      	movs	r2, #128	@ 0x80
 80045b6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e00c      	b.n	80045d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2205      	movs	r2, #5
 80045c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0201 	bic.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
	...

080045e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b089      	sub	sp, #36	@ 0x24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	e165      	b.n	80048cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004600:	2201      	movs	r2, #1
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	4013      	ands	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	429a      	cmp	r2, r3
 800461a:	f040 8154 	bne.w	80048c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0303 	and.w	r3, r3, #3
 8004626:	2b01      	cmp	r3, #1
 8004628:	d005      	beq.n	8004636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004632:	2b02      	cmp	r3, #2
 8004634:	d130      	bne.n	8004698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	2203      	movs	r2, #3
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4013      	ands	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4313      	orrs	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800466c:	2201      	movs	r2, #1
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	091b      	lsrs	r3, r3, #4
 8004682:	f003 0201 	and.w	r2, r3, #1
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d017      	beq.n	80046d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	2203      	movs	r2, #3
 80046b0:	fa02 f303 	lsl.w	r3, r2, r3
 80046b4:	43db      	mvns	r3, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4013      	ands	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 0303 	and.w	r3, r3, #3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d123      	bne.n	8004728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	08da      	lsrs	r2, r3, #3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3208      	adds	r2, #8
 80046e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	220f      	movs	r2, #15
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	43db      	mvns	r3, r3
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	4013      	ands	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4313      	orrs	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	08da      	lsrs	r2, r3, #3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	69b9      	ldr	r1, [r7, #24]
 8004724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	2203      	movs	r2, #3
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 0203 	and.w	r2, r3, #3
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80ae 	beq.w	80048c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	4b5d      	ldr	r3, [pc, #372]	@ (80048e4 <HAL_GPIO_Init+0x300>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004772:	4a5c      	ldr	r2, [pc, #368]	@ (80048e4 <HAL_GPIO_Init+0x300>)
 8004774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004778:	6453      	str	r3, [r2, #68]	@ 0x44
 800477a:	4b5a      	ldr	r3, [pc, #360]	@ (80048e4 <HAL_GPIO_Init+0x300>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004786:	4a58      	ldr	r2, [pc, #352]	@ (80048e8 <HAL_GPIO_Init+0x304>)
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	089b      	lsrs	r3, r3, #2
 800478c:	3302      	adds	r3, #2
 800478e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4013      	ands	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a4f      	ldr	r2, [pc, #316]	@ (80048ec <HAL_GPIO_Init+0x308>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d025      	beq.n	80047fe <HAL_GPIO_Init+0x21a>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a4e      	ldr	r2, [pc, #312]	@ (80048f0 <HAL_GPIO_Init+0x30c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d01f      	beq.n	80047fa <HAL_GPIO_Init+0x216>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a4d      	ldr	r2, [pc, #308]	@ (80048f4 <HAL_GPIO_Init+0x310>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d019      	beq.n	80047f6 <HAL_GPIO_Init+0x212>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a4c      	ldr	r2, [pc, #304]	@ (80048f8 <HAL_GPIO_Init+0x314>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d013      	beq.n	80047f2 <HAL_GPIO_Init+0x20e>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a4b      	ldr	r2, [pc, #300]	@ (80048fc <HAL_GPIO_Init+0x318>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d00d      	beq.n	80047ee <HAL_GPIO_Init+0x20a>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a4a      	ldr	r2, [pc, #296]	@ (8004900 <HAL_GPIO_Init+0x31c>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d007      	beq.n	80047ea <HAL_GPIO_Init+0x206>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a49      	ldr	r2, [pc, #292]	@ (8004904 <HAL_GPIO_Init+0x320>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d101      	bne.n	80047e6 <HAL_GPIO_Init+0x202>
 80047e2:	2306      	movs	r3, #6
 80047e4:	e00c      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047e6:	2307      	movs	r3, #7
 80047e8:	e00a      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047ea:	2305      	movs	r3, #5
 80047ec:	e008      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047ee:	2304      	movs	r3, #4
 80047f0:	e006      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047f2:	2303      	movs	r3, #3
 80047f4:	e004      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e002      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e000      	b.n	8004800 <HAL_GPIO_Init+0x21c>
 80047fe:	2300      	movs	r3, #0
 8004800:	69fa      	ldr	r2, [r7, #28]
 8004802:	f002 0203 	and.w	r2, r2, #3
 8004806:	0092      	lsls	r2, r2, #2
 8004808:	4093      	lsls	r3, r2
 800480a:	69ba      	ldr	r2, [r7, #24]
 800480c:	4313      	orrs	r3, r2
 800480e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004810:	4935      	ldr	r1, [pc, #212]	@ (80048e8 <HAL_GPIO_Init+0x304>)
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	089b      	lsrs	r3, r3, #2
 8004816:	3302      	adds	r3, #2
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800481e:	4b3a      	ldr	r3, [pc, #232]	@ (8004908 <HAL_GPIO_Init+0x324>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	43db      	mvns	r3, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4013      	ands	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	4313      	orrs	r3, r2
 8004840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004842:	4a31      	ldr	r2, [pc, #196]	@ (8004908 <HAL_GPIO_Init+0x324>)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004848:	4b2f      	ldr	r3, [pc, #188]	@ (8004908 <HAL_GPIO_Init+0x324>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	43db      	mvns	r3, r3
 8004852:	69ba      	ldr	r2, [r7, #24]
 8004854:	4013      	ands	r3, r2
 8004856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d003      	beq.n	800486c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	4313      	orrs	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800486c:	4a26      	ldr	r2, [pc, #152]	@ (8004908 <HAL_GPIO_Init+0x324>)
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004872:	4b25      	ldr	r3, [pc, #148]	@ (8004908 <HAL_GPIO_Init+0x324>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	43db      	mvns	r3, r3
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4013      	ands	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4313      	orrs	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004896:	4a1c      	ldr	r2, [pc, #112]	@ (8004908 <HAL_GPIO_Init+0x324>)
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800489c:	4b1a      	ldr	r3, [pc, #104]	@ (8004908 <HAL_GPIO_Init+0x324>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	43db      	mvns	r3, r3
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	4013      	ands	r3, r2
 80048aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048c0:	4a11      	ldr	r2, [pc, #68]	@ (8004908 <HAL_GPIO_Init+0x324>)
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3301      	adds	r3, #1
 80048ca:	61fb      	str	r3, [r7, #28]
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	2b0f      	cmp	r3, #15
 80048d0:	f67f ae96 	bls.w	8004600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048d4:	bf00      	nop
 80048d6:	bf00      	nop
 80048d8:	3724      	adds	r7, #36	@ 0x24
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800
 80048e8:	40013800 	.word	0x40013800
 80048ec:	40020000 	.word	0x40020000
 80048f0:	40020400 	.word	0x40020400
 80048f4:	40020800 	.word	0x40020800
 80048f8:	40020c00 	.word	0x40020c00
 80048fc:	40021000 	.word	0x40021000
 8004900:	40021400 	.word	0x40021400
 8004904:	40021800 	.word	0x40021800
 8004908:	40013c00 	.word	0x40013c00

0800490c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e12b      	b.n	8004b76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d106      	bne.n	8004938 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7fe fe48 	bl	80035c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2224      	movs	r2, #36	@ 0x24
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0201 	bic.w	r2, r2, #1
 800494e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800495e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800496e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004970:	f001 ff56 	bl	8006820 <HAL_RCC_GetPCLK1Freq>
 8004974:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	4a81      	ldr	r2, [pc, #516]	@ (8004b80 <HAL_I2C_Init+0x274>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d807      	bhi.n	8004990 <HAL_I2C_Init+0x84>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	4a80      	ldr	r2, [pc, #512]	@ (8004b84 <HAL_I2C_Init+0x278>)
 8004984:	4293      	cmp	r3, r2
 8004986:	bf94      	ite	ls
 8004988:	2301      	movls	r3, #1
 800498a:	2300      	movhi	r3, #0
 800498c:	b2db      	uxtb	r3, r3
 800498e:	e006      	b.n	800499e <HAL_I2C_Init+0x92>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4a7d      	ldr	r2, [pc, #500]	@ (8004b88 <HAL_I2C_Init+0x27c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	bf94      	ite	ls
 8004998:	2301      	movls	r3, #1
 800499a:	2300      	movhi	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e0e7      	b.n	8004b76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4a78      	ldr	r2, [pc, #480]	@ (8004b8c <HAL_I2C_Init+0x280>)
 80049aa:	fba2 2303 	umull	r2, r3, r2, r3
 80049ae:	0c9b      	lsrs	r3, r3, #18
 80049b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6a1b      	ldr	r3, [r3, #32]
 80049cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	4a6a      	ldr	r2, [pc, #424]	@ (8004b80 <HAL_I2C_Init+0x274>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d802      	bhi.n	80049e0 <HAL_I2C_Init+0xd4>
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	3301      	adds	r3, #1
 80049de:	e009      	b.n	80049f4 <HAL_I2C_Init+0xe8>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80049e6:	fb02 f303 	mul.w	r3, r2, r3
 80049ea:	4a69      	ldr	r2, [pc, #420]	@ (8004b90 <HAL_I2C_Init+0x284>)
 80049ec:	fba2 2303 	umull	r2, r3, r2, r3
 80049f0:	099b      	lsrs	r3, r3, #6
 80049f2:	3301      	adds	r3, #1
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6812      	ldr	r2, [r2, #0]
 80049f8:	430b      	orrs	r3, r1
 80049fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	495c      	ldr	r1, [pc, #368]	@ (8004b80 <HAL_I2C_Init+0x274>)
 8004a10:	428b      	cmp	r3, r1
 8004a12:	d819      	bhi.n	8004a48 <HAL_I2C_Init+0x13c>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	1e59      	subs	r1, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a22:	1c59      	adds	r1, r3, #1
 8004a24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a28:	400b      	ands	r3, r1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00a      	beq.n	8004a44 <HAL_I2C_Init+0x138>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	1e59      	subs	r1, r3, #1
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a42:	e051      	b.n	8004ae8 <HAL_I2C_Init+0x1dc>
 8004a44:	2304      	movs	r3, #4
 8004a46:	e04f      	b.n	8004ae8 <HAL_I2C_Init+0x1dc>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d111      	bne.n	8004a74 <HAL_I2C_Init+0x168>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	1e58      	subs	r0, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6859      	ldr	r1, [r3, #4]
 8004a58:	460b      	mov	r3, r1
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	440b      	add	r3, r1
 8004a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a62:	3301      	adds	r3, #1
 8004a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	e012      	b.n	8004a9a <HAL_I2C_Init+0x18e>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	1e58      	subs	r0, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6859      	ldr	r1, [r3, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	0099      	lsls	r1, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	bf0c      	ite	eq
 8004a94:	2301      	moveq	r3, #1
 8004a96:	2300      	movne	r3, #0
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <HAL_I2C_Init+0x196>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e022      	b.n	8004ae8 <HAL_I2C_Init+0x1dc>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_I2C_Init+0x1bc>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1e58      	subs	r0, r3, #1
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6859      	ldr	r1, [r3, #4]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	440b      	add	r3, r1
 8004ab8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004abc:	3301      	adds	r3, #1
 8004abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ac2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ac6:	e00f      	b.n	8004ae8 <HAL_I2C_Init+0x1dc>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1e58      	subs	r0, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6859      	ldr	r1, [r3, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	0099      	lsls	r1, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ade:	3301      	adds	r3, #1
 8004ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ae8:	6879      	ldr	r1, [r7, #4]
 8004aea:	6809      	ldr	r1, [r1, #0]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	69da      	ldr	r2, [r3, #28]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6911      	ldr	r1, [r2, #16]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68d2      	ldr	r2, [r2, #12]
 8004b22:	4311      	orrs	r1, r2
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6812      	ldr	r2, [r2, #0]
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	695a      	ldr	r2, [r3, #20]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f042 0201 	orr.w	r2, r2, #1
 8004b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	000186a0 	.word	0x000186a0
 8004b84:	001e847f 	.word	0x001e847f
 8004b88:	003d08ff 	.word	0x003d08ff
 8004b8c:	431bde83 	.word	0x431bde83
 8004b90:	10624dd3 	.word	0x10624dd3

08004b94 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b088      	sub	sp, #32
 8004b98:	af02      	add	r7, sp, #8
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	607a      	str	r2, [r7, #4]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	817b      	strh	r3, [r7, #10]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ba8:	f7ff fb48 	bl	800423c <HAL_GetTick>
 8004bac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	f040 80e0 	bne.w	8004d7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	9300      	str	r3, [sp, #0]
 8004bc0:	2319      	movs	r3, #25
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	4970      	ldr	r1, [pc, #448]	@ (8004d88 <HAL_I2C_Master_Transmit+0x1f4>)
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f001 fa3c 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	e0d3      	b.n	8004d7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_I2C_Master_Transmit+0x50>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e0cc      	b.n	8004d7e <HAL_I2C_Master_Transmit+0x1ea>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d007      	beq.n	8004c0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 0201 	orr.w	r2, r2, #1
 8004c08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2221      	movs	r2, #33	@ 0x21
 8004c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2210      	movs	r2, #16
 8004c26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	893a      	ldrh	r2, [r7, #8]
 8004c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	4a50      	ldr	r2, [pc, #320]	@ (8004d8c <HAL_I2C_Master_Transmit+0x1f8>)
 8004c4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c4c:	8979      	ldrh	r1, [r7, #10]
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	6a3a      	ldr	r2, [r7, #32]
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f000 ff28 	bl	8005aa8 <I2C_MasterRequestWrite>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e08d      	b.n	8004d7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c62:	2300      	movs	r3, #0
 8004c64:	613b      	str	r3, [r7, #16]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	695b      	ldr	r3, [r3, #20]
 8004c6c:	613b      	str	r3, [r7, #16]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c78:	e066      	b.n	8004d48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	6a39      	ldr	r1, [r7, #32]
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f001 fafa 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00d      	beq.n	8004ca6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d107      	bne.n	8004ca2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e06b      	b.n	8004d7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004caa:	781a      	ldrb	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb6:	1c5a      	adds	r2, r3, #1
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d11b      	bne.n	8004d1c <HAL_I2C_Master_Transmit+0x188>
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d017      	beq.n	8004d1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf0:	781a      	ldrb	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	6a39      	ldr	r1, [r7, #32]
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f001 faf1 	bl	8006308 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00d      	beq.n	8004d48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d107      	bne.n	8004d44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e01a      	b.n	8004d7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d194      	bne.n	8004c7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2220      	movs	r2, #32
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	e000      	b.n	8004d7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d7c:	2302      	movs	r3, #2
  }
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3718      	adds	r7, #24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	00100002 	.word	0x00100002
 8004d8c:	ffff0000 	.word	0xffff0000

08004d90 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08c      	sub	sp, #48	@ 0x30
 8004d94:	af02      	add	r7, sp, #8
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	607a      	str	r2, [r7, #4]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	817b      	strh	r3, [r7, #10]
 8004da0:	4613      	mov	r3, r2
 8004da2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004da4:	f7ff fa4a 	bl	800423c <HAL_GetTick>
 8004da8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b20      	cmp	r3, #32
 8004db4:	f040 8217 	bne.w	80051e6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	2319      	movs	r3, #25
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	497c      	ldr	r1, [pc, #496]	@ (8004fb4 <HAL_I2C_Master_Receive+0x224>)
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f001 f93e 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e20a      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d101      	bne.n	8004de0 <HAL_I2C_Master_Receive+0x50>
 8004ddc:	2302      	movs	r3, #2
 8004dde:	e203      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d007      	beq.n	8004e06 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f042 0201 	orr.w	r2, r2, #1
 8004e04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e14:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2222      	movs	r2, #34	@ 0x22
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2210      	movs	r2, #16
 8004e22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	893a      	ldrh	r2, [r7, #8]
 8004e36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4a5c      	ldr	r2, [pc, #368]	@ (8004fb8 <HAL_I2C_Master_Receive+0x228>)
 8004e46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e48:	8979      	ldrh	r1, [r7, #10]
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 feac 	bl	8005bac <I2C_MasterRequestRead>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e1c4      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d113      	bne.n	8004e8e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e66:	2300      	movs	r3, #0
 8004e68:	623b      	str	r3, [r7, #32]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	623b      	str	r3, [r7, #32]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	623b      	str	r3, [r7, #32]
 8004e7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	e198      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d11b      	bne.n	8004ece <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61fb      	str	r3, [r7, #28]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	61fb      	str	r3, [r7, #28]
 8004eba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	e178      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d11b      	bne.n	8004f0e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ef4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	695b      	ldr	r3, [r3, #20]
 8004f00:	61bb      	str	r3, [r7, #24]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	61bb      	str	r3, [r7, #24]
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	e158      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f1e:	2300      	movs	r3, #0
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004f34:	e144      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3a:	2b03      	cmp	r3, #3
 8004f3c:	f200 80f1 	bhi.w	8005122 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d123      	bne.n	8004f90 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f001 fa23 	bl	8006398 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e145      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691a      	ldr	r2, [r3, #16]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f8e:	e117      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d14e      	bne.n	8005036 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	4906      	ldr	r1, [pc, #24]	@ (8004fbc <HAL_I2C_Master_Receive+0x22c>)
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f001 f84e 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d008      	beq.n	8004fc0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e11a      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
 8004fb2:	bf00      	nop
 8004fb4:	00100002 	.word	0x00100002
 8004fb8:	ffff0000 	.word	0xffff0000
 8004fbc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe2:	1c5a      	adds	r2, r3, #1
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fec:	3b01      	subs	r3, #1
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	b2d2      	uxtb	r2, r2
 800500e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800502a:	b29b      	uxth	r3, r3
 800502c:	3b01      	subs	r3, #1
 800502e:	b29a      	uxth	r2, r3
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005034:	e0c4      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	2200      	movs	r2, #0
 800503e:	496c      	ldr	r1, [pc, #432]	@ (80051f0 <HAL_I2C_Master_Receive+0x460>)
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 ffff 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e0cb      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800505e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	691a      	ldr	r2, [r3, #16]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	b2d2      	uxtb	r2, r2
 800506c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	1c5a      	adds	r2, r3, #1
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005088:	b29b      	uxth	r3, r3
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	2200      	movs	r2, #0
 800509a:	4955      	ldr	r1, [pc, #340]	@ (80051f0 <HAL_I2C_Master_Receive+0x460>)
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 ffd1 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d001      	beq.n	80050ac <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e09d      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	691a      	ldr	r2, [r3, #16]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	691a      	ldr	r2, [r3, #16]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	1c5a      	adds	r2, r3, #1
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510a:	3b01      	subs	r3, #1
 800510c:	b29a      	uxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29a      	uxth	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005120:	e04e      	b.n	80051c0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005124:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f001 f936 	bl	8006398 <I2C_WaitOnRXNEFlagUntilTimeout>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e058      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	b2d2      	uxtb	r2, r2
 8005142:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005152:	3b01      	subs	r3, #1
 8005154:	b29a      	uxth	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515e:	b29b      	uxth	r3, r3
 8005160:	3b01      	subs	r3, #1
 8005162:	b29a      	uxth	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b04      	cmp	r3, #4
 8005174:	d124      	bne.n	80051c0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800517a:	2b03      	cmp	r3, #3
 800517c:	d107      	bne.n	800518e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800518c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	691a      	ldr	r2, [r3, #16]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005198:	b2d2      	uxtb	r2, r2
 800519a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	1c5a      	adds	r2, r3, #1
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051aa:	3b01      	subs	r3, #1
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	3b01      	subs	r3, #1
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f47f aeb6 	bne.w	8004f36 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051e2:	2300      	movs	r3, #0
 80051e4:	e000      	b.n	80051e8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80051e6:	2302      	movs	r3, #2
  }
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3728      	adds	r7, #40	@ 0x28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	00010004 	.word	0x00010004

080051f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b088      	sub	sp, #32
 80051f8:	af02      	add	r7, sp, #8
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	4608      	mov	r0, r1
 80051fe:	4611      	mov	r1, r2
 8005200:	461a      	mov	r2, r3
 8005202:	4603      	mov	r3, r0
 8005204:	817b      	strh	r3, [r7, #10]
 8005206:	460b      	mov	r3, r1
 8005208:	813b      	strh	r3, [r7, #8]
 800520a:	4613      	mov	r3, r2
 800520c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800520e:	f7ff f815 	bl	800423c <HAL_GetTick>
 8005212:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b20      	cmp	r3, #32
 800521e:	f040 80d9 	bne.w	80053d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	2319      	movs	r3, #25
 8005228:	2201      	movs	r2, #1
 800522a:	496d      	ldr	r1, [pc, #436]	@ (80053e0 <HAL_I2C_Mem_Write+0x1ec>)
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 ff09 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d001      	beq.n	800523c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005238:	2302      	movs	r3, #2
 800523a:	e0cc      	b.n	80053d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005242:	2b01      	cmp	r3, #1
 8005244:	d101      	bne.n	800524a <HAL_I2C_Mem_Write+0x56>
 8005246:	2302      	movs	r3, #2
 8005248:	e0c5      	b.n	80053d6 <HAL_I2C_Mem_Write+0x1e2>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b01      	cmp	r3, #1
 800525e:	d007      	beq.n	8005270 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800527e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2221      	movs	r2, #33	@ 0x21
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2240      	movs	r2, #64	@ 0x40
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a3a      	ldr	r2, [r7, #32]
 800529a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80052a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	4a4d      	ldr	r2, [pc, #308]	@ (80053e4 <HAL_I2C_Mem_Write+0x1f0>)
 80052b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052b2:	88f8      	ldrh	r0, [r7, #6]
 80052b4:	893a      	ldrh	r2, [r7, #8]
 80052b6:	8979      	ldrh	r1, [r7, #10]
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	9301      	str	r3, [sp, #4]
 80052bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	4603      	mov	r3, r0
 80052c2:	68f8      	ldr	r0, [r7, #12]
 80052c4:	f000 fd40 	bl	8005d48 <I2C_RequestMemoryWrite>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d052      	beq.n	8005374 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e081      	b.n	80053d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 ffce 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00d      	beq.n	80052fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e6:	2b04      	cmp	r3, #4
 80052e8:	d107      	bne.n	80052fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e06b      	b.n	80053d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005302:	781a      	ldrb	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b04      	cmp	r3, #4
 800533a:	d11b      	bne.n	8005374 <HAL_I2C_Mem_Write+0x180>
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005340:	2b00      	cmp	r3, #0
 8005342:	d017      	beq.n	8005374 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005348:	781a      	ldrb	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005354:	1c5a      	adds	r2, r3, #1
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1aa      	bne.n	80052d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 ffc1 	bl	8006308 <I2C_WaitOnBTFFlagUntilTimeout>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00d      	beq.n	80053a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005390:	2b04      	cmp	r3, #4
 8005392:	d107      	bne.n	80053a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e016      	b.n	80053d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2220      	movs	r2, #32
 80053bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053d0:	2300      	movs	r3, #0
 80053d2:	e000      	b.n	80053d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80053d4:	2302      	movs	r3, #2
  }
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	00100002 	.word	0x00100002
 80053e4:	ffff0000 	.word	0xffff0000

080053e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b08c      	sub	sp, #48	@ 0x30
 80053ec:	af02      	add	r7, sp, #8
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	4608      	mov	r0, r1
 80053f2:	4611      	mov	r1, r2
 80053f4:	461a      	mov	r2, r3
 80053f6:	4603      	mov	r3, r0
 80053f8:	817b      	strh	r3, [r7, #10]
 80053fa:	460b      	mov	r3, r1
 80053fc:	813b      	strh	r3, [r7, #8]
 80053fe:	4613      	mov	r3, r2
 8005400:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005402:	f7fe ff1b 	bl	800423c <HAL_GetTick>
 8005406:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800540e:	b2db      	uxtb	r3, r3
 8005410:	2b20      	cmp	r3, #32
 8005412:	f040 8214 	bne.w	800583e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	2319      	movs	r3, #25
 800541c:	2201      	movs	r2, #1
 800541e:	497b      	ldr	r1, [pc, #492]	@ (800560c <HAL_I2C_Mem_Read+0x224>)
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 fe0f 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800542c:	2302      	movs	r3, #2
 800542e:	e207      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005436:	2b01      	cmp	r3, #1
 8005438:	d101      	bne.n	800543e <HAL_I2C_Mem_Read+0x56>
 800543a:	2302      	movs	r3, #2
 800543c:	e200      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	2b01      	cmp	r3, #1
 8005452:	d007      	beq.n	8005464 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f042 0201 	orr.w	r2, r2, #1
 8005462:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005472:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2222      	movs	r2, #34	@ 0x22
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2240      	movs	r2, #64	@ 0x40
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800548e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005494:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800549a:	b29a      	uxth	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4a5b      	ldr	r2, [pc, #364]	@ (8005610 <HAL_I2C_Mem_Read+0x228>)
 80054a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054a6:	88f8      	ldrh	r0, [r7, #6]
 80054a8:	893a      	ldrh	r2, [r7, #8]
 80054aa:	8979      	ldrh	r1, [r7, #10]
 80054ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ae:	9301      	str	r3, [sp, #4]
 80054b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	4603      	mov	r3, r0
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f000 fcdc 	bl	8005e74 <I2C_RequestMemoryRead>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e1bc      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d113      	bne.n	80054f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054ce:	2300      	movs	r3, #0
 80054d0:	623b      	str	r3, [r7, #32]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	623b      	str	r3, [r7, #32]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	623b      	str	r3, [r7, #32]
 80054e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	e190      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d11b      	bne.n	8005536 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800550c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800550e:	2300      	movs	r3, #0
 8005510:	61fb      	str	r3, [r7, #28]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	61fb      	str	r3, [r7, #28]
 8005522:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	e170      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553a:	2b02      	cmp	r3, #2
 800553c:	d11b      	bne.n	8005576 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800554c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800555c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800555e:	2300      	movs	r3, #0
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	61bb      	str	r3, [r7, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	61bb      	str	r3, [r7, #24]
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	e150      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005576:	2300      	movs	r3, #0
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	617b      	str	r3, [r7, #20]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800558c:	e144      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005592:	2b03      	cmp	r3, #3
 8005594:	f200 80f1 	bhi.w	800577a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800559c:	2b01      	cmp	r3, #1
 800559e:	d123      	bne.n	80055e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 fef7 	bl	8006398 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e145      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	691a      	ldr	r2, [r3, #16]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c6:	1c5a      	adds	r2, r3, #1
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055e6:	e117      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d14e      	bne.n	800568e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f2:	9300      	str	r3, [sp, #0]
 80055f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f6:	2200      	movs	r2, #0
 80055f8:	4906      	ldr	r1, [pc, #24]	@ (8005614 <HAL_I2C_Mem_Read+0x22c>)
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 fd22 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d008      	beq.n	8005618 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e11a      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
 800560a:	bf00      	nop
 800560c:	00100002 	.word	0x00100002
 8005610:	ffff0000 	.word	0xffff0000
 8005614:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005626:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	691a      	ldr	r2, [r3, #16]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005632:	b2d2      	uxtb	r2, r2
 8005634:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563a:	1c5a      	adds	r2, r3, #1
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005644:	3b01      	subs	r3, #1
 8005646:	b29a      	uxth	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005650:	b29b      	uxth	r3, r3
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	691a      	ldr	r2, [r3, #16]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566c:	1c5a      	adds	r2, r3, #1
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005676:	3b01      	subs	r3, #1
 8005678:	b29a      	uxth	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005682:	b29b      	uxth	r3, r3
 8005684:	3b01      	subs	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800568c:	e0c4      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005694:	2200      	movs	r2, #0
 8005696:	496c      	ldr	r1, [pc, #432]	@ (8005848 <HAL_I2C_Mem_Read+0x460>)
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f000 fcd3 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e0cb      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691a      	ldr	r2, [r3, #16]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f0:	2200      	movs	r2, #0
 80056f2:	4955      	ldr	r1, [pc, #340]	@ (8005848 <HAL_I2C_Mem_Read+0x460>)
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 fca5 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e09d      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005712:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691a      	ldr	r2, [r3, #16]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005730:	3b01      	subs	r3, #1
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	b2d2      	uxtb	r2, r2
 8005752:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	1c5a      	adds	r2, r3, #1
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005762:	3b01      	subs	r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005778:	e04e      	b.n	8005818 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800577a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800577c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 fe0a 	bl	8006398 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e058      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	691a      	ldr	r2, [r3, #16]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a0:	1c5a      	adds	r2, r3, #1
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057aa:	3b01      	subs	r3, #1
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	3b01      	subs	r3, #1
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	f003 0304 	and.w	r3, r3, #4
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d124      	bne.n	8005818 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d2:	2b03      	cmp	r3, #3
 80057d4:	d107      	bne.n	80057e6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	691a      	ldr	r2, [r3, #16]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	b2d2      	uxtb	r2, r2
 80057f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005802:	3b01      	subs	r3, #1
 8005804:	b29a      	uxth	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b29a      	uxth	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800581c:	2b00      	cmp	r3, #0
 800581e:	f47f aeb6 	bne.w	800558e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2220      	movs	r2, #32
 8005826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	e000      	b.n	8005840 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800583e:	2302      	movs	r3, #2
  }
}
 8005840:	4618      	mov	r0, r3
 8005842:	3728      	adds	r7, #40	@ 0x28
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	00010004 	.word	0x00010004

0800584c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b08a      	sub	sp, #40	@ 0x28
 8005850:	af02      	add	r7, sp, #8
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	607a      	str	r2, [r7, #4]
 8005856:	603b      	str	r3, [r7, #0]
 8005858:	460b      	mov	r3, r1
 800585a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800585c:	f7fe fcee 	bl	800423c <HAL_GetTick>
 8005860:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005862:	2300      	movs	r3, #0
 8005864:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b20      	cmp	r3, #32
 8005870:	f040 8111 	bne.w	8005a96 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	2319      	movs	r3, #25
 800587a:	2201      	movs	r2, #1
 800587c:	4988      	ldr	r1, [pc, #544]	@ (8005aa0 <HAL_I2C_IsDeviceReady+0x254>)
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 fbe0 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800588a:	2302      	movs	r3, #2
 800588c:	e104      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <HAL_I2C_IsDeviceReady+0x50>
 8005898:	2302      	movs	r3, #2
 800589a:	e0fd      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d007      	beq.n	80058c2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f042 0201 	orr.w	r2, r2, #1
 80058c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2224      	movs	r2, #36	@ 0x24
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4a70      	ldr	r2, [pc, #448]	@ (8005aa4 <HAL_I2C_IsDeviceReady+0x258>)
 80058e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058f4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 fb9e 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00d      	beq.n	800592a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800591c:	d103      	bne.n	8005926 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005924:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e0b6      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800592a:	897b      	ldrh	r3, [r7, #10]
 800592c:	b2db      	uxtb	r3, r3
 800592e:	461a      	mov	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005938:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800593a:	f7fe fc7f 	bl	800423c <HAL_GetTick>
 800593e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b02      	cmp	r3, #2
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005964:	bf0c      	ite	eq
 8005966:	2301      	moveq	r3, #1
 8005968:	2300      	movne	r3, #0
 800596a:	b2db      	uxtb	r3, r3
 800596c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800596e:	e025      	b.n	80059bc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005970:	f7fe fc64 	bl	800423c <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	429a      	cmp	r2, r3
 800597e:	d302      	bcc.n	8005986 <HAL_I2C_IsDeviceReady+0x13a>
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d103      	bne.n	800598e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	22a0      	movs	r2, #160	@ 0xa0
 800598a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b02      	cmp	r3, #2
 800599a:	bf0c      	ite	eq
 800599c:	2301      	moveq	r3, #1
 800599e:	2300      	movne	r3, #0
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059b2:	bf0c      	ite	eq
 80059b4:	2301      	moveq	r3, #1
 80059b6:	2300      	movne	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2ba0      	cmp	r3, #160	@ 0xa0
 80059c6:	d005      	beq.n	80059d4 <HAL_I2C_IsDeviceReady+0x188>
 80059c8:	7dfb      	ldrb	r3, [r7, #23]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d102      	bne.n	80059d4 <HAL_I2C_IsDeviceReady+0x188>
 80059ce:	7dbb      	ldrb	r3, [r7, #22]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d0cd      	beq.n	8005970 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2220      	movs	r2, #32
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d129      	bne.n	8005a3e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059f8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059fa:	2300      	movs	r3, #0
 80059fc:	613b      	str	r3, [r7, #16]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	613b      	str	r3, [r7, #16]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	613b      	str	r3, [r7, #16]
 8005a0e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	2319      	movs	r3, #25
 8005a16:	2201      	movs	r2, #1
 8005a18:	4921      	ldr	r1, [pc, #132]	@ (8005aa0 <HAL_I2C_IsDeviceReady+0x254>)
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f000 fb12 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e036      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	e02c      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a4c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a56:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	2319      	movs	r3, #25
 8005a5e:	2201      	movs	r2, #1
 8005a60:	490f      	ldr	r1, [pc, #60]	@ (8005aa0 <HAL_I2C_IsDeviceReady+0x254>)
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 faee 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e012      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	3301      	adds	r3, #1
 8005a76:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005a78:	69ba      	ldr	r2, [r7, #24]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	f4ff af32 	bcc.w	80058e6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2220      	movs	r2, #32
 8005a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e000      	b.n	8005a98 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005a96:	2302      	movs	r3, #2
  }
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3720      	adds	r7, #32
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	00100002 	.word	0x00100002
 8005aa4:	ffff0000 	.word	0xffff0000

08005aa8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b088      	sub	sp, #32
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	607a      	str	r2, [r7, #4]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d006      	beq.n	8005ad2 <I2C_MasterRequestWrite+0x2a>
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d003      	beq.n	8005ad2 <I2C_MasterRequestWrite+0x2a>
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ad0:	d108      	bne.n	8005ae4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ae0:	601a      	str	r2, [r3, #0]
 8005ae2:	e00b      	b.n	8005afc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae8:	2b12      	cmp	r3, #18
 8005aea:	d107      	bne.n	8005afc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005afa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 fa9b 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00d      	beq.n	8005b30 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b22:	d103      	bne.n	8005b2c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e035      	b.n	8005b9c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b38:	d108      	bne.n	8005b4c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b3a:	897b      	ldrh	r3, [r7, #10]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	461a      	mov	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b48:	611a      	str	r2, [r3, #16]
 8005b4a:	e01b      	b.n	8005b84 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b4c:	897b      	ldrh	r3, [r7, #10]
 8005b4e:	11db      	asrs	r3, r3, #7
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	f003 0306 	and.w	r3, r3, #6
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	f063 030f 	orn	r3, r3, #15
 8005b5c:	b2da      	uxtb	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	490e      	ldr	r1, [pc, #56]	@ (8005ba4 <I2C_MasterRequestWrite+0xfc>)
 8005b6a:	68f8      	ldr	r0, [r7, #12]
 8005b6c:	f000 fae4 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e010      	b.n	8005b9c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b7a:	897b      	ldrh	r3, [r7, #10]
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	4907      	ldr	r1, [pc, #28]	@ (8005ba8 <I2C_MasterRequestWrite+0x100>)
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 fad4 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e000      	b.n	8005b9c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	00010008 	.word	0x00010008
 8005ba8:	00010002 	.word	0x00010002

08005bac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af02      	add	r7, sp, #8
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	607a      	str	r2, [r7, #4]
 8005bb6:	603b      	str	r3, [r7, #0]
 8005bb8:	460b      	mov	r3, r1
 8005bba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005bd0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d006      	beq.n	8005be6 <I2C_MasterRequestRead+0x3a>
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d003      	beq.n	8005be6 <I2C_MasterRequestRead+0x3a>
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005be4:	d108      	bne.n	8005bf8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bf4:	601a      	str	r2, [r3, #0]
 8005bf6:	e00b      	b.n	8005c10 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfc:	2b11      	cmp	r3, #17
 8005bfe:	d107      	bne.n	8005c10 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 fa11 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00d      	beq.n	8005c44 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c36:	d103      	bne.n	8005c40 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c3e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e079      	b.n	8005d38 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c4c:	d108      	bne.n	8005c60 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c4e:	897b      	ldrh	r3, [r7, #10]
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	f043 0301 	orr.w	r3, r3, #1
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	611a      	str	r2, [r3, #16]
 8005c5e:	e05f      	b.n	8005d20 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c60:	897b      	ldrh	r3, [r7, #10]
 8005c62:	11db      	asrs	r3, r3, #7
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	f003 0306 	and.w	r3, r3, #6
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	f063 030f 	orn	r3, r3, #15
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	4930      	ldr	r1, [pc, #192]	@ (8005d40 <I2C_MasterRequestRead+0x194>)
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 fa5a 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e054      	b.n	8005d38 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005c8e:	897b      	ldrh	r3, [r7, #10]
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	4929      	ldr	r1, [pc, #164]	@ (8005d44 <I2C_MasterRequestRead+0x198>)
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 fa4a 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e044      	b.n	8005d38 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cae:	2300      	movs	r3, #0
 8005cb0:	613b      	str	r3, [r7, #16]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	613b      	str	r3, [r7, #16]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	613b      	str	r3, [r7, #16]
 8005cc2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cd2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 f9af 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00d      	beq.n	8005d08 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cfa:	d103      	bne.n	8005d04 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d02:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e017      	b.n	8005d38 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005d08:	897b      	ldrh	r3, [r7, #10]
 8005d0a:	11db      	asrs	r3, r3, #7
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	f003 0306 	and.w	r3, r3, #6
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	f063 030e 	orn	r3, r3, #14
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	4907      	ldr	r1, [pc, #28]	@ (8005d44 <I2C_MasterRequestRead+0x198>)
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 fa06 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e000      	b.n	8005d38 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3718      	adds	r7, #24
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	00010008 	.word	0x00010008
 8005d44:	00010002 	.word	0x00010002

08005d48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b088      	sub	sp, #32
 8005d4c:	af02      	add	r7, sp, #8
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	4608      	mov	r0, r1
 8005d52:	4611      	mov	r1, r2
 8005d54:	461a      	mov	r2, r3
 8005d56:	4603      	mov	r3, r0
 8005d58:	817b      	strh	r3, [r7, #10]
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	813b      	strh	r3, [r7, #8]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 f960 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00d      	beq.n	8005da6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d98:	d103      	bne.n	8005da2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005da0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e05f      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005da6:	897b      	ldrh	r3, [r7, #10]
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	461a      	mov	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005db4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	6a3a      	ldr	r2, [r7, #32]
 8005dba:	492d      	ldr	r1, [pc, #180]	@ (8005e70 <I2C_RequestMemoryWrite+0x128>)
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 f9bb 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e04c      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dcc:	2300      	movs	r3, #0
 8005dce:	617b      	str	r3, [r7, #20]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	617b      	str	r3, [r7, #20]
 8005de0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de4:	6a39      	ldr	r1, [r7, #32]
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 fa46 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00d      	beq.n	8005e0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d107      	bne.n	8005e0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e02b      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e0e:	88fb      	ldrh	r3, [r7, #6]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d105      	bne.n	8005e20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e14:	893b      	ldrh	r3, [r7, #8]
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	611a      	str	r2, [r3, #16]
 8005e1e:	e021      	b.n	8005e64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e20:	893b      	ldrh	r3, [r7, #8]
 8005e22:	0a1b      	lsrs	r3, r3, #8
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e30:	6a39      	ldr	r1, [r7, #32]
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f000 fa20 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00d      	beq.n	8005e5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e42:	2b04      	cmp	r3, #4
 8005e44:	d107      	bne.n	8005e56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e005      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e5a:	893b      	ldrh	r3, [r7, #8]
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	00010002 	.word	0x00010002

08005e74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	461a      	mov	r2, r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	817b      	strh	r3, [r7, #10]
 8005e86:	460b      	mov	r3, r1
 8005e88:	813b      	strh	r3, [r7, #8]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005eac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f000 f8c2 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00d      	beq.n	8005ee2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ed4:	d103      	bne.n	8005ede <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005edc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e0aa      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ee2:	897b      	ldrh	r3, [r7, #10]
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ef0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	6a3a      	ldr	r2, [r7, #32]
 8005ef6:	4952      	ldr	r1, [pc, #328]	@ (8006040 <I2C_RequestMemoryRead+0x1cc>)
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 f91d 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d001      	beq.n	8005f08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e097      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f08:	2300      	movs	r3, #0
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	617b      	str	r3, [r7, #20]
 8005f1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f20:	6a39      	ldr	r1, [r7, #32]
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f000 f9a8 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00d      	beq.n	8005f4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d107      	bne.n	8005f46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e076      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f4a:	88fb      	ldrh	r3, [r7, #6]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d105      	bne.n	8005f5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f50:	893b      	ldrh	r3, [r7, #8]
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	611a      	str	r2, [r3, #16]
 8005f5a:	e021      	b.n	8005fa0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f5c:	893b      	ldrh	r3, [r7, #8]
 8005f5e:	0a1b      	lsrs	r3, r3, #8
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f6c:	6a39      	ldr	r1, [r7, #32]
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 f982 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00d      	beq.n	8005f96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	d107      	bne.n	8005f92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e050      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f96:	893b      	ldrh	r3, [r7, #8]
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa2:	6a39      	ldr	r1, [r7, #32]
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f967 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00d      	beq.n	8005fcc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	d107      	bne.n	8005fc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e035      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	6a3b      	ldr	r3, [r7, #32]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 f82b 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00d      	beq.n	8006010 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006002:	d103      	bne.n	800600c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800600a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e013      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006010:	897b      	ldrh	r3, [r7, #10]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	b2da      	uxtb	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006022:	6a3a      	ldr	r2, [r7, #32]
 8006024:	4906      	ldr	r1, [pc, #24]	@ (8006040 <I2C_RequestMemoryRead+0x1cc>)
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f886 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e000      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3718      	adds	r7, #24
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	00010002 	.word	0x00010002

08006044 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	4613      	mov	r3, r2
 8006052:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006054:	e048      	b.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d044      	beq.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800605e:	f7fe f8ed 	bl	800423c <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d302      	bcc.n	8006074 <I2C_WaitOnFlagUntilTimeout+0x30>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d139      	bne.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	0c1b      	lsrs	r3, r3, #16
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b01      	cmp	r3, #1
 800607c:	d10d      	bne.n	800609a <I2C_WaitOnFlagUntilTimeout+0x56>
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	43da      	mvns	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	4013      	ands	r3, r2
 800608a:	b29b      	uxth	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	bf0c      	ite	eq
 8006090:	2301      	moveq	r3, #1
 8006092:	2300      	movne	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
 8006098:	e00c      	b.n	80060b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	43da      	mvns	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	4013      	ands	r3, r2
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf0c      	ite	eq
 80060ac:	2301      	moveq	r3, #1
 80060ae:	2300      	movne	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	461a      	mov	r2, r3
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d116      	bne.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d4:	f043 0220 	orr.w	r2, r3, #32
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e023      	b.n	8006130 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	0c1b      	lsrs	r3, r3, #16
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d10d      	bne.n	800610e <I2C_WaitOnFlagUntilTimeout+0xca>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	43da      	mvns	r2, r3
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	4013      	ands	r3, r2
 80060fe:	b29b      	uxth	r3, r3
 8006100:	2b00      	cmp	r3, #0
 8006102:	bf0c      	ite	eq
 8006104:	2301      	moveq	r3, #1
 8006106:	2300      	movne	r3, #0
 8006108:	b2db      	uxtb	r3, r3
 800610a:	461a      	mov	r2, r3
 800610c:	e00c      	b.n	8006128 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	43da      	mvns	r2, r3
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	4013      	ands	r3, r2
 800611a:	b29b      	uxth	r3, r3
 800611c:	2b00      	cmp	r3, #0
 800611e:	bf0c      	ite	eq
 8006120:	2301      	moveq	r3, #1
 8006122:	2300      	movne	r3, #0
 8006124:	b2db      	uxtb	r3, r3
 8006126:	461a      	mov	r2, r3
 8006128:	79fb      	ldrb	r3, [r7, #7]
 800612a:	429a      	cmp	r2, r3
 800612c:	d093      	beq.n	8006056 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
 8006144:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006146:	e071      	b.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006156:	d123      	bne.n	80061a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006166:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006170:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2220      	movs	r2, #32
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618c:	f043 0204 	orr.w	r2, r3, #4
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2200      	movs	r2, #0
 8006198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e067      	b.n	8006270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a6:	d041      	beq.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a8:	f7fe f848 	bl	800423c <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d302      	bcc.n	80061be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d136      	bne.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	0c1b      	lsrs	r3, r3, #16
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d10c      	bne.n	80061e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	43da      	mvns	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4013      	ands	r3, r2
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	bf14      	ite	ne
 80061da:	2301      	movne	r3, #1
 80061dc:	2300      	moveq	r3, #0
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	e00b      	b.n	80061fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	43da      	mvns	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	4013      	ands	r3, r2
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	bf14      	ite	ne
 80061f4:	2301      	movne	r3, #1
 80061f6:	2300      	moveq	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d016      	beq.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2220      	movs	r2, #32
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e021      	b.n	8006270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	0c1b      	lsrs	r3, r3, #16
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b01      	cmp	r3, #1
 8006234:	d10c      	bne.n	8006250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	43da      	mvns	r2, r3
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	4013      	ands	r3, r2
 8006242:	b29b      	uxth	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	bf14      	ite	ne
 8006248:	2301      	movne	r3, #1
 800624a:	2300      	moveq	r3, #0
 800624c:	b2db      	uxtb	r3, r3
 800624e:	e00b      	b.n	8006268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	43da      	mvns	r2, r3
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	4013      	ands	r3, r2
 800625c:	b29b      	uxth	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	bf14      	ite	ne
 8006262:	2301      	movne	r3, #1
 8006264:	2300      	moveq	r3, #0
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	f47f af6d 	bne.w	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006284:	e034      	b.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 f8e3 	bl	8006452 <I2C_IsAcknowledgeFailed>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d001      	beq.n	8006296 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e034      	b.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800629c:	d028      	beq.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800629e:	f7fd ffcd 	bl	800423c <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d302      	bcc.n	80062b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d11d      	bne.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062be:	2b80      	cmp	r3, #128	@ 0x80
 80062c0:	d016      	beq.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2220      	movs	r2, #32
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062dc:	f043 0220 	orr.w	r2, r3, #32
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e007      	b.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062fa:	2b80      	cmp	r3, #128	@ 0x80
 80062fc:	d1c3      	bne.n	8006286 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006314:	e034      	b.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f000 f89b 	bl	8006452 <I2C_IsAcknowledgeFailed>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e034      	b.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632c:	d028      	beq.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800632e:	f7fd ff85 	bl	800423c <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	429a      	cmp	r2, r3
 800633c:	d302      	bcc.n	8006344 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d11d      	bne.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	2b04      	cmp	r3, #4
 8006350:	d016      	beq.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	f043 0220 	orr.w	r2, r3, #32
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e007      	b.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b04      	cmp	r3, #4
 800638c:	d1c3      	bne.n	8006316 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063a4:	e049      	b.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	f003 0310 	and.w	r3, r3, #16
 80063b0:	2b10      	cmp	r3, #16
 80063b2:	d119      	bne.n	80063e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f06f 0210 	mvn.w	r2, #16
 80063bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e030      	b.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063e8:	f7fd ff28 	bl	800423c <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d302      	bcc.n	80063fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d11d      	bne.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006408:	2b40      	cmp	r3, #64	@ 0x40
 800640a:	d016      	beq.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2220      	movs	r2, #32
 8006416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006426:	f043 0220 	orr.w	r2, r3, #32
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e007      	b.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b40      	cmp	r3, #64	@ 0x40
 8006446:	d1ae      	bne.n	80063a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006468:	d11b      	bne.n	80064a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006472:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2220      	movs	r2, #32
 800647e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648e:	f043 0204 	orr.w	r2, r3, #4
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e000      	b.n	80064a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e0cc      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064c4:	4b68      	ldr	r3, [pc, #416]	@ (8006668 <HAL_RCC_ClockConfig+0x1b8>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0307 	and.w	r3, r3, #7
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d90c      	bls.n	80064ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064d2:	4b65      	ldr	r3, [pc, #404]	@ (8006668 <HAL_RCC_ClockConfig+0x1b8>)
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	b2d2      	uxtb	r2, r2
 80064d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064da:	4b63      	ldr	r3, [pc, #396]	@ (8006668 <HAL_RCC_ClockConfig+0x1b8>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0307 	and.w	r3, r3, #7
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d001      	beq.n	80064ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e0b8      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d020      	beq.n	800653a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0304 	and.w	r3, r3, #4
 8006500:	2b00      	cmp	r3, #0
 8006502:	d005      	beq.n	8006510 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006504:	4b59      	ldr	r3, [pc, #356]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	4a58      	ldr	r2, [pc, #352]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 800650a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800650e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0308 	and.w	r3, r3, #8
 8006518:	2b00      	cmp	r3, #0
 800651a:	d005      	beq.n	8006528 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800651c:	4b53      	ldr	r3, [pc, #332]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	4a52      	ldr	r2, [pc, #328]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006522:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006526:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006528:	4b50      	ldr	r3, [pc, #320]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	494d      	ldr	r1, [pc, #308]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006536:	4313      	orrs	r3, r2
 8006538:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	d044      	beq.n	80065d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	2b01      	cmp	r3, #1
 800654c:	d107      	bne.n	800655e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800654e:	4b47      	ldr	r3, [pc, #284]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d119      	bne.n	800658e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e07f      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2b02      	cmp	r3, #2
 8006564:	d003      	beq.n	800656e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800656a:	2b03      	cmp	r3, #3
 800656c:	d107      	bne.n	800657e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800656e:	4b3f      	ldr	r3, [pc, #252]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d109      	bne.n	800658e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e06f      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800657e:	4b3b      	ldr	r3, [pc, #236]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0302 	and.w	r3, r3, #2
 8006586:	2b00      	cmp	r3, #0
 8006588:	d101      	bne.n	800658e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e067      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800658e:	4b37      	ldr	r3, [pc, #220]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	f023 0203 	bic.w	r2, r3, #3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	4934      	ldr	r1, [pc, #208]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 800659c:	4313      	orrs	r3, r2
 800659e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065a0:	f7fd fe4c 	bl	800423c <HAL_GetTick>
 80065a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065a6:	e00a      	b.n	80065be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065a8:	f7fd fe48 	bl	800423c <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d901      	bls.n	80065be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e04f      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065be:	4b2b      	ldr	r3, [pc, #172]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f003 020c 	and.w	r2, r3, #12
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d1eb      	bne.n	80065a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065d0:	4b25      	ldr	r3, [pc, #148]	@ (8006668 <HAL_RCC_ClockConfig+0x1b8>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0307 	and.w	r3, r3, #7
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d20c      	bcs.n	80065f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065de:	4b22      	ldr	r3, [pc, #136]	@ (8006668 <HAL_RCC_ClockConfig+0x1b8>)
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	b2d2      	uxtb	r2, r2
 80065e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065e6:	4b20      	ldr	r3, [pc, #128]	@ (8006668 <HAL_RCC_ClockConfig+0x1b8>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 0307 	and.w	r3, r3, #7
 80065ee:	683a      	ldr	r2, [r7, #0]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d001      	beq.n	80065f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e032      	b.n	800665e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 0304 	and.w	r3, r3, #4
 8006600:	2b00      	cmp	r3, #0
 8006602:	d008      	beq.n	8006616 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006604:	4b19      	ldr	r3, [pc, #100]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	4916      	ldr	r1, [pc, #88]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006612:	4313      	orrs	r3, r2
 8006614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b00      	cmp	r3, #0
 8006620:	d009      	beq.n	8006636 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006622:	4b12      	ldr	r3, [pc, #72]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	00db      	lsls	r3, r3, #3
 8006630:	490e      	ldr	r1, [pc, #56]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 8006632:	4313      	orrs	r3, r2
 8006634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006636:	f000 f821 	bl	800667c <HAL_RCC_GetSysClockFreq>
 800663a:	4602      	mov	r2, r0
 800663c:	4b0b      	ldr	r3, [pc, #44]	@ (800666c <HAL_RCC_ClockConfig+0x1bc>)
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	091b      	lsrs	r3, r3, #4
 8006642:	f003 030f 	and.w	r3, r3, #15
 8006646:	490a      	ldr	r1, [pc, #40]	@ (8006670 <HAL_RCC_ClockConfig+0x1c0>)
 8006648:	5ccb      	ldrb	r3, [r1, r3]
 800664a:	fa22 f303 	lsr.w	r3, r2, r3
 800664e:	4a09      	ldr	r2, [pc, #36]	@ (8006674 <HAL_RCC_ClockConfig+0x1c4>)
 8006650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006652:	4b09      	ldr	r3, [pc, #36]	@ (8006678 <HAL_RCC_ClockConfig+0x1c8>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4618      	mov	r0, r3
 8006658:	f7fd fdac 	bl	80041b4 <HAL_InitTick>

  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	40023c00 	.word	0x40023c00
 800666c:	40023800 	.word	0x40023800
 8006670:	0800eb4c 	.word	0x0800eb4c
 8006674:	20000048 	.word	0x20000048
 8006678:	2000004c 	.word	0x2000004c

0800667c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800667c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006680:	b090      	sub	sp, #64	@ 0x40
 8006682:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006684:	2300      	movs	r3, #0
 8006686:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006688:	2300      	movs	r3, #0
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800668c:	2300      	movs	r3, #0
 800668e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006694:	4b59      	ldr	r3, [pc, #356]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x180>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 030c 	and.w	r3, r3, #12
 800669c:	2b08      	cmp	r3, #8
 800669e:	d00d      	beq.n	80066bc <HAL_RCC_GetSysClockFreq+0x40>
 80066a0:	2b08      	cmp	r3, #8
 80066a2:	f200 80a1 	bhi.w	80067e8 <HAL_RCC_GetSysClockFreq+0x16c>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <HAL_RCC_GetSysClockFreq+0x34>
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d003      	beq.n	80066b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80066ae:	e09b      	b.n	80067e8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066b0:	4b53      	ldr	r3, [pc, #332]	@ (8006800 <HAL_RCC_GetSysClockFreq+0x184>)
 80066b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80066b4:	e09b      	b.n	80067ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066b6:	4b53      	ldr	r3, [pc, #332]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x188>)
 80066b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80066ba:	e098      	b.n	80067ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066bc:	4b4f      	ldr	r3, [pc, #316]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x180>)
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066c4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066c6:	4b4d      	ldr	r3, [pc, #308]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x180>)
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d028      	beq.n	8006724 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066d2:	4b4a      	ldr	r3, [pc, #296]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x180>)
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	099b      	lsrs	r3, r3, #6
 80066d8:	2200      	movs	r2, #0
 80066da:	623b      	str	r3, [r7, #32]
 80066dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80066de:	6a3b      	ldr	r3, [r7, #32]
 80066e0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80066e4:	2100      	movs	r1, #0
 80066e6:	4b47      	ldr	r3, [pc, #284]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x188>)
 80066e8:	fb03 f201 	mul.w	r2, r3, r1
 80066ec:	2300      	movs	r3, #0
 80066ee:	fb00 f303 	mul.w	r3, r0, r3
 80066f2:	4413      	add	r3, r2
 80066f4:	4a43      	ldr	r2, [pc, #268]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x188>)
 80066f6:	fba0 1202 	umull	r1, r2, r0, r2
 80066fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066fc:	460a      	mov	r2, r1
 80066fe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006702:	4413      	add	r3, r2
 8006704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006708:	2200      	movs	r2, #0
 800670a:	61bb      	str	r3, [r7, #24]
 800670c:	61fa      	str	r2, [r7, #28]
 800670e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006712:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006716:	f7fa fc45 	bl	8000fa4 <__aeabi_uldivmod>
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	4613      	mov	r3, r2
 8006720:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006722:	e053      	b.n	80067cc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006724:	4b35      	ldr	r3, [pc, #212]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x180>)
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	099b      	lsrs	r3, r3, #6
 800672a:	2200      	movs	r2, #0
 800672c:	613b      	str	r3, [r7, #16]
 800672e:	617a      	str	r2, [r7, #20]
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006736:	f04f 0b00 	mov.w	fp, #0
 800673a:	4652      	mov	r2, sl
 800673c:	465b      	mov	r3, fp
 800673e:	f04f 0000 	mov.w	r0, #0
 8006742:	f04f 0100 	mov.w	r1, #0
 8006746:	0159      	lsls	r1, r3, #5
 8006748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800674c:	0150      	lsls	r0, r2, #5
 800674e:	4602      	mov	r2, r0
 8006750:	460b      	mov	r3, r1
 8006752:	ebb2 080a 	subs.w	r8, r2, sl
 8006756:	eb63 090b 	sbc.w	r9, r3, fp
 800675a:	f04f 0200 	mov.w	r2, #0
 800675e:	f04f 0300 	mov.w	r3, #0
 8006762:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006766:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800676a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800676e:	ebb2 0408 	subs.w	r4, r2, r8
 8006772:	eb63 0509 	sbc.w	r5, r3, r9
 8006776:	f04f 0200 	mov.w	r2, #0
 800677a:	f04f 0300 	mov.w	r3, #0
 800677e:	00eb      	lsls	r3, r5, #3
 8006780:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006784:	00e2      	lsls	r2, r4, #3
 8006786:	4614      	mov	r4, r2
 8006788:	461d      	mov	r5, r3
 800678a:	eb14 030a 	adds.w	r3, r4, sl
 800678e:	603b      	str	r3, [r7, #0]
 8006790:	eb45 030b 	adc.w	r3, r5, fp
 8006794:	607b      	str	r3, [r7, #4]
 8006796:	f04f 0200 	mov.w	r2, #0
 800679a:	f04f 0300 	mov.w	r3, #0
 800679e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067a2:	4629      	mov	r1, r5
 80067a4:	028b      	lsls	r3, r1, #10
 80067a6:	4621      	mov	r1, r4
 80067a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067ac:	4621      	mov	r1, r4
 80067ae:	028a      	lsls	r2, r1, #10
 80067b0:	4610      	mov	r0, r2
 80067b2:	4619      	mov	r1, r3
 80067b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067b6:	2200      	movs	r2, #0
 80067b8:	60bb      	str	r3, [r7, #8]
 80067ba:	60fa      	str	r2, [r7, #12]
 80067bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067c0:	f7fa fbf0 	bl	8000fa4 <__aeabi_uldivmod>
 80067c4:	4602      	mov	r2, r0
 80067c6:	460b      	mov	r3, r1
 80067c8:	4613      	mov	r3, r2
 80067ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80067cc:	4b0b      	ldr	r3, [pc, #44]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x180>)
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	0c1b      	lsrs	r3, r3, #16
 80067d2:	f003 0303 	and.w	r3, r3, #3
 80067d6:	3301      	adds	r3, #1
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80067dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80067de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067e6:	e002      	b.n	80067ee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80067e8:	4b05      	ldr	r3, [pc, #20]	@ (8006800 <HAL_RCC_GetSysClockFreq+0x184>)
 80067ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3740      	adds	r7, #64	@ 0x40
 80067f4:	46bd      	mov	sp, r7
 80067f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067fa:	bf00      	nop
 80067fc:	40023800 	.word	0x40023800
 8006800:	00f42400 	.word	0x00f42400
 8006804:	017d7840 	.word	0x017d7840

08006808 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800680c:	4b03      	ldr	r3, [pc, #12]	@ (800681c <HAL_RCC_GetHCLKFreq+0x14>)
 800680e:	681b      	ldr	r3, [r3, #0]
}
 8006810:	4618      	mov	r0, r3
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	20000048 	.word	0x20000048

08006820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006824:	f7ff fff0 	bl	8006808 <HAL_RCC_GetHCLKFreq>
 8006828:	4602      	mov	r2, r0
 800682a:	4b05      	ldr	r3, [pc, #20]	@ (8006840 <HAL_RCC_GetPCLK1Freq+0x20>)
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	0a9b      	lsrs	r3, r3, #10
 8006830:	f003 0307 	and.w	r3, r3, #7
 8006834:	4903      	ldr	r1, [pc, #12]	@ (8006844 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006836:	5ccb      	ldrb	r3, [r1, r3]
 8006838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800683c:	4618      	mov	r0, r3
 800683e:	bd80      	pop	{r7, pc}
 8006840:	40023800 	.word	0x40023800
 8006844:	0800eb5c 	.word	0x0800eb5c

08006848 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800684c:	f7ff ffdc 	bl	8006808 <HAL_RCC_GetHCLKFreq>
 8006850:	4602      	mov	r2, r0
 8006852:	4b05      	ldr	r3, [pc, #20]	@ (8006868 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	0b5b      	lsrs	r3, r3, #13
 8006858:	f003 0307 	and.w	r3, r3, #7
 800685c:	4903      	ldr	r1, [pc, #12]	@ (800686c <HAL_RCC_GetPCLK2Freq+0x24>)
 800685e:	5ccb      	ldrb	r3, [r1, r3]
 8006860:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006864:	4618      	mov	r0, r3
 8006866:	bd80      	pop	{r7, pc}
 8006868:	40023800 	.word	0x40023800
 800686c:	0800eb5c 	.word	0x0800eb5c

08006870 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e273      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b00      	cmp	r3, #0
 800688c:	d075      	beq.n	800697a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800688e:	4b88      	ldr	r3, [pc, #544]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	f003 030c 	and.w	r3, r3, #12
 8006896:	2b04      	cmp	r3, #4
 8006898:	d00c      	beq.n	80068b4 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800689a:	4b85      	ldr	r3, [pc, #532]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f003 030c 	and.w	r3, r3, #12
        || \
 80068a2:	2b08      	cmp	r3, #8
 80068a4:	d112      	bne.n	80068cc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80068a6:	4b82      	ldr	r3, [pc, #520]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068b2:	d10b      	bne.n	80068cc <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068b4:	4b7e      	ldr	r3, [pc, #504]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d05b      	beq.n	8006978 <HAL_RCC_OscConfig+0x108>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d157      	bne.n	8006978 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e24e      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d4:	d106      	bne.n	80068e4 <HAL_RCC_OscConfig+0x74>
 80068d6:	4b76      	ldr	r3, [pc, #472]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a75      	ldr	r2, [pc, #468]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	e01d      	b.n	8006920 <HAL_RCC_OscConfig+0xb0>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068ec:	d10c      	bne.n	8006908 <HAL_RCC_OscConfig+0x98>
 80068ee:	4b70      	ldr	r3, [pc, #448]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a6f      	ldr	r2, [pc, #444]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068f8:	6013      	str	r3, [r2, #0]
 80068fa:	4b6d      	ldr	r3, [pc, #436]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a6c      	ldr	r2, [pc, #432]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	e00b      	b.n	8006920 <HAL_RCC_OscConfig+0xb0>
 8006908:	4b69      	ldr	r3, [pc, #420]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a68      	ldr	r2, [pc, #416]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 800690e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006912:	6013      	str	r3, [r2, #0]
 8006914:	4b66      	ldr	r3, [pc, #408]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a65      	ldr	r2, [pc, #404]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 800691a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800691e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d013      	beq.n	8006950 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006928:	f7fd fc88 	bl	800423c <HAL_GetTick>
 800692c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800692e:	e008      	b.n	8006942 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006930:	f7fd fc84 	bl	800423c <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	2b64      	cmp	r3, #100	@ 0x64
 800693c:	d901      	bls.n	8006942 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e213      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006942:	4b5b      	ldr	r3, [pc, #364]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0f0      	beq.n	8006930 <HAL_RCC_OscConfig+0xc0>
 800694e:	e014      	b.n	800697a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006950:	f7fd fc74 	bl	800423c <HAL_GetTick>
 8006954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006956:	e008      	b.n	800696a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006958:	f7fd fc70 	bl	800423c <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	2b64      	cmp	r3, #100	@ 0x64
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e1ff      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800696a:	4b51      	ldr	r3, [pc, #324]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1f0      	bne.n	8006958 <HAL_RCC_OscConfig+0xe8>
 8006976:	e000      	b.n	800697a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0302 	and.w	r3, r3, #2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d063      	beq.n	8006a4e <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006986:	4b4a      	ldr	r3, [pc, #296]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f003 030c 	and.w	r3, r3, #12
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00b      	beq.n	80069aa <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006992:	4b47      	ldr	r3, [pc, #284]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f003 030c 	and.w	r3, r3, #12
        || \
 800699a:	2b08      	cmp	r3, #8
 800699c:	d11c      	bne.n	80069d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800699e:	4b44      	ldr	r3, [pc, #272]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d116      	bne.n	80069d8 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069aa:	4b41      	ldr	r3, [pc, #260]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d005      	beq.n	80069c2 <HAL_RCC_OscConfig+0x152>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d001      	beq.n	80069c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e1d3      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069c2:	4b3b      	ldr	r3, [pc, #236]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	4937      	ldr	r1, [pc, #220]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069d6:	e03a      	b.n	8006a4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d020      	beq.n	8006a22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069e0:	4b34      	ldr	r3, [pc, #208]	@ (8006ab4 <HAL_RCC_OscConfig+0x244>)
 80069e2:	2201      	movs	r2, #1
 80069e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069e6:	f7fd fc29 	bl	800423c <HAL_GetTick>
 80069ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069ec:	e008      	b.n	8006a00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069ee:	f7fd fc25 	bl	800423c <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d901      	bls.n	8006a00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e1b4      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a00:	4b2b      	ldr	r3, [pc, #172]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d0f0      	beq.n	80069ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a0c:	4b28      	ldr	r3, [pc, #160]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	00db      	lsls	r3, r3, #3
 8006a1a:	4925      	ldr	r1, [pc, #148]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	600b      	str	r3, [r1, #0]
 8006a20:	e015      	b.n	8006a4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a22:	4b24      	ldr	r3, [pc, #144]	@ (8006ab4 <HAL_RCC_OscConfig+0x244>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a28:	f7fd fc08 	bl	800423c <HAL_GetTick>
 8006a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a2e:	e008      	b.n	8006a42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a30:	f7fd fc04 	bl	800423c <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d901      	bls.n	8006a42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	e193      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a42:	4b1b      	ldr	r3, [pc, #108]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1f0      	bne.n	8006a30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0308 	and.w	r3, r3, #8
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d036      	beq.n	8006ac8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d016      	beq.n	8006a90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a62:	4b15      	ldr	r3, [pc, #84]	@ (8006ab8 <HAL_RCC_OscConfig+0x248>)
 8006a64:	2201      	movs	r2, #1
 8006a66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a68:	f7fd fbe8 	bl	800423c <HAL_GetTick>
 8006a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a70:	f7fd fbe4 	bl	800423c <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e173      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a82:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab0 <HAL_RCC_OscConfig+0x240>)
 8006a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d0f0      	beq.n	8006a70 <HAL_RCC_OscConfig+0x200>
 8006a8e:	e01b      	b.n	8006ac8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a90:	4b09      	ldr	r3, [pc, #36]	@ (8006ab8 <HAL_RCC_OscConfig+0x248>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a96:	f7fd fbd1 	bl	800423c <HAL_GetTick>
 8006a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a9c:	e00e      	b.n	8006abc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a9e:	f7fd fbcd 	bl	800423c <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	d907      	bls.n	8006abc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	e15c      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
 8006ab0:	40023800 	.word	0x40023800
 8006ab4:	42470000 	.word	0x42470000
 8006ab8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006abc:	4b8a      	ldr	r3, [pc, #552]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006abe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ac0:	f003 0302 	and.w	r3, r3, #2
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1ea      	bne.n	8006a9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0304 	and.w	r3, r3, #4
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 8097 	beq.w	8006c04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ada:	4b83      	ldr	r3, [pc, #524]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10f      	bne.n	8006b06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	60bb      	str	r3, [r7, #8]
 8006aea:	4b7f      	ldr	r3, [pc, #508]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aee:	4a7e      	ldr	r2, [pc, #504]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006af6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006afe:	60bb      	str	r3, [r7, #8]
 8006b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b02:	2301      	movs	r3, #1
 8006b04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b06:	4b79      	ldr	r3, [pc, #484]	@ (8006cec <HAL_RCC_OscConfig+0x47c>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d118      	bne.n	8006b44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b12:	4b76      	ldr	r3, [pc, #472]	@ (8006cec <HAL_RCC_OscConfig+0x47c>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a75      	ldr	r2, [pc, #468]	@ (8006cec <HAL_RCC_OscConfig+0x47c>)
 8006b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b1e:	f7fd fb8d 	bl	800423c <HAL_GetTick>
 8006b22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b24:	e008      	b.n	8006b38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b26:	f7fd fb89 	bl	800423c <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d901      	bls.n	8006b38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e118      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b38:	4b6c      	ldr	r3, [pc, #432]	@ (8006cec <HAL_RCC_OscConfig+0x47c>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d0f0      	beq.n	8006b26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d106      	bne.n	8006b5a <HAL_RCC_OscConfig+0x2ea>
 8006b4c:	4b66      	ldr	r3, [pc, #408]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b50:	4a65      	ldr	r2, [pc, #404]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b52:	f043 0301 	orr.w	r3, r3, #1
 8006b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b58:	e01c      	b.n	8006b94 <HAL_RCC_OscConfig+0x324>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	2b05      	cmp	r3, #5
 8006b60:	d10c      	bne.n	8006b7c <HAL_RCC_OscConfig+0x30c>
 8006b62:	4b61      	ldr	r3, [pc, #388]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b66:	4a60      	ldr	r2, [pc, #384]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b68:	f043 0304 	orr.w	r3, r3, #4
 8006b6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b6e:	4b5e      	ldr	r3, [pc, #376]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b72:	4a5d      	ldr	r2, [pc, #372]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b74:	f043 0301 	orr.w	r3, r3, #1
 8006b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b7a:	e00b      	b.n	8006b94 <HAL_RCC_OscConfig+0x324>
 8006b7c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b80:	4a59      	ldr	r2, [pc, #356]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b82:	f023 0301 	bic.w	r3, r3, #1
 8006b86:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b88:	4b57      	ldr	r3, [pc, #348]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b8c:	4a56      	ldr	r2, [pc, #344]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006b8e:	f023 0304 	bic.w	r3, r3, #4
 8006b92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d015      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b9c:	f7fd fb4e 	bl	800423c <HAL_GetTick>
 8006ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ba2:	e00a      	b.n	8006bba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ba4:	f7fd fb4a 	bl	800423c <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d901      	bls.n	8006bba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e0d7      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bba:	4b4b      	ldr	r3, [pc, #300]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bbe:	f003 0302 	and.w	r3, r3, #2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d0ee      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x334>
 8006bc6:	e014      	b.n	8006bf2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bc8:	f7fd fb38 	bl	800423c <HAL_GetTick>
 8006bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bce:	e00a      	b.n	8006be6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bd0:	f7fd fb34 	bl	800423c <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d901      	bls.n	8006be6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e0c1      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006be6:	4b40      	ldr	r3, [pc, #256]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1ee      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d105      	bne.n	8006c04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfc:	4a3a      	ldr	r2, [pc, #232]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006bfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 80ad 	beq.w	8006d68 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c0e:	4b36      	ldr	r3, [pc, #216]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f003 030c 	and.w	r3, r3, #12
 8006c16:	2b08      	cmp	r3, #8
 8006c18:	d060      	beq.n	8006cdc <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d145      	bne.n	8006cae <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c22:	4b33      	ldr	r3, [pc, #204]	@ (8006cf0 <HAL_RCC_OscConfig+0x480>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c28:	f7fd fb08 	bl	800423c <HAL_GetTick>
 8006c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c2e:	e008      	b.n	8006c42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c30:	f7fd fb04 	bl	800423c <HAL_GetTick>
 8006c34:	4602      	mov	r2, r0
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d901      	bls.n	8006c42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e093      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c42:	4b29      	ldr	r3, [pc, #164]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1f0      	bne.n	8006c30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	69da      	ldr	r2, [r3, #28]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	431a      	orrs	r2, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5c:	019b      	lsls	r3, r3, #6
 8006c5e:	431a      	orrs	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	085b      	lsrs	r3, r3, #1
 8006c66:	3b01      	subs	r3, #1
 8006c68:	041b      	lsls	r3, r3, #16
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c70:	061b      	lsls	r3, r3, #24
 8006c72:	431a      	orrs	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c78:	071b      	lsls	r3, r3, #28
 8006c7a:	491b      	ldr	r1, [pc, #108]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c80:	4b1b      	ldr	r3, [pc, #108]	@ (8006cf0 <HAL_RCC_OscConfig+0x480>)
 8006c82:	2201      	movs	r2, #1
 8006c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c86:	f7fd fad9 	bl	800423c <HAL_GetTick>
 8006c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c8c:	e008      	b.n	8006ca0 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c8e:	f7fd fad5 	bl	800423c <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d901      	bls.n	8006ca0 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e064      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ca0:	4b11      	ldr	r3, [pc, #68]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d0f0      	beq.n	8006c8e <HAL_RCC_OscConfig+0x41e>
 8006cac:	e05c      	b.n	8006d68 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cae:	4b10      	ldr	r3, [pc, #64]	@ (8006cf0 <HAL_RCC_OscConfig+0x480>)
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb4:	f7fd fac2 	bl	800423c <HAL_GetTick>
 8006cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cba:	e008      	b.n	8006cce <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cbc:	f7fd fabe 	bl	800423c <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	d901      	bls.n	8006cce <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	e04d      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cce:	4b06      	ldr	r3, [pc, #24]	@ (8006ce8 <HAL_RCC_OscConfig+0x478>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1f0      	bne.n	8006cbc <HAL_RCC_OscConfig+0x44c>
 8006cda:	e045      	b.n	8006d68 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d107      	bne.n	8006cf4 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e040      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
 8006ce8:	40023800 	.word	0x40023800
 8006cec:	40007000 	.word	0x40007000
 8006cf0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8006d74 <HAL_RCC_OscConfig+0x504>)
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d030      	beq.n	8006d64 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d129      	bne.n	8006d64 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d122      	bne.n	8006d64 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006d24:	4013      	ands	r3, r2
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d119      	bne.n	8006d64 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3a:	085b      	lsrs	r3, r3, #1
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d10f      	bne.n	8006d64 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d107      	bne.n	8006d64 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d001      	beq.n	8006d68 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e000      	b.n	8006d6a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3718      	adds	r7, #24
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	40023800 	.word	0x40023800

08006d78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d101      	bne.n	8006d8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e041      	b.n	8006e0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d106      	bne.n	8006da4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f7fc fc5a 	bl	8003658 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3304      	adds	r3, #4
 8006db4:	4619      	mov	r1, r3
 8006db6:	4610      	mov	r0, r2
 8006db8:	f000 fc62 	bl	8007680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3708      	adds	r7, #8
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
	...

08006e18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d001      	beq.n	8006e30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e04e      	b.n	8006ece <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68da      	ldr	r2, [r3, #12]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0201 	orr.w	r2, r2, #1
 8006e46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a23      	ldr	r2, [pc, #140]	@ (8006edc <HAL_TIM_Base_Start_IT+0xc4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d022      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e5a:	d01d      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a1f      	ldr	r2, [pc, #124]	@ (8006ee0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d018      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ee4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d013      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a1c      	ldr	r2, [pc, #112]	@ (8006ee8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d00e      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8006eec <HAL_TIM_Base_Start_IT+0xd4>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d009      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a19      	ldr	r2, [pc, #100]	@ (8006ef0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d004      	beq.n	8006e98 <HAL_TIM_Base_Start_IT+0x80>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a18      	ldr	r2, [pc, #96]	@ (8006ef4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d111      	bne.n	8006ebc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f003 0307 	and.w	r3, r3, #7
 8006ea2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2b06      	cmp	r3, #6
 8006ea8:	d010      	beq.n	8006ecc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f042 0201 	orr.w	r2, r2, #1
 8006eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eba:	e007      	b.n	8006ecc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f042 0201 	orr.w	r2, r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3714      	adds	r7, #20
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	40010000 	.word	0x40010000
 8006ee0:	40000400 	.word	0x40000400
 8006ee4:	40000800 	.word	0x40000800
 8006ee8:	40000c00 	.word	0x40000c00
 8006eec:	40010400 	.word	0x40010400
 8006ef0:	40014000 	.word	0x40014000
 8006ef4:	40001800 	.word	0x40001800

08006ef8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b082      	sub	sp, #8
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e041      	b.n	8006f8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d106      	bne.n	8006f24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f839 	bl	8006f96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	3304      	adds	r3, #4
 8006f34:	4619      	mov	r1, r3
 8006f36:	4610      	mov	r0, r2
 8006f38:	f000 fba2 	bl	8007680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3708      	adds	r7, #8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b083      	sub	sp, #12
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f9e:	bf00      	nop
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
	...

08006fac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d109      	bne.n	8006fd0 <HAL_TIM_PWM_Start+0x24>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	bf14      	ite	ne
 8006fc8:	2301      	movne	r3, #1
 8006fca:	2300      	moveq	r3, #0
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	e022      	b.n	8007016 <HAL_TIM_PWM_Start+0x6a>
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	2b04      	cmp	r3, #4
 8006fd4:	d109      	bne.n	8006fea <HAL_TIM_PWM_Start+0x3e>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	bf14      	ite	ne
 8006fe2:	2301      	movne	r3, #1
 8006fe4:	2300      	moveq	r3, #0
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	e015      	b.n	8007016 <HAL_TIM_PWM_Start+0x6a>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b08      	cmp	r3, #8
 8006fee:	d109      	bne.n	8007004 <HAL_TIM_PWM_Start+0x58>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	bf14      	ite	ne
 8006ffc:	2301      	movne	r3, #1
 8006ffe:	2300      	moveq	r3, #0
 8007000:	b2db      	uxtb	r3, r3
 8007002:	e008      	b.n	8007016 <HAL_TIM_PWM_Start+0x6a>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b01      	cmp	r3, #1
 800700e:	bf14      	ite	ne
 8007010:	2301      	movne	r3, #1
 8007012:	2300      	moveq	r3, #0
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e07c      	b.n	8007118 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d104      	bne.n	800702e <HAL_TIM_PWM_Start+0x82>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2202      	movs	r2, #2
 8007028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800702c:	e013      	b.n	8007056 <HAL_TIM_PWM_Start+0xaa>
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	2b04      	cmp	r3, #4
 8007032:	d104      	bne.n	800703e <HAL_TIM_PWM_Start+0x92>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2202      	movs	r2, #2
 8007038:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800703c:	e00b      	b.n	8007056 <HAL_TIM_PWM_Start+0xaa>
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	2b08      	cmp	r3, #8
 8007042:	d104      	bne.n	800704e <HAL_TIM_PWM_Start+0xa2>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2202      	movs	r2, #2
 8007048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800704c:	e003      	b.n	8007056 <HAL_TIM_PWM_Start+0xaa>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2202      	movs	r2, #2
 8007052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2201      	movs	r2, #1
 800705c:	6839      	ldr	r1, [r7, #0]
 800705e:	4618      	mov	r0, r3
 8007060:	f000 fdfe 	bl	8007c60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a2d      	ldr	r2, [pc, #180]	@ (8007120 <HAL_TIM_PWM_Start+0x174>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d004      	beq.n	8007078 <HAL_TIM_PWM_Start+0xcc>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a2c      	ldr	r2, [pc, #176]	@ (8007124 <HAL_TIM_PWM_Start+0x178>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d101      	bne.n	800707c <HAL_TIM_PWM_Start+0xd0>
 8007078:	2301      	movs	r3, #1
 800707a:	e000      	b.n	800707e <HAL_TIM_PWM_Start+0xd2>
 800707c:	2300      	movs	r3, #0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d007      	beq.n	8007092 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007090:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a22      	ldr	r2, [pc, #136]	@ (8007120 <HAL_TIM_PWM_Start+0x174>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d022      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070a4:	d01d      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007128 <HAL_TIM_PWM_Start+0x17c>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d018      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a1d      	ldr	r2, [pc, #116]	@ (800712c <HAL_TIM_PWM_Start+0x180>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d013      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a1c      	ldr	r2, [pc, #112]	@ (8007130 <HAL_TIM_PWM_Start+0x184>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d00e      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a16      	ldr	r2, [pc, #88]	@ (8007124 <HAL_TIM_PWM_Start+0x178>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d009      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a18      	ldr	r2, [pc, #96]	@ (8007134 <HAL_TIM_PWM_Start+0x188>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d004      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x136>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a16      	ldr	r2, [pc, #88]	@ (8007138 <HAL_TIM_PWM_Start+0x18c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d111      	bne.n	8007106 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f003 0307 	and.w	r3, r3, #7
 80070ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b06      	cmp	r3, #6
 80070f2:	d010      	beq.n	8007116 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f042 0201 	orr.w	r2, r2, #1
 8007102:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007104:	e007      	b.n	8007116 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f042 0201 	orr.w	r2, r2, #1
 8007114:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	40010000 	.word	0x40010000
 8007124:	40010400 	.word	0x40010400
 8007128:	40000400 	.word	0x40000400
 800712c:	40000800 	.word	0x40000800
 8007130:	40000c00 	.word	0x40000c00
 8007134:	40014000 	.word	0x40014000
 8007138:	40001800 	.word	0x40001800

0800713c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	f003 0302 	and.w	r3, r3, #2
 800715a:	2b00      	cmp	r3, #0
 800715c:	d020      	beq.n	80071a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f003 0302 	and.w	r3, r3, #2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d01b      	beq.n	80071a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f06f 0202 	mvn.w	r2, #2
 8007170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2201      	movs	r2, #1
 8007176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	699b      	ldr	r3, [r3, #24]
 800717e:	f003 0303 	and.w	r3, r3, #3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 fa5b 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 800718c:	e005      	b.n	800719a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 fa4d 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 fa5e 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	f003 0304 	and.w	r3, r3, #4
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d020      	beq.n	80071ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f003 0304 	and.w	r3, r3, #4
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d01b      	beq.n	80071ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f06f 0204 	mvn.w	r2, #4
 80071bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2202      	movs	r2, #2
 80071c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	699b      	ldr	r3, [r3, #24]
 80071ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d003      	beq.n	80071da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fa35 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 80071d8:	e005      	b.n	80071e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 fa27 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 fa38 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	f003 0308 	and.w	r3, r3, #8
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d020      	beq.n	8007238 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f003 0308 	and.w	r3, r3, #8
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d01b      	beq.n	8007238 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f06f 0208 	mvn.w	r2, #8
 8007208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2204      	movs	r2, #4
 800720e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	f003 0303 	and.w	r3, r3, #3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 fa0f 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 8007224:	e005      	b.n	8007232 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fa01 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 fa12 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	f003 0310 	and.w	r3, r3, #16
 800723e:	2b00      	cmp	r3, #0
 8007240:	d020      	beq.n	8007284 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f003 0310 	and.w	r3, r3, #16
 8007248:	2b00      	cmp	r3, #0
 800724a:	d01b      	beq.n	8007284 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f06f 0210 	mvn.w	r2, #16
 8007254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2208      	movs	r2, #8
 800725a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007266:	2b00      	cmp	r3, #0
 8007268:	d003      	beq.n	8007272 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f9e9 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 8007270:	e005      	b.n	800727e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 f9db 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 f9ec 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00c      	beq.n	80072a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d007      	beq.n	80072a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f06f 0201 	mvn.w	r2, #1
 80072a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7fb fd7e 	bl	8002da4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00c      	beq.n	80072cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d007      	beq.n	80072cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 fd76 	bl	8007db8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00c      	beq.n	80072f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d007      	beq.n	80072f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 f9bd 	bl	800766a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	f003 0320 	and.w	r3, r3, #32
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00c      	beq.n	8007314 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f003 0320 	and.w	r3, r3, #32
 8007300:	2b00      	cmp	r3, #0
 8007302:	d007      	beq.n	8007314 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f06f 0220 	mvn.w	r2, #32
 800730c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fd48 	bl	8007da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007314:	bf00      	nop
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b086      	sub	sp, #24
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007332:	2b01      	cmp	r3, #1
 8007334:	d101      	bne.n	800733a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007336:	2302      	movs	r3, #2
 8007338:	e0ae      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2201      	movs	r2, #1
 800733e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b0c      	cmp	r3, #12
 8007346:	f200 809f 	bhi.w	8007488 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800734a:	a201      	add	r2, pc, #4	@ (adr r2, 8007350 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800734c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007350:	08007385 	.word	0x08007385
 8007354:	08007489 	.word	0x08007489
 8007358:	08007489 	.word	0x08007489
 800735c:	08007489 	.word	0x08007489
 8007360:	080073c5 	.word	0x080073c5
 8007364:	08007489 	.word	0x08007489
 8007368:	08007489 	.word	0x08007489
 800736c:	08007489 	.word	0x08007489
 8007370:	08007407 	.word	0x08007407
 8007374:	08007489 	.word	0x08007489
 8007378:	08007489 	.word	0x08007489
 800737c:	08007489 	.word	0x08007489
 8007380:	08007447 	.word	0x08007447
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68b9      	ldr	r1, [r7, #8]
 800738a:	4618      	mov	r0, r3
 800738c:	f000 fa1e 	bl	80077cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	699a      	ldr	r2, [r3, #24]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f042 0208 	orr.w	r2, r2, #8
 800739e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	699a      	ldr	r2, [r3, #24]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0204 	bic.w	r2, r2, #4
 80073ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6999      	ldr	r1, [r3, #24]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	691a      	ldr	r2, [r3, #16]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	619a      	str	r2, [r3, #24]
      break;
 80073c2:	e064      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f000 fa6e 	bl	80078ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	699a      	ldr	r2, [r3, #24]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6999      	ldr	r1, [r3, #24]
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	021a      	lsls	r2, r3, #8
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	430a      	orrs	r2, r1
 8007402:	619a      	str	r2, [r3, #24]
      break;
 8007404:	e043      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68b9      	ldr	r1, [r7, #8]
 800740c:	4618      	mov	r0, r3
 800740e:	f000 fac3 	bl	8007998 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69da      	ldr	r2, [r3, #28]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f042 0208 	orr.w	r2, r2, #8
 8007420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69da      	ldr	r2, [r3, #28]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0204 	bic.w	r2, r2, #4
 8007430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	69d9      	ldr	r1, [r3, #28]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	691a      	ldr	r2, [r3, #16]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	61da      	str	r2, [r3, #28]
      break;
 8007444:	e023      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68b9      	ldr	r1, [r7, #8]
 800744c:	4618      	mov	r0, r3
 800744e:	f000 fb17 	bl	8007a80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69da      	ldr	r2, [r3, #28]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69d9      	ldr	r1, [r3, #28]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	021a      	lsls	r2, r3, #8
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	61da      	str	r2, [r3, #28]
      break;
 8007486:	e002      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	75fb      	strb	r3, [r7, #23]
      break;
 800748c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d101      	bne.n	80074bc <HAL_TIM_ConfigClockSource+0x1c>
 80074b8:	2302      	movs	r3, #2
 80074ba:	e0b4      	b.n	8007626 <HAL_TIM_ConfigClockSource+0x186>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f4:	d03e      	beq.n	8007574 <HAL_TIM_ConfigClockSource+0xd4>
 80074f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074fa:	f200 8087 	bhi.w	800760c <HAL_TIM_ConfigClockSource+0x16c>
 80074fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007502:	f000 8086 	beq.w	8007612 <HAL_TIM_ConfigClockSource+0x172>
 8007506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800750a:	d87f      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800750c:	2b70      	cmp	r3, #112	@ 0x70
 800750e:	d01a      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0xa6>
 8007510:	2b70      	cmp	r3, #112	@ 0x70
 8007512:	d87b      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 8007514:	2b60      	cmp	r3, #96	@ 0x60
 8007516:	d050      	beq.n	80075ba <HAL_TIM_ConfigClockSource+0x11a>
 8007518:	2b60      	cmp	r3, #96	@ 0x60
 800751a:	d877      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800751c:	2b50      	cmp	r3, #80	@ 0x50
 800751e:	d03c      	beq.n	800759a <HAL_TIM_ConfigClockSource+0xfa>
 8007520:	2b50      	cmp	r3, #80	@ 0x50
 8007522:	d873      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 8007524:	2b40      	cmp	r3, #64	@ 0x40
 8007526:	d058      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x13a>
 8007528:	2b40      	cmp	r3, #64	@ 0x40
 800752a:	d86f      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b30      	cmp	r3, #48	@ 0x30
 800752e:	d064      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007530:	2b30      	cmp	r3, #48	@ 0x30
 8007532:	d86b      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 8007534:	2b20      	cmp	r3, #32
 8007536:	d060      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007538:	2b20      	cmp	r3, #32
 800753a:	d867      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800753c:	2b00      	cmp	r3, #0
 800753e:	d05c      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007540:	2b10      	cmp	r3, #16
 8007542:	d05a      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007544:	e062      	b.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007556:	f000 fb63 	bl	8007c20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007568:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68ba      	ldr	r2, [r7, #8]
 8007570:	609a      	str	r2, [r3, #8]
      break;
 8007572:	e04f      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007584:	f000 fb4c 	bl	8007c20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007596:	609a      	str	r2, [r3, #8]
      break;
 8007598:	e03c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075a6:	461a      	mov	r2, r3
 80075a8:	f000 fac0 	bl	8007b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2150      	movs	r1, #80	@ 0x50
 80075b2:	4618      	mov	r0, r3
 80075b4:	f000 fb19 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 80075b8:	e02c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075c6:	461a      	mov	r2, r3
 80075c8:	f000 fadf 	bl	8007b8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2160      	movs	r1, #96	@ 0x60
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 fb09 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 80075d8:	e01c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075e6:	461a      	mov	r2, r3
 80075e8:	f000 faa0 	bl	8007b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2140      	movs	r1, #64	@ 0x40
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 faf9 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 80075f8:	e00c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4619      	mov	r1, r3
 8007604:	4610      	mov	r0, r2
 8007606:	f000 faf0 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 800760a:	e003      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	73fb      	strb	r3, [r7, #15]
      break;
 8007610:	e000      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007612:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007624:	7bfb      	ldrb	r3, [r7, #15]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800762e:	b480      	push	{r7}
 8007630:	b083      	sub	sp, #12
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007636:	bf00      	nop
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007642:	b480      	push	{r7}
 8007644:	b083      	sub	sp, #12
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800764a:	bf00      	nop
 800764c:	370c      	adds	r7, #12
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr

08007656 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007656:	b480      	push	{r7}
 8007658:	b083      	sub	sp, #12
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800765e:	bf00      	nop
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007672:	bf00      	nop
 8007674:	370c      	adds	r7, #12
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
	...

08007680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a43      	ldr	r2, [pc, #268]	@ (80077a0 <TIM_Base_SetConfig+0x120>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d013      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769e:	d00f      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a40      	ldr	r2, [pc, #256]	@ (80077a4 <TIM_Base_SetConfig+0x124>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00b      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a3f      	ldr	r2, [pc, #252]	@ (80077a8 <TIM_Base_SetConfig+0x128>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d007      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a3e      	ldr	r2, [pc, #248]	@ (80077ac <TIM_Base_SetConfig+0x12c>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d003      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a3d      	ldr	r2, [pc, #244]	@ (80077b0 <TIM_Base_SetConfig+0x130>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d108      	bne.n	80076d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a32      	ldr	r2, [pc, #200]	@ (80077a0 <TIM_Base_SetConfig+0x120>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d02b      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e0:	d027      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a2f      	ldr	r2, [pc, #188]	@ (80077a4 <TIM_Base_SetConfig+0x124>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d023      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a2e      	ldr	r2, [pc, #184]	@ (80077a8 <TIM_Base_SetConfig+0x128>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d01f      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a2d      	ldr	r2, [pc, #180]	@ (80077ac <TIM_Base_SetConfig+0x12c>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d01b      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a2c      	ldr	r2, [pc, #176]	@ (80077b0 <TIM_Base_SetConfig+0x130>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d017      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a2b      	ldr	r2, [pc, #172]	@ (80077b4 <TIM_Base_SetConfig+0x134>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d013      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a2a      	ldr	r2, [pc, #168]	@ (80077b8 <TIM_Base_SetConfig+0x138>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d00f      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a29      	ldr	r2, [pc, #164]	@ (80077bc <TIM_Base_SetConfig+0x13c>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d00b      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a28      	ldr	r2, [pc, #160]	@ (80077c0 <TIM_Base_SetConfig+0x140>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d007      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a27      	ldr	r2, [pc, #156]	@ (80077c4 <TIM_Base_SetConfig+0x144>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d003      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a26      	ldr	r2, [pc, #152]	@ (80077c8 <TIM_Base_SetConfig+0x148>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d108      	bne.n	8007744 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	4313      	orrs	r3, r2
 8007742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	4313      	orrs	r3, r2
 8007750:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	689a      	ldr	r2, [r3, #8]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a0e      	ldr	r2, [pc, #56]	@ (80077a0 <TIM_Base_SetConfig+0x120>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d003      	beq.n	8007772 <TIM_Base_SetConfig+0xf2>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a10      	ldr	r2, [pc, #64]	@ (80077b0 <TIM_Base_SetConfig+0x130>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d103      	bne.n	800777a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	691a      	ldr	r2, [r3, #16]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f043 0204 	orr.w	r2, r3, #4
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	601a      	str	r2, [r3, #0]
}
 8007792:	bf00      	nop
 8007794:	3714      	adds	r7, #20
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	40010000 	.word	0x40010000
 80077a4:	40000400 	.word	0x40000400
 80077a8:	40000800 	.word	0x40000800
 80077ac:	40000c00 	.word	0x40000c00
 80077b0:	40010400 	.word	0x40010400
 80077b4:	40014000 	.word	0x40014000
 80077b8:	40014400 	.word	0x40014400
 80077bc:	40014800 	.word	0x40014800
 80077c0:	40001800 	.word	0x40001800
 80077c4:	40001c00 	.word	0x40001c00
 80077c8:	40002000 	.word	0x40002000

080077cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b087      	sub	sp, #28
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a1b      	ldr	r3, [r3, #32]
 80077e0:	f023 0201 	bic.w	r2, r3, #1
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	699b      	ldr	r3, [r3, #24]
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f023 0303 	bic.w	r3, r3, #3
 8007802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4313      	orrs	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	f023 0302 	bic.w	r3, r3, #2
 8007814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	4313      	orrs	r3, r2
 800781e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a20      	ldr	r2, [pc, #128]	@ (80078a4 <TIM_OC1_SetConfig+0xd8>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d003      	beq.n	8007830 <TIM_OC1_SetConfig+0x64>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a1f      	ldr	r2, [pc, #124]	@ (80078a8 <TIM_OC1_SetConfig+0xdc>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d10c      	bne.n	800784a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	f023 0308 	bic.w	r3, r3, #8
 8007836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	697a      	ldr	r2, [r7, #20]
 800783e:	4313      	orrs	r3, r2
 8007840:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	f023 0304 	bic.w	r3, r3, #4
 8007848:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a15      	ldr	r2, [pc, #84]	@ (80078a4 <TIM_OC1_SetConfig+0xd8>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d003      	beq.n	800785a <TIM_OC1_SetConfig+0x8e>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a14      	ldr	r2, [pc, #80]	@ (80078a8 <TIM_OC1_SetConfig+0xdc>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d111      	bne.n	800787e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	695b      	ldr	r3, [r3, #20]
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	4313      	orrs	r3, r2
 8007872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	693a      	ldr	r2, [r7, #16]
 800787a:	4313      	orrs	r3, r2
 800787c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	621a      	str	r2, [r3, #32]
}
 8007898:	bf00      	nop
 800789a:	371c      	adds	r7, #28
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr
 80078a4:	40010000 	.word	0x40010000
 80078a8:	40010400 	.word	0x40010400

080078ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a1b      	ldr	r3, [r3, #32]
 80078c0:	f023 0210 	bic.w	r2, r3, #16
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	699b      	ldr	r3, [r3, #24]
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	021b      	lsls	r3, r3, #8
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f023 0320 	bic.w	r3, r3, #32
 80078f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	011b      	lsls	r3, r3, #4
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	4313      	orrs	r3, r2
 8007902:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a22      	ldr	r2, [pc, #136]	@ (8007990 <TIM_OC2_SetConfig+0xe4>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d003      	beq.n	8007914 <TIM_OC2_SetConfig+0x68>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a21      	ldr	r2, [pc, #132]	@ (8007994 <TIM_OC2_SetConfig+0xe8>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d10d      	bne.n	8007930 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800791a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	4313      	orrs	r3, r2
 8007926:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800792e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a17      	ldr	r2, [pc, #92]	@ (8007990 <TIM_OC2_SetConfig+0xe4>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d003      	beq.n	8007940 <TIM_OC2_SetConfig+0x94>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	4a16      	ldr	r2, [pc, #88]	@ (8007994 <TIM_OC2_SetConfig+0xe8>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d113      	bne.n	8007968 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007946:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800794e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	695b      	ldr	r3, [r3, #20]
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	4313      	orrs	r3, r2
 800795a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	699b      	ldr	r3, [r3, #24]
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	693a      	ldr	r2, [r7, #16]
 8007964:	4313      	orrs	r3, r2
 8007966:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	693a      	ldr	r2, [r7, #16]
 800796c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	685a      	ldr	r2, [r3, #4]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	697a      	ldr	r2, [r7, #20]
 8007980:	621a      	str	r2, [r3, #32]
}
 8007982:	bf00      	nop
 8007984:	371c      	adds	r7, #28
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	40010000 	.word	0x40010000
 8007994:	40010400 	.word	0x40010400

08007998 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	69db      	ldr	r3, [r3, #28]
 80079be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f023 0303 	bic.w	r3, r3, #3
 80079ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	021b      	lsls	r3, r3, #8
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a21      	ldr	r2, [pc, #132]	@ (8007a78 <TIM_OC3_SetConfig+0xe0>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d003      	beq.n	80079fe <TIM_OC3_SetConfig+0x66>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a20      	ldr	r2, [pc, #128]	@ (8007a7c <TIM_OC3_SetConfig+0xe4>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d10d      	bne.n	8007a1a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	021b      	lsls	r3, r3, #8
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a16      	ldr	r2, [pc, #88]	@ (8007a78 <TIM_OC3_SetConfig+0xe0>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d003      	beq.n	8007a2a <TIM_OC3_SetConfig+0x92>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a15      	ldr	r2, [pc, #84]	@ (8007a7c <TIM_OC3_SetConfig+0xe4>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d113      	bne.n	8007a52 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	011b      	lsls	r3, r3, #4
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	011b      	lsls	r3, r3, #4
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	685a      	ldr	r2, [r3, #4]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	621a      	str	r2, [r3, #32]
}
 8007a6c:	bf00      	nop
 8007a6e:	371c      	adds	r7, #28
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr
 8007a78:	40010000 	.word	0x40010000
 8007a7c:	40010400 	.word	0x40010400

08007a80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b087      	sub	sp, #28
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a1b      	ldr	r3, [r3, #32]
 8007a94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	69db      	ldr	r3, [r3, #28]
 8007aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ab6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	021b      	lsls	r3, r3, #8
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007aca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	031b      	lsls	r3, r3, #12
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a12      	ldr	r2, [pc, #72]	@ (8007b24 <TIM_OC4_SetConfig+0xa4>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d003      	beq.n	8007ae8 <TIM_OC4_SetConfig+0x68>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a11      	ldr	r2, [pc, #68]	@ (8007b28 <TIM_OC4_SetConfig+0xa8>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d109      	bne.n	8007afc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007aee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	019b      	lsls	r3, r3, #6
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	621a      	str	r2, [r3, #32]
}
 8007b16:	bf00      	nop
 8007b18:	371c      	adds	r7, #28
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	40010000 	.word	0x40010000
 8007b28:	40010400 	.word	0x40010400

08007b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b087      	sub	sp, #28
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a1b      	ldr	r3, [r3, #32]
 8007b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	f023 0201 	bic.w	r2, r3, #1
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	699b      	ldr	r3, [r3, #24]
 8007b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	011b      	lsls	r3, r3, #4
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	f023 030a 	bic.w	r3, r3, #10
 8007b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	621a      	str	r2, [r3, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	371c      	adds	r7, #28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b087      	sub	sp, #28
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	60f8      	str	r0, [r7, #12]
 8007b92:	60b9      	str	r1, [r7, #8]
 8007b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	f023 0210 	bic.w	r2, r3, #16
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	699b      	ldr	r3, [r3, #24]
 8007bac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	031b      	lsls	r3, r3, #12
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	011b      	lsls	r3, r3, #4
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	693a      	ldr	r2, [r7, #16]
 8007bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	621a      	str	r2, [r3, #32]
}
 8007bde:	bf00      	nop
 8007be0:	371c      	adds	r7, #28
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bea:	b480      	push	{r7}
 8007bec:	b085      	sub	sp, #20
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
 8007bf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	f043 0307 	orr.w	r3, r3, #7
 8007c0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	609a      	str	r2, [r3, #8]
}
 8007c14:	bf00      	nop
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b087      	sub	sp, #28
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
 8007c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	021a      	lsls	r2, r3, #8
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	431a      	orrs	r2, r3
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	697a      	ldr	r2, [r7, #20]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	609a      	str	r2, [r3, #8]
}
 8007c54:	bf00      	nop
 8007c56:	371c      	adds	r7, #28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	f003 031f 	and.w	r3, r3, #31
 8007c72:	2201      	movs	r2, #1
 8007c74:	fa02 f303 	lsl.w	r3, r2, r3
 8007c78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6a1a      	ldr	r2, [r3, #32]
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	43db      	mvns	r3, r3
 8007c82:	401a      	ands	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a1a      	ldr	r2, [r3, #32]
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	f003 031f 	and.w	r3, r3, #31
 8007c92:	6879      	ldr	r1, [r7, #4]
 8007c94:	fa01 f303 	lsl.w	r3, r1, r3
 8007c98:	431a      	orrs	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	621a      	str	r2, [r3, #32]
}
 8007c9e:	bf00      	nop
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
	...

08007cac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b085      	sub	sp, #20
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d101      	bne.n	8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	e05a      	b.n	8007d7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2202      	movs	r2, #2
 8007cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a21      	ldr	r2, [pc, #132]	@ (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d022      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d10:	d01d      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a1d      	ldr	r2, [pc, #116]	@ (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d018      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a1b      	ldr	r2, [pc, #108]	@ (8007d90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d013      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d00e      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a18      	ldr	r2, [pc, #96]	@ (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d009      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a17      	ldr	r2, [pc, #92]	@ (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d004      	beq.n	8007d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a15      	ldr	r2, [pc, #84]	@ (8007da0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d10c      	bne.n	8007d68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	68ba      	ldr	r2, [r7, #8]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	40010000 	.word	0x40010000
 8007d8c:	40000400 	.word	0x40000400
 8007d90:	40000800 	.word	0x40000800
 8007d94:	40000c00 	.word	0x40000c00
 8007d98:	40010400 	.word	0x40010400
 8007d9c:	40014000 	.word	0x40014000
 8007da0:	40001800 	.word	0x40001800

08007da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e042      	b.n	8007e64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d106      	bne.n	8007df8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f7fb fca4 	bl	8003740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2224      	movs	r2, #36	@ 0x24
 8007dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68da      	ldr	r2, [r3, #12]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 fe09 	bl	8008a28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	691a      	ldr	r2, [r3, #16]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	695a      	ldr	r2, [r3, #20]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68da      	ldr	r2, [r3, #12]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2220      	movs	r2, #32
 8007e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2220      	movs	r2, #32
 8007e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3708      	adds	r7, #8
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b08a      	sub	sp, #40	@ 0x28
 8007e70:	af02      	add	r7, sp, #8
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	603b      	str	r3, [r7, #0]
 8007e78:	4613      	mov	r3, r2
 8007e7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b20      	cmp	r3, #32
 8007e8a:	d175      	bne.n	8007f78 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d002      	beq.n	8007e98 <HAL_UART_Transmit+0x2c>
 8007e92:	88fb      	ldrh	r3, [r7, #6]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e06e      	b.n	8007f7a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2221      	movs	r2, #33	@ 0x21
 8007ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007eaa:	f7fc f9c7 	bl	800423c <HAL_GetTick>
 8007eae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	88fa      	ldrh	r2, [r7, #6]
 8007eb4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	88fa      	ldrh	r2, [r7, #6]
 8007eba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ec4:	d108      	bne.n	8007ed8 <HAL_UART_Transmit+0x6c>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d104      	bne.n	8007ed8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	61bb      	str	r3, [r7, #24]
 8007ed6:	e003      	b.n	8007ee0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007edc:	2300      	movs	r3, #0
 8007ede:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ee0:	e02e      	b.n	8007f40 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	2180      	movs	r1, #128	@ 0x80
 8007eec:	68f8      	ldr	r0, [r7, #12]
 8007eee:	f000 fb6d 	bl	80085cc <UART_WaitOnFlagUntilTimeout>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d005      	beq.n	8007f04 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2220      	movs	r2, #32
 8007efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e03a      	b.n	8007f7a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10b      	bne.n	8007f22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	881b      	ldrh	r3, [r3, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	3302      	adds	r3, #2
 8007f1e:	61bb      	str	r3, [r7, #24]
 8007f20:	e007      	b.n	8007f32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	781a      	ldrb	r2, [r3, #0]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1cb      	bne.n	8007ee2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	9300      	str	r3, [sp, #0]
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	2200      	movs	r2, #0
 8007f52:	2140      	movs	r1, #64	@ 0x40
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 fb39 	bl	80085cc <UART_WaitOnFlagUntilTimeout>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d005      	beq.n	8007f6c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2220      	movs	r2, #32
 8007f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	e006      	b.n	8007f7a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2220      	movs	r2, #32
 8007f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007f74:	2300      	movs	r3, #0
 8007f76:	e000      	b.n	8007f7a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007f78:	2302      	movs	r3, #2
  }
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3720      	adds	r7, #32
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}

08007f82 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b08c      	sub	sp, #48	@ 0x30
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	60f8      	str	r0, [r7, #12]
 8007f8a:	60b9      	str	r1, [r7, #8]
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	2b20      	cmp	r3, #32
 8007f9a:	d14a      	bne.n	8008032 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d002      	beq.n	8007fa8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007fa2:	88fb      	ldrh	r3, [r7, #6]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d101      	bne.n	8007fac <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e043      	b.n	8008034 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8007fb8:	88fb      	ldrh	r3, [r7, #6]
 8007fba:	461a      	mov	r2, r3
 8007fbc:	68b9      	ldr	r1, [r7, #8]
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 fb5d 	bl	800867e <UART_Start_Receive_IT>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007fca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d12c      	bne.n	800802c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d125      	bne.n	8008026 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fda:	2300      	movs	r3, #0
 8007fdc:	613b      	str	r3, [r7, #16]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	613b      	str	r3, [r7, #16]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	613b      	str	r3, [r7, #16]
 8007fee:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	e853 3f00 	ldrex	r3, [r3]
 8007ffe:	617b      	str	r3, [r7, #20]
   return(result);
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	f043 0310 	orr.w	r3, r3, #16
 8008006:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008010:	627a      	str	r2, [r7, #36]	@ 0x24
 8008012:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008014:	6a39      	ldr	r1, [r7, #32]
 8008016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008018:	e841 2300 	strex	r3, r2, [r1]
 800801c:	61fb      	str	r3, [r7, #28]
   return(result);
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1e5      	bne.n	8007ff0 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8008024:	e002      	b.n	800802c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800802c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008030:	e000      	b.n	8008034 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008032:	2302      	movs	r3, #2
  }
}
 8008034:	4618      	mov	r0, r3
 8008036:	3730      	adds	r7, #48	@ 0x30
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b0ba      	sub	sp, #232	@ 0xe8
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008062:	2300      	movs	r3, #0
 8008064:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008068:	2300      	movs	r3, #0
 800806a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800806e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008072:	f003 030f 	and.w	r3, r3, #15
 8008076:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800807a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10f      	bne.n	80080a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008086:	f003 0320 	and.w	r3, r3, #32
 800808a:	2b00      	cmp	r3, #0
 800808c:	d009      	beq.n	80080a2 <HAL_UART_IRQHandler+0x66>
 800808e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008092:	f003 0320 	and.w	r3, r3, #32
 8008096:	2b00      	cmp	r3, #0
 8008098:	d003      	beq.n	80080a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 fc05 	bl	80088aa <UART_Receive_IT>
      return;
 80080a0:	e273      	b.n	800858a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f000 80de 	beq.w	8008268 <HAL_UART_IRQHandler+0x22c>
 80080ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080b0:	f003 0301 	and.w	r3, r3, #1
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d106      	bne.n	80080c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 80d1 	beq.w	8008268 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ca:	f003 0301 	and.w	r3, r3, #1
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00b      	beq.n	80080ea <HAL_UART_IRQHandler+0xae>
 80080d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d005      	beq.n	80080ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e2:	f043 0201 	orr.w	r2, r3, #1
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ee:	f003 0304 	and.w	r3, r3, #4
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00b      	beq.n	800810e <HAL_UART_IRQHandler+0xd2>
 80080f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d005      	beq.n	800810e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008106:	f043 0202 	orr.w	r2, r3, #2
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800810e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008112:	f003 0302 	and.w	r3, r3, #2
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00b      	beq.n	8008132 <HAL_UART_IRQHandler+0xf6>
 800811a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800811e:	f003 0301 	and.w	r3, r3, #1
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812a:	f043 0204 	orr.w	r2, r3, #4
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008136:	f003 0308 	and.w	r3, r3, #8
 800813a:	2b00      	cmp	r3, #0
 800813c:	d011      	beq.n	8008162 <HAL_UART_IRQHandler+0x126>
 800813e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008142:	f003 0320 	and.w	r3, r3, #32
 8008146:	2b00      	cmp	r3, #0
 8008148:	d105      	bne.n	8008156 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800814a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800814e:	f003 0301 	and.w	r3, r3, #1
 8008152:	2b00      	cmp	r3, #0
 8008154:	d005      	beq.n	8008162 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815a:	f043 0208 	orr.w	r2, r3, #8
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008166:	2b00      	cmp	r3, #0
 8008168:	f000 820a 	beq.w	8008580 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800816c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008170:	f003 0320 	and.w	r3, r3, #32
 8008174:	2b00      	cmp	r3, #0
 8008176:	d008      	beq.n	800818a <HAL_UART_IRQHandler+0x14e>
 8008178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800817c:	f003 0320 	and.w	r3, r3, #32
 8008180:	2b00      	cmp	r3, #0
 8008182:	d002      	beq.n	800818a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f000 fb90 	bl	80088aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008194:	2b40      	cmp	r3, #64	@ 0x40
 8008196:	bf0c      	ite	eq
 8008198:	2301      	moveq	r3, #1
 800819a:	2300      	movne	r3, #0
 800819c:	b2db      	uxtb	r3, r3
 800819e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081a6:	f003 0308 	and.w	r3, r3, #8
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d103      	bne.n	80081b6 <HAL_UART_IRQHandler+0x17a>
 80081ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d04f      	beq.n	8008256 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 fa9b 	bl	80086f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	695b      	ldr	r3, [r3, #20]
 80081c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081c6:	2b40      	cmp	r3, #64	@ 0x40
 80081c8:	d141      	bne.n	800824e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	3314      	adds	r3, #20
 80081d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081d8:	e853 3f00 	ldrex	r3, [r3]
 80081dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80081e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3314      	adds	r3, #20
 80081f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80081f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80081fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008202:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008206:	e841 2300 	strex	r3, r2, [r1]
 800820a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800820e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1d9      	bne.n	80081ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800821a:	2b00      	cmp	r3, #0
 800821c:	d013      	beq.n	8008246 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008222:	4a8a      	ldr	r2, [pc, #552]	@ (800844c <HAL_UART_IRQHandler+0x410>)
 8008224:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800822a:	4618      	mov	r0, r3
 800822c:	f7fc f9b7 	bl	800459e <HAL_DMA_Abort_IT>
 8008230:	4603      	mov	r3, r0
 8008232:	2b00      	cmp	r3, #0
 8008234:	d016      	beq.n	8008264 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800823a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008240:	4610      	mov	r0, r2
 8008242:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008244:	e00e      	b.n	8008264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 f9b6 	bl	80085b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800824c:	e00a      	b.n	8008264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f9b2 	bl	80085b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008254:	e006      	b.n	8008264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 f9ae 	bl	80085b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008262:	e18d      	b.n	8008580 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008264:	bf00      	nop
    return;
 8008266:	e18b      	b.n	8008580 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800826c:	2b01      	cmp	r3, #1
 800826e:	f040 8167 	bne.w	8008540 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008276:	f003 0310 	and.w	r3, r3, #16
 800827a:	2b00      	cmp	r3, #0
 800827c:	f000 8160 	beq.w	8008540 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008284:	f003 0310 	and.w	r3, r3, #16
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 8159 	beq.w	8008540 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800828e:	2300      	movs	r3, #0
 8008290:	60bb      	str	r3, [r7, #8]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	60bb      	str	r3, [r7, #8]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	60bb      	str	r3, [r7, #8]
 80082a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ae:	2b40      	cmp	r3, #64	@ 0x40
 80082b0:	f040 80ce 	bne.w	8008450 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 80a9 	beq.w	800841c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80082ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082d2:	429a      	cmp	r2, r3
 80082d4:	f080 80a2 	bcs.w	800841c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082e4:	69db      	ldr	r3, [r3, #28]
 80082e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082ea:	f000 8088 	beq.w	80083fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	330c      	adds	r3, #12
 80082f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008304:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008308:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800830c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	330c      	adds	r3, #12
 8008316:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800831a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800831e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008326:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800832a:	e841 2300 	strex	r3, r2, [r1]
 800832e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1d9      	bne.n	80082ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3314      	adds	r3, #20
 8008340:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008344:	e853 3f00 	ldrex	r3, [r3]
 8008348:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800834a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800834c:	f023 0301 	bic.w	r3, r3, #1
 8008350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	3314      	adds	r3, #20
 800835a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800835e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008362:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008364:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008366:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800836a:	e841 2300 	strex	r3, r2, [r1]
 800836e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008372:	2b00      	cmp	r3, #0
 8008374:	d1e1      	bne.n	800833a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	3314      	adds	r3, #20
 800837c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800837e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008380:	e853 3f00 	ldrex	r3, [r3]
 8008384:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800838c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3314      	adds	r3, #20
 8008396:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800839a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800839c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083a2:	e841 2300 	strex	r3, r2, [r1]
 80083a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1e3      	bne.n	8008376 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2220      	movs	r2, #32
 80083b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	330c      	adds	r3, #12
 80083c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083c6:	e853 3f00 	ldrex	r3, [r3]
 80083ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083ce:	f023 0310 	bic.w	r3, r3, #16
 80083d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	330c      	adds	r3, #12
 80083dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80083e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80083e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083e8:	e841 2300 	strex	r3, r2, [r1]
 80083ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1e3      	bne.n	80083bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7fc f860 	bl	80044be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2202      	movs	r2, #2
 8008402:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800840c:	b29b      	uxth	r3, r3
 800840e:	1ad3      	subs	r3, r2, r3
 8008410:	b29b      	uxth	r3, r3
 8008412:	4619      	mov	r1, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f7fb fe29 	bl	800406c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800841a:	e0b3      	b.n	8008584 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008420:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008424:	429a      	cmp	r2, r3
 8008426:	f040 80ad 	bne.w	8008584 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008434:	f040 80a6 	bne.w	8008584 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008442:	4619      	mov	r1, r3
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f7fb fe11 	bl	800406c <HAL_UARTEx_RxEventCallback>
      return;
 800844a:	e09b      	b.n	8008584 <HAL_UART_IRQHandler+0x548>
 800844c:	080087b9 	.word	0x080087b9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008458:	b29b      	uxth	r3, r3
 800845a:	1ad3      	subs	r3, r2, r3
 800845c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008464:	b29b      	uxth	r3, r3
 8008466:	2b00      	cmp	r3, #0
 8008468:	f000 808e 	beq.w	8008588 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800846c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008470:	2b00      	cmp	r3, #0
 8008472:	f000 8089 	beq.w	8008588 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	330c      	adds	r3, #12
 800847c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800848c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	330c      	adds	r3, #12
 8008496:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800849a:	647a      	str	r2, [r7, #68]	@ 0x44
 800849c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1e3      	bne.n	8008476 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3314      	adds	r3, #20
 80084b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	e853 3f00 	ldrex	r3, [r3]
 80084bc:	623b      	str	r3, [r7, #32]
   return(result);
 80084be:	6a3b      	ldr	r3, [r7, #32]
 80084c0:	f023 0301 	bic.w	r3, r3, #1
 80084c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	3314      	adds	r3, #20
 80084ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80084d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80084d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084da:	e841 2300 	strex	r3, r2, [r1]
 80084de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1e3      	bne.n	80084ae <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2220      	movs	r2, #32
 80084ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	e853 3f00 	ldrex	r3, [r3]
 8008502:	60fb      	str	r3, [r7, #12]
   return(result);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f023 0310 	bic.w	r3, r3, #16
 800850a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	330c      	adds	r3, #12
 8008514:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008518:	61fa      	str	r2, [r7, #28]
 800851a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851c:	69b9      	ldr	r1, [r7, #24]
 800851e:	69fa      	ldr	r2, [r7, #28]
 8008520:	e841 2300 	strex	r3, r2, [r1]
 8008524:	617b      	str	r3, [r7, #20]
   return(result);
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d1e3      	bne.n	80084f4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008532:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008536:	4619      	mov	r1, r3
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7fb fd97 	bl	800406c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800853e:	e023      	b.n	8008588 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008548:	2b00      	cmp	r3, #0
 800854a:	d009      	beq.n	8008560 <HAL_UART_IRQHandler+0x524>
 800854c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008554:	2b00      	cmp	r3, #0
 8008556:	d003      	beq.n	8008560 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 f93e 	bl	80087da <UART_Transmit_IT>
    return;
 800855e:	e014      	b.n	800858a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00e      	beq.n	800858a <HAL_UART_IRQHandler+0x54e>
 800856c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008574:	2b00      	cmp	r3, #0
 8008576:	d008      	beq.n	800858a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f97e 	bl	800887a <UART_EndTransmit_IT>
    return;
 800857e:	e004      	b.n	800858a <HAL_UART_IRQHandler+0x54e>
    return;
 8008580:	bf00      	nop
 8008582:	e002      	b.n	800858a <HAL_UART_IRQHandler+0x54e>
      return;
 8008584:	bf00      	nop
 8008586:	e000      	b.n	800858a <HAL_UART_IRQHandler+0x54e>
      return;
 8008588:	bf00      	nop
  }
}
 800858a:	37e8      	adds	r7, #232	@ 0xe8
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008598:	bf00      	nop
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b086      	sub	sp, #24
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	603b      	str	r3, [r7, #0]
 80085d8:	4613      	mov	r3, r2
 80085da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085dc:	e03b      	b.n	8008656 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085de:	6a3b      	ldr	r3, [r7, #32]
 80085e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085e4:	d037      	beq.n	8008656 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085e6:	f7fb fe29 	bl	800423c <HAL_GetTick>
 80085ea:	4602      	mov	r2, r0
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	6a3a      	ldr	r2, [r7, #32]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d302      	bcc.n	80085fc <UART_WaitOnFlagUntilTimeout+0x30>
 80085f6:	6a3b      	ldr	r3, [r7, #32]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d101      	bne.n	8008600 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80085fc:	2303      	movs	r3, #3
 80085fe:	e03a      	b.n	8008676 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	f003 0304 	and.w	r3, r3, #4
 800860a:	2b00      	cmp	r3, #0
 800860c:	d023      	beq.n	8008656 <UART_WaitOnFlagUntilTimeout+0x8a>
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	2b80      	cmp	r3, #128	@ 0x80
 8008612:	d020      	beq.n	8008656 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2b40      	cmp	r3, #64	@ 0x40
 8008618:	d01d      	beq.n	8008656 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f003 0308 	and.w	r3, r3, #8
 8008624:	2b08      	cmp	r3, #8
 8008626:	d116      	bne.n	8008656 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008628:	2300      	movs	r3, #0
 800862a:	617b      	str	r3, [r7, #20]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	617b      	str	r3, [r7, #20]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	617b      	str	r3, [r7, #20]
 800863c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f000 f857 	bl	80086f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2208      	movs	r2, #8
 8008648:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2200      	movs	r2, #0
 800864e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e00f      	b.n	8008676 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	4013      	ands	r3, r2
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	429a      	cmp	r2, r3
 8008664:	bf0c      	ite	eq
 8008666:	2301      	moveq	r3, #1
 8008668:	2300      	movne	r3, #0
 800866a:	b2db      	uxtb	r3, r3
 800866c:	461a      	mov	r2, r3
 800866e:	79fb      	ldrb	r3, [r7, #7]
 8008670:	429a      	cmp	r2, r3
 8008672:	d0b4      	beq.n	80085de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}

0800867e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800867e:	b480      	push	{r7}
 8008680:	b085      	sub	sp, #20
 8008682:	af00      	add	r7, sp, #0
 8008684:	60f8      	str	r0, [r7, #12]
 8008686:	60b9      	str	r1, [r7, #8]
 8008688:	4613      	mov	r3, r2
 800868a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	68ba      	ldr	r2, [r7, #8]
 8008690:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	88fa      	ldrh	r2, [r7, #6]
 8008696:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	88fa      	ldrh	r2, [r7, #6]
 800869c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2222      	movs	r2, #34	@ 0x22
 80086a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	691b      	ldr	r3, [r3, #16]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d007      	beq.n	80086c4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68da      	ldr	r2, [r3, #12]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086c2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	695a      	ldr	r2, [r3, #20]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0201 	orr.w	r2, r2, #1
 80086d2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	68da      	ldr	r2, [r3, #12]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f042 0220 	orr.w	r2, r2, #32
 80086e2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr

080086f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086f2:	b480      	push	{r7}
 80086f4:	b095      	sub	sp, #84	@ 0x54
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	330c      	adds	r3, #12
 8008700:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008710:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	330c      	adds	r3, #12
 8008718:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800871a:	643a      	str	r2, [r7, #64]	@ 0x40
 800871c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008722:	e841 2300 	strex	r3, r2, [r1]
 8008726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1e5      	bne.n	80086fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	3314      	adds	r3, #20
 8008734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008736:	6a3b      	ldr	r3, [r7, #32]
 8008738:	e853 3f00 	ldrex	r3, [r3]
 800873c:	61fb      	str	r3, [r7, #28]
   return(result);
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	f023 0301 	bic.w	r3, r3, #1
 8008744:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3314      	adds	r3, #20
 800874c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800874e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008750:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008756:	e841 2300 	strex	r3, r2, [r1]
 800875a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800875c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1e5      	bne.n	800872e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008766:	2b01      	cmp	r3, #1
 8008768:	d119      	bne.n	800879e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	330c      	adds	r3, #12
 8008770:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	e853 3f00 	ldrex	r3, [r3]
 8008778:	60bb      	str	r3, [r7, #8]
   return(result);
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	f023 0310 	bic.w	r3, r3, #16
 8008780:	647b      	str	r3, [r7, #68]	@ 0x44
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	330c      	adds	r3, #12
 8008788:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800878a:	61ba      	str	r2, [r7, #24]
 800878c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878e:	6979      	ldr	r1, [r7, #20]
 8008790:	69ba      	ldr	r2, [r7, #24]
 8008792:	e841 2300 	strex	r3, r2, [r1]
 8008796:	613b      	str	r3, [r7, #16]
   return(result);
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1e5      	bne.n	800876a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2220      	movs	r2, #32
 80087a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80087ac:	bf00      	nop
 80087ae:	3754      	adds	r7, #84	@ 0x54
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f7ff fef3 	bl	80085b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087d2:	bf00      	nop
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087da:	b480      	push	{r7}
 80087dc:	b085      	sub	sp, #20
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	2b21      	cmp	r3, #33	@ 0x21
 80087ec:	d13e      	bne.n	800886c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087f6:	d114      	bne.n	8008822 <UART_Transmit_IT+0x48>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d110      	bne.n	8008822 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6a1b      	ldr	r3, [r3, #32]
 8008804:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	881b      	ldrh	r3, [r3, #0]
 800880a:	461a      	mov	r2, r3
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008814:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	1c9a      	adds	r2, r3, #2
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	621a      	str	r2, [r3, #32]
 8008820:	e008      	b.n	8008834 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	1c59      	adds	r1, r3, #1
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	6211      	str	r1, [r2, #32]
 800882c:	781a      	ldrb	r2, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008838:	b29b      	uxth	r3, r3
 800883a:	3b01      	subs	r3, #1
 800883c:	b29b      	uxth	r3, r3
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	4619      	mov	r1, r3
 8008842:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008844:	2b00      	cmp	r3, #0
 8008846:	d10f      	bne.n	8008868 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68da      	ldr	r2, [r3, #12]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008856:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	68da      	ldr	r2, [r3, #12]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008866:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	e000      	b.n	800886e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800886c:	2302      	movs	r3, #2
  }
}
 800886e:	4618      	mov	r0, r3
 8008870:	3714      	adds	r7, #20
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b082      	sub	sp, #8
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68da      	ldr	r2, [r3, #12]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008890:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2220      	movs	r2, #32
 8008896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f7ff fe78 	bl	8008590 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3708      	adds	r7, #8
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b08c      	sub	sp, #48	@ 0x30
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80088b2:	2300      	movs	r3, #0
 80088b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80088b6:	2300      	movs	r3, #0
 80088b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	2b22      	cmp	r3, #34	@ 0x22
 80088c4:	f040 80aa 	bne.w	8008a1c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088d0:	d115      	bne.n	80088fe <UART_Receive_IT+0x54>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	691b      	ldr	r3, [r3, #16]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d111      	bne.n	80088fe <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088ec:	b29a      	uxth	r2, r3
 80088ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f6:	1c9a      	adds	r2, r3, #2
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80088fc:	e024      	b.n	8008948 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008902:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800890c:	d007      	beq.n	800891e <UART_Receive_IT+0x74>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d10a      	bne.n	800892c <UART_Receive_IT+0x82>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d106      	bne.n	800892c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	b2da      	uxtb	r2, r3
 8008926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008928:	701a      	strb	r2, [r3, #0]
 800892a:	e008      	b.n	800893e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	b2db      	uxtb	r3, r3
 8008934:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008938:	b2da      	uxtb	r2, r3
 800893a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800893c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800894c:	b29b      	uxth	r3, r3
 800894e:	3b01      	subs	r3, #1
 8008950:	b29b      	uxth	r3, r3
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	4619      	mov	r1, r3
 8008956:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008958:	2b00      	cmp	r3, #0
 800895a:	d15d      	bne.n	8008a18 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0220 	bic.w	r2, r2, #32
 800896a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68da      	ldr	r2, [r3, #12]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800897a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	695a      	ldr	r2, [r3, #20]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f022 0201 	bic.w	r2, r2, #1
 800898a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2220      	movs	r2, #32
 8008990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d135      	bne.n	8008a0e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	330c      	adds	r3, #12
 80089ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	e853 3f00 	ldrex	r3, [r3]
 80089b6:	613b      	str	r3, [r7, #16]
   return(result);
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	f023 0310 	bic.w	r3, r3, #16
 80089be:	627b      	str	r3, [r7, #36]	@ 0x24
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	330c      	adds	r3, #12
 80089c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089c8:	623a      	str	r2, [r7, #32]
 80089ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	69f9      	ldr	r1, [r7, #28]
 80089ce:	6a3a      	ldr	r2, [r7, #32]
 80089d0:	e841 2300 	strex	r3, r2, [r1]
 80089d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1e5      	bne.n	80089a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0310 	and.w	r3, r3, #16
 80089e6:	2b10      	cmp	r3, #16
 80089e8:	d10a      	bne.n	8008a00 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089ea:	2300      	movs	r3, #0
 80089ec:	60fb      	str	r3, [r7, #12]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	60fb      	str	r3, [r7, #12]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	60fb      	str	r3, [r7, #12]
 80089fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a04:	4619      	mov	r1, r3
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7fb fb30 	bl	800406c <HAL_UARTEx_RxEventCallback>
 8008a0c:	e002      	b.n	8008a14 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7ff fdc8 	bl	80085a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a14:	2300      	movs	r3, #0
 8008a16:	e002      	b.n	8008a1e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	e000      	b.n	8008a1e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a1c:	2302      	movs	r3, #2
  }
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3730      	adds	r7, #48	@ 0x30
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
	...

08008a28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a2c:	b0c0      	sub	sp, #256	@ 0x100
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a44:	68d9      	ldr	r1, [r3, #12]
 8008a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	ea40 0301 	orr.w	r3, r0, r1
 8008a50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a56:	689a      	ldr	r2, [r3, #8]
 8008a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	431a      	orrs	r2, r3
 8008a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a64:	695b      	ldr	r3, [r3, #20]
 8008a66:	431a      	orrs	r2, r3
 8008a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a6c:	69db      	ldr	r3, [r3, #28]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a80:	f021 010c 	bic.w	r1, r1, #12
 8008a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008a8e:	430b      	orrs	r3, r1
 8008a90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	695b      	ldr	r3, [r3, #20]
 8008a9a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa2:	6999      	ldr	r1, [r3, #24]
 8008aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	ea40 0301 	orr.w	r3, r0, r1
 8008aae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	4b8f      	ldr	r3, [pc, #572]	@ (8008cf4 <UART_SetConfig+0x2cc>)
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d005      	beq.n	8008ac8 <UART_SetConfig+0xa0>
 8008abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	4b8d      	ldr	r3, [pc, #564]	@ (8008cf8 <UART_SetConfig+0x2d0>)
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d104      	bne.n	8008ad2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ac8:	f7fd febe 	bl	8006848 <HAL_RCC_GetPCLK2Freq>
 8008acc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008ad0:	e003      	b.n	8008ada <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ad2:	f7fd fea5 	bl	8006820 <HAL_RCC_GetPCLK1Freq>
 8008ad6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ade:	69db      	ldr	r3, [r3, #28]
 8008ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ae4:	f040 810c 	bne.w	8008d00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008ae8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008aec:	2200      	movs	r2, #0
 8008aee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008af2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008af6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008afa:	4622      	mov	r2, r4
 8008afc:	462b      	mov	r3, r5
 8008afe:	1891      	adds	r1, r2, r2
 8008b00:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b02:	415b      	adcs	r3, r3
 8008b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b0a:	4621      	mov	r1, r4
 8008b0c:	eb12 0801 	adds.w	r8, r2, r1
 8008b10:	4629      	mov	r1, r5
 8008b12:	eb43 0901 	adc.w	r9, r3, r1
 8008b16:	f04f 0200 	mov.w	r2, #0
 8008b1a:	f04f 0300 	mov.w	r3, #0
 8008b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b2a:	4690      	mov	r8, r2
 8008b2c:	4699      	mov	r9, r3
 8008b2e:	4623      	mov	r3, r4
 8008b30:	eb18 0303 	adds.w	r3, r8, r3
 8008b34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b38:	462b      	mov	r3, r5
 8008b3a:	eb49 0303 	adc.w	r3, r9, r3
 8008b3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008b4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008b52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008b56:	460b      	mov	r3, r1
 8008b58:	18db      	adds	r3, r3, r3
 8008b5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	eb42 0303 	adc.w	r3, r2, r3
 8008b62:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008b68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b6c:	f7f8 fa1a 	bl	8000fa4 <__aeabi_uldivmod>
 8008b70:	4602      	mov	r2, r0
 8008b72:	460b      	mov	r3, r1
 8008b74:	4b61      	ldr	r3, [pc, #388]	@ (8008cfc <UART_SetConfig+0x2d4>)
 8008b76:	fba3 2302 	umull	r2, r3, r3, r2
 8008b7a:	095b      	lsrs	r3, r3, #5
 8008b7c:	011c      	lsls	r4, r3, #4
 8008b7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008b8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008b90:	4642      	mov	r2, r8
 8008b92:	464b      	mov	r3, r9
 8008b94:	1891      	adds	r1, r2, r2
 8008b96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008b98:	415b      	adcs	r3, r3
 8008b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008ba0:	4641      	mov	r1, r8
 8008ba2:	eb12 0a01 	adds.w	sl, r2, r1
 8008ba6:	4649      	mov	r1, r9
 8008ba8:	eb43 0b01 	adc.w	fp, r3, r1
 8008bac:	f04f 0200 	mov.w	r2, #0
 8008bb0:	f04f 0300 	mov.w	r3, #0
 8008bb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bc0:	4692      	mov	sl, r2
 8008bc2:	469b      	mov	fp, r3
 8008bc4:	4643      	mov	r3, r8
 8008bc6:	eb1a 0303 	adds.w	r3, sl, r3
 8008bca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bce:	464b      	mov	r3, r9
 8008bd0:	eb4b 0303 	adc.w	r3, fp, r3
 8008bd4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008be4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008be8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008bec:	460b      	mov	r3, r1
 8008bee:	18db      	adds	r3, r3, r3
 8008bf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	eb42 0303 	adc.w	r3, r2, r3
 8008bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008bfe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c02:	f7f8 f9cf 	bl	8000fa4 <__aeabi_uldivmod>
 8008c06:	4602      	mov	r2, r0
 8008c08:	460b      	mov	r3, r1
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8008cfc <UART_SetConfig+0x2d4>)
 8008c0e:	fba3 2301 	umull	r2, r3, r3, r1
 8008c12:	095b      	lsrs	r3, r3, #5
 8008c14:	2264      	movs	r2, #100	@ 0x64
 8008c16:	fb02 f303 	mul.w	r3, r2, r3
 8008c1a:	1acb      	subs	r3, r1, r3
 8008c1c:	00db      	lsls	r3, r3, #3
 8008c1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c22:	4b36      	ldr	r3, [pc, #216]	@ (8008cfc <UART_SetConfig+0x2d4>)
 8008c24:	fba3 2302 	umull	r2, r3, r3, r2
 8008c28:	095b      	lsrs	r3, r3, #5
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008c30:	441c      	add	r4, r3
 8008c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c36:	2200      	movs	r2, #0
 8008c38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008c40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008c44:	4642      	mov	r2, r8
 8008c46:	464b      	mov	r3, r9
 8008c48:	1891      	adds	r1, r2, r2
 8008c4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008c4c:	415b      	adcs	r3, r3
 8008c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008c54:	4641      	mov	r1, r8
 8008c56:	1851      	adds	r1, r2, r1
 8008c58:	6339      	str	r1, [r7, #48]	@ 0x30
 8008c5a:	4649      	mov	r1, r9
 8008c5c:	414b      	adcs	r3, r1
 8008c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c60:	f04f 0200 	mov.w	r2, #0
 8008c64:	f04f 0300 	mov.w	r3, #0
 8008c68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c6c:	4659      	mov	r1, fp
 8008c6e:	00cb      	lsls	r3, r1, #3
 8008c70:	4651      	mov	r1, sl
 8008c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c76:	4651      	mov	r1, sl
 8008c78:	00ca      	lsls	r2, r1, #3
 8008c7a:	4610      	mov	r0, r2
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	4603      	mov	r3, r0
 8008c80:	4642      	mov	r2, r8
 8008c82:	189b      	adds	r3, r3, r2
 8008c84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c88:	464b      	mov	r3, r9
 8008c8a:	460a      	mov	r2, r1
 8008c8c:	eb42 0303 	adc.w	r3, r2, r3
 8008c90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ca0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008ca4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008ca8:	460b      	mov	r3, r1
 8008caa:	18db      	adds	r3, r3, r3
 8008cac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cae:	4613      	mov	r3, r2
 8008cb0:	eb42 0303 	adc.w	r3, r2, r3
 8008cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008cba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008cbe:	f7f8 f971 	bl	8000fa4 <__aeabi_uldivmod>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cfc <UART_SetConfig+0x2d4>)
 8008cc8:	fba3 1302 	umull	r1, r3, r3, r2
 8008ccc:	095b      	lsrs	r3, r3, #5
 8008cce:	2164      	movs	r1, #100	@ 0x64
 8008cd0:	fb01 f303 	mul.w	r3, r1, r3
 8008cd4:	1ad3      	subs	r3, r2, r3
 8008cd6:	00db      	lsls	r3, r3, #3
 8008cd8:	3332      	adds	r3, #50	@ 0x32
 8008cda:	4a08      	ldr	r2, [pc, #32]	@ (8008cfc <UART_SetConfig+0x2d4>)
 8008cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ce0:	095b      	lsrs	r3, r3, #5
 8008ce2:	f003 0207 	and.w	r2, r3, #7
 8008ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4422      	add	r2, r4
 8008cee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008cf0:	e106      	b.n	8008f00 <UART_SetConfig+0x4d8>
 8008cf2:	bf00      	nop
 8008cf4:	40011000 	.word	0x40011000
 8008cf8:	40011400 	.word	0x40011400
 8008cfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d04:	2200      	movs	r2, #0
 8008d06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d12:	4642      	mov	r2, r8
 8008d14:	464b      	mov	r3, r9
 8008d16:	1891      	adds	r1, r2, r2
 8008d18:	6239      	str	r1, [r7, #32]
 8008d1a:	415b      	adcs	r3, r3
 8008d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d22:	4641      	mov	r1, r8
 8008d24:	1854      	adds	r4, r2, r1
 8008d26:	4649      	mov	r1, r9
 8008d28:	eb43 0501 	adc.w	r5, r3, r1
 8008d2c:	f04f 0200 	mov.w	r2, #0
 8008d30:	f04f 0300 	mov.w	r3, #0
 8008d34:	00eb      	lsls	r3, r5, #3
 8008d36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d3a:	00e2      	lsls	r2, r4, #3
 8008d3c:	4614      	mov	r4, r2
 8008d3e:	461d      	mov	r5, r3
 8008d40:	4643      	mov	r3, r8
 8008d42:	18e3      	adds	r3, r4, r3
 8008d44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d48:	464b      	mov	r3, r9
 8008d4a:	eb45 0303 	adc.w	r3, r5, r3
 8008d4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d62:	f04f 0200 	mov.w	r2, #0
 8008d66:	f04f 0300 	mov.w	r3, #0
 8008d6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d6e:	4629      	mov	r1, r5
 8008d70:	008b      	lsls	r3, r1, #2
 8008d72:	4621      	mov	r1, r4
 8008d74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d78:	4621      	mov	r1, r4
 8008d7a:	008a      	lsls	r2, r1, #2
 8008d7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d80:	f7f8 f910 	bl	8000fa4 <__aeabi_uldivmod>
 8008d84:	4602      	mov	r2, r0
 8008d86:	460b      	mov	r3, r1
 8008d88:	4b60      	ldr	r3, [pc, #384]	@ (8008f0c <UART_SetConfig+0x4e4>)
 8008d8a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d8e:	095b      	lsrs	r3, r3, #5
 8008d90:	011c      	lsls	r4, r3, #4
 8008d92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d96:	2200      	movs	r2, #0
 8008d98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008da0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008da4:	4642      	mov	r2, r8
 8008da6:	464b      	mov	r3, r9
 8008da8:	1891      	adds	r1, r2, r2
 8008daa:	61b9      	str	r1, [r7, #24]
 8008dac:	415b      	adcs	r3, r3
 8008dae:	61fb      	str	r3, [r7, #28]
 8008db0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008db4:	4641      	mov	r1, r8
 8008db6:	1851      	adds	r1, r2, r1
 8008db8:	6139      	str	r1, [r7, #16]
 8008dba:	4649      	mov	r1, r9
 8008dbc:	414b      	adcs	r3, r1
 8008dbe:	617b      	str	r3, [r7, #20]
 8008dc0:	f04f 0200 	mov.w	r2, #0
 8008dc4:	f04f 0300 	mov.w	r3, #0
 8008dc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008dcc:	4659      	mov	r1, fp
 8008dce:	00cb      	lsls	r3, r1, #3
 8008dd0:	4651      	mov	r1, sl
 8008dd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dd6:	4651      	mov	r1, sl
 8008dd8:	00ca      	lsls	r2, r1, #3
 8008dda:	4610      	mov	r0, r2
 8008ddc:	4619      	mov	r1, r3
 8008dde:	4603      	mov	r3, r0
 8008de0:	4642      	mov	r2, r8
 8008de2:	189b      	adds	r3, r3, r2
 8008de4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008de8:	464b      	mov	r3, r9
 8008dea:	460a      	mov	r2, r1
 8008dec:	eb42 0303 	adc.w	r3, r2, r3
 8008df0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008dfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e00:	f04f 0200 	mov.w	r2, #0
 8008e04:	f04f 0300 	mov.w	r3, #0
 8008e08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e0c:	4649      	mov	r1, r9
 8008e0e:	008b      	lsls	r3, r1, #2
 8008e10:	4641      	mov	r1, r8
 8008e12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e16:	4641      	mov	r1, r8
 8008e18:	008a      	lsls	r2, r1, #2
 8008e1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e1e:	f7f8 f8c1 	bl	8000fa4 <__aeabi_uldivmod>
 8008e22:	4602      	mov	r2, r0
 8008e24:	460b      	mov	r3, r1
 8008e26:	4611      	mov	r1, r2
 8008e28:	4b38      	ldr	r3, [pc, #224]	@ (8008f0c <UART_SetConfig+0x4e4>)
 8008e2a:	fba3 2301 	umull	r2, r3, r3, r1
 8008e2e:	095b      	lsrs	r3, r3, #5
 8008e30:	2264      	movs	r2, #100	@ 0x64
 8008e32:	fb02 f303 	mul.w	r3, r2, r3
 8008e36:	1acb      	subs	r3, r1, r3
 8008e38:	011b      	lsls	r3, r3, #4
 8008e3a:	3332      	adds	r3, #50	@ 0x32
 8008e3c:	4a33      	ldr	r2, [pc, #204]	@ (8008f0c <UART_SetConfig+0x4e4>)
 8008e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e42:	095b      	lsrs	r3, r3, #5
 8008e44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008e48:	441c      	add	r4, r3
 8008e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e4e:	2200      	movs	r2, #0
 8008e50:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e52:	677a      	str	r2, [r7, #116]	@ 0x74
 8008e54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008e58:	4642      	mov	r2, r8
 8008e5a:	464b      	mov	r3, r9
 8008e5c:	1891      	adds	r1, r2, r2
 8008e5e:	60b9      	str	r1, [r7, #8]
 8008e60:	415b      	adcs	r3, r3
 8008e62:	60fb      	str	r3, [r7, #12]
 8008e64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e68:	4641      	mov	r1, r8
 8008e6a:	1851      	adds	r1, r2, r1
 8008e6c:	6039      	str	r1, [r7, #0]
 8008e6e:	4649      	mov	r1, r9
 8008e70:	414b      	adcs	r3, r1
 8008e72:	607b      	str	r3, [r7, #4]
 8008e74:	f04f 0200 	mov.w	r2, #0
 8008e78:	f04f 0300 	mov.w	r3, #0
 8008e7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e80:	4659      	mov	r1, fp
 8008e82:	00cb      	lsls	r3, r1, #3
 8008e84:	4651      	mov	r1, sl
 8008e86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e8a:	4651      	mov	r1, sl
 8008e8c:	00ca      	lsls	r2, r1, #3
 8008e8e:	4610      	mov	r0, r2
 8008e90:	4619      	mov	r1, r3
 8008e92:	4603      	mov	r3, r0
 8008e94:	4642      	mov	r2, r8
 8008e96:	189b      	adds	r3, r3, r2
 8008e98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e9a:	464b      	mov	r3, r9
 8008e9c:	460a      	mov	r2, r1
 8008e9e:	eb42 0303 	adc.w	r3, r2, r3
 8008ea2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ea8:	685b      	ldr	r3, [r3, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	663b      	str	r3, [r7, #96]	@ 0x60
 8008eae:	667a      	str	r2, [r7, #100]	@ 0x64
 8008eb0:	f04f 0200 	mov.w	r2, #0
 8008eb4:	f04f 0300 	mov.w	r3, #0
 8008eb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008ebc:	4649      	mov	r1, r9
 8008ebe:	008b      	lsls	r3, r1, #2
 8008ec0:	4641      	mov	r1, r8
 8008ec2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ec6:	4641      	mov	r1, r8
 8008ec8:	008a      	lsls	r2, r1, #2
 8008eca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008ece:	f7f8 f869 	bl	8000fa4 <__aeabi_uldivmod>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8008f0c <UART_SetConfig+0x4e4>)
 8008ed8:	fba3 1302 	umull	r1, r3, r3, r2
 8008edc:	095b      	lsrs	r3, r3, #5
 8008ede:	2164      	movs	r1, #100	@ 0x64
 8008ee0:	fb01 f303 	mul.w	r3, r1, r3
 8008ee4:	1ad3      	subs	r3, r2, r3
 8008ee6:	011b      	lsls	r3, r3, #4
 8008ee8:	3332      	adds	r3, #50	@ 0x32
 8008eea:	4a08      	ldr	r2, [pc, #32]	@ (8008f0c <UART_SetConfig+0x4e4>)
 8008eec:	fba2 2303 	umull	r2, r3, r2, r3
 8008ef0:	095b      	lsrs	r3, r3, #5
 8008ef2:	f003 020f 	and.w	r2, r3, #15
 8008ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4422      	add	r2, r4
 8008efe:	609a      	str	r2, [r3, #8]
}
 8008f00:	bf00      	nop
 8008f02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f06:	46bd      	mov	sp, r7
 8008f08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f0c:	51eb851f 	.word	0x51eb851f

08008f10 <atof>:
 8008f10:	2100      	movs	r1, #0
 8008f12:	f000 be0f 	b.w	8009b34 <strtod>

08008f16 <atoi>:
 8008f16:	220a      	movs	r2, #10
 8008f18:	2100      	movs	r1, #0
 8008f1a:	f000 be93 	b.w	8009c44 <strtol>

08008f1e <sulp>:
 8008f1e:	b570      	push	{r4, r5, r6, lr}
 8008f20:	4604      	mov	r4, r0
 8008f22:	460d      	mov	r5, r1
 8008f24:	ec45 4b10 	vmov	d0, r4, r5
 8008f28:	4616      	mov	r6, r2
 8008f2a:	f003 fd6d 	bl	800ca08 <__ulp>
 8008f2e:	ec51 0b10 	vmov	r0, r1, d0
 8008f32:	b17e      	cbz	r6, 8008f54 <sulp+0x36>
 8008f34:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008f38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	dd09      	ble.n	8008f54 <sulp+0x36>
 8008f40:	051b      	lsls	r3, r3, #20
 8008f42:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008f46:	2400      	movs	r4, #0
 8008f48:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008f4c:	4622      	mov	r2, r4
 8008f4e:	462b      	mov	r3, r5
 8008f50:	f7f7 fb82 	bl	8000658 <__aeabi_dmul>
 8008f54:	ec41 0b10 	vmov	d0, r0, r1
 8008f58:	bd70      	pop	{r4, r5, r6, pc}
 8008f5a:	0000      	movs	r0, r0
 8008f5c:	0000      	movs	r0, r0
	...

08008f60 <_strtod_l>:
 8008f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	b09f      	sub	sp, #124	@ 0x7c
 8008f66:	460c      	mov	r4, r1
 8008f68:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008f6e:	9005      	str	r0, [sp, #20]
 8008f70:	f04f 0a00 	mov.w	sl, #0
 8008f74:	f04f 0b00 	mov.w	fp, #0
 8008f78:	460a      	mov	r2, r1
 8008f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f7c:	7811      	ldrb	r1, [r2, #0]
 8008f7e:	292b      	cmp	r1, #43	@ 0x2b
 8008f80:	d04a      	beq.n	8009018 <_strtod_l+0xb8>
 8008f82:	d838      	bhi.n	8008ff6 <_strtod_l+0x96>
 8008f84:	290d      	cmp	r1, #13
 8008f86:	d832      	bhi.n	8008fee <_strtod_l+0x8e>
 8008f88:	2908      	cmp	r1, #8
 8008f8a:	d832      	bhi.n	8008ff2 <_strtod_l+0x92>
 8008f8c:	2900      	cmp	r1, #0
 8008f8e:	d03b      	beq.n	8009008 <_strtod_l+0xa8>
 8008f90:	2200      	movs	r2, #0
 8008f92:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008f94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008f96:	782a      	ldrb	r2, [r5, #0]
 8008f98:	2a30      	cmp	r2, #48	@ 0x30
 8008f9a:	f040 80b3 	bne.w	8009104 <_strtod_l+0x1a4>
 8008f9e:	786a      	ldrb	r2, [r5, #1]
 8008fa0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008fa4:	2a58      	cmp	r2, #88	@ 0x58
 8008fa6:	d16e      	bne.n	8009086 <_strtod_l+0x126>
 8008fa8:	9302      	str	r3, [sp, #8]
 8008faa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fac:	9301      	str	r3, [sp, #4]
 8008fae:	ab1a      	add	r3, sp, #104	@ 0x68
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	4a8e      	ldr	r2, [pc, #568]	@ (80091ec <_strtod_l+0x28c>)
 8008fb4:	9805      	ldr	r0, [sp, #20]
 8008fb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008fb8:	a919      	add	r1, sp, #100	@ 0x64
 8008fba:	f002 fe17 	bl	800bbec <__gethex>
 8008fbe:	f010 060f 	ands.w	r6, r0, #15
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	d005      	beq.n	8008fd2 <_strtod_l+0x72>
 8008fc6:	2e06      	cmp	r6, #6
 8008fc8:	d128      	bne.n	800901c <_strtod_l+0xbc>
 8008fca:	3501      	adds	r5, #1
 8008fcc:	2300      	movs	r3, #0
 8008fce:	9519      	str	r5, [sp, #100]	@ 0x64
 8008fd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f040 858e 	bne.w	8009af6 <_strtod_l+0xb96>
 8008fda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fdc:	b1cb      	cbz	r3, 8009012 <_strtod_l+0xb2>
 8008fde:	4652      	mov	r2, sl
 8008fe0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008fe4:	ec43 2b10 	vmov	d0, r2, r3
 8008fe8:	b01f      	add	sp, #124	@ 0x7c
 8008fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fee:	2920      	cmp	r1, #32
 8008ff0:	d1ce      	bne.n	8008f90 <_strtod_l+0x30>
 8008ff2:	3201      	adds	r2, #1
 8008ff4:	e7c1      	b.n	8008f7a <_strtod_l+0x1a>
 8008ff6:	292d      	cmp	r1, #45	@ 0x2d
 8008ff8:	d1ca      	bne.n	8008f90 <_strtod_l+0x30>
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008ffe:	1c51      	adds	r1, r2, #1
 8009000:	9119      	str	r1, [sp, #100]	@ 0x64
 8009002:	7852      	ldrb	r2, [r2, #1]
 8009004:	2a00      	cmp	r2, #0
 8009006:	d1c5      	bne.n	8008f94 <_strtod_l+0x34>
 8009008:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800900a:	9419      	str	r4, [sp, #100]	@ 0x64
 800900c:	2b00      	cmp	r3, #0
 800900e:	f040 8570 	bne.w	8009af2 <_strtod_l+0xb92>
 8009012:	4652      	mov	r2, sl
 8009014:	465b      	mov	r3, fp
 8009016:	e7e5      	b.n	8008fe4 <_strtod_l+0x84>
 8009018:	2100      	movs	r1, #0
 800901a:	e7ef      	b.n	8008ffc <_strtod_l+0x9c>
 800901c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800901e:	b13a      	cbz	r2, 8009030 <_strtod_l+0xd0>
 8009020:	2135      	movs	r1, #53	@ 0x35
 8009022:	a81c      	add	r0, sp, #112	@ 0x70
 8009024:	f003 fdea 	bl	800cbfc <__copybits>
 8009028:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800902a:	9805      	ldr	r0, [sp, #20]
 800902c:	f003 f9b8 	bl	800c3a0 <_Bfree>
 8009030:	3e01      	subs	r6, #1
 8009032:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009034:	2e04      	cmp	r6, #4
 8009036:	d806      	bhi.n	8009046 <_strtod_l+0xe6>
 8009038:	e8df f006 	tbb	[pc, r6]
 800903c:	201d0314 	.word	0x201d0314
 8009040:	14          	.byte	0x14
 8009041:	00          	.byte	0x00
 8009042:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009046:	05e1      	lsls	r1, r4, #23
 8009048:	bf48      	it	mi
 800904a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800904e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009052:	0d1b      	lsrs	r3, r3, #20
 8009054:	051b      	lsls	r3, r3, #20
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1bb      	bne.n	8008fd2 <_strtod_l+0x72>
 800905a:	f001 fe75 	bl	800ad48 <__errno>
 800905e:	2322      	movs	r3, #34	@ 0x22
 8009060:	6003      	str	r3, [r0, #0]
 8009062:	e7b6      	b.n	8008fd2 <_strtod_l+0x72>
 8009064:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009068:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800906c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009070:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009074:	e7e7      	b.n	8009046 <_strtod_l+0xe6>
 8009076:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80091f4 <_strtod_l+0x294>
 800907a:	e7e4      	b.n	8009046 <_strtod_l+0xe6>
 800907c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009080:	f04f 3aff 	mov.w	sl, #4294967295
 8009084:	e7df      	b.n	8009046 <_strtod_l+0xe6>
 8009086:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009088:	1c5a      	adds	r2, r3, #1
 800908a:	9219      	str	r2, [sp, #100]	@ 0x64
 800908c:	785b      	ldrb	r3, [r3, #1]
 800908e:	2b30      	cmp	r3, #48	@ 0x30
 8009090:	d0f9      	beq.n	8009086 <_strtod_l+0x126>
 8009092:	2b00      	cmp	r3, #0
 8009094:	d09d      	beq.n	8008fd2 <_strtod_l+0x72>
 8009096:	2301      	movs	r3, #1
 8009098:	9309      	str	r3, [sp, #36]	@ 0x24
 800909a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800909c:	930c      	str	r3, [sp, #48]	@ 0x30
 800909e:	2300      	movs	r3, #0
 80090a0:	9308      	str	r3, [sp, #32]
 80090a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80090a4:	461f      	mov	r7, r3
 80090a6:	220a      	movs	r2, #10
 80090a8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80090aa:	7805      	ldrb	r5, [r0, #0]
 80090ac:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80090b0:	b2d9      	uxtb	r1, r3
 80090b2:	2909      	cmp	r1, #9
 80090b4:	d928      	bls.n	8009108 <_strtod_l+0x1a8>
 80090b6:	494e      	ldr	r1, [pc, #312]	@ (80091f0 <_strtod_l+0x290>)
 80090b8:	2201      	movs	r2, #1
 80090ba:	f001 fdd5 	bl	800ac68 <strncmp>
 80090be:	2800      	cmp	r0, #0
 80090c0:	d032      	beq.n	8009128 <_strtod_l+0x1c8>
 80090c2:	2000      	movs	r0, #0
 80090c4:	462a      	mov	r2, r5
 80090c6:	4681      	mov	r9, r0
 80090c8:	463d      	mov	r5, r7
 80090ca:	4603      	mov	r3, r0
 80090cc:	2a65      	cmp	r2, #101	@ 0x65
 80090ce:	d001      	beq.n	80090d4 <_strtod_l+0x174>
 80090d0:	2a45      	cmp	r2, #69	@ 0x45
 80090d2:	d114      	bne.n	80090fe <_strtod_l+0x19e>
 80090d4:	b91d      	cbnz	r5, 80090de <_strtod_l+0x17e>
 80090d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090d8:	4302      	orrs	r2, r0
 80090da:	d095      	beq.n	8009008 <_strtod_l+0xa8>
 80090dc:	2500      	movs	r5, #0
 80090de:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80090e0:	1c62      	adds	r2, r4, #1
 80090e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80090e4:	7862      	ldrb	r2, [r4, #1]
 80090e6:	2a2b      	cmp	r2, #43	@ 0x2b
 80090e8:	d077      	beq.n	80091da <_strtod_l+0x27a>
 80090ea:	2a2d      	cmp	r2, #45	@ 0x2d
 80090ec:	d07b      	beq.n	80091e6 <_strtod_l+0x286>
 80090ee:	f04f 0c00 	mov.w	ip, #0
 80090f2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80090f6:	2909      	cmp	r1, #9
 80090f8:	f240 8082 	bls.w	8009200 <_strtod_l+0x2a0>
 80090fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80090fe:	f04f 0800 	mov.w	r8, #0
 8009102:	e0a2      	b.n	800924a <_strtod_l+0x2ea>
 8009104:	2300      	movs	r3, #0
 8009106:	e7c7      	b.n	8009098 <_strtod_l+0x138>
 8009108:	2f08      	cmp	r7, #8
 800910a:	bfd5      	itete	le
 800910c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800910e:	9908      	ldrgt	r1, [sp, #32]
 8009110:	fb02 3301 	mlale	r3, r2, r1, r3
 8009114:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009118:	f100 0001 	add.w	r0, r0, #1
 800911c:	bfd4      	ite	le
 800911e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009120:	9308      	strgt	r3, [sp, #32]
 8009122:	3701      	adds	r7, #1
 8009124:	9019      	str	r0, [sp, #100]	@ 0x64
 8009126:	e7bf      	b.n	80090a8 <_strtod_l+0x148>
 8009128:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800912a:	1c5a      	adds	r2, r3, #1
 800912c:	9219      	str	r2, [sp, #100]	@ 0x64
 800912e:	785a      	ldrb	r2, [r3, #1]
 8009130:	b37f      	cbz	r7, 8009192 <_strtod_l+0x232>
 8009132:	4681      	mov	r9, r0
 8009134:	463d      	mov	r5, r7
 8009136:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800913a:	2b09      	cmp	r3, #9
 800913c:	d912      	bls.n	8009164 <_strtod_l+0x204>
 800913e:	2301      	movs	r3, #1
 8009140:	e7c4      	b.n	80090cc <_strtod_l+0x16c>
 8009142:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009144:	1c5a      	adds	r2, r3, #1
 8009146:	9219      	str	r2, [sp, #100]	@ 0x64
 8009148:	785a      	ldrb	r2, [r3, #1]
 800914a:	3001      	adds	r0, #1
 800914c:	2a30      	cmp	r2, #48	@ 0x30
 800914e:	d0f8      	beq.n	8009142 <_strtod_l+0x1e2>
 8009150:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009154:	2b08      	cmp	r3, #8
 8009156:	f200 84d3 	bhi.w	8009b00 <_strtod_l+0xba0>
 800915a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800915c:	930c      	str	r3, [sp, #48]	@ 0x30
 800915e:	4681      	mov	r9, r0
 8009160:	2000      	movs	r0, #0
 8009162:	4605      	mov	r5, r0
 8009164:	3a30      	subs	r2, #48	@ 0x30
 8009166:	f100 0301 	add.w	r3, r0, #1
 800916a:	d02a      	beq.n	80091c2 <_strtod_l+0x262>
 800916c:	4499      	add	r9, r3
 800916e:	eb00 0c05 	add.w	ip, r0, r5
 8009172:	462b      	mov	r3, r5
 8009174:	210a      	movs	r1, #10
 8009176:	4563      	cmp	r3, ip
 8009178:	d10d      	bne.n	8009196 <_strtod_l+0x236>
 800917a:	1c69      	adds	r1, r5, #1
 800917c:	4401      	add	r1, r0
 800917e:	4428      	add	r0, r5
 8009180:	2808      	cmp	r0, #8
 8009182:	dc16      	bgt.n	80091b2 <_strtod_l+0x252>
 8009184:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009186:	230a      	movs	r3, #10
 8009188:	fb03 2300 	mla	r3, r3, r0, r2
 800918c:	930a      	str	r3, [sp, #40]	@ 0x28
 800918e:	2300      	movs	r3, #0
 8009190:	e018      	b.n	80091c4 <_strtod_l+0x264>
 8009192:	4638      	mov	r0, r7
 8009194:	e7da      	b.n	800914c <_strtod_l+0x1ec>
 8009196:	2b08      	cmp	r3, #8
 8009198:	f103 0301 	add.w	r3, r3, #1
 800919c:	dc03      	bgt.n	80091a6 <_strtod_l+0x246>
 800919e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80091a0:	434e      	muls	r6, r1
 80091a2:	960a      	str	r6, [sp, #40]	@ 0x28
 80091a4:	e7e7      	b.n	8009176 <_strtod_l+0x216>
 80091a6:	2b10      	cmp	r3, #16
 80091a8:	bfde      	ittt	le
 80091aa:	9e08      	ldrle	r6, [sp, #32]
 80091ac:	434e      	mulle	r6, r1
 80091ae:	9608      	strle	r6, [sp, #32]
 80091b0:	e7e1      	b.n	8009176 <_strtod_l+0x216>
 80091b2:	280f      	cmp	r0, #15
 80091b4:	dceb      	bgt.n	800918e <_strtod_l+0x22e>
 80091b6:	9808      	ldr	r0, [sp, #32]
 80091b8:	230a      	movs	r3, #10
 80091ba:	fb03 2300 	mla	r3, r3, r0, r2
 80091be:	9308      	str	r3, [sp, #32]
 80091c0:	e7e5      	b.n	800918e <_strtod_l+0x22e>
 80091c2:	4629      	mov	r1, r5
 80091c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091c6:	1c50      	adds	r0, r2, #1
 80091c8:	9019      	str	r0, [sp, #100]	@ 0x64
 80091ca:	7852      	ldrb	r2, [r2, #1]
 80091cc:	4618      	mov	r0, r3
 80091ce:	460d      	mov	r5, r1
 80091d0:	e7b1      	b.n	8009136 <_strtod_l+0x1d6>
 80091d2:	f04f 0900 	mov.w	r9, #0
 80091d6:	2301      	movs	r3, #1
 80091d8:	e77d      	b.n	80090d6 <_strtod_l+0x176>
 80091da:	f04f 0c00 	mov.w	ip, #0
 80091de:	1ca2      	adds	r2, r4, #2
 80091e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80091e2:	78a2      	ldrb	r2, [r4, #2]
 80091e4:	e785      	b.n	80090f2 <_strtod_l+0x192>
 80091e6:	f04f 0c01 	mov.w	ip, #1
 80091ea:	e7f8      	b.n	80091de <_strtod_l+0x27e>
 80091ec:	0800eb7c 	.word	0x0800eb7c
 80091f0:	0800eb64 	.word	0x0800eb64
 80091f4:	7ff00000 	.word	0x7ff00000
 80091f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091fa:	1c51      	adds	r1, r2, #1
 80091fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80091fe:	7852      	ldrb	r2, [r2, #1]
 8009200:	2a30      	cmp	r2, #48	@ 0x30
 8009202:	d0f9      	beq.n	80091f8 <_strtod_l+0x298>
 8009204:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009208:	2908      	cmp	r1, #8
 800920a:	f63f af78 	bhi.w	80090fe <_strtod_l+0x19e>
 800920e:	3a30      	subs	r2, #48	@ 0x30
 8009210:	920e      	str	r2, [sp, #56]	@ 0x38
 8009212:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009214:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009216:	f04f 080a 	mov.w	r8, #10
 800921a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800921c:	1c56      	adds	r6, r2, #1
 800921e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009220:	7852      	ldrb	r2, [r2, #1]
 8009222:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009226:	f1be 0f09 	cmp.w	lr, #9
 800922a:	d939      	bls.n	80092a0 <_strtod_l+0x340>
 800922c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800922e:	1a76      	subs	r6, r6, r1
 8009230:	2e08      	cmp	r6, #8
 8009232:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009236:	dc03      	bgt.n	8009240 <_strtod_l+0x2e0>
 8009238:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800923a:	4588      	cmp	r8, r1
 800923c:	bfa8      	it	ge
 800923e:	4688      	movge	r8, r1
 8009240:	f1bc 0f00 	cmp.w	ip, #0
 8009244:	d001      	beq.n	800924a <_strtod_l+0x2ea>
 8009246:	f1c8 0800 	rsb	r8, r8, #0
 800924a:	2d00      	cmp	r5, #0
 800924c:	d14e      	bne.n	80092ec <_strtod_l+0x38c>
 800924e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009250:	4308      	orrs	r0, r1
 8009252:	f47f aebe 	bne.w	8008fd2 <_strtod_l+0x72>
 8009256:	2b00      	cmp	r3, #0
 8009258:	f47f aed6 	bne.w	8009008 <_strtod_l+0xa8>
 800925c:	2a69      	cmp	r2, #105	@ 0x69
 800925e:	d028      	beq.n	80092b2 <_strtod_l+0x352>
 8009260:	dc25      	bgt.n	80092ae <_strtod_l+0x34e>
 8009262:	2a49      	cmp	r2, #73	@ 0x49
 8009264:	d025      	beq.n	80092b2 <_strtod_l+0x352>
 8009266:	2a4e      	cmp	r2, #78	@ 0x4e
 8009268:	f47f aece 	bne.w	8009008 <_strtod_l+0xa8>
 800926c:	499b      	ldr	r1, [pc, #620]	@ (80094dc <_strtod_l+0x57c>)
 800926e:	a819      	add	r0, sp, #100	@ 0x64
 8009270:	f002 fede 	bl	800c030 <__match>
 8009274:	2800      	cmp	r0, #0
 8009276:	f43f aec7 	beq.w	8009008 <_strtod_l+0xa8>
 800927a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	2b28      	cmp	r3, #40	@ 0x28
 8009280:	d12e      	bne.n	80092e0 <_strtod_l+0x380>
 8009282:	4997      	ldr	r1, [pc, #604]	@ (80094e0 <_strtod_l+0x580>)
 8009284:	aa1c      	add	r2, sp, #112	@ 0x70
 8009286:	a819      	add	r0, sp, #100	@ 0x64
 8009288:	f002 fee6 	bl	800c058 <__hexnan>
 800928c:	2805      	cmp	r0, #5
 800928e:	d127      	bne.n	80092e0 <_strtod_l+0x380>
 8009290:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009292:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009296:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800929a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800929e:	e698      	b.n	8008fd2 <_strtod_l+0x72>
 80092a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80092a2:	fb08 2101 	mla	r1, r8, r1, r2
 80092a6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80092aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80092ac:	e7b5      	b.n	800921a <_strtod_l+0x2ba>
 80092ae:	2a6e      	cmp	r2, #110	@ 0x6e
 80092b0:	e7da      	b.n	8009268 <_strtod_l+0x308>
 80092b2:	498c      	ldr	r1, [pc, #560]	@ (80094e4 <_strtod_l+0x584>)
 80092b4:	a819      	add	r0, sp, #100	@ 0x64
 80092b6:	f002 febb 	bl	800c030 <__match>
 80092ba:	2800      	cmp	r0, #0
 80092bc:	f43f aea4 	beq.w	8009008 <_strtod_l+0xa8>
 80092c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092c2:	4989      	ldr	r1, [pc, #548]	@ (80094e8 <_strtod_l+0x588>)
 80092c4:	3b01      	subs	r3, #1
 80092c6:	a819      	add	r0, sp, #100	@ 0x64
 80092c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80092ca:	f002 feb1 	bl	800c030 <__match>
 80092ce:	b910      	cbnz	r0, 80092d6 <_strtod_l+0x376>
 80092d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092d2:	3301      	adds	r3, #1
 80092d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80092d6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80094f8 <_strtod_l+0x598>
 80092da:	f04f 0a00 	mov.w	sl, #0
 80092de:	e678      	b.n	8008fd2 <_strtod_l+0x72>
 80092e0:	4882      	ldr	r0, [pc, #520]	@ (80094ec <_strtod_l+0x58c>)
 80092e2:	f001 fd75 	bl	800add0 <nan>
 80092e6:	ec5b ab10 	vmov	sl, fp, d0
 80092ea:	e672      	b.n	8008fd2 <_strtod_l+0x72>
 80092ec:	eba8 0309 	sub.w	r3, r8, r9
 80092f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80092f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80092f4:	2f00      	cmp	r7, #0
 80092f6:	bf08      	it	eq
 80092f8:	462f      	moveq	r7, r5
 80092fa:	2d10      	cmp	r5, #16
 80092fc:	462c      	mov	r4, r5
 80092fe:	bfa8      	it	ge
 8009300:	2410      	movge	r4, #16
 8009302:	f7f7 f92f 	bl	8000564 <__aeabi_ui2d>
 8009306:	2d09      	cmp	r5, #9
 8009308:	4682      	mov	sl, r0
 800930a:	468b      	mov	fp, r1
 800930c:	dc13      	bgt.n	8009336 <_strtod_l+0x3d6>
 800930e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009310:	2b00      	cmp	r3, #0
 8009312:	f43f ae5e 	beq.w	8008fd2 <_strtod_l+0x72>
 8009316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009318:	dd78      	ble.n	800940c <_strtod_l+0x4ac>
 800931a:	2b16      	cmp	r3, #22
 800931c:	dc5f      	bgt.n	80093de <_strtod_l+0x47e>
 800931e:	4974      	ldr	r1, [pc, #464]	@ (80094f0 <_strtod_l+0x590>)
 8009320:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009328:	4652      	mov	r2, sl
 800932a:	465b      	mov	r3, fp
 800932c:	f7f7 f994 	bl	8000658 <__aeabi_dmul>
 8009330:	4682      	mov	sl, r0
 8009332:	468b      	mov	fp, r1
 8009334:	e64d      	b.n	8008fd2 <_strtod_l+0x72>
 8009336:	4b6e      	ldr	r3, [pc, #440]	@ (80094f0 <_strtod_l+0x590>)
 8009338:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800933c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009340:	f7f7 f98a 	bl	8000658 <__aeabi_dmul>
 8009344:	4682      	mov	sl, r0
 8009346:	9808      	ldr	r0, [sp, #32]
 8009348:	468b      	mov	fp, r1
 800934a:	f7f7 f90b 	bl	8000564 <__aeabi_ui2d>
 800934e:	4602      	mov	r2, r0
 8009350:	460b      	mov	r3, r1
 8009352:	4650      	mov	r0, sl
 8009354:	4659      	mov	r1, fp
 8009356:	f7f6 ffc9 	bl	80002ec <__adddf3>
 800935a:	2d0f      	cmp	r5, #15
 800935c:	4682      	mov	sl, r0
 800935e:	468b      	mov	fp, r1
 8009360:	ddd5      	ble.n	800930e <_strtod_l+0x3ae>
 8009362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009364:	1b2c      	subs	r4, r5, r4
 8009366:	441c      	add	r4, r3
 8009368:	2c00      	cmp	r4, #0
 800936a:	f340 8096 	ble.w	800949a <_strtod_l+0x53a>
 800936e:	f014 030f 	ands.w	r3, r4, #15
 8009372:	d00a      	beq.n	800938a <_strtod_l+0x42a>
 8009374:	495e      	ldr	r1, [pc, #376]	@ (80094f0 <_strtod_l+0x590>)
 8009376:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800937a:	4652      	mov	r2, sl
 800937c:	465b      	mov	r3, fp
 800937e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009382:	f7f7 f969 	bl	8000658 <__aeabi_dmul>
 8009386:	4682      	mov	sl, r0
 8009388:	468b      	mov	fp, r1
 800938a:	f034 040f 	bics.w	r4, r4, #15
 800938e:	d073      	beq.n	8009478 <_strtod_l+0x518>
 8009390:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009394:	dd48      	ble.n	8009428 <_strtod_l+0x4c8>
 8009396:	2400      	movs	r4, #0
 8009398:	46a0      	mov	r8, r4
 800939a:	940a      	str	r4, [sp, #40]	@ 0x28
 800939c:	46a1      	mov	r9, r4
 800939e:	9a05      	ldr	r2, [sp, #20]
 80093a0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80094f8 <_strtod_l+0x598>
 80093a4:	2322      	movs	r3, #34	@ 0x22
 80093a6:	6013      	str	r3, [r2, #0]
 80093a8:	f04f 0a00 	mov.w	sl, #0
 80093ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	f43f ae0f 	beq.w	8008fd2 <_strtod_l+0x72>
 80093b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093b6:	9805      	ldr	r0, [sp, #20]
 80093b8:	f002 fff2 	bl	800c3a0 <_Bfree>
 80093bc:	9805      	ldr	r0, [sp, #20]
 80093be:	4649      	mov	r1, r9
 80093c0:	f002 ffee 	bl	800c3a0 <_Bfree>
 80093c4:	9805      	ldr	r0, [sp, #20]
 80093c6:	4641      	mov	r1, r8
 80093c8:	f002 ffea 	bl	800c3a0 <_Bfree>
 80093cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093ce:	9805      	ldr	r0, [sp, #20]
 80093d0:	f002 ffe6 	bl	800c3a0 <_Bfree>
 80093d4:	9805      	ldr	r0, [sp, #20]
 80093d6:	4621      	mov	r1, r4
 80093d8:	f002 ffe2 	bl	800c3a0 <_Bfree>
 80093dc:	e5f9      	b.n	8008fd2 <_strtod_l+0x72>
 80093de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80093e4:	4293      	cmp	r3, r2
 80093e6:	dbbc      	blt.n	8009362 <_strtod_l+0x402>
 80093e8:	4c41      	ldr	r4, [pc, #260]	@ (80094f0 <_strtod_l+0x590>)
 80093ea:	f1c5 050f 	rsb	r5, r5, #15
 80093ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80093f2:	4652      	mov	r2, sl
 80093f4:	465b      	mov	r3, fp
 80093f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093fa:	f7f7 f92d 	bl	8000658 <__aeabi_dmul>
 80093fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009400:	1b5d      	subs	r5, r3, r5
 8009402:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009406:	e9d4 2300 	ldrd	r2, r3, [r4]
 800940a:	e78f      	b.n	800932c <_strtod_l+0x3cc>
 800940c:	3316      	adds	r3, #22
 800940e:	dba8      	blt.n	8009362 <_strtod_l+0x402>
 8009410:	4b37      	ldr	r3, [pc, #220]	@ (80094f0 <_strtod_l+0x590>)
 8009412:	eba9 0808 	sub.w	r8, r9, r8
 8009416:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800941a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800941e:	4650      	mov	r0, sl
 8009420:	4659      	mov	r1, fp
 8009422:	f7f7 fa43 	bl	80008ac <__aeabi_ddiv>
 8009426:	e783      	b.n	8009330 <_strtod_l+0x3d0>
 8009428:	4b32      	ldr	r3, [pc, #200]	@ (80094f4 <_strtod_l+0x594>)
 800942a:	9308      	str	r3, [sp, #32]
 800942c:	2300      	movs	r3, #0
 800942e:	1124      	asrs	r4, r4, #4
 8009430:	4650      	mov	r0, sl
 8009432:	4659      	mov	r1, fp
 8009434:	461e      	mov	r6, r3
 8009436:	2c01      	cmp	r4, #1
 8009438:	dc21      	bgt.n	800947e <_strtod_l+0x51e>
 800943a:	b10b      	cbz	r3, 8009440 <_strtod_l+0x4e0>
 800943c:	4682      	mov	sl, r0
 800943e:	468b      	mov	fp, r1
 8009440:	492c      	ldr	r1, [pc, #176]	@ (80094f4 <_strtod_l+0x594>)
 8009442:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009446:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800944a:	4652      	mov	r2, sl
 800944c:	465b      	mov	r3, fp
 800944e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009452:	f7f7 f901 	bl	8000658 <__aeabi_dmul>
 8009456:	4b28      	ldr	r3, [pc, #160]	@ (80094f8 <_strtod_l+0x598>)
 8009458:	460a      	mov	r2, r1
 800945a:	400b      	ands	r3, r1
 800945c:	4927      	ldr	r1, [pc, #156]	@ (80094fc <_strtod_l+0x59c>)
 800945e:	428b      	cmp	r3, r1
 8009460:	4682      	mov	sl, r0
 8009462:	d898      	bhi.n	8009396 <_strtod_l+0x436>
 8009464:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009468:	428b      	cmp	r3, r1
 800946a:	bf86      	itte	hi
 800946c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009500 <_strtod_l+0x5a0>
 8009470:	f04f 3aff 	movhi.w	sl, #4294967295
 8009474:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009478:	2300      	movs	r3, #0
 800947a:	9308      	str	r3, [sp, #32]
 800947c:	e07a      	b.n	8009574 <_strtod_l+0x614>
 800947e:	07e2      	lsls	r2, r4, #31
 8009480:	d505      	bpl.n	800948e <_strtod_l+0x52e>
 8009482:	9b08      	ldr	r3, [sp, #32]
 8009484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009488:	f7f7 f8e6 	bl	8000658 <__aeabi_dmul>
 800948c:	2301      	movs	r3, #1
 800948e:	9a08      	ldr	r2, [sp, #32]
 8009490:	3208      	adds	r2, #8
 8009492:	3601      	adds	r6, #1
 8009494:	1064      	asrs	r4, r4, #1
 8009496:	9208      	str	r2, [sp, #32]
 8009498:	e7cd      	b.n	8009436 <_strtod_l+0x4d6>
 800949a:	d0ed      	beq.n	8009478 <_strtod_l+0x518>
 800949c:	4264      	negs	r4, r4
 800949e:	f014 020f 	ands.w	r2, r4, #15
 80094a2:	d00a      	beq.n	80094ba <_strtod_l+0x55a>
 80094a4:	4b12      	ldr	r3, [pc, #72]	@ (80094f0 <_strtod_l+0x590>)
 80094a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094aa:	4650      	mov	r0, sl
 80094ac:	4659      	mov	r1, fp
 80094ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b2:	f7f7 f9fb 	bl	80008ac <__aeabi_ddiv>
 80094b6:	4682      	mov	sl, r0
 80094b8:	468b      	mov	fp, r1
 80094ba:	1124      	asrs	r4, r4, #4
 80094bc:	d0dc      	beq.n	8009478 <_strtod_l+0x518>
 80094be:	2c1f      	cmp	r4, #31
 80094c0:	dd20      	ble.n	8009504 <_strtod_l+0x5a4>
 80094c2:	2400      	movs	r4, #0
 80094c4:	46a0      	mov	r8, r4
 80094c6:	940a      	str	r4, [sp, #40]	@ 0x28
 80094c8:	46a1      	mov	r9, r4
 80094ca:	9a05      	ldr	r2, [sp, #20]
 80094cc:	2322      	movs	r3, #34	@ 0x22
 80094ce:	f04f 0a00 	mov.w	sl, #0
 80094d2:	f04f 0b00 	mov.w	fp, #0
 80094d6:	6013      	str	r3, [r2, #0]
 80094d8:	e768      	b.n	80093ac <_strtod_l+0x44c>
 80094da:	bf00      	nop
 80094dc:	0800ecc6 	.word	0x0800ecc6
 80094e0:	0800eb68 	.word	0x0800eb68
 80094e4:	0800ecbe 	.word	0x0800ecbe
 80094e8:	0800ecfb 	.word	0x0800ecfb
 80094ec:	0800efa7 	.word	0x0800efa7
 80094f0:	0800ee78 	.word	0x0800ee78
 80094f4:	0800ee50 	.word	0x0800ee50
 80094f8:	7ff00000 	.word	0x7ff00000
 80094fc:	7ca00000 	.word	0x7ca00000
 8009500:	7fefffff 	.word	0x7fefffff
 8009504:	f014 0310 	ands.w	r3, r4, #16
 8009508:	bf18      	it	ne
 800950a:	236a      	movne	r3, #106	@ 0x6a
 800950c:	4ea9      	ldr	r6, [pc, #676]	@ (80097b4 <_strtod_l+0x854>)
 800950e:	9308      	str	r3, [sp, #32]
 8009510:	4650      	mov	r0, sl
 8009512:	4659      	mov	r1, fp
 8009514:	2300      	movs	r3, #0
 8009516:	07e2      	lsls	r2, r4, #31
 8009518:	d504      	bpl.n	8009524 <_strtod_l+0x5c4>
 800951a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800951e:	f7f7 f89b 	bl	8000658 <__aeabi_dmul>
 8009522:	2301      	movs	r3, #1
 8009524:	1064      	asrs	r4, r4, #1
 8009526:	f106 0608 	add.w	r6, r6, #8
 800952a:	d1f4      	bne.n	8009516 <_strtod_l+0x5b6>
 800952c:	b10b      	cbz	r3, 8009532 <_strtod_l+0x5d2>
 800952e:	4682      	mov	sl, r0
 8009530:	468b      	mov	fp, r1
 8009532:	9b08      	ldr	r3, [sp, #32]
 8009534:	b1b3      	cbz	r3, 8009564 <_strtod_l+0x604>
 8009536:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800953a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800953e:	2b00      	cmp	r3, #0
 8009540:	4659      	mov	r1, fp
 8009542:	dd0f      	ble.n	8009564 <_strtod_l+0x604>
 8009544:	2b1f      	cmp	r3, #31
 8009546:	dd55      	ble.n	80095f4 <_strtod_l+0x694>
 8009548:	2b34      	cmp	r3, #52	@ 0x34
 800954a:	bfde      	ittt	le
 800954c:	f04f 33ff 	movle.w	r3, #4294967295
 8009550:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009554:	4093      	lslle	r3, r2
 8009556:	f04f 0a00 	mov.w	sl, #0
 800955a:	bfcc      	ite	gt
 800955c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009560:	ea03 0b01 	andle.w	fp, r3, r1
 8009564:	2200      	movs	r2, #0
 8009566:	2300      	movs	r3, #0
 8009568:	4650      	mov	r0, sl
 800956a:	4659      	mov	r1, fp
 800956c:	f7f7 fadc 	bl	8000b28 <__aeabi_dcmpeq>
 8009570:	2800      	cmp	r0, #0
 8009572:	d1a6      	bne.n	80094c2 <_strtod_l+0x562>
 8009574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800957a:	9805      	ldr	r0, [sp, #20]
 800957c:	462b      	mov	r3, r5
 800957e:	463a      	mov	r2, r7
 8009580:	f002 ff76 	bl	800c470 <__s2b>
 8009584:	900a      	str	r0, [sp, #40]	@ 0x28
 8009586:	2800      	cmp	r0, #0
 8009588:	f43f af05 	beq.w	8009396 <_strtod_l+0x436>
 800958c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800958e:	2a00      	cmp	r2, #0
 8009590:	eba9 0308 	sub.w	r3, r9, r8
 8009594:	bfa8      	it	ge
 8009596:	2300      	movge	r3, #0
 8009598:	9312      	str	r3, [sp, #72]	@ 0x48
 800959a:	2400      	movs	r4, #0
 800959c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095a0:	9316      	str	r3, [sp, #88]	@ 0x58
 80095a2:	46a0      	mov	r8, r4
 80095a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095a6:	9805      	ldr	r0, [sp, #20]
 80095a8:	6859      	ldr	r1, [r3, #4]
 80095aa:	f002 feb9 	bl	800c320 <_Balloc>
 80095ae:	4681      	mov	r9, r0
 80095b0:	2800      	cmp	r0, #0
 80095b2:	f43f aef4 	beq.w	800939e <_strtod_l+0x43e>
 80095b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095b8:	691a      	ldr	r2, [r3, #16]
 80095ba:	3202      	adds	r2, #2
 80095bc:	f103 010c 	add.w	r1, r3, #12
 80095c0:	0092      	lsls	r2, r2, #2
 80095c2:	300c      	adds	r0, #12
 80095c4:	f001 fbf5 	bl	800adb2 <memcpy>
 80095c8:	ec4b ab10 	vmov	d0, sl, fp
 80095cc:	9805      	ldr	r0, [sp, #20]
 80095ce:	aa1c      	add	r2, sp, #112	@ 0x70
 80095d0:	a91b      	add	r1, sp, #108	@ 0x6c
 80095d2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80095d6:	f003 fa87 	bl	800cae8 <__d2b>
 80095da:	901a      	str	r0, [sp, #104]	@ 0x68
 80095dc:	2800      	cmp	r0, #0
 80095de:	f43f aede 	beq.w	800939e <_strtod_l+0x43e>
 80095e2:	9805      	ldr	r0, [sp, #20]
 80095e4:	2101      	movs	r1, #1
 80095e6:	f002 ffd9 	bl	800c59c <__i2b>
 80095ea:	4680      	mov	r8, r0
 80095ec:	b948      	cbnz	r0, 8009602 <_strtod_l+0x6a2>
 80095ee:	f04f 0800 	mov.w	r8, #0
 80095f2:	e6d4      	b.n	800939e <_strtod_l+0x43e>
 80095f4:	f04f 32ff 	mov.w	r2, #4294967295
 80095f8:	fa02 f303 	lsl.w	r3, r2, r3
 80095fc:	ea03 0a0a 	and.w	sl, r3, sl
 8009600:	e7b0      	b.n	8009564 <_strtod_l+0x604>
 8009602:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009604:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009606:	2d00      	cmp	r5, #0
 8009608:	bfab      	itete	ge
 800960a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800960c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800960e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009610:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009612:	bfac      	ite	ge
 8009614:	18ef      	addge	r7, r5, r3
 8009616:	1b5e      	sublt	r6, r3, r5
 8009618:	9b08      	ldr	r3, [sp, #32]
 800961a:	1aed      	subs	r5, r5, r3
 800961c:	4415      	add	r5, r2
 800961e:	4b66      	ldr	r3, [pc, #408]	@ (80097b8 <_strtod_l+0x858>)
 8009620:	3d01      	subs	r5, #1
 8009622:	429d      	cmp	r5, r3
 8009624:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009628:	da50      	bge.n	80096cc <_strtod_l+0x76c>
 800962a:	1b5b      	subs	r3, r3, r5
 800962c:	2b1f      	cmp	r3, #31
 800962e:	eba2 0203 	sub.w	r2, r2, r3
 8009632:	f04f 0101 	mov.w	r1, #1
 8009636:	dc3d      	bgt.n	80096b4 <_strtod_l+0x754>
 8009638:	fa01 f303 	lsl.w	r3, r1, r3
 800963c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800963e:	2300      	movs	r3, #0
 8009640:	9310      	str	r3, [sp, #64]	@ 0x40
 8009642:	18bd      	adds	r5, r7, r2
 8009644:	9b08      	ldr	r3, [sp, #32]
 8009646:	42af      	cmp	r7, r5
 8009648:	4416      	add	r6, r2
 800964a:	441e      	add	r6, r3
 800964c:	463b      	mov	r3, r7
 800964e:	bfa8      	it	ge
 8009650:	462b      	movge	r3, r5
 8009652:	42b3      	cmp	r3, r6
 8009654:	bfa8      	it	ge
 8009656:	4633      	movge	r3, r6
 8009658:	2b00      	cmp	r3, #0
 800965a:	bfc2      	ittt	gt
 800965c:	1aed      	subgt	r5, r5, r3
 800965e:	1af6      	subgt	r6, r6, r3
 8009660:	1aff      	subgt	r7, r7, r3
 8009662:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009664:	2b00      	cmp	r3, #0
 8009666:	dd16      	ble.n	8009696 <_strtod_l+0x736>
 8009668:	4641      	mov	r1, r8
 800966a:	9805      	ldr	r0, [sp, #20]
 800966c:	461a      	mov	r2, r3
 800966e:	f003 f855 	bl	800c71c <__pow5mult>
 8009672:	4680      	mov	r8, r0
 8009674:	2800      	cmp	r0, #0
 8009676:	d0ba      	beq.n	80095ee <_strtod_l+0x68e>
 8009678:	4601      	mov	r1, r0
 800967a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800967c:	9805      	ldr	r0, [sp, #20]
 800967e:	f002 ffa3 	bl	800c5c8 <__multiply>
 8009682:	900e      	str	r0, [sp, #56]	@ 0x38
 8009684:	2800      	cmp	r0, #0
 8009686:	f43f ae8a 	beq.w	800939e <_strtod_l+0x43e>
 800968a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800968c:	9805      	ldr	r0, [sp, #20]
 800968e:	f002 fe87 	bl	800c3a0 <_Bfree>
 8009692:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009694:	931a      	str	r3, [sp, #104]	@ 0x68
 8009696:	2d00      	cmp	r5, #0
 8009698:	dc1d      	bgt.n	80096d6 <_strtod_l+0x776>
 800969a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800969c:	2b00      	cmp	r3, #0
 800969e:	dd23      	ble.n	80096e8 <_strtod_l+0x788>
 80096a0:	4649      	mov	r1, r9
 80096a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80096a4:	9805      	ldr	r0, [sp, #20]
 80096a6:	f003 f839 	bl	800c71c <__pow5mult>
 80096aa:	4681      	mov	r9, r0
 80096ac:	b9e0      	cbnz	r0, 80096e8 <_strtod_l+0x788>
 80096ae:	f04f 0900 	mov.w	r9, #0
 80096b2:	e674      	b.n	800939e <_strtod_l+0x43e>
 80096b4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80096b8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80096bc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80096c0:	35e2      	adds	r5, #226	@ 0xe2
 80096c2:	fa01 f305 	lsl.w	r3, r1, r5
 80096c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80096c8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80096ca:	e7ba      	b.n	8009642 <_strtod_l+0x6e2>
 80096cc:	2300      	movs	r3, #0
 80096ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80096d0:	2301      	movs	r3, #1
 80096d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096d4:	e7b5      	b.n	8009642 <_strtod_l+0x6e2>
 80096d6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096d8:	9805      	ldr	r0, [sp, #20]
 80096da:	462a      	mov	r2, r5
 80096dc:	f003 f878 	bl	800c7d0 <__lshift>
 80096e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80096e2:	2800      	cmp	r0, #0
 80096e4:	d1d9      	bne.n	800969a <_strtod_l+0x73a>
 80096e6:	e65a      	b.n	800939e <_strtod_l+0x43e>
 80096e8:	2e00      	cmp	r6, #0
 80096ea:	dd07      	ble.n	80096fc <_strtod_l+0x79c>
 80096ec:	4649      	mov	r1, r9
 80096ee:	9805      	ldr	r0, [sp, #20]
 80096f0:	4632      	mov	r2, r6
 80096f2:	f003 f86d 	bl	800c7d0 <__lshift>
 80096f6:	4681      	mov	r9, r0
 80096f8:	2800      	cmp	r0, #0
 80096fa:	d0d8      	beq.n	80096ae <_strtod_l+0x74e>
 80096fc:	2f00      	cmp	r7, #0
 80096fe:	dd08      	ble.n	8009712 <_strtod_l+0x7b2>
 8009700:	4641      	mov	r1, r8
 8009702:	9805      	ldr	r0, [sp, #20]
 8009704:	463a      	mov	r2, r7
 8009706:	f003 f863 	bl	800c7d0 <__lshift>
 800970a:	4680      	mov	r8, r0
 800970c:	2800      	cmp	r0, #0
 800970e:	f43f ae46 	beq.w	800939e <_strtod_l+0x43e>
 8009712:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009714:	9805      	ldr	r0, [sp, #20]
 8009716:	464a      	mov	r2, r9
 8009718:	f003 f8e2 	bl	800c8e0 <__mdiff>
 800971c:	4604      	mov	r4, r0
 800971e:	2800      	cmp	r0, #0
 8009720:	f43f ae3d 	beq.w	800939e <_strtod_l+0x43e>
 8009724:	68c3      	ldr	r3, [r0, #12]
 8009726:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009728:	2300      	movs	r3, #0
 800972a:	60c3      	str	r3, [r0, #12]
 800972c:	4641      	mov	r1, r8
 800972e:	f003 f8bb 	bl	800c8a8 <__mcmp>
 8009732:	2800      	cmp	r0, #0
 8009734:	da46      	bge.n	80097c4 <_strtod_l+0x864>
 8009736:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009738:	ea53 030a 	orrs.w	r3, r3, sl
 800973c:	d16c      	bne.n	8009818 <_strtod_l+0x8b8>
 800973e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009742:	2b00      	cmp	r3, #0
 8009744:	d168      	bne.n	8009818 <_strtod_l+0x8b8>
 8009746:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800974a:	0d1b      	lsrs	r3, r3, #20
 800974c:	051b      	lsls	r3, r3, #20
 800974e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009752:	d961      	bls.n	8009818 <_strtod_l+0x8b8>
 8009754:	6963      	ldr	r3, [r4, #20]
 8009756:	b913      	cbnz	r3, 800975e <_strtod_l+0x7fe>
 8009758:	6923      	ldr	r3, [r4, #16]
 800975a:	2b01      	cmp	r3, #1
 800975c:	dd5c      	ble.n	8009818 <_strtod_l+0x8b8>
 800975e:	4621      	mov	r1, r4
 8009760:	2201      	movs	r2, #1
 8009762:	9805      	ldr	r0, [sp, #20]
 8009764:	f003 f834 	bl	800c7d0 <__lshift>
 8009768:	4641      	mov	r1, r8
 800976a:	4604      	mov	r4, r0
 800976c:	f003 f89c 	bl	800c8a8 <__mcmp>
 8009770:	2800      	cmp	r0, #0
 8009772:	dd51      	ble.n	8009818 <_strtod_l+0x8b8>
 8009774:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009778:	9a08      	ldr	r2, [sp, #32]
 800977a:	0d1b      	lsrs	r3, r3, #20
 800977c:	051b      	lsls	r3, r3, #20
 800977e:	2a00      	cmp	r2, #0
 8009780:	d06b      	beq.n	800985a <_strtod_l+0x8fa>
 8009782:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009786:	d868      	bhi.n	800985a <_strtod_l+0x8fa>
 8009788:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800978c:	f67f ae9d 	bls.w	80094ca <_strtod_l+0x56a>
 8009790:	4b0a      	ldr	r3, [pc, #40]	@ (80097bc <_strtod_l+0x85c>)
 8009792:	4650      	mov	r0, sl
 8009794:	4659      	mov	r1, fp
 8009796:	2200      	movs	r2, #0
 8009798:	f7f6 ff5e 	bl	8000658 <__aeabi_dmul>
 800979c:	4b08      	ldr	r3, [pc, #32]	@ (80097c0 <_strtod_l+0x860>)
 800979e:	400b      	ands	r3, r1
 80097a0:	4682      	mov	sl, r0
 80097a2:	468b      	mov	fp, r1
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	f47f ae05 	bne.w	80093b4 <_strtod_l+0x454>
 80097aa:	9a05      	ldr	r2, [sp, #20]
 80097ac:	2322      	movs	r3, #34	@ 0x22
 80097ae:	6013      	str	r3, [r2, #0]
 80097b0:	e600      	b.n	80093b4 <_strtod_l+0x454>
 80097b2:	bf00      	nop
 80097b4:	0800eb90 	.word	0x0800eb90
 80097b8:	fffffc02 	.word	0xfffffc02
 80097bc:	39500000 	.word	0x39500000
 80097c0:	7ff00000 	.word	0x7ff00000
 80097c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80097c8:	d165      	bne.n	8009896 <_strtod_l+0x936>
 80097ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80097cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097d0:	b35a      	cbz	r2, 800982a <_strtod_l+0x8ca>
 80097d2:	4a9f      	ldr	r2, [pc, #636]	@ (8009a50 <_strtod_l+0xaf0>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d12b      	bne.n	8009830 <_strtod_l+0x8d0>
 80097d8:	9b08      	ldr	r3, [sp, #32]
 80097da:	4651      	mov	r1, sl
 80097dc:	b303      	cbz	r3, 8009820 <_strtod_l+0x8c0>
 80097de:	4b9d      	ldr	r3, [pc, #628]	@ (8009a54 <_strtod_l+0xaf4>)
 80097e0:	465a      	mov	r2, fp
 80097e2:	4013      	ands	r3, r2
 80097e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80097e8:	f04f 32ff 	mov.w	r2, #4294967295
 80097ec:	d81b      	bhi.n	8009826 <_strtod_l+0x8c6>
 80097ee:	0d1b      	lsrs	r3, r3, #20
 80097f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80097f4:	fa02 f303 	lsl.w	r3, r2, r3
 80097f8:	4299      	cmp	r1, r3
 80097fa:	d119      	bne.n	8009830 <_strtod_l+0x8d0>
 80097fc:	4b96      	ldr	r3, [pc, #600]	@ (8009a58 <_strtod_l+0xaf8>)
 80097fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009800:	429a      	cmp	r2, r3
 8009802:	d102      	bne.n	800980a <_strtod_l+0x8aa>
 8009804:	3101      	adds	r1, #1
 8009806:	f43f adca 	beq.w	800939e <_strtod_l+0x43e>
 800980a:	4b92      	ldr	r3, [pc, #584]	@ (8009a54 <_strtod_l+0xaf4>)
 800980c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800980e:	401a      	ands	r2, r3
 8009810:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009814:	f04f 0a00 	mov.w	sl, #0
 8009818:	9b08      	ldr	r3, [sp, #32]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1b8      	bne.n	8009790 <_strtod_l+0x830>
 800981e:	e5c9      	b.n	80093b4 <_strtod_l+0x454>
 8009820:	f04f 33ff 	mov.w	r3, #4294967295
 8009824:	e7e8      	b.n	80097f8 <_strtod_l+0x898>
 8009826:	4613      	mov	r3, r2
 8009828:	e7e6      	b.n	80097f8 <_strtod_l+0x898>
 800982a:	ea53 030a 	orrs.w	r3, r3, sl
 800982e:	d0a1      	beq.n	8009774 <_strtod_l+0x814>
 8009830:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009832:	b1db      	cbz	r3, 800986c <_strtod_l+0x90c>
 8009834:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009836:	4213      	tst	r3, r2
 8009838:	d0ee      	beq.n	8009818 <_strtod_l+0x8b8>
 800983a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800983c:	9a08      	ldr	r2, [sp, #32]
 800983e:	4650      	mov	r0, sl
 8009840:	4659      	mov	r1, fp
 8009842:	b1bb      	cbz	r3, 8009874 <_strtod_l+0x914>
 8009844:	f7ff fb6b 	bl	8008f1e <sulp>
 8009848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800984c:	ec53 2b10 	vmov	r2, r3, d0
 8009850:	f7f6 fd4c 	bl	80002ec <__adddf3>
 8009854:	4682      	mov	sl, r0
 8009856:	468b      	mov	fp, r1
 8009858:	e7de      	b.n	8009818 <_strtod_l+0x8b8>
 800985a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800985e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009862:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009866:	f04f 3aff 	mov.w	sl, #4294967295
 800986a:	e7d5      	b.n	8009818 <_strtod_l+0x8b8>
 800986c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800986e:	ea13 0f0a 	tst.w	r3, sl
 8009872:	e7e1      	b.n	8009838 <_strtod_l+0x8d8>
 8009874:	f7ff fb53 	bl	8008f1e <sulp>
 8009878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800987c:	ec53 2b10 	vmov	r2, r3, d0
 8009880:	f7f6 fd32 	bl	80002e8 <__aeabi_dsub>
 8009884:	2200      	movs	r2, #0
 8009886:	2300      	movs	r3, #0
 8009888:	4682      	mov	sl, r0
 800988a:	468b      	mov	fp, r1
 800988c:	f7f7 f94c 	bl	8000b28 <__aeabi_dcmpeq>
 8009890:	2800      	cmp	r0, #0
 8009892:	d0c1      	beq.n	8009818 <_strtod_l+0x8b8>
 8009894:	e619      	b.n	80094ca <_strtod_l+0x56a>
 8009896:	4641      	mov	r1, r8
 8009898:	4620      	mov	r0, r4
 800989a:	f003 f97d 	bl	800cb98 <__ratio>
 800989e:	ec57 6b10 	vmov	r6, r7, d0
 80098a2:	2200      	movs	r2, #0
 80098a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80098a8:	4630      	mov	r0, r6
 80098aa:	4639      	mov	r1, r7
 80098ac:	f7f7 f950 	bl	8000b50 <__aeabi_dcmple>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	d06f      	beq.n	8009994 <_strtod_l+0xa34>
 80098b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d17a      	bne.n	80099b0 <_strtod_l+0xa50>
 80098ba:	f1ba 0f00 	cmp.w	sl, #0
 80098be:	d158      	bne.n	8009972 <_strtod_l+0xa12>
 80098c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d15a      	bne.n	8009980 <_strtod_l+0xa20>
 80098ca:	4b64      	ldr	r3, [pc, #400]	@ (8009a5c <_strtod_l+0xafc>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	4630      	mov	r0, r6
 80098d0:	4639      	mov	r1, r7
 80098d2:	f7f7 f933 	bl	8000b3c <__aeabi_dcmplt>
 80098d6:	2800      	cmp	r0, #0
 80098d8:	d159      	bne.n	800998e <_strtod_l+0xa2e>
 80098da:	4630      	mov	r0, r6
 80098dc:	4639      	mov	r1, r7
 80098de:	4b60      	ldr	r3, [pc, #384]	@ (8009a60 <_strtod_l+0xb00>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	f7f6 feb9 	bl	8000658 <__aeabi_dmul>
 80098e6:	4606      	mov	r6, r0
 80098e8:	460f      	mov	r7, r1
 80098ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80098ee:	9606      	str	r6, [sp, #24]
 80098f0:	9307      	str	r3, [sp, #28]
 80098f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098f6:	4d57      	ldr	r5, [pc, #348]	@ (8009a54 <_strtod_l+0xaf4>)
 80098f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80098fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098fe:	401d      	ands	r5, r3
 8009900:	4b58      	ldr	r3, [pc, #352]	@ (8009a64 <_strtod_l+0xb04>)
 8009902:	429d      	cmp	r5, r3
 8009904:	f040 80b2 	bne.w	8009a6c <_strtod_l+0xb0c>
 8009908:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800990a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800990e:	ec4b ab10 	vmov	d0, sl, fp
 8009912:	f003 f879 	bl	800ca08 <__ulp>
 8009916:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800991a:	ec51 0b10 	vmov	r0, r1, d0
 800991e:	f7f6 fe9b 	bl	8000658 <__aeabi_dmul>
 8009922:	4652      	mov	r2, sl
 8009924:	465b      	mov	r3, fp
 8009926:	f7f6 fce1 	bl	80002ec <__adddf3>
 800992a:	460b      	mov	r3, r1
 800992c:	4949      	ldr	r1, [pc, #292]	@ (8009a54 <_strtod_l+0xaf4>)
 800992e:	4a4e      	ldr	r2, [pc, #312]	@ (8009a68 <_strtod_l+0xb08>)
 8009930:	4019      	ands	r1, r3
 8009932:	4291      	cmp	r1, r2
 8009934:	4682      	mov	sl, r0
 8009936:	d942      	bls.n	80099be <_strtod_l+0xa5e>
 8009938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800993a:	4b47      	ldr	r3, [pc, #284]	@ (8009a58 <_strtod_l+0xaf8>)
 800993c:	429a      	cmp	r2, r3
 800993e:	d103      	bne.n	8009948 <_strtod_l+0x9e8>
 8009940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009942:	3301      	adds	r3, #1
 8009944:	f43f ad2b 	beq.w	800939e <_strtod_l+0x43e>
 8009948:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009a58 <_strtod_l+0xaf8>
 800994c:	f04f 3aff 	mov.w	sl, #4294967295
 8009950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009952:	9805      	ldr	r0, [sp, #20]
 8009954:	f002 fd24 	bl	800c3a0 <_Bfree>
 8009958:	9805      	ldr	r0, [sp, #20]
 800995a:	4649      	mov	r1, r9
 800995c:	f002 fd20 	bl	800c3a0 <_Bfree>
 8009960:	9805      	ldr	r0, [sp, #20]
 8009962:	4641      	mov	r1, r8
 8009964:	f002 fd1c 	bl	800c3a0 <_Bfree>
 8009968:	9805      	ldr	r0, [sp, #20]
 800996a:	4621      	mov	r1, r4
 800996c:	f002 fd18 	bl	800c3a0 <_Bfree>
 8009970:	e618      	b.n	80095a4 <_strtod_l+0x644>
 8009972:	f1ba 0f01 	cmp.w	sl, #1
 8009976:	d103      	bne.n	8009980 <_strtod_l+0xa20>
 8009978:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800997a:	2b00      	cmp	r3, #0
 800997c:	f43f ada5 	beq.w	80094ca <_strtod_l+0x56a>
 8009980:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009a30 <_strtod_l+0xad0>
 8009984:	4f35      	ldr	r7, [pc, #212]	@ (8009a5c <_strtod_l+0xafc>)
 8009986:	ed8d 7b06 	vstr	d7, [sp, #24]
 800998a:	2600      	movs	r6, #0
 800998c:	e7b1      	b.n	80098f2 <_strtod_l+0x992>
 800998e:	4f34      	ldr	r7, [pc, #208]	@ (8009a60 <_strtod_l+0xb00>)
 8009990:	2600      	movs	r6, #0
 8009992:	e7aa      	b.n	80098ea <_strtod_l+0x98a>
 8009994:	4b32      	ldr	r3, [pc, #200]	@ (8009a60 <_strtod_l+0xb00>)
 8009996:	4630      	mov	r0, r6
 8009998:	4639      	mov	r1, r7
 800999a:	2200      	movs	r2, #0
 800999c:	f7f6 fe5c 	bl	8000658 <__aeabi_dmul>
 80099a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099a2:	4606      	mov	r6, r0
 80099a4:	460f      	mov	r7, r1
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d09f      	beq.n	80098ea <_strtod_l+0x98a>
 80099aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80099ae:	e7a0      	b.n	80098f2 <_strtod_l+0x992>
 80099b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009a38 <_strtod_l+0xad8>
 80099b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099b8:	ec57 6b17 	vmov	r6, r7, d7
 80099bc:	e799      	b.n	80098f2 <_strtod_l+0x992>
 80099be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80099c2:	9b08      	ldr	r3, [sp, #32]
 80099c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1c1      	bne.n	8009950 <_strtod_l+0x9f0>
 80099cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099d0:	0d1b      	lsrs	r3, r3, #20
 80099d2:	051b      	lsls	r3, r3, #20
 80099d4:	429d      	cmp	r5, r3
 80099d6:	d1bb      	bne.n	8009950 <_strtod_l+0x9f0>
 80099d8:	4630      	mov	r0, r6
 80099da:	4639      	mov	r1, r7
 80099dc:	f7f7 fafa 	bl	8000fd4 <__aeabi_d2lz>
 80099e0:	f7f6 fe0c 	bl	80005fc <__aeabi_l2d>
 80099e4:	4602      	mov	r2, r0
 80099e6:	460b      	mov	r3, r1
 80099e8:	4630      	mov	r0, r6
 80099ea:	4639      	mov	r1, r7
 80099ec:	f7f6 fc7c 	bl	80002e8 <__aeabi_dsub>
 80099f0:	460b      	mov	r3, r1
 80099f2:	4602      	mov	r2, r0
 80099f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80099f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80099fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099fe:	ea46 060a 	orr.w	r6, r6, sl
 8009a02:	431e      	orrs	r6, r3
 8009a04:	d06f      	beq.n	8009ae6 <_strtod_l+0xb86>
 8009a06:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a40 <_strtod_l+0xae0>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	f7f7 f896 	bl	8000b3c <__aeabi_dcmplt>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	f47f accf 	bne.w	80093b4 <_strtod_l+0x454>
 8009a16:	a30c      	add	r3, pc, #48	@ (adr r3, 8009a48 <_strtod_l+0xae8>)
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a20:	f7f7 f8aa 	bl	8000b78 <__aeabi_dcmpgt>
 8009a24:	2800      	cmp	r0, #0
 8009a26:	d093      	beq.n	8009950 <_strtod_l+0x9f0>
 8009a28:	e4c4      	b.n	80093b4 <_strtod_l+0x454>
 8009a2a:	bf00      	nop
 8009a2c:	f3af 8000 	nop.w
 8009a30:	00000000 	.word	0x00000000
 8009a34:	bff00000 	.word	0xbff00000
 8009a38:	00000000 	.word	0x00000000
 8009a3c:	3ff00000 	.word	0x3ff00000
 8009a40:	94a03595 	.word	0x94a03595
 8009a44:	3fdfffff 	.word	0x3fdfffff
 8009a48:	35afe535 	.word	0x35afe535
 8009a4c:	3fe00000 	.word	0x3fe00000
 8009a50:	000fffff 	.word	0x000fffff
 8009a54:	7ff00000 	.word	0x7ff00000
 8009a58:	7fefffff 	.word	0x7fefffff
 8009a5c:	3ff00000 	.word	0x3ff00000
 8009a60:	3fe00000 	.word	0x3fe00000
 8009a64:	7fe00000 	.word	0x7fe00000
 8009a68:	7c9fffff 	.word	0x7c9fffff
 8009a6c:	9b08      	ldr	r3, [sp, #32]
 8009a6e:	b323      	cbz	r3, 8009aba <_strtod_l+0xb5a>
 8009a70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009a74:	d821      	bhi.n	8009aba <_strtod_l+0xb5a>
 8009a76:	a328      	add	r3, pc, #160	@ (adr r3, 8009b18 <_strtod_l+0xbb8>)
 8009a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	4639      	mov	r1, r7
 8009a80:	f7f7 f866 	bl	8000b50 <__aeabi_dcmple>
 8009a84:	b1a0      	cbz	r0, 8009ab0 <_strtod_l+0xb50>
 8009a86:	4639      	mov	r1, r7
 8009a88:	4630      	mov	r0, r6
 8009a8a:	f7f7 f8bd 	bl	8000c08 <__aeabi_d2uiz>
 8009a8e:	2801      	cmp	r0, #1
 8009a90:	bf38      	it	cc
 8009a92:	2001      	movcc	r0, #1
 8009a94:	f7f6 fd66 	bl	8000564 <__aeabi_ui2d>
 8009a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a9a:	4606      	mov	r6, r0
 8009a9c:	460f      	mov	r7, r1
 8009a9e:	b9fb      	cbnz	r3, 8009ae0 <_strtod_l+0xb80>
 8009aa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009aa4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009aa6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009aa8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009aac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ab0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ab2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ab6:	1b5b      	subs	r3, r3, r5
 8009ab8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009aba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009abe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ac2:	f002 ffa1 	bl	800ca08 <__ulp>
 8009ac6:	4650      	mov	r0, sl
 8009ac8:	ec53 2b10 	vmov	r2, r3, d0
 8009acc:	4659      	mov	r1, fp
 8009ace:	f7f6 fdc3 	bl	8000658 <__aeabi_dmul>
 8009ad2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ad6:	f7f6 fc09 	bl	80002ec <__adddf3>
 8009ada:	4682      	mov	sl, r0
 8009adc:	468b      	mov	fp, r1
 8009ade:	e770      	b.n	80099c2 <_strtod_l+0xa62>
 8009ae0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009ae4:	e7e0      	b.n	8009aa8 <_strtod_l+0xb48>
 8009ae6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009b20 <_strtod_l+0xbc0>)
 8009ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aec:	f7f7 f826 	bl	8000b3c <__aeabi_dcmplt>
 8009af0:	e798      	b.n	8009a24 <_strtod_l+0xac4>
 8009af2:	2300      	movs	r3, #0
 8009af4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009af6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009af8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009afa:	6013      	str	r3, [r2, #0]
 8009afc:	f7ff ba6d 	b.w	8008fda <_strtod_l+0x7a>
 8009b00:	2a65      	cmp	r2, #101	@ 0x65
 8009b02:	f43f ab66 	beq.w	80091d2 <_strtod_l+0x272>
 8009b06:	2a45      	cmp	r2, #69	@ 0x45
 8009b08:	f43f ab63 	beq.w	80091d2 <_strtod_l+0x272>
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	f7ff bb9e 	b.w	800924e <_strtod_l+0x2ee>
 8009b12:	bf00      	nop
 8009b14:	f3af 8000 	nop.w
 8009b18:	ffc00000 	.word	0xffc00000
 8009b1c:	41dfffff 	.word	0x41dfffff
 8009b20:	94a03595 	.word	0x94a03595
 8009b24:	3fcfffff 	.word	0x3fcfffff

08009b28 <_strtod_r>:
 8009b28:	4b01      	ldr	r3, [pc, #4]	@ (8009b30 <_strtod_r+0x8>)
 8009b2a:	f7ff ba19 	b.w	8008f60 <_strtod_l>
 8009b2e:	bf00      	nop
 8009b30:	20000060 	.word	0x20000060

08009b34 <strtod>:
 8009b34:	460a      	mov	r2, r1
 8009b36:	4601      	mov	r1, r0
 8009b38:	4802      	ldr	r0, [pc, #8]	@ (8009b44 <strtod+0x10>)
 8009b3a:	4b03      	ldr	r3, [pc, #12]	@ (8009b48 <strtod+0x14>)
 8009b3c:	6800      	ldr	r0, [r0, #0]
 8009b3e:	f7ff ba0f 	b.w	8008f60 <_strtod_l>
 8009b42:	bf00      	nop
 8009b44:	200001cc 	.word	0x200001cc
 8009b48:	20000060 	.word	0x20000060

08009b4c <_strtol_l.constprop.0>:
 8009b4c:	2b24      	cmp	r3, #36	@ 0x24
 8009b4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b52:	4686      	mov	lr, r0
 8009b54:	4690      	mov	r8, r2
 8009b56:	d801      	bhi.n	8009b5c <_strtol_l.constprop.0+0x10>
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d106      	bne.n	8009b6a <_strtol_l.constprop.0+0x1e>
 8009b5c:	f001 f8f4 	bl	800ad48 <__errno>
 8009b60:	2316      	movs	r3, #22
 8009b62:	6003      	str	r3, [r0, #0]
 8009b64:	2000      	movs	r0, #0
 8009b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b6a:	4834      	ldr	r0, [pc, #208]	@ (8009c3c <_strtol_l.constprop.0+0xf0>)
 8009b6c:	460d      	mov	r5, r1
 8009b6e:	462a      	mov	r2, r5
 8009b70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b74:	5d06      	ldrb	r6, [r0, r4]
 8009b76:	f016 0608 	ands.w	r6, r6, #8
 8009b7a:	d1f8      	bne.n	8009b6e <_strtol_l.constprop.0+0x22>
 8009b7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009b7e:	d12d      	bne.n	8009bdc <_strtol_l.constprop.0+0x90>
 8009b80:	782c      	ldrb	r4, [r5, #0]
 8009b82:	2601      	movs	r6, #1
 8009b84:	1c95      	adds	r5, r2, #2
 8009b86:	f033 0210 	bics.w	r2, r3, #16
 8009b8a:	d109      	bne.n	8009ba0 <_strtol_l.constprop.0+0x54>
 8009b8c:	2c30      	cmp	r4, #48	@ 0x30
 8009b8e:	d12a      	bne.n	8009be6 <_strtol_l.constprop.0+0x9a>
 8009b90:	782a      	ldrb	r2, [r5, #0]
 8009b92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009b96:	2a58      	cmp	r2, #88	@ 0x58
 8009b98:	d125      	bne.n	8009be6 <_strtol_l.constprop.0+0x9a>
 8009b9a:	786c      	ldrb	r4, [r5, #1]
 8009b9c:	2310      	movs	r3, #16
 8009b9e:	3502      	adds	r5, #2
 8009ba0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009ba4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009ba8:	2200      	movs	r2, #0
 8009baa:	fbbc f9f3 	udiv	r9, ip, r3
 8009bae:	4610      	mov	r0, r2
 8009bb0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009bb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009bb8:	2f09      	cmp	r7, #9
 8009bba:	d81b      	bhi.n	8009bf4 <_strtol_l.constprop.0+0xa8>
 8009bbc:	463c      	mov	r4, r7
 8009bbe:	42a3      	cmp	r3, r4
 8009bc0:	dd27      	ble.n	8009c12 <_strtol_l.constprop.0+0xc6>
 8009bc2:	1c57      	adds	r7, r2, #1
 8009bc4:	d007      	beq.n	8009bd6 <_strtol_l.constprop.0+0x8a>
 8009bc6:	4581      	cmp	r9, r0
 8009bc8:	d320      	bcc.n	8009c0c <_strtol_l.constprop.0+0xc0>
 8009bca:	d101      	bne.n	8009bd0 <_strtol_l.constprop.0+0x84>
 8009bcc:	45a2      	cmp	sl, r4
 8009bce:	db1d      	blt.n	8009c0c <_strtol_l.constprop.0+0xc0>
 8009bd0:	fb00 4003 	mla	r0, r0, r3, r4
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bda:	e7eb      	b.n	8009bb4 <_strtol_l.constprop.0+0x68>
 8009bdc:	2c2b      	cmp	r4, #43	@ 0x2b
 8009bde:	bf04      	itt	eq
 8009be0:	782c      	ldrbeq	r4, [r5, #0]
 8009be2:	1c95      	addeq	r5, r2, #2
 8009be4:	e7cf      	b.n	8009b86 <_strtol_l.constprop.0+0x3a>
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1da      	bne.n	8009ba0 <_strtol_l.constprop.0+0x54>
 8009bea:	2c30      	cmp	r4, #48	@ 0x30
 8009bec:	bf0c      	ite	eq
 8009bee:	2308      	moveq	r3, #8
 8009bf0:	230a      	movne	r3, #10
 8009bf2:	e7d5      	b.n	8009ba0 <_strtol_l.constprop.0+0x54>
 8009bf4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009bf8:	2f19      	cmp	r7, #25
 8009bfa:	d801      	bhi.n	8009c00 <_strtol_l.constprop.0+0xb4>
 8009bfc:	3c37      	subs	r4, #55	@ 0x37
 8009bfe:	e7de      	b.n	8009bbe <_strtol_l.constprop.0+0x72>
 8009c00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009c04:	2f19      	cmp	r7, #25
 8009c06:	d804      	bhi.n	8009c12 <_strtol_l.constprop.0+0xc6>
 8009c08:	3c57      	subs	r4, #87	@ 0x57
 8009c0a:	e7d8      	b.n	8009bbe <_strtol_l.constprop.0+0x72>
 8009c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c10:	e7e1      	b.n	8009bd6 <_strtol_l.constprop.0+0x8a>
 8009c12:	1c53      	adds	r3, r2, #1
 8009c14:	d108      	bne.n	8009c28 <_strtol_l.constprop.0+0xdc>
 8009c16:	2322      	movs	r3, #34	@ 0x22
 8009c18:	f8ce 3000 	str.w	r3, [lr]
 8009c1c:	4660      	mov	r0, ip
 8009c1e:	f1b8 0f00 	cmp.w	r8, #0
 8009c22:	d0a0      	beq.n	8009b66 <_strtol_l.constprop.0+0x1a>
 8009c24:	1e69      	subs	r1, r5, #1
 8009c26:	e006      	b.n	8009c36 <_strtol_l.constprop.0+0xea>
 8009c28:	b106      	cbz	r6, 8009c2c <_strtol_l.constprop.0+0xe0>
 8009c2a:	4240      	negs	r0, r0
 8009c2c:	f1b8 0f00 	cmp.w	r8, #0
 8009c30:	d099      	beq.n	8009b66 <_strtol_l.constprop.0+0x1a>
 8009c32:	2a00      	cmp	r2, #0
 8009c34:	d1f6      	bne.n	8009c24 <_strtol_l.constprop.0+0xd8>
 8009c36:	f8c8 1000 	str.w	r1, [r8]
 8009c3a:	e794      	b.n	8009b66 <_strtol_l.constprop.0+0x1a>
 8009c3c:	0800ebb9 	.word	0x0800ebb9

08009c40 <_strtol_r>:
 8009c40:	f7ff bf84 	b.w	8009b4c <_strtol_l.constprop.0>

08009c44 <strtol>:
 8009c44:	4613      	mov	r3, r2
 8009c46:	460a      	mov	r2, r1
 8009c48:	4601      	mov	r1, r0
 8009c4a:	4802      	ldr	r0, [pc, #8]	@ (8009c54 <strtol+0x10>)
 8009c4c:	6800      	ldr	r0, [r0, #0]
 8009c4e:	f7ff bf7d 	b.w	8009b4c <_strtol_l.constprop.0>
 8009c52:	bf00      	nop
 8009c54:	200001cc 	.word	0x200001cc

08009c58 <__cvt>:
 8009c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c5c:	ec57 6b10 	vmov	r6, r7, d0
 8009c60:	2f00      	cmp	r7, #0
 8009c62:	460c      	mov	r4, r1
 8009c64:	4619      	mov	r1, r3
 8009c66:	463b      	mov	r3, r7
 8009c68:	bfbb      	ittet	lt
 8009c6a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c6e:	461f      	movlt	r7, r3
 8009c70:	2300      	movge	r3, #0
 8009c72:	232d      	movlt	r3, #45	@ 0x2d
 8009c74:	700b      	strb	r3, [r1, #0]
 8009c76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c78:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c7c:	4691      	mov	r9, r2
 8009c7e:	f023 0820 	bic.w	r8, r3, #32
 8009c82:	bfbc      	itt	lt
 8009c84:	4632      	movlt	r2, r6
 8009c86:	4616      	movlt	r6, r2
 8009c88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c8c:	d005      	beq.n	8009c9a <__cvt+0x42>
 8009c8e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c92:	d100      	bne.n	8009c96 <__cvt+0x3e>
 8009c94:	3401      	adds	r4, #1
 8009c96:	2102      	movs	r1, #2
 8009c98:	e000      	b.n	8009c9c <__cvt+0x44>
 8009c9a:	2103      	movs	r1, #3
 8009c9c:	ab03      	add	r3, sp, #12
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	ab02      	add	r3, sp, #8
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	ec47 6b10 	vmov	d0, r6, r7
 8009ca8:	4653      	mov	r3, sl
 8009caa:	4622      	mov	r2, r4
 8009cac:	f001 f928 	bl	800af00 <_dtoa_r>
 8009cb0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009cb4:	4605      	mov	r5, r0
 8009cb6:	d119      	bne.n	8009cec <__cvt+0x94>
 8009cb8:	f019 0f01 	tst.w	r9, #1
 8009cbc:	d00e      	beq.n	8009cdc <__cvt+0x84>
 8009cbe:	eb00 0904 	add.w	r9, r0, r4
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	4639      	mov	r1, r7
 8009cca:	f7f6 ff2d 	bl	8000b28 <__aeabi_dcmpeq>
 8009cce:	b108      	cbz	r0, 8009cd4 <__cvt+0x7c>
 8009cd0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009cd4:	2230      	movs	r2, #48	@ 0x30
 8009cd6:	9b03      	ldr	r3, [sp, #12]
 8009cd8:	454b      	cmp	r3, r9
 8009cda:	d31e      	bcc.n	8009d1a <__cvt+0xc2>
 8009cdc:	9b03      	ldr	r3, [sp, #12]
 8009cde:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ce0:	1b5b      	subs	r3, r3, r5
 8009ce2:	4628      	mov	r0, r5
 8009ce4:	6013      	str	r3, [r2, #0]
 8009ce6:	b004      	add	sp, #16
 8009ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009cf0:	eb00 0904 	add.w	r9, r0, r4
 8009cf4:	d1e5      	bne.n	8009cc2 <__cvt+0x6a>
 8009cf6:	7803      	ldrb	r3, [r0, #0]
 8009cf8:	2b30      	cmp	r3, #48	@ 0x30
 8009cfa:	d10a      	bne.n	8009d12 <__cvt+0xba>
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	2300      	movs	r3, #0
 8009d00:	4630      	mov	r0, r6
 8009d02:	4639      	mov	r1, r7
 8009d04:	f7f6 ff10 	bl	8000b28 <__aeabi_dcmpeq>
 8009d08:	b918      	cbnz	r0, 8009d12 <__cvt+0xba>
 8009d0a:	f1c4 0401 	rsb	r4, r4, #1
 8009d0e:	f8ca 4000 	str.w	r4, [sl]
 8009d12:	f8da 3000 	ldr.w	r3, [sl]
 8009d16:	4499      	add	r9, r3
 8009d18:	e7d3      	b.n	8009cc2 <__cvt+0x6a>
 8009d1a:	1c59      	adds	r1, r3, #1
 8009d1c:	9103      	str	r1, [sp, #12]
 8009d1e:	701a      	strb	r2, [r3, #0]
 8009d20:	e7d9      	b.n	8009cd6 <__cvt+0x7e>

08009d22 <__exponent>:
 8009d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d24:	2900      	cmp	r1, #0
 8009d26:	bfba      	itte	lt
 8009d28:	4249      	neglt	r1, r1
 8009d2a:	232d      	movlt	r3, #45	@ 0x2d
 8009d2c:	232b      	movge	r3, #43	@ 0x2b
 8009d2e:	2909      	cmp	r1, #9
 8009d30:	7002      	strb	r2, [r0, #0]
 8009d32:	7043      	strb	r3, [r0, #1]
 8009d34:	dd29      	ble.n	8009d8a <__exponent+0x68>
 8009d36:	f10d 0307 	add.w	r3, sp, #7
 8009d3a:	461d      	mov	r5, r3
 8009d3c:	270a      	movs	r7, #10
 8009d3e:	461a      	mov	r2, r3
 8009d40:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d44:	fb07 1416 	mls	r4, r7, r6, r1
 8009d48:	3430      	adds	r4, #48	@ 0x30
 8009d4a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009d4e:	460c      	mov	r4, r1
 8009d50:	2c63      	cmp	r4, #99	@ 0x63
 8009d52:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d56:	4631      	mov	r1, r6
 8009d58:	dcf1      	bgt.n	8009d3e <__exponent+0x1c>
 8009d5a:	3130      	adds	r1, #48	@ 0x30
 8009d5c:	1e94      	subs	r4, r2, #2
 8009d5e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d62:	1c41      	adds	r1, r0, #1
 8009d64:	4623      	mov	r3, r4
 8009d66:	42ab      	cmp	r3, r5
 8009d68:	d30a      	bcc.n	8009d80 <__exponent+0x5e>
 8009d6a:	f10d 0309 	add.w	r3, sp, #9
 8009d6e:	1a9b      	subs	r3, r3, r2
 8009d70:	42ac      	cmp	r4, r5
 8009d72:	bf88      	it	hi
 8009d74:	2300      	movhi	r3, #0
 8009d76:	3302      	adds	r3, #2
 8009d78:	4403      	add	r3, r0
 8009d7a:	1a18      	subs	r0, r3, r0
 8009d7c:	b003      	add	sp, #12
 8009d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d80:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d84:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d88:	e7ed      	b.n	8009d66 <__exponent+0x44>
 8009d8a:	2330      	movs	r3, #48	@ 0x30
 8009d8c:	3130      	adds	r1, #48	@ 0x30
 8009d8e:	7083      	strb	r3, [r0, #2]
 8009d90:	70c1      	strb	r1, [r0, #3]
 8009d92:	1d03      	adds	r3, r0, #4
 8009d94:	e7f1      	b.n	8009d7a <__exponent+0x58>
	...

08009d98 <_printf_float>:
 8009d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d9c:	b08d      	sub	sp, #52	@ 0x34
 8009d9e:	460c      	mov	r4, r1
 8009da0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009da4:	4616      	mov	r6, r2
 8009da6:	461f      	mov	r7, r3
 8009da8:	4605      	mov	r5, r0
 8009daa:	f000 ff83 	bl	800acb4 <_localeconv_r>
 8009dae:	6803      	ldr	r3, [r0, #0]
 8009db0:	9304      	str	r3, [sp, #16]
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7f6 fa8c 	bl	80002d0 <strlen>
 8009db8:	2300      	movs	r3, #0
 8009dba:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dbc:	f8d8 3000 	ldr.w	r3, [r8]
 8009dc0:	9005      	str	r0, [sp, #20]
 8009dc2:	3307      	adds	r3, #7
 8009dc4:	f023 0307 	bic.w	r3, r3, #7
 8009dc8:	f103 0208 	add.w	r2, r3, #8
 8009dcc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009dd0:	f8d4 b000 	ldr.w	fp, [r4]
 8009dd4:	f8c8 2000 	str.w	r2, [r8]
 8009dd8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ddc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009de0:	9307      	str	r3, [sp, #28]
 8009de2:	f8cd 8018 	str.w	r8, [sp, #24]
 8009de6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009dea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dee:	4b9c      	ldr	r3, [pc, #624]	@ (800a060 <_printf_float+0x2c8>)
 8009df0:	f04f 32ff 	mov.w	r2, #4294967295
 8009df4:	f7f6 feca 	bl	8000b8c <__aeabi_dcmpun>
 8009df8:	bb70      	cbnz	r0, 8009e58 <_printf_float+0xc0>
 8009dfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dfe:	4b98      	ldr	r3, [pc, #608]	@ (800a060 <_printf_float+0x2c8>)
 8009e00:	f04f 32ff 	mov.w	r2, #4294967295
 8009e04:	f7f6 fea4 	bl	8000b50 <__aeabi_dcmple>
 8009e08:	bb30      	cbnz	r0, 8009e58 <_printf_float+0xc0>
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	4640      	mov	r0, r8
 8009e10:	4649      	mov	r1, r9
 8009e12:	f7f6 fe93 	bl	8000b3c <__aeabi_dcmplt>
 8009e16:	b110      	cbz	r0, 8009e1e <_printf_float+0x86>
 8009e18:	232d      	movs	r3, #45	@ 0x2d
 8009e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e1e:	4a91      	ldr	r2, [pc, #580]	@ (800a064 <_printf_float+0x2cc>)
 8009e20:	4b91      	ldr	r3, [pc, #580]	@ (800a068 <_printf_float+0x2d0>)
 8009e22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009e26:	bf94      	ite	ls
 8009e28:	4690      	movls	r8, r2
 8009e2a:	4698      	movhi	r8, r3
 8009e2c:	2303      	movs	r3, #3
 8009e2e:	6123      	str	r3, [r4, #16]
 8009e30:	f02b 0304 	bic.w	r3, fp, #4
 8009e34:	6023      	str	r3, [r4, #0]
 8009e36:	f04f 0900 	mov.w	r9, #0
 8009e3a:	9700      	str	r7, [sp, #0]
 8009e3c:	4633      	mov	r3, r6
 8009e3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e40:	4621      	mov	r1, r4
 8009e42:	4628      	mov	r0, r5
 8009e44:	f000 f9d2 	bl	800a1ec <_printf_common>
 8009e48:	3001      	adds	r0, #1
 8009e4a:	f040 808d 	bne.w	8009f68 <_printf_float+0x1d0>
 8009e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e52:	b00d      	add	sp, #52	@ 0x34
 8009e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e58:	4642      	mov	r2, r8
 8009e5a:	464b      	mov	r3, r9
 8009e5c:	4640      	mov	r0, r8
 8009e5e:	4649      	mov	r1, r9
 8009e60:	f7f6 fe94 	bl	8000b8c <__aeabi_dcmpun>
 8009e64:	b140      	cbz	r0, 8009e78 <_printf_float+0xe0>
 8009e66:	464b      	mov	r3, r9
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	bfbc      	itt	lt
 8009e6c:	232d      	movlt	r3, #45	@ 0x2d
 8009e6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e72:	4a7e      	ldr	r2, [pc, #504]	@ (800a06c <_printf_float+0x2d4>)
 8009e74:	4b7e      	ldr	r3, [pc, #504]	@ (800a070 <_printf_float+0x2d8>)
 8009e76:	e7d4      	b.n	8009e22 <_printf_float+0x8a>
 8009e78:	6863      	ldr	r3, [r4, #4]
 8009e7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e7e:	9206      	str	r2, [sp, #24]
 8009e80:	1c5a      	adds	r2, r3, #1
 8009e82:	d13b      	bne.n	8009efc <_printf_float+0x164>
 8009e84:	2306      	movs	r3, #6
 8009e86:	6063      	str	r3, [r4, #4]
 8009e88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	6022      	str	r2, [r4, #0]
 8009e90:	9303      	str	r3, [sp, #12]
 8009e92:	ab0a      	add	r3, sp, #40	@ 0x28
 8009e94:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009e98:	ab09      	add	r3, sp, #36	@ 0x24
 8009e9a:	9300      	str	r3, [sp, #0]
 8009e9c:	6861      	ldr	r1, [r4, #4]
 8009e9e:	ec49 8b10 	vmov	d0, r8, r9
 8009ea2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009ea6:	4628      	mov	r0, r5
 8009ea8:	f7ff fed6 	bl	8009c58 <__cvt>
 8009eac:	9b06      	ldr	r3, [sp, #24]
 8009eae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009eb0:	2b47      	cmp	r3, #71	@ 0x47
 8009eb2:	4680      	mov	r8, r0
 8009eb4:	d129      	bne.n	8009f0a <_printf_float+0x172>
 8009eb6:	1cc8      	adds	r0, r1, #3
 8009eb8:	db02      	blt.n	8009ec0 <_printf_float+0x128>
 8009eba:	6863      	ldr	r3, [r4, #4]
 8009ebc:	4299      	cmp	r1, r3
 8009ebe:	dd41      	ble.n	8009f44 <_printf_float+0x1ac>
 8009ec0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009ec4:	fa5f fa8a 	uxtb.w	sl, sl
 8009ec8:	3901      	subs	r1, #1
 8009eca:	4652      	mov	r2, sl
 8009ecc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009ed0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ed2:	f7ff ff26 	bl	8009d22 <__exponent>
 8009ed6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ed8:	1813      	adds	r3, r2, r0
 8009eda:	2a01      	cmp	r2, #1
 8009edc:	4681      	mov	r9, r0
 8009ede:	6123      	str	r3, [r4, #16]
 8009ee0:	dc02      	bgt.n	8009ee8 <_printf_float+0x150>
 8009ee2:	6822      	ldr	r2, [r4, #0]
 8009ee4:	07d2      	lsls	r2, r2, #31
 8009ee6:	d501      	bpl.n	8009eec <_printf_float+0x154>
 8009ee8:	3301      	adds	r3, #1
 8009eea:	6123      	str	r3, [r4, #16]
 8009eec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d0a2      	beq.n	8009e3a <_printf_float+0xa2>
 8009ef4:	232d      	movs	r3, #45	@ 0x2d
 8009ef6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009efa:	e79e      	b.n	8009e3a <_printf_float+0xa2>
 8009efc:	9a06      	ldr	r2, [sp, #24]
 8009efe:	2a47      	cmp	r2, #71	@ 0x47
 8009f00:	d1c2      	bne.n	8009e88 <_printf_float+0xf0>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1c0      	bne.n	8009e88 <_printf_float+0xf0>
 8009f06:	2301      	movs	r3, #1
 8009f08:	e7bd      	b.n	8009e86 <_printf_float+0xee>
 8009f0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f0e:	d9db      	bls.n	8009ec8 <_printf_float+0x130>
 8009f10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f14:	d118      	bne.n	8009f48 <_printf_float+0x1b0>
 8009f16:	2900      	cmp	r1, #0
 8009f18:	6863      	ldr	r3, [r4, #4]
 8009f1a:	dd0b      	ble.n	8009f34 <_printf_float+0x19c>
 8009f1c:	6121      	str	r1, [r4, #16]
 8009f1e:	b913      	cbnz	r3, 8009f26 <_printf_float+0x18e>
 8009f20:	6822      	ldr	r2, [r4, #0]
 8009f22:	07d0      	lsls	r0, r2, #31
 8009f24:	d502      	bpl.n	8009f2c <_printf_float+0x194>
 8009f26:	3301      	adds	r3, #1
 8009f28:	440b      	add	r3, r1
 8009f2a:	6123      	str	r3, [r4, #16]
 8009f2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009f2e:	f04f 0900 	mov.w	r9, #0
 8009f32:	e7db      	b.n	8009eec <_printf_float+0x154>
 8009f34:	b913      	cbnz	r3, 8009f3c <_printf_float+0x1a4>
 8009f36:	6822      	ldr	r2, [r4, #0]
 8009f38:	07d2      	lsls	r2, r2, #31
 8009f3a:	d501      	bpl.n	8009f40 <_printf_float+0x1a8>
 8009f3c:	3302      	adds	r3, #2
 8009f3e:	e7f4      	b.n	8009f2a <_printf_float+0x192>
 8009f40:	2301      	movs	r3, #1
 8009f42:	e7f2      	b.n	8009f2a <_printf_float+0x192>
 8009f44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f4a:	4299      	cmp	r1, r3
 8009f4c:	db05      	blt.n	8009f5a <_printf_float+0x1c2>
 8009f4e:	6823      	ldr	r3, [r4, #0]
 8009f50:	6121      	str	r1, [r4, #16]
 8009f52:	07d8      	lsls	r0, r3, #31
 8009f54:	d5ea      	bpl.n	8009f2c <_printf_float+0x194>
 8009f56:	1c4b      	adds	r3, r1, #1
 8009f58:	e7e7      	b.n	8009f2a <_printf_float+0x192>
 8009f5a:	2900      	cmp	r1, #0
 8009f5c:	bfd4      	ite	le
 8009f5e:	f1c1 0202 	rsble	r2, r1, #2
 8009f62:	2201      	movgt	r2, #1
 8009f64:	4413      	add	r3, r2
 8009f66:	e7e0      	b.n	8009f2a <_printf_float+0x192>
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	055a      	lsls	r2, r3, #21
 8009f6c:	d407      	bmi.n	8009f7e <_printf_float+0x1e6>
 8009f6e:	6923      	ldr	r3, [r4, #16]
 8009f70:	4642      	mov	r2, r8
 8009f72:	4631      	mov	r1, r6
 8009f74:	4628      	mov	r0, r5
 8009f76:	47b8      	blx	r7
 8009f78:	3001      	adds	r0, #1
 8009f7a:	d12b      	bne.n	8009fd4 <_printf_float+0x23c>
 8009f7c:	e767      	b.n	8009e4e <_printf_float+0xb6>
 8009f7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f82:	f240 80dd 	bls.w	800a140 <_printf_float+0x3a8>
 8009f86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	f7f6 fdcb 	bl	8000b28 <__aeabi_dcmpeq>
 8009f92:	2800      	cmp	r0, #0
 8009f94:	d033      	beq.n	8009ffe <_printf_float+0x266>
 8009f96:	4a37      	ldr	r2, [pc, #220]	@ (800a074 <_printf_float+0x2dc>)
 8009f98:	2301      	movs	r3, #1
 8009f9a:	4631      	mov	r1, r6
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	47b8      	blx	r7
 8009fa0:	3001      	adds	r0, #1
 8009fa2:	f43f af54 	beq.w	8009e4e <_printf_float+0xb6>
 8009fa6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009faa:	4543      	cmp	r3, r8
 8009fac:	db02      	blt.n	8009fb4 <_printf_float+0x21c>
 8009fae:	6823      	ldr	r3, [r4, #0]
 8009fb0:	07d8      	lsls	r0, r3, #31
 8009fb2:	d50f      	bpl.n	8009fd4 <_printf_float+0x23c>
 8009fb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fb8:	4631      	mov	r1, r6
 8009fba:	4628      	mov	r0, r5
 8009fbc:	47b8      	blx	r7
 8009fbe:	3001      	adds	r0, #1
 8009fc0:	f43f af45 	beq.w	8009e4e <_printf_float+0xb6>
 8009fc4:	f04f 0900 	mov.w	r9, #0
 8009fc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009fcc:	f104 0a1a 	add.w	sl, r4, #26
 8009fd0:	45c8      	cmp	r8, r9
 8009fd2:	dc09      	bgt.n	8009fe8 <_printf_float+0x250>
 8009fd4:	6823      	ldr	r3, [r4, #0]
 8009fd6:	079b      	lsls	r3, r3, #30
 8009fd8:	f100 8103 	bmi.w	800a1e2 <_printf_float+0x44a>
 8009fdc:	68e0      	ldr	r0, [r4, #12]
 8009fde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fe0:	4298      	cmp	r0, r3
 8009fe2:	bfb8      	it	lt
 8009fe4:	4618      	movlt	r0, r3
 8009fe6:	e734      	b.n	8009e52 <_printf_float+0xba>
 8009fe8:	2301      	movs	r3, #1
 8009fea:	4652      	mov	r2, sl
 8009fec:	4631      	mov	r1, r6
 8009fee:	4628      	mov	r0, r5
 8009ff0:	47b8      	blx	r7
 8009ff2:	3001      	adds	r0, #1
 8009ff4:	f43f af2b 	beq.w	8009e4e <_printf_float+0xb6>
 8009ff8:	f109 0901 	add.w	r9, r9, #1
 8009ffc:	e7e8      	b.n	8009fd0 <_printf_float+0x238>
 8009ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a000:	2b00      	cmp	r3, #0
 800a002:	dc39      	bgt.n	800a078 <_printf_float+0x2e0>
 800a004:	4a1b      	ldr	r2, [pc, #108]	@ (800a074 <_printf_float+0x2dc>)
 800a006:	2301      	movs	r3, #1
 800a008:	4631      	mov	r1, r6
 800a00a:	4628      	mov	r0, r5
 800a00c:	47b8      	blx	r7
 800a00e:	3001      	adds	r0, #1
 800a010:	f43f af1d 	beq.w	8009e4e <_printf_float+0xb6>
 800a014:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a018:	ea59 0303 	orrs.w	r3, r9, r3
 800a01c:	d102      	bne.n	800a024 <_printf_float+0x28c>
 800a01e:	6823      	ldr	r3, [r4, #0]
 800a020:	07d9      	lsls	r1, r3, #31
 800a022:	d5d7      	bpl.n	8009fd4 <_printf_float+0x23c>
 800a024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a028:	4631      	mov	r1, r6
 800a02a:	4628      	mov	r0, r5
 800a02c:	47b8      	blx	r7
 800a02e:	3001      	adds	r0, #1
 800a030:	f43f af0d 	beq.w	8009e4e <_printf_float+0xb6>
 800a034:	f04f 0a00 	mov.w	sl, #0
 800a038:	f104 0b1a 	add.w	fp, r4, #26
 800a03c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a03e:	425b      	negs	r3, r3
 800a040:	4553      	cmp	r3, sl
 800a042:	dc01      	bgt.n	800a048 <_printf_float+0x2b0>
 800a044:	464b      	mov	r3, r9
 800a046:	e793      	b.n	8009f70 <_printf_float+0x1d8>
 800a048:	2301      	movs	r3, #1
 800a04a:	465a      	mov	r2, fp
 800a04c:	4631      	mov	r1, r6
 800a04e:	4628      	mov	r0, r5
 800a050:	47b8      	blx	r7
 800a052:	3001      	adds	r0, #1
 800a054:	f43f aefb 	beq.w	8009e4e <_printf_float+0xb6>
 800a058:	f10a 0a01 	add.w	sl, sl, #1
 800a05c:	e7ee      	b.n	800a03c <_printf_float+0x2a4>
 800a05e:	bf00      	nop
 800a060:	7fefffff 	.word	0x7fefffff
 800a064:	0800ecb9 	.word	0x0800ecb9
 800a068:	0800ecbd 	.word	0x0800ecbd
 800a06c:	0800ecc1 	.word	0x0800ecc1
 800a070:	0800ecc5 	.word	0x0800ecc5
 800a074:	0800ef67 	.word	0x0800ef67
 800a078:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a07a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a07e:	4553      	cmp	r3, sl
 800a080:	bfa8      	it	ge
 800a082:	4653      	movge	r3, sl
 800a084:	2b00      	cmp	r3, #0
 800a086:	4699      	mov	r9, r3
 800a088:	dc36      	bgt.n	800a0f8 <_printf_float+0x360>
 800a08a:	f04f 0b00 	mov.w	fp, #0
 800a08e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a092:	f104 021a 	add.w	r2, r4, #26
 800a096:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a098:	9306      	str	r3, [sp, #24]
 800a09a:	eba3 0309 	sub.w	r3, r3, r9
 800a09e:	455b      	cmp	r3, fp
 800a0a0:	dc31      	bgt.n	800a106 <_printf_float+0x36e>
 800a0a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0a4:	459a      	cmp	sl, r3
 800a0a6:	dc3a      	bgt.n	800a11e <_printf_float+0x386>
 800a0a8:	6823      	ldr	r3, [r4, #0]
 800a0aa:	07da      	lsls	r2, r3, #31
 800a0ac:	d437      	bmi.n	800a11e <_printf_float+0x386>
 800a0ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0b0:	ebaa 0903 	sub.w	r9, sl, r3
 800a0b4:	9b06      	ldr	r3, [sp, #24]
 800a0b6:	ebaa 0303 	sub.w	r3, sl, r3
 800a0ba:	4599      	cmp	r9, r3
 800a0bc:	bfa8      	it	ge
 800a0be:	4699      	movge	r9, r3
 800a0c0:	f1b9 0f00 	cmp.w	r9, #0
 800a0c4:	dc33      	bgt.n	800a12e <_printf_float+0x396>
 800a0c6:	f04f 0800 	mov.w	r8, #0
 800a0ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0ce:	f104 0b1a 	add.w	fp, r4, #26
 800a0d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0d4:	ebaa 0303 	sub.w	r3, sl, r3
 800a0d8:	eba3 0309 	sub.w	r3, r3, r9
 800a0dc:	4543      	cmp	r3, r8
 800a0de:	f77f af79 	ble.w	8009fd4 <_printf_float+0x23c>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	465a      	mov	r2, fp
 800a0e6:	4631      	mov	r1, r6
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	47b8      	blx	r7
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	f43f aeae 	beq.w	8009e4e <_printf_float+0xb6>
 800a0f2:	f108 0801 	add.w	r8, r8, #1
 800a0f6:	e7ec      	b.n	800a0d2 <_printf_float+0x33a>
 800a0f8:	4642      	mov	r2, r8
 800a0fa:	4631      	mov	r1, r6
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	47b8      	blx	r7
 800a100:	3001      	adds	r0, #1
 800a102:	d1c2      	bne.n	800a08a <_printf_float+0x2f2>
 800a104:	e6a3      	b.n	8009e4e <_printf_float+0xb6>
 800a106:	2301      	movs	r3, #1
 800a108:	4631      	mov	r1, r6
 800a10a:	4628      	mov	r0, r5
 800a10c:	9206      	str	r2, [sp, #24]
 800a10e:	47b8      	blx	r7
 800a110:	3001      	adds	r0, #1
 800a112:	f43f ae9c 	beq.w	8009e4e <_printf_float+0xb6>
 800a116:	9a06      	ldr	r2, [sp, #24]
 800a118:	f10b 0b01 	add.w	fp, fp, #1
 800a11c:	e7bb      	b.n	800a096 <_printf_float+0x2fe>
 800a11e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a122:	4631      	mov	r1, r6
 800a124:	4628      	mov	r0, r5
 800a126:	47b8      	blx	r7
 800a128:	3001      	adds	r0, #1
 800a12a:	d1c0      	bne.n	800a0ae <_printf_float+0x316>
 800a12c:	e68f      	b.n	8009e4e <_printf_float+0xb6>
 800a12e:	9a06      	ldr	r2, [sp, #24]
 800a130:	464b      	mov	r3, r9
 800a132:	4442      	add	r2, r8
 800a134:	4631      	mov	r1, r6
 800a136:	4628      	mov	r0, r5
 800a138:	47b8      	blx	r7
 800a13a:	3001      	adds	r0, #1
 800a13c:	d1c3      	bne.n	800a0c6 <_printf_float+0x32e>
 800a13e:	e686      	b.n	8009e4e <_printf_float+0xb6>
 800a140:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a144:	f1ba 0f01 	cmp.w	sl, #1
 800a148:	dc01      	bgt.n	800a14e <_printf_float+0x3b6>
 800a14a:	07db      	lsls	r3, r3, #31
 800a14c:	d536      	bpl.n	800a1bc <_printf_float+0x424>
 800a14e:	2301      	movs	r3, #1
 800a150:	4642      	mov	r2, r8
 800a152:	4631      	mov	r1, r6
 800a154:	4628      	mov	r0, r5
 800a156:	47b8      	blx	r7
 800a158:	3001      	adds	r0, #1
 800a15a:	f43f ae78 	beq.w	8009e4e <_printf_float+0xb6>
 800a15e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a162:	4631      	mov	r1, r6
 800a164:	4628      	mov	r0, r5
 800a166:	47b8      	blx	r7
 800a168:	3001      	adds	r0, #1
 800a16a:	f43f ae70 	beq.w	8009e4e <_printf_float+0xb6>
 800a16e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a172:	2200      	movs	r2, #0
 800a174:	2300      	movs	r3, #0
 800a176:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a17a:	f7f6 fcd5 	bl	8000b28 <__aeabi_dcmpeq>
 800a17e:	b9c0      	cbnz	r0, 800a1b2 <_printf_float+0x41a>
 800a180:	4653      	mov	r3, sl
 800a182:	f108 0201 	add.w	r2, r8, #1
 800a186:	4631      	mov	r1, r6
 800a188:	4628      	mov	r0, r5
 800a18a:	47b8      	blx	r7
 800a18c:	3001      	adds	r0, #1
 800a18e:	d10c      	bne.n	800a1aa <_printf_float+0x412>
 800a190:	e65d      	b.n	8009e4e <_printf_float+0xb6>
 800a192:	2301      	movs	r3, #1
 800a194:	465a      	mov	r2, fp
 800a196:	4631      	mov	r1, r6
 800a198:	4628      	mov	r0, r5
 800a19a:	47b8      	blx	r7
 800a19c:	3001      	adds	r0, #1
 800a19e:	f43f ae56 	beq.w	8009e4e <_printf_float+0xb6>
 800a1a2:	f108 0801 	add.w	r8, r8, #1
 800a1a6:	45d0      	cmp	r8, sl
 800a1a8:	dbf3      	blt.n	800a192 <_printf_float+0x3fa>
 800a1aa:	464b      	mov	r3, r9
 800a1ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a1b0:	e6df      	b.n	8009f72 <_printf_float+0x1da>
 800a1b2:	f04f 0800 	mov.w	r8, #0
 800a1b6:	f104 0b1a 	add.w	fp, r4, #26
 800a1ba:	e7f4      	b.n	800a1a6 <_printf_float+0x40e>
 800a1bc:	2301      	movs	r3, #1
 800a1be:	4642      	mov	r2, r8
 800a1c0:	e7e1      	b.n	800a186 <_printf_float+0x3ee>
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	464a      	mov	r2, r9
 800a1c6:	4631      	mov	r1, r6
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	47b8      	blx	r7
 800a1cc:	3001      	adds	r0, #1
 800a1ce:	f43f ae3e 	beq.w	8009e4e <_printf_float+0xb6>
 800a1d2:	f108 0801 	add.w	r8, r8, #1
 800a1d6:	68e3      	ldr	r3, [r4, #12]
 800a1d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1da:	1a5b      	subs	r3, r3, r1
 800a1dc:	4543      	cmp	r3, r8
 800a1de:	dcf0      	bgt.n	800a1c2 <_printf_float+0x42a>
 800a1e0:	e6fc      	b.n	8009fdc <_printf_float+0x244>
 800a1e2:	f04f 0800 	mov.w	r8, #0
 800a1e6:	f104 0919 	add.w	r9, r4, #25
 800a1ea:	e7f4      	b.n	800a1d6 <_printf_float+0x43e>

0800a1ec <_printf_common>:
 800a1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1f0:	4616      	mov	r6, r2
 800a1f2:	4698      	mov	r8, r3
 800a1f4:	688a      	ldr	r2, [r1, #8]
 800a1f6:	690b      	ldr	r3, [r1, #16]
 800a1f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	bfb8      	it	lt
 800a200:	4613      	movlt	r3, r2
 800a202:	6033      	str	r3, [r6, #0]
 800a204:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a208:	4607      	mov	r7, r0
 800a20a:	460c      	mov	r4, r1
 800a20c:	b10a      	cbz	r2, 800a212 <_printf_common+0x26>
 800a20e:	3301      	adds	r3, #1
 800a210:	6033      	str	r3, [r6, #0]
 800a212:	6823      	ldr	r3, [r4, #0]
 800a214:	0699      	lsls	r1, r3, #26
 800a216:	bf42      	ittt	mi
 800a218:	6833      	ldrmi	r3, [r6, #0]
 800a21a:	3302      	addmi	r3, #2
 800a21c:	6033      	strmi	r3, [r6, #0]
 800a21e:	6825      	ldr	r5, [r4, #0]
 800a220:	f015 0506 	ands.w	r5, r5, #6
 800a224:	d106      	bne.n	800a234 <_printf_common+0x48>
 800a226:	f104 0a19 	add.w	sl, r4, #25
 800a22a:	68e3      	ldr	r3, [r4, #12]
 800a22c:	6832      	ldr	r2, [r6, #0]
 800a22e:	1a9b      	subs	r3, r3, r2
 800a230:	42ab      	cmp	r3, r5
 800a232:	dc26      	bgt.n	800a282 <_printf_common+0x96>
 800a234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a238:	6822      	ldr	r2, [r4, #0]
 800a23a:	3b00      	subs	r3, #0
 800a23c:	bf18      	it	ne
 800a23e:	2301      	movne	r3, #1
 800a240:	0692      	lsls	r2, r2, #26
 800a242:	d42b      	bmi.n	800a29c <_printf_common+0xb0>
 800a244:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a248:	4641      	mov	r1, r8
 800a24a:	4638      	mov	r0, r7
 800a24c:	47c8      	blx	r9
 800a24e:	3001      	adds	r0, #1
 800a250:	d01e      	beq.n	800a290 <_printf_common+0xa4>
 800a252:	6823      	ldr	r3, [r4, #0]
 800a254:	6922      	ldr	r2, [r4, #16]
 800a256:	f003 0306 	and.w	r3, r3, #6
 800a25a:	2b04      	cmp	r3, #4
 800a25c:	bf02      	ittt	eq
 800a25e:	68e5      	ldreq	r5, [r4, #12]
 800a260:	6833      	ldreq	r3, [r6, #0]
 800a262:	1aed      	subeq	r5, r5, r3
 800a264:	68a3      	ldr	r3, [r4, #8]
 800a266:	bf0c      	ite	eq
 800a268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a26c:	2500      	movne	r5, #0
 800a26e:	4293      	cmp	r3, r2
 800a270:	bfc4      	itt	gt
 800a272:	1a9b      	subgt	r3, r3, r2
 800a274:	18ed      	addgt	r5, r5, r3
 800a276:	2600      	movs	r6, #0
 800a278:	341a      	adds	r4, #26
 800a27a:	42b5      	cmp	r5, r6
 800a27c:	d11a      	bne.n	800a2b4 <_printf_common+0xc8>
 800a27e:	2000      	movs	r0, #0
 800a280:	e008      	b.n	800a294 <_printf_common+0xa8>
 800a282:	2301      	movs	r3, #1
 800a284:	4652      	mov	r2, sl
 800a286:	4641      	mov	r1, r8
 800a288:	4638      	mov	r0, r7
 800a28a:	47c8      	blx	r9
 800a28c:	3001      	adds	r0, #1
 800a28e:	d103      	bne.n	800a298 <_printf_common+0xac>
 800a290:	f04f 30ff 	mov.w	r0, #4294967295
 800a294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a298:	3501      	adds	r5, #1
 800a29a:	e7c6      	b.n	800a22a <_printf_common+0x3e>
 800a29c:	18e1      	adds	r1, r4, r3
 800a29e:	1c5a      	adds	r2, r3, #1
 800a2a0:	2030      	movs	r0, #48	@ 0x30
 800a2a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a2a6:	4422      	add	r2, r4
 800a2a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a2ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a2b0:	3302      	adds	r3, #2
 800a2b2:	e7c7      	b.n	800a244 <_printf_common+0x58>
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	4622      	mov	r2, r4
 800a2b8:	4641      	mov	r1, r8
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	47c8      	blx	r9
 800a2be:	3001      	adds	r0, #1
 800a2c0:	d0e6      	beq.n	800a290 <_printf_common+0xa4>
 800a2c2:	3601      	adds	r6, #1
 800a2c4:	e7d9      	b.n	800a27a <_printf_common+0x8e>
	...

0800a2c8 <_printf_i>:
 800a2c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2cc:	7e0f      	ldrb	r7, [r1, #24]
 800a2ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a2d0:	2f78      	cmp	r7, #120	@ 0x78
 800a2d2:	4691      	mov	r9, r2
 800a2d4:	4680      	mov	r8, r0
 800a2d6:	460c      	mov	r4, r1
 800a2d8:	469a      	mov	sl, r3
 800a2da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a2de:	d807      	bhi.n	800a2f0 <_printf_i+0x28>
 800a2e0:	2f62      	cmp	r7, #98	@ 0x62
 800a2e2:	d80a      	bhi.n	800a2fa <_printf_i+0x32>
 800a2e4:	2f00      	cmp	r7, #0
 800a2e6:	f000 80d2 	beq.w	800a48e <_printf_i+0x1c6>
 800a2ea:	2f58      	cmp	r7, #88	@ 0x58
 800a2ec:	f000 80b9 	beq.w	800a462 <_printf_i+0x19a>
 800a2f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a2f8:	e03a      	b.n	800a370 <_printf_i+0xa8>
 800a2fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a2fe:	2b15      	cmp	r3, #21
 800a300:	d8f6      	bhi.n	800a2f0 <_printf_i+0x28>
 800a302:	a101      	add	r1, pc, #4	@ (adr r1, 800a308 <_printf_i+0x40>)
 800a304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a308:	0800a361 	.word	0x0800a361
 800a30c:	0800a375 	.word	0x0800a375
 800a310:	0800a2f1 	.word	0x0800a2f1
 800a314:	0800a2f1 	.word	0x0800a2f1
 800a318:	0800a2f1 	.word	0x0800a2f1
 800a31c:	0800a2f1 	.word	0x0800a2f1
 800a320:	0800a375 	.word	0x0800a375
 800a324:	0800a2f1 	.word	0x0800a2f1
 800a328:	0800a2f1 	.word	0x0800a2f1
 800a32c:	0800a2f1 	.word	0x0800a2f1
 800a330:	0800a2f1 	.word	0x0800a2f1
 800a334:	0800a475 	.word	0x0800a475
 800a338:	0800a39f 	.word	0x0800a39f
 800a33c:	0800a42f 	.word	0x0800a42f
 800a340:	0800a2f1 	.word	0x0800a2f1
 800a344:	0800a2f1 	.word	0x0800a2f1
 800a348:	0800a497 	.word	0x0800a497
 800a34c:	0800a2f1 	.word	0x0800a2f1
 800a350:	0800a39f 	.word	0x0800a39f
 800a354:	0800a2f1 	.word	0x0800a2f1
 800a358:	0800a2f1 	.word	0x0800a2f1
 800a35c:	0800a437 	.word	0x0800a437
 800a360:	6833      	ldr	r3, [r6, #0]
 800a362:	1d1a      	adds	r2, r3, #4
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	6032      	str	r2, [r6, #0]
 800a368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a36c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a370:	2301      	movs	r3, #1
 800a372:	e09d      	b.n	800a4b0 <_printf_i+0x1e8>
 800a374:	6833      	ldr	r3, [r6, #0]
 800a376:	6820      	ldr	r0, [r4, #0]
 800a378:	1d19      	adds	r1, r3, #4
 800a37a:	6031      	str	r1, [r6, #0]
 800a37c:	0606      	lsls	r6, r0, #24
 800a37e:	d501      	bpl.n	800a384 <_printf_i+0xbc>
 800a380:	681d      	ldr	r5, [r3, #0]
 800a382:	e003      	b.n	800a38c <_printf_i+0xc4>
 800a384:	0645      	lsls	r5, r0, #25
 800a386:	d5fb      	bpl.n	800a380 <_printf_i+0xb8>
 800a388:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a38c:	2d00      	cmp	r5, #0
 800a38e:	da03      	bge.n	800a398 <_printf_i+0xd0>
 800a390:	232d      	movs	r3, #45	@ 0x2d
 800a392:	426d      	negs	r5, r5
 800a394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a398:	4859      	ldr	r0, [pc, #356]	@ (800a500 <_printf_i+0x238>)
 800a39a:	230a      	movs	r3, #10
 800a39c:	e011      	b.n	800a3c2 <_printf_i+0xfa>
 800a39e:	6821      	ldr	r1, [r4, #0]
 800a3a0:	6833      	ldr	r3, [r6, #0]
 800a3a2:	0608      	lsls	r0, r1, #24
 800a3a4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a3a8:	d402      	bmi.n	800a3b0 <_printf_i+0xe8>
 800a3aa:	0649      	lsls	r1, r1, #25
 800a3ac:	bf48      	it	mi
 800a3ae:	b2ad      	uxthmi	r5, r5
 800a3b0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a3b2:	4853      	ldr	r0, [pc, #332]	@ (800a500 <_printf_i+0x238>)
 800a3b4:	6033      	str	r3, [r6, #0]
 800a3b6:	bf14      	ite	ne
 800a3b8:	230a      	movne	r3, #10
 800a3ba:	2308      	moveq	r3, #8
 800a3bc:	2100      	movs	r1, #0
 800a3be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a3c2:	6866      	ldr	r6, [r4, #4]
 800a3c4:	60a6      	str	r6, [r4, #8]
 800a3c6:	2e00      	cmp	r6, #0
 800a3c8:	bfa2      	ittt	ge
 800a3ca:	6821      	ldrge	r1, [r4, #0]
 800a3cc:	f021 0104 	bicge.w	r1, r1, #4
 800a3d0:	6021      	strge	r1, [r4, #0]
 800a3d2:	b90d      	cbnz	r5, 800a3d8 <_printf_i+0x110>
 800a3d4:	2e00      	cmp	r6, #0
 800a3d6:	d04b      	beq.n	800a470 <_printf_i+0x1a8>
 800a3d8:	4616      	mov	r6, r2
 800a3da:	fbb5 f1f3 	udiv	r1, r5, r3
 800a3de:	fb03 5711 	mls	r7, r3, r1, r5
 800a3e2:	5dc7      	ldrb	r7, [r0, r7]
 800a3e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a3e8:	462f      	mov	r7, r5
 800a3ea:	42bb      	cmp	r3, r7
 800a3ec:	460d      	mov	r5, r1
 800a3ee:	d9f4      	bls.n	800a3da <_printf_i+0x112>
 800a3f0:	2b08      	cmp	r3, #8
 800a3f2:	d10b      	bne.n	800a40c <_printf_i+0x144>
 800a3f4:	6823      	ldr	r3, [r4, #0]
 800a3f6:	07df      	lsls	r7, r3, #31
 800a3f8:	d508      	bpl.n	800a40c <_printf_i+0x144>
 800a3fa:	6923      	ldr	r3, [r4, #16]
 800a3fc:	6861      	ldr	r1, [r4, #4]
 800a3fe:	4299      	cmp	r1, r3
 800a400:	bfde      	ittt	le
 800a402:	2330      	movle	r3, #48	@ 0x30
 800a404:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a408:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a40c:	1b92      	subs	r2, r2, r6
 800a40e:	6122      	str	r2, [r4, #16]
 800a410:	f8cd a000 	str.w	sl, [sp]
 800a414:	464b      	mov	r3, r9
 800a416:	aa03      	add	r2, sp, #12
 800a418:	4621      	mov	r1, r4
 800a41a:	4640      	mov	r0, r8
 800a41c:	f7ff fee6 	bl	800a1ec <_printf_common>
 800a420:	3001      	adds	r0, #1
 800a422:	d14a      	bne.n	800a4ba <_printf_i+0x1f2>
 800a424:	f04f 30ff 	mov.w	r0, #4294967295
 800a428:	b004      	add	sp, #16
 800a42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a42e:	6823      	ldr	r3, [r4, #0]
 800a430:	f043 0320 	orr.w	r3, r3, #32
 800a434:	6023      	str	r3, [r4, #0]
 800a436:	4833      	ldr	r0, [pc, #204]	@ (800a504 <_printf_i+0x23c>)
 800a438:	2778      	movs	r7, #120	@ 0x78
 800a43a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	6831      	ldr	r1, [r6, #0]
 800a442:	061f      	lsls	r7, r3, #24
 800a444:	f851 5b04 	ldr.w	r5, [r1], #4
 800a448:	d402      	bmi.n	800a450 <_printf_i+0x188>
 800a44a:	065f      	lsls	r7, r3, #25
 800a44c:	bf48      	it	mi
 800a44e:	b2ad      	uxthmi	r5, r5
 800a450:	6031      	str	r1, [r6, #0]
 800a452:	07d9      	lsls	r1, r3, #31
 800a454:	bf44      	itt	mi
 800a456:	f043 0320 	orrmi.w	r3, r3, #32
 800a45a:	6023      	strmi	r3, [r4, #0]
 800a45c:	b11d      	cbz	r5, 800a466 <_printf_i+0x19e>
 800a45e:	2310      	movs	r3, #16
 800a460:	e7ac      	b.n	800a3bc <_printf_i+0xf4>
 800a462:	4827      	ldr	r0, [pc, #156]	@ (800a500 <_printf_i+0x238>)
 800a464:	e7e9      	b.n	800a43a <_printf_i+0x172>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	f023 0320 	bic.w	r3, r3, #32
 800a46c:	6023      	str	r3, [r4, #0]
 800a46e:	e7f6      	b.n	800a45e <_printf_i+0x196>
 800a470:	4616      	mov	r6, r2
 800a472:	e7bd      	b.n	800a3f0 <_printf_i+0x128>
 800a474:	6833      	ldr	r3, [r6, #0]
 800a476:	6825      	ldr	r5, [r4, #0]
 800a478:	6961      	ldr	r1, [r4, #20]
 800a47a:	1d18      	adds	r0, r3, #4
 800a47c:	6030      	str	r0, [r6, #0]
 800a47e:	062e      	lsls	r6, r5, #24
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	d501      	bpl.n	800a488 <_printf_i+0x1c0>
 800a484:	6019      	str	r1, [r3, #0]
 800a486:	e002      	b.n	800a48e <_printf_i+0x1c6>
 800a488:	0668      	lsls	r0, r5, #25
 800a48a:	d5fb      	bpl.n	800a484 <_printf_i+0x1bc>
 800a48c:	8019      	strh	r1, [r3, #0]
 800a48e:	2300      	movs	r3, #0
 800a490:	6123      	str	r3, [r4, #16]
 800a492:	4616      	mov	r6, r2
 800a494:	e7bc      	b.n	800a410 <_printf_i+0x148>
 800a496:	6833      	ldr	r3, [r6, #0]
 800a498:	1d1a      	adds	r2, r3, #4
 800a49a:	6032      	str	r2, [r6, #0]
 800a49c:	681e      	ldr	r6, [r3, #0]
 800a49e:	6862      	ldr	r2, [r4, #4]
 800a4a0:	2100      	movs	r1, #0
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	f7f5 fec4 	bl	8000230 <memchr>
 800a4a8:	b108      	cbz	r0, 800a4ae <_printf_i+0x1e6>
 800a4aa:	1b80      	subs	r0, r0, r6
 800a4ac:	6060      	str	r0, [r4, #4]
 800a4ae:	6863      	ldr	r3, [r4, #4]
 800a4b0:	6123      	str	r3, [r4, #16]
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4b8:	e7aa      	b.n	800a410 <_printf_i+0x148>
 800a4ba:	6923      	ldr	r3, [r4, #16]
 800a4bc:	4632      	mov	r2, r6
 800a4be:	4649      	mov	r1, r9
 800a4c0:	4640      	mov	r0, r8
 800a4c2:	47d0      	blx	sl
 800a4c4:	3001      	adds	r0, #1
 800a4c6:	d0ad      	beq.n	800a424 <_printf_i+0x15c>
 800a4c8:	6823      	ldr	r3, [r4, #0]
 800a4ca:	079b      	lsls	r3, r3, #30
 800a4cc:	d413      	bmi.n	800a4f6 <_printf_i+0x22e>
 800a4ce:	68e0      	ldr	r0, [r4, #12]
 800a4d0:	9b03      	ldr	r3, [sp, #12]
 800a4d2:	4298      	cmp	r0, r3
 800a4d4:	bfb8      	it	lt
 800a4d6:	4618      	movlt	r0, r3
 800a4d8:	e7a6      	b.n	800a428 <_printf_i+0x160>
 800a4da:	2301      	movs	r3, #1
 800a4dc:	4632      	mov	r2, r6
 800a4de:	4649      	mov	r1, r9
 800a4e0:	4640      	mov	r0, r8
 800a4e2:	47d0      	blx	sl
 800a4e4:	3001      	adds	r0, #1
 800a4e6:	d09d      	beq.n	800a424 <_printf_i+0x15c>
 800a4e8:	3501      	adds	r5, #1
 800a4ea:	68e3      	ldr	r3, [r4, #12]
 800a4ec:	9903      	ldr	r1, [sp, #12]
 800a4ee:	1a5b      	subs	r3, r3, r1
 800a4f0:	42ab      	cmp	r3, r5
 800a4f2:	dcf2      	bgt.n	800a4da <_printf_i+0x212>
 800a4f4:	e7eb      	b.n	800a4ce <_printf_i+0x206>
 800a4f6:	2500      	movs	r5, #0
 800a4f8:	f104 0619 	add.w	r6, r4, #25
 800a4fc:	e7f5      	b.n	800a4ea <_printf_i+0x222>
 800a4fe:	bf00      	nop
 800a500:	0800ecc9 	.word	0x0800ecc9
 800a504:	0800ecda 	.word	0x0800ecda

0800a508 <_scanf_float>:
 800a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a50c:	b087      	sub	sp, #28
 800a50e:	4617      	mov	r7, r2
 800a510:	9303      	str	r3, [sp, #12]
 800a512:	688b      	ldr	r3, [r1, #8]
 800a514:	1e5a      	subs	r2, r3, #1
 800a516:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a51a:	bf81      	itttt	hi
 800a51c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a520:	eb03 0b05 	addhi.w	fp, r3, r5
 800a524:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a528:	608b      	strhi	r3, [r1, #8]
 800a52a:	680b      	ldr	r3, [r1, #0]
 800a52c:	460a      	mov	r2, r1
 800a52e:	f04f 0500 	mov.w	r5, #0
 800a532:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a536:	f842 3b1c 	str.w	r3, [r2], #28
 800a53a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a53e:	4680      	mov	r8, r0
 800a540:	460c      	mov	r4, r1
 800a542:	bf98      	it	ls
 800a544:	f04f 0b00 	movls.w	fp, #0
 800a548:	9201      	str	r2, [sp, #4]
 800a54a:	4616      	mov	r6, r2
 800a54c:	46aa      	mov	sl, r5
 800a54e:	46a9      	mov	r9, r5
 800a550:	9502      	str	r5, [sp, #8]
 800a552:	68a2      	ldr	r2, [r4, #8]
 800a554:	b152      	cbz	r2, 800a56c <_scanf_float+0x64>
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	2b4e      	cmp	r3, #78	@ 0x4e
 800a55c:	d864      	bhi.n	800a628 <_scanf_float+0x120>
 800a55e:	2b40      	cmp	r3, #64	@ 0x40
 800a560:	d83c      	bhi.n	800a5dc <_scanf_float+0xd4>
 800a562:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a566:	b2c8      	uxtb	r0, r1
 800a568:	280e      	cmp	r0, #14
 800a56a:	d93a      	bls.n	800a5e2 <_scanf_float+0xda>
 800a56c:	f1b9 0f00 	cmp.w	r9, #0
 800a570:	d003      	beq.n	800a57a <_scanf_float+0x72>
 800a572:	6823      	ldr	r3, [r4, #0]
 800a574:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a57e:	f1ba 0f01 	cmp.w	sl, #1
 800a582:	f200 8117 	bhi.w	800a7b4 <_scanf_float+0x2ac>
 800a586:	9b01      	ldr	r3, [sp, #4]
 800a588:	429e      	cmp	r6, r3
 800a58a:	f200 8108 	bhi.w	800a79e <_scanf_float+0x296>
 800a58e:	2001      	movs	r0, #1
 800a590:	b007      	add	sp, #28
 800a592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a596:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a59a:	2a0d      	cmp	r2, #13
 800a59c:	d8e6      	bhi.n	800a56c <_scanf_float+0x64>
 800a59e:	a101      	add	r1, pc, #4	@ (adr r1, 800a5a4 <_scanf_float+0x9c>)
 800a5a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5a4:	0800a6eb 	.word	0x0800a6eb
 800a5a8:	0800a56d 	.word	0x0800a56d
 800a5ac:	0800a56d 	.word	0x0800a56d
 800a5b0:	0800a56d 	.word	0x0800a56d
 800a5b4:	0800a74b 	.word	0x0800a74b
 800a5b8:	0800a723 	.word	0x0800a723
 800a5bc:	0800a56d 	.word	0x0800a56d
 800a5c0:	0800a56d 	.word	0x0800a56d
 800a5c4:	0800a6f9 	.word	0x0800a6f9
 800a5c8:	0800a56d 	.word	0x0800a56d
 800a5cc:	0800a56d 	.word	0x0800a56d
 800a5d0:	0800a56d 	.word	0x0800a56d
 800a5d4:	0800a56d 	.word	0x0800a56d
 800a5d8:	0800a6b1 	.word	0x0800a6b1
 800a5dc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a5e0:	e7db      	b.n	800a59a <_scanf_float+0x92>
 800a5e2:	290e      	cmp	r1, #14
 800a5e4:	d8c2      	bhi.n	800a56c <_scanf_float+0x64>
 800a5e6:	a001      	add	r0, pc, #4	@ (adr r0, 800a5ec <_scanf_float+0xe4>)
 800a5e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a5ec:	0800a6a1 	.word	0x0800a6a1
 800a5f0:	0800a56d 	.word	0x0800a56d
 800a5f4:	0800a6a1 	.word	0x0800a6a1
 800a5f8:	0800a737 	.word	0x0800a737
 800a5fc:	0800a56d 	.word	0x0800a56d
 800a600:	0800a649 	.word	0x0800a649
 800a604:	0800a687 	.word	0x0800a687
 800a608:	0800a687 	.word	0x0800a687
 800a60c:	0800a687 	.word	0x0800a687
 800a610:	0800a687 	.word	0x0800a687
 800a614:	0800a687 	.word	0x0800a687
 800a618:	0800a687 	.word	0x0800a687
 800a61c:	0800a687 	.word	0x0800a687
 800a620:	0800a687 	.word	0x0800a687
 800a624:	0800a687 	.word	0x0800a687
 800a628:	2b6e      	cmp	r3, #110	@ 0x6e
 800a62a:	d809      	bhi.n	800a640 <_scanf_float+0x138>
 800a62c:	2b60      	cmp	r3, #96	@ 0x60
 800a62e:	d8b2      	bhi.n	800a596 <_scanf_float+0x8e>
 800a630:	2b54      	cmp	r3, #84	@ 0x54
 800a632:	d07b      	beq.n	800a72c <_scanf_float+0x224>
 800a634:	2b59      	cmp	r3, #89	@ 0x59
 800a636:	d199      	bne.n	800a56c <_scanf_float+0x64>
 800a638:	2d07      	cmp	r5, #7
 800a63a:	d197      	bne.n	800a56c <_scanf_float+0x64>
 800a63c:	2508      	movs	r5, #8
 800a63e:	e02c      	b.n	800a69a <_scanf_float+0x192>
 800a640:	2b74      	cmp	r3, #116	@ 0x74
 800a642:	d073      	beq.n	800a72c <_scanf_float+0x224>
 800a644:	2b79      	cmp	r3, #121	@ 0x79
 800a646:	e7f6      	b.n	800a636 <_scanf_float+0x12e>
 800a648:	6821      	ldr	r1, [r4, #0]
 800a64a:	05c8      	lsls	r0, r1, #23
 800a64c:	d51b      	bpl.n	800a686 <_scanf_float+0x17e>
 800a64e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a652:	6021      	str	r1, [r4, #0]
 800a654:	f109 0901 	add.w	r9, r9, #1
 800a658:	f1bb 0f00 	cmp.w	fp, #0
 800a65c:	d003      	beq.n	800a666 <_scanf_float+0x15e>
 800a65e:	3201      	adds	r2, #1
 800a660:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a664:	60a2      	str	r2, [r4, #8]
 800a666:	68a3      	ldr	r3, [r4, #8]
 800a668:	3b01      	subs	r3, #1
 800a66a:	60a3      	str	r3, [r4, #8]
 800a66c:	6923      	ldr	r3, [r4, #16]
 800a66e:	3301      	adds	r3, #1
 800a670:	6123      	str	r3, [r4, #16]
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	3b01      	subs	r3, #1
 800a676:	2b00      	cmp	r3, #0
 800a678:	607b      	str	r3, [r7, #4]
 800a67a:	f340 8087 	ble.w	800a78c <_scanf_float+0x284>
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	3301      	adds	r3, #1
 800a682:	603b      	str	r3, [r7, #0]
 800a684:	e765      	b.n	800a552 <_scanf_float+0x4a>
 800a686:	eb1a 0105 	adds.w	r1, sl, r5
 800a68a:	f47f af6f 	bne.w	800a56c <_scanf_float+0x64>
 800a68e:	6822      	ldr	r2, [r4, #0]
 800a690:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a694:	6022      	str	r2, [r4, #0]
 800a696:	460d      	mov	r5, r1
 800a698:	468a      	mov	sl, r1
 800a69a:	f806 3b01 	strb.w	r3, [r6], #1
 800a69e:	e7e2      	b.n	800a666 <_scanf_float+0x15e>
 800a6a0:	6822      	ldr	r2, [r4, #0]
 800a6a2:	0610      	lsls	r0, r2, #24
 800a6a4:	f57f af62 	bpl.w	800a56c <_scanf_float+0x64>
 800a6a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a6ac:	6022      	str	r2, [r4, #0]
 800a6ae:	e7f4      	b.n	800a69a <_scanf_float+0x192>
 800a6b0:	f1ba 0f00 	cmp.w	sl, #0
 800a6b4:	d10e      	bne.n	800a6d4 <_scanf_float+0x1cc>
 800a6b6:	f1b9 0f00 	cmp.w	r9, #0
 800a6ba:	d10e      	bne.n	800a6da <_scanf_float+0x1d2>
 800a6bc:	6822      	ldr	r2, [r4, #0]
 800a6be:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a6c2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a6c6:	d108      	bne.n	800a6da <_scanf_float+0x1d2>
 800a6c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a6cc:	6022      	str	r2, [r4, #0]
 800a6ce:	f04f 0a01 	mov.w	sl, #1
 800a6d2:	e7e2      	b.n	800a69a <_scanf_float+0x192>
 800a6d4:	f1ba 0f02 	cmp.w	sl, #2
 800a6d8:	d055      	beq.n	800a786 <_scanf_float+0x27e>
 800a6da:	2d01      	cmp	r5, #1
 800a6dc:	d002      	beq.n	800a6e4 <_scanf_float+0x1dc>
 800a6de:	2d04      	cmp	r5, #4
 800a6e0:	f47f af44 	bne.w	800a56c <_scanf_float+0x64>
 800a6e4:	3501      	adds	r5, #1
 800a6e6:	b2ed      	uxtb	r5, r5
 800a6e8:	e7d7      	b.n	800a69a <_scanf_float+0x192>
 800a6ea:	f1ba 0f01 	cmp.w	sl, #1
 800a6ee:	f47f af3d 	bne.w	800a56c <_scanf_float+0x64>
 800a6f2:	f04f 0a02 	mov.w	sl, #2
 800a6f6:	e7d0      	b.n	800a69a <_scanf_float+0x192>
 800a6f8:	b97d      	cbnz	r5, 800a71a <_scanf_float+0x212>
 800a6fa:	f1b9 0f00 	cmp.w	r9, #0
 800a6fe:	f47f af38 	bne.w	800a572 <_scanf_float+0x6a>
 800a702:	6822      	ldr	r2, [r4, #0]
 800a704:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a708:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a70c:	f040 8108 	bne.w	800a920 <_scanf_float+0x418>
 800a710:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a714:	6022      	str	r2, [r4, #0]
 800a716:	2501      	movs	r5, #1
 800a718:	e7bf      	b.n	800a69a <_scanf_float+0x192>
 800a71a:	2d03      	cmp	r5, #3
 800a71c:	d0e2      	beq.n	800a6e4 <_scanf_float+0x1dc>
 800a71e:	2d05      	cmp	r5, #5
 800a720:	e7de      	b.n	800a6e0 <_scanf_float+0x1d8>
 800a722:	2d02      	cmp	r5, #2
 800a724:	f47f af22 	bne.w	800a56c <_scanf_float+0x64>
 800a728:	2503      	movs	r5, #3
 800a72a:	e7b6      	b.n	800a69a <_scanf_float+0x192>
 800a72c:	2d06      	cmp	r5, #6
 800a72e:	f47f af1d 	bne.w	800a56c <_scanf_float+0x64>
 800a732:	2507      	movs	r5, #7
 800a734:	e7b1      	b.n	800a69a <_scanf_float+0x192>
 800a736:	6822      	ldr	r2, [r4, #0]
 800a738:	0591      	lsls	r1, r2, #22
 800a73a:	f57f af17 	bpl.w	800a56c <_scanf_float+0x64>
 800a73e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a742:	6022      	str	r2, [r4, #0]
 800a744:	f8cd 9008 	str.w	r9, [sp, #8]
 800a748:	e7a7      	b.n	800a69a <_scanf_float+0x192>
 800a74a:	6822      	ldr	r2, [r4, #0]
 800a74c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a750:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a754:	d006      	beq.n	800a764 <_scanf_float+0x25c>
 800a756:	0550      	lsls	r0, r2, #21
 800a758:	f57f af08 	bpl.w	800a56c <_scanf_float+0x64>
 800a75c:	f1b9 0f00 	cmp.w	r9, #0
 800a760:	f000 80de 	beq.w	800a920 <_scanf_float+0x418>
 800a764:	0591      	lsls	r1, r2, #22
 800a766:	bf58      	it	pl
 800a768:	9902      	ldrpl	r1, [sp, #8]
 800a76a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a76e:	bf58      	it	pl
 800a770:	eba9 0101 	subpl.w	r1, r9, r1
 800a774:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a778:	bf58      	it	pl
 800a77a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a77e:	6022      	str	r2, [r4, #0]
 800a780:	f04f 0900 	mov.w	r9, #0
 800a784:	e789      	b.n	800a69a <_scanf_float+0x192>
 800a786:	f04f 0a03 	mov.w	sl, #3
 800a78a:	e786      	b.n	800a69a <_scanf_float+0x192>
 800a78c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a790:	4639      	mov	r1, r7
 800a792:	4640      	mov	r0, r8
 800a794:	4798      	blx	r3
 800a796:	2800      	cmp	r0, #0
 800a798:	f43f aedb 	beq.w	800a552 <_scanf_float+0x4a>
 800a79c:	e6e6      	b.n	800a56c <_scanf_float+0x64>
 800a79e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7a6:	463a      	mov	r2, r7
 800a7a8:	4640      	mov	r0, r8
 800a7aa:	4798      	blx	r3
 800a7ac:	6923      	ldr	r3, [r4, #16]
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	6123      	str	r3, [r4, #16]
 800a7b2:	e6e8      	b.n	800a586 <_scanf_float+0x7e>
 800a7b4:	1e6b      	subs	r3, r5, #1
 800a7b6:	2b06      	cmp	r3, #6
 800a7b8:	d824      	bhi.n	800a804 <_scanf_float+0x2fc>
 800a7ba:	2d02      	cmp	r5, #2
 800a7bc:	d836      	bhi.n	800a82c <_scanf_float+0x324>
 800a7be:	9b01      	ldr	r3, [sp, #4]
 800a7c0:	429e      	cmp	r6, r3
 800a7c2:	f67f aee4 	bls.w	800a58e <_scanf_float+0x86>
 800a7c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7ce:	463a      	mov	r2, r7
 800a7d0:	4640      	mov	r0, r8
 800a7d2:	4798      	blx	r3
 800a7d4:	6923      	ldr	r3, [r4, #16]
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	6123      	str	r3, [r4, #16]
 800a7da:	e7f0      	b.n	800a7be <_scanf_float+0x2b6>
 800a7dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7e0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a7e4:	463a      	mov	r2, r7
 800a7e6:	4640      	mov	r0, r8
 800a7e8:	4798      	blx	r3
 800a7ea:	6923      	ldr	r3, [r4, #16]
 800a7ec:	3b01      	subs	r3, #1
 800a7ee:	6123      	str	r3, [r4, #16]
 800a7f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7f4:	fa5f fa8a 	uxtb.w	sl, sl
 800a7f8:	f1ba 0f02 	cmp.w	sl, #2
 800a7fc:	d1ee      	bne.n	800a7dc <_scanf_float+0x2d4>
 800a7fe:	3d03      	subs	r5, #3
 800a800:	b2ed      	uxtb	r5, r5
 800a802:	1b76      	subs	r6, r6, r5
 800a804:	6823      	ldr	r3, [r4, #0]
 800a806:	05da      	lsls	r2, r3, #23
 800a808:	d530      	bpl.n	800a86c <_scanf_float+0x364>
 800a80a:	055b      	lsls	r3, r3, #21
 800a80c:	d511      	bpl.n	800a832 <_scanf_float+0x32a>
 800a80e:	9b01      	ldr	r3, [sp, #4]
 800a810:	429e      	cmp	r6, r3
 800a812:	f67f aebc 	bls.w	800a58e <_scanf_float+0x86>
 800a816:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a81a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a81e:	463a      	mov	r2, r7
 800a820:	4640      	mov	r0, r8
 800a822:	4798      	blx	r3
 800a824:	6923      	ldr	r3, [r4, #16]
 800a826:	3b01      	subs	r3, #1
 800a828:	6123      	str	r3, [r4, #16]
 800a82a:	e7f0      	b.n	800a80e <_scanf_float+0x306>
 800a82c:	46aa      	mov	sl, r5
 800a82e:	46b3      	mov	fp, r6
 800a830:	e7de      	b.n	800a7f0 <_scanf_float+0x2e8>
 800a832:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a836:	6923      	ldr	r3, [r4, #16]
 800a838:	2965      	cmp	r1, #101	@ 0x65
 800a83a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a83e:	f106 35ff 	add.w	r5, r6, #4294967295
 800a842:	6123      	str	r3, [r4, #16]
 800a844:	d00c      	beq.n	800a860 <_scanf_float+0x358>
 800a846:	2945      	cmp	r1, #69	@ 0x45
 800a848:	d00a      	beq.n	800a860 <_scanf_float+0x358>
 800a84a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a84e:	463a      	mov	r2, r7
 800a850:	4640      	mov	r0, r8
 800a852:	4798      	blx	r3
 800a854:	6923      	ldr	r3, [r4, #16]
 800a856:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a85a:	3b01      	subs	r3, #1
 800a85c:	1eb5      	subs	r5, r6, #2
 800a85e:	6123      	str	r3, [r4, #16]
 800a860:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a864:	463a      	mov	r2, r7
 800a866:	4640      	mov	r0, r8
 800a868:	4798      	blx	r3
 800a86a:	462e      	mov	r6, r5
 800a86c:	6822      	ldr	r2, [r4, #0]
 800a86e:	f012 0210 	ands.w	r2, r2, #16
 800a872:	d001      	beq.n	800a878 <_scanf_float+0x370>
 800a874:	2000      	movs	r0, #0
 800a876:	e68b      	b.n	800a590 <_scanf_float+0x88>
 800a878:	7032      	strb	r2, [r6, #0]
 800a87a:	6823      	ldr	r3, [r4, #0]
 800a87c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a884:	d11c      	bne.n	800a8c0 <_scanf_float+0x3b8>
 800a886:	9b02      	ldr	r3, [sp, #8]
 800a888:	454b      	cmp	r3, r9
 800a88a:	eba3 0209 	sub.w	r2, r3, r9
 800a88e:	d123      	bne.n	800a8d8 <_scanf_float+0x3d0>
 800a890:	9901      	ldr	r1, [sp, #4]
 800a892:	2200      	movs	r2, #0
 800a894:	4640      	mov	r0, r8
 800a896:	f7ff f947 	bl	8009b28 <_strtod_r>
 800a89a:	9b03      	ldr	r3, [sp, #12]
 800a89c:	6821      	ldr	r1, [r4, #0]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f011 0f02 	tst.w	r1, #2
 800a8a4:	ec57 6b10 	vmov	r6, r7, d0
 800a8a8:	f103 0204 	add.w	r2, r3, #4
 800a8ac:	d01f      	beq.n	800a8ee <_scanf_float+0x3e6>
 800a8ae:	9903      	ldr	r1, [sp, #12]
 800a8b0:	600a      	str	r2, [r1, #0]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	e9c3 6700 	strd	r6, r7, [r3]
 800a8b8:	68e3      	ldr	r3, [r4, #12]
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	60e3      	str	r3, [r4, #12]
 800a8be:	e7d9      	b.n	800a874 <_scanf_float+0x36c>
 800a8c0:	9b04      	ldr	r3, [sp, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d0e4      	beq.n	800a890 <_scanf_float+0x388>
 800a8c6:	9905      	ldr	r1, [sp, #20]
 800a8c8:	230a      	movs	r3, #10
 800a8ca:	3101      	adds	r1, #1
 800a8cc:	4640      	mov	r0, r8
 800a8ce:	f7ff f9b7 	bl	8009c40 <_strtol_r>
 800a8d2:	9b04      	ldr	r3, [sp, #16]
 800a8d4:	9e05      	ldr	r6, [sp, #20]
 800a8d6:	1ac2      	subs	r2, r0, r3
 800a8d8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a8dc:	429e      	cmp	r6, r3
 800a8de:	bf28      	it	cs
 800a8e0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a8e4:	4910      	ldr	r1, [pc, #64]	@ (800a928 <_scanf_float+0x420>)
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	f000 f918 	bl	800ab1c <siprintf>
 800a8ec:	e7d0      	b.n	800a890 <_scanf_float+0x388>
 800a8ee:	f011 0f04 	tst.w	r1, #4
 800a8f2:	9903      	ldr	r1, [sp, #12]
 800a8f4:	600a      	str	r2, [r1, #0]
 800a8f6:	d1dc      	bne.n	800a8b2 <_scanf_float+0x3aa>
 800a8f8:	681d      	ldr	r5, [r3, #0]
 800a8fa:	4632      	mov	r2, r6
 800a8fc:	463b      	mov	r3, r7
 800a8fe:	4630      	mov	r0, r6
 800a900:	4639      	mov	r1, r7
 800a902:	f7f6 f943 	bl	8000b8c <__aeabi_dcmpun>
 800a906:	b128      	cbz	r0, 800a914 <_scanf_float+0x40c>
 800a908:	4808      	ldr	r0, [pc, #32]	@ (800a92c <_scanf_float+0x424>)
 800a90a:	f000 fa69 	bl	800ade0 <nanf>
 800a90e:	ed85 0a00 	vstr	s0, [r5]
 800a912:	e7d1      	b.n	800a8b8 <_scanf_float+0x3b0>
 800a914:	4630      	mov	r0, r6
 800a916:	4639      	mov	r1, r7
 800a918:	f7f6 f996 	bl	8000c48 <__aeabi_d2f>
 800a91c:	6028      	str	r0, [r5, #0]
 800a91e:	e7cb      	b.n	800a8b8 <_scanf_float+0x3b0>
 800a920:	f04f 0900 	mov.w	r9, #0
 800a924:	e629      	b.n	800a57a <_scanf_float+0x72>
 800a926:	bf00      	nop
 800a928:	0800eceb 	.word	0x0800eceb
 800a92c:	0800efa7 	.word	0x0800efa7

0800a930 <std>:
 800a930:	2300      	movs	r3, #0
 800a932:	b510      	push	{r4, lr}
 800a934:	4604      	mov	r4, r0
 800a936:	e9c0 3300 	strd	r3, r3, [r0]
 800a93a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a93e:	6083      	str	r3, [r0, #8]
 800a940:	8181      	strh	r1, [r0, #12]
 800a942:	6643      	str	r3, [r0, #100]	@ 0x64
 800a944:	81c2      	strh	r2, [r0, #14]
 800a946:	6183      	str	r3, [r0, #24]
 800a948:	4619      	mov	r1, r3
 800a94a:	2208      	movs	r2, #8
 800a94c:	305c      	adds	r0, #92	@ 0x5c
 800a94e:	f000 f974 	bl	800ac3a <memset>
 800a952:	4b0d      	ldr	r3, [pc, #52]	@ (800a988 <std+0x58>)
 800a954:	6263      	str	r3, [r4, #36]	@ 0x24
 800a956:	4b0d      	ldr	r3, [pc, #52]	@ (800a98c <std+0x5c>)
 800a958:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a95a:	4b0d      	ldr	r3, [pc, #52]	@ (800a990 <std+0x60>)
 800a95c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a95e:	4b0d      	ldr	r3, [pc, #52]	@ (800a994 <std+0x64>)
 800a960:	6323      	str	r3, [r4, #48]	@ 0x30
 800a962:	4b0d      	ldr	r3, [pc, #52]	@ (800a998 <std+0x68>)
 800a964:	6224      	str	r4, [r4, #32]
 800a966:	429c      	cmp	r4, r3
 800a968:	d006      	beq.n	800a978 <std+0x48>
 800a96a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a96e:	4294      	cmp	r4, r2
 800a970:	d002      	beq.n	800a978 <std+0x48>
 800a972:	33d0      	adds	r3, #208	@ 0xd0
 800a974:	429c      	cmp	r4, r3
 800a976:	d105      	bne.n	800a984 <std+0x54>
 800a978:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a97c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a980:	f000 ba0c 	b.w	800ad9c <__retarget_lock_init_recursive>
 800a984:	bd10      	pop	{r4, pc}
 800a986:	bf00      	nop
 800a988:	0800abb1 	.word	0x0800abb1
 800a98c:	0800abd7 	.word	0x0800abd7
 800a990:	0800ac0f 	.word	0x0800ac0f
 800a994:	0800ac33 	.word	0x0800ac33
 800a998:	20000a8c 	.word	0x20000a8c

0800a99c <stdio_exit_handler>:
 800a99c:	4a02      	ldr	r2, [pc, #8]	@ (800a9a8 <stdio_exit_handler+0xc>)
 800a99e:	4903      	ldr	r1, [pc, #12]	@ (800a9ac <stdio_exit_handler+0x10>)
 800a9a0:	4803      	ldr	r0, [pc, #12]	@ (800a9b0 <stdio_exit_handler+0x14>)
 800a9a2:	f000 b869 	b.w	800aa78 <_fwalk_sglue>
 800a9a6:	bf00      	nop
 800a9a8:	20000054 	.word	0x20000054
 800a9ac:	0800d689 	.word	0x0800d689
 800a9b0:	200001d0 	.word	0x200001d0

0800a9b4 <cleanup_stdio>:
 800a9b4:	6841      	ldr	r1, [r0, #4]
 800a9b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a9e8 <cleanup_stdio+0x34>)
 800a9b8:	4299      	cmp	r1, r3
 800a9ba:	b510      	push	{r4, lr}
 800a9bc:	4604      	mov	r4, r0
 800a9be:	d001      	beq.n	800a9c4 <cleanup_stdio+0x10>
 800a9c0:	f002 fe62 	bl	800d688 <_fflush_r>
 800a9c4:	68a1      	ldr	r1, [r4, #8]
 800a9c6:	4b09      	ldr	r3, [pc, #36]	@ (800a9ec <cleanup_stdio+0x38>)
 800a9c8:	4299      	cmp	r1, r3
 800a9ca:	d002      	beq.n	800a9d2 <cleanup_stdio+0x1e>
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f002 fe5b 	bl	800d688 <_fflush_r>
 800a9d2:	68e1      	ldr	r1, [r4, #12]
 800a9d4:	4b06      	ldr	r3, [pc, #24]	@ (800a9f0 <cleanup_stdio+0x3c>)
 800a9d6:	4299      	cmp	r1, r3
 800a9d8:	d004      	beq.n	800a9e4 <cleanup_stdio+0x30>
 800a9da:	4620      	mov	r0, r4
 800a9dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9e0:	f002 be52 	b.w	800d688 <_fflush_r>
 800a9e4:	bd10      	pop	{r4, pc}
 800a9e6:	bf00      	nop
 800a9e8:	20000a8c 	.word	0x20000a8c
 800a9ec:	20000af4 	.word	0x20000af4
 800a9f0:	20000b5c 	.word	0x20000b5c

0800a9f4 <global_stdio_init.part.0>:
 800a9f4:	b510      	push	{r4, lr}
 800a9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800aa24 <global_stdio_init.part.0+0x30>)
 800a9f8:	4c0b      	ldr	r4, [pc, #44]	@ (800aa28 <global_stdio_init.part.0+0x34>)
 800a9fa:	4a0c      	ldr	r2, [pc, #48]	@ (800aa2c <global_stdio_init.part.0+0x38>)
 800a9fc:	601a      	str	r2, [r3, #0]
 800a9fe:	4620      	mov	r0, r4
 800aa00:	2200      	movs	r2, #0
 800aa02:	2104      	movs	r1, #4
 800aa04:	f7ff ff94 	bl	800a930 <std>
 800aa08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	2109      	movs	r1, #9
 800aa10:	f7ff ff8e 	bl	800a930 <std>
 800aa14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa18:	2202      	movs	r2, #2
 800aa1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa1e:	2112      	movs	r1, #18
 800aa20:	f7ff bf86 	b.w	800a930 <std>
 800aa24:	20000bc4 	.word	0x20000bc4
 800aa28:	20000a8c 	.word	0x20000a8c
 800aa2c:	0800a99d 	.word	0x0800a99d

0800aa30 <__sfp_lock_acquire>:
 800aa30:	4801      	ldr	r0, [pc, #4]	@ (800aa38 <__sfp_lock_acquire+0x8>)
 800aa32:	f000 b9b4 	b.w	800ad9e <__retarget_lock_acquire_recursive>
 800aa36:	bf00      	nop
 800aa38:	20000bcd 	.word	0x20000bcd

0800aa3c <__sfp_lock_release>:
 800aa3c:	4801      	ldr	r0, [pc, #4]	@ (800aa44 <__sfp_lock_release+0x8>)
 800aa3e:	f000 b9af 	b.w	800ada0 <__retarget_lock_release_recursive>
 800aa42:	bf00      	nop
 800aa44:	20000bcd 	.word	0x20000bcd

0800aa48 <__sinit>:
 800aa48:	b510      	push	{r4, lr}
 800aa4a:	4604      	mov	r4, r0
 800aa4c:	f7ff fff0 	bl	800aa30 <__sfp_lock_acquire>
 800aa50:	6a23      	ldr	r3, [r4, #32]
 800aa52:	b11b      	cbz	r3, 800aa5c <__sinit+0x14>
 800aa54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa58:	f7ff bff0 	b.w	800aa3c <__sfp_lock_release>
 800aa5c:	4b04      	ldr	r3, [pc, #16]	@ (800aa70 <__sinit+0x28>)
 800aa5e:	6223      	str	r3, [r4, #32]
 800aa60:	4b04      	ldr	r3, [pc, #16]	@ (800aa74 <__sinit+0x2c>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1f5      	bne.n	800aa54 <__sinit+0xc>
 800aa68:	f7ff ffc4 	bl	800a9f4 <global_stdio_init.part.0>
 800aa6c:	e7f2      	b.n	800aa54 <__sinit+0xc>
 800aa6e:	bf00      	nop
 800aa70:	0800a9b5 	.word	0x0800a9b5
 800aa74:	20000bc4 	.word	0x20000bc4

0800aa78 <_fwalk_sglue>:
 800aa78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa7c:	4607      	mov	r7, r0
 800aa7e:	4688      	mov	r8, r1
 800aa80:	4614      	mov	r4, r2
 800aa82:	2600      	movs	r6, #0
 800aa84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa88:	f1b9 0901 	subs.w	r9, r9, #1
 800aa8c:	d505      	bpl.n	800aa9a <_fwalk_sglue+0x22>
 800aa8e:	6824      	ldr	r4, [r4, #0]
 800aa90:	2c00      	cmp	r4, #0
 800aa92:	d1f7      	bne.n	800aa84 <_fwalk_sglue+0xc>
 800aa94:	4630      	mov	r0, r6
 800aa96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa9a:	89ab      	ldrh	r3, [r5, #12]
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d907      	bls.n	800aab0 <_fwalk_sglue+0x38>
 800aaa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	d003      	beq.n	800aab0 <_fwalk_sglue+0x38>
 800aaa8:	4629      	mov	r1, r5
 800aaaa:	4638      	mov	r0, r7
 800aaac:	47c0      	blx	r8
 800aaae:	4306      	orrs	r6, r0
 800aab0:	3568      	adds	r5, #104	@ 0x68
 800aab2:	e7e9      	b.n	800aa88 <_fwalk_sglue+0x10>

0800aab4 <sniprintf>:
 800aab4:	b40c      	push	{r2, r3}
 800aab6:	b530      	push	{r4, r5, lr}
 800aab8:	4b17      	ldr	r3, [pc, #92]	@ (800ab18 <sniprintf+0x64>)
 800aaba:	1e0c      	subs	r4, r1, #0
 800aabc:	681d      	ldr	r5, [r3, #0]
 800aabe:	b09d      	sub	sp, #116	@ 0x74
 800aac0:	da08      	bge.n	800aad4 <sniprintf+0x20>
 800aac2:	238b      	movs	r3, #139	@ 0x8b
 800aac4:	602b      	str	r3, [r5, #0]
 800aac6:	f04f 30ff 	mov.w	r0, #4294967295
 800aaca:	b01d      	add	sp, #116	@ 0x74
 800aacc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aad0:	b002      	add	sp, #8
 800aad2:	4770      	bx	lr
 800aad4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aad8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aadc:	bf14      	ite	ne
 800aade:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aae2:	4623      	moveq	r3, r4
 800aae4:	9304      	str	r3, [sp, #16]
 800aae6:	9307      	str	r3, [sp, #28]
 800aae8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aaec:	9002      	str	r0, [sp, #8]
 800aaee:	9006      	str	r0, [sp, #24]
 800aaf0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aaf4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aaf6:	ab21      	add	r3, sp, #132	@ 0x84
 800aaf8:	a902      	add	r1, sp, #8
 800aafa:	4628      	mov	r0, r5
 800aafc:	9301      	str	r3, [sp, #4]
 800aafe:	f002 f929 	bl	800cd54 <_svfiprintf_r>
 800ab02:	1c43      	adds	r3, r0, #1
 800ab04:	bfbc      	itt	lt
 800ab06:	238b      	movlt	r3, #139	@ 0x8b
 800ab08:	602b      	strlt	r3, [r5, #0]
 800ab0a:	2c00      	cmp	r4, #0
 800ab0c:	d0dd      	beq.n	800aaca <sniprintf+0x16>
 800ab0e:	9b02      	ldr	r3, [sp, #8]
 800ab10:	2200      	movs	r2, #0
 800ab12:	701a      	strb	r2, [r3, #0]
 800ab14:	e7d9      	b.n	800aaca <sniprintf+0x16>
 800ab16:	bf00      	nop
 800ab18:	200001cc 	.word	0x200001cc

0800ab1c <siprintf>:
 800ab1c:	b40e      	push	{r1, r2, r3}
 800ab1e:	b500      	push	{lr}
 800ab20:	b09c      	sub	sp, #112	@ 0x70
 800ab22:	ab1d      	add	r3, sp, #116	@ 0x74
 800ab24:	9002      	str	r0, [sp, #8]
 800ab26:	9006      	str	r0, [sp, #24]
 800ab28:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ab2c:	4809      	ldr	r0, [pc, #36]	@ (800ab54 <siprintf+0x38>)
 800ab2e:	9107      	str	r1, [sp, #28]
 800ab30:	9104      	str	r1, [sp, #16]
 800ab32:	4909      	ldr	r1, [pc, #36]	@ (800ab58 <siprintf+0x3c>)
 800ab34:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab38:	9105      	str	r1, [sp, #20]
 800ab3a:	6800      	ldr	r0, [r0, #0]
 800ab3c:	9301      	str	r3, [sp, #4]
 800ab3e:	a902      	add	r1, sp, #8
 800ab40:	f002 f908 	bl	800cd54 <_svfiprintf_r>
 800ab44:	9b02      	ldr	r3, [sp, #8]
 800ab46:	2200      	movs	r2, #0
 800ab48:	701a      	strb	r2, [r3, #0]
 800ab4a:	b01c      	add	sp, #112	@ 0x70
 800ab4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab50:	b003      	add	sp, #12
 800ab52:	4770      	bx	lr
 800ab54:	200001cc 	.word	0x200001cc
 800ab58:	ffff0208 	.word	0xffff0208

0800ab5c <siscanf>:
 800ab5c:	b40e      	push	{r1, r2, r3}
 800ab5e:	b530      	push	{r4, r5, lr}
 800ab60:	b09c      	sub	sp, #112	@ 0x70
 800ab62:	ac1f      	add	r4, sp, #124	@ 0x7c
 800ab64:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ab68:	f854 5b04 	ldr.w	r5, [r4], #4
 800ab6c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ab70:	9002      	str	r0, [sp, #8]
 800ab72:	9006      	str	r0, [sp, #24]
 800ab74:	f7f5 fbac 	bl	80002d0 <strlen>
 800ab78:	4b0b      	ldr	r3, [pc, #44]	@ (800aba8 <siscanf+0x4c>)
 800ab7a:	9003      	str	r0, [sp, #12]
 800ab7c:	9007      	str	r0, [sp, #28]
 800ab7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab80:	480a      	ldr	r0, [pc, #40]	@ (800abac <siscanf+0x50>)
 800ab82:	9401      	str	r4, [sp, #4]
 800ab84:	2300      	movs	r3, #0
 800ab86:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab88:	9314      	str	r3, [sp, #80]	@ 0x50
 800ab8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab8e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab92:	462a      	mov	r2, r5
 800ab94:	4623      	mov	r3, r4
 800ab96:	a902      	add	r1, sp, #8
 800ab98:	6800      	ldr	r0, [r0, #0]
 800ab9a:	f002 fa2f 	bl	800cffc <__ssvfiscanf_r>
 800ab9e:	b01c      	add	sp, #112	@ 0x70
 800aba0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aba4:	b003      	add	sp, #12
 800aba6:	4770      	bx	lr
 800aba8:	0800abd3 	.word	0x0800abd3
 800abac:	200001cc 	.word	0x200001cc

0800abb0 <__sread>:
 800abb0:	b510      	push	{r4, lr}
 800abb2:	460c      	mov	r4, r1
 800abb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abb8:	f000 f8a2 	bl	800ad00 <_read_r>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	bfab      	itete	ge
 800abc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800abc2:	89a3      	ldrhlt	r3, [r4, #12]
 800abc4:	181b      	addge	r3, r3, r0
 800abc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800abca:	bfac      	ite	ge
 800abcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800abce:	81a3      	strhlt	r3, [r4, #12]
 800abd0:	bd10      	pop	{r4, pc}

0800abd2 <__seofread>:
 800abd2:	2000      	movs	r0, #0
 800abd4:	4770      	bx	lr

0800abd6 <__swrite>:
 800abd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abda:	461f      	mov	r7, r3
 800abdc:	898b      	ldrh	r3, [r1, #12]
 800abde:	05db      	lsls	r3, r3, #23
 800abe0:	4605      	mov	r5, r0
 800abe2:	460c      	mov	r4, r1
 800abe4:	4616      	mov	r6, r2
 800abe6:	d505      	bpl.n	800abf4 <__swrite+0x1e>
 800abe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abec:	2302      	movs	r3, #2
 800abee:	2200      	movs	r2, #0
 800abf0:	f000 f874 	bl	800acdc <_lseek_r>
 800abf4:	89a3      	ldrh	r3, [r4, #12]
 800abf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800abfe:	81a3      	strh	r3, [r4, #12]
 800ac00:	4632      	mov	r2, r6
 800ac02:	463b      	mov	r3, r7
 800ac04:	4628      	mov	r0, r5
 800ac06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac0a:	f000 b88b 	b.w	800ad24 <_write_r>

0800ac0e <__sseek>:
 800ac0e:	b510      	push	{r4, lr}
 800ac10:	460c      	mov	r4, r1
 800ac12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac16:	f000 f861 	bl	800acdc <_lseek_r>
 800ac1a:	1c43      	adds	r3, r0, #1
 800ac1c:	89a3      	ldrh	r3, [r4, #12]
 800ac1e:	bf15      	itete	ne
 800ac20:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac2a:	81a3      	strheq	r3, [r4, #12]
 800ac2c:	bf18      	it	ne
 800ac2e:	81a3      	strhne	r3, [r4, #12]
 800ac30:	bd10      	pop	{r4, pc}

0800ac32 <__sclose>:
 800ac32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac36:	f000 b841 	b.w	800acbc <_close_r>

0800ac3a <memset>:
 800ac3a:	4402      	add	r2, r0
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d100      	bne.n	800ac44 <memset+0xa>
 800ac42:	4770      	bx	lr
 800ac44:	f803 1b01 	strb.w	r1, [r3], #1
 800ac48:	e7f9      	b.n	800ac3e <memset+0x4>

0800ac4a <strcat>:
 800ac4a:	b510      	push	{r4, lr}
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	7814      	ldrb	r4, [r2, #0]
 800ac50:	4613      	mov	r3, r2
 800ac52:	3201      	adds	r2, #1
 800ac54:	2c00      	cmp	r4, #0
 800ac56:	d1fa      	bne.n	800ac4e <strcat+0x4>
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac62:	2a00      	cmp	r2, #0
 800ac64:	d1f9      	bne.n	800ac5a <strcat+0x10>
 800ac66:	bd10      	pop	{r4, pc}

0800ac68 <strncmp>:
 800ac68:	b510      	push	{r4, lr}
 800ac6a:	b16a      	cbz	r2, 800ac88 <strncmp+0x20>
 800ac6c:	3901      	subs	r1, #1
 800ac6e:	1884      	adds	r4, r0, r2
 800ac70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac74:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d103      	bne.n	800ac84 <strncmp+0x1c>
 800ac7c:	42a0      	cmp	r0, r4
 800ac7e:	d001      	beq.n	800ac84 <strncmp+0x1c>
 800ac80:	2a00      	cmp	r2, #0
 800ac82:	d1f5      	bne.n	800ac70 <strncmp+0x8>
 800ac84:	1ad0      	subs	r0, r2, r3
 800ac86:	bd10      	pop	{r4, pc}
 800ac88:	4610      	mov	r0, r2
 800ac8a:	e7fc      	b.n	800ac86 <strncmp+0x1e>

0800ac8c <strncpy>:
 800ac8c:	b510      	push	{r4, lr}
 800ac8e:	3901      	subs	r1, #1
 800ac90:	4603      	mov	r3, r0
 800ac92:	b132      	cbz	r2, 800aca2 <strncpy+0x16>
 800ac94:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ac98:	f803 4b01 	strb.w	r4, [r3], #1
 800ac9c:	3a01      	subs	r2, #1
 800ac9e:	2c00      	cmp	r4, #0
 800aca0:	d1f7      	bne.n	800ac92 <strncpy+0x6>
 800aca2:	441a      	add	r2, r3
 800aca4:	2100      	movs	r1, #0
 800aca6:	4293      	cmp	r3, r2
 800aca8:	d100      	bne.n	800acac <strncpy+0x20>
 800acaa:	bd10      	pop	{r4, pc}
 800acac:	f803 1b01 	strb.w	r1, [r3], #1
 800acb0:	e7f9      	b.n	800aca6 <strncpy+0x1a>
	...

0800acb4 <_localeconv_r>:
 800acb4:	4800      	ldr	r0, [pc, #0]	@ (800acb8 <_localeconv_r+0x4>)
 800acb6:	4770      	bx	lr
 800acb8:	20000150 	.word	0x20000150

0800acbc <_close_r>:
 800acbc:	b538      	push	{r3, r4, r5, lr}
 800acbe:	4d06      	ldr	r5, [pc, #24]	@ (800acd8 <_close_r+0x1c>)
 800acc0:	2300      	movs	r3, #0
 800acc2:	4604      	mov	r4, r0
 800acc4:	4608      	mov	r0, r1
 800acc6:	602b      	str	r3, [r5, #0]
 800acc8:	f7f8 fe18 	bl	80038fc <_close>
 800accc:	1c43      	adds	r3, r0, #1
 800acce:	d102      	bne.n	800acd6 <_close_r+0x1a>
 800acd0:	682b      	ldr	r3, [r5, #0]
 800acd2:	b103      	cbz	r3, 800acd6 <_close_r+0x1a>
 800acd4:	6023      	str	r3, [r4, #0]
 800acd6:	bd38      	pop	{r3, r4, r5, pc}
 800acd8:	20000bc8 	.word	0x20000bc8

0800acdc <_lseek_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4d07      	ldr	r5, [pc, #28]	@ (800acfc <_lseek_r+0x20>)
 800ace0:	4604      	mov	r4, r0
 800ace2:	4608      	mov	r0, r1
 800ace4:	4611      	mov	r1, r2
 800ace6:	2200      	movs	r2, #0
 800ace8:	602a      	str	r2, [r5, #0]
 800acea:	461a      	mov	r2, r3
 800acec:	f7f8 fe2d 	bl	800394a <_lseek>
 800acf0:	1c43      	adds	r3, r0, #1
 800acf2:	d102      	bne.n	800acfa <_lseek_r+0x1e>
 800acf4:	682b      	ldr	r3, [r5, #0]
 800acf6:	b103      	cbz	r3, 800acfa <_lseek_r+0x1e>
 800acf8:	6023      	str	r3, [r4, #0]
 800acfa:	bd38      	pop	{r3, r4, r5, pc}
 800acfc:	20000bc8 	.word	0x20000bc8

0800ad00 <_read_r>:
 800ad00:	b538      	push	{r3, r4, r5, lr}
 800ad02:	4d07      	ldr	r5, [pc, #28]	@ (800ad20 <_read_r+0x20>)
 800ad04:	4604      	mov	r4, r0
 800ad06:	4608      	mov	r0, r1
 800ad08:	4611      	mov	r1, r2
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	602a      	str	r2, [r5, #0]
 800ad0e:	461a      	mov	r2, r3
 800ad10:	f7f8 fdbb 	bl	800388a <_read>
 800ad14:	1c43      	adds	r3, r0, #1
 800ad16:	d102      	bne.n	800ad1e <_read_r+0x1e>
 800ad18:	682b      	ldr	r3, [r5, #0]
 800ad1a:	b103      	cbz	r3, 800ad1e <_read_r+0x1e>
 800ad1c:	6023      	str	r3, [r4, #0]
 800ad1e:	bd38      	pop	{r3, r4, r5, pc}
 800ad20:	20000bc8 	.word	0x20000bc8

0800ad24 <_write_r>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	4d07      	ldr	r5, [pc, #28]	@ (800ad44 <_write_r+0x20>)
 800ad28:	4604      	mov	r4, r0
 800ad2a:	4608      	mov	r0, r1
 800ad2c:	4611      	mov	r1, r2
 800ad2e:	2200      	movs	r2, #0
 800ad30:	602a      	str	r2, [r5, #0]
 800ad32:	461a      	mov	r2, r3
 800ad34:	f7f8 fdc6 	bl	80038c4 <_write>
 800ad38:	1c43      	adds	r3, r0, #1
 800ad3a:	d102      	bne.n	800ad42 <_write_r+0x1e>
 800ad3c:	682b      	ldr	r3, [r5, #0]
 800ad3e:	b103      	cbz	r3, 800ad42 <_write_r+0x1e>
 800ad40:	6023      	str	r3, [r4, #0]
 800ad42:	bd38      	pop	{r3, r4, r5, pc}
 800ad44:	20000bc8 	.word	0x20000bc8

0800ad48 <__errno>:
 800ad48:	4b01      	ldr	r3, [pc, #4]	@ (800ad50 <__errno+0x8>)
 800ad4a:	6818      	ldr	r0, [r3, #0]
 800ad4c:	4770      	bx	lr
 800ad4e:	bf00      	nop
 800ad50:	200001cc 	.word	0x200001cc

0800ad54 <__libc_init_array>:
 800ad54:	b570      	push	{r4, r5, r6, lr}
 800ad56:	4d0d      	ldr	r5, [pc, #52]	@ (800ad8c <__libc_init_array+0x38>)
 800ad58:	4c0d      	ldr	r4, [pc, #52]	@ (800ad90 <__libc_init_array+0x3c>)
 800ad5a:	1b64      	subs	r4, r4, r5
 800ad5c:	10a4      	asrs	r4, r4, #2
 800ad5e:	2600      	movs	r6, #0
 800ad60:	42a6      	cmp	r6, r4
 800ad62:	d109      	bne.n	800ad78 <__libc_init_array+0x24>
 800ad64:	4d0b      	ldr	r5, [pc, #44]	@ (800ad94 <__libc_init_array+0x40>)
 800ad66:	4c0c      	ldr	r4, [pc, #48]	@ (800ad98 <__libc_init_array+0x44>)
 800ad68:	f003 fd64 	bl	800e834 <_init>
 800ad6c:	1b64      	subs	r4, r4, r5
 800ad6e:	10a4      	asrs	r4, r4, #2
 800ad70:	2600      	movs	r6, #0
 800ad72:	42a6      	cmp	r6, r4
 800ad74:	d105      	bne.n	800ad82 <__libc_init_array+0x2e>
 800ad76:	bd70      	pop	{r4, r5, r6, pc}
 800ad78:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad7c:	4798      	blx	r3
 800ad7e:	3601      	adds	r6, #1
 800ad80:	e7ee      	b.n	800ad60 <__libc_init_array+0xc>
 800ad82:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad86:	4798      	blx	r3
 800ad88:	3601      	adds	r6, #1
 800ad8a:	e7f2      	b.n	800ad72 <__libc_init_array+0x1e>
 800ad8c:	0800efc8 	.word	0x0800efc8
 800ad90:	0800efc8 	.word	0x0800efc8
 800ad94:	0800efc8 	.word	0x0800efc8
 800ad98:	0800efcc 	.word	0x0800efcc

0800ad9c <__retarget_lock_init_recursive>:
 800ad9c:	4770      	bx	lr

0800ad9e <__retarget_lock_acquire_recursive>:
 800ad9e:	4770      	bx	lr

0800ada0 <__retarget_lock_release_recursive>:
 800ada0:	4770      	bx	lr

0800ada2 <strcpy>:
 800ada2:	4603      	mov	r3, r0
 800ada4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ada8:	f803 2b01 	strb.w	r2, [r3], #1
 800adac:	2a00      	cmp	r2, #0
 800adae:	d1f9      	bne.n	800ada4 <strcpy+0x2>
 800adb0:	4770      	bx	lr

0800adb2 <memcpy>:
 800adb2:	440a      	add	r2, r1
 800adb4:	4291      	cmp	r1, r2
 800adb6:	f100 33ff 	add.w	r3, r0, #4294967295
 800adba:	d100      	bne.n	800adbe <memcpy+0xc>
 800adbc:	4770      	bx	lr
 800adbe:	b510      	push	{r4, lr}
 800adc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adc8:	4291      	cmp	r1, r2
 800adca:	d1f9      	bne.n	800adc0 <memcpy+0xe>
 800adcc:	bd10      	pop	{r4, pc}
	...

0800add0 <nan>:
 800add0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800add8 <nan+0x8>
 800add4:	4770      	bx	lr
 800add6:	bf00      	nop
 800add8:	00000000 	.word	0x00000000
 800addc:	7ff80000 	.word	0x7ff80000

0800ade0 <nanf>:
 800ade0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ade8 <nanf+0x8>
 800ade4:	4770      	bx	lr
 800ade6:	bf00      	nop
 800ade8:	7fc00000 	.word	0x7fc00000

0800adec <quorem>:
 800adec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf0:	6903      	ldr	r3, [r0, #16]
 800adf2:	690c      	ldr	r4, [r1, #16]
 800adf4:	42a3      	cmp	r3, r4
 800adf6:	4607      	mov	r7, r0
 800adf8:	db7e      	blt.n	800aef8 <quorem+0x10c>
 800adfa:	3c01      	subs	r4, #1
 800adfc:	f101 0814 	add.w	r8, r1, #20
 800ae00:	00a3      	lsls	r3, r4, #2
 800ae02:	f100 0514 	add.w	r5, r0, #20
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae0c:	9301      	str	r3, [sp, #4]
 800ae0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae16:	3301      	adds	r3, #1
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae1e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae22:	d32e      	bcc.n	800ae82 <quorem+0x96>
 800ae24:	f04f 0a00 	mov.w	sl, #0
 800ae28:	46c4      	mov	ip, r8
 800ae2a:	46ae      	mov	lr, r5
 800ae2c:	46d3      	mov	fp, sl
 800ae2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae32:	b298      	uxth	r0, r3
 800ae34:	fb06 a000 	mla	r0, r6, r0, sl
 800ae38:	0c02      	lsrs	r2, r0, #16
 800ae3a:	0c1b      	lsrs	r3, r3, #16
 800ae3c:	fb06 2303 	mla	r3, r6, r3, r2
 800ae40:	f8de 2000 	ldr.w	r2, [lr]
 800ae44:	b280      	uxth	r0, r0
 800ae46:	b292      	uxth	r2, r2
 800ae48:	1a12      	subs	r2, r2, r0
 800ae4a:	445a      	add	r2, fp
 800ae4c:	f8de 0000 	ldr.w	r0, [lr]
 800ae50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae5a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae5e:	b292      	uxth	r2, r2
 800ae60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae64:	45e1      	cmp	r9, ip
 800ae66:	f84e 2b04 	str.w	r2, [lr], #4
 800ae6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae6e:	d2de      	bcs.n	800ae2e <quorem+0x42>
 800ae70:	9b00      	ldr	r3, [sp, #0]
 800ae72:	58eb      	ldr	r3, [r5, r3]
 800ae74:	b92b      	cbnz	r3, 800ae82 <quorem+0x96>
 800ae76:	9b01      	ldr	r3, [sp, #4]
 800ae78:	3b04      	subs	r3, #4
 800ae7a:	429d      	cmp	r5, r3
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	d32f      	bcc.n	800aee0 <quorem+0xf4>
 800ae80:	613c      	str	r4, [r7, #16]
 800ae82:	4638      	mov	r0, r7
 800ae84:	f001 fd10 	bl	800c8a8 <__mcmp>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	db25      	blt.n	800aed8 <quorem+0xec>
 800ae8c:	4629      	mov	r1, r5
 800ae8e:	2000      	movs	r0, #0
 800ae90:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae94:	f8d1 c000 	ldr.w	ip, [r1]
 800ae98:	fa1f fe82 	uxth.w	lr, r2
 800ae9c:	fa1f f38c 	uxth.w	r3, ip
 800aea0:	eba3 030e 	sub.w	r3, r3, lr
 800aea4:	4403      	add	r3, r0
 800aea6:	0c12      	lsrs	r2, r2, #16
 800aea8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aeac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aeb6:	45c1      	cmp	r9, r8
 800aeb8:	f841 3b04 	str.w	r3, [r1], #4
 800aebc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aec0:	d2e6      	bcs.n	800ae90 <quorem+0xa4>
 800aec2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aec6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aeca:	b922      	cbnz	r2, 800aed6 <quorem+0xea>
 800aecc:	3b04      	subs	r3, #4
 800aece:	429d      	cmp	r5, r3
 800aed0:	461a      	mov	r2, r3
 800aed2:	d30b      	bcc.n	800aeec <quorem+0x100>
 800aed4:	613c      	str	r4, [r7, #16]
 800aed6:	3601      	adds	r6, #1
 800aed8:	4630      	mov	r0, r6
 800aeda:	b003      	add	sp, #12
 800aedc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee0:	6812      	ldr	r2, [r2, #0]
 800aee2:	3b04      	subs	r3, #4
 800aee4:	2a00      	cmp	r2, #0
 800aee6:	d1cb      	bne.n	800ae80 <quorem+0x94>
 800aee8:	3c01      	subs	r4, #1
 800aeea:	e7c6      	b.n	800ae7a <quorem+0x8e>
 800aeec:	6812      	ldr	r2, [r2, #0]
 800aeee:	3b04      	subs	r3, #4
 800aef0:	2a00      	cmp	r2, #0
 800aef2:	d1ef      	bne.n	800aed4 <quorem+0xe8>
 800aef4:	3c01      	subs	r4, #1
 800aef6:	e7ea      	b.n	800aece <quorem+0xe2>
 800aef8:	2000      	movs	r0, #0
 800aefa:	e7ee      	b.n	800aeda <quorem+0xee>
 800aefc:	0000      	movs	r0, r0
	...

0800af00 <_dtoa_r>:
 800af00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af04:	69c7      	ldr	r7, [r0, #28]
 800af06:	b099      	sub	sp, #100	@ 0x64
 800af08:	ed8d 0b02 	vstr	d0, [sp, #8]
 800af0c:	ec55 4b10 	vmov	r4, r5, d0
 800af10:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800af12:	9109      	str	r1, [sp, #36]	@ 0x24
 800af14:	4683      	mov	fp, r0
 800af16:	920e      	str	r2, [sp, #56]	@ 0x38
 800af18:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af1a:	b97f      	cbnz	r7, 800af3c <_dtoa_r+0x3c>
 800af1c:	2010      	movs	r0, #16
 800af1e:	f001 f937 	bl	800c190 <malloc>
 800af22:	4602      	mov	r2, r0
 800af24:	f8cb 001c 	str.w	r0, [fp, #28]
 800af28:	b920      	cbnz	r0, 800af34 <_dtoa_r+0x34>
 800af2a:	4ba7      	ldr	r3, [pc, #668]	@ (800b1c8 <_dtoa_r+0x2c8>)
 800af2c:	21ef      	movs	r1, #239	@ 0xef
 800af2e:	48a7      	ldr	r0, [pc, #668]	@ (800b1cc <_dtoa_r+0x2cc>)
 800af30:	f002 fc70 	bl	800d814 <__assert_func>
 800af34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af38:	6007      	str	r7, [r0, #0]
 800af3a:	60c7      	str	r7, [r0, #12]
 800af3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af40:	6819      	ldr	r1, [r3, #0]
 800af42:	b159      	cbz	r1, 800af5c <_dtoa_r+0x5c>
 800af44:	685a      	ldr	r2, [r3, #4]
 800af46:	604a      	str	r2, [r1, #4]
 800af48:	2301      	movs	r3, #1
 800af4a:	4093      	lsls	r3, r2
 800af4c:	608b      	str	r3, [r1, #8]
 800af4e:	4658      	mov	r0, fp
 800af50:	f001 fa26 	bl	800c3a0 <_Bfree>
 800af54:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af58:	2200      	movs	r2, #0
 800af5a:	601a      	str	r2, [r3, #0]
 800af5c:	1e2b      	subs	r3, r5, #0
 800af5e:	bfb9      	ittee	lt
 800af60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af64:	9303      	strlt	r3, [sp, #12]
 800af66:	2300      	movge	r3, #0
 800af68:	6033      	strge	r3, [r6, #0]
 800af6a:	9f03      	ldr	r7, [sp, #12]
 800af6c:	4b98      	ldr	r3, [pc, #608]	@ (800b1d0 <_dtoa_r+0x2d0>)
 800af6e:	bfbc      	itt	lt
 800af70:	2201      	movlt	r2, #1
 800af72:	6032      	strlt	r2, [r6, #0]
 800af74:	43bb      	bics	r3, r7
 800af76:	d112      	bne.n	800af9e <_dtoa_r+0x9e>
 800af78:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af7e:	6013      	str	r3, [r2, #0]
 800af80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af84:	4323      	orrs	r3, r4
 800af86:	f000 854d 	beq.w	800ba24 <_dtoa_r+0xb24>
 800af8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b1e4 <_dtoa_r+0x2e4>
 800af90:	2b00      	cmp	r3, #0
 800af92:	f000 854f 	beq.w	800ba34 <_dtoa_r+0xb34>
 800af96:	f10a 0303 	add.w	r3, sl, #3
 800af9a:	f000 bd49 	b.w	800ba30 <_dtoa_r+0xb30>
 800af9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afa2:	2200      	movs	r2, #0
 800afa4:	ec51 0b17 	vmov	r0, r1, d7
 800afa8:	2300      	movs	r3, #0
 800afaa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800afae:	f7f5 fdbb 	bl	8000b28 <__aeabi_dcmpeq>
 800afb2:	4680      	mov	r8, r0
 800afb4:	b158      	cbz	r0, 800afce <_dtoa_r+0xce>
 800afb6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800afb8:	2301      	movs	r3, #1
 800afba:	6013      	str	r3, [r2, #0]
 800afbc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800afbe:	b113      	cbz	r3, 800afc6 <_dtoa_r+0xc6>
 800afc0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800afc2:	4b84      	ldr	r3, [pc, #528]	@ (800b1d4 <_dtoa_r+0x2d4>)
 800afc4:	6013      	str	r3, [r2, #0]
 800afc6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b1e8 <_dtoa_r+0x2e8>
 800afca:	f000 bd33 	b.w	800ba34 <_dtoa_r+0xb34>
 800afce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800afd2:	aa16      	add	r2, sp, #88	@ 0x58
 800afd4:	a917      	add	r1, sp, #92	@ 0x5c
 800afd6:	4658      	mov	r0, fp
 800afd8:	f001 fd86 	bl	800cae8 <__d2b>
 800afdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800afe0:	4681      	mov	r9, r0
 800afe2:	2e00      	cmp	r6, #0
 800afe4:	d077      	beq.n	800b0d6 <_dtoa_r+0x1d6>
 800afe6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afe8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800afec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aff0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aff4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aff8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800affc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b000:	4619      	mov	r1, r3
 800b002:	2200      	movs	r2, #0
 800b004:	4b74      	ldr	r3, [pc, #464]	@ (800b1d8 <_dtoa_r+0x2d8>)
 800b006:	f7f5 f96f 	bl	80002e8 <__aeabi_dsub>
 800b00a:	a369      	add	r3, pc, #420	@ (adr r3, 800b1b0 <_dtoa_r+0x2b0>)
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	f7f5 fb22 	bl	8000658 <__aeabi_dmul>
 800b014:	a368      	add	r3, pc, #416	@ (adr r3, 800b1b8 <_dtoa_r+0x2b8>)
 800b016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01a:	f7f5 f967 	bl	80002ec <__adddf3>
 800b01e:	4604      	mov	r4, r0
 800b020:	4630      	mov	r0, r6
 800b022:	460d      	mov	r5, r1
 800b024:	f7f5 faae 	bl	8000584 <__aeabi_i2d>
 800b028:	a365      	add	r3, pc, #404	@ (adr r3, 800b1c0 <_dtoa_r+0x2c0>)
 800b02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02e:	f7f5 fb13 	bl	8000658 <__aeabi_dmul>
 800b032:	4602      	mov	r2, r0
 800b034:	460b      	mov	r3, r1
 800b036:	4620      	mov	r0, r4
 800b038:	4629      	mov	r1, r5
 800b03a:	f7f5 f957 	bl	80002ec <__adddf3>
 800b03e:	4604      	mov	r4, r0
 800b040:	460d      	mov	r5, r1
 800b042:	f7f5 fdb9 	bl	8000bb8 <__aeabi_d2iz>
 800b046:	2200      	movs	r2, #0
 800b048:	4607      	mov	r7, r0
 800b04a:	2300      	movs	r3, #0
 800b04c:	4620      	mov	r0, r4
 800b04e:	4629      	mov	r1, r5
 800b050:	f7f5 fd74 	bl	8000b3c <__aeabi_dcmplt>
 800b054:	b140      	cbz	r0, 800b068 <_dtoa_r+0x168>
 800b056:	4638      	mov	r0, r7
 800b058:	f7f5 fa94 	bl	8000584 <__aeabi_i2d>
 800b05c:	4622      	mov	r2, r4
 800b05e:	462b      	mov	r3, r5
 800b060:	f7f5 fd62 	bl	8000b28 <__aeabi_dcmpeq>
 800b064:	b900      	cbnz	r0, 800b068 <_dtoa_r+0x168>
 800b066:	3f01      	subs	r7, #1
 800b068:	2f16      	cmp	r7, #22
 800b06a:	d851      	bhi.n	800b110 <_dtoa_r+0x210>
 800b06c:	4b5b      	ldr	r3, [pc, #364]	@ (800b1dc <_dtoa_r+0x2dc>)
 800b06e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b076:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b07a:	f7f5 fd5f 	bl	8000b3c <__aeabi_dcmplt>
 800b07e:	2800      	cmp	r0, #0
 800b080:	d048      	beq.n	800b114 <_dtoa_r+0x214>
 800b082:	3f01      	subs	r7, #1
 800b084:	2300      	movs	r3, #0
 800b086:	9312      	str	r3, [sp, #72]	@ 0x48
 800b088:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b08a:	1b9b      	subs	r3, r3, r6
 800b08c:	1e5a      	subs	r2, r3, #1
 800b08e:	bf44      	itt	mi
 800b090:	f1c3 0801 	rsbmi	r8, r3, #1
 800b094:	2300      	movmi	r3, #0
 800b096:	9208      	str	r2, [sp, #32]
 800b098:	bf54      	ite	pl
 800b09a:	f04f 0800 	movpl.w	r8, #0
 800b09e:	9308      	strmi	r3, [sp, #32]
 800b0a0:	2f00      	cmp	r7, #0
 800b0a2:	db39      	blt.n	800b118 <_dtoa_r+0x218>
 800b0a4:	9b08      	ldr	r3, [sp, #32]
 800b0a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b0a8:	443b      	add	r3, r7
 800b0aa:	9308      	str	r3, [sp, #32]
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0b2:	2b09      	cmp	r3, #9
 800b0b4:	d864      	bhi.n	800b180 <_dtoa_r+0x280>
 800b0b6:	2b05      	cmp	r3, #5
 800b0b8:	bfc4      	itt	gt
 800b0ba:	3b04      	subgt	r3, #4
 800b0bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c0:	f1a3 0302 	sub.w	r3, r3, #2
 800b0c4:	bfcc      	ite	gt
 800b0c6:	2400      	movgt	r4, #0
 800b0c8:	2401      	movle	r4, #1
 800b0ca:	2b03      	cmp	r3, #3
 800b0cc:	d863      	bhi.n	800b196 <_dtoa_r+0x296>
 800b0ce:	e8df f003 	tbb	[pc, r3]
 800b0d2:	372a      	.short	0x372a
 800b0d4:	5535      	.short	0x5535
 800b0d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b0da:	441e      	add	r6, r3
 800b0dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b0e0:	2b20      	cmp	r3, #32
 800b0e2:	bfc1      	itttt	gt
 800b0e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b0e8:	409f      	lslgt	r7, r3
 800b0ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b0f2:	bfd6      	itet	le
 800b0f4:	f1c3 0320 	rsble	r3, r3, #32
 800b0f8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b0fc:	fa04 f003 	lslle.w	r0, r4, r3
 800b100:	f7f5 fa30 	bl	8000564 <__aeabi_ui2d>
 800b104:	2201      	movs	r2, #1
 800b106:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b10a:	3e01      	subs	r6, #1
 800b10c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b10e:	e777      	b.n	800b000 <_dtoa_r+0x100>
 800b110:	2301      	movs	r3, #1
 800b112:	e7b8      	b.n	800b086 <_dtoa_r+0x186>
 800b114:	9012      	str	r0, [sp, #72]	@ 0x48
 800b116:	e7b7      	b.n	800b088 <_dtoa_r+0x188>
 800b118:	427b      	negs	r3, r7
 800b11a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b11c:	2300      	movs	r3, #0
 800b11e:	eba8 0807 	sub.w	r8, r8, r7
 800b122:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b124:	e7c4      	b.n	800b0b0 <_dtoa_r+0x1b0>
 800b126:	2300      	movs	r3, #0
 800b128:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b12a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	dc35      	bgt.n	800b19c <_dtoa_r+0x29c>
 800b130:	2301      	movs	r3, #1
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	9307      	str	r3, [sp, #28]
 800b136:	461a      	mov	r2, r3
 800b138:	920e      	str	r2, [sp, #56]	@ 0x38
 800b13a:	e00b      	b.n	800b154 <_dtoa_r+0x254>
 800b13c:	2301      	movs	r3, #1
 800b13e:	e7f3      	b.n	800b128 <_dtoa_r+0x228>
 800b140:	2300      	movs	r3, #0
 800b142:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b144:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b146:	18fb      	adds	r3, r7, r3
 800b148:	9300      	str	r3, [sp, #0]
 800b14a:	3301      	adds	r3, #1
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	9307      	str	r3, [sp, #28]
 800b150:	bfb8      	it	lt
 800b152:	2301      	movlt	r3, #1
 800b154:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b158:	2100      	movs	r1, #0
 800b15a:	2204      	movs	r2, #4
 800b15c:	f102 0514 	add.w	r5, r2, #20
 800b160:	429d      	cmp	r5, r3
 800b162:	d91f      	bls.n	800b1a4 <_dtoa_r+0x2a4>
 800b164:	6041      	str	r1, [r0, #4]
 800b166:	4658      	mov	r0, fp
 800b168:	f001 f8da 	bl	800c320 <_Balloc>
 800b16c:	4682      	mov	sl, r0
 800b16e:	2800      	cmp	r0, #0
 800b170:	d13c      	bne.n	800b1ec <_dtoa_r+0x2ec>
 800b172:	4b1b      	ldr	r3, [pc, #108]	@ (800b1e0 <_dtoa_r+0x2e0>)
 800b174:	4602      	mov	r2, r0
 800b176:	f240 11af 	movw	r1, #431	@ 0x1af
 800b17a:	e6d8      	b.n	800af2e <_dtoa_r+0x2e>
 800b17c:	2301      	movs	r3, #1
 800b17e:	e7e0      	b.n	800b142 <_dtoa_r+0x242>
 800b180:	2401      	movs	r4, #1
 800b182:	2300      	movs	r3, #0
 800b184:	9309      	str	r3, [sp, #36]	@ 0x24
 800b186:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b188:	f04f 33ff 	mov.w	r3, #4294967295
 800b18c:	9300      	str	r3, [sp, #0]
 800b18e:	9307      	str	r3, [sp, #28]
 800b190:	2200      	movs	r2, #0
 800b192:	2312      	movs	r3, #18
 800b194:	e7d0      	b.n	800b138 <_dtoa_r+0x238>
 800b196:	2301      	movs	r3, #1
 800b198:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b19a:	e7f5      	b.n	800b188 <_dtoa_r+0x288>
 800b19c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	9307      	str	r3, [sp, #28]
 800b1a2:	e7d7      	b.n	800b154 <_dtoa_r+0x254>
 800b1a4:	3101      	adds	r1, #1
 800b1a6:	0052      	lsls	r2, r2, #1
 800b1a8:	e7d8      	b.n	800b15c <_dtoa_r+0x25c>
 800b1aa:	bf00      	nop
 800b1ac:	f3af 8000 	nop.w
 800b1b0:	636f4361 	.word	0x636f4361
 800b1b4:	3fd287a7 	.word	0x3fd287a7
 800b1b8:	8b60c8b3 	.word	0x8b60c8b3
 800b1bc:	3fc68a28 	.word	0x3fc68a28
 800b1c0:	509f79fb 	.word	0x509f79fb
 800b1c4:	3fd34413 	.word	0x3fd34413
 800b1c8:	0800ed05 	.word	0x0800ed05
 800b1cc:	0800ed1c 	.word	0x0800ed1c
 800b1d0:	7ff00000 	.word	0x7ff00000
 800b1d4:	0800ef68 	.word	0x0800ef68
 800b1d8:	3ff80000 	.word	0x3ff80000
 800b1dc:	0800ee78 	.word	0x0800ee78
 800b1e0:	0800ed74 	.word	0x0800ed74
 800b1e4:	0800ed01 	.word	0x0800ed01
 800b1e8:	0800ef67 	.word	0x0800ef67
 800b1ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b1f0:	6018      	str	r0, [r3, #0]
 800b1f2:	9b07      	ldr	r3, [sp, #28]
 800b1f4:	2b0e      	cmp	r3, #14
 800b1f6:	f200 80a4 	bhi.w	800b342 <_dtoa_r+0x442>
 800b1fa:	2c00      	cmp	r4, #0
 800b1fc:	f000 80a1 	beq.w	800b342 <_dtoa_r+0x442>
 800b200:	2f00      	cmp	r7, #0
 800b202:	dd33      	ble.n	800b26c <_dtoa_r+0x36c>
 800b204:	4bad      	ldr	r3, [pc, #692]	@ (800b4bc <_dtoa_r+0x5bc>)
 800b206:	f007 020f 	and.w	r2, r7, #15
 800b20a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b20e:	ed93 7b00 	vldr	d7, [r3]
 800b212:	05f8      	lsls	r0, r7, #23
 800b214:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b218:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b21c:	d516      	bpl.n	800b24c <_dtoa_r+0x34c>
 800b21e:	4ba8      	ldr	r3, [pc, #672]	@ (800b4c0 <_dtoa_r+0x5c0>)
 800b220:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b224:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b228:	f7f5 fb40 	bl	80008ac <__aeabi_ddiv>
 800b22c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b230:	f004 040f 	and.w	r4, r4, #15
 800b234:	2603      	movs	r6, #3
 800b236:	4da2      	ldr	r5, [pc, #648]	@ (800b4c0 <_dtoa_r+0x5c0>)
 800b238:	b954      	cbnz	r4, 800b250 <_dtoa_r+0x350>
 800b23a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b23e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b242:	f7f5 fb33 	bl	80008ac <__aeabi_ddiv>
 800b246:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b24a:	e028      	b.n	800b29e <_dtoa_r+0x39e>
 800b24c:	2602      	movs	r6, #2
 800b24e:	e7f2      	b.n	800b236 <_dtoa_r+0x336>
 800b250:	07e1      	lsls	r1, r4, #31
 800b252:	d508      	bpl.n	800b266 <_dtoa_r+0x366>
 800b254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b258:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b25c:	f7f5 f9fc 	bl	8000658 <__aeabi_dmul>
 800b260:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b264:	3601      	adds	r6, #1
 800b266:	1064      	asrs	r4, r4, #1
 800b268:	3508      	adds	r5, #8
 800b26a:	e7e5      	b.n	800b238 <_dtoa_r+0x338>
 800b26c:	f000 80d2 	beq.w	800b414 <_dtoa_r+0x514>
 800b270:	427c      	negs	r4, r7
 800b272:	4b92      	ldr	r3, [pc, #584]	@ (800b4bc <_dtoa_r+0x5bc>)
 800b274:	4d92      	ldr	r5, [pc, #584]	@ (800b4c0 <_dtoa_r+0x5c0>)
 800b276:	f004 020f 	and.w	r2, r4, #15
 800b27a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b282:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b286:	f7f5 f9e7 	bl	8000658 <__aeabi_dmul>
 800b28a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b28e:	1124      	asrs	r4, r4, #4
 800b290:	2300      	movs	r3, #0
 800b292:	2602      	movs	r6, #2
 800b294:	2c00      	cmp	r4, #0
 800b296:	f040 80b2 	bne.w	800b3fe <_dtoa_r+0x4fe>
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1d3      	bne.n	800b246 <_dtoa_r+0x346>
 800b29e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b2a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	f000 80b7 	beq.w	800b418 <_dtoa_r+0x518>
 800b2aa:	4b86      	ldr	r3, [pc, #536]	@ (800b4c4 <_dtoa_r+0x5c4>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	4629      	mov	r1, r5
 800b2b2:	f7f5 fc43 	bl	8000b3c <__aeabi_dcmplt>
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	f000 80ae 	beq.w	800b418 <_dtoa_r+0x518>
 800b2bc:	9b07      	ldr	r3, [sp, #28]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	f000 80aa 	beq.w	800b418 <_dtoa_r+0x518>
 800b2c4:	9b00      	ldr	r3, [sp, #0]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	dd37      	ble.n	800b33a <_dtoa_r+0x43a>
 800b2ca:	1e7b      	subs	r3, r7, #1
 800b2cc:	9304      	str	r3, [sp, #16]
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	4b7d      	ldr	r3, [pc, #500]	@ (800b4c8 <_dtoa_r+0x5c8>)
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	4629      	mov	r1, r5
 800b2d6:	f7f5 f9bf 	bl	8000658 <__aeabi_dmul>
 800b2da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2de:	9c00      	ldr	r4, [sp, #0]
 800b2e0:	3601      	adds	r6, #1
 800b2e2:	4630      	mov	r0, r6
 800b2e4:	f7f5 f94e 	bl	8000584 <__aeabi_i2d>
 800b2e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2ec:	f7f5 f9b4 	bl	8000658 <__aeabi_dmul>
 800b2f0:	4b76      	ldr	r3, [pc, #472]	@ (800b4cc <_dtoa_r+0x5cc>)
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f7f4 fffa 	bl	80002ec <__adddf3>
 800b2f8:	4605      	mov	r5, r0
 800b2fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b2fe:	2c00      	cmp	r4, #0
 800b300:	f040 808d 	bne.w	800b41e <_dtoa_r+0x51e>
 800b304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b308:	4b71      	ldr	r3, [pc, #452]	@ (800b4d0 <_dtoa_r+0x5d0>)
 800b30a:	2200      	movs	r2, #0
 800b30c:	f7f4 ffec 	bl	80002e8 <__aeabi_dsub>
 800b310:	4602      	mov	r2, r0
 800b312:	460b      	mov	r3, r1
 800b314:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b318:	462a      	mov	r2, r5
 800b31a:	4633      	mov	r3, r6
 800b31c:	f7f5 fc2c 	bl	8000b78 <__aeabi_dcmpgt>
 800b320:	2800      	cmp	r0, #0
 800b322:	f040 828b 	bne.w	800b83c <_dtoa_r+0x93c>
 800b326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b32a:	462a      	mov	r2, r5
 800b32c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b330:	f7f5 fc04 	bl	8000b3c <__aeabi_dcmplt>
 800b334:	2800      	cmp	r0, #0
 800b336:	f040 8128 	bne.w	800b58a <_dtoa_r+0x68a>
 800b33a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b33e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b342:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b344:	2b00      	cmp	r3, #0
 800b346:	f2c0 815a 	blt.w	800b5fe <_dtoa_r+0x6fe>
 800b34a:	2f0e      	cmp	r7, #14
 800b34c:	f300 8157 	bgt.w	800b5fe <_dtoa_r+0x6fe>
 800b350:	4b5a      	ldr	r3, [pc, #360]	@ (800b4bc <_dtoa_r+0x5bc>)
 800b352:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b356:	ed93 7b00 	vldr	d7, [r3]
 800b35a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	ed8d 7b00 	vstr	d7, [sp]
 800b362:	da03      	bge.n	800b36c <_dtoa_r+0x46c>
 800b364:	9b07      	ldr	r3, [sp, #28]
 800b366:	2b00      	cmp	r3, #0
 800b368:	f340 8101 	ble.w	800b56e <_dtoa_r+0x66e>
 800b36c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b370:	4656      	mov	r6, sl
 800b372:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b376:	4620      	mov	r0, r4
 800b378:	4629      	mov	r1, r5
 800b37a:	f7f5 fa97 	bl	80008ac <__aeabi_ddiv>
 800b37e:	f7f5 fc1b 	bl	8000bb8 <__aeabi_d2iz>
 800b382:	4680      	mov	r8, r0
 800b384:	f7f5 f8fe 	bl	8000584 <__aeabi_i2d>
 800b388:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b38c:	f7f5 f964 	bl	8000658 <__aeabi_dmul>
 800b390:	4602      	mov	r2, r0
 800b392:	460b      	mov	r3, r1
 800b394:	4620      	mov	r0, r4
 800b396:	4629      	mov	r1, r5
 800b398:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b39c:	f7f4 ffa4 	bl	80002e8 <__aeabi_dsub>
 800b3a0:	f806 4b01 	strb.w	r4, [r6], #1
 800b3a4:	9d07      	ldr	r5, [sp, #28]
 800b3a6:	eba6 040a 	sub.w	r4, r6, sl
 800b3aa:	42a5      	cmp	r5, r4
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	f040 8117 	bne.w	800b5e2 <_dtoa_r+0x6e2>
 800b3b4:	f7f4 ff9a 	bl	80002ec <__adddf3>
 800b3b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3bc:	4604      	mov	r4, r0
 800b3be:	460d      	mov	r5, r1
 800b3c0:	f7f5 fbda 	bl	8000b78 <__aeabi_dcmpgt>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	f040 80f9 	bne.w	800b5bc <_dtoa_r+0x6bc>
 800b3ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	f7f5 fba9 	bl	8000b28 <__aeabi_dcmpeq>
 800b3d6:	b118      	cbz	r0, 800b3e0 <_dtoa_r+0x4e0>
 800b3d8:	f018 0f01 	tst.w	r8, #1
 800b3dc:	f040 80ee 	bne.w	800b5bc <_dtoa_r+0x6bc>
 800b3e0:	4649      	mov	r1, r9
 800b3e2:	4658      	mov	r0, fp
 800b3e4:	f000 ffdc 	bl	800c3a0 <_Bfree>
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	7033      	strb	r3, [r6, #0]
 800b3ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3ee:	3701      	adds	r7, #1
 800b3f0:	601f      	str	r7, [r3, #0]
 800b3f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	f000 831d 	beq.w	800ba34 <_dtoa_r+0xb34>
 800b3fa:	601e      	str	r6, [r3, #0]
 800b3fc:	e31a      	b.n	800ba34 <_dtoa_r+0xb34>
 800b3fe:	07e2      	lsls	r2, r4, #31
 800b400:	d505      	bpl.n	800b40e <_dtoa_r+0x50e>
 800b402:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b406:	f7f5 f927 	bl	8000658 <__aeabi_dmul>
 800b40a:	3601      	adds	r6, #1
 800b40c:	2301      	movs	r3, #1
 800b40e:	1064      	asrs	r4, r4, #1
 800b410:	3508      	adds	r5, #8
 800b412:	e73f      	b.n	800b294 <_dtoa_r+0x394>
 800b414:	2602      	movs	r6, #2
 800b416:	e742      	b.n	800b29e <_dtoa_r+0x39e>
 800b418:	9c07      	ldr	r4, [sp, #28]
 800b41a:	9704      	str	r7, [sp, #16]
 800b41c:	e761      	b.n	800b2e2 <_dtoa_r+0x3e2>
 800b41e:	4b27      	ldr	r3, [pc, #156]	@ (800b4bc <_dtoa_r+0x5bc>)
 800b420:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b422:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b426:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b42a:	4454      	add	r4, sl
 800b42c:	2900      	cmp	r1, #0
 800b42e:	d053      	beq.n	800b4d8 <_dtoa_r+0x5d8>
 800b430:	4928      	ldr	r1, [pc, #160]	@ (800b4d4 <_dtoa_r+0x5d4>)
 800b432:	2000      	movs	r0, #0
 800b434:	f7f5 fa3a 	bl	80008ac <__aeabi_ddiv>
 800b438:	4633      	mov	r3, r6
 800b43a:	462a      	mov	r2, r5
 800b43c:	f7f4 ff54 	bl	80002e8 <__aeabi_dsub>
 800b440:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b444:	4656      	mov	r6, sl
 800b446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b44a:	f7f5 fbb5 	bl	8000bb8 <__aeabi_d2iz>
 800b44e:	4605      	mov	r5, r0
 800b450:	f7f5 f898 	bl	8000584 <__aeabi_i2d>
 800b454:	4602      	mov	r2, r0
 800b456:	460b      	mov	r3, r1
 800b458:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b45c:	f7f4 ff44 	bl	80002e8 <__aeabi_dsub>
 800b460:	3530      	adds	r5, #48	@ 0x30
 800b462:	4602      	mov	r2, r0
 800b464:	460b      	mov	r3, r1
 800b466:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b46a:	f806 5b01 	strb.w	r5, [r6], #1
 800b46e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b472:	f7f5 fb63 	bl	8000b3c <__aeabi_dcmplt>
 800b476:	2800      	cmp	r0, #0
 800b478:	d171      	bne.n	800b55e <_dtoa_r+0x65e>
 800b47a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b47e:	4911      	ldr	r1, [pc, #68]	@ (800b4c4 <_dtoa_r+0x5c4>)
 800b480:	2000      	movs	r0, #0
 800b482:	f7f4 ff31 	bl	80002e8 <__aeabi_dsub>
 800b486:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b48a:	f7f5 fb57 	bl	8000b3c <__aeabi_dcmplt>
 800b48e:	2800      	cmp	r0, #0
 800b490:	f040 8095 	bne.w	800b5be <_dtoa_r+0x6be>
 800b494:	42a6      	cmp	r6, r4
 800b496:	f43f af50 	beq.w	800b33a <_dtoa_r+0x43a>
 800b49a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b49e:	4b0a      	ldr	r3, [pc, #40]	@ (800b4c8 <_dtoa_r+0x5c8>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f7f5 f8d9 	bl	8000658 <__aeabi_dmul>
 800b4a6:	4b08      	ldr	r3, [pc, #32]	@ (800b4c8 <_dtoa_r+0x5c8>)
 800b4a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4b2:	f7f5 f8d1 	bl	8000658 <__aeabi_dmul>
 800b4b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4ba:	e7c4      	b.n	800b446 <_dtoa_r+0x546>
 800b4bc:	0800ee78 	.word	0x0800ee78
 800b4c0:	0800ee50 	.word	0x0800ee50
 800b4c4:	3ff00000 	.word	0x3ff00000
 800b4c8:	40240000 	.word	0x40240000
 800b4cc:	401c0000 	.word	0x401c0000
 800b4d0:	40140000 	.word	0x40140000
 800b4d4:	3fe00000 	.word	0x3fe00000
 800b4d8:	4631      	mov	r1, r6
 800b4da:	4628      	mov	r0, r5
 800b4dc:	f7f5 f8bc 	bl	8000658 <__aeabi_dmul>
 800b4e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4e4:	9415      	str	r4, [sp, #84]	@ 0x54
 800b4e6:	4656      	mov	r6, sl
 800b4e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4ec:	f7f5 fb64 	bl	8000bb8 <__aeabi_d2iz>
 800b4f0:	4605      	mov	r5, r0
 800b4f2:	f7f5 f847 	bl	8000584 <__aeabi_i2d>
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4fe:	f7f4 fef3 	bl	80002e8 <__aeabi_dsub>
 800b502:	3530      	adds	r5, #48	@ 0x30
 800b504:	f806 5b01 	strb.w	r5, [r6], #1
 800b508:	4602      	mov	r2, r0
 800b50a:	460b      	mov	r3, r1
 800b50c:	42a6      	cmp	r6, r4
 800b50e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b512:	f04f 0200 	mov.w	r2, #0
 800b516:	d124      	bne.n	800b562 <_dtoa_r+0x662>
 800b518:	4bac      	ldr	r3, [pc, #688]	@ (800b7cc <_dtoa_r+0x8cc>)
 800b51a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b51e:	f7f4 fee5 	bl	80002ec <__adddf3>
 800b522:	4602      	mov	r2, r0
 800b524:	460b      	mov	r3, r1
 800b526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b52a:	f7f5 fb25 	bl	8000b78 <__aeabi_dcmpgt>
 800b52e:	2800      	cmp	r0, #0
 800b530:	d145      	bne.n	800b5be <_dtoa_r+0x6be>
 800b532:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b536:	49a5      	ldr	r1, [pc, #660]	@ (800b7cc <_dtoa_r+0x8cc>)
 800b538:	2000      	movs	r0, #0
 800b53a:	f7f4 fed5 	bl	80002e8 <__aeabi_dsub>
 800b53e:	4602      	mov	r2, r0
 800b540:	460b      	mov	r3, r1
 800b542:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b546:	f7f5 faf9 	bl	8000b3c <__aeabi_dcmplt>
 800b54a:	2800      	cmp	r0, #0
 800b54c:	f43f aef5 	beq.w	800b33a <_dtoa_r+0x43a>
 800b550:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b552:	1e73      	subs	r3, r6, #1
 800b554:	9315      	str	r3, [sp, #84]	@ 0x54
 800b556:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b55a:	2b30      	cmp	r3, #48	@ 0x30
 800b55c:	d0f8      	beq.n	800b550 <_dtoa_r+0x650>
 800b55e:	9f04      	ldr	r7, [sp, #16]
 800b560:	e73e      	b.n	800b3e0 <_dtoa_r+0x4e0>
 800b562:	4b9b      	ldr	r3, [pc, #620]	@ (800b7d0 <_dtoa_r+0x8d0>)
 800b564:	f7f5 f878 	bl	8000658 <__aeabi_dmul>
 800b568:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b56c:	e7bc      	b.n	800b4e8 <_dtoa_r+0x5e8>
 800b56e:	d10c      	bne.n	800b58a <_dtoa_r+0x68a>
 800b570:	4b98      	ldr	r3, [pc, #608]	@ (800b7d4 <_dtoa_r+0x8d4>)
 800b572:	2200      	movs	r2, #0
 800b574:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b578:	f7f5 f86e 	bl	8000658 <__aeabi_dmul>
 800b57c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b580:	f7f5 faf0 	bl	8000b64 <__aeabi_dcmpge>
 800b584:	2800      	cmp	r0, #0
 800b586:	f000 8157 	beq.w	800b838 <_dtoa_r+0x938>
 800b58a:	2400      	movs	r4, #0
 800b58c:	4625      	mov	r5, r4
 800b58e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b590:	43db      	mvns	r3, r3
 800b592:	9304      	str	r3, [sp, #16]
 800b594:	4656      	mov	r6, sl
 800b596:	2700      	movs	r7, #0
 800b598:	4621      	mov	r1, r4
 800b59a:	4658      	mov	r0, fp
 800b59c:	f000 ff00 	bl	800c3a0 <_Bfree>
 800b5a0:	2d00      	cmp	r5, #0
 800b5a2:	d0dc      	beq.n	800b55e <_dtoa_r+0x65e>
 800b5a4:	b12f      	cbz	r7, 800b5b2 <_dtoa_r+0x6b2>
 800b5a6:	42af      	cmp	r7, r5
 800b5a8:	d003      	beq.n	800b5b2 <_dtoa_r+0x6b2>
 800b5aa:	4639      	mov	r1, r7
 800b5ac:	4658      	mov	r0, fp
 800b5ae:	f000 fef7 	bl	800c3a0 <_Bfree>
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	4658      	mov	r0, fp
 800b5b6:	f000 fef3 	bl	800c3a0 <_Bfree>
 800b5ba:	e7d0      	b.n	800b55e <_dtoa_r+0x65e>
 800b5bc:	9704      	str	r7, [sp, #16]
 800b5be:	4633      	mov	r3, r6
 800b5c0:	461e      	mov	r6, r3
 800b5c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5c6:	2a39      	cmp	r2, #57	@ 0x39
 800b5c8:	d107      	bne.n	800b5da <_dtoa_r+0x6da>
 800b5ca:	459a      	cmp	sl, r3
 800b5cc:	d1f8      	bne.n	800b5c0 <_dtoa_r+0x6c0>
 800b5ce:	9a04      	ldr	r2, [sp, #16]
 800b5d0:	3201      	adds	r2, #1
 800b5d2:	9204      	str	r2, [sp, #16]
 800b5d4:	2230      	movs	r2, #48	@ 0x30
 800b5d6:	f88a 2000 	strb.w	r2, [sl]
 800b5da:	781a      	ldrb	r2, [r3, #0]
 800b5dc:	3201      	adds	r2, #1
 800b5de:	701a      	strb	r2, [r3, #0]
 800b5e0:	e7bd      	b.n	800b55e <_dtoa_r+0x65e>
 800b5e2:	4b7b      	ldr	r3, [pc, #492]	@ (800b7d0 <_dtoa_r+0x8d0>)
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f7f5 f837 	bl	8000658 <__aeabi_dmul>
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	460d      	mov	r5, r1
 800b5f2:	f7f5 fa99 	bl	8000b28 <__aeabi_dcmpeq>
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	f43f aebb 	beq.w	800b372 <_dtoa_r+0x472>
 800b5fc:	e6f0      	b.n	800b3e0 <_dtoa_r+0x4e0>
 800b5fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b600:	2a00      	cmp	r2, #0
 800b602:	f000 80db 	beq.w	800b7bc <_dtoa_r+0x8bc>
 800b606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b608:	2a01      	cmp	r2, #1
 800b60a:	f300 80bf 	bgt.w	800b78c <_dtoa_r+0x88c>
 800b60e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b610:	2a00      	cmp	r2, #0
 800b612:	f000 80b7 	beq.w	800b784 <_dtoa_r+0x884>
 800b616:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b61a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b61c:	4646      	mov	r6, r8
 800b61e:	9a08      	ldr	r2, [sp, #32]
 800b620:	2101      	movs	r1, #1
 800b622:	441a      	add	r2, r3
 800b624:	4658      	mov	r0, fp
 800b626:	4498      	add	r8, r3
 800b628:	9208      	str	r2, [sp, #32]
 800b62a:	f000 ffb7 	bl	800c59c <__i2b>
 800b62e:	4605      	mov	r5, r0
 800b630:	b15e      	cbz	r6, 800b64a <_dtoa_r+0x74a>
 800b632:	9b08      	ldr	r3, [sp, #32]
 800b634:	2b00      	cmp	r3, #0
 800b636:	dd08      	ble.n	800b64a <_dtoa_r+0x74a>
 800b638:	42b3      	cmp	r3, r6
 800b63a:	9a08      	ldr	r2, [sp, #32]
 800b63c:	bfa8      	it	ge
 800b63e:	4633      	movge	r3, r6
 800b640:	eba8 0803 	sub.w	r8, r8, r3
 800b644:	1af6      	subs	r6, r6, r3
 800b646:	1ad3      	subs	r3, r2, r3
 800b648:	9308      	str	r3, [sp, #32]
 800b64a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b64c:	b1f3      	cbz	r3, 800b68c <_dtoa_r+0x78c>
 800b64e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b650:	2b00      	cmp	r3, #0
 800b652:	f000 80b7 	beq.w	800b7c4 <_dtoa_r+0x8c4>
 800b656:	b18c      	cbz	r4, 800b67c <_dtoa_r+0x77c>
 800b658:	4629      	mov	r1, r5
 800b65a:	4622      	mov	r2, r4
 800b65c:	4658      	mov	r0, fp
 800b65e:	f001 f85d 	bl	800c71c <__pow5mult>
 800b662:	464a      	mov	r2, r9
 800b664:	4601      	mov	r1, r0
 800b666:	4605      	mov	r5, r0
 800b668:	4658      	mov	r0, fp
 800b66a:	f000 ffad 	bl	800c5c8 <__multiply>
 800b66e:	4649      	mov	r1, r9
 800b670:	9004      	str	r0, [sp, #16]
 800b672:	4658      	mov	r0, fp
 800b674:	f000 fe94 	bl	800c3a0 <_Bfree>
 800b678:	9b04      	ldr	r3, [sp, #16]
 800b67a:	4699      	mov	r9, r3
 800b67c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b67e:	1b1a      	subs	r2, r3, r4
 800b680:	d004      	beq.n	800b68c <_dtoa_r+0x78c>
 800b682:	4649      	mov	r1, r9
 800b684:	4658      	mov	r0, fp
 800b686:	f001 f849 	bl	800c71c <__pow5mult>
 800b68a:	4681      	mov	r9, r0
 800b68c:	2101      	movs	r1, #1
 800b68e:	4658      	mov	r0, fp
 800b690:	f000 ff84 	bl	800c59c <__i2b>
 800b694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b696:	4604      	mov	r4, r0
 800b698:	2b00      	cmp	r3, #0
 800b69a:	f000 81cf 	beq.w	800ba3c <_dtoa_r+0xb3c>
 800b69e:	461a      	mov	r2, r3
 800b6a0:	4601      	mov	r1, r0
 800b6a2:	4658      	mov	r0, fp
 800b6a4:	f001 f83a 	bl	800c71c <__pow5mult>
 800b6a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	4604      	mov	r4, r0
 800b6ae:	f300 8095 	bgt.w	800b7dc <_dtoa_r+0x8dc>
 800b6b2:	9b02      	ldr	r3, [sp, #8]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	f040 8087 	bne.w	800b7c8 <_dtoa_r+0x8c8>
 800b6ba:	9b03      	ldr	r3, [sp, #12]
 800b6bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	f040 8089 	bne.w	800b7d8 <_dtoa_r+0x8d8>
 800b6c6:	9b03      	ldr	r3, [sp, #12]
 800b6c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b6cc:	0d1b      	lsrs	r3, r3, #20
 800b6ce:	051b      	lsls	r3, r3, #20
 800b6d0:	b12b      	cbz	r3, 800b6de <_dtoa_r+0x7de>
 800b6d2:	9b08      	ldr	r3, [sp, #32]
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	9308      	str	r3, [sp, #32]
 800b6d8:	f108 0801 	add.w	r8, r8, #1
 800b6dc:	2301      	movs	r3, #1
 800b6de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f000 81b0 	beq.w	800ba48 <_dtoa_r+0xb48>
 800b6e8:	6923      	ldr	r3, [r4, #16]
 800b6ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6ee:	6918      	ldr	r0, [r3, #16]
 800b6f0:	f000 ff08 	bl	800c504 <__hi0bits>
 800b6f4:	f1c0 0020 	rsb	r0, r0, #32
 800b6f8:	9b08      	ldr	r3, [sp, #32]
 800b6fa:	4418      	add	r0, r3
 800b6fc:	f010 001f 	ands.w	r0, r0, #31
 800b700:	d077      	beq.n	800b7f2 <_dtoa_r+0x8f2>
 800b702:	f1c0 0320 	rsb	r3, r0, #32
 800b706:	2b04      	cmp	r3, #4
 800b708:	dd6b      	ble.n	800b7e2 <_dtoa_r+0x8e2>
 800b70a:	9b08      	ldr	r3, [sp, #32]
 800b70c:	f1c0 001c 	rsb	r0, r0, #28
 800b710:	4403      	add	r3, r0
 800b712:	4480      	add	r8, r0
 800b714:	4406      	add	r6, r0
 800b716:	9308      	str	r3, [sp, #32]
 800b718:	f1b8 0f00 	cmp.w	r8, #0
 800b71c:	dd05      	ble.n	800b72a <_dtoa_r+0x82a>
 800b71e:	4649      	mov	r1, r9
 800b720:	4642      	mov	r2, r8
 800b722:	4658      	mov	r0, fp
 800b724:	f001 f854 	bl	800c7d0 <__lshift>
 800b728:	4681      	mov	r9, r0
 800b72a:	9b08      	ldr	r3, [sp, #32]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	dd05      	ble.n	800b73c <_dtoa_r+0x83c>
 800b730:	4621      	mov	r1, r4
 800b732:	461a      	mov	r2, r3
 800b734:	4658      	mov	r0, fp
 800b736:	f001 f84b 	bl	800c7d0 <__lshift>
 800b73a:	4604      	mov	r4, r0
 800b73c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d059      	beq.n	800b7f6 <_dtoa_r+0x8f6>
 800b742:	4621      	mov	r1, r4
 800b744:	4648      	mov	r0, r9
 800b746:	f001 f8af 	bl	800c8a8 <__mcmp>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	da53      	bge.n	800b7f6 <_dtoa_r+0x8f6>
 800b74e:	1e7b      	subs	r3, r7, #1
 800b750:	9304      	str	r3, [sp, #16]
 800b752:	4649      	mov	r1, r9
 800b754:	2300      	movs	r3, #0
 800b756:	220a      	movs	r2, #10
 800b758:	4658      	mov	r0, fp
 800b75a:	f000 fe43 	bl	800c3e4 <__multadd>
 800b75e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b760:	4681      	mov	r9, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	f000 8172 	beq.w	800ba4c <_dtoa_r+0xb4c>
 800b768:	2300      	movs	r3, #0
 800b76a:	4629      	mov	r1, r5
 800b76c:	220a      	movs	r2, #10
 800b76e:	4658      	mov	r0, fp
 800b770:	f000 fe38 	bl	800c3e4 <__multadd>
 800b774:	9b00      	ldr	r3, [sp, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	4605      	mov	r5, r0
 800b77a:	dc67      	bgt.n	800b84c <_dtoa_r+0x94c>
 800b77c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b77e:	2b02      	cmp	r3, #2
 800b780:	dc41      	bgt.n	800b806 <_dtoa_r+0x906>
 800b782:	e063      	b.n	800b84c <_dtoa_r+0x94c>
 800b784:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b786:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b78a:	e746      	b.n	800b61a <_dtoa_r+0x71a>
 800b78c:	9b07      	ldr	r3, [sp, #28]
 800b78e:	1e5c      	subs	r4, r3, #1
 800b790:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b792:	42a3      	cmp	r3, r4
 800b794:	bfbf      	itttt	lt
 800b796:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b798:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b79a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b79c:	1ae3      	sublt	r3, r4, r3
 800b79e:	bfb4      	ite	lt
 800b7a0:	18d2      	addlt	r2, r2, r3
 800b7a2:	1b1c      	subge	r4, r3, r4
 800b7a4:	9b07      	ldr	r3, [sp, #28]
 800b7a6:	bfbc      	itt	lt
 800b7a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b7aa:	2400      	movlt	r4, #0
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	bfb5      	itete	lt
 800b7b0:	eba8 0603 	sublt.w	r6, r8, r3
 800b7b4:	9b07      	ldrge	r3, [sp, #28]
 800b7b6:	2300      	movlt	r3, #0
 800b7b8:	4646      	movge	r6, r8
 800b7ba:	e730      	b.n	800b61e <_dtoa_r+0x71e>
 800b7bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b7be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b7c0:	4646      	mov	r6, r8
 800b7c2:	e735      	b.n	800b630 <_dtoa_r+0x730>
 800b7c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7c6:	e75c      	b.n	800b682 <_dtoa_r+0x782>
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	e788      	b.n	800b6de <_dtoa_r+0x7de>
 800b7cc:	3fe00000 	.word	0x3fe00000
 800b7d0:	40240000 	.word	0x40240000
 800b7d4:	40140000 	.word	0x40140000
 800b7d8:	9b02      	ldr	r3, [sp, #8]
 800b7da:	e780      	b.n	800b6de <_dtoa_r+0x7de>
 800b7dc:	2300      	movs	r3, #0
 800b7de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7e0:	e782      	b.n	800b6e8 <_dtoa_r+0x7e8>
 800b7e2:	d099      	beq.n	800b718 <_dtoa_r+0x818>
 800b7e4:	9a08      	ldr	r2, [sp, #32]
 800b7e6:	331c      	adds	r3, #28
 800b7e8:	441a      	add	r2, r3
 800b7ea:	4498      	add	r8, r3
 800b7ec:	441e      	add	r6, r3
 800b7ee:	9208      	str	r2, [sp, #32]
 800b7f0:	e792      	b.n	800b718 <_dtoa_r+0x818>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	e7f6      	b.n	800b7e4 <_dtoa_r+0x8e4>
 800b7f6:	9b07      	ldr	r3, [sp, #28]
 800b7f8:	9704      	str	r7, [sp, #16]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	dc20      	bgt.n	800b840 <_dtoa_r+0x940>
 800b7fe:	9300      	str	r3, [sp, #0]
 800b800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b802:	2b02      	cmp	r3, #2
 800b804:	dd1e      	ble.n	800b844 <_dtoa_r+0x944>
 800b806:	9b00      	ldr	r3, [sp, #0]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	f47f aec0 	bne.w	800b58e <_dtoa_r+0x68e>
 800b80e:	4621      	mov	r1, r4
 800b810:	2205      	movs	r2, #5
 800b812:	4658      	mov	r0, fp
 800b814:	f000 fde6 	bl	800c3e4 <__multadd>
 800b818:	4601      	mov	r1, r0
 800b81a:	4604      	mov	r4, r0
 800b81c:	4648      	mov	r0, r9
 800b81e:	f001 f843 	bl	800c8a8 <__mcmp>
 800b822:	2800      	cmp	r0, #0
 800b824:	f77f aeb3 	ble.w	800b58e <_dtoa_r+0x68e>
 800b828:	4656      	mov	r6, sl
 800b82a:	2331      	movs	r3, #49	@ 0x31
 800b82c:	f806 3b01 	strb.w	r3, [r6], #1
 800b830:	9b04      	ldr	r3, [sp, #16]
 800b832:	3301      	adds	r3, #1
 800b834:	9304      	str	r3, [sp, #16]
 800b836:	e6ae      	b.n	800b596 <_dtoa_r+0x696>
 800b838:	9c07      	ldr	r4, [sp, #28]
 800b83a:	9704      	str	r7, [sp, #16]
 800b83c:	4625      	mov	r5, r4
 800b83e:	e7f3      	b.n	800b828 <_dtoa_r+0x928>
 800b840:	9b07      	ldr	r3, [sp, #28]
 800b842:	9300      	str	r3, [sp, #0]
 800b844:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b846:	2b00      	cmp	r3, #0
 800b848:	f000 8104 	beq.w	800ba54 <_dtoa_r+0xb54>
 800b84c:	2e00      	cmp	r6, #0
 800b84e:	dd05      	ble.n	800b85c <_dtoa_r+0x95c>
 800b850:	4629      	mov	r1, r5
 800b852:	4632      	mov	r2, r6
 800b854:	4658      	mov	r0, fp
 800b856:	f000 ffbb 	bl	800c7d0 <__lshift>
 800b85a:	4605      	mov	r5, r0
 800b85c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d05a      	beq.n	800b918 <_dtoa_r+0xa18>
 800b862:	6869      	ldr	r1, [r5, #4]
 800b864:	4658      	mov	r0, fp
 800b866:	f000 fd5b 	bl	800c320 <_Balloc>
 800b86a:	4606      	mov	r6, r0
 800b86c:	b928      	cbnz	r0, 800b87a <_dtoa_r+0x97a>
 800b86e:	4b84      	ldr	r3, [pc, #528]	@ (800ba80 <_dtoa_r+0xb80>)
 800b870:	4602      	mov	r2, r0
 800b872:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b876:	f7ff bb5a 	b.w	800af2e <_dtoa_r+0x2e>
 800b87a:	692a      	ldr	r2, [r5, #16]
 800b87c:	3202      	adds	r2, #2
 800b87e:	0092      	lsls	r2, r2, #2
 800b880:	f105 010c 	add.w	r1, r5, #12
 800b884:	300c      	adds	r0, #12
 800b886:	f7ff fa94 	bl	800adb2 <memcpy>
 800b88a:	2201      	movs	r2, #1
 800b88c:	4631      	mov	r1, r6
 800b88e:	4658      	mov	r0, fp
 800b890:	f000 ff9e 	bl	800c7d0 <__lshift>
 800b894:	f10a 0301 	add.w	r3, sl, #1
 800b898:	9307      	str	r3, [sp, #28]
 800b89a:	9b00      	ldr	r3, [sp, #0]
 800b89c:	4453      	add	r3, sl
 800b89e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8a0:	9b02      	ldr	r3, [sp, #8]
 800b8a2:	f003 0301 	and.w	r3, r3, #1
 800b8a6:	462f      	mov	r7, r5
 800b8a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8aa:	4605      	mov	r5, r0
 800b8ac:	9b07      	ldr	r3, [sp, #28]
 800b8ae:	4621      	mov	r1, r4
 800b8b0:	3b01      	subs	r3, #1
 800b8b2:	4648      	mov	r0, r9
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	f7ff fa99 	bl	800adec <quorem>
 800b8ba:	4639      	mov	r1, r7
 800b8bc:	9002      	str	r0, [sp, #8]
 800b8be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b8c2:	4648      	mov	r0, r9
 800b8c4:	f000 fff0 	bl	800c8a8 <__mcmp>
 800b8c8:	462a      	mov	r2, r5
 800b8ca:	9008      	str	r0, [sp, #32]
 800b8cc:	4621      	mov	r1, r4
 800b8ce:	4658      	mov	r0, fp
 800b8d0:	f001 f806 	bl	800c8e0 <__mdiff>
 800b8d4:	68c2      	ldr	r2, [r0, #12]
 800b8d6:	4606      	mov	r6, r0
 800b8d8:	bb02      	cbnz	r2, 800b91c <_dtoa_r+0xa1c>
 800b8da:	4601      	mov	r1, r0
 800b8dc:	4648      	mov	r0, r9
 800b8de:	f000 ffe3 	bl	800c8a8 <__mcmp>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	4631      	mov	r1, r6
 800b8e6:	4658      	mov	r0, fp
 800b8e8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8ea:	f000 fd59 	bl	800c3a0 <_Bfree>
 800b8ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8f2:	9e07      	ldr	r6, [sp, #28]
 800b8f4:	ea43 0102 	orr.w	r1, r3, r2
 800b8f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8fa:	4319      	orrs	r1, r3
 800b8fc:	d110      	bne.n	800b920 <_dtoa_r+0xa20>
 800b8fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b902:	d029      	beq.n	800b958 <_dtoa_r+0xa58>
 800b904:	9b08      	ldr	r3, [sp, #32]
 800b906:	2b00      	cmp	r3, #0
 800b908:	dd02      	ble.n	800b910 <_dtoa_r+0xa10>
 800b90a:	9b02      	ldr	r3, [sp, #8]
 800b90c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b910:	9b00      	ldr	r3, [sp, #0]
 800b912:	f883 8000 	strb.w	r8, [r3]
 800b916:	e63f      	b.n	800b598 <_dtoa_r+0x698>
 800b918:	4628      	mov	r0, r5
 800b91a:	e7bb      	b.n	800b894 <_dtoa_r+0x994>
 800b91c:	2201      	movs	r2, #1
 800b91e:	e7e1      	b.n	800b8e4 <_dtoa_r+0x9e4>
 800b920:	9b08      	ldr	r3, [sp, #32]
 800b922:	2b00      	cmp	r3, #0
 800b924:	db04      	blt.n	800b930 <_dtoa_r+0xa30>
 800b926:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b928:	430b      	orrs	r3, r1
 800b92a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b92c:	430b      	orrs	r3, r1
 800b92e:	d120      	bne.n	800b972 <_dtoa_r+0xa72>
 800b930:	2a00      	cmp	r2, #0
 800b932:	dded      	ble.n	800b910 <_dtoa_r+0xa10>
 800b934:	4649      	mov	r1, r9
 800b936:	2201      	movs	r2, #1
 800b938:	4658      	mov	r0, fp
 800b93a:	f000 ff49 	bl	800c7d0 <__lshift>
 800b93e:	4621      	mov	r1, r4
 800b940:	4681      	mov	r9, r0
 800b942:	f000 ffb1 	bl	800c8a8 <__mcmp>
 800b946:	2800      	cmp	r0, #0
 800b948:	dc03      	bgt.n	800b952 <_dtoa_r+0xa52>
 800b94a:	d1e1      	bne.n	800b910 <_dtoa_r+0xa10>
 800b94c:	f018 0f01 	tst.w	r8, #1
 800b950:	d0de      	beq.n	800b910 <_dtoa_r+0xa10>
 800b952:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b956:	d1d8      	bne.n	800b90a <_dtoa_r+0xa0a>
 800b958:	9a00      	ldr	r2, [sp, #0]
 800b95a:	2339      	movs	r3, #57	@ 0x39
 800b95c:	7013      	strb	r3, [r2, #0]
 800b95e:	4633      	mov	r3, r6
 800b960:	461e      	mov	r6, r3
 800b962:	3b01      	subs	r3, #1
 800b964:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b968:	2a39      	cmp	r2, #57	@ 0x39
 800b96a:	d052      	beq.n	800ba12 <_dtoa_r+0xb12>
 800b96c:	3201      	adds	r2, #1
 800b96e:	701a      	strb	r2, [r3, #0]
 800b970:	e612      	b.n	800b598 <_dtoa_r+0x698>
 800b972:	2a00      	cmp	r2, #0
 800b974:	dd07      	ble.n	800b986 <_dtoa_r+0xa86>
 800b976:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b97a:	d0ed      	beq.n	800b958 <_dtoa_r+0xa58>
 800b97c:	9a00      	ldr	r2, [sp, #0]
 800b97e:	f108 0301 	add.w	r3, r8, #1
 800b982:	7013      	strb	r3, [r2, #0]
 800b984:	e608      	b.n	800b598 <_dtoa_r+0x698>
 800b986:	9b07      	ldr	r3, [sp, #28]
 800b988:	9a07      	ldr	r2, [sp, #28]
 800b98a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b98e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b990:	4293      	cmp	r3, r2
 800b992:	d028      	beq.n	800b9e6 <_dtoa_r+0xae6>
 800b994:	4649      	mov	r1, r9
 800b996:	2300      	movs	r3, #0
 800b998:	220a      	movs	r2, #10
 800b99a:	4658      	mov	r0, fp
 800b99c:	f000 fd22 	bl	800c3e4 <__multadd>
 800b9a0:	42af      	cmp	r7, r5
 800b9a2:	4681      	mov	r9, r0
 800b9a4:	f04f 0300 	mov.w	r3, #0
 800b9a8:	f04f 020a 	mov.w	r2, #10
 800b9ac:	4639      	mov	r1, r7
 800b9ae:	4658      	mov	r0, fp
 800b9b0:	d107      	bne.n	800b9c2 <_dtoa_r+0xac2>
 800b9b2:	f000 fd17 	bl	800c3e4 <__multadd>
 800b9b6:	4607      	mov	r7, r0
 800b9b8:	4605      	mov	r5, r0
 800b9ba:	9b07      	ldr	r3, [sp, #28]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	9307      	str	r3, [sp, #28]
 800b9c0:	e774      	b.n	800b8ac <_dtoa_r+0x9ac>
 800b9c2:	f000 fd0f 	bl	800c3e4 <__multadd>
 800b9c6:	4629      	mov	r1, r5
 800b9c8:	4607      	mov	r7, r0
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	220a      	movs	r2, #10
 800b9ce:	4658      	mov	r0, fp
 800b9d0:	f000 fd08 	bl	800c3e4 <__multadd>
 800b9d4:	4605      	mov	r5, r0
 800b9d6:	e7f0      	b.n	800b9ba <_dtoa_r+0xaba>
 800b9d8:	9b00      	ldr	r3, [sp, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	bfcc      	ite	gt
 800b9de:	461e      	movgt	r6, r3
 800b9e0:	2601      	movle	r6, #1
 800b9e2:	4456      	add	r6, sl
 800b9e4:	2700      	movs	r7, #0
 800b9e6:	4649      	mov	r1, r9
 800b9e8:	2201      	movs	r2, #1
 800b9ea:	4658      	mov	r0, fp
 800b9ec:	f000 fef0 	bl	800c7d0 <__lshift>
 800b9f0:	4621      	mov	r1, r4
 800b9f2:	4681      	mov	r9, r0
 800b9f4:	f000 ff58 	bl	800c8a8 <__mcmp>
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	dcb0      	bgt.n	800b95e <_dtoa_r+0xa5e>
 800b9fc:	d102      	bne.n	800ba04 <_dtoa_r+0xb04>
 800b9fe:	f018 0f01 	tst.w	r8, #1
 800ba02:	d1ac      	bne.n	800b95e <_dtoa_r+0xa5e>
 800ba04:	4633      	mov	r3, r6
 800ba06:	461e      	mov	r6, r3
 800ba08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba0c:	2a30      	cmp	r2, #48	@ 0x30
 800ba0e:	d0fa      	beq.n	800ba06 <_dtoa_r+0xb06>
 800ba10:	e5c2      	b.n	800b598 <_dtoa_r+0x698>
 800ba12:	459a      	cmp	sl, r3
 800ba14:	d1a4      	bne.n	800b960 <_dtoa_r+0xa60>
 800ba16:	9b04      	ldr	r3, [sp, #16]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	9304      	str	r3, [sp, #16]
 800ba1c:	2331      	movs	r3, #49	@ 0x31
 800ba1e:	f88a 3000 	strb.w	r3, [sl]
 800ba22:	e5b9      	b.n	800b598 <_dtoa_r+0x698>
 800ba24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ba84 <_dtoa_r+0xb84>
 800ba2a:	b11b      	cbz	r3, 800ba34 <_dtoa_r+0xb34>
 800ba2c:	f10a 0308 	add.w	r3, sl, #8
 800ba30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba32:	6013      	str	r3, [r2, #0]
 800ba34:	4650      	mov	r0, sl
 800ba36:	b019      	add	sp, #100	@ 0x64
 800ba38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba3e:	2b01      	cmp	r3, #1
 800ba40:	f77f ae37 	ble.w	800b6b2 <_dtoa_r+0x7b2>
 800ba44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba48:	2001      	movs	r0, #1
 800ba4a:	e655      	b.n	800b6f8 <_dtoa_r+0x7f8>
 800ba4c:	9b00      	ldr	r3, [sp, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f77f aed6 	ble.w	800b800 <_dtoa_r+0x900>
 800ba54:	4656      	mov	r6, sl
 800ba56:	4621      	mov	r1, r4
 800ba58:	4648      	mov	r0, r9
 800ba5a:	f7ff f9c7 	bl	800adec <quorem>
 800ba5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ba62:	f806 8b01 	strb.w	r8, [r6], #1
 800ba66:	9b00      	ldr	r3, [sp, #0]
 800ba68:	eba6 020a 	sub.w	r2, r6, sl
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	ddb3      	ble.n	800b9d8 <_dtoa_r+0xad8>
 800ba70:	4649      	mov	r1, r9
 800ba72:	2300      	movs	r3, #0
 800ba74:	220a      	movs	r2, #10
 800ba76:	4658      	mov	r0, fp
 800ba78:	f000 fcb4 	bl	800c3e4 <__multadd>
 800ba7c:	4681      	mov	r9, r0
 800ba7e:	e7ea      	b.n	800ba56 <_dtoa_r+0xb56>
 800ba80:	0800ed74 	.word	0x0800ed74
 800ba84:	0800ecf8 	.word	0x0800ecf8

0800ba88 <_free_r>:
 800ba88:	b538      	push	{r3, r4, r5, lr}
 800ba8a:	4605      	mov	r5, r0
 800ba8c:	2900      	cmp	r1, #0
 800ba8e:	d041      	beq.n	800bb14 <_free_r+0x8c>
 800ba90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba94:	1f0c      	subs	r4, r1, #4
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	bfb8      	it	lt
 800ba9a:	18e4      	addlt	r4, r4, r3
 800ba9c:	f000 fc34 	bl	800c308 <__malloc_lock>
 800baa0:	4a1d      	ldr	r2, [pc, #116]	@ (800bb18 <_free_r+0x90>)
 800baa2:	6813      	ldr	r3, [r2, #0]
 800baa4:	b933      	cbnz	r3, 800bab4 <_free_r+0x2c>
 800baa6:	6063      	str	r3, [r4, #4]
 800baa8:	6014      	str	r4, [r2, #0]
 800baaa:	4628      	mov	r0, r5
 800baac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bab0:	f000 bc30 	b.w	800c314 <__malloc_unlock>
 800bab4:	42a3      	cmp	r3, r4
 800bab6:	d908      	bls.n	800baca <_free_r+0x42>
 800bab8:	6820      	ldr	r0, [r4, #0]
 800baba:	1821      	adds	r1, r4, r0
 800babc:	428b      	cmp	r3, r1
 800babe:	bf01      	itttt	eq
 800bac0:	6819      	ldreq	r1, [r3, #0]
 800bac2:	685b      	ldreq	r3, [r3, #4]
 800bac4:	1809      	addeq	r1, r1, r0
 800bac6:	6021      	streq	r1, [r4, #0]
 800bac8:	e7ed      	b.n	800baa6 <_free_r+0x1e>
 800baca:	461a      	mov	r2, r3
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	b10b      	cbz	r3, 800bad4 <_free_r+0x4c>
 800bad0:	42a3      	cmp	r3, r4
 800bad2:	d9fa      	bls.n	800baca <_free_r+0x42>
 800bad4:	6811      	ldr	r1, [r2, #0]
 800bad6:	1850      	adds	r0, r2, r1
 800bad8:	42a0      	cmp	r0, r4
 800bada:	d10b      	bne.n	800baf4 <_free_r+0x6c>
 800badc:	6820      	ldr	r0, [r4, #0]
 800bade:	4401      	add	r1, r0
 800bae0:	1850      	adds	r0, r2, r1
 800bae2:	4283      	cmp	r3, r0
 800bae4:	6011      	str	r1, [r2, #0]
 800bae6:	d1e0      	bne.n	800baaa <_free_r+0x22>
 800bae8:	6818      	ldr	r0, [r3, #0]
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	6053      	str	r3, [r2, #4]
 800baee:	4408      	add	r0, r1
 800baf0:	6010      	str	r0, [r2, #0]
 800baf2:	e7da      	b.n	800baaa <_free_r+0x22>
 800baf4:	d902      	bls.n	800bafc <_free_r+0x74>
 800baf6:	230c      	movs	r3, #12
 800baf8:	602b      	str	r3, [r5, #0]
 800bafa:	e7d6      	b.n	800baaa <_free_r+0x22>
 800bafc:	6820      	ldr	r0, [r4, #0]
 800bafe:	1821      	adds	r1, r4, r0
 800bb00:	428b      	cmp	r3, r1
 800bb02:	bf04      	itt	eq
 800bb04:	6819      	ldreq	r1, [r3, #0]
 800bb06:	685b      	ldreq	r3, [r3, #4]
 800bb08:	6063      	str	r3, [r4, #4]
 800bb0a:	bf04      	itt	eq
 800bb0c:	1809      	addeq	r1, r1, r0
 800bb0e:	6021      	streq	r1, [r4, #0]
 800bb10:	6054      	str	r4, [r2, #4]
 800bb12:	e7ca      	b.n	800baaa <_free_r+0x22>
 800bb14:	bd38      	pop	{r3, r4, r5, pc}
 800bb16:	bf00      	nop
 800bb18:	20000bd4 	.word	0x20000bd4

0800bb1c <rshift>:
 800bb1c:	6903      	ldr	r3, [r0, #16]
 800bb1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bb22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bb26:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bb2a:	f100 0414 	add.w	r4, r0, #20
 800bb2e:	dd45      	ble.n	800bbbc <rshift+0xa0>
 800bb30:	f011 011f 	ands.w	r1, r1, #31
 800bb34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bb38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bb3c:	d10c      	bne.n	800bb58 <rshift+0x3c>
 800bb3e:	f100 0710 	add.w	r7, r0, #16
 800bb42:	4629      	mov	r1, r5
 800bb44:	42b1      	cmp	r1, r6
 800bb46:	d334      	bcc.n	800bbb2 <rshift+0x96>
 800bb48:	1a9b      	subs	r3, r3, r2
 800bb4a:	009b      	lsls	r3, r3, #2
 800bb4c:	1eea      	subs	r2, r5, #3
 800bb4e:	4296      	cmp	r6, r2
 800bb50:	bf38      	it	cc
 800bb52:	2300      	movcc	r3, #0
 800bb54:	4423      	add	r3, r4
 800bb56:	e015      	b.n	800bb84 <rshift+0x68>
 800bb58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bb5c:	f1c1 0820 	rsb	r8, r1, #32
 800bb60:	40cf      	lsrs	r7, r1
 800bb62:	f105 0e04 	add.w	lr, r5, #4
 800bb66:	46a1      	mov	r9, r4
 800bb68:	4576      	cmp	r6, lr
 800bb6a:	46f4      	mov	ip, lr
 800bb6c:	d815      	bhi.n	800bb9a <rshift+0x7e>
 800bb6e:	1a9a      	subs	r2, r3, r2
 800bb70:	0092      	lsls	r2, r2, #2
 800bb72:	3a04      	subs	r2, #4
 800bb74:	3501      	adds	r5, #1
 800bb76:	42ae      	cmp	r6, r5
 800bb78:	bf38      	it	cc
 800bb7a:	2200      	movcc	r2, #0
 800bb7c:	18a3      	adds	r3, r4, r2
 800bb7e:	50a7      	str	r7, [r4, r2]
 800bb80:	b107      	cbz	r7, 800bb84 <rshift+0x68>
 800bb82:	3304      	adds	r3, #4
 800bb84:	1b1a      	subs	r2, r3, r4
 800bb86:	42a3      	cmp	r3, r4
 800bb88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bb8c:	bf08      	it	eq
 800bb8e:	2300      	moveq	r3, #0
 800bb90:	6102      	str	r2, [r0, #16]
 800bb92:	bf08      	it	eq
 800bb94:	6143      	streq	r3, [r0, #20]
 800bb96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb9a:	f8dc c000 	ldr.w	ip, [ip]
 800bb9e:	fa0c fc08 	lsl.w	ip, ip, r8
 800bba2:	ea4c 0707 	orr.w	r7, ip, r7
 800bba6:	f849 7b04 	str.w	r7, [r9], #4
 800bbaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bbae:	40cf      	lsrs	r7, r1
 800bbb0:	e7da      	b.n	800bb68 <rshift+0x4c>
 800bbb2:	f851 cb04 	ldr.w	ip, [r1], #4
 800bbb6:	f847 cf04 	str.w	ip, [r7, #4]!
 800bbba:	e7c3      	b.n	800bb44 <rshift+0x28>
 800bbbc:	4623      	mov	r3, r4
 800bbbe:	e7e1      	b.n	800bb84 <rshift+0x68>

0800bbc0 <__hexdig_fun>:
 800bbc0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bbc4:	2b09      	cmp	r3, #9
 800bbc6:	d802      	bhi.n	800bbce <__hexdig_fun+0xe>
 800bbc8:	3820      	subs	r0, #32
 800bbca:	b2c0      	uxtb	r0, r0
 800bbcc:	4770      	bx	lr
 800bbce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bbd2:	2b05      	cmp	r3, #5
 800bbd4:	d801      	bhi.n	800bbda <__hexdig_fun+0x1a>
 800bbd6:	3847      	subs	r0, #71	@ 0x47
 800bbd8:	e7f7      	b.n	800bbca <__hexdig_fun+0xa>
 800bbda:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bbde:	2b05      	cmp	r3, #5
 800bbe0:	d801      	bhi.n	800bbe6 <__hexdig_fun+0x26>
 800bbe2:	3827      	subs	r0, #39	@ 0x27
 800bbe4:	e7f1      	b.n	800bbca <__hexdig_fun+0xa>
 800bbe6:	2000      	movs	r0, #0
 800bbe8:	4770      	bx	lr
	...

0800bbec <__gethex>:
 800bbec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf0:	b085      	sub	sp, #20
 800bbf2:	468a      	mov	sl, r1
 800bbf4:	9302      	str	r3, [sp, #8]
 800bbf6:	680b      	ldr	r3, [r1, #0]
 800bbf8:	9001      	str	r0, [sp, #4]
 800bbfa:	4690      	mov	r8, r2
 800bbfc:	1c9c      	adds	r4, r3, #2
 800bbfe:	46a1      	mov	r9, r4
 800bc00:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bc04:	2830      	cmp	r0, #48	@ 0x30
 800bc06:	d0fa      	beq.n	800bbfe <__gethex+0x12>
 800bc08:	eba9 0303 	sub.w	r3, r9, r3
 800bc0c:	f1a3 0b02 	sub.w	fp, r3, #2
 800bc10:	f7ff ffd6 	bl	800bbc0 <__hexdig_fun>
 800bc14:	4605      	mov	r5, r0
 800bc16:	2800      	cmp	r0, #0
 800bc18:	d168      	bne.n	800bcec <__gethex+0x100>
 800bc1a:	49a0      	ldr	r1, [pc, #640]	@ (800be9c <__gethex+0x2b0>)
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	4648      	mov	r0, r9
 800bc20:	f7ff f822 	bl	800ac68 <strncmp>
 800bc24:	4607      	mov	r7, r0
 800bc26:	2800      	cmp	r0, #0
 800bc28:	d167      	bne.n	800bcfa <__gethex+0x10e>
 800bc2a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bc2e:	4626      	mov	r6, r4
 800bc30:	f7ff ffc6 	bl	800bbc0 <__hexdig_fun>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d062      	beq.n	800bcfe <__gethex+0x112>
 800bc38:	4623      	mov	r3, r4
 800bc3a:	7818      	ldrb	r0, [r3, #0]
 800bc3c:	2830      	cmp	r0, #48	@ 0x30
 800bc3e:	4699      	mov	r9, r3
 800bc40:	f103 0301 	add.w	r3, r3, #1
 800bc44:	d0f9      	beq.n	800bc3a <__gethex+0x4e>
 800bc46:	f7ff ffbb 	bl	800bbc0 <__hexdig_fun>
 800bc4a:	fab0 f580 	clz	r5, r0
 800bc4e:	096d      	lsrs	r5, r5, #5
 800bc50:	f04f 0b01 	mov.w	fp, #1
 800bc54:	464a      	mov	r2, r9
 800bc56:	4616      	mov	r6, r2
 800bc58:	3201      	adds	r2, #1
 800bc5a:	7830      	ldrb	r0, [r6, #0]
 800bc5c:	f7ff ffb0 	bl	800bbc0 <__hexdig_fun>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	d1f8      	bne.n	800bc56 <__gethex+0x6a>
 800bc64:	498d      	ldr	r1, [pc, #564]	@ (800be9c <__gethex+0x2b0>)
 800bc66:	2201      	movs	r2, #1
 800bc68:	4630      	mov	r0, r6
 800bc6a:	f7fe fffd 	bl	800ac68 <strncmp>
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	d13f      	bne.n	800bcf2 <__gethex+0x106>
 800bc72:	b944      	cbnz	r4, 800bc86 <__gethex+0x9a>
 800bc74:	1c74      	adds	r4, r6, #1
 800bc76:	4622      	mov	r2, r4
 800bc78:	4616      	mov	r6, r2
 800bc7a:	3201      	adds	r2, #1
 800bc7c:	7830      	ldrb	r0, [r6, #0]
 800bc7e:	f7ff ff9f 	bl	800bbc0 <__hexdig_fun>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	d1f8      	bne.n	800bc78 <__gethex+0x8c>
 800bc86:	1ba4      	subs	r4, r4, r6
 800bc88:	00a7      	lsls	r7, r4, #2
 800bc8a:	7833      	ldrb	r3, [r6, #0]
 800bc8c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bc90:	2b50      	cmp	r3, #80	@ 0x50
 800bc92:	d13e      	bne.n	800bd12 <__gethex+0x126>
 800bc94:	7873      	ldrb	r3, [r6, #1]
 800bc96:	2b2b      	cmp	r3, #43	@ 0x2b
 800bc98:	d033      	beq.n	800bd02 <__gethex+0x116>
 800bc9a:	2b2d      	cmp	r3, #45	@ 0x2d
 800bc9c:	d034      	beq.n	800bd08 <__gethex+0x11c>
 800bc9e:	1c71      	adds	r1, r6, #1
 800bca0:	2400      	movs	r4, #0
 800bca2:	7808      	ldrb	r0, [r1, #0]
 800bca4:	f7ff ff8c 	bl	800bbc0 <__hexdig_fun>
 800bca8:	1e43      	subs	r3, r0, #1
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	2b18      	cmp	r3, #24
 800bcae:	d830      	bhi.n	800bd12 <__gethex+0x126>
 800bcb0:	f1a0 0210 	sub.w	r2, r0, #16
 800bcb4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bcb8:	f7ff ff82 	bl	800bbc0 <__hexdig_fun>
 800bcbc:	f100 3cff 	add.w	ip, r0, #4294967295
 800bcc0:	fa5f fc8c 	uxtb.w	ip, ip
 800bcc4:	f1bc 0f18 	cmp.w	ip, #24
 800bcc8:	f04f 030a 	mov.w	r3, #10
 800bccc:	d91e      	bls.n	800bd0c <__gethex+0x120>
 800bcce:	b104      	cbz	r4, 800bcd2 <__gethex+0xe6>
 800bcd0:	4252      	negs	r2, r2
 800bcd2:	4417      	add	r7, r2
 800bcd4:	f8ca 1000 	str.w	r1, [sl]
 800bcd8:	b1ed      	cbz	r5, 800bd16 <__gethex+0x12a>
 800bcda:	f1bb 0f00 	cmp.w	fp, #0
 800bcde:	bf0c      	ite	eq
 800bce0:	2506      	moveq	r5, #6
 800bce2:	2500      	movne	r5, #0
 800bce4:	4628      	mov	r0, r5
 800bce6:	b005      	add	sp, #20
 800bce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcec:	2500      	movs	r5, #0
 800bcee:	462c      	mov	r4, r5
 800bcf0:	e7b0      	b.n	800bc54 <__gethex+0x68>
 800bcf2:	2c00      	cmp	r4, #0
 800bcf4:	d1c7      	bne.n	800bc86 <__gethex+0x9a>
 800bcf6:	4627      	mov	r7, r4
 800bcf8:	e7c7      	b.n	800bc8a <__gethex+0x9e>
 800bcfa:	464e      	mov	r6, r9
 800bcfc:	462f      	mov	r7, r5
 800bcfe:	2501      	movs	r5, #1
 800bd00:	e7c3      	b.n	800bc8a <__gethex+0x9e>
 800bd02:	2400      	movs	r4, #0
 800bd04:	1cb1      	adds	r1, r6, #2
 800bd06:	e7cc      	b.n	800bca2 <__gethex+0xb6>
 800bd08:	2401      	movs	r4, #1
 800bd0a:	e7fb      	b.n	800bd04 <__gethex+0x118>
 800bd0c:	fb03 0002 	mla	r0, r3, r2, r0
 800bd10:	e7ce      	b.n	800bcb0 <__gethex+0xc4>
 800bd12:	4631      	mov	r1, r6
 800bd14:	e7de      	b.n	800bcd4 <__gethex+0xe8>
 800bd16:	eba6 0309 	sub.w	r3, r6, r9
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	2b07      	cmp	r3, #7
 800bd20:	dc0a      	bgt.n	800bd38 <__gethex+0x14c>
 800bd22:	9801      	ldr	r0, [sp, #4]
 800bd24:	f000 fafc 	bl	800c320 <_Balloc>
 800bd28:	4604      	mov	r4, r0
 800bd2a:	b940      	cbnz	r0, 800bd3e <__gethex+0x152>
 800bd2c:	4b5c      	ldr	r3, [pc, #368]	@ (800bea0 <__gethex+0x2b4>)
 800bd2e:	4602      	mov	r2, r0
 800bd30:	21e4      	movs	r1, #228	@ 0xe4
 800bd32:	485c      	ldr	r0, [pc, #368]	@ (800bea4 <__gethex+0x2b8>)
 800bd34:	f001 fd6e 	bl	800d814 <__assert_func>
 800bd38:	3101      	adds	r1, #1
 800bd3a:	105b      	asrs	r3, r3, #1
 800bd3c:	e7ef      	b.n	800bd1e <__gethex+0x132>
 800bd3e:	f100 0a14 	add.w	sl, r0, #20
 800bd42:	2300      	movs	r3, #0
 800bd44:	4655      	mov	r5, sl
 800bd46:	469b      	mov	fp, r3
 800bd48:	45b1      	cmp	r9, r6
 800bd4a:	d337      	bcc.n	800bdbc <__gethex+0x1d0>
 800bd4c:	f845 bb04 	str.w	fp, [r5], #4
 800bd50:	eba5 050a 	sub.w	r5, r5, sl
 800bd54:	10ad      	asrs	r5, r5, #2
 800bd56:	6125      	str	r5, [r4, #16]
 800bd58:	4658      	mov	r0, fp
 800bd5a:	f000 fbd3 	bl	800c504 <__hi0bits>
 800bd5e:	016d      	lsls	r5, r5, #5
 800bd60:	f8d8 6000 	ldr.w	r6, [r8]
 800bd64:	1a2d      	subs	r5, r5, r0
 800bd66:	42b5      	cmp	r5, r6
 800bd68:	dd54      	ble.n	800be14 <__gethex+0x228>
 800bd6a:	1bad      	subs	r5, r5, r6
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	4620      	mov	r0, r4
 800bd70:	f000 ff67 	bl	800cc42 <__any_on>
 800bd74:	4681      	mov	r9, r0
 800bd76:	b178      	cbz	r0, 800bd98 <__gethex+0x1ac>
 800bd78:	1e6b      	subs	r3, r5, #1
 800bd7a:	1159      	asrs	r1, r3, #5
 800bd7c:	f003 021f 	and.w	r2, r3, #31
 800bd80:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bd84:	f04f 0901 	mov.w	r9, #1
 800bd88:	fa09 f202 	lsl.w	r2, r9, r2
 800bd8c:	420a      	tst	r2, r1
 800bd8e:	d003      	beq.n	800bd98 <__gethex+0x1ac>
 800bd90:	454b      	cmp	r3, r9
 800bd92:	dc36      	bgt.n	800be02 <__gethex+0x216>
 800bd94:	f04f 0902 	mov.w	r9, #2
 800bd98:	4629      	mov	r1, r5
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f7ff febe 	bl	800bb1c <rshift>
 800bda0:	442f      	add	r7, r5
 800bda2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bda6:	42bb      	cmp	r3, r7
 800bda8:	da42      	bge.n	800be30 <__gethex+0x244>
 800bdaa:	9801      	ldr	r0, [sp, #4]
 800bdac:	4621      	mov	r1, r4
 800bdae:	f000 faf7 	bl	800c3a0 <_Bfree>
 800bdb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	6013      	str	r3, [r2, #0]
 800bdb8:	25a3      	movs	r5, #163	@ 0xa3
 800bdba:	e793      	b.n	800bce4 <__gethex+0xf8>
 800bdbc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bdc0:	2a2e      	cmp	r2, #46	@ 0x2e
 800bdc2:	d012      	beq.n	800bdea <__gethex+0x1fe>
 800bdc4:	2b20      	cmp	r3, #32
 800bdc6:	d104      	bne.n	800bdd2 <__gethex+0x1e6>
 800bdc8:	f845 bb04 	str.w	fp, [r5], #4
 800bdcc:	f04f 0b00 	mov.w	fp, #0
 800bdd0:	465b      	mov	r3, fp
 800bdd2:	7830      	ldrb	r0, [r6, #0]
 800bdd4:	9303      	str	r3, [sp, #12]
 800bdd6:	f7ff fef3 	bl	800bbc0 <__hexdig_fun>
 800bdda:	9b03      	ldr	r3, [sp, #12]
 800bddc:	f000 000f 	and.w	r0, r0, #15
 800bde0:	4098      	lsls	r0, r3
 800bde2:	ea4b 0b00 	orr.w	fp, fp, r0
 800bde6:	3304      	adds	r3, #4
 800bde8:	e7ae      	b.n	800bd48 <__gethex+0x15c>
 800bdea:	45b1      	cmp	r9, r6
 800bdec:	d8ea      	bhi.n	800bdc4 <__gethex+0x1d8>
 800bdee:	492b      	ldr	r1, [pc, #172]	@ (800be9c <__gethex+0x2b0>)
 800bdf0:	9303      	str	r3, [sp, #12]
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	f7fe ff37 	bl	800ac68 <strncmp>
 800bdfa:	9b03      	ldr	r3, [sp, #12]
 800bdfc:	2800      	cmp	r0, #0
 800bdfe:	d1e1      	bne.n	800bdc4 <__gethex+0x1d8>
 800be00:	e7a2      	b.n	800bd48 <__gethex+0x15c>
 800be02:	1ea9      	subs	r1, r5, #2
 800be04:	4620      	mov	r0, r4
 800be06:	f000 ff1c 	bl	800cc42 <__any_on>
 800be0a:	2800      	cmp	r0, #0
 800be0c:	d0c2      	beq.n	800bd94 <__gethex+0x1a8>
 800be0e:	f04f 0903 	mov.w	r9, #3
 800be12:	e7c1      	b.n	800bd98 <__gethex+0x1ac>
 800be14:	da09      	bge.n	800be2a <__gethex+0x23e>
 800be16:	1b75      	subs	r5, r6, r5
 800be18:	4621      	mov	r1, r4
 800be1a:	9801      	ldr	r0, [sp, #4]
 800be1c:	462a      	mov	r2, r5
 800be1e:	f000 fcd7 	bl	800c7d0 <__lshift>
 800be22:	1b7f      	subs	r7, r7, r5
 800be24:	4604      	mov	r4, r0
 800be26:	f100 0a14 	add.w	sl, r0, #20
 800be2a:	f04f 0900 	mov.w	r9, #0
 800be2e:	e7b8      	b.n	800bda2 <__gethex+0x1b6>
 800be30:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800be34:	42bd      	cmp	r5, r7
 800be36:	dd6f      	ble.n	800bf18 <__gethex+0x32c>
 800be38:	1bed      	subs	r5, r5, r7
 800be3a:	42ae      	cmp	r6, r5
 800be3c:	dc34      	bgt.n	800bea8 <__gethex+0x2bc>
 800be3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be42:	2b02      	cmp	r3, #2
 800be44:	d022      	beq.n	800be8c <__gethex+0x2a0>
 800be46:	2b03      	cmp	r3, #3
 800be48:	d024      	beq.n	800be94 <__gethex+0x2a8>
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d115      	bne.n	800be7a <__gethex+0x28e>
 800be4e:	42ae      	cmp	r6, r5
 800be50:	d113      	bne.n	800be7a <__gethex+0x28e>
 800be52:	2e01      	cmp	r6, #1
 800be54:	d10b      	bne.n	800be6e <__gethex+0x282>
 800be56:	9a02      	ldr	r2, [sp, #8]
 800be58:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800be5c:	6013      	str	r3, [r2, #0]
 800be5e:	2301      	movs	r3, #1
 800be60:	6123      	str	r3, [r4, #16]
 800be62:	f8ca 3000 	str.w	r3, [sl]
 800be66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be68:	2562      	movs	r5, #98	@ 0x62
 800be6a:	601c      	str	r4, [r3, #0]
 800be6c:	e73a      	b.n	800bce4 <__gethex+0xf8>
 800be6e:	1e71      	subs	r1, r6, #1
 800be70:	4620      	mov	r0, r4
 800be72:	f000 fee6 	bl	800cc42 <__any_on>
 800be76:	2800      	cmp	r0, #0
 800be78:	d1ed      	bne.n	800be56 <__gethex+0x26a>
 800be7a:	9801      	ldr	r0, [sp, #4]
 800be7c:	4621      	mov	r1, r4
 800be7e:	f000 fa8f 	bl	800c3a0 <_Bfree>
 800be82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be84:	2300      	movs	r3, #0
 800be86:	6013      	str	r3, [r2, #0]
 800be88:	2550      	movs	r5, #80	@ 0x50
 800be8a:	e72b      	b.n	800bce4 <__gethex+0xf8>
 800be8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d1f3      	bne.n	800be7a <__gethex+0x28e>
 800be92:	e7e0      	b.n	800be56 <__gethex+0x26a>
 800be94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be96:	2b00      	cmp	r3, #0
 800be98:	d1dd      	bne.n	800be56 <__gethex+0x26a>
 800be9a:	e7ee      	b.n	800be7a <__gethex+0x28e>
 800be9c:	0800eb64 	.word	0x0800eb64
 800bea0:	0800ed74 	.word	0x0800ed74
 800bea4:	0800ed85 	.word	0x0800ed85
 800bea8:	1e6f      	subs	r7, r5, #1
 800beaa:	f1b9 0f00 	cmp.w	r9, #0
 800beae:	d130      	bne.n	800bf12 <__gethex+0x326>
 800beb0:	b127      	cbz	r7, 800bebc <__gethex+0x2d0>
 800beb2:	4639      	mov	r1, r7
 800beb4:	4620      	mov	r0, r4
 800beb6:	f000 fec4 	bl	800cc42 <__any_on>
 800beba:	4681      	mov	r9, r0
 800bebc:	117a      	asrs	r2, r7, #5
 800bebe:	2301      	movs	r3, #1
 800bec0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bec4:	f007 071f 	and.w	r7, r7, #31
 800bec8:	40bb      	lsls	r3, r7
 800beca:	4213      	tst	r3, r2
 800becc:	4629      	mov	r1, r5
 800bece:	4620      	mov	r0, r4
 800bed0:	bf18      	it	ne
 800bed2:	f049 0902 	orrne.w	r9, r9, #2
 800bed6:	f7ff fe21 	bl	800bb1c <rshift>
 800beda:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bede:	1b76      	subs	r6, r6, r5
 800bee0:	2502      	movs	r5, #2
 800bee2:	f1b9 0f00 	cmp.w	r9, #0
 800bee6:	d047      	beq.n	800bf78 <__gethex+0x38c>
 800bee8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800beec:	2b02      	cmp	r3, #2
 800beee:	d015      	beq.n	800bf1c <__gethex+0x330>
 800bef0:	2b03      	cmp	r3, #3
 800bef2:	d017      	beq.n	800bf24 <__gethex+0x338>
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d109      	bne.n	800bf0c <__gethex+0x320>
 800bef8:	f019 0f02 	tst.w	r9, #2
 800befc:	d006      	beq.n	800bf0c <__gethex+0x320>
 800befe:	f8da 3000 	ldr.w	r3, [sl]
 800bf02:	ea49 0903 	orr.w	r9, r9, r3
 800bf06:	f019 0f01 	tst.w	r9, #1
 800bf0a:	d10e      	bne.n	800bf2a <__gethex+0x33e>
 800bf0c:	f045 0510 	orr.w	r5, r5, #16
 800bf10:	e032      	b.n	800bf78 <__gethex+0x38c>
 800bf12:	f04f 0901 	mov.w	r9, #1
 800bf16:	e7d1      	b.n	800bebc <__gethex+0x2d0>
 800bf18:	2501      	movs	r5, #1
 800bf1a:	e7e2      	b.n	800bee2 <__gethex+0x2f6>
 800bf1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf1e:	f1c3 0301 	rsb	r3, r3, #1
 800bf22:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bf24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d0f0      	beq.n	800bf0c <__gethex+0x320>
 800bf2a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bf2e:	f104 0314 	add.w	r3, r4, #20
 800bf32:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bf36:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bf3a:	f04f 0c00 	mov.w	ip, #0
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf44:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bf48:	d01b      	beq.n	800bf82 <__gethex+0x396>
 800bf4a:	3201      	adds	r2, #1
 800bf4c:	6002      	str	r2, [r0, #0]
 800bf4e:	2d02      	cmp	r5, #2
 800bf50:	f104 0314 	add.w	r3, r4, #20
 800bf54:	d13c      	bne.n	800bfd0 <__gethex+0x3e4>
 800bf56:	f8d8 2000 	ldr.w	r2, [r8]
 800bf5a:	3a01      	subs	r2, #1
 800bf5c:	42b2      	cmp	r2, r6
 800bf5e:	d109      	bne.n	800bf74 <__gethex+0x388>
 800bf60:	1171      	asrs	r1, r6, #5
 800bf62:	2201      	movs	r2, #1
 800bf64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bf68:	f006 061f 	and.w	r6, r6, #31
 800bf6c:	fa02 f606 	lsl.w	r6, r2, r6
 800bf70:	421e      	tst	r6, r3
 800bf72:	d13a      	bne.n	800bfea <__gethex+0x3fe>
 800bf74:	f045 0520 	orr.w	r5, r5, #32
 800bf78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf7a:	601c      	str	r4, [r3, #0]
 800bf7c:	9b02      	ldr	r3, [sp, #8]
 800bf7e:	601f      	str	r7, [r3, #0]
 800bf80:	e6b0      	b.n	800bce4 <__gethex+0xf8>
 800bf82:	4299      	cmp	r1, r3
 800bf84:	f843 cc04 	str.w	ip, [r3, #-4]
 800bf88:	d8d9      	bhi.n	800bf3e <__gethex+0x352>
 800bf8a:	68a3      	ldr	r3, [r4, #8]
 800bf8c:	459b      	cmp	fp, r3
 800bf8e:	db17      	blt.n	800bfc0 <__gethex+0x3d4>
 800bf90:	6861      	ldr	r1, [r4, #4]
 800bf92:	9801      	ldr	r0, [sp, #4]
 800bf94:	3101      	adds	r1, #1
 800bf96:	f000 f9c3 	bl	800c320 <_Balloc>
 800bf9a:	4681      	mov	r9, r0
 800bf9c:	b918      	cbnz	r0, 800bfa6 <__gethex+0x3ba>
 800bf9e:	4b1a      	ldr	r3, [pc, #104]	@ (800c008 <__gethex+0x41c>)
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	2184      	movs	r1, #132	@ 0x84
 800bfa4:	e6c5      	b.n	800bd32 <__gethex+0x146>
 800bfa6:	6922      	ldr	r2, [r4, #16]
 800bfa8:	3202      	adds	r2, #2
 800bfaa:	f104 010c 	add.w	r1, r4, #12
 800bfae:	0092      	lsls	r2, r2, #2
 800bfb0:	300c      	adds	r0, #12
 800bfb2:	f7fe fefe 	bl	800adb2 <memcpy>
 800bfb6:	4621      	mov	r1, r4
 800bfb8:	9801      	ldr	r0, [sp, #4]
 800bfba:	f000 f9f1 	bl	800c3a0 <_Bfree>
 800bfbe:	464c      	mov	r4, r9
 800bfc0:	6923      	ldr	r3, [r4, #16]
 800bfc2:	1c5a      	adds	r2, r3, #1
 800bfc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bfc8:	6122      	str	r2, [r4, #16]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	615a      	str	r2, [r3, #20]
 800bfce:	e7be      	b.n	800bf4e <__gethex+0x362>
 800bfd0:	6922      	ldr	r2, [r4, #16]
 800bfd2:	455a      	cmp	r2, fp
 800bfd4:	dd0b      	ble.n	800bfee <__gethex+0x402>
 800bfd6:	2101      	movs	r1, #1
 800bfd8:	4620      	mov	r0, r4
 800bfda:	f7ff fd9f 	bl	800bb1c <rshift>
 800bfde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bfe2:	3701      	adds	r7, #1
 800bfe4:	42bb      	cmp	r3, r7
 800bfe6:	f6ff aee0 	blt.w	800bdaa <__gethex+0x1be>
 800bfea:	2501      	movs	r5, #1
 800bfec:	e7c2      	b.n	800bf74 <__gethex+0x388>
 800bfee:	f016 061f 	ands.w	r6, r6, #31
 800bff2:	d0fa      	beq.n	800bfea <__gethex+0x3fe>
 800bff4:	4453      	add	r3, sl
 800bff6:	f1c6 0620 	rsb	r6, r6, #32
 800bffa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bffe:	f000 fa81 	bl	800c504 <__hi0bits>
 800c002:	42b0      	cmp	r0, r6
 800c004:	dbe7      	blt.n	800bfd6 <__gethex+0x3ea>
 800c006:	e7f0      	b.n	800bfea <__gethex+0x3fe>
 800c008:	0800ed74 	.word	0x0800ed74

0800c00c <L_shift>:
 800c00c:	f1c2 0208 	rsb	r2, r2, #8
 800c010:	0092      	lsls	r2, r2, #2
 800c012:	b570      	push	{r4, r5, r6, lr}
 800c014:	f1c2 0620 	rsb	r6, r2, #32
 800c018:	6843      	ldr	r3, [r0, #4]
 800c01a:	6804      	ldr	r4, [r0, #0]
 800c01c:	fa03 f506 	lsl.w	r5, r3, r6
 800c020:	432c      	orrs	r4, r5
 800c022:	40d3      	lsrs	r3, r2
 800c024:	6004      	str	r4, [r0, #0]
 800c026:	f840 3f04 	str.w	r3, [r0, #4]!
 800c02a:	4288      	cmp	r0, r1
 800c02c:	d3f4      	bcc.n	800c018 <L_shift+0xc>
 800c02e:	bd70      	pop	{r4, r5, r6, pc}

0800c030 <__match>:
 800c030:	b530      	push	{r4, r5, lr}
 800c032:	6803      	ldr	r3, [r0, #0]
 800c034:	3301      	adds	r3, #1
 800c036:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c03a:	b914      	cbnz	r4, 800c042 <__match+0x12>
 800c03c:	6003      	str	r3, [r0, #0]
 800c03e:	2001      	movs	r0, #1
 800c040:	bd30      	pop	{r4, r5, pc}
 800c042:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c046:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c04a:	2d19      	cmp	r5, #25
 800c04c:	bf98      	it	ls
 800c04e:	3220      	addls	r2, #32
 800c050:	42a2      	cmp	r2, r4
 800c052:	d0f0      	beq.n	800c036 <__match+0x6>
 800c054:	2000      	movs	r0, #0
 800c056:	e7f3      	b.n	800c040 <__match+0x10>

0800c058 <__hexnan>:
 800c058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c05c:	680b      	ldr	r3, [r1, #0]
 800c05e:	6801      	ldr	r1, [r0, #0]
 800c060:	115e      	asrs	r6, r3, #5
 800c062:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c066:	f013 031f 	ands.w	r3, r3, #31
 800c06a:	b087      	sub	sp, #28
 800c06c:	bf18      	it	ne
 800c06e:	3604      	addne	r6, #4
 800c070:	2500      	movs	r5, #0
 800c072:	1f37      	subs	r7, r6, #4
 800c074:	4682      	mov	sl, r0
 800c076:	4690      	mov	r8, r2
 800c078:	9301      	str	r3, [sp, #4]
 800c07a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c07e:	46b9      	mov	r9, r7
 800c080:	463c      	mov	r4, r7
 800c082:	9502      	str	r5, [sp, #8]
 800c084:	46ab      	mov	fp, r5
 800c086:	784a      	ldrb	r2, [r1, #1]
 800c088:	1c4b      	adds	r3, r1, #1
 800c08a:	9303      	str	r3, [sp, #12]
 800c08c:	b342      	cbz	r2, 800c0e0 <__hexnan+0x88>
 800c08e:	4610      	mov	r0, r2
 800c090:	9105      	str	r1, [sp, #20]
 800c092:	9204      	str	r2, [sp, #16]
 800c094:	f7ff fd94 	bl	800bbc0 <__hexdig_fun>
 800c098:	2800      	cmp	r0, #0
 800c09a:	d151      	bne.n	800c140 <__hexnan+0xe8>
 800c09c:	9a04      	ldr	r2, [sp, #16]
 800c09e:	9905      	ldr	r1, [sp, #20]
 800c0a0:	2a20      	cmp	r2, #32
 800c0a2:	d818      	bhi.n	800c0d6 <__hexnan+0x7e>
 800c0a4:	9b02      	ldr	r3, [sp, #8]
 800c0a6:	459b      	cmp	fp, r3
 800c0a8:	dd13      	ble.n	800c0d2 <__hexnan+0x7a>
 800c0aa:	454c      	cmp	r4, r9
 800c0ac:	d206      	bcs.n	800c0bc <__hexnan+0x64>
 800c0ae:	2d07      	cmp	r5, #7
 800c0b0:	dc04      	bgt.n	800c0bc <__hexnan+0x64>
 800c0b2:	462a      	mov	r2, r5
 800c0b4:	4649      	mov	r1, r9
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f7ff ffa8 	bl	800c00c <L_shift>
 800c0bc:	4544      	cmp	r4, r8
 800c0be:	d952      	bls.n	800c166 <__hexnan+0x10e>
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	f1a4 0904 	sub.w	r9, r4, #4
 800c0c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c0ca:	f8cd b008 	str.w	fp, [sp, #8]
 800c0ce:	464c      	mov	r4, r9
 800c0d0:	461d      	mov	r5, r3
 800c0d2:	9903      	ldr	r1, [sp, #12]
 800c0d4:	e7d7      	b.n	800c086 <__hexnan+0x2e>
 800c0d6:	2a29      	cmp	r2, #41	@ 0x29
 800c0d8:	d157      	bne.n	800c18a <__hexnan+0x132>
 800c0da:	3102      	adds	r1, #2
 800c0dc:	f8ca 1000 	str.w	r1, [sl]
 800c0e0:	f1bb 0f00 	cmp.w	fp, #0
 800c0e4:	d051      	beq.n	800c18a <__hexnan+0x132>
 800c0e6:	454c      	cmp	r4, r9
 800c0e8:	d206      	bcs.n	800c0f8 <__hexnan+0xa0>
 800c0ea:	2d07      	cmp	r5, #7
 800c0ec:	dc04      	bgt.n	800c0f8 <__hexnan+0xa0>
 800c0ee:	462a      	mov	r2, r5
 800c0f0:	4649      	mov	r1, r9
 800c0f2:	4620      	mov	r0, r4
 800c0f4:	f7ff ff8a 	bl	800c00c <L_shift>
 800c0f8:	4544      	cmp	r4, r8
 800c0fa:	d936      	bls.n	800c16a <__hexnan+0x112>
 800c0fc:	f1a8 0204 	sub.w	r2, r8, #4
 800c100:	4623      	mov	r3, r4
 800c102:	f853 1b04 	ldr.w	r1, [r3], #4
 800c106:	f842 1f04 	str.w	r1, [r2, #4]!
 800c10a:	429f      	cmp	r7, r3
 800c10c:	d2f9      	bcs.n	800c102 <__hexnan+0xaa>
 800c10e:	1b3b      	subs	r3, r7, r4
 800c110:	f023 0303 	bic.w	r3, r3, #3
 800c114:	3304      	adds	r3, #4
 800c116:	3401      	adds	r4, #1
 800c118:	3e03      	subs	r6, #3
 800c11a:	42b4      	cmp	r4, r6
 800c11c:	bf88      	it	hi
 800c11e:	2304      	movhi	r3, #4
 800c120:	4443      	add	r3, r8
 800c122:	2200      	movs	r2, #0
 800c124:	f843 2b04 	str.w	r2, [r3], #4
 800c128:	429f      	cmp	r7, r3
 800c12a:	d2fb      	bcs.n	800c124 <__hexnan+0xcc>
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	b91b      	cbnz	r3, 800c138 <__hexnan+0xe0>
 800c130:	4547      	cmp	r7, r8
 800c132:	d128      	bne.n	800c186 <__hexnan+0x12e>
 800c134:	2301      	movs	r3, #1
 800c136:	603b      	str	r3, [r7, #0]
 800c138:	2005      	movs	r0, #5
 800c13a:	b007      	add	sp, #28
 800c13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c140:	3501      	adds	r5, #1
 800c142:	2d08      	cmp	r5, #8
 800c144:	f10b 0b01 	add.w	fp, fp, #1
 800c148:	dd06      	ble.n	800c158 <__hexnan+0x100>
 800c14a:	4544      	cmp	r4, r8
 800c14c:	d9c1      	bls.n	800c0d2 <__hexnan+0x7a>
 800c14e:	2300      	movs	r3, #0
 800c150:	f844 3c04 	str.w	r3, [r4, #-4]
 800c154:	2501      	movs	r5, #1
 800c156:	3c04      	subs	r4, #4
 800c158:	6822      	ldr	r2, [r4, #0]
 800c15a:	f000 000f 	and.w	r0, r0, #15
 800c15e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c162:	6020      	str	r0, [r4, #0]
 800c164:	e7b5      	b.n	800c0d2 <__hexnan+0x7a>
 800c166:	2508      	movs	r5, #8
 800c168:	e7b3      	b.n	800c0d2 <__hexnan+0x7a>
 800c16a:	9b01      	ldr	r3, [sp, #4]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d0dd      	beq.n	800c12c <__hexnan+0xd4>
 800c170:	f1c3 0320 	rsb	r3, r3, #32
 800c174:	f04f 32ff 	mov.w	r2, #4294967295
 800c178:	40da      	lsrs	r2, r3
 800c17a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c17e:	4013      	ands	r3, r2
 800c180:	f846 3c04 	str.w	r3, [r6, #-4]
 800c184:	e7d2      	b.n	800c12c <__hexnan+0xd4>
 800c186:	3f04      	subs	r7, #4
 800c188:	e7d0      	b.n	800c12c <__hexnan+0xd4>
 800c18a:	2004      	movs	r0, #4
 800c18c:	e7d5      	b.n	800c13a <__hexnan+0xe2>
	...

0800c190 <malloc>:
 800c190:	4b02      	ldr	r3, [pc, #8]	@ (800c19c <malloc+0xc>)
 800c192:	4601      	mov	r1, r0
 800c194:	6818      	ldr	r0, [r3, #0]
 800c196:	f000 b825 	b.w	800c1e4 <_malloc_r>
 800c19a:	bf00      	nop
 800c19c:	200001cc 	.word	0x200001cc

0800c1a0 <sbrk_aligned>:
 800c1a0:	b570      	push	{r4, r5, r6, lr}
 800c1a2:	4e0f      	ldr	r6, [pc, #60]	@ (800c1e0 <sbrk_aligned+0x40>)
 800c1a4:	460c      	mov	r4, r1
 800c1a6:	6831      	ldr	r1, [r6, #0]
 800c1a8:	4605      	mov	r5, r0
 800c1aa:	b911      	cbnz	r1, 800c1b2 <sbrk_aligned+0x12>
 800c1ac:	f001 fb22 	bl	800d7f4 <_sbrk_r>
 800c1b0:	6030      	str	r0, [r6, #0]
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	4628      	mov	r0, r5
 800c1b6:	f001 fb1d 	bl	800d7f4 <_sbrk_r>
 800c1ba:	1c43      	adds	r3, r0, #1
 800c1bc:	d103      	bne.n	800c1c6 <sbrk_aligned+0x26>
 800c1be:	f04f 34ff 	mov.w	r4, #4294967295
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	bd70      	pop	{r4, r5, r6, pc}
 800c1c6:	1cc4      	adds	r4, r0, #3
 800c1c8:	f024 0403 	bic.w	r4, r4, #3
 800c1cc:	42a0      	cmp	r0, r4
 800c1ce:	d0f8      	beq.n	800c1c2 <sbrk_aligned+0x22>
 800c1d0:	1a21      	subs	r1, r4, r0
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	f001 fb0e 	bl	800d7f4 <_sbrk_r>
 800c1d8:	3001      	adds	r0, #1
 800c1da:	d1f2      	bne.n	800c1c2 <sbrk_aligned+0x22>
 800c1dc:	e7ef      	b.n	800c1be <sbrk_aligned+0x1e>
 800c1de:	bf00      	nop
 800c1e0:	20000bd0 	.word	0x20000bd0

0800c1e4 <_malloc_r>:
 800c1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1e8:	1ccd      	adds	r5, r1, #3
 800c1ea:	f025 0503 	bic.w	r5, r5, #3
 800c1ee:	3508      	adds	r5, #8
 800c1f0:	2d0c      	cmp	r5, #12
 800c1f2:	bf38      	it	cc
 800c1f4:	250c      	movcc	r5, #12
 800c1f6:	2d00      	cmp	r5, #0
 800c1f8:	4606      	mov	r6, r0
 800c1fa:	db01      	blt.n	800c200 <_malloc_r+0x1c>
 800c1fc:	42a9      	cmp	r1, r5
 800c1fe:	d904      	bls.n	800c20a <_malloc_r+0x26>
 800c200:	230c      	movs	r3, #12
 800c202:	6033      	str	r3, [r6, #0]
 800c204:	2000      	movs	r0, #0
 800c206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c20a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c2e0 <_malloc_r+0xfc>
 800c20e:	f000 f87b 	bl	800c308 <__malloc_lock>
 800c212:	f8d8 3000 	ldr.w	r3, [r8]
 800c216:	461c      	mov	r4, r3
 800c218:	bb44      	cbnz	r4, 800c26c <_malloc_r+0x88>
 800c21a:	4629      	mov	r1, r5
 800c21c:	4630      	mov	r0, r6
 800c21e:	f7ff ffbf 	bl	800c1a0 <sbrk_aligned>
 800c222:	1c43      	adds	r3, r0, #1
 800c224:	4604      	mov	r4, r0
 800c226:	d158      	bne.n	800c2da <_malloc_r+0xf6>
 800c228:	f8d8 4000 	ldr.w	r4, [r8]
 800c22c:	4627      	mov	r7, r4
 800c22e:	2f00      	cmp	r7, #0
 800c230:	d143      	bne.n	800c2ba <_malloc_r+0xd6>
 800c232:	2c00      	cmp	r4, #0
 800c234:	d04b      	beq.n	800c2ce <_malloc_r+0xea>
 800c236:	6823      	ldr	r3, [r4, #0]
 800c238:	4639      	mov	r1, r7
 800c23a:	4630      	mov	r0, r6
 800c23c:	eb04 0903 	add.w	r9, r4, r3
 800c240:	f001 fad8 	bl	800d7f4 <_sbrk_r>
 800c244:	4581      	cmp	r9, r0
 800c246:	d142      	bne.n	800c2ce <_malloc_r+0xea>
 800c248:	6821      	ldr	r1, [r4, #0]
 800c24a:	1a6d      	subs	r5, r5, r1
 800c24c:	4629      	mov	r1, r5
 800c24e:	4630      	mov	r0, r6
 800c250:	f7ff ffa6 	bl	800c1a0 <sbrk_aligned>
 800c254:	3001      	adds	r0, #1
 800c256:	d03a      	beq.n	800c2ce <_malloc_r+0xea>
 800c258:	6823      	ldr	r3, [r4, #0]
 800c25a:	442b      	add	r3, r5
 800c25c:	6023      	str	r3, [r4, #0]
 800c25e:	f8d8 3000 	ldr.w	r3, [r8]
 800c262:	685a      	ldr	r2, [r3, #4]
 800c264:	bb62      	cbnz	r2, 800c2c0 <_malloc_r+0xdc>
 800c266:	f8c8 7000 	str.w	r7, [r8]
 800c26a:	e00f      	b.n	800c28c <_malloc_r+0xa8>
 800c26c:	6822      	ldr	r2, [r4, #0]
 800c26e:	1b52      	subs	r2, r2, r5
 800c270:	d420      	bmi.n	800c2b4 <_malloc_r+0xd0>
 800c272:	2a0b      	cmp	r2, #11
 800c274:	d917      	bls.n	800c2a6 <_malloc_r+0xc2>
 800c276:	1961      	adds	r1, r4, r5
 800c278:	42a3      	cmp	r3, r4
 800c27a:	6025      	str	r5, [r4, #0]
 800c27c:	bf18      	it	ne
 800c27e:	6059      	strne	r1, [r3, #4]
 800c280:	6863      	ldr	r3, [r4, #4]
 800c282:	bf08      	it	eq
 800c284:	f8c8 1000 	streq.w	r1, [r8]
 800c288:	5162      	str	r2, [r4, r5]
 800c28a:	604b      	str	r3, [r1, #4]
 800c28c:	4630      	mov	r0, r6
 800c28e:	f000 f841 	bl	800c314 <__malloc_unlock>
 800c292:	f104 000b 	add.w	r0, r4, #11
 800c296:	1d23      	adds	r3, r4, #4
 800c298:	f020 0007 	bic.w	r0, r0, #7
 800c29c:	1ac2      	subs	r2, r0, r3
 800c29e:	bf1c      	itt	ne
 800c2a0:	1a1b      	subne	r3, r3, r0
 800c2a2:	50a3      	strne	r3, [r4, r2]
 800c2a4:	e7af      	b.n	800c206 <_malloc_r+0x22>
 800c2a6:	6862      	ldr	r2, [r4, #4]
 800c2a8:	42a3      	cmp	r3, r4
 800c2aa:	bf0c      	ite	eq
 800c2ac:	f8c8 2000 	streq.w	r2, [r8]
 800c2b0:	605a      	strne	r2, [r3, #4]
 800c2b2:	e7eb      	b.n	800c28c <_malloc_r+0xa8>
 800c2b4:	4623      	mov	r3, r4
 800c2b6:	6864      	ldr	r4, [r4, #4]
 800c2b8:	e7ae      	b.n	800c218 <_malloc_r+0x34>
 800c2ba:	463c      	mov	r4, r7
 800c2bc:	687f      	ldr	r7, [r7, #4]
 800c2be:	e7b6      	b.n	800c22e <_malloc_r+0x4a>
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	42a3      	cmp	r3, r4
 800c2c6:	d1fb      	bne.n	800c2c0 <_malloc_r+0xdc>
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	6053      	str	r3, [r2, #4]
 800c2cc:	e7de      	b.n	800c28c <_malloc_r+0xa8>
 800c2ce:	230c      	movs	r3, #12
 800c2d0:	6033      	str	r3, [r6, #0]
 800c2d2:	4630      	mov	r0, r6
 800c2d4:	f000 f81e 	bl	800c314 <__malloc_unlock>
 800c2d8:	e794      	b.n	800c204 <_malloc_r+0x20>
 800c2da:	6005      	str	r5, [r0, #0]
 800c2dc:	e7d6      	b.n	800c28c <_malloc_r+0xa8>
 800c2de:	bf00      	nop
 800c2e0:	20000bd4 	.word	0x20000bd4

0800c2e4 <__ascii_mbtowc>:
 800c2e4:	b082      	sub	sp, #8
 800c2e6:	b901      	cbnz	r1, 800c2ea <__ascii_mbtowc+0x6>
 800c2e8:	a901      	add	r1, sp, #4
 800c2ea:	b142      	cbz	r2, 800c2fe <__ascii_mbtowc+0x1a>
 800c2ec:	b14b      	cbz	r3, 800c302 <__ascii_mbtowc+0x1e>
 800c2ee:	7813      	ldrb	r3, [r2, #0]
 800c2f0:	600b      	str	r3, [r1, #0]
 800c2f2:	7812      	ldrb	r2, [r2, #0]
 800c2f4:	1e10      	subs	r0, r2, #0
 800c2f6:	bf18      	it	ne
 800c2f8:	2001      	movne	r0, #1
 800c2fa:	b002      	add	sp, #8
 800c2fc:	4770      	bx	lr
 800c2fe:	4610      	mov	r0, r2
 800c300:	e7fb      	b.n	800c2fa <__ascii_mbtowc+0x16>
 800c302:	f06f 0001 	mvn.w	r0, #1
 800c306:	e7f8      	b.n	800c2fa <__ascii_mbtowc+0x16>

0800c308 <__malloc_lock>:
 800c308:	4801      	ldr	r0, [pc, #4]	@ (800c310 <__malloc_lock+0x8>)
 800c30a:	f7fe bd48 	b.w	800ad9e <__retarget_lock_acquire_recursive>
 800c30e:	bf00      	nop
 800c310:	20000bcc 	.word	0x20000bcc

0800c314 <__malloc_unlock>:
 800c314:	4801      	ldr	r0, [pc, #4]	@ (800c31c <__malloc_unlock+0x8>)
 800c316:	f7fe bd43 	b.w	800ada0 <__retarget_lock_release_recursive>
 800c31a:	bf00      	nop
 800c31c:	20000bcc 	.word	0x20000bcc

0800c320 <_Balloc>:
 800c320:	b570      	push	{r4, r5, r6, lr}
 800c322:	69c6      	ldr	r6, [r0, #28]
 800c324:	4604      	mov	r4, r0
 800c326:	460d      	mov	r5, r1
 800c328:	b976      	cbnz	r6, 800c348 <_Balloc+0x28>
 800c32a:	2010      	movs	r0, #16
 800c32c:	f7ff ff30 	bl	800c190 <malloc>
 800c330:	4602      	mov	r2, r0
 800c332:	61e0      	str	r0, [r4, #28]
 800c334:	b920      	cbnz	r0, 800c340 <_Balloc+0x20>
 800c336:	4b18      	ldr	r3, [pc, #96]	@ (800c398 <_Balloc+0x78>)
 800c338:	4818      	ldr	r0, [pc, #96]	@ (800c39c <_Balloc+0x7c>)
 800c33a:	216b      	movs	r1, #107	@ 0x6b
 800c33c:	f001 fa6a 	bl	800d814 <__assert_func>
 800c340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c344:	6006      	str	r6, [r0, #0]
 800c346:	60c6      	str	r6, [r0, #12]
 800c348:	69e6      	ldr	r6, [r4, #28]
 800c34a:	68f3      	ldr	r3, [r6, #12]
 800c34c:	b183      	cbz	r3, 800c370 <_Balloc+0x50>
 800c34e:	69e3      	ldr	r3, [r4, #28]
 800c350:	68db      	ldr	r3, [r3, #12]
 800c352:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c356:	b9b8      	cbnz	r0, 800c388 <_Balloc+0x68>
 800c358:	2101      	movs	r1, #1
 800c35a:	fa01 f605 	lsl.w	r6, r1, r5
 800c35e:	1d72      	adds	r2, r6, #5
 800c360:	0092      	lsls	r2, r2, #2
 800c362:	4620      	mov	r0, r4
 800c364:	f001 fa74 	bl	800d850 <_calloc_r>
 800c368:	b160      	cbz	r0, 800c384 <_Balloc+0x64>
 800c36a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c36e:	e00e      	b.n	800c38e <_Balloc+0x6e>
 800c370:	2221      	movs	r2, #33	@ 0x21
 800c372:	2104      	movs	r1, #4
 800c374:	4620      	mov	r0, r4
 800c376:	f001 fa6b 	bl	800d850 <_calloc_r>
 800c37a:	69e3      	ldr	r3, [r4, #28]
 800c37c:	60f0      	str	r0, [r6, #12]
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d1e4      	bne.n	800c34e <_Balloc+0x2e>
 800c384:	2000      	movs	r0, #0
 800c386:	bd70      	pop	{r4, r5, r6, pc}
 800c388:	6802      	ldr	r2, [r0, #0]
 800c38a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c38e:	2300      	movs	r3, #0
 800c390:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c394:	e7f7      	b.n	800c386 <_Balloc+0x66>
 800c396:	bf00      	nop
 800c398:	0800ed05 	.word	0x0800ed05
 800c39c:	0800ede5 	.word	0x0800ede5

0800c3a0 <_Bfree>:
 800c3a0:	b570      	push	{r4, r5, r6, lr}
 800c3a2:	69c6      	ldr	r6, [r0, #28]
 800c3a4:	4605      	mov	r5, r0
 800c3a6:	460c      	mov	r4, r1
 800c3a8:	b976      	cbnz	r6, 800c3c8 <_Bfree+0x28>
 800c3aa:	2010      	movs	r0, #16
 800c3ac:	f7ff fef0 	bl	800c190 <malloc>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	61e8      	str	r0, [r5, #28]
 800c3b4:	b920      	cbnz	r0, 800c3c0 <_Bfree+0x20>
 800c3b6:	4b09      	ldr	r3, [pc, #36]	@ (800c3dc <_Bfree+0x3c>)
 800c3b8:	4809      	ldr	r0, [pc, #36]	@ (800c3e0 <_Bfree+0x40>)
 800c3ba:	218f      	movs	r1, #143	@ 0x8f
 800c3bc:	f001 fa2a 	bl	800d814 <__assert_func>
 800c3c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c3c4:	6006      	str	r6, [r0, #0]
 800c3c6:	60c6      	str	r6, [r0, #12]
 800c3c8:	b13c      	cbz	r4, 800c3da <_Bfree+0x3a>
 800c3ca:	69eb      	ldr	r3, [r5, #28]
 800c3cc:	6862      	ldr	r2, [r4, #4]
 800c3ce:	68db      	ldr	r3, [r3, #12]
 800c3d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c3d4:	6021      	str	r1, [r4, #0]
 800c3d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c3da:	bd70      	pop	{r4, r5, r6, pc}
 800c3dc:	0800ed05 	.word	0x0800ed05
 800c3e0:	0800ede5 	.word	0x0800ede5

0800c3e4 <__multadd>:
 800c3e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3e8:	690d      	ldr	r5, [r1, #16]
 800c3ea:	4607      	mov	r7, r0
 800c3ec:	460c      	mov	r4, r1
 800c3ee:	461e      	mov	r6, r3
 800c3f0:	f101 0c14 	add.w	ip, r1, #20
 800c3f4:	2000      	movs	r0, #0
 800c3f6:	f8dc 3000 	ldr.w	r3, [ip]
 800c3fa:	b299      	uxth	r1, r3
 800c3fc:	fb02 6101 	mla	r1, r2, r1, r6
 800c400:	0c1e      	lsrs	r6, r3, #16
 800c402:	0c0b      	lsrs	r3, r1, #16
 800c404:	fb02 3306 	mla	r3, r2, r6, r3
 800c408:	b289      	uxth	r1, r1
 800c40a:	3001      	adds	r0, #1
 800c40c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c410:	4285      	cmp	r5, r0
 800c412:	f84c 1b04 	str.w	r1, [ip], #4
 800c416:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c41a:	dcec      	bgt.n	800c3f6 <__multadd+0x12>
 800c41c:	b30e      	cbz	r6, 800c462 <__multadd+0x7e>
 800c41e:	68a3      	ldr	r3, [r4, #8]
 800c420:	42ab      	cmp	r3, r5
 800c422:	dc19      	bgt.n	800c458 <__multadd+0x74>
 800c424:	6861      	ldr	r1, [r4, #4]
 800c426:	4638      	mov	r0, r7
 800c428:	3101      	adds	r1, #1
 800c42a:	f7ff ff79 	bl	800c320 <_Balloc>
 800c42e:	4680      	mov	r8, r0
 800c430:	b928      	cbnz	r0, 800c43e <__multadd+0x5a>
 800c432:	4602      	mov	r2, r0
 800c434:	4b0c      	ldr	r3, [pc, #48]	@ (800c468 <__multadd+0x84>)
 800c436:	480d      	ldr	r0, [pc, #52]	@ (800c46c <__multadd+0x88>)
 800c438:	21ba      	movs	r1, #186	@ 0xba
 800c43a:	f001 f9eb 	bl	800d814 <__assert_func>
 800c43e:	6922      	ldr	r2, [r4, #16]
 800c440:	3202      	adds	r2, #2
 800c442:	f104 010c 	add.w	r1, r4, #12
 800c446:	0092      	lsls	r2, r2, #2
 800c448:	300c      	adds	r0, #12
 800c44a:	f7fe fcb2 	bl	800adb2 <memcpy>
 800c44e:	4621      	mov	r1, r4
 800c450:	4638      	mov	r0, r7
 800c452:	f7ff ffa5 	bl	800c3a0 <_Bfree>
 800c456:	4644      	mov	r4, r8
 800c458:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c45c:	3501      	adds	r5, #1
 800c45e:	615e      	str	r6, [r3, #20]
 800c460:	6125      	str	r5, [r4, #16]
 800c462:	4620      	mov	r0, r4
 800c464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c468:	0800ed74 	.word	0x0800ed74
 800c46c:	0800ede5 	.word	0x0800ede5

0800c470 <__s2b>:
 800c470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c474:	460c      	mov	r4, r1
 800c476:	4615      	mov	r5, r2
 800c478:	461f      	mov	r7, r3
 800c47a:	2209      	movs	r2, #9
 800c47c:	3308      	adds	r3, #8
 800c47e:	4606      	mov	r6, r0
 800c480:	fb93 f3f2 	sdiv	r3, r3, r2
 800c484:	2100      	movs	r1, #0
 800c486:	2201      	movs	r2, #1
 800c488:	429a      	cmp	r2, r3
 800c48a:	db09      	blt.n	800c4a0 <__s2b+0x30>
 800c48c:	4630      	mov	r0, r6
 800c48e:	f7ff ff47 	bl	800c320 <_Balloc>
 800c492:	b940      	cbnz	r0, 800c4a6 <__s2b+0x36>
 800c494:	4602      	mov	r2, r0
 800c496:	4b19      	ldr	r3, [pc, #100]	@ (800c4fc <__s2b+0x8c>)
 800c498:	4819      	ldr	r0, [pc, #100]	@ (800c500 <__s2b+0x90>)
 800c49a:	21d3      	movs	r1, #211	@ 0xd3
 800c49c:	f001 f9ba 	bl	800d814 <__assert_func>
 800c4a0:	0052      	lsls	r2, r2, #1
 800c4a2:	3101      	adds	r1, #1
 800c4a4:	e7f0      	b.n	800c488 <__s2b+0x18>
 800c4a6:	9b08      	ldr	r3, [sp, #32]
 800c4a8:	6143      	str	r3, [r0, #20]
 800c4aa:	2d09      	cmp	r5, #9
 800c4ac:	f04f 0301 	mov.w	r3, #1
 800c4b0:	6103      	str	r3, [r0, #16]
 800c4b2:	dd16      	ble.n	800c4e2 <__s2b+0x72>
 800c4b4:	f104 0909 	add.w	r9, r4, #9
 800c4b8:	46c8      	mov	r8, r9
 800c4ba:	442c      	add	r4, r5
 800c4bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c4c0:	4601      	mov	r1, r0
 800c4c2:	3b30      	subs	r3, #48	@ 0x30
 800c4c4:	220a      	movs	r2, #10
 800c4c6:	4630      	mov	r0, r6
 800c4c8:	f7ff ff8c 	bl	800c3e4 <__multadd>
 800c4cc:	45a0      	cmp	r8, r4
 800c4ce:	d1f5      	bne.n	800c4bc <__s2b+0x4c>
 800c4d0:	f1a5 0408 	sub.w	r4, r5, #8
 800c4d4:	444c      	add	r4, r9
 800c4d6:	1b2d      	subs	r5, r5, r4
 800c4d8:	1963      	adds	r3, r4, r5
 800c4da:	42bb      	cmp	r3, r7
 800c4dc:	db04      	blt.n	800c4e8 <__s2b+0x78>
 800c4de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4e2:	340a      	adds	r4, #10
 800c4e4:	2509      	movs	r5, #9
 800c4e6:	e7f6      	b.n	800c4d6 <__s2b+0x66>
 800c4e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c4ec:	4601      	mov	r1, r0
 800c4ee:	3b30      	subs	r3, #48	@ 0x30
 800c4f0:	220a      	movs	r2, #10
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	f7ff ff76 	bl	800c3e4 <__multadd>
 800c4f8:	e7ee      	b.n	800c4d8 <__s2b+0x68>
 800c4fa:	bf00      	nop
 800c4fc:	0800ed74 	.word	0x0800ed74
 800c500:	0800ede5 	.word	0x0800ede5

0800c504 <__hi0bits>:
 800c504:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c508:	4603      	mov	r3, r0
 800c50a:	bf36      	itet	cc
 800c50c:	0403      	lslcc	r3, r0, #16
 800c50e:	2000      	movcs	r0, #0
 800c510:	2010      	movcc	r0, #16
 800c512:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c516:	bf3c      	itt	cc
 800c518:	021b      	lslcc	r3, r3, #8
 800c51a:	3008      	addcc	r0, #8
 800c51c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c520:	bf3c      	itt	cc
 800c522:	011b      	lslcc	r3, r3, #4
 800c524:	3004      	addcc	r0, #4
 800c526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c52a:	bf3c      	itt	cc
 800c52c:	009b      	lslcc	r3, r3, #2
 800c52e:	3002      	addcc	r0, #2
 800c530:	2b00      	cmp	r3, #0
 800c532:	db05      	blt.n	800c540 <__hi0bits+0x3c>
 800c534:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c538:	f100 0001 	add.w	r0, r0, #1
 800c53c:	bf08      	it	eq
 800c53e:	2020      	moveq	r0, #32
 800c540:	4770      	bx	lr

0800c542 <__lo0bits>:
 800c542:	6803      	ldr	r3, [r0, #0]
 800c544:	4602      	mov	r2, r0
 800c546:	f013 0007 	ands.w	r0, r3, #7
 800c54a:	d00b      	beq.n	800c564 <__lo0bits+0x22>
 800c54c:	07d9      	lsls	r1, r3, #31
 800c54e:	d421      	bmi.n	800c594 <__lo0bits+0x52>
 800c550:	0798      	lsls	r0, r3, #30
 800c552:	bf49      	itett	mi
 800c554:	085b      	lsrmi	r3, r3, #1
 800c556:	089b      	lsrpl	r3, r3, #2
 800c558:	2001      	movmi	r0, #1
 800c55a:	6013      	strmi	r3, [r2, #0]
 800c55c:	bf5c      	itt	pl
 800c55e:	6013      	strpl	r3, [r2, #0]
 800c560:	2002      	movpl	r0, #2
 800c562:	4770      	bx	lr
 800c564:	b299      	uxth	r1, r3
 800c566:	b909      	cbnz	r1, 800c56c <__lo0bits+0x2a>
 800c568:	0c1b      	lsrs	r3, r3, #16
 800c56a:	2010      	movs	r0, #16
 800c56c:	b2d9      	uxtb	r1, r3
 800c56e:	b909      	cbnz	r1, 800c574 <__lo0bits+0x32>
 800c570:	3008      	adds	r0, #8
 800c572:	0a1b      	lsrs	r3, r3, #8
 800c574:	0719      	lsls	r1, r3, #28
 800c576:	bf04      	itt	eq
 800c578:	091b      	lsreq	r3, r3, #4
 800c57a:	3004      	addeq	r0, #4
 800c57c:	0799      	lsls	r1, r3, #30
 800c57e:	bf04      	itt	eq
 800c580:	089b      	lsreq	r3, r3, #2
 800c582:	3002      	addeq	r0, #2
 800c584:	07d9      	lsls	r1, r3, #31
 800c586:	d403      	bmi.n	800c590 <__lo0bits+0x4e>
 800c588:	085b      	lsrs	r3, r3, #1
 800c58a:	f100 0001 	add.w	r0, r0, #1
 800c58e:	d003      	beq.n	800c598 <__lo0bits+0x56>
 800c590:	6013      	str	r3, [r2, #0]
 800c592:	4770      	bx	lr
 800c594:	2000      	movs	r0, #0
 800c596:	4770      	bx	lr
 800c598:	2020      	movs	r0, #32
 800c59a:	4770      	bx	lr

0800c59c <__i2b>:
 800c59c:	b510      	push	{r4, lr}
 800c59e:	460c      	mov	r4, r1
 800c5a0:	2101      	movs	r1, #1
 800c5a2:	f7ff febd 	bl	800c320 <_Balloc>
 800c5a6:	4602      	mov	r2, r0
 800c5a8:	b928      	cbnz	r0, 800c5b6 <__i2b+0x1a>
 800c5aa:	4b05      	ldr	r3, [pc, #20]	@ (800c5c0 <__i2b+0x24>)
 800c5ac:	4805      	ldr	r0, [pc, #20]	@ (800c5c4 <__i2b+0x28>)
 800c5ae:	f240 1145 	movw	r1, #325	@ 0x145
 800c5b2:	f001 f92f 	bl	800d814 <__assert_func>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	6144      	str	r4, [r0, #20]
 800c5ba:	6103      	str	r3, [r0, #16]
 800c5bc:	bd10      	pop	{r4, pc}
 800c5be:	bf00      	nop
 800c5c0:	0800ed74 	.word	0x0800ed74
 800c5c4:	0800ede5 	.word	0x0800ede5

0800c5c8 <__multiply>:
 800c5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5cc:	4614      	mov	r4, r2
 800c5ce:	690a      	ldr	r2, [r1, #16]
 800c5d0:	6923      	ldr	r3, [r4, #16]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	bfa8      	it	ge
 800c5d6:	4623      	movge	r3, r4
 800c5d8:	460f      	mov	r7, r1
 800c5da:	bfa4      	itt	ge
 800c5dc:	460c      	movge	r4, r1
 800c5de:	461f      	movge	r7, r3
 800c5e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c5e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c5e8:	68a3      	ldr	r3, [r4, #8]
 800c5ea:	6861      	ldr	r1, [r4, #4]
 800c5ec:	eb0a 0609 	add.w	r6, sl, r9
 800c5f0:	42b3      	cmp	r3, r6
 800c5f2:	b085      	sub	sp, #20
 800c5f4:	bfb8      	it	lt
 800c5f6:	3101      	addlt	r1, #1
 800c5f8:	f7ff fe92 	bl	800c320 <_Balloc>
 800c5fc:	b930      	cbnz	r0, 800c60c <__multiply+0x44>
 800c5fe:	4602      	mov	r2, r0
 800c600:	4b44      	ldr	r3, [pc, #272]	@ (800c714 <__multiply+0x14c>)
 800c602:	4845      	ldr	r0, [pc, #276]	@ (800c718 <__multiply+0x150>)
 800c604:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c608:	f001 f904 	bl	800d814 <__assert_func>
 800c60c:	f100 0514 	add.w	r5, r0, #20
 800c610:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c614:	462b      	mov	r3, r5
 800c616:	2200      	movs	r2, #0
 800c618:	4543      	cmp	r3, r8
 800c61a:	d321      	bcc.n	800c660 <__multiply+0x98>
 800c61c:	f107 0114 	add.w	r1, r7, #20
 800c620:	f104 0214 	add.w	r2, r4, #20
 800c624:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c628:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c62c:	9302      	str	r3, [sp, #8]
 800c62e:	1b13      	subs	r3, r2, r4
 800c630:	3b15      	subs	r3, #21
 800c632:	f023 0303 	bic.w	r3, r3, #3
 800c636:	3304      	adds	r3, #4
 800c638:	f104 0715 	add.w	r7, r4, #21
 800c63c:	42ba      	cmp	r2, r7
 800c63e:	bf38      	it	cc
 800c640:	2304      	movcc	r3, #4
 800c642:	9301      	str	r3, [sp, #4]
 800c644:	9b02      	ldr	r3, [sp, #8]
 800c646:	9103      	str	r1, [sp, #12]
 800c648:	428b      	cmp	r3, r1
 800c64a:	d80c      	bhi.n	800c666 <__multiply+0x9e>
 800c64c:	2e00      	cmp	r6, #0
 800c64e:	dd03      	ble.n	800c658 <__multiply+0x90>
 800c650:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c654:	2b00      	cmp	r3, #0
 800c656:	d05b      	beq.n	800c710 <__multiply+0x148>
 800c658:	6106      	str	r6, [r0, #16]
 800c65a:	b005      	add	sp, #20
 800c65c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c660:	f843 2b04 	str.w	r2, [r3], #4
 800c664:	e7d8      	b.n	800c618 <__multiply+0x50>
 800c666:	f8b1 a000 	ldrh.w	sl, [r1]
 800c66a:	f1ba 0f00 	cmp.w	sl, #0
 800c66e:	d024      	beq.n	800c6ba <__multiply+0xf2>
 800c670:	f104 0e14 	add.w	lr, r4, #20
 800c674:	46a9      	mov	r9, r5
 800c676:	f04f 0c00 	mov.w	ip, #0
 800c67a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c67e:	f8d9 3000 	ldr.w	r3, [r9]
 800c682:	fa1f fb87 	uxth.w	fp, r7
 800c686:	b29b      	uxth	r3, r3
 800c688:	fb0a 330b 	mla	r3, sl, fp, r3
 800c68c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c690:	f8d9 7000 	ldr.w	r7, [r9]
 800c694:	4463      	add	r3, ip
 800c696:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c69a:	fb0a c70b 	mla	r7, sl, fp, ip
 800c69e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c6a8:	4572      	cmp	r2, lr
 800c6aa:	f849 3b04 	str.w	r3, [r9], #4
 800c6ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c6b2:	d8e2      	bhi.n	800c67a <__multiply+0xb2>
 800c6b4:	9b01      	ldr	r3, [sp, #4]
 800c6b6:	f845 c003 	str.w	ip, [r5, r3]
 800c6ba:	9b03      	ldr	r3, [sp, #12]
 800c6bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c6c0:	3104      	adds	r1, #4
 800c6c2:	f1b9 0f00 	cmp.w	r9, #0
 800c6c6:	d021      	beq.n	800c70c <__multiply+0x144>
 800c6c8:	682b      	ldr	r3, [r5, #0]
 800c6ca:	f104 0c14 	add.w	ip, r4, #20
 800c6ce:	46ae      	mov	lr, r5
 800c6d0:	f04f 0a00 	mov.w	sl, #0
 800c6d4:	f8bc b000 	ldrh.w	fp, [ip]
 800c6d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c6dc:	fb09 770b 	mla	r7, r9, fp, r7
 800c6e0:	4457      	add	r7, sl
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c6e8:	f84e 3b04 	str.w	r3, [lr], #4
 800c6ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c6f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6f4:	f8be 3000 	ldrh.w	r3, [lr]
 800c6f8:	fb09 330a 	mla	r3, r9, sl, r3
 800c6fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c700:	4562      	cmp	r2, ip
 800c702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c706:	d8e5      	bhi.n	800c6d4 <__multiply+0x10c>
 800c708:	9f01      	ldr	r7, [sp, #4]
 800c70a:	51eb      	str	r3, [r5, r7]
 800c70c:	3504      	adds	r5, #4
 800c70e:	e799      	b.n	800c644 <__multiply+0x7c>
 800c710:	3e01      	subs	r6, #1
 800c712:	e79b      	b.n	800c64c <__multiply+0x84>
 800c714:	0800ed74 	.word	0x0800ed74
 800c718:	0800ede5 	.word	0x0800ede5

0800c71c <__pow5mult>:
 800c71c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c720:	4615      	mov	r5, r2
 800c722:	f012 0203 	ands.w	r2, r2, #3
 800c726:	4607      	mov	r7, r0
 800c728:	460e      	mov	r6, r1
 800c72a:	d007      	beq.n	800c73c <__pow5mult+0x20>
 800c72c:	4c25      	ldr	r4, [pc, #148]	@ (800c7c4 <__pow5mult+0xa8>)
 800c72e:	3a01      	subs	r2, #1
 800c730:	2300      	movs	r3, #0
 800c732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c736:	f7ff fe55 	bl	800c3e4 <__multadd>
 800c73a:	4606      	mov	r6, r0
 800c73c:	10ad      	asrs	r5, r5, #2
 800c73e:	d03d      	beq.n	800c7bc <__pow5mult+0xa0>
 800c740:	69fc      	ldr	r4, [r7, #28]
 800c742:	b97c      	cbnz	r4, 800c764 <__pow5mult+0x48>
 800c744:	2010      	movs	r0, #16
 800c746:	f7ff fd23 	bl	800c190 <malloc>
 800c74a:	4602      	mov	r2, r0
 800c74c:	61f8      	str	r0, [r7, #28]
 800c74e:	b928      	cbnz	r0, 800c75c <__pow5mult+0x40>
 800c750:	4b1d      	ldr	r3, [pc, #116]	@ (800c7c8 <__pow5mult+0xac>)
 800c752:	481e      	ldr	r0, [pc, #120]	@ (800c7cc <__pow5mult+0xb0>)
 800c754:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c758:	f001 f85c 	bl	800d814 <__assert_func>
 800c75c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c760:	6004      	str	r4, [r0, #0]
 800c762:	60c4      	str	r4, [r0, #12]
 800c764:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c76c:	b94c      	cbnz	r4, 800c782 <__pow5mult+0x66>
 800c76e:	f240 2171 	movw	r1, #625	@ 0x271
 800c772:	4638      	mov	r0, r7
 800c774:	f7ff ff12 	bl	800c59c <__i2b>
 800c778:	2300      	movs	r3, #0
 800c77a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c77e:	4604      	mov	r4, r0
 800c780:	6003      	str	r3, [r0, #0]
 800c782:	f04f 0900 	mov.w	r9, #0
 800c786:	07eb      	lsls	r3, r5, #31
 800c788:	d50a      	bpl.n	800c7a0 <__pow5mult+0x84>
 800c78a:	4631      	mov	r1, r6
 800c78c:	4622      	mov	r2, r4
 800c78e:	4638      	mov	r0, r7
 800c790:	f7ff ff1a 	bl	800c5c8 <__multiply>
 800c794:	4631      	mov	r1, r6
 800c796:	4680      	mov	r8, r0
 800c798:	4638      	mov	r0, r7
 800c79a:	f7ff fe01 	bl	800c3a0 <_Bfree>
 800c79e:	4646      	mov	r6, r8
 800c7a0:	106d      	asrs	r5, r5, #1
 800c7a2:	d00b      	beq.n	800c7bc <__pow5mult+0xa0>
 800c7a4:	6820      	ldr	r0, [r4, #0]
 800c7a6:	b938      	cbnz	r0, 800c7b8 <__pow5mult+0x9c>
 800c7a8:	4622      	mov	r2, r4
 800c7aa:	4621      	mov	r1, r4
 800c7ac:	4638      	mov	r0, r7
 800c7ae:	f7ff ff0b 	bl	800c5c8 <__multiply>
 800c7b2:	6020      	str	r0, [r4, #0]
 800c7b4:	f8c0 9000 	str.w	r9, [r0]
 800c7b8:	4604      	mov	r4, r0
 800c7ba:	e7e4      	b.n	800c786 <__pow5mult+0x6a>
 800c7bc:	4630      	mov	r0, r6
 800c7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7c2:	bf00      	nop
 800c7c4:	0800ee40 	.word	0x0800ee40
 800c7c8:	0800ed05 	.word	0x0800ed05
 800c7cc:	0800ede5 	.word	0x0800ede5

0800c7d0 <__lshift>:
 800c7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7d4:	460c      	mov	r4, r1
 800c7d6:	6849      	ldr	r1, [r1, #4]
 800c7d8:	6923      	ldr	r3, [r4, #16]
 800c7da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c7de:	68a3      	ldr	r3, [r4, #8]
 800c7e0:	4607      	mov	r7, r0
 800c7e2:	4691      	mov	r9, r2
 800c7e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c7e8:	f108 0601 	add.w	r6, r8, #1
 800c7ec:	42b3      	cmp	r3, r6
 800c7ee:	db0b      	blt.n	800c808 <__lshift+0x38>
 800c7f0:	4638      	mov	r0, r7
 800c7f2:	f7ff fd95 	bl	800c320 <_Balloc>
 800c7f6:	4605      	mov	r5, r0
 800c7f8:	b948      	cbnz	r0, 800c80e <__lshift+0x3e>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	4b28      	ldr	r3, [pc, #160]	@ (800c8a0 <__lshift+0xd0>)
 800c7fe:	4829      	ldr	r0, [pc, #164]	@ (800c8a4 <__lshift+0xd4>)
 800c800:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c804:	f001 f806 	bl	800d814 <__assert_func>
 800c808:	3101      	adds	r1, #1
 800c80a:	005b      	lsls	r3, r3, #1
 800c80c:	e7ee      	b.n	800c7ec <__lshift+0x1c>
 800c80e:	2300      	movs	r3, #0
 800c810:	f100 0114 	add.w	r1, r0, #20
 800c814:	f100 0210 	add.w	r2, r0, #16
 800c818:	4618      	mov	r0, r3
 800c81a:	4553      	cmp	r3, sl
 800c81c:	db33      	blt.n	800c886 <__lshift+0xb6>
 800c81e:	6920      	ldr	r0, [r4, #16]
 800c820:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c824:	f104 0314 	add.w	r3, r4, #20
 800c828:	f019 091f 	ands.w	r9, r9, #31
 800c82c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c830:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c834:	d02b      	beq.n	800c88e <__lshift+0xbe>
 800c836:	f1c9 0e20 	rsb	lr, r9, #32
 800c83a:	468a      	mov	sl, r1
 800c83c:	2200      	movs	r2, #0
 800c83e:	6818      	ldr	r0, [r3, #0]
 800c840:	fa00 f009 	lsl.w	r0, r0, r9
 800c844:	4310      	orrs	r0, r2
 800c846:	f84a 0b04 	str.w	r0, [sl], #4
 800c84a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c84e:	459c      	cmp	ip, r3
 800c850:	fa22 f20e 	lsr.w	r2, r2, lr
 800c854:	d8f3      	bhi.n	800c83e <__lshift+0x6e>
 800c856:	ebac 0304 	sub.w	r3, ip, r4
 800c85a:	3b15      	subs	r3, #21
 800c85c:	f023 0303 	bic.w	r3, r3, #3
 800c860:	3304      	adds	r3, #4
 800c862:	f104 0015 	add.w	r0, r4, #21
 800c866:	4584      	cmp	ip, r0
 800c868:	bf38      	it	cc
 800c86a:	2304      	movcc	r3, #4
 800c86c:	50ca      	str	r2, [r1, r3]
 800c86e:	b10a      	cbz	r2, 800c874 <__lshift+0xa4>
 800c870:	f108 0602 	add.w	r6, r8, #2
 800c874:	3e01      	subs	r6, #1
 800c876:	4638      	mov	r0, r7
 800c878:	612e      	str	r6, [r5, #16]
 800c87a:	4621      	mov	r1, r4
 800c87c:	f7ff fd90 	bl	800c3a0 <_Bfree>
 800c880:	4628      	mov	r0, r5
 800c882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c886:	f842 0f04 	str.w	r0, [r2, #4]!
 800c88a:	3301      	adds	r3, #1
 800c88c:	e7c5      	b.n	800c81a <__lshift+0x4a>
 800c88e:	3904      	subs	r1, #4
 800c890:	f853 2b04 	ldr.w	r2, [r3], #4
 800c894:	f841 2f04 	str.w	r2, [r1, #4]!
 800c898:	459c      	cmp	ip, r3
 800c89a:	d8f9      	bhi.n	800c890 <__lshift+0xc0>
 800c89c:	e7ea      	b.n	800c874 <__lshift+0xa4>
 800c89e:	bf00      	nop
 800c8a0:	0800ed74 	.word	0x0800ed74
 800c8a4:	0800ede5 	.word	0x0800ede5

0800c8a8 <__mcmp>:
 800c8a8:	690a      	ldr	r2, [r1, #16]
 800c8aa:	4603      	mov	r3, r0
 800c8ac:	6900      	ldr	r0, [r0, #16]
 800c8ae:	1a80      	subs	r0, r0, r2
 800c8b0:	b530      	push	{r4, r5, lr}
 800c8b2:	d10e      	bne.n	800c8d2 <__mcmp+0x2a>
 800c8b4:	3314      	adds	r3, #20
 800c8b6:	3114      	adds	r1, #20
 800c8b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c8bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c8c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c8c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c8c8:	4295      	cmp	r5, r2
 800c8ca:	d003      	beq.n	800c8d4 <__mcmp+0x2c>
 800c8cc:	d205      	bcs.n	800c8da <__mcmp+0x32>
 800c8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d2:	bd30      	pop	{r4, r5, pc}
 800c8d4:	42a3      	cmp	r3, r4
 800c8d6:	d3f3      	bcc.n	800c8c0 <__mcmp+0x18>
 800c8d8:	e7fb      	b.n	800c8d2 <__mcmp+0x2a>
 800c8da:	2001      	movs	r0, #1
 800c8dc:	e7f9      	b.n	800c8d2 <__mcmp+0x2a>
	...

0800c8e0 <__mdiff>:
 800c8e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e4:	4689      	mov	r9, r1
 800c8e6:	4606      	mov	r6, r0
 800c8e8:	4611      	mov	r1, r2
 800c8ea:	4648      	mov	r0, r9
 800c8ec:	4614      	mov	r4, r2
 800c8ee:	f7ff ffdb 	bl	800c8a8 <__mcmp>
 800c8f2:	1e05      	subs	r5, r0, #0
 800c8f4:	d112      	bne.n	800c91c <__mdiff+0x3c>
 800c8f6:	4629      	mov	r1, r5
 800c8f8:	4630      	mov	r0, r6
 800c8fa:	f7ff fd11 	bl	800c320 <_Balloc>
 800c8fe:	4602      	mov	r2, r0
 800c900:	b928      	cbnz	r0, 800c90e <__mdiff+0x2e>
 800c902:	4b3f      	ldr	r3, [pc, #252]	@ (800ca00 <__mdiff+0x120>)
 800c904:	f240 2137 	movw	r1, #567	@ 0x237
 800c908:	483e      	ldr	r0, [pc, #248]	@ (800ca04 <__mdiff+0x124>)
 800c90a:	f000 ff83 	bl	800d814 <__assert_func>
 800c90e:	2301      	movs	r3, #1
 800c910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c914:	4610      	mov	r0, r2
 800c916:	b003      	add	sp, #12
 800c918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c91c:	bfbc      	itt	lt
 800c91e:	464b      	movlt	r3, r9
 800c920:	46a1      	movlt	r9, r4
 800c922:	4630      	mov	r0, r6
 800c924:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c928:	bfba      	itte	lt
 800c92a:	461c      	movlt	r4, r3
 800c92c:	2501      	movlt	r5, #1
 800c92e:	2500      	movge	r5, #0
 800c930:	f7ff fcf6 	bl	800c320 <_Balloc>
 800c934:	4602      	mov	r2, r0
 800c936:	b918      	cbnz	r0, 800c940 <__mdiff+0x60>
 800c938:	4b31      	ldr	r3, [pc, #196]	@ (800ca00 <__mdiff+0x120>)
 800c93a:	f240 2145 	movw	r1, #581	@ 0x245
 800c93e:	e7e3      	b.n	800c908 <__mdiff+0x28>
 800c940:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c944:	6926      	ldr	r6, [r4, #16]
 800c946:	60c5      	str	r5, [r0, #12]
 800c948:	f109 0310 	add.w	r3, r9, #16
 800c94c:	f109 0514 	add.w	r5, r9, #20
 800c950:	f104 0e14 	add.w	lr, r4, #20
 800c954:	f100 0b14 	add.w	fp, r0, #20
 800c958:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c95c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c960:	9301      	str	r3, [sp, #4]
 800c962:	46d9      	mov	r9, fp
 800c964:	f04f 0c00 	mov.w	ip, #0
 800c968:	9b01      	ldr	r3, [sp, #4]
 800c96a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c96e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c972:	9301      	str	r3, [sp, #4]
 800c974:	fa1f f38a 	uxth.w	r3, sl
 800c978:	4619      	mov	r1, r3
 800c97a:	b283      	uxth	r3, r0
 800c97c:	1acb      	subs	r3, r1, r3
 800c97e:	0c00      	lsrs	r0, r0, #16
 800c980:	4463      	add	r3, ip
 800c982:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c986:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c98a:	b29b      	uxth	r3, r3
 800c98c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c990:	4576      	cmp	r6, lr
 800c992:	f849 3b04 	str.w	r3, [r9], #4
 800c996:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c99a:	d8e5      	bhi.n	800c968 <__mdiff+0x88>
 800c99c:	1b33      	subs	r3, r6, r4
 800c99e:	3b15      	subs	r3, #21
 800c9a0:	f023 0303 	bic.w	r3, r3, #3
 800c9a4:	3415      	adds	r4, #21
 800c9a6:	3304      	adds	r3, #4
 800c9a8:	42a6      	cmp	r6, r4
 800c9aa:	bf38      	it	cc
 800c9ac:	2304      	movcc	r3, #4
 800c9ae:	441d      	add	r5, r3
 800c9b0:	445b      	add	r3, fp
 800c9b2:	461e      	mov	r6, r3
 800c9b4:	462c      	mov	r4, r5
 800c9b6:	4544      	cmp	r4, r8
 800c9b8:	d30e      	bcc.n	800c9d8 <__mdiff+0xf8>
 800c9ba:	f108 0103 	add.w	r1, r8, #3
 800c9be:	1b49      	subs	r1, r1, r5
 800c9c0:	f021 0103 	bic.w	r1, r1, #3
 800c9c4:	3d03      	subs	r5, #3
 800c9c6:	45a8      	cmp	r8, r5
 800c9c8:	bf38      	it	cc
 800c9ca:	2100      	movcc	r1, #0
 800c9cc:	440b      	add	r3, r1
 800c9ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c9d2:	b191      	cbz	r1, 800c9fa <__mdiff+0x11a>
 800c9d4:	6117      	str	r7, [r2, #16]
 800c9d6:	e79d      	b.n	800c914 <__mdiff+0x34>
 800c9d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800c9dc:	46e6      	mov	lr, ip
 800c9de:	0c08      	lsrs	r0, r1, #16
 800c9e0:	fa1c fc81 	uxtah	ip, ip, r1
 800c9e4:	4471      	add	r1, lr
 800c9e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c9ea:	b289      	uxth	r1, r1
 800c9ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c9f0:	f846 1b04 	str.w	r1, [r6], #4
 800c9f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c9f8:	e7dd      	b.n	800c9b6 <__mdiff+0xd6>
 800c9fa:	3f01      	subs	r7, #1
 800c9fc:	e7e7      	b.n	800c9ce <__mdiff+0xee>
 800c9fe:	bf00      	nop
 800ca00:	0800ed74 	.word	0x0800ed74
 800ca04:	0800ede5 	.word	0x0800ede5

0800ca08 <__ulp>:
 800ca08:	b082      	sub	sp, #8
 800ca0a:	ed8d 0b00 	vstr	d0, [sp]
 800ca0e:	9a01      	ldr	r2, [sp, #4]
 800ca10:	4b0f      	ldr	r3, [pc, #60]	@ (800ca50 <__ulp+0x48>)
 800ca12:	4013      	ands	r3, r2
 800ca14:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	dc08      	bgt.n	800ca2e <__ulp+0x26>
 800ca1c:	425b      	negs	r3, r3
 800ca1e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ca22:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ca26:	da04      	bge.n	800ca32 <__ulp+0x2a>
 800ca28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ca2c:	4113      	asrs	r3, r2
 800ca2e:	2200      	movs	r2, #0
 800ca30:	e008      	b.n	800ca44 <__ulp+0x3c>
 800ca32:	f1a2 0314 	sub.w	r3, r2, #20
 800ca36:	2b1e      	cmp	r3, #30
 800ca38:	bfda      	itte	le
 800ca3a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ca3e:	40da      	lsrle	r2, r3
 800ca40:	2201      	movgt	r2, #1
 800ca42:	2300      	movs	r3, #0
 800ca44:	4619      	mov	r1, r3
 800ca46:	4610      	mov	r0, r2
 800ca48:	ec41 0b10 	vmov	d0, r0, r1
 800ca4c:	b002      	add	sp, #8
 800ca4e:	4770      	bx	lr
 800ca50:	7ff00000 	.word	0x7ff00000

0800ca54 <__b2d>:
 800ca54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca58:	6906      	ldr	r6, [r0, #16]
 800ca5a:	f100 0814 	add.w	r8, r0, #20
 800ca5e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ca62:	1f37      	subs	r7, r6, #4
 800ca64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ca68:	4610      	mov	r0, r2
 800ca6a:	f7ff fd4b 	bl	800c504 <__hi0bits>
 800ca6e:	f1c0 0320 	rsb	r3, r0, #32
 800ca72:	280a      	cmp	r0, #10
 800ca74:	600b      	str	r3, [r1, #0]
 800ca76:	491b      	ldr	r1, [pc, #108]	@ (800cae4 <__b2d+0x90>)
 800ca78:	dc15      	bgt.n	800caa6 <__b2d+0x52>
 800ca7a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ca7e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ca82:	45b8      	cmp	r8, r7
 800ca84:	ea43 0501 	orr.w	r5, r3, r1
 800ca88:	bf34      	ite	cc
 800ca8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ca8e:	2300      	movcs	r3, #0
 800ca90:	3015      	adds	r0, #21
 800ca92:	fa02 f000 	lsl.w	r0, r2, r0
 800ca96:	fa23 f30c 	lsr.w	r3, r3, ip
 800ca9a:	4303      	orrs	r3, r0
 800ca9c:	461c      	mov	r4, r3
 800ca9e:	ec45 4b10 	vmov	d0, r4, r5
 800caa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caa6:	45b8      	cmp	r8, r7
 800caa8:	bf3a      	itte	cc
 800caaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800caae:	f1a6 0708 	subcc.w	r7, r6, #8
 800cab2:	2300      	movcs	r3, #0
 800cab4:	380b      	subs	r0, #11
 800cab6:	d012      	beq.n	800cade <__b2d+0x8a>
 800cab8:	f1c0 0120 	rsb	r1, r0, #32
 800cabc:	fa23 f401 	lsr.w	r4, r3, r1
 800cac0:	4082      	lsls	r2, r0
 800cac2:	4322      	orrs	r2, r4
 800cac4:	4547      	cmp	r7, r8
 800cac6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800caca:	bf8c      	ite	hi
 800cacc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cad0:	2200      	movls	r2, #0
 800cad2:	4083      	lsls	r3, r0
 800cad4:	40ca      	lsrs	r2, r1
 800cad6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800cada:	4313      	orrs	r3, r2
 800cadc:	e7de      	b.n	800ca9c <__b2d+0x48>
 800cade:	ea42 0501 	orr.w	r5, r2, r1
 800cae2:	e7db      	b.n	800ca9c <__b2d+0x48>
 800cae4:	3ff00000 	.word	0x3ff00000

0800cae8 <__d2b>:
 800cae8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800caec:	460f      	mov	r7, r1
 800caee:	2101      	movs	r1, #1
 800caf0:	ec59 8b10 	vmov	r8, r9, d0
 800caf4:	4616      	mov	r6, r2
 800caf6:	f7ff fc13 	bl	800c320 <_Balloc>
 800cafa:	4604      	mov	r4, r0
 800cafc:	b930      	cbnz	r0, 800cb0c <__d2b+0x24>
 800cafe:	4602      	mov	r2, r0
 800cb00:	4b23      	ldr	r3, [pc, #140]	@ (800cb90 <__d2b+0xa8>)
 800cb02:	4824      	ldr	r0, [pc, #144]	@ (800cb94 <__d2b+0xac>)
 800cb04:	f240 310f 	movw	r1, #783	@ 0x30f
 800cb08:	f000 fe84 	bl	800d814 <__assert_func>
 800cb0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cb10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cb14:	b10d      	cbz	r5, 800cb1a <__d2b+0x32>
 800cb16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cb1a:	9301      	str	r3, [sp, #4]
 800cb1c:	f1b8 0300 	subs.w	r3, r8, #0
 800cb20:	d023      	beq.n	800cb6a <__d2b+0x82>
 800cb22:	4668      	mov	r0, sp
 800cb24:	9300      	str	r3, [sp, #0]
 800cb26:	f7ff fd0c 	bl	800c542 <__lo0bits>
 800cb2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cb2e:	b1d0      	cbz	r0, 800cb66 <__d2b+0x7e>
 800cb30:	f1c0 0320 	rsb	r3, r0, #32
 800cb34:	fa02 f303 	lsl.w	r3, r2, r3
 800cb38:	430b      	orrs	r3, r1
 800cb3a:	40c2      	lsrs	r2, r0
 800cb3c:	6163      	str	r3, [r4, #20]
 800cb3e:	9201      	str	r2, [sp, #4]
 800cb40:	9b01      	ldr	r3, [sp, #4]
 800cb42:	61a3      	str	r3, [r4, #24]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	bf0c      	ite	eq
 800cb48:	2201      	moveq	r2, #1
 800cb4a:	2202      	movne	r2, #2
 800cb4c:	6122      	str	r2, [r4, #16]
 800cb4e:	b1a5      	cbz	r5, 800cb7a <__d2b+0x92>
 800cb50:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cb54:	4405      	add	r5, r0
 800cb56:	603d      	str	r5, [r7, #0]
 800cb58:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cb5c:	6030      	str	r0, [r6, #0]
 800cb5e:	4620      	mov	r0, r4
 800cb60:	b003      	add	sp, #12
 800cb62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb66:	6161      	str	r1, [r4, #20]
 800cb68:	e7ea      	b.n	800cb40 <__d2b+0x58>
 800cb6a:	a801      	add	r0, sp, #4
 800cb6c:	f7ff fce9 	bl	800c542 <__lo0bits>
 800cb70:	9b01      	ldr	r3, [sp, #4]
 800cb72:	6163      	str	r3, [r4, #20]
 800cb74:	3020      	adds	r0, #32
 800cb76:	2201      	movs	r2, #1
 800cb78:	e7e8      	b.n	800cb4c <__d2b+0x64>
 800cb7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb7e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cb82:	6038      	str	r0, [r7, #0]
 800cb84:	6918      	ldr	r0, [r3, #16]
 800cb86:	f7ff fcbd 	bl	800c504 <__hi0bits>
 800cb8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cb8e:	e7e5      	b.n	800cb5c <__d2b+0x74>
 800cb90:	0800ed74 	.word	0x0800ed74
 800cb94:	0800ede5 	.word	0x0800ede5

0800cb98 <__ratio>:
 800cb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb9c:	b085      	sub	sp, #20
 800cb9e:	e9cd 1000 	strd	r1, r0, [sp]
 800cba2:	a902      	add	r1, sp, #8
 800cba4:	f7ff ff56 	bl	800ca54 <__b2d>
 800cba8:	9800      	ldr	r0, [sp, #0]
 800cbaa:	a903      	add	r1, sp, #12
 800cbac:	ec55 4b10 	vmov	r4, r5, d0
 800cbb0:	f7ff ff50 	bl	800ca54 <__b2d>
 800cbb4:	9b01      	ldr	r3, [sp, #4]
 800cbb6:	6919      	ldr	r1, [r3, #16]
 800cbb8:	9b00      	ldr	r3, [sp, #0]
 800cbba:	691b      	ldr	r3, [r3, #16]
 800cbbc:	1ac9      	subs	r1, r1, r3
 800cbbe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cbc2:	1a9b      	subs	r3, r3, r2
 800cbc4:	ec5b ab10 	vmov	sl, fp, d0
 800cbc8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	bfce      	itee	gt
 800cbd0:	462a      	movgt	r2, r5
 800cbd2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cbd6:	465a      	movle	r2, fp
 800cbd8:	462f      	mov	r7, r5
 800cbda:	46d9      	mov	r9, fp
 800cbdc:	bfcc      	ite	gt
 800cbde:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cbe2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cbe6:	464b      	mov	r3, r9
 800cbe8:	4652      	mov	r2, sl
 800cbea:	4620      	mov	r0, r4
 800cbec:	4639      	mov	r1, r7
 800cbee:	f7f3 fe5d 	bl	80008ac <__aeabi_ddiv>
 800cbf2:	ec41 0b10 	vmov	d0, r0, r1
 800cbf6:	b005      	add	sp, #20
 800cbf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cbfc <__copybits>:
 800cbfc:	3901      	subs	r1, #1
 800cbfe:	b570      	push	{r4, r5, r6, lr}
 800cc00:	1149      	asrs	r1, r1, #5
 800cc02:	6914      	ldr	r4, [r2, #16]
 800cc04:	3101      	adds	r1, #1
 800cc06:	f102 0314 	add.w	r3, r2, #20
 800cc0a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cc0e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cc12:	1f05      	subs	r5, r0, #4
 800cc14:	42a3      	cmp	r3, r4
 800cc16:	d30c      	bcc.n	800cc32 <__copybits+0x36>
 800cc18:	1aa3      	subs	r3, r4, r2
 800cc1a:	3b11      	subs	r3, #17
 800cc1c:	f023 0303 	bic.w	r3, r3, #3
 800cc20:	3211      	adds	r2, #17
 800cc22:	42a2      	cmp	r2, r4
 800cc24:	bf88      	it	hi
 800cc26:	2300      	movhi	r3, #0
 800cc28:	4418      	add	r0, r3
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	4288      	cmp	r0, r1
 800cc2e:	d305      	bcc.n	800cc3c <__copybits+0x40>
 800cc30:	bd70      	pop	{r4, r5, r6, pc}
 800cc32:	f853 6b04 	ldr.w	r6, [r3], #4
 800cc36:	f845 6f04 	str.w	r6, [r5, #4]!
 800cc3a:	e7eb      	b.n	800cc14 <__copybits+0x18>
 800cc3c:	f840 3b04 	str.w	r3, [r0], #4
 800cc40:	e7f4      	b.n	800cc2c <__copybits+0x30>

0800cc42 <__any_on>:
 800cc42:	f100 0214 	add.w	r2, r0, #20
 800cc46:	6900      	ldr	r0, [r0, #16]
 800cc48:	114b      	asrs	r3, r1, #5
 800cc4a:	4298      	cmp	r0, r3
 800cc4c:	b510      	push	{r4, lr}
 800cc4e:	db11      	blt.n	800cc74 <__any_on+0x32>
 800cc50:	dd0a      	ble.n	800cc68 <__any_on+0x26>
 800cc52:	f011 011f 	ands.w	r1, r1, #31
 800cc56:	d007      	beq.n	800cc68 <__any_on+0x26>
 800cc58:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cc5c:	fa24 f001 	lsr.w	r0, r4, r1
 800cc60:	fa00 f101 	lsl.w	r1, r0, r1
 800cc64:	428c      	cmp	r4, r1
 800cc66:	d10b      	bne.n	800cc80 <__any_on+0x3e>
 800cc68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d803      	bhi.n	800cc78 <__any_on+0x36>
 800cc70:	2000      	movs	r0, #0
 800cc72:	bd10      	pop	{r4, pc}
 800cc74:	4603      	mov	r3, r0
 800cc76:	e7f7      	b.n	800cc68 <__any_on+0x26>
 800cc78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc7c:	2900      	cmp	r1, #0
 800cc7e:	d0f5      	beq.n	800cc6c <__any_on+0x2a>
 800cc80:	2001      	movs	r0, #1
 800cc82:	e7f6      	b.n	800cc72 <__any_on+0x30>

0800cc84 <__ascii_wctomb>:
 800cc84:	4603      	mov	r3, r0
 800cc86:	4608      	mov	r0, r1
 800cc88:	b141      	cbz	r1, 800cc9c <__ascii_wctomb+0x18>
 800cc8a:	2aff      	cmp	r2, #255	@ 0xff
 800cc8c:	d904      	bls.n	800cc98 <__ascii_wctomb+0x14>
 800cc8e:	228a      	movs	r2, #138	@ 0x8a
 800cc90:	601a      	str	r2, [r3, #0]
 800cc92:	f04f 30ff 	mov.w	r0, #4294967295
 800cc96:	4770      	bx	lr
 800cc98:	700a      	strb	r2, [r1, #0]
 800cc9a:	2001      	movs	r0, #1
 800cc9c:	4770      	bx	lr

0800cc9e <__ssputs_r>:
 800cc9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cca2:	688e      	ldr	r6, [r1, #8]
 800cca4:	461f      	mov	r7, r3
 800cca6:	42be      	cmp	r6, r7
 800cca8:	680b      	ldr	r3, [r1, #0]
 800ccaa:	4682      	mov	sl, r0
 800ccac:	460c      	mov	r4, r1
 800ccae:	4690      	mov	r8, r2
 800ccb0:	d82d      	bhi.n	800cd0e <__ssputs_r+0x70>
 800ccb2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ccb6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ccba:	d026      	beq.n	800cd0a <__ssputs_r+0x6c>
 800ccbc:	6965      	ldr	r5, [r4, #20]
 800ccbe:	6909      	ldr	r1, [r1, #16]
 800ccc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ccc4:	eba3 0901 	sub.w	r9, r3, r1
 800ccc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cccc:	1c7b      	adds	r3, r7, #1
 800ccce:	444b      	add	r3, r9
 800ccd0:	106d      	asrs	r5, r5, #1
 800ccd2:	429d      	cmp	r5, r3
 800ccd4:	bf38      	it	cc
 800ccd6:	461d      	movcc	r5, r3
 800ccd8:	0553      	lsls	r3, r2, #21
 800ccda:	d527      	bpl.n	800cd2c <__ssputs_r+0x8e>
 800ccdc:	4629      	mov	r1, r5
 800ccde:	f7ff fa81 	bl	800c1e4 <_malloc_r>
 800cce2:	4606      	mov	r6, r0
 800cce4:	b360      	cbz	r0, 800cd40 <__ssputs_r+0xa2>
 800cce6:	6921      	ldr	r1, [r4, #16]
 800cce8:	464a      	mov	r2, r9
 800ccea:	f7fe f862 	bl	800adb2 <memcpy>
 800ccee:	89a3      	ldrh	r3, [r4, #12]
 800ccf0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ccf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccf8:	81a3      	strh	r3, [r4, #12]
 800ccfa:	6126      	str	r6, [r4, #16]
 800ccfc:	6165      	str	r5, [r4, #20]
 800ccfe:	444e      	add	r6, r9
 800cd00:	eba5 0509 	sub.w	r5, r5, r9
 800cd04:	6026      	str	r6, [r4, #0]
 800cd06:	60a5      	str	r5, [r4, #8]
 800cd08:	463e      	mov	r6, r7
 800cd0a:	42be      	cmp	r6, r7
 800cd0c:	d900      	bls.n	800cd10 <__ssputs_r+0x72>
 800cd0e:	463e      	mov	r6, r7
 800cd10:	6820      	ldr	r0, [r4, #0]
 800cd12:	4632      	mov	r2, r6
 800cd14:	4641      	mov	r1, r8
 800cd16:	f000 fd52 	bl	800d7be <memmove>
 800cd1a:	68a3      	ldr	r3, [r4, #8]
 800cd1c:	1b9b      	subs	r3, r3, r6
 800cd1e:	60a3      	str	r3, [r4, #8]
 800cd20:	6823      	ldr	r3, [r4, #0]
 800cd22:	4433      	add	r3, r6
 800cd24:	6023      	str	r3, [r4, #0]
 800cd26:	2000      	movs	r0, #0
 800cd28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd2c:	462a      	mov	r2, r5
 800cd2e:	f000 fda3 	bl	800d878 <_realloc_r>
 800cd32:	4606      	mov	r6, r0
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d1e0      	bne.n	800ccfa <__ssputs_r+0x5c>
 800cd38:	6921      	ldr	r1, [r4, #16]
 800cd3a:	4650      	mov	r0, sl
 800cd3c:	f7fe fea4 	bl	800ba88 <_free_r>
 800cd40:	230c      	movs	r3, #12
 800cd42:	f8ca 3000 	str.w	r3, [sl]
 800cd46:	89a3      	ldrh	r3, [r4, #12]
 800cd48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd4c:	81a3      	strh	r3, [r4, #12]
 800cd4e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd52:	e7e9      	b.n	800cd28 <__ssputs_r+0x8a>

0800cd54 <_svfiprintf_r>:
 800cd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd58:	4698      	mov	r8, r3
 800cd5a:	898b      	ldrh	r3, [r1, #12]
 800cd5c:	061b      	lsls	r3, r3, #24
 800cd5e:	b09d      	sub	sp, #116	@ 0x74
 800cd60:	4607      	mov	r7, r0
 800cd62:	460d      	mov	r5, r1
 800cd64:	4614      	mov	r4, r2
 800cd66:	d510      	bpl.n	800cd8a <_svfiprintf_r+0x36>
 800cd68:	690b      	ldr	r3, [r1, #16]
 800cd6a:	b973      	cbnz	r3, 800cd8a <_svfiprintf_r+0x36>
 800cd6c:	2140      	movs	r1, #64	@ 0x40
 800cd6e:	f7ff fa39 	bl	800c1e4 <_malloc_r>
 800cd72:	6028      	str	r0, [r5, #0]
 800cd74:	6128      	str	r0, [r5, #16]
 800cd76:	b930      	cbnz	r0, 800cd86 <_svfiprintf_r+0x32>
 800cd78:	230c      	movs	r3, #12
 800cd7a:	603b      	str	r3, [r7, #0]
 800cd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd80:	b01d      	add	sp, #116	@ 0x74
 800cd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd86:	2340      	movs	r3, #64	@ 0x40
 800cd88:	616b      	str	r3, [r5, #20]
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd8e:	2320      	movs	r3, #32
 800cd90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd94:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd98:	2330      	movs	r3, #48	@ 0x30
 800cd9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cf38 <_svfiprintf_r+0x1e4>
 800cd9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cda2:	f04f 0901 	mov.w	r9, #1
 800cda6:	4623      	mov	r3, r4
 800cda8:	469a      	mov	sl, r3
 800cdaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdae:	b10a      	cbz	r2, 800cdb4 <_svfiprintf_r+0x60>
 800cdb0:	2a25      	cmp	r2, #37	@ 0x25
 800cdb2:	d1f9      	bne.n	800cda8 <_svfiprintf_r+0x54>
 800cdb4:	ebba 0b04 	subs.w	fp, sl, r4
 800cdb8:	d00b      	beq.n	800cdd2 <_svfiprintf_r+0x7e>
 800cdba:	465b      	mov	r3, fp
 800cdbc:	4622      	mov	r2, r4
 800cdbe:	4629      	mov	r1, r5
 800cdc0:	4638      	mov	r0, r7
 800cdc2:	f7ff ff6c 	bl	800cc9e <__ssputs_r>
 800cdc6:	3001      	adds	r0, #1
 800cdc8:	f000 80a7 	beq.w	800cf1a <_svfiprintf_r+0x1c6>
 800cdcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdce:	445a      	add	r2, fp
 800cdd0:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdd2:	f89a 3000 	ldrb.w	r3, [sl]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	f000 809f 	beq.w	800cf1a <_svfiprintf_r+0x1c6>
 800cddc:	2300      	movs	r3, #0
 800cdde:	f04f 32ff 	mov.w	r2, #4294967295
 800cde2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cde6:	f10a 0a01 	add.w	sl, sl, #1
 800cdea:	9304      	str	r3, [sp, #16]
 800cdec:	9307      	str	r3, [sp, #28]
 800cdee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cdf2:	931a      	str	r3, [sp, #104]	@ 0x68
 800cdf4:	4654      	mov	r4, sl
 800cdf6:	2205      	movs	r2, #5
 800cdf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdfc:	484e      	ldr	r0, [pc, #312]	@ (800cf38 <_svfiprintf_r+0x1e4>)
 800cdfe:	f7f3 fa17 	bl	8000230 <memchr>
 800ce02:	9a04      	ldr	r2, [sp, #16]
 800ce04:	b9d8      	cbnz	r0, 800ce3e <_svfiprintf_r+0xea>
 800ce06:	06d0      	lsls	r0, r2, #27
 800ce08:	bf44      	itt	mi
 800ce0a:	2320      	movmi	r3, #32
 800ce0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce10:	0711      	lsls	r1, r2, #28
 800ce12:	bf44      	itt	mi
 800ce14:	232b      	movmi	r3, #43	@ 0x2b
 800ce16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce20:	d015      	beq.n	800ce4e <_svfiprintf_r+0xfa>
 800ce22:	9a07      	ldr	r2, [sp, #28]
 800ce24:	4654      	mov	r4, sl
 800ce26:	2000      	movs	r0, #0
 800ce28:	f04f 0c0a 	mov.w	ip, #10
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce32:	3b30      	subs	r3, #48	@ 0x30
 800ce34:	2b09      	cmp	r3, #9
 800ce36:	d94b      	bls.n	800ced0 <_svfiprintf_r+0x17c>
 800ce38:	b1b0      	cbz	r0, 800ce68 <_svfiprintf_r+0x114>
 800ce3a:	9207      	str	r2, [sp, #28]
 800ce3c:	e014      	b.n	800ce68 <_svfiprintf_r+0x114>
 800ce3e:	eba0 0308 	sub.w	r3, r0, r8
 800ce42:	fa09 f303 	lsl.w	r3, r9, r3
 800ce46:	4313      	orrs	r3, r2
 800ce48:	9304      	str	r3, [sp, #16]
 800ce4a:	46a2      	mov	sl, r4
 800ce4c:	e7d2      	b.n	800cdf4 <_svfiprintf_r+0xa0>
 800ce4e:	9b03      	ldr	r3, [sp, #12]
 800ce50:	1d19      	adds	r1, r3, #4
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	9103      	str	r1, [sp, #12]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	bfbb      	ittet	lt
 800ce5a:	425b      	neglt	r3, r3
 800ce5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ce60:	9307      	strge	r3, [sp, #28]
 800ce62:	9307      	strlt	r3, [sp, #28]
 800ce64:	bfb8      	it	lt
 800ce66:	9204      	strlt	r2, [sp, #16]
 800ce68:	7823      	ldrb	r3, [r4, #0]
 800ce6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce6c:	d10a      	bne.n	800ce84 <_svfiprintf_r+0x130>
 800ce6e:	7863      	ldrb	r3, [r4, #1]
 800ce70:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce72:	d132      	bne.n	800ceda <_svfiprintf_r+0x186>
 800ce74:	9b03      	ldr	r3, [sp, #12]
 800ce76:	1d1a      	adds	r2, r3, #4
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	9203      	str	r2, [sp, #12]
 800ce7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce80:	3402      	adds	r4, #2
 800ce82:	9305      	str	r3, [sp, #20]
 800ce84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cf48 <_svfiprintf_r+0x1f4>
 800ce88:	7821      	ldrb	r1, [r4, #0]
 800ce8a:	2203      	movs	r2, #3
 800ce8c:	4650      	mov	r0, sl
 800ce8e:	f7f3 f9cf 	bl	8000230 <memchr>
 800ce92:	b138      	cbz	r0, 800cea4 <_svfiprintf_r+0x150>
 800ce94:	9b04      	ldr	r3, [sp, #16]
 800ce96:	eba0 000a 	sub.w	r0, r0, sl
 800ce9a:	2240      	movs	r2, #64	@ 0x40
 800ce9c:	4082      	lsls	r2, r0
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	3401      	adds	r4, #1
 800cea2:	9304      	str	r3, [sp, #16]
 800cea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cea8:	4824      	ldr	r0, [pc, #144]	@ (800cf3c <_svfiprintf_r+0x1e8>)
 800ceaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ceae:	2206      	movs	r2, #6
 800ceb0:	f7f3 f9be 	bl	8000230 <memchr>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d036      	beq.n	800cf26 <_svfiprintf_r+0x1d2>
 800ceb8:	4b21      	ldr	r3, [pc, #132]	@ (800cf40 <_svfiprintf_r+0x1ec>)
 800ceba:	bb1b      	cbnz	r3, 800cf04 <_svfiprintf_r+0x1b0>
 800cebc:	9b03      	ldr	r3, [sp, #12]
 800cebe:	3307      	adds	r3, #7
 800cec0:	f023 0307 	bic.w	r3, r3, #7
 800cec4:	3308      	adds	r3, #8
 800cec6:	9303      	str	r3, [sp, #12]
 800cec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceca:	4433      	add	r3, r6
 800cecc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cece:	e76a      	b.n	800cda6 <_svfiprintf_r+0x52>
 800ced0:	fb0c 3202 	mla	r2, ip, r2, r3
 800ced4:	460c      	mov	r4, r1
 800ced6:	2001      	movs	r0, #1
 800ced8:	e7a8      	b.n	800ce2c <_svfiprintf_r+0xd8>
 800ceda:	2300      	movs	r3, #0
 800cedc:	3401      	adds	r4, #1
 800cede:	9305      	str	r3, [sp, #20]
 800cee0:	4619      	mov	r1, r3
 800cee2:	f04f 0c0a 	mov.w	ip, #10
 800cee6:	4620      	mov	r0, r4
 800cee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ceec:	3a30      	subs	r2, #48	@ 0x30
 800ceee:	2a09      	cmp	r2, #9
 800cef0:	d903      	bls.n	800cefa <_svfiprintf_r+0x1a6>
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d0c6      	beq.n	800ce84 <_svfiprintf_r+0x130>
 800cef6:	9105      	str	r1, [sp, #20]
 800cef8:	e7c4      	b.n	800ce84 <_svfiprintf_r+0x130>
 800cefa:	fb0c 2101 	mla	r1, ip, r1, r2
 800cefe:	4604      	mov	r4, r0
 800cf00:	2301      	movs	r3, #1
 800cf02:	e7f0      	b.n	800cee6 <_svfiprintf_r+0x192>
 800cf04:	ab03      	add	r3, sp, #12
 800cf06:	9300      	str	r3, [sp, #0]
 800cf08:	462a      	mov	r2, r5
 800cf0a:	4b0e      	ldr	r3, [pc, #56]	@ (800cf44 <_svfiprintf_r+0x1f0>)
 800cf0c:	a904      	add	r1, sp, #16
 800cf0e:	4638      	mov	r0, r7
 800cf10:	f7fc ff42 	bl	8009d98 <_printf_float>
 800cf14:	1c42      	adds	r2, r0, #1
 800cf16:	4606      	mov	r6, r0
 800cf18:	d1d6      	bne.n	800cec8 <_svfiprintf_r+0x174>
 800cf1a:	89ab      	ldrh	r3, [r5, #12]
 800cf1c:	065b      	lsls	r3, r3, #25
 800cf1e:	f53f af2d 	bmi.w	800cd7c <_svfiprintf_r+0x28>
 800cf22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf24:	e72c      	b.n	800cd80 <_svfiprintf_r+0x2c>
 800cf26:	ab03      	add	r3, sp, #12
 800cf28:	9300      	str	r3, [sp, #0]
 800cf2a:	462a      	mov	r2, r5
 800cf2c:	4b05      	ldr	r3, [pc, #20]	@ (800cf44 <_svfiprintf_r+0x1f0>)
 800cf2e:	a904      	add	r1, sp, #16
 800cf30:	4638      	mov	r0, r7
 800cf32:	f7fd f9c9 	bl	800a2c8 <_printf_i>
 800cf36:	e7ed      	b.n	800cf14 <_svfiprintf_r+0x1c0>
 800cf38:	0800ef40 	.word	0x0800ef40
 800cf3c:	0800ef4a 	.word	0x0800ef4a
 800cf40:	08009d99 	.word	0x08009d99
 800cf44:	0800cc9f 	.word	0x0800cc9f
 800cf48:	0800ef46 	.word	0x0800ef46

0800cf4c <_sungetc_r>:
 800cf4c:	b538      	push	{r3, r4, r5, lr}
 800cf4e:	1c4b      	adds	r3, r1, #1
 800cf50:	4614      	mov	r4, r2
 800cf52:	d103      	bne.n	800cf5c <_sungetc_r+0x10>
 800cf54:	f04f 35ff 	mov.w	r5, #4294967295
 800cf58:	4628      	mov	r0, r5
 800cf5a:	bd38      	pop	{r3, r4, r5, pc}
 800cf5c:	8993      	ldrh	r3, [r2, #12]
 800cf5e:	f023 0320 	bic.w	r3, r3, #32
 800cf62:	8193      	strh	r3, [r2, #12]
 800cf64:	6853      	ldr	r3, [r2, #4]
 800cf66:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800cf68:	b2cd      	uxtb	r5, r1
 800cf6a:	b18a      	cbz	r2, 800cf90 <_sungetc_r+0x44>
 800cf6c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800cf6e:	429a      	cmp	r2, r3
 800cf70:	dd08      	ble.n	800cf84 <_sungetc_r+0x38>
 800cf72:	6823      	ldr	r3, [r4, #0]
 800cf74:	1e5a      	subs	r2, r3, #1
 800cf76:	6022      	str	r2, [r4, #0]
 800cf78:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cf7c:	6863      	ldr	r3, [r4, #4]
 800cf7e:	3301      	adds	r3, #1
 800cf80:	6063      	str	r3, [r4, #4]
 800cf82:	e7e9      	b.n	800cf58 <_sungetc_r+0xc>
 800cf84:	4621      	mov	r1, r4
 800cf86:	f000 fbe0 	bl	800d74a <__submore>
 800cf8a:	2800      	cmp	r0, #0
 800cf8c:	d0f1      	beq.n	800cf72 <_sungetc_r+0x26>
 800cf8e:	e7e1      	b.n	800cf54 <_sungetc_r+0x8>
 800cf90:	6921      	ldr	r1, [r4, #16]
 800cf92:	6822      	ldr	r2, [r4, #0]
 800cf94:	b141      	cbz	r1, 800cfa8 <_sungetc_r+0x5c>
 800cf96:	4291      	cmp	r1, r2
 800cf98:	d206      	bcs.n	800cfa8 <_sungetc_r+0x5c>
 800cf9a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800cf9e:	42a9      	cmp	r1, r5
 800cfa0:	d102      	bne.n	800cfa8 <_sungetc_r+0x5c>
 800cfa2:	3a01      	subs	r2, #1
 800cfa4:	6022      	str	r2, [r4, #0]
 800cfa6:	e7ea      	b.n	800cf7e <_sungetc_r+0x32>
 800cfa8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800cfac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfb0:	6363      	str	r3, [r4, #52]	@ 0x34
 800cfb2:	2303      	movs	r3, #3
 800cfb4:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cfb6:	4623      	mov	r3, r4
 800cfb8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cfbc:	6023      	str	r3, [r4, #0]
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	e7de      	b.n	800cf80 <_sungetc_r+0x34>

0800cfc2 <__ssrefill_r>:
 800cfc2:	b510      	push	{r4, lr}
 800cfc4:	460c      	mov	r4, r1
 800cfc6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cfc8:	b169      	cbz	r1, 800cfe6 <__ssrefill_r+0x24>
 800cfca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfce:	4299      	cmp	r1, r3
 800cfd0:	d001      	beq.n	800cfd6 <__ssrefill_r+0x14>
 800cfd2:	f7fe fd59 	bl	800ba88 <_free_r>
 800cfd6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cfd8:	6063      	str	r3, [r4, #4]
 800cfda:	2000      	movs	r0, #0
 800cfdc:	6360      	str	r0, [r4, #52]	@ 0x34
 800cfde:	b113      	cbz	r3, 800cfe6 <__ssrefill_r+0x24>
 800cfe0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800cfe2:	6023      	str	r3, [r4, #0]
 800cfe4:	bd10      	pop	{r4, pc}
 800cfe6:	6923      	ldr	r3, [r4, #16]
 800cfe8:	6023      	str	r3, [r4, #0]
 800cfea:	2300      	movs	r3, #0
 800cfec:	6063      	str	r3, [r4, #4]
 800cfee:	89a3      	ldrh	r3, [r4, #12]
 800cff0:	f043 0320 	orr.w	r3, r3, #32
 800cff4:	81a3      	strh	r3, [r4, #12]
 800cff6:	f04f 30ff 	mov.w	r0, #4294967295
 800cffa:	e7f3      	b.n	800cfe4 <__ssrefill_r+0x22>

0800cffc <__ssvfiscanf_r>:
 800cffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d000:	460c      	mov	r4, r1
 800d002:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800d006:	2100      	movs	r1, #0
 800d008:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d00c:	49a5      	ldr	r1, [pc, #660]	@ (800d2a4 <__ssvfiscanf_r+0x2a8>)
 800d00e:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d010:	f10d 0804 	add.w	r8, sp, #4
 800d014:	49a4      	ldr	r1, [pc, #656]	@ (800d2a8 <__ssvfiscanf_r+0x2ac>)
 800d016:	4fa5      	ldr	r7, [pc, #660]	@ (800d2ac <__ssvfiscanf_r+0x2b0>)
 800d018:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d01c:	4606      	mov	r6, r0
 800d01e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d020:	9300      	str	r3, [sp, #0]
 800d022:	7813      	ldrb	r3, [r2, #0]
 800d024:	2b00      	cmp	r3, #0
 800d026:	f000 8158 	beq.w	800d2da <__ssvfiscanf_r+0x2de>
 800d02a:	5cf9      	ldrb	r1, [r7, r3]
 800d02c:	f011 0108 	ands.w	r1, r1, #8
 800d030:	f102 0501 	add.w	r5, r2, #1
 800d034:	d019      	beq.n	800d06a <__ssvfiscanf_r+0x6e>
 800d036:	6863      	ldr	r3, [r4, #4]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	dd0f      	ble.n	800d05c <__ssvfiscanf_r+0x60>
 800d03c:	6823      	ldr	r3, [r4, #0]
 800d03e:	781a      	ldrb	r2, [r3, #0]
 800d040:	5cba      	ldrb	r2, [r7, r2]
 800d042:	0712      	lsls	r2, r2, #28
 800d044:	d401      	bmi.n	800d04a <__ssvfiscanf_r+0x4e>
 800d046:	462a      	mov	r2, r5
 800d048:	e7eb      	b.n	800d022 <__ssvfiscanf_r+0x26>
 800d04a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d04c:	3201      	adds	r2, #1
 800d04e:	9245      	str	r2, [sp, #276]	@ 0x114
 800d050:	6862      	ldr	r2, [r4, #4]
 800d052:	3301      	adds	r3, #1
 800d054:	3a01      	subs	r2, #1
 800d056:	6062      	str	r2, [r4, #4]
 800d058:	6023      	str	r3, [r4, #0]
 800d05a:	e7ec      	b.n	800d036 <__ssvfiscanf_r+0x3a>
 800d05c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d05e:	4621      	mov	r1, r4
 800d060:	4630      	mov	r0, r6
 800d062:	4798      	blx	r3
 800d064:	2800      	cmp	r0, #0
 800d066:	d0e9      	beq.n	800d03c <__ssvfiscanf_r+0x40>
 800d068:	e7ed      	b.n	800d046 <__ssvfiscanf_r+0x4a>
 800d06a:	2b25      	cmp	r3, #37	@ 0x25
 800d06c:	d012      	beq.n	800d094 <__ssvfiscanf_r+0x98>
 800d06e:	4699      	mov	r9, r3
 800d070:	6863      	ldr	r3, [r4, #4]
 800d072:	2b00      	cmp	r3, #0
 800d074:	f340 8093 	ble.w	800d19e <__ssvfiscanf_r+0x1a2>
 800d078:	6822      	ldr	r2, [r4, #0]
 800d07a:	7813      	ldrb	r3, [r2, #0]
 800d07c:	454b      	cmp	r3, r9
 800d07e:	f040 812c 	bne.w	800d2da <__ssvfiscanf_r+0x2de>
 800d082:	6863      	ldr	r3, [r4, #4]
 800d084:	3b01      	subs	r3, #1
 800d086:	6063      	str	r3, [r4, #4]
 800d088:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d08a:	3201      	adds	r2, #1
 800d08c:	3301      	adds	r3, #1
 800d08e:	6022      	str	r2, [r4, #0]
 800d090:	9345      	str	r3, [sp, #276]	@ 0x114
 800d092:	e7d8      	b.n	800d046 <__ssvfiscanf_r+0x4a>
 800d094:	9141      	str	r1, [sp, #260]	@ 0x104
 800d096:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d098:	7853      	ldrb	r3, [r2, #1]
 800d09a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d09c:	bf02      	ittt	eq
 800d09e:	2310      	moveq	r3, #16
 800d0a0:	1c95      	addeq	r5, r2, #2
 800d0a2:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d0a4:	220a      	movs	r2, #10
 800d0a6:	46a9      	mov	r9, r5
 800d0a8:	f819 1b01 	ldrb.w	r1, [r9], #1
 800d0ac:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d0b0:	2b09      	cmp	r3, #9
 800d0b2:	d91e      	bls.n	800d0f2 <__ssvfiscanf_r+0xf6>
 800d0b4:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800d2b0 <__ssvfiscanf_r+0x2b4>
 800d0b8:	2203      	movs	r2, #3
 800d0ba:	4650      	mov	r0, sl
 800d0bc:	f7f3 f8b8 	bl	8000230 <memchr>
 800d0c0:	b138      	cbz	r0, 800d0d2 <__ssvfiscanf_r+0xd6>
 800d0c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d0c4:	eba0 000a 	sub.w	r0, r0, sl
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	4083      	lsls	r3, r0
 800d0cc:	4313      	orrs	r3, r2
 800d0ce:	9341      	str	r3, [sp, #260]	@ 0x104
 800d0d0:	464d      	mov	r5, r9
 800d0d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d0d6:	2b78      	cmp	r3, #120	@ 0x78
 800d0d8:	d806      	bhi.n	800d0e8 <__ssvfiscanf_r+0xec>
 800d0da:	2b57      	cmp	r3, #87	@ 0x57
 800d0dc:	d810      	bhi.n	800d100 <__ssvfiscanf_r+0x104>
 800d0de:	2b25      	cmp	r3, #37	@ 0x25
 800d0e0:	d0c5      	beq.n	800d06e <__ssvfiscanf_r+0x72>
 800d0e2:	d857      	bhi.n	800d194 <__ssvfiscanf_r+0x198>
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d065      	beq.n	800d1b4 <__ssvfiscanf_r+0x1b8>
 800d0e8:	2303      	movs	r3, #3
 800d0ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d0ec:	230a      	movs	r3, #10
 800d0ee:	9342      	str	r3, [sp, #264]	@ 0x108
 800d0f0:	e078      	b.n	800d1e4 <__ssvfiscanf_r+0x1e8>
 800d0f2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d0f4:	fb02 1103 	mla	r1, r2, r3, r1
 800d0f8:	3930      	subs	r1, #48	@ 0x30
 800d0fa:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d0fc:	464d      	mov	r5, r9
 800d0fe:	e7d2      	b.n	800d0a6 <__ssvfiscanf_r+0xaa>
 800d100:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d104:	2a20      	cmp	r2, #32
 800d106:	d8ef      	bhi.n	800d0e8 <__ssvfiscanf_r+0xec>
 800d108:	a101      	add	r1, pc, #4	@ (adr r1, 800d110 <__ssvfiscanf_r+0x114>)
 800d10a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d10e:	bf00      	nop
 800d110:	0800d1c3 	.word	0x0800d1c3
 800d114:	0800d0e9 	.word	0x0800d0e9
 800d118:	0800d0e9 	.word	0x0800d0e9
 800d11c:	0800d21d 	.word	0x0800d21d
 800d120:	0800d0e9 	.word	0x0800d0e9
 800d124:	0800d0e9 	.word	0x0800d0e9
 800d128:	0800d0e9 	.word	0x0800d0e9
 800d12c:	0800d0e9 	.word	0x0800d0e9
 800d130:	0800d0e9 	.word	0x0800d0e9
 800d134:	0800d0e9 	.word	0x0800d0e9
 800d138:	0800d0e9 	.word	0x0800d0e9
 800d13c:	0800d233 	.word	0x0800d233
 800d140:	0800d219 	.word	0x0800d219
 800d144:	0800d19b 	.word	0x0800d19b
 800d148:	0800d19b 	.word	0x0800d19b
 800d14c:	0800d19b 	.word	0x0800d19b
 800d150:	0800d0e9 	.word	0x0800d0e9
 800d154:	0800d1d5 	.word	0x0800d1d5
 800d158:	0800d0e9 	.word	0x0800d0e9
 800d15c:	0800d0e9 	.word	0x0800d0e9
 800d160:	0800d0e9 	.word	0x0800d0e9
 800d164:	0800d0e9 	.word	0x0800d0e9
 800d168:	0800d243 	.word	0x0800d243
 800d16c:	0800d1dd 	.word	0x0800d1dd
 800d170:	0800d1bb 	.word	0x0800d1bb
 800d174:	0800d0e9 	.word	0x0800d0e9
 800d178:	0800d0e9 	.word	0x0800d0e9
 800d17c:	0800d23f 	.word	0x0800d23f
 800d180:	0800d0e9 	.word	0x0800d0e9
 800d184:	0800d219 	.word	0x0800d219
 800d188:	0800d0e9 	.word	0x0800d0e9
 800d18c:	0800d0e9 	.word	0x0800d0e9
 800d190:	0800d1c3 	.word	0x0800d1c3
 800d194:	3b45      	subs	r3, #69	@ 0x45
 800d196:	2b02      	cmp	r3, #2
 800d198:	d8a6      	bhi.n	800d0e8 <__ssvfiscanf_r+0xec>
 800d19a:	2305      	movs	r3, #5
 800d19c:	e021      	b.n	800d1e2 <__ssvfiscanf_r+0x1e6>
 800d19e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d1a0:	4621      	mov	r1, r4
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	4798      	blx	r3
 800d1a6:	2800      	cmp	r0, #0
 800d1a8:	f43f af66 	beq.w	800d078 <__ssvfiscanf_r+0x7c>
 800d1ac:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d1ae:	2800      	cmp	r0, #0
 800d1b0:	f040 808b 	bne.w	800d2ca <__ssvfiscanf_r+0x2ce>
 800d1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b8:	e08b      	b.n	800d2d2 <__ssvfiscanf_r+0x2d6>
 800d1ba:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d1bc:	f042 0220 	orr.w	r2, r2, #32
 800d1c0:	9241      	str	r2, [sp, #260]	@ 0x104
 800d1c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d1c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d1c8:	9241      	str	r2, [sp, #260]	@ 0x104
 800d1ca:	2210      	movs	r2, #16
 800d1cc:	2b6e      	cmp	r3, #110	@ 0x6e
 800d1ce:	9242      	str	r2, [sp, #264]	@ 0x108
 800d1d0:	d902      	bls.n	800d1d8 <__ssvfiscanf_r+0x1dc>
 800d1d2:	e005      	b.n	800d1e0 <__ssvfiscanf_r+0x1e4>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	9342      	str	r3, [sp, #264]	@ 0x108
 800d1d8:	2303      	movs	r3, #3
 800d1da:	e002      	b.n	800d1e2 <__ssvfiscanf_r+0x1e6>
 800d1dc:	2308      	movs	r3, #8
 800d1de:	9342      	str	r3, [sp, #264]	@ 0x108
 800d1e0:	2304      	movs	r3, #4
 800d1e2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d1e4:	6863      	ldr	r3, [r4, #4]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	dd39      	ble.n	800d25e <__ssvfiscanf_r+0x262>
 800d1ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d1ec:	0659      	lsls	r1, r3, #25
 800d1ee:	d404      	bmi.n	800d1fa <__ssvfiscanf_r+0x1fe>
 800d1f0:	6823      	ldr	r3, [r4, #0]
 800d1f2:	781a      	ldrb	r2, [r3, #0]
 800d1f4:	5cba      	ldrb	r2, [r7, r2]
 800d1f6:	0712      	lsls	r2, r2, #28
 800d1f8:	d438      	bmi.n	800d26c <__ssvfiscanf_r+0x270>
 800d1fa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d1fc:	2b02      	cmp	r3, #2
 800d1fe:	dc47      	bgt.n	800d290 <__ssvfiscanf_r+0x294>
 800d200:	466b      	mov	r3, sp
 800d202:	4622      	mov	r2, r4
 800d204:	a941      	add	r1, sp, #260	@ 0x104
 800d206:	4630      	mov	r0, r6
 800d208:	f000 f86c 	bl	800d2e4 <_scanf_chars>
 800d20c:	2801      	cmp	r0, #1
 800d20e:	d064      	beq.n	800d2da <__ssvfiscanf_r+0x2de>
 800d210:	2802      	cmp	r0, #2
 800d212:	f47f af18 	bne.w	800d046 <__ssvfiscanf_r+0x4a>
 800d216:	e7c9      	b.n	800d1ac <__ssvfiscanf_r+0x1b0>
 800d218:	220a      	movs	r2, #10
 800d21a:	e7d7      	b.n	800d1cc <__ssvfiscanf_r+0x1d0>
 800d21c:	4629      	mov	r1, r5
 800d21e:	4640      	mov	r0, r8
 800d220:	f000 fa5a 	bl	800d6d8 <__sccl>
 800d224:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d22a:	9341      	str	r3, [sp, #260]	@ 0x104
 800d22c:	4605      	mov	r5, r0
 800d22e:	2301      	movs	r3, #1
 800d230:	e7d7      	b.n	800d1e2 <__ssvfiscanf_r+0x1e6>
 800d232:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d238:	9341      	str	r3, [sp, #260]	@ 0x104
 800d23a:	2300      	movs	r3, #0
 800d23c:	e7d1      	b.n	800d1e2 <__ssvfiscanf_r+0x1e6>
 800d23e:	2302      	movs	r3, #2
 800d240:	e7cf      	b.n	800d1e2 <__ssvfiscanf_r+0x1e6>
 800d242:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d244:	06c3      	lsls	r3, r0, #27
 800d246:	f53f aefe 	bmi.w	800d046 <__ssvfiscanf_r+0x4a>
 800d24a:	9b00      	ldr	r3, [sp, #0]
 800d24c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d24e:	1d19      	adds	r1, r3, #4
 800d250:	9100      	str	r1, [sp, #0]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	07c0      	lsls	r0, r0, #31
 800d256:	bf4c      	ite	mi
 800d258:	801a      	strhmi	r2, [r3, #0]
 800d25a:	601a      	strpl	r2, [r3, #0]
 800d25c:	e6f3      	b.n	800d046 <__ssvfiscanf_r+0x4a>
 800d25e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d260:	4621      	mov	r1, r4
 800d262:	4630      	mov	r0, r6
 800d264:	4798      	blx	r3
 800d266:	2800      	cmp	r0, #0
 800d268:	d0bf      	beq.n	800d1ea <__ssvfiscanf_r+0x1ee>
 800d26a:	e79f      	b.n	800d1ac <__ssvfiscanf_r+0x1b0>
 800d26c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d26e:	3201      	adds	r2, #1
 800d270:	9245      	str	r2, [sp, #276]	@ 0x114
 800d272:	6862      	ldr	r2, [r4, #4]
 800d274:	3a01      	subs	r2, #1
 800d276:	2a00      	cmp	r2, #0
 800d278:	6062      	str	r2, [r4, #4]
 800d27a:	dd02      	ble.n	800d282 <__ssvfiscanf_r+0x286>
 800d27c:	3301      	adds	r3, #1
 800d27e:	6023      	str	r3, [r4, #0]
 800d280:	e7b6      	b.n	800d1f0 <__ssvfiscanf_r+0x1f4>
 800d282:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d284:	4621      	mov	r1, r4
 800d286:	4630      	mov	r0, r6
 800d288:	4798      	blx	r3
 800d28a:	2800      	cmp	r0, #0
 800d28c:	d0b0      	beq.n	800d1f0 <__ssvfiscanf_r+0x1f4>
 800d28e:	e78d      	b.n	800d1ac <__ssvfiscanf_r+0x1b0>
 800d290:	2b04      	cmp	r3, #4
 800d292:	dc0f      	bgt.n	800d2b4 <__ssvfiscanf_r+0x2b8>
 800d294:	466b      	mov	r3, sp
 800d296:	4622      	mov	r2, r4
 800d298:	a941      	add	r1, sp, #260	@ 0x104
 800d29a:	4630      	mov	r0, r6
 800d29c:	f000 f87c 	bl	800d398 <_scanf_i>
 800d2a0:	e7b4      	b.n	800d20c <__ssvfiscanf_r+0x210>
 800d2a2:	bf00      	nop
 800d2a4:	0800cf4d 	.word	0x0800cf4d
 800d2a8:	0800cfc3 	.word	0x0800cfc3
 800d2ac:	0800ebb9 	.word	0x0800ebb9
 800d2b0:	0800ef46 	.word	0x0800ef46
 800d2b4:	4b0a      	ldr	r3, [pc, #40]	@ (800d2e0 <__ssvfiscanf_r+0x2e4>)
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	f43f aec5 	beq.w	800d046 <__ssvfiscanf_r+0x4a>
 800d2bc:	466b      	mov	r3, sp
 800d2be:	4622      	mov	r2, r4
 800d2c0:	a941      	add	r1, sp, #260	@ 0x104
 800d2c2:	4630      	mov	r0, r6
 800d2c4:	f7fd f920 	bl	800a508 <_scanf_float>
 800d2c8:	e7a0      	b.n	800d20c <__ssvfiscanf_r+0x210>
 800d2ca:	89a3      	ldrh	r3, [r4, #12]
 800d2cc:	065b      	lsls	r3, r3, #25
 800d2ce:	f53f af71 	bmi.w	800d1b4 <__ssvfiscanf_r+0x1b8>
 800d2d2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800d2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2da:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d2dc:	e7f9      	b.n	800d2d2 <__ssvfiscanf_r+0x2d6>
 800d2de:	bf00      	nop
 800d2e0:	0800a509 	.word	0x0800a509

0800d2e4 <_scanf_chars>:
 800d2e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2e8:	4615      	mov	r5, r2
 800d2ea:	688a      	ldr	r2, [r1, #8]
 800d2ec:	4680      	mov	r8, r0
 800d2ee:	460c      	mov	r4, r1
 800d2f0:	b932      	cbnz	r2, 800d300 <_scanf_chars+0x1c>
 800d2f2:	698a      	ldr	r2, [r1, #24]
 800d2f4:	2a00      	cmp	r2, #0
 800d2f6:	bf14      	ite	ne
 800d2f8:	f04f 32ff 	movne.w	r2, #4294967295
 800d2fc:	2201      	moveq	r2, #1
 800d2fe:	608a      	str	r2, [r1, #8]
 800d300:	6822      	ldr	r2, [r4, #0]
 800d302:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800d394 <_scanf_chars+0xb0>
 800d306:	06d1      	lsls	r1, r2, #27
 800d308:	bf5f      	itttt	pl
 800d30a:	681a      	ldrpl	r2, [r3, #0]
 800d30c:	1d11      	addpl	r1, r2, #4
 800d30e:	6019      	strpl	r1, [r3, #0]
 800d310:	6816      	ldrpl	r6, [r2, #0]
 800d312:	2700      	movs	r7, #0
 800d314:	69a0      	ldr	r0, [r4, #24]
 800d316:	b188      	cbz	r0, 800d33c <_scanf_chars+0x58>
 800d318:	2801      	cmp	r0, #1
 800d31a:	d107      	bne.n	800d32c <_scanf_chars+0x48>
 800d31c:	682b      	ldr	r3, [r5, #0]
 800d31e:	781a      	ldrb	r2, [r3, #0]
 800d320:	6963      	ldr	r3, [r4, #20]
 800d322:	5c9b      	ldrb	r3, [r3, r2]
 800d324:	b953      	cbnz	r3, 800d33c <_scanf_chars+0x58>
 800d326:	2f00      	cmp	r7, #0
 800d328:	d031      	beq.n	800d38e <_scanf_chars+0xaa>
 800d32a:	e022      	b.n	800d372 <_scanf_chars+0x8e>
 800d32c:	2802      	cmp	r0, #2
 800d32e:	d120      	bne.n	800d372 <_scanf_chars+0x8e>
 800d330:	682b      	ldr	r3, [r5, #0]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d338:	071b      	lsls	r3, r3, #28
 800d33a:	d41a      	bmi.n	800d372 <_scanf_chars+0x8e>
 800d33c:	6823      	ldr	r3, [r4, #0]
 800d33e:	06da      	lsls	r2, r3, #27
 800d340:	bf5e      	ittt	pl
 800d342:	682b      	ldrpl	r3, [r5, #0]
 800d344:	781b      	ldrbpl	r3, [r3, #0]
 800d346:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d34a:	682a      	ldr	r2, [r5, #0]
 800d34c:	686b      	ldr	r3, [r5, #4]
 800d34e:	3201      	adds	r2, #1
 800d350:	602a      	str	r2, [r5, #0]
 800d352:	68a2      	ldr	r2, [r4, #8]
 800d354:	3b01      	subs	r3, #1
 800d356:	3a01      	subs	r2, #1
 800d358:	606b      	str	r3, [r5, #4]
 800d35a:	3701      	adds	r7, #1
 800d35c:	60a2      	str	r2, [r4, #8]
 800d35e:	b142      	cbz	r2, 800d372 <_scanf_chars+0x8e>
 800d360:	2b00      	cmp	r3, #0
 800d362:	dcd7      	bgt.n	800d314 <_scanf_chars+0x30>
 800d364:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d368:	4629      	mov	r1, r5
 800d36a:	4640      	mov	r0, r8
 800d36c:	4798      	blx	r3
 800d36e:	2800      	cmp	r0, #0
 800d370:	d0d0      	beq.n	800d314 <_scanf_chars+0x30>
 800d372:	6823      	ldr	r3, [r4, #0]
 800d374:	f013 0310 	ands.w	r3, r3, #16
 800d378:	d105      	bne.n	800d386 <_scanf_chars+0xa2>
 800d37a:	68e2      	ldr	r2, [r4, #12]
 800d37c:	3201      	adds	r2, #1
 800d37e:	60e2      	str	r2, [r4, #12]
 800d380:	69a2      	ldr	r2, [r4, #24]
 800d382:	b102      	cbz	r2, 800d386 <_scanf_chars+0xa2>
 800d384:	7033      	strb	r3, [r6, #0]
 800d386:	6923      	ldr	r3, [r4, #16]
 800d388:	443b      	add	r3, r7
 800d38a:	6123      	str	r3, [r4, #16]
 800d38c:	2000      	movs	r0, #0
 800d38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d392:	bf00      	nop
 800d394:	0800ebb9 	.word	0x0800ebb9

0800d398 <_scanf_i>:
 800d398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39c:	4698      	mov	r8, r3
 800d39e:	4b74      	ldr	r3, [pc, #464]	@ (800d570 <_scanf_i+0x1d8>)
 800d3a0:	460c      	mov	r4, r1
 800d3a2:	4682      	mov	sl, r0
 800d3a4:	4616      	mov	r6, r2
 800d3a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d3aa:	b087      	sub	sp, #28
 800d3ac:	ab03      	add	r3, sp, #12
 800d3ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d3b2:	4b70      	ldr	r3, [pc, #448]	@ (800d574 <_scanf_i+0x1dc>)
 800d3b4:	69a1      	ldr	r1, [r4, #24]
 800d3b6:	4a70      	ldr	r2, [pc, #448]	@ (800d578 <_scanf_i+0x1e0>)
 800d3b8:	2903      	cmp	r1, #3
 800d3ba:	bf08      	it	eq
 800d3bc:	461a      	moveq	r2, r3
 800d3be:	68a3      	ldr	r3, [r4, #8]
 800d3c0:	9201      	str	r2, [sp, #4]
 800d3c2:	1e5a      	subs	r2, r3, #1
 800d3c4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d3c8:	bf88      	it	hi
 800d3ca:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d3ce:	4627      	mov	r7, r4
 800d3d0:	bf82      	ittt	hi
 800d3d2:	eb03 0905 	addhi.w	r9, r3, r5
 800d3d6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d3da:	60a3      	strhi	r3, [r4, #8]
 800d3dc:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d3e0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d3e4:	bf98      	it	ls
 800d3e6:	f04f 0900 	movls.w	r9, #0
 800d3ea:	6023      	str	r3, [r4, #0]
 800d3ec:	463d      	mov	r5, r7
 800d3ee:	f04f 0b00 	mov.w	fp, #0
 800d3f2:	6831      	ldr	r1, [r6, #0]
 800d3f4:	ab03      	add	r3, sp, #12
 800d3f6:	7809      	ldrb	r1, [r1, #0]
 800d3f8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d3fc:	2202      	movs	r2, #2
 800d3fe:	f7f2 ff17 	bl	8000230 <memchr>
 800d402:	b328      	cbz	r0, 800d450 <_scanf_i+0xb8>
 800d404:	f1bb 0f01 	cmp.w	fp, #1
 800d408:	d159      	bne.n	800d4be <_scanf_i+0x126>
 800d40a:	6862      	ldr	r2, [r4, #4]
 800d40c:	b92a      	cbnz	r2, 800d41a <_scanf_i+0x82>
 800d40e:	6822      	ldr	r2, [r4, #0]
 800d410:	2108      	movs	r1, #8
 800d412:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d416:	6061      	str	r1, [r4, #4]
 800d418:	6022      	str	r2, [r4, #0]
 800d41a:	6822      	ldr	r2, [r4, #0]
 800d41c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d420:	6022      	str	r2, [r4, #0]
 800d422:	68a2      	ldr	r2, [r4, #8]
 800d424:	1e51      	subs	r1, r2, #1
 800d426:	60a1      	str	r1, [r4, #8]
 800d428:	b192      	cbz	r2, 800d450 <_scanf_i+0xb8>
 800d42a:	6832      	ldr	r2, [r6, #0]
 800d42c:	1c51      	adds	r1, r2, #1
 800d42e:	6031      	str	r1, [r6, #0]
 800d430:	7812      	ldrb	r2, [r2, #0]
 800d432:	f805 2b01 	strb.w	r2, [r5], #1
 800d436:	6872      	ldr	r2, [r6, #4]
 800d438:	3a01      	subs	r2, #1
 800d43a:	2a00      	cmp	r2, #0
 800d43c:	6072      	str	r2, [r6, #4]
 800d43e:	dc07      	bgt.n	800d450 <_scanf_i+0xb8>
 800d440:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d444:	4631      	mov	r1, r6
 800d446:	4650      	mov	r0, sl
 800d448:	4790      	blx	r2
 800d44a:	2800      	cmp	r0, #0
 800d44c:	f040 8085 	bne.w	800d55a <_scanf_i+0x1c2>
 800d450:	f10b 0b01 	add.w	fp, fp, #1
 800d454:	f1bb 0f03 	cmp.w	fp, #3
 800d458:	d1cb      	bne.n	800d3f2 <_scanf_i+0x5a>
 800d45a:	6863      	ldr	r3, [r4, #4]
 800d45c:	b90b      	cbnz	r3, 800d462 <_scanf_i+0xca>
 800d45e:	230a      	movs	r3, #10
 800d460:	6063      	str	r3, [r4, #4]
 800d462:	6863      	ldr	r3, [r4, #4]
 800d464:	4945      	ldr	r1, [pc, #276]	@ (800d57c <_scanf_i+0x1e4>)
 800d466:	6960      	ldr	r0, [r4, #20]
 800d468:	1ac9      	subs	r1, r1, r3
 800d46a:	f000 f935 	bl	800d6d8 <__sccl>
 800d46e:	f04f 0b00 	mov.w	fp, #0
 800d472:	68a3      	ldr	r3, [r4, #8]
 800d474:	6822      	ldr	r2, [r4, #0]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d03d      	beq.n	800d4f6 <_scanf_i+0x15e>
 800d47a:	6831      	ldr	r1, [r6, #0]
 800d47c:	6960      	ldr	r0, [r4, #20]
 800d47e:	f891 c000 	ldrb.w	ip, [r1]
 800d482:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d486:	2800      	cmp	r0, #0
 800d488:	d035      	beq.n	800d4f6 <_scanf_i+0x15e>
 800d48a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d48e:	d124      	bne.n	800d4da <_scanf_i+0x142>
 800d490:	0510      	lsls	r0, r2, #20
 800d492:	d522      	bpl.n	800d4da <_scanf_i+0x142>
 800d494:	f10b 0b01 	add.w	fp, fp, #1
 800d498:	f1b9 0f00 	cmp.w	r9, #0
 800d49c:	d003      	beq.n	800d4a6 <_scanf_i+0x10e>
 800d49e:	3301      	adds	r3, #1
 800d4a0:	f109 39ff 	add.w	r9, r9, #4294967295
 800d4a4:	60a3      	str	r3, [r4, #8]
 800d4a6:	6873      	ldr	r3, [r6, #4]
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	6073      	str	r3, [r6, #4]
 800d4ae:	dd1b      	ble.n	800d4e8 <_scanf_i+0x150>
 800d4b0:	6833      	ldr	r3, [r6, #0]
 800d4b2:	3301      	adds	r3, #1
 800d4b4:	6033      	str	r3, [r6, #0]
 800d4b6:	68a3      	ldr	r3, [r4, #8]
 800d4b8:	3b01      	subs	r3, #1
 800d4ba:	60a3      	str	r3, [r4, #8]
 800d4bc:	e7d9      	b.n	800d472 <_scanf_i+0xda>
 800d4be:	f1bb 0f02 	cmp.w	fp, #2
 800d4c2:	d1ae      	bne.n	800d422 <_scanf_i+0x8a>
 800d4c4:	6822      	ldr	r2, [r4, #0]
 800d4c6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d4ca:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d4ce:	d1bf      	bne.n	800d450 <_scanf_i+0xb8>
 800d4d0:	2110      	movs	r1, #16
 800d4d2:	6061      	str	r1, [r4, #4]
 800d4d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d4d8:	e7a2      	b.n	800d420 <_scanf_i+0x88>
 800d4da:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d4de:	6022      	str	r2, [r4, #0]
 800d4e0:	780b      	ldrb	r3, [r1, #0]
 800d4e2:	f805 3b01 	strb.w	r3, [r5], #1
 800d4e6:	e7de      	b.n	800d4a6 <_scanf_i+0x10e>
 800d4e8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d4ec:	4631      	mov	r1, r6
 800d4ee:	4650      	mov	r0, sl
 800d4f0:	4798      	blx	r3
 800d4f2:	2800      	cmp	r0, #0
 800d4f4:	d0df      	beq.n	800d4b6 <_scanf_i+0x11e>
 800d4f6:	6823      	ldr	r3, [r4, #0]
 800d4f8:	05d9      	lsls	r1, r3, #23
 800d4fa:	d50d      	bpl.n	800d518 <_scanf_i+0x180>
 800d4fc:	42bd      	cmp	r5, r7
 800d4fe:	d909      	bls.n	800d514 <_scanf_i+0x17c>
 800d500:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d504:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d508:	4632      	mov	r2, r6
 800d50a:	4650      	mov	r0, sl
 800d50c:	4798      	blx	r3
 800d50e:	f105 39ff 	add.w	r9, r5, #4294967295
 800d512:	464d      	mov	r5, r9
 800d514:	42bd      	cmp	r5, r7
 800d516:	d028      	beq.n	800d56a <_scanf_i+0x1d2>
 800d518:	6822      	ldr	r2, [r4, #0]
 800d51a:	f012 0210 	ands.w	r2, r2, #16
 800d51e:	d113      	bne.n	800d548 <_scanf_i+0x1b0>
 800d520:	702a      	strb	r2, [r5, #0]
 800d522:	6863      	ldr	r3, [r4, #4]
 800d524:	9e01      	ldr	r6, [sp, #4]
 800d526:	4639      	mov	r1, r7
 800d528:	4650      	mov	r0, sl
 800d52a:	47b0      	blx	r6
 800d52c:	f8d8 3000 	ldr.w	r3, [r8]
 800d530:	6821      	ldr	r1, [r4, #0]
 800d532:	1d1a      	adds	r2, r3, #4
 800d534:	f8c8 2000 	str.w	r2, [r8]
 800d538:	f011 0f20 	tst.w	r1, #32
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	d00f      	beq.n	800d560 <_scanf_i+0x1c8>
 800d540:	6018      	str	r0, [r3, #0]
 800d542:	68e3      	ldr	r3, [r4, #12]
 800d544:	3301      	adds	r3, #1
 800d546:	60e3      	str	r3, [r4, #12]
 800d548:	6923      	ldr	r3, [r4, #16]
 800d54a:	1bed      	subs	r5, r5, r7
 800d54c:	445d      	add	r5, fp
 800d54e:	442b      	add	r3, r5
 800d550:	6123      	str	r3, [r4, #16]
 800d552:	2000      	movs	r0, #0
 800d554:	b007      	add	sp, #28
 800d556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d55a:	f04f 0b00 	mov.w	fp, #0
 800d55e:	e7ca      	b.n	800d4f6 <_scanf_i+0x15e>
 800d560:	07ca      	lsls	r2, r1, #31
 800d562:	bf4c      	ite	mi
 800d564:	8018      	strhmi	r0, [r3, #0]
 800d566:	6018      	strpl	r0, [r3, #0]
 800d568:	e7eb      	b.n	800d542 <_scanf_i+0x1aa>
 800d56a:	2001      	movs	r0, #1
 800d56c:	e7f2      	b.n	800d554 <_scanf_i+0x1bc>
 800d56e:	bf00      	nop
 800d570:	0800eb40 	.word	0x0800eb40
 800d574:	08009c41 	.word	0x08009c41
 800d578:	0800d9b1 	.word	0x0800d9b1
 800d57c:	0800ef61 	.word	0x0800ef61

0800d580 <__sflush_r>:
 800d580:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d588:	0716      	lsls	r6, r2, #28
 800d58a:	4605      	mov	r5, r0
 800d58c:	460c      	mov	r4, r1
 800d58e:	d454      	bmi.n	800d63a <__sflush_r+0xba>
 800d590:	684b      	ldr	r3, [r1, #4]
 800d592:	2b00      	cmp	r3, #0
 800d594:	dc02      	bgt.n	800d59c <__sflush_r+0x1c>
 800d596:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d598:	2b00      	cmp	r3, #0
 800d59a:	dd48      	ble.n	800d62e <__sflush_r+0xae>
 800d59c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d59e:	2e00      	cmp	r6, #0
 800d5a0:	d045      	beq.n	800d62e <__sflush_r+0xae>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d5a8:	682f      	ldr	r7, [r5, #0]
 800d5aa:	6a21      	ldr	r1, [r4, #32]
 800d5ac:	602b      	str	r3, [r5, #0]
 800d5ae:	d030      	beq.n	800d612 <__sflush_r+0x92>
 800d5b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d5b2:	89a3      	ldrh	r3, [r4, #12]
 800d5b4:	0759      	lsls	r1, r3, #29
 800d5b6:	d505      	bpl.n	800d5c4 <__sflush_r+0x44>
 800d5b8:	6863      	ldr	r3, [r4, #4]
 800d5ba:	1ad2      	subs	r2, r2, r3
 800d5bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d5be:	b10b      	cbz	r3, 800d5c4 <__sflush_r+0x44>
 800d5c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d5c2:	1ad2      	subs	r2, r2, r3
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d5c8:	6a21      	ldr	r1, [r4, #32]
 800d5ca:	4628      	mov	r0, r5
 800d5cc:	47b0      	blx	r6
 800d5ce:	1c43      	adds	r3, r0, #1
 800d5d0:	89a3      	ldrh	r3, [r4, #12]
 800d5d2:	d106      	bne.n	800d5e2 <__sflush_r+0x62>
 800d5d4:	6829      	ldr	r1, [r5, #0]
 800d5d6:	291d      	cmp	r1, #29
 800d5d8:	d82b      	bhi.n	800d632 <__sflush_r+0xb2>
 800d5da:	4a2a      	ldr	r2, [pc, #168]	@ (800d684 <__sflush_r+0x104>)
 800d5dc:	410a      	asrs	r2, r1
 800d5de:	07d6      	lsls	r6, r2, #31
 800d5e0:	d427      	bmi.n	800d632 <__sflush_r+0xb2>
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	6062      	str	r2, [r4, #4]
 800d5e6:	04d9      	lsls	r1, r3, #19
 800d5e8:	6922      	ldr	r2, [r4, #16]
 800d5ea:	6022      	str	r2, [r4, #0]
 800d5ec:	d504      	bpl.n	800d5f8 <__sflush_r+0x78>
 800d5ee:	1c42      	adds	r2, r0, #1
 800d5f0:	d101      	bne.n	800d5f6 <__sflush_r+0x76>
 800d5f2:	682b      	ldr	r3, [r5, #0]
 800d5f4:	b903      	cbnz	r3, 800d5f8 <__sflush_r+0x78>
 800d5f6:	6560      	str	r0, [r4, #84]	@ 0x54
 800d5f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5fa:	602f      	str	r7, [r5, #0]
 800d5fc:	b1b9      	cbz	r1, 800d62e <__sflush_r+0xae>
 800d5fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d602:	4299      	cmp	r1, r3
 800d604:	d002      	beq.n	800d60c <__sflush_r+0x8c>
 800d606:	4628      	mov	r0, r5
 800d608:	f7fe fa3e 	bl	800ba88 <_free_r>
 800d60c:	2300      	movs	r3, #0
 800d60e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d610:	e00d      	b.n	800d62e <__sflush_r+0xae>
 800d612:	2301      	movs	r3, #1
 800d614:	4628      	mov	r0, r5
 800d616:	47b0      	blx	r6
 800d618:	4602      	mov	r2, r0
 800d61a:	1c50      	adds	r0, r2, #1
 800d61c:	d1c9      	bne.n	800d5b2 <__sflush_r+0x32>
 800d61e:	682b      	ldr	r3, [r5, #0]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d0c6      	beq.n	800d5b2 <__sflush_r+0x32>
 800d624:	2b1d      	cmp	r3, #29
 800d626:	d001      	beq.n	800d62c <__sflush_r+0xac>
 800d628:	2b16      	cmp	r3, #22
 800d62a:	d11e      	bne.n	800d66a <__sflush_r+0xea>
 800d62c:	602f      	str	r7, [r5, #0]
 800d62e:	2000      	movs	r0, #0
 800d630:	e022      	b.n	800d678 <__sflush_r+0xf8>
 800d632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d636:	b21b      	sxth	r3, r3
 800d638:	e01b      	b.n	800d672 <__sflush_r+0xf2>
 800d63a:	690f      	ldr	r7, [r1, #16]
 800d63c:	2f00      	cmp	r7, #0
 800d63e:	d0f6      	beq.n	800d62e <__sflush_r+0xae>
 800d640:	0793      	lsls	r3, r2, #30
 800d642:	680e      	ldr	r6, [r1, #0]
 800d644:	bf08      	it	eq
 800d646:	694b      	ldreq	r3, [r1, #20]
 800d648:	600f      	str	r7, [r1, #0]
 800d64a:	bf18      	it	ne
 800d64c:	2300      	movne	r3, #0
 800d64e:	eba6 0807 	sub.w	r8, r6, r7
 800d652:	608b      	str	r3, [r1, #8]
 800d654:	f1b8 0f00 	cmp.w	r8, #0
 800d658:	dde9      	ble.n	800d62e <__sflush_r+0xae>
 800d65a:	6a21      	ldr	r1, [r4, #32]
 800d65c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d65e:	4643      	mov	r3, r8
 800d660:	463a      	mov	r2, r7
 800d662:	4628      	mov	r0, r5
 800d664:	47b0      	blx	r6
 800d666:	2800      	cmp	r0, #0
 800d668:	dc08      	bgt.n	800d67c <__sflush_r+0xfc>
 800d66a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d66e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d672:	81a3      	strh	r3, [r4, #12]
 800d674:	f04f 30ff 	mov.w	r0, #4294967295
 800d678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d67c:	4407      	add	r7, r0
 800d67e:	eba8 0800 	sub.w	r8, r8, r0
 800d682:	e7e7      	b.n	800d654 <__sflush_r+0xd4>
 800d684:	dfbffffe 	.word	0xdfbffffe

0800d688 <_fflush_r>:
 800d688:	b538      	push	{r3, r4, r5, lr}
 800d68a:	690b      	ldr	r3, [r1, #16]
 800d68c:	4605      	mov	r5, r0
 800d68e:	460c      	mov	r4, r1
 800d690:	b913      	cbnz	r3, 800d698 <_fflush_r+0x10>
 800d692:	2500      	movs	r5, #0
 800d694:	4628      	mov	r0, r5
 800d696:	bd38      	pop	{r3, r4, r5, pc}
 800d698:	b118      	cbz	r0, 800d6a2 <_fflush_r+0x1a>
 800d69a:	6a03      	ldr	r3, [r0, #32]
 800d69c:	b90b      	cbnz	r3, 800d6a2 <_fflush_r+0x1a>
 800d69e:	f7fd f9d3 	bl	800aa48 <__sinit>
 800d6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d0f3      	beq.n	800d692 <_fflush_r+0xa>
 800d6aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d6ac:	07d0      	lsls	r0, r2, #31
 800d6ae:	d404      	bmi.n	800d6ba <_fflush_r+0x32>
 800d6b0:	0599      	lsls	r1, r3, #22
 800d6b2:	d402      	bmi.n	800d6ba <_fflush_r+0x32>
 800d6b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6b6:	f7fd fb72 	bl	800ad9e <__retarget_lock_acquire_recursive>
 800d6ba:	4628      	mov	r0, r5
 800d6bc:	4621      	mov	r1, r4
 800d6be:	f7ff ff5f 	bl	800d580 <__sflush_r>
 800d6c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d6c4:	07da      	lsls	r2, r3, #31
 800d6c6:	4605      	mov	r5, r0
 800d6c8:	d4e4      	bmi.n	800d694 <_fflush_r+0xc>
 800d6ca:	89a3      	ldrh	r3, [r4, #12]
 800d6cc:	059b      	lsls	r3, r3, #22
 800d6ce:	d4e1      	bmi.n	800d694 <_fflush_r+0xc>
 800d6d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6d2:	f7fd fb65 	bl	800ada0 <__retarget_lock_release_recursive>
 800d6d6:	e7dd      	b.n	800d694 <_fflush_r+0xc>

0800d6d8 <__sccl>:
 800d6d8:	b570      	push	{r4, r5, r6, lr}
 800d6da:	780b      	ldrb	r3, [r1, #0]
 800d6dc:	4604      	mov	r4, r0
 800d6de:	2b5e      	cmp	r3, #94	@ 0x5e
 800d6e0:	bf0b      	itete	eq
 800d6e2:	784b      	ldrbeq	r3, [r1, #1]
 800d6e4:	1c4a      	addne	r2, r1, #1
 800d6e6:	1c8a      	addeq	r2, r1, #2
 800d6e8:	2100      	movne	r1, #0
 800d6ea:	bf08      	it	eq
 800d6ec:	2101      	moveq	r1, #1
 800d6ee:	3801      	subs	r0, #1
 800d6f0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d6f4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d6f8:	42a8      	cmp	r0, r5
 800d6fa:	d1fb      	bne.n	800d6f4 <__sccl+0x1c>
 800d6fc:	b90b      	cbnz	r3, 800d702 <__sccl+0x2a>
 800d6fe:	1e50      	subs	r0, r2, #1
 800d700:	bd70      	pop	{r4, r5, r6, pc}
 800d702:	f081 0101 	eor.w	r1, r1, #1
 800d706:	54e1      	strb	r1, [r4, r3]
 800d708:	4610      	mov	r0, r2
 800d70a:	4602      	mov	r2, r0
 800d70c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d710:	2d2d      	cmp	r5, #45	@ 0x2d
 800d712:	d005      	beq.n	800d720 <__sccl+0x48>
 800d714:	2d5d      	cmp	r5, #93	@ 0x5d
 800d716:	d016      	beq.n	800d746 <__sccl+0x6e>
 800d718:	2d00      	cmp	r5, #0
 800d71a:	d0f1      	beq.n	800d700 <__sccl+0x28>
 800d71c:	462b      	mov	r3, r5
 800d71e:	e7f2      	b.n	800d706 <__sccl+0x2e>
 800d720:	7846      	ldrb	r6, [r0, #1]
 800d722:	2e5d      	cmp	r6, #93	@ 0x5d
 800d724:	d0fa      	beq.n	800d71c <__sccl+0x44>
 800d726:	42b3      	cmp	r3, r6
 800d728:	dcf8      	bgt.n	800d71c <__sccl+0x44>
 800d72a:	3002      	adds	r0, #2
 800d72c:	461a      	mov	r2, r3
 800d72e:	3201      	adds	r2, #1
 800d730:	4296      	cmp	r6, r2
 800d732:	54a1      	strb	r1, [r4, r2]
 800d734:	dcfb      	bgt.n	800d72e <__sccl+0x56>
 800d736:	1af2      	subs	r2, r6, r3
 800d738:	3a01      	subs	r2, #1
 800d73a:	1c5d      	adds	r5, r3, #1
 800d73c:	42b3      	cmp	r3, r6
 800d73e:	bfa8      	it	ge
 800d740:	2200      	movge	r2, #0
 800d742:	18ab      	adds	r3, r5, r2
 800d744:	e7e1      	b.n	800d70a <__sccl+0x32>
 800d746:	4610      	mov	r0, r2
 800d748:	e7da      	b.n	800d700 <__sccl+0x28>

0800d74a <__submore>:
 800d74a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d74e:	460c      	mov	r4, r1
 800d750:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d752:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d756:	4299      	cmp	r1, r3
 800d758:	d11d      	bne.n	800d796 <__submore+0x4c>
 800d75a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d75e:	f7fe fd41 	bl	800c1e4 <_malloc_r>
 800d762:	b918      	cbnz	r0, 800d76c <__submore+0x22>
 800d764:	f04f 30ff 	mov.w	r0, #4294967295
 800d768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d76c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d770:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d772:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d776:	6360      	str	r0, [r4, #52]	@ 0x34
 800d778:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d77c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d780:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800d784:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d788:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800d78c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d790:	6020      	str	r0, [r4, #0]
 800d792:	2000      	movs	r0, #0
 800d794:	e7e8      	b.n	800d768 <__submore+0x1e>
 800d796:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d798:	0077      	lsls	r7, r6, #1
 800d79a:	463a      	mov	r2, r7
 800d79c:	f000 f86c 	bl	800d878 <_realloc_r>
 800d7a0:	4605      	mov	r5, r0
 800d7a2:	2800      	cmp	r0, #0
 800d7a4:	d0de      	beq.n	800d764 <__submore+0x1a>
 800d7a6:	eb00 0806 	add.w	r8, r0, r6
 800d7aa:	4601      	mov	r1, r0
 800d7ac:	4632      	mov	r2, r6
 800d7ae:	4640      	mov	r0, r8
 800d7b0:	f7fd faff 	bl	800adb2 <memcpy>
 800d7b4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d7b8:	f8c4 8000 	str.w	r8, [r4]
 800d7bc:	e7e9      	b.n	800d792 <__submore+0x48>

0800d7be <memmove>:
 800d7be:	4288      	cmp	r0, r1
 800d7c0:	b510      	push	{r4, lr}
 800d7c2:	eb01 0402 	add.w	r4, r1, r2
 800d7c6:	d902      	bls.n	800d7ce <memmove+0x10>
 800d7c8:	4284      	cmp	r4, r0
 800d7ca:	4623      	mov	r3, r4
 800d7cc:	d807      	bhi.n	800d7de <memmove+0x20>
 800d7ce:	1e43      	subs	r3, r0, #1
 800d7d0:	42a1      	cmp	r1, r4
 800d7d2:	d008      	beq.n	800d7e6 <memmove+0x28>
 800d7d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d7d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d7dc:	e7f8      	b.n	800d7d0 <memmove+0x12>
 800d7de:	4402      	add	r2, r0
 800d7e0:	4601      	mov	r1, r0
 800d7e2:	428a      	cmp	r2, r1
 800d7e4:	d100      	bne.n	800d7e8 <memmove+0x2a>
 800d7e6:	bd10      	pop	{r4, pc}
 800d7e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d7ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d7f0:	e7f7      	b.n	800d7e2 <memmove+0x24>
	...

0800d7f4 <_sbrk_r>:
 800d7f4:	b538      	push	{r3, r4, r5, lr}
 800d7f6:	4d06      	ldr	r5, [pc, #24]	@ (800d810 <_sbrk_r+0x1c>)
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	4604      	mov	r4, r0
 800d7fc:	4608      	mov	r0, r1
 800d7fe:	602b      	str	r3, [r5, #0]
 800d800:	f7f6 f8b0 	bl	8003964 <_sbrk>
 800d804:	1c43      	adds	r3, r0, #1
 800d806:	d102      	bne.n	800d80e <_sbrk_r+0x1a>
 800d808:	682b      	ldr	r3, [r5, #0]
 800d80a:	b103      	cbz	r3, 800d80e <_sbrk_r+0x1a>
 800d80c:	6023      	str	r3, [r4, #0]
 800d80e:	bd38      	pop	{r3, r4, r5, pc}
 800d810:	20000bc8 	.word	0x20000bc8

0800d814 <__assert_func>:
 800d814:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d816:	4614      	mov	r4, r2
 800d818:	461a      	mov	r2, r3
 800d81a:	4b09      	ldr	r3, [pc, #36]	@ (800d840 <__assert_func+0x2c>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	4605      	mov	r5, r0
 800d820:	68d8      	ldr	r0, [r3, #12]
 800d822:	b954      	cbnz	r4, 800d83a <__assert_func+0x26>
 800d824:	4b07      	ldr	r3, [pc, #28]	@ (800d844 <__assert_func+0x30>)
 800d826:	461c      	mov	r4, r3
 800d828:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d82c:	9100      	str	r1, [sp, #0]
 800d82e:	462b      	mov	r3, r5
 800d830:	4905      	ldr	r1, [pc, #20]	@ (800d848 <__assert_func+0x34>)
 800d832:	f000 f8bf 	bl	800d9b4 <fiprintf>
 800d836:	f000 f8cf 	bl	800d9d8 <abort>
 800d83a:	4b04      	ldr	r3, [pc, #16]	@ (800d84c <__assert_func+0x38>)
 800d83c:	e7f4      	b.n	800d828 <__assert_func+0x14>
 800d83e:	bf00      	nop
 800d840:	200001cc 	.word	0x200001cc
 800d844:	0800efa7 	.word	0x0800efa7
 800d848:	0800ef79 	.word	0x0800ef79
 800d84c:	0800ef6c 	.word	0x0800ef6c

0800d850 <_calloc_r>:
 800d850:	b570      	push	{r4, r5, r6, lr}
 800d852:	fba1 5402 	umull	r5, r4, r1, r2
 800d856:	b93c      	cbnz	r4, 800d868 <_calloc_r+0x18>
 800d858:	4629      	mov	r1, r5
 800d85a:	f7fe fcc3 	bl	800c1e4 <_malloc_r>
 800d85e:	4606      	mov	r6, r0
 800d860:	b928      	cbnz	r0, 800d86e <_calloc_r+0x1e>
 800d862:	2600      	movs	r6, #0
 800d864:	4630      	mov	r0, r6
 800d866:	bd70      	pop	{r4, r5, r6, pc}
 800d868:	220c      	movs	r2, #12
 800d86a:	6002      	str	r2, [r0, #0]
 800d86c:	e7f9      	b.n	800d862 <_calloc_r+0x12>
 800d86e:	462a      	mov	r2, r5
 800d870:	4621      	mov	r1, r4
 800d872:	f7fd f9e2 	bl	800ac3a <memset>
 800d876:	e7f5      	b.n	800d864 <_calloc_r+0x14>

0800d878 <_realloc_r>:
 800d878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d87c:	4680      	mov	r8, r0
 800d87e:	4615      	mov	r5, r2
 800d880:	460c      	mov	r4, r1
 800d882:	b921      	cbnz	r1, 800d88e <_realloc_r+0x16>
 800d884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d888:	4611      	mov	r1, r2
 800d88a:	f7fe bcab 	b.w	800c1e4 <_malloc_r>
 800d88e:	b92a      	cbnz	r2, 800d89c <_realloc_r+0x24>
 800d890:	f7fe f8fa 	bl	800ba88 <_free_r>
 800d894:	2400      	movs	r4, #0
 800d896:	4620      	mov	r0, r4
 800d898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d89c:	f000 f8a3 	bl	800d9e6 <_malloc_usable_size_r>
 800d8a0:	4285      	cmp	r5, r0
 800d8a2:	4606      	mov	r6, r0
 800d8a4:	d802      	bhi.n	800d8ac <_realloc_r+0x34>
 800d8a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d8aa:	d8f4      	bhi.n	800d896 <_realloc_r+0x1e>
 800d8ac:	4629      	mov	r1, r5
 800d8ae:	4640      	mov	r0, r8
 800d8b0:	f7fe fc98 	bl	800c1e4 <_malloc_r>
 800d8b4:	4607      	mov	r7, r0
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	d0ec      	beq.n	800d894 <_realloc_r+0x1c>
 800d8ba:	42b5      	cmp	r5, r6
 800d8bc:	462a      	mov	r2, r5
 800d8be:	4621      	mov	r1, r4
 800d8c0:	bf28      	it	cs
 800d8c2:	4632      	movcs	r2, r6
 800d8c4:	f7fd fa75 	bl	800adb2 <memcpy>
 800d8c8:	4621      	mov	r1, r4
 800d8ca:	4640      	mov	r0, r8
 800d8cc:	f7fe f8dc 	bl	800ba88 <_free_r>
 800d8d0:	463c      	mov	r4, r7
 800d8d2:	e7e0      	b.n	800d896 <_realloc_r+0x1e>

0800d8d4 <_strtoul_l.constprop.0>:
 800d8d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d8d8:	4e34      	ldr	r6, [pc, #208]	@ (800d9ac <_strtoul_l.constprop.0+0xd8>)
 800d8da:	4686      	mov	lr, r0
 800d8dc:	460d      	mov	r5, r1
 800d8de:	4628      	mov	r0, r5
 800d8e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d8e4:	5d37      	ldrb	r7, [r6, r4]
 800d8e6:	f017 0708 	ands.w	r7, r7, #8
 800d8ea:	d1f8      	bne.n	800d8de <_strtoul_l.constprop.0+0xa>
 800d8ec:	2c2d      	cmp	r4, #45	@ 0x2d
 800d8ee:	d12f      	bne.n	800d950 <_strtoul_l.constprop.0+0x7c>
 800d8f0:	782c      	ldrb	r4, [r5, #0]
 800d8f2:	2701      	movs	r7, #1
 800d8f4:	1c85      	adds	r5, r0, #2
 800d8f6:	f033 0010 	bics.w	r0, r3, #16
 800d8fa:	d109      	bne.n	800d910 <_strtoul_l.constprop.0+0x3c>
 800d8fc:	2c30      	cmp	r4, #48	@ 0x30
 800d8fe:	d12c      	bne.n	800d95a <_strtoul_l.constprop.0+0x86>
 800d900:	7828      	ldrb	r0, [r5, #0]
 800d902:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d906:	2858      	cmp	r0, #88	@ 0x58
 800d908:	d127      	bne.n	800d95a <_strtoul_l.constprop.0+0x86>
 800d90a:	786c      	ldrb	r4, [r5, #1]
 800d90c:	2310      	movs	r3, #16
 800d90e:	3502      	adds	r5, #2
 800d910:	f04f 38ff 	mov.w	r8, #4294967295
 800d914:	2600      	movs	r6, #0
 800d916:	fbb8 f8f3 	udiv	r8, r8, r3
 800d91a:	fb03 f908 	mul.w	r9, r3, r8
 800d91e:	ea6f 0909 	mvn.w	r9, r9
 800d922:	4630      	mov	r0, r6
 800d924:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d928:	f1bc 0f09 	cmp.w	ip, #9
 800d92c:	d81c      	bhi.n	800d968 <_strtoul_l.constprop.0+0x94>
 800d92e:	4664      	mov	r4, ip
 800d930:	42a3      	cmp	r3, r4
 800d932:	dd2a      	ble.n	800d98a <_strtoul_l.constprop.0+0xb6>
 800d934:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d938:	d007      	beq.n	800d94a <_strtoul_l.constprop.0+0x76>
 800d93a:	4580      	cmp	r8, r0
 800d93c:	d322      	bcc.n	800d984 <_strtoul_l.constprop.0+0xb0>
 800d93e:	d101      	bne.n	800d944 <_strtoul_l.constprop.0+0x70>
 800d940:	45a1      	cmp	r9, r4
 800d942:	db1f      	blt.n	800d984 <_strtoul_l.constprop.0+0xb0>
 800d944:	fb00 4003 	mla	r0, r0, r3, r4
 800d948:	2601      	movs	r6, #1
 800d94a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d94e:	e7e9      	b.n	800d924 <_strtoul_l.constprop.0+0x50>
 800d950:	2c2b      	cmp	r4, #43	@ 0x2b
 800d952:	bf04      	itt	eq
 800d954:	782c      	ldrbeq	r4, [r5, #0]
 800d956:	1c85      	addeq	r5, r0, #2
 800d958:	e7cd      	b.n	800d8f6 <_strtoul_l.constprop.0+0x22>
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d1d8      	bne.n	800d910 <_strtoul_l.constprop.0+0x3c>
 800d95e:	2c30      	cmp	r4, #48	@ 0x30
 800d960:	bf0c      	ite	eq
 800d962:	2308      	moveq	r3, #8
 800d964:	230a      	movne	r3, #10
 800d966:	e7d3      	b.n	800d910 <_strtoul_l.constprop.0+0x3c>
 800d968:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d96c:	f1bc 0f19 	cmp.w	ip, #25
 800d970:	d801      	bhi.n	800d976 <_strtoul_l.constprop.0+0xa2>
 800d972:	3c37      	subs	r4, #55	@ 0x37
 800d974:	e7dc      	b.n	800d930 <_strtoul_l.constprop.0+0x5c>
 800d976:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d97a:	f1bc 0f19 	cmp.w	ip, #25
 800d97e:	d804      	bhi.n	800d98a <_strtoul_l.constprop.0+0xb6>
 800d980:	3c57      	subs	r4, #87	@ 0x57
 800d982:	e7d5      	b.n	800d930 <_strtoul_l.constprop.0+0x5c>
 800d984:	f04f 36ff 	mov.w	r6, #4294967295
 800d988:	e7df      	b.n	800d94a <_strtoul_l.constprop.0+0x76>
 800d98a:	1c73      	adds	r3, r6, #1
 800d98c:	d106      	bne.n	800d99c <_strtoul_l.constprop.0+0xc8>
 800d98e:	2322      	movs	r3, #34	@ 0x22
 800d990:	f8ce 3000 	str.w	r3, [lr]
 800d994:	4630      	mov	r0, r6
 800d996:	b932      	cbnz	r2, 800d9a6 <_strtoul_l.constprop.0+0xd2>
 800d998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d99c:	b107      	cbz	r7, 800d9a0 <_strtoul_l.constprop.0+0xcc>
 800d99e:	4240      	negs	r0, r0
 800d9a0:	2a00      	cmp	r2, #0
 800d9a2:	d0f9      	beq.n	800d998 <_strtoul_l.constprop.0+0xc4>
 800d9a4:	b106      	cbz	r6, 800d9a8 <_strtoul_l.constprop.0+0xd4>
 800d9a6:	1e69      	subs	r1, r5, #1
 800d9a8:	6011      	str	r1, [r2, #0]
 800d9aa:	e7f5      	b.n	800d998 <_strtoul_l.constprop.0+0xc4>
 800d9ac:	0800ebb9 	.word	0x0800ebb9

0800d9b0 <_strtoul_r>:
 800d9b0:	f7ff bf90 	b.w	800d8d4 <_strtoul_l.constprop.0>

0800d9b4 <fiprintf>:
 800d9b4:	b40e      	push	{r1, r2, r3}
 800d9b6:	b503      	push	{r0, r1, lr}
 800d9b8:	4601      	mov	r1, r0
 800d9ba:	ab03      	add	r3, sp, #12
 800d9bc:	4805      	ldr	r0, [pc, #20]	@ (800d9d4 <fiprintf+0x20>)
 800d9be:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9c2:	6800      	ldr	r0, [r0, #0]
 800d9c4:	9301      	str	r3, [sp, #4]
 800d9c6:	f000 f83f 	bl	800da48 <_vfiprintf_r>
 800d9ca:	b002      	add	sp, #8
 800d9cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9d0:	b003      	add	sp, #12
 800d9d2:	4770      	bx	lr
 800d9d4:	200001cc 	.word	0x200001cc

0800d9d8 <abort>:
 800d9d8:	b508      	push	{r3, lr}
 800d9da:	2006      	movs	r0, #6
 800d9dc:	f000 fa08 	bl	800ddf0 <raise>
 800d9e0:	2001      	movs	r0, #1
 800d9e2:	f7f5 ff47 	bl	8003874 <_exit>

0800d9e6 <_malloc_usable_size_r>:
 800d9e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9ea:	1f18      	subs	r0, r3, #4
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	bfbc      	itt	lt
 800d9f0:	580b      	ldrlt	r3, [r1, r0]
 800d9f2:	18c0      	addlt	r0, r0, r3
 800d9f4:	4770      	bx	lr

0800d9f6 <__sfputc_r>:
 800d9f6:	6893      	ldr	r3, [r2, #8]
 800d9f8:	3b01      	subs	r3, #1
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	b410      	push	{r4}
 800d9fe:	6093      	str	r3, [r2, #8]
 800da00:	da08      	bge.n	800da14 <__sfputc_r+0x1e>
 800da02:	6994      	ldr	r4, [r2, #24]
 800da04:	42a3      	cmp	r3, r4
 800da06:	db01      	blt.n	800da0c <__sfputc_r+0x16>
 800da08:	290a      	cmp	r1, #10
 800da0a:	d103      	bne.n	800da14 <__sfputc_r+0x1e>
 800da0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da10:	f000 b932 	b.w	800dc78 <__swbuf_r>
 800da14:	6813      	ldr	r3, [r2, #0]
 800da16:	1c58      	adds	r0, r3, #1
 800da18:	6010      	str	r0, [r2, #0]
 800da1a:	7019      	strb	r1, [r3, #0]
 800da1c:	4608      	mov	r0, r1
 800da1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da22:	4770      	bx	lr

0800da24 <__sfputs_r>:
 800da24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da26:	4606      	mov	r6, r0
 800da28:	460f      	mov	r7, r1
 800da2a:	4614      	mov	r4, r2
 800da2c:	18d5      	adds	r5, r2, r3
 800da2e:	42ac      	cmp	r4, r5
 800da30:	d101      	bne.n	800da36 <__sfputs_r+0x12>
 800da32:	2000      	movs	r0, #0
 800da34:	e007      	b.n	800da46 <__sfputs_r+0x22>
 800da36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da3a:	463a      	mov	r2, r7
 800da3c:	4630      	mov	r0, r6
 800da3e:	f7ff ffda 	bl	800d9f6 <__sfputc_r>
 800da42:	1c43      	adds	r3, r0, #1
 800da44:	d1f3      	bne.n	800da2e <__sfputs_r+0xa>
 800da46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800da48 <_vfiprintf_r>:
 800da48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4c:	460d      	mov	r5, r1
 800da4e:	b09d      	sub	sp, #116	@ 0x74
 800da50:	4614      	mov	r4, r2
 800da52:	4698      	mov	r8, r3
 800da54:	4606      	mov	r6, r0
 800da56:	b118      	cbz	r0, 800da60 <_vfiprintf_r+0x18>
 800da58:	6a03      	ldr	r3, [r0, #32]
 800da5a:	b90b      	cbnz	r3, 800da60 <_vfiprintf_r+0x18>
 800da5c:	f7fc fff4 	bl	800aa48 <__sinit>
 800da60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da62:	07d9      	lsls	r1, r3, #31
 800da64:	d405      	bmi.n	800da72 <_vfiprintf_r+0x2a>
 800da66:	89ab      	ldrh	r3, [r5, #12]
 800da68:	059a      	lsls	r2, r3, #22
 800da6a:	d402      	bmi.n	800da72 <_vfiprintf_r+0x2a>
 800da6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da6e:	f7fd f996 	bl	800ad9e <__retarget_lock_acquire_recursive>
 800da72:	89ab      	ldrh	r3, [r5, #12]
 800da74:	071b      	lsls	r3, r3, #28
 800da76:	d501      	bpl.n	800da7c <_vfiprintf_r+0x34>
 800da78:	692b      	ldr	r3, [r5, #16]
 800da7a:	b99b      	cbnz	r3, 800daa4 <_vfiprintf_r+0x5c>
 800da7c:	4629      	mov	r1, r5
 800da7e:	4630      	mov	r0, r6
 800da80:	f000 f938 	bl	800dcf4 <__swsetup_r>
 800da84:	b170      	cbz	r0, 800daa4 <_vfiprintf_r+0x5c>
 800da86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da88:	07dc      	lsls	r4, r3, #31
 800da8a:	d504      	bpl.n	800da96 <_vfiprintf_r+0x4e>
 800da8c:	f04f 30ff 	mov.w	r0, #4294967295
 800da90:	b01d      	add	sp, #116	@ 0x74
 800da92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da96:	89ab      	ldrh	r3, [r5, #12]
 800da98:	0598      	lsls	r0, r3, #22
 800da9a:	d4f7      	bmi.n	800da8c <_vfiprintf_r+0x44>
 800da9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da9e:	f7fd f97f 	bl	800ada0 <__retarget_lock_release_recursive>
 800daa2:	e7f3      	b.n	800da8c <_vfiprintf_r+0x44>
 800daa4:	2300      	movs	r3, #0
 800daa6:	9309      	str	r3, [sp, #36]	@ 0x24
 800daa8:	2320      	movs	r3, #32
 800daaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800daae:	f8cd 800c 	str.w	r8, [sp, #12]
 800dab2:	2330      	movs	r3, #48	@ 0x30
 800dab4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc64 <_vfiprintf_r+0x21c>
 800dab8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dabc:	f04f 0901 	mov.w	r9, #1
 800dac0:	4623      	mov	r3, r4
 800dac2:	469a      	mov	sl, r3
 800dac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dac8:	b10a      	cbz	r2, 800dace <_vfiprintf_r+0x86>
 800daca:	2a25      	cmp	r2, #37	@ 0x25
 800dacc:	d1f9      	bne.n	800dac2 <_vfiprintf_r+0x7a>
 800dace:	ebba 0b04 	subs.w	fp, sl, r4
 800dad2:	d00b      	beq.n	800daec <_vfiprintf_r+0xa4>
 800dad4:	465b      	mov	r3, fp
 800dad6:	4622      	mov	r2, r4
 800dad8:	4629      	mov	r1, r5
 800dada:	4630      	mov	r0, r6
 800dadc:	f7ff ffa2 	bl	800da24 <__sfputs_r>
 800dae0:	3001      	adds	r0, #1
 800dae2:	f000 80a7 	beq.w	800dc34 <_vfiprintf_r+0x1ec>
 800dae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dae8:	445a      	add	r2, fp
 800daea:	9209      	str	r2, [sp, #36]	@ 0x24
 800daec:	f89a 3000 	ldrb.w	r3, [sl]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f000 809f 	beq.w	800dc34 <_vfiprintf_r+0x1ec>
 800daf6:	2300      	movs	r3, #0
 800daf8:	f04f 32ff 	mov.w	r2, #4294967295
 800dafc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db00:	f10a 0a01 	add.w	sl, sl, #1
 800db04:	9304      	str	r3, [sp, #16]
 800db06:	9307      	str	r3, [sp, #28]
 800db08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800db0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800db0e:	4654      	mov	r4, sl
 800db10:	2205      	movs	r2, #5
 800db12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db16:	4853      	ldr	r0, [pc, #332]	@ (800dc64 <_vfiprintf_r+0x21c>)
 800db18:	f7f2 fb8a 	bl	8000230 <memchr>
 800db1c:	9a04      	ldr	r2, [sp, #16]
 800db1e:	b9d8      	cbnz	r0, 800db58 <_vfiprintf_r+0x110>
 800db20:	06d1      	lsls	r1, r2, #27
 800db22:	bf44      	itt	mi
 800db24:	2320      	movmi	r3, #32
 800db26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db2a:	0713      	lsls	r3, r2, #28
 800db2c:	bf44      	itt	mi
 800db2e:	232b      	movmi	r3, #43	@ 0x2b
 800db30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db34:	f89a 3000 	ldrb.w	r3, [sl]
 800db38:	2b2a      	cmp	r3, #42	@ 0x2a
 800db3a:	d015      	beq.n	800db68 <_vfiprintf_r+0x120>
 800db3c:	9a07      	ldr	r2, [sp, #28]
 800db3e:	4654      	mov	r4, sl
 800db40:	2000      	movs	r0, #0
 800db42:	f04f 0c0a 	mov.w	ip, #10
 800db46:	4621      	mov	r1, r4
 800db48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db4c:	3b30      	subs	r3, #48	@ 0x30
 800db4e:	2b09      	cmp	r3, #9
 800db50:	d94b      	bls.n	800dbea <_vfiprintf_r+0x1a2>
 800db52:	b1b0      	cbz	r0, 800db82 <_vfiprintf_r+0x13a>
 800db54:	9207      	str	r2, [sp, #28]
 800db56:	e014      	b.n	800db82 <_vfiprintf_r+0x13a>
 800db58:	eba0 0308 	sub.w	r3, r0, r8
 800db5c:	fa09 f303 	lsl.w	r3, r9, r3
 800db60:	4313      	orrs	r3, r2
 800db62:	9304      	str	r3, [sp, #16]
 800db64:	46a2      	mov	sl, r4
 800db66:	e7d2      	b.n	800db0e <_vfiprintf_r+0xc6>
 800db68:	9b03      	ldr	r3, [sp, #12]
 800db6a:	1d19      	adds	r1, r3, #4
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	9103      	str	r1, [sp, #12]
 800db70:	2b00      	cmp	r3, #0
 800db72:	bfbb      	ittet	lt
 800db74:	425b      	neglt	r3, r3
 800db76:	f042 0202 	orrlt.w	r2, r2, #2
 800db7a:	9307      	strge	r3, [sp, #28]
 800db7c:	9307      	strlt	r3, [sp, #28]
 800db7e:	bfb8      	it	lt
 800db80:	9204      	strlt	r2, [sp, #16]
 800db82:	7823      	ldrb	r3, [r4, #0]
 800db84:	2b2e      	cmp	r3, #46	@ 0x2e
 800db86:	d10a      	bne.n	800db9e <_vfiprintf_r+0x156>
 800db88:	7863      	ldrb	r3, [r4, #1]
 800db8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800db8c:	d132      	bne.n	800dbf4 <_vfiprintf_r+0x1ac>
 800db8e:	9b03      	ldr	r3, [sp, #12]
 800db90:	1d1a      	adds	r2, r3, #4
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	9203      	str	r2, [sp, #12]
 800db96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800db9a:	3402      	adds	r4, #2
 800db9c:	9305      	str	r3, [sp, #20]
 800db9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc74 <_vfiprintf_r+0x22c>
 800dba2:	7821      	ldrb	r1, [r4, #0]
 800dba4:	2203      	movs	r2, #3
 800dba6:	4650      	mov	r0, sl
 800dba8:	f7f2 fb42 	bl	8000230 <memchr>
 800dbac:	b138      	cbz	r0, 800dbbe <_vfiprintf_r+0x176>
 800dbae:	9b04      	ldr	r3, [sp, #16]
 800dbb0:	eba0 000a 	sub.w	r0, r0, sl
 800dbb4:	2240      	movs	r2, #64	@ 0x40
 800dbb6:	4082      	lsls	r2, r0
 800dbb8:	4313      	orrs	r3, r2
 800dbba:	3401      	adds	r4, #1
 800dbbc:	9304      	str	r3, [sp, #16]
 800dbbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbc2:	4829      	ldr	r0, [pc, #164]	@ (800dc68 <_vfiprintf_r+0x220>)
 800dbc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dbc8:	2206      	movs	r2, #6
 800dbca:	f7f2 fb31 	bl	8000230 <memchr>
 800dbce:	2800      	cmp	r0, #0
 800dbd0:	d03f      	beq.n	800dc52 <_vfiprintf_r+0x20a>
 800dbd2:	4b26      	ldr	r3, [pc, #152]	@ (800dc6c <_vfiprintf_r+0x224>)
 800dbd4:	bb1b      	cbnz	r3, 800dc1e <_vfiprintf_r+0x1d6>
 800dbd6:	9b03      	ldr	r3, [sp, #12]
 800dbd8:	3307      	adds	r3, #7
 800dbda:	f023 0307 	bic.w	r3, r3, #7
 800dbde:	3308      	adds	r3, #8
 800dbe0:	9303      	str	r3, [sp, #12]
 800dbe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbe4:	443b      	add	r3, r7
 800dbe6:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbe8:	e76a      	b.n	800dac0 <_vfiprintf_r+0x78>
 800dbea:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbee:	460c      	mov	r4, r1
 800dbf0:	2001      	movs	r0, #1
 800dbf2:	e7a8      	b.n	800db46 <_vfiprintf_r+0xfe>
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	3401      	adds	r4, #1
 800dbf8:	9305      	str	r3, [sp, #20]
 800dbfa:	4619      	mov	r1, r3
 800dbfc:	f04f 0c0a 	mov.w	ip, #10
 800dc00:	4620      	mov	r0, r4
 800dc02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc06:	3a30      	subs	r2, #48	@ 0x30
 800dc08:	2a09      	cmp	r2, #9
 800dc0a:	d903      	bls.n	800dc14 <_vfiprintf_r+0x1cc>
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d0c6      	beq.n	800db9e <_vfiprintf_r+0x156>
 800dc10:	9105      	str	r1, [sp, #20]
 800dc12:	e7c4      	b.n	800db9e <_vfiprintf_r+0x156>
 800dc14:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc18:	4604      	mov	r4, r0
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	e7f0      	b.n	800dc00 <_vfiprintf_r+0x1b8>
 800dc1e:	ab03      	add	r3, sp, #12
 800dc20:	9300      	str	r3, [sp, #0]
 800dc22:	462a      	mov	r2, r5
 800dc24:	4b12      	ldr	r3, [pc, #72]	@ (800dc70 <_vfiprintf_r+0x228>)
 800dc26:	a904      	add	r1, sp, #16
 800dc28:	4630      	mov	r0, r6
 800dc2a:	f7fc f8b5 	bl	8009d98 <_printf_float>
 800dc2e:	4607      	mov	r7, r0
 800dc30:	1c78      	adds	r0, r7, #1
 800dc32:	d1d6      	bne.n	800dbe2 <_vfiprintf_r+0x19a>
 800dc34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc36:	07d9      	lsls	r1, r3, #31
 800dc38:	d405      	bmi.n	800dc46 <_vfiprintf_r+0x1fe>
 800dc3a:	89ab      	ldrh	r3, [r5, #12]
 800dc3c:	059a      	lsls	r2, r3, #22
 800dc3e:	d402      	bmi.n	800dc46 <_vfiprintf_r+0x1fe>
 800dc40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc42:	f7fd f8ad 	bl	800ada0 <__retarget_lock_release_recursive>
 800dc46:	89ab      	ldrh	r3, [r5, #12]
 800dc48:	065b      	lsls	r3, r3, #25
 800dc4a:	f53f af1f 	bmi.w	800da8c <_vfiprintf_r+0x44>
 800dc4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc50:	e71e      	b.n	800da90 <_vfiprintf_r+0x48>
 800dc52:	ab03      	add	r3, sp, #12
 800dc54:	9300      	str	r3, [sp, #0]
 800dc56:	462a      	mov	r2, r5
 800dc58:	4b05      	ldr	r3, [pc, #20]	@ (800dc70 <_vfiprintf_r+0x228>)
 800dc5a:	a904      	add	r1, sp, #16
 800dc5c:	4630      	mov	r0, r6
 800dc5e:	f7fc fb33 	bl	800a2c8 <_printf_i>
 800dc62:	e7e4      	b.n	800dc2e <_vfiprintf_r+0x1e6>
 800dc64:	0800ef40 	.word	0x0800ef40
 800dc68:	0800ef4a 	.word	0x0800ef4a
 800dc6c:	08009d99 	.word	0x08009d99
 800dc70:	0800da25 	.word	0x0800da25
 800dc74:	0800ef46 	.word	0x0800ef46

0800dc78 <__swbuf_r>:
 800dc78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc7a:	460e      	mov	r6, r1
 800dc7c:	4614      	mov	r4, r2
 800dc7e:	4605      	mov	r5, r0
 800dc80:	b118      	cbz	r0, 800dc8a <__swbuf_r+0x12>
 800dc82:	6a03      	ldr	r3, [r0, #32]
 800dc84:	b90b      	cbnz	r3, 800dc8a <__swbuf_r+0x12>
 800dc86:	f7fc fedf 	bl	800aa48 <__sinit>
 800dc8a:	69a3      	ldr	r3, [r4, #24]
 800dc8c:	60a3      	str	r3, [r4, #8]
 800dc8e:	89a3      	ldrh	r3, [r4, #12]
 800dc90:	071a      	lsls	r2, r3, #28
 800dc92:	d501      	bpl.n	800dc98 <__swbuf_r+0x20>
 800dc94:	6923      	ldr	r3, [r4, #16]
 800dc96:	b943      	cbnz	r3, 800dcaa <__swbuf_r+0x32>
 800dc98:	4621      	mov	r1, r4
 800dc9a:	4628      	mov	r0, r5
 800dc9c:	f000 f82a 	bl	800dcf4 <__swsetup_r>
 800dca0:	b118      	cbz	r0, 800dcaa <__swbuf_r+0x32>
 800dca2:	f04f 37ff 	mov.w	r7, #4294967295
 800dca6:	4638      	mov	r0, r7
 800dca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcaa:	6823      	ldr	r3, [r4, #0]
 800dcac:	6922      	ldr	r2, [r4, #16]
 800dcae:	1a98      	subs	r0, r3, r2
 800dcb0:	6963      	ldr	r3, [r4, #20]
 800dcb2:	b2f6      	uxtb	r6, r6
 800dcb4:	4283      	cmp	r3, r0
 800dcb6:	4637      	mov	r7, r6
 800dcb8:	dc05      	bgt.n	800dcc6 <__swbuf_r+0x4e>
 800dcba:	4621      	mov	r1, r4
 800dcbc:	4628      	mov	r0, r5
 800dcbe:	f7ff fce3 	bl	800d688 <_fflush_r>
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	d1ed      	bne.n	800dca2 <__swbuf_r+0x2a>
 800dcc6:	68a3      	ldr	r3, [r4, #8]
 800dcc8:	3b01      	subs	r3, #1
 800dcca:	60a3      	str	r3, [r4, #8]
 800dccc:	6823      	ldr	r3, [r4, #0]
 800dcce:	1c5a      	adds	r2, r3, #1
 800dcd0:	6022      	str	r2, [r4, #0]
 800dcd2:	701e      	strb	r6, [r3, #0]
 800dcd4:	6962      	ldr	r2, [r4, #20]
 800dcd6:	1c43      	adds	r3, r0, #1
 800dcd8:	429a      	cmp	r2, r3
 800dcda:	d004      	beq.n	800dce6 <__swbuf_r+0x6e>
 800dcdc:	89a3      	ldrh	r3, [r4, #12]
 800dcde:	07db      	lsls	r3, r3, #31
 800dce0:	d5e1      	bpl.n	800dca6 <__swbuf_r+0x2e>
 800dce2:	2e0a      	cmp	r6, #10
 800dce4:	d1df      	bne.n	800dca6 <__swbuf_r+0x2e>
 800dce6:	4621      	mov	r1, r4
 800dce8:	4628      	mov	r0, r5
 800dcea:	f7ff fccd 	bl	800d688 <_fflush_r>
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	d0d9      	beq.n	800dca6 <__swbuf_r+0x2e>
 800dcf2:	e7d6      	b.n	800dca2 <__swbuf_r+0x2a>

0800dcf4 <__swsetup_r>:
 800dcf4:	b538      	push	{r3, r4, r5, lr}
 800dcf6:	4b29      	ldr	r3, [pc, #164]	@ (800dd9c <__swsetup_r+0xa8>)
 800dcf8:	4605      	mov	r5, r0
 800dcfa:	6818      	ldr	r0, [r3, #0]
 800dcfc:	460c      	mov	r4, r1
 800dcfe:	b118      	cbz	r0, 800dd08 <__swsetup_r+0x14>
 800dd00:	6a03      	ldr	r3, [r0, #32]
 800dd02:	b90b      	cbnz	r3, 800dd08 <__swsetup_r+0x14>
 800dd04:	f7fc fea0 	bl	800aa48 <__sinit>
 800dd08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd0c:	0719      	lsls	r1, r3, #28
 800dd0e:	d422      	bmi.n	800dd56 <__swsetup_r+0x62>
 800dd10:	06da      	lsls	r2, r3, #27
 800dd12:	d407      	bmi.n	800dd24 <__swsetup_r+0x30>
 800dd14:	2209      	movs	r2, #9
 800dd16:	602a      	str	r2, [r5, #0]
 800dd18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd1c:	81a3      	strh	r3, [r4, #12]
 800dd1e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd22:	e033      	b.n	800dd8c <__swsetup_r+0x98>
 800dd24:	0758      	lsls	r0, r3, #29
 800dd26:	d512      	bpl.n	800dd4e <__swsetup_r+0x5a>
 800dd28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd2a:	b141      	cbz	r1, 800dd3e <__swsetup_r+0x4a>
 800dd2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd30:	4299      	cmp	r1, r3
 800dd32:	d002      	beq.n	800dd3a <__swsetup_r+0x46>
 800dd34:	4628      	mov	r0, r5
 800dd36:	f7fd fea7 	bl	800ba88 <_free_r>
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd3e:	89a3      	ldrh	r3, [r4, #12]
 800dd40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd44:	81a3      	strh	r3, [r4, #12]
 800dd46:	2300      	movs	r3, #0
 800dd48:	6063      	str	r3, [r4, #4]
 800dd4a:	6923      	ldr	r3, [r4, #16]
 800dd4c:	6023      	str	r3, [r4, #0]
 800dd4e:	89a3      	ldrh	r3, [r4, #12]
 800dd50:	f043 0308 	orr.w	r3, r3, #8
 800dd54:	81a3      	strh	r3, [r4, #12]
 800dd56:	6923      	ldr	r3, [r4, #16]
 800dd58:	b94b      	cbnz	r3, 800dd6e <__swsetup_r+0x7a>
 800dd5a:	89a3      	ldrh	r3, [r4, #12]
 800dd5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd64:	d003      	beq.n	800dd6e <__swsetup_r+0x7a>
 800dd66:	4621      	mov	r1, r4
 800dd68:	4628      	mov	r0, r5
 800dd6a:	f000 f883 	bl	800de74 <__smakebuf_r>
 800dd6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd72:	f013 0201 	ands.w	r2, r3, #1
 800dd76:	d00a      	beq.n	800dd8e <__swsetup_r+0x9a>
 800dd78:	2200      	movs	r2, #0
 800dd7a:	60a2      	str	r2, [r4, #8]
 800dd7c:	6962      	ldr	r2, [r4, #20]
 800dd7e:	4252      	negs	r2, r2
 800dd80:	61a2      	str	r2, [r4, #24]
 800dd82:	6922      	ldr	r2, [r4, #16]
 800dd84:	b942      	cbnz	r2, 800dd98 <__swsetup_r+0xa4>
 800dd86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd8a:	d1c5      	bne.n	800dd18 <__swsetup_r+0x24>
 800dd8c:	bd38      	pop	{r3, r4, r5, pc}
 800dd8e:	0799      	lsls	r1, r3, #30
 800dd90:	bf58      	it	pl
 800dd92:	6962      	ldrpl	r2, [r4, #20]
 800dd94:	60a2      	str	r2, [r4, #8]
 800dd96:	e7f4      	b.n	800dd82 <__swsetup_r+0x8e>
 800dd98:	2000      	movs	r0, #0
 800dd9a:	e7f7      	b.n	800dd8c <__swsetup_r+0x98>
 800dd9c:	200001cc 	.word	0x200001cc

0800dda0 <_raise_r>:
 800dda0:	291f      	cmp	r1, #31
 800dda2:	b538      	push	{r3, r4, r5, lr}
 800dda4:	4605      	mov	r5, r0
 800dda6:	460c      	mov	r4, r1
 800dda8:	d904      	bls.n	800ddb4 <_raise_r+0x14>
 800ddaa:	2316      	movs	r3, #22
 800ddac:	6003      	str	r3, [r0, #0]
 800ddae:	f04f 30ff 	mov.w	r0, #4294967295
 800ddb2:	bd38      	pop	{r3, r4, r5, pc}
 800ddb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ddb6:	b112      	cbz	r2, 800ddbe <_raise_r+0x1e>
 800ddb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ddbc:	b94b      	cbnz	r3, 800ddd2 <_raise_r+0x32>
 800ddbe:	4628      	mov	r0, r5
 800ddc0:	f000 f830 	bl	800de24 <_getpid_r>
 800ddc4:	4622      	mov	r2, r4
 800ddc6:	4601      	mov	r1, r0
 800ddc8:	4628      	mov	r0, r5
 800ddca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddce:	f000 b817 	b.w	800de00 <_kill_r>
 800ddd2:	2b01      	cmp	r3, #1
 800ddd4:	d00a      	beq.n	800ddec <_raise_r+0x4c>
 800ddd6:	1c59      	adds	r1, r3, #1
 800ddd8:	d103      	bne.n	800dde2 <_raise_r+0x42>
 800ddda:	2316      	movs	r3, #22
 800dddc:	6003      	str	r3, [r0, #0]
 800ddde:	2001      	movs	r0, #1
 800dde0:	e7e7      	b.n	800ddb2 <_raise_r+0x12>
 800dde2:	2100      	movs	r1, #0
 800dde4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dde8:	4620      	mov	r0, r4
 800ddea:	4798      	blx	r3
 800ddec:	2000      	movs	r0, #0
 800ddee:	e7e0      	b.n	800ddb2 <_raise_r+0x12>

0800ddf0 <raise>:
 800ddf0:	4b02      	ldr	r3, [pc, #8]	@ (800ddfc <raise+0xc>)
 800ddf2:	4601      	mov	r1, r0
 800ddf4:	6818      	ldr	r0, [r3, #0]
 800ddf6:	f7ff bfd3 	b.w	800dda0 <_raise_r>
 800ddfa:	bf00      	nop
 800ddfc:	200001cc 	.word	0x200001cc

0800de00 <_kill_r>:
 800de00:	b538      	push	{r3, r4, r5, lr}
 800de02:	4d07      	ldr	r5, [pc, #28]	@ (800de20 <_kill_r+0x20>)
 800de04:	2300      	movs	r3, #0
 800de06:	4604      	mov	r4, r0
 800de08:	4608      	mov	r0, r1
 800de0a:	4611      	mov	r1, r2
 800de0c:	602b      	str	r3, [r5, #0]
 800de0e:	f7f5 fd21 	bl	8003854 <_kill>
 800de12:	1c43      	adds	r3, r0, #1
 800de14:	d102      	bne.n	800de1c <_kill_r+0x1c>
 800de16:	682b      	ldr	r3, [r5, #0]
 800de18:	b103      	cbz	r3, 800de1c <_kill_r+0x1c>
 800de1a:	6023      	str	r3, [r4, #0]
 800de1c:	bd38      	pop	{r3, r4, r5, pc}
 800de1e:	bf00      	nop
 800de20:	20000bc8 	.word	0x20000bc8

0800de24 <_getpid_r>:
 800de24:	f7f5 bd0e 	b.w	8003844 <_getpid>

0800de28 <__swhatbuf_r>:
 800de28:	b570      	push	{r4, r5, r6, lr}
 800de2a:	460c      	mov	r4, r1
 800de2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de30:	2900      	cmp	r1, #0
 800de32:	b096      	sub	sp, #88	@ 0x58
 800de34:	4615      	mov	r5, r2
 800de36:	461e      	mov	r6, r3
 800de38:	da0d      	bge.n	800de56 <__swhatbuf_r+0x2e>
 800de3a:	89a3      	ldrh	r3, [r4, #12]
 800de3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de40:	f04f 0100 	mov.w	r1, #0
 800de44:	bf14      	ite	ne
 800de46:	2340      	movne	r3, #64	@ 0x40
 800de48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de4c:	2000      	movs	r0, #0
 800de4e:	6031      	str	r1, [r6, #0]
 800de50:	602b      	str	r3, [r5, #0]
 800de52:	b016      	add	sp, #88	@ 0x58
 800de54:	bd70      	pop	{r4, r5, r6, pc}
 800de56:	466a      	mov	r2, sp
 800de58:	f000 f848 	bl	800deec <_fstat_r>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	dbec      	blt.n	800de3a <__swhatbuf_r+0x12>
 800de60:	9901      	ldr	r1, [sp, #4]
 800de62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de6a:	4259      	negs	r1, r3
 800de6c:	4159      	adcs	r1, r3
 800de6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de72:	e7eb      	b.n	800de4c <__swhatbuf_r+0x24>

0800de74 <__smakebuf_r>:
 800de74:	898b      	ldrh	r3, [r1, #12]
 800de76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de78:	079d      	lsls	r5, r3, #30
 800de7a:	4606      	mov	r6, r0
 800de7c:	460c      	mov	r4, r1
 800de7e:	d507      	bpl.n	800de90 <__smakebuf_r+0x1c>
 800de80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de84:	6023      	str	r3, [r4, #0]
 800de86:	6123      	str	r3, [r4, #16]
 800de88:	2301      	movs	r3, #1
 800de8a:	6163      	str	r3, [r4, #20]
 800de8c:	b003      	add	sp, #12
 800de8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de90:	ab01      	add	r3, sp, #4
 800de92:	466a      	mov	r2, sp
 800de94:	f7ff ffc8 	bl	800de28 <__swhatbuf_r>
 800de98:	9f00      	ldr	r7, [sp, #0]
 800de9a:	4605      	mov	r5, r0
 800de9c:	4639      	mov	r1, r7
 800de9e:	4630      	mov	r0, r6
 800dea0:	f7fe f9a0 	bl	800c1e4 <_malloc_r>
 800dea4:	b948      	cbnz	r0, 800deba <__smakebuf_r+0x46>
 800dea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deaa:	059a      	lsls	r2, r3, #22
 800deac:	d4ee      	bmi.n	800de8c <__smakebuf_r+0x18>
 800deae:	f023 0303 	bic.w	r3, r3, #3
 800deb2:	f043 0302 	orr.w	r3, r3, #2
 800deb6:	81a3      	strh	r3, [r4, #12]
 800deb8:	e7e2      	b.n	800de80 <__smakebuf_r+0xc>
 800deba:	89a3      	ldrh	r3, [r4, #12]
 800debc:	6020      	str	r0, [r4, #0]
 800debe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dec2:	81a3      	strh	r3, [r4, #12]
 800dec4:	9b01      	ldr	r3, [sp, #4]
 800dec6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800deca:	b15b      	cbz	r3, 800dee4 <__smakebuf_r+0x70>
 800decc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ded0:	4630      	mov	r0, r6
 800ded2:	f000 f81d 	bl	800df10 <_isatty_r>
 800ded6:	b128      	cbz	r0, 800dee4 <__smakebuf_r+0x70>
 800ded8:	89a3      	ldrh	r3, [r4, #12]
 800deda:	f023 0303 	bic.w	r3, r3, #3
 800dede:	f043 0301 	orr.w	r3, r3, #1
 800dee2:	81a3      	strh	r3, [r4, #12]
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	431d      	orrs	r5, r3
 800dee8:	81a5      	strh	r5, [r4, #12]
 800deea:	e7cf      	b.n	800de8c <__smakebuf_r+0x18>

0800deec <_fstat_r>:
 800deec:	b538      	push	{r3, r4, r5, lr}
 800deee:	4d07      	ldr	r5, [pc, #28]	@ (800df0c <_fstat_r+0x20>)
 800def0:	2300      	movs	r3, #0
 800def2:	4604      	mov	r4, r0
 800def4:	4608      	mov	r0, r1
 800def6:	4611      	mov	r1, r2
 800def8:	602b      	str	r3, [r5, #0]
 800defa:	f7f5 fd0b 	bl	8003914 <_fstat>
 800defe:	1c43      	adds	r3, r0, #1
 800df00:	d102      	bne.n	800df08 <_fstat_r+0x1c>
 800df02:	682b      	ldr	r3, [r5, #0]
 800df04:	b103      	cbz	r3, 800df08 <_fstat_r+0x1c>
 800df06:	6023      	str	r3, [r4, #0]
 800df08:	bd38      	pop	{r3, r4, r5, pc}
 800df0a:	bf00      	nop
 800df0c:	20000bc8 	.word	0x20000bc8

0800df10 <_isatty_r>:
 800df10:	b538      	push	{r3, r4, r5, lr}
 800df12:	4d06      	ldr	r5, [pc, #24]	@ (800df2c <_isatty_r+0x1c>)
 800df14:	2300      	movs	r3, #0
 800df16:	4604      	mov	r4, r0
 800df18:	4608      	mov	r0, r1
 800df1a:	602b      	str	r3, [r5, #0]
 800df1c:	f7f5 fd0a 	bl	8003934 <_isatty>
 800df20:	1c43      	adds	r3, r0, #1
 800df22:	d102      	bne.n	800df2a <_isatty_r+0x1a>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	b103      	cbz	r3, 800df2a <_isatty_r+0x1a>
 800df28:	6023      	str	r3, [r4, #0]
 800df2a:	bd38      	pop	{r3, r4, r5, pc}
 800df2c:	20000bc8 	.word	0x20000bc8

0800df30 <powf>:
 800df30:	b508      	push	{r3, lr}
 800df32:	ed2d 8b04 	vpush	{d8-d9}
 800df36:	eeb0 8a60 	vmov.f32	s16, s1
 800df3a:	eeb0 9a40 	vmov.f32	s18, s0
 800df3e:	f000 f911 	bl	800e164 <__ieee754_powf>
 800df42:	eeb4 8a48 	vcmp.f32	s16, s16
 800df46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df4a:	eef0 8a40 	vmov.f32	s17, s0
 800df4e:	d63e      	bvs.n	800dfce <powf+0x9e>
 800df50:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800df54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df58:	d112      	bne.n	800df80 <powf+0x50>
 800df5a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800df5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df62:	d039      	beq.n	800dfd8 <powf+0xa8>
 800df64:	eeb0 0a48 	vmov.f32	s0, s16
 800df68:	f000 f8b8 	bl	800e0dc <finitef>
 800df6c:	b378      	cbz	r0, 800dfce <powf+0x9e>
 800df6e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800df72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df76:	d52a      	bpl.n	800dfce <powf+0x9e>
 800df78:	f7fc fee6 	bl	800ad48 <__errno>
 800df7c:	2322      	movs	r3, #34	@ 0x22
 800df7e:	e014      	b.n	800dfaa <powf+0x7a>
 800df80:	f000 f8ac 	bl	800e0dc <finitef>
 800df84:	b998      	cbnz	r0, 800dfae <powf+0x7e>
 800df86:	eeb0 0a49 	vmov.f32	s0, s18
 800df8a:	f000 f8a7 	bl	800e0dc <finitef>
 800df8e:	b170      	cbz	r0, 800dfae <powf+0x7e>
 800df90:	eeb0 0a48 	vmov.f32	s0, s16
 800df94:	f000 f8a2 	bl	800e0dc <finitef>
 800df98:	b148      	cbz	r0, 800dfae <powf+0x7e>
 800df9a:	eef4 8a68 	vcmp.f32	s17, s17
 800df9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfa2:	d7e9      	bvc.n	800df78 <powf+0x48>
 800dfa4:	f7fc fed0 	bl	800ad48 <__errno>
 800dfa8:	2321      	movs	r3, #33	@ 0x21
 800dfaa:	6003      	str	r3, [r0, #0]
 800dfac:	e00f      	b.n	800dfce <powf+0x9e>
 800dfae:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dfb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfb6:	d10a      	bne.n	800dfce <powf+0x9e>
 800dfb8:	eeb0 0a49 	vmov.f32	s0, s18
 800dfbc:	f000 f88e 	bl	800e0dc <finitef>
 800dfc0:	b128      	cbz	r0, 800dfce <powf+0x9e>
 800dfc2:	eeb0 0a48 	vmov.f32	s0, s16
 800dfc6:	f000 f889 	bl	800e0dc <finitef>
 800dfca:	2800      	cmp	r0, #0
 800dfcc:	d1d4      	bne.n	800df78 <powf+0x48>
 800dfce:	eeb0 0a68 	vmov.f32	s0, s17
 800dfd2:	ecbd 8b04 	vpop	{d8-d9}
 800dfd6:	bd08      	pop	{r3, pc}
 800dfd8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800dfdc:	e7f7      	b.n	800dfce <powf+0x9e>

0800dfde <fmax>:
 800dfde:	b508      	push	{r3, lr}
 800dfe0:	ed2d 8b04 	vpush	{d8-d9}
 800dfe4:	eeb0 8a40 	vmov.f32	s16, s0
 800dfe8:	eef0 8a60 	vmov.f32	s17, s1
 800dfec:	eeb0 9a41 	vmov.f32	s18, s2
 800dff0:	eef0 9a61 	vmov.f32	s19, s3
 800dff4:	f000 f848 	bl	800e088 <__fpclassifyd>
 800dff8:	b950      	cbnz	r0, 800e010 <fmax+0x32>
 800dffa:	eeb0 8a49 	vmov.f32	s16, s18
 800dffe:	eef0 8a69 	vmov.f32	s17, s19
 800e002:	eeb0 0a48 	vmov.f32	s0, s16
 800e006:	eef0 0a68 	vmov.f32	s1, s17
 800e00a:	ecbd 8b04 	vpop	{d8-d9}
 800e00e:	bd08      	pop	{r3, pc}
 800e010:	eeb0 0a49 	vmov.f32	s0, s18
 800e014:	eef0 0a69 	vmov.f32	s1, s19
 800e018:	f000 f836 	bl	800e088 <__fpclassifyd>
 800e01c:	2800      	cmp	r0, #0
 800e01e:	d0f0      	beq.n	800e002 <fmax+0x24>
 800e020:	ec53 2b19 	vmov	r2, r3, d9
 800e024:	ec51 0b18 	vmov	r0, r1, d8
 800e028:	f7f2 fda6 	bl	8000b78 <__aeabi_dcmpgt>
 800e02c:	2800      	cmp	r0, #0
 800e02e:	d0e4      	beq.n	800dffa <fmax+0x1c>
 800e030:	e7e7      	b.n	800e002 <fmax+0x24>

0800e032 <fmin>:
 800e032:	b508      	push	{r3, lr}
 800e034:	ed2d 8b04 	vpush	{d8-d9}
 800e038:	eeb0 8a40 	vmov.f32	s16, s0
 800e03c:	eef0 8a60 	vmov.f32	s17, s1
 800e040:	eeb0 9a41 	vmov.f32	s18, s2
 800e044:	eef0 9a61 	vmov.f32	s19, s3
 800e048:	f000 f81e 	bl	800e088 <__fpclassifyd>
 800e04c:	b950      	cbnz	r0, 800e064 <fmin+0x32>
 800e04e:	eeb0 8a49 	vmov.f32	s16, s18
 800e052:	eef0 8a69 	vmov.f32	s17, s19
 800e056:	eeb0 0a48 	vmov.f32	s0, s16
 800e05a:	eef0 0a68 	vmov.f32	s1, s17
 800e05e:	ecbd 8b04 	vpop	{d8-d9}
 800e062:	bd08      	pop	{r3, pc}
 800e064:	eeb0 0a49 	vmov.f32	s0, s18
 800e068:	eef0 0a69 	vmov.f32	s1, s19
 800e06c:	f000 f80c 	bl	800e088 <__fpclassifyd>
 800e070:	2800      	cmp	r0, #0
 800e072:	d0f0      	beq.n	800e056 <fmin+0x24>
 800e074:	ec53 2b19 	vmov	r2, r3, d9
 800e078:	ec51 0b18 	vmov	r0, r1, d8
 800e07c:	f7f2 fd5e 	bl	8000b3c <__aeabi_dcmplt>
 800e080:	2800      	cmp	r0, #0
 800e082:	d0e4      	beq.n	800e04e <fmin+0x1c>
 800e084:	e7e7      	b.n	800e056 <fmin+0x24>
	...

0800e088 <__fpclassifyd>:
 800e088:	ec51 0b10 	vmov	r0, r1, d0
 800e08c:	b510      	push	{r4, lr}
 800e08e:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 800e092:	460b      	mov	r3, r1
 800e094:	d019      	beq.n	800e0ca <__fpclassifyd+0x42>
 800e096:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 800e09a:	490e      	ldr	r1, [pc, #56]	@ (800e0d4 <__fpclassifyd+0x4c>)
 800e09c:	428a      	cmp	r2, r1
 800e09e:	d90e      	bls.n	800e0be <__fpclassifyd+0x36>
 800e0a0:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 800e0a4:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 800e0a8:	428a      	cmp	r2, r1
 800e0aa:	d908      	bls.n	800e0be <__fpclassifyd+0x36>
 800e0ac:	4a0a      	ldr	r2, [pc, #40]	@ (800e0d8 <__fpclassifyd+0x50>)
 800e0ae:	4213      	tst	r3, r2
 800e0b0:	d007      	beq.n	800e0c2 <__fpclassifyd+0x3a>
 800e0b2:	4294      	cmp	r4, r2
 800e0b4:	d107      	bne.n	800e0c6 <__fpclassifyd+0x3e>
 800e0b6:	fab0 f080 	clz	r0, r0
 800e0ba:	0940      	lsrs	r0, r0, #5
 800e0bc:	bd10      	pop	{r4, pc}
 800e0be:	2004      	movs	r0, #4
 800e0c0:	e7fc      	b.n	800e0bc <__fpclassifyd+0x34>
 800e0c2:	2003      	movs	r0, #3
 800e0c4:	e7fa      	b.n	800e0bc <__fpclassifyd+0x34>
 800e0c6:	2000      	movs	r0, #0
 800e0c8:	e7f8      	b.n	800e0bc <__fpclassifyd+0x34>
 800e0ca:	2800      	cmp	r0, #0
 800e0cc:	d1ee      	bne.n	800e0ac <__fpclassifyd+0x24>
 800e0ce:	2002      	movs	r0, #2
 800e0d0:	e7f4      	b.n	800e0bc <__fpclassifyd+0x34>
 800e0d2:	bf00      	nop
 800e0d4:	7fdfffff 	.word	0x7fdfffff
 800e0d8:	7ff00000 	.word	0x7ff00000

0800e0dc <finitef>:
 800e0dc:	ee10 3a10 	vmov	r3, s0
 800e0e0:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e0e4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e0e8:	bfac      	ite	ge
 800e0ea:	2000      	movge	r0, #0
 800e0ec:	2001      	movlt	r0, #1
 800e0ee:	4770      	bx	lr

0800e0f0 <fmaxf>:
 800e0f0:	b508      	push	{r3, lr}
 800e0f2:	ed2d 8b02 	vpush	{d8}
 800e0f6:	eeb0 8a40 	vmov.f32	s16, s0
 800e0fa:	eef0 8a60 	vmov.f32	s17, s1
 800e0fe:	f000 f815 	bl	800e12c <__fpclassifyf>
 800e102:	b930      	cbnz	r0, 800e112 <fmaxf+0x22>
 800e104:	eeb0 8a68 	vmov.f32	s16, s17
 800e108:	eeb0 0a48 	vmov.f32	s0, s16
 800e10c:	ecbd 8b02 	vpop	{d8}
 800e110:	bd08      	pop	{r3, pc}
 800e112:	eeb0 0a68 	vmov.f32	s0, s17
 800e116:	f000 f809 	bl	800e12c <__fpclassifyf>
 800e11a:	2800      	cmp	r0, #0
 800e11c:	d0f4      	beq.n	800e108 <fmaxf+0x18>
 800e11e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e126:	dded      	ble.n	800e104 <fmaxf+0x14>
 800e128:	e7ee      	b.n	800e108 <fmaxf+0x18>
	...

0800e12c <__fpclassifyf>:
 800e12c:	ee10 3a10 	vmov	r3, s0
 800e130:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e134:	d00d      	beq.n	800e152 <__fpclassifyf+0x26>
 800e136:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e13a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e13e:	d30a      	bcc.n	800e156 <__fpclassifyf+0x2a>
 800e140:	4b07      	ldr	r3, [pc, #28]	@ (800e160 <__fpclassifyf+0x34>)
 800e142:	1e42      	subs	r2, r0, #1
 800e144:	429a      	cmp	r2, r3
 800e146:	d908      	bls.n	800e15a <__fpclassifyf+0x2e>
 800e148:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e14c:	4258      	negs	r0, r3
 800e14e:	4158      	adcs	r0, r3
 800e150:	4770      	bx	lr
 800e152:	2002      	movs	r0, #2
 800e154:	4770      	bx	lr
 800e156:	2004      	movs	r0, #4
 800e158:	4770      	bx	lr
 800e15a:	2003      	movs	r0, #3
 800e15c:	4770      	bx	lr
 800e15e:	bf00      	nop
 800e160:	007ffffe 	.word	0x007ffffe

0800e164 <__ieee754_powf>:
 800e164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e168:	ee10 4a90 	vmov	r4, s1
 800e16c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e170:	ed2d 8b02 	vpush	{d8}
 800e174:	ee10 6a10 	vmov	r6, s0
 800e178:	eeb0 8a40 	vmov.f32	s16, s0
 800e17c:	eef0 8a60 	vmov.f32	s17, s1
 800e180:	d10c      	bne.n	800e19c <__ieee754_powf+0x38>
 800e182:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e186:	0076      	lsls	r6, r6, #1
 800e188:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e18c:	f240 829c 	bls.w	800e6c8 <__ieee754_powf+0x564>
 800e190:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e194:	ecbd 8b02 	vpop	{d8}
 800e198:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e19c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e1a0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e1a4:	d802      	bhi.n	800e1ac <__ieee754_powf+0x48>
 800e1a6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e1aa:	d908      	bls.n	800e1be <__ieee754_powf+0x5a>
 800e1ac:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e1b0:	d1ee      	bne.n	800e190 <__ieee754_powf+0x2c>
 800e1b2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e1b6:	0064      	lsls	r4, r4, #1
 800e1b8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e1bc:	e7e6      	b.n	800e18c <__ieee754_powf+0x28>
 800e1be:	2e00      	cmp	r6, #0
 800e1c0:	da1e      	bge.n	800e200 <__ieee754_powf+0x9c>
 800e1c2:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e1c6:	d22b      	bcs.n	800e220 <__ieee754_powf+0xbc>
 800e1c8:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e1cc:	d332      	bcc.n	800e234 <__ieee754_powf+0xd0>
 800e1ce:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e1d2:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e1d6:	fa49 f503 	asr.w	r5, r9, r3
 800e1da:	fa05 f303 	lsl.w	r3, r5, r3
 800e1de:	454b      	cmp	r3, r9
 800e1e0:	d126      	bne.n	800e230 <__ieee754_powf+0xcc>
 800e1e2:	f005 0501 	and.w	r5, r5, #1
 800e1e6:	f1c5 0502 	rsb	r5, r5, #2
 800e1ea:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e1ee:	d122      	bne.n	800e236 <__ieee754_powf+0xd2>
 800e1f0:	2c00      	cmp	r4, #0
 800e1f2:	f280 826f 	bge.w	800e6d4 <__ieee754_powf+0x570>
 800e1f6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e1fa:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e1fe:	e7c9      	b.n	800e194 <__ieee754_powf+0x30>
 800e200:	2500      	movs	r5, #0
 800e202:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e206:	d1f0      	bne.n	800e1ea <__ieee754_powf+0x86>
 800e208:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e20c:	f000 825c 	beq.w	800e6c8 <__ieee754_powf+0x564>
 800e210:	d908      	bls.n	800e224 <__ieee754_powf+0xc0>
 800e212:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800e574 <__ieee754_powf+0x410>
 800e216:	2c00      	cmp	r4, #0
 800e218:	bfa8      	it	ge
 800e21a:	eeb0 0a68 	vmovge.f32	s0, s17
 800e21e:	e7b9      	b.n	800e194 <__ieee754_powf+0x30>
 800e220:	2502      	movs	r5, #2
 800e222:	e7ee      	b.n	800e202 <__ieee754_powf+0x9e>
 800e224:	2c00      	cmp	r4, #0
 800e226:	f280 8252 	bge.w	800e6ce <__ieee754_powf+0x56a>
 800e22a:	eeb1 0a68 	vneg.f32	s0, s17
 800e22e:	e7b1      	b.n	800e194 <__ieee754_powf+0x30>
 800e230:	2500      	movs	r5, #0
 800e232:	e7da      	b.n	800e1ea <__ieee754_powf+0x86>
 800e234:	2500      	movs	r5, #0
 800e236:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e23a:	d102      	bne.n	800e242 <__ieee754_powf+0xde>
 800e23c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e240:	e7a8      	b.n	800e194 <__ieee754_powf+0x30>
 800e242:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e246:	d109      	bne.n	800e25c <__ieee754_powf+0xf8>
 800e248:	2e00      	cmp	r6, #0
 800e24a:	db07      	blt.n	800e25c <__ieee754_powf+0xf8>
 800e24c:	eeb0 0a48 	vmov.f32	s0, s16
 800e250:	ecbd 8b02 	vpop	{d8}
 800e254:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e258:	f000 bae8 	b.w	800e82c <__ieee754_sqrtf>
 800e25c:	eeb0 0a48 	vmov.f32	s0, s16
 800e260:	f000 fa50 	bl	800e704 <fabsf>
 800e264:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800e268:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800e26c:	4647      	mov	r7, r8
 800e26e:	d002      	beq.n	800e276 <__ieee754_powf+0x112>
 800e270:	f1b8 0f00 	cmp.w	r8, #0
 800e274:	d117      	bne.n	800e2a6 <__ieee754_powf+0x142>
 800e276:	2c00      	cmp	r4, #0
 800e278:	bfbc      	itt	lt
 800e27a:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800e27e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800e282:	2e00      	cmp	r6, #0
 800e284:	da86      	bge.n	800e194 <__ieee754_powf+0x30>
 800e286:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800e28a:	ea58 0805 	orrs.w	r8, r8, r5
 800e28e:	d104      	bne.n	800e29a <__ieee754_powf+0x136>
 800e290:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e294:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e298:	e77c      	b.n	800e194 <__ieee754_powf+0x30>
 800e29a:	2d01      	cmp	r5, #1
 800e29c:	f47f af7a 	bne.w	800e194 <__ieee754_powf+0x30>
 800e2a0:	eeb1 0a40 	vneg.f32	s0, s0
 800e2a4:	e776      	b.n	800e194 <__ieee754_powf+0x30>
 800e2a6:	0ff0      	lsrs	r0, r6, #31
 800e2a8:	3801      	subs	r0, #1
 800e2aa:	ea55 0300 	orrs.w	r3, r5, r0
 800e2ae:	d104      	bne.n	800e2ba <__ieee754_powf+0x156>
 800e2b0:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e2b4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e2b8:	e76c      	b.n	800e194 <__ieee754_powf+0x30>
 800e2ba:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e2be:	d973      	bls.n	800e3a8 <__ieee754_powf+0x244>
 800e2c0:	4bad      	ldr	r3, [pc, #692]	@ (800e578 <__ieee754_powf+0x414>)
 800e2c2:	4598      	cmp	r8, r3
 800e2c4:	d808      	bhi.n	800e2d8 <__ieee754_powf+0x174>
 800e2c6:	2c00      	cmp	r4, #0
 800e2c8:	da0b      	bge.n	800e2e2 <__ieee754_powf+0x17e>
 800e2ca:	2000      	movs	r0, #0
 800e2cc:	ecbd 8b02 	vpop	{d8}
 800e2d0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2d4:	f000 baa4 	b.w	800e820 <__math_oflowf>
 800e2d8:	4ba8      	ldr	r3, [pc, #672]	@ (800e57c <__ieee754_powf+0x418>)
 800e2da:	4598      	cmp	r8, r3
 800e2dc:	d908      	bls.n	800e2f0 <__ieee754_powf+0x18c>
 800e2de:	2c00      	cmp	r4, #0
 800e2e0:	dcf3      	bgt.n	800e2ca <__ieee754_powf+0x166>
 800e2e2:	2000      	movs	r0, #0
 800e2e4:	ecbd 8b02 	vpop	{d8}
 800e2e8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2ec:	f000 ba92 	b.w	800e814 <__math_uflowf>
 800e2f0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e2f4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e2f8:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800e580 <__ieee754_powf+0x41c>
 800e2fc:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e300:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e304:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e308:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e30c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e310:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e314:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800e584 <__ieee754_powf+0x420>
 800e318:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e31c:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800e588 <__ieee754_powf+0x424>
 800e320:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e324:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800e58c <__ieee754_powf+0x428>
 800e328:	eef0 6a67 	vmov.f32	s13, s15
 800e32c:	eee0 6a07 	vfma.f32	s13, s0, s14
 800e330:	ee16 3a90 	vmov	r3, s13
 800e334:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e338:	f023 030f 	bic.w	r3, r3, #15
 800e33c:	ee06 3a90 	vmov	s13, r3
 800e340:	eee0 6a47 	vfms.f32	s13, s0, s14
 800e344:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e348:	3d01      	subs	r5, #1
 800e34a:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800e34e:	4305      	orrs	r5, r0
 800e350:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e354:	f024 040f 	bic.w	r4, r4, #15
 800e358:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800e35c:	bf18      	it	ne
 800e35e:	eeb0 8a47 	vmovne.f32	s16, s14
 800e362:	ee07 4a10 	vmov	s14, r4
 800e366:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800e36a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800e36e:	ee07 3a90 	vmov	s15, r3
 800e372:	eee7 0a27 	vfma.f32	s1, s14, s15
 800e376:	ee07 4a10 	vmov	s14, r4
 800e37a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e37e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800e382:	ee17 1a10 	vmov	r1, s14
 800e386:	2900      	cmp	r1, #0
 800e388:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e38c:	f340 80dd 	ble.w	800e54a <__ieee754_powf+0x3e6>
 800e390:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800e394:	f240 80ca 	bls.w	800e52c <__ieee754_powf+0x3c8>
 800e398:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e39c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3a0:	bf4c      	ite	mi
 800e3a2:	2001      	movmi	r0, #1
 800e3a4:	2000      	movpl	r0, #0
 800e3a6:	e791      	b.n	800e2cc <__ieee754_powf+0x168>
 800e3a8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800e3ac:	bf01      	itttt	eq
 800e3ae:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800e590 <__ieee754_powf+0x42c>
 800e3b2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800e3b6:	f06f 0317 	mvneq.w	r3, #23
 800e3ba:	ee17 7a90 	vmoveq	r7, s15
 800e3be:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800e3c2:	bf18      	it	ne
 800e3c4:	2300      	movne	r3, #0
 800e3c6:	3a7f      	subs	r2, #127	@ 0x7f
 800e3c8:	441a      	add	r2, r3
 800e3ca:	4b72      	ldr	r3, [pc, #456]	@ (800e594 <__ieee754_powf+0x430>)
 800e3cc:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800e3d0:	429f      	cmp	r7, r3
 800e3d2:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800e3d6:	dd06      	ble.n	800e3e6 <__ieee754_powf+0x282>
 800e3d8:	4b6f      	ldr	r3, [pc, #444]	@ (800e598 <__ieee754_powf+0x434>)
 800e3da:	429f      	cmp	r7, r3
 800e3dc:	f340 80a4 	ble.w	800e528 <__ieee754_powf+0x3c4>
 800e3e0:	3201      	adds	r2, #1
 800e3e2:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800e3e6:	2600      	movs	r6, #0
 800e3e8:	4b6c      	ldr	r3, [pc, #432]	@ (800e59c <__ieee754_powf+0x438>)
 800e3ea:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800e3ee:	ee07 1a10 	vmov	s14, r1
 800e3f2:	edd3 5a00 	vldr	s11, [r3]
 800e3f6:	4b6a      	ldr	r3, [pc, #424]	@ (800e5a0 <__ieee754_powf+0x43c>)
 800e3f8:	ee75 7a87 	vadd.f32	s15, s11, s14
 800e3fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e400:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800e404:	1049      	asrs	r1, r1, #1
 800e406:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800e40a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800e40e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800e412:	ee37 6a65 	vsub.f32	s12, s14, s11
 800e416:	ee07 1a90 	vmov	s15, r1
 800e41a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800e41e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800e422:	ee15 7a10 	vmov	r7, s10
 800e426:	401f      	ands	r7, r3
 800e428:	ee06 7a90 	vmov	s13, r7
 800e42c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800e430:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e434:	ee65 7a05 	vmul.f32	s15, s10, s10
 800e438:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800e43c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800e5a4 <__ieee754_powf+0x440>
 800e440:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800e5a8 <__ieee754_powf+0x444>
 800e444:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e448:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800e5ac <__ieee754_powf+0x448>
 800e44c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e450:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800e580 <__ieee754_powf+0x41c>
 800e454:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e458:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800e5b0 <__ieee754_powf+0x44c>
 800e45c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e460:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800e5b4 <__ieee754_powf+0x450>
 800e464:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e468:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e46c:	ee35 7a26 	vadd.f32	s14, s10, s13
 800e470:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800e474:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e478:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800e47c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800e480:	eef0 5a67 	vmov.f32	s11, s15
 800e484:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800e488:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e48c:	ee15 1a90 	vmov	r1, s11
 800e490:	4019      	ands	r1, r3
 800e492:	ee05 1a90 	vmov	s11, r1
 800e496:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e49a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800e49e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e4a2:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e4a6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e4aa:	eeb0 6a67 	vmov.f32	s12, s15
 800e4ae:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800e4b2:	ee16 1a10 	vmov	r1, s12
 800e4b6:	4019      	ands	r1, r3
 800e4b8:	ee06 1a10 	vmov	s12, r1
 800e4bc:	eeb0 7a46 	vmov.f32	s14, s12
 800e4c0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800e4c4:	493c      	ldr	r1, [pc, #240]	@ (800e5b8 <__ieee754_powf+0x454>)
 800e4c6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800e4ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e4ce:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800e5bc <__ieee754_powf+0x458>
 800e4d2:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800e5c0 <__ieee754_powf+0x45c>
 800e4d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e4da:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800e5c4 <__ieee754_powf+0x460>
 800e4de:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e4e2:	ed91 7a00 	vldr	s14, [r1]
 800e4e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4ea:	ee07 2a10 	vmov	s14, r2
 800e4ee:	eef0 6a67 	vmov.f32	s13, s15
 800e4f2:	4a35      	ldr	r2, [pc, #212]	@ (800e5c8 <__ieee754_powf+0x464>)
 800e4f4:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e4f8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800e4fc:	ed92 5a00 	vldr	s10, [r2]
 800e500:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e504:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e508:	ee76 6a87 	vadd.f32	s13, s13, s14
 800e50c:	ee16 2a90 	vmov	r2, s13
 800e510:	4013      	ands	r3, r2
 800e512:	ee06 3a90 	vmov	s13, r3
 800e516:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e51a:	ee37 7a45 	vsub.f32	s14, s14, s10
 800e51e:	eea6 7a65 	vfms.f32	s14, s12, s11
 800e522:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e526:	e70f      	b.n	800e348 <__ieee754_powf+0x1e4>
 800e528:	2601      	movs	r6, #1
 800e52a:	e75d      	b.n	800e3e8 <__ieee754_powf+0x284>
 800e52c:	d152      	bne.n	800e5d4 <__ieee754_powf+0x470>
 800e52e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e5cc <__ieee754_powf+0x468>
 800e532:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e536:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800e53a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800e53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e542:	f73f af29 	bgt.w	800e398 <__ieee754_powf+0x234>
 800e546:	2386      	movs	r3, #134	@ 0x86
 800e548:	e048      	b.n	800e5dc <__ieee754_powf+0x478>
 800e54a:	4a21      	ldr	r2, [pc, #132]	@ (800e5d0 <__ieee754_powf+0x46c>)
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d907      	bls.n	800e560 <__ieee754_powf+0x3fc>
 800e550:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e558:	bf4c      	ite	mi
 800e55a:	2001      	movmi	r0, #1
 800e55c:	2000      	movpl	r0, #0
 800e55e:	e6c1      	b.n	800e2e4 <__ieee754_powf+0x180>
 800e560:	d138      	bne.n	800e5d4 <__ieee754_powf+0x470>
 800e562:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e566:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800e56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e56e:	dbea      	blt.n	800e546 <__ieee754_powf+0x3e2>
 800e570:	e7ee      	b.n	800e550 <__ieee754_powf+0x3ec>
 800e572:	bf00      	nop
 800e574:	00000000 	.word	0x00000000
 800e578:	3f7ffff3 	.word	0x3f7ffff3
 800e57c:	3f800007 	.word	0x3f800007
 800e580:	3eaaaaab 	.word	0x3eaaaaab
 800e584:	3fb8aa3b 	.word	0x3fb8aa3b
 800e588:	36eca570 	.word	0x36eca570
 800e58c:	3fb8aa00 	.word	0x3fb8aa00
 800e590:	4b800000 	.word	0x4b800000
 800e594:	001cc471 	.word	0x001cc471
 800e598:	005db3d6 	.word	0x005db3d6
 800e59c:	0800efb8 	.word	0x0800efb8
 800e5a0:	fffff000 	.word	0xfffff000
 800e5a4:	3e6c3255 	.word	0x3e6c3255
 800e5a8:	3e53f142 	.word	0x3e53f142
 800e5ac:	3e8ba305 	.word	0x3e8ba305
 800e5b0:	3edb6db7 	.word	0x3edb6db7
 800e5b4:	3f19999a 	.word	0x3f19999a
 800e5b8:	0800efa8 	.word	0x0800efa8
 800e5bc:	3f76384f 	.word	0x3f76384f
 800e5c0:	3f763800 	.word	0x3f763800
 800e5c4:	369dc3a0 	.word	0x369dc3a0
 800e5c8:	0800efb0 	.word	0x0800efb0
 800e5cc:	3338aa3c 	.word	0x3338aa3c
 800e5d0:	43160000 	.word	0x43160000
 800e5d4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800e5d8:	d971      	bls.n	800e6be <__ieee754_powf+0x55a>
 800e5da:	15db      	asrs	r3, r3, #23
 800e5dc:	3b7e      	subs	r3, #126	@ 0x7e
 800e5de:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800e5e2:	4118      	asrs	r0, r3
 800e5e4:	4408      	add	r0, r1
 800e5e6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e5ea:	4a3c      	ldr	r2, [pc, #240]	@ (800e6dc <__ieee754_powf+0x578>)
 800e5ec:	3b7f      	subs	r3, #127	@ 0x7f
 800e5ee:	411a      	asrs	r2, r3
 800e5f0:	4002      	ands	r2, r0
 800e5f2:	ee07 2a10 	vmov	s14, r2
 800e5f6:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800e5fa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800e5fe:	f1c3 0317 	rsb	r3, r3, #23
 800e602:	4118      	asrs	r0, r3
 800e604:	2900      	cmp	r1, #0
 800e606:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e60a:	bfb8      	it	lt
 800e60c:	4240      	neglt	r0, r0
 800e60e:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800e612:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800e6e0 <__ieee754_powf+0x57c>
 800e616:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800e6e4 <__ieee754_powf+0x580>
 800e61a:	ee17 3a10 	vmov	r3, s14
 800e61e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e622:	f023 030f 	bic.w	r3, r3, #15
 800e626:	ee07 3a10 	vmov	s14, r3
 800e62a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e62e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e632:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800e636:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800e6e8 <__ieee754_powf+0x584>
 800e63a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e63e:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800e642:	eef0 6a67 	vmov.f32	s13, s15
 800e646:	eee7 6a06 	vfma.f32	s13, s14, s12
 800e64a:	eef0 5a66 	vmov.f32	s11, s13
 800e64e:	eee7 5a46 	vfms.f32	s11, s14, s12
 800e652:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e656:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e65a:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800e6ec <__ieee754_powf+0x588>
 800e65e:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800e6f0 <__ieee754_powf+0x58c>
 800e662:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e666:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800e6f4 <__ieee754_powf+0x590>
 800e66a:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e66e:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800e6f8 <__ieee754_powf+0x594>
 800e672:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e676:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800e6fc <__ieee754_powf+0x598>
 800e67a:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e67e:	eeb0 6a66 	vmov.f32	s12, s13
 800e682:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800e686:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800e68a:	ee66 5a86 	vmul.f32	s11, s13, s12
 800e68e:	ee36 6a47 	vsub.f32	s12, s12, s14
 800e692:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800e696:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800e69a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e69e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e6a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e6a6:	ee10 3a10 	vmov	r3, s0
 800e6aa:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800e6ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e6b2:	da06      	bge.n	800e6c2 <__ieee754_powf+0x55e>
 800e6b4:	f000 f82e 	bl	800e714 <scalbnf>
 800e6b8:	ee20 0a08 	vmul.f32	s0, s0, s16
 800e6bc:	e56a      	b.n	800e194 <__ieee754_powf+0x30>
 800e6be:	2000      	movs	r0, #0
 800e6c0:	e7a5      	b.n	800e60e <__ieee754_powf+0x4aa>
 800e6c2:	ee00 3a10 	vmov	s0, r3
 800e6c6:	e7f7      	b.n	800e6b8 <__ieee754_powf+0x554>
 800e6c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e6cc:	e562      	b.n	800e194 <__ieee754_powf+0x30>
 800e6ce:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800e700 <__ieee754_powf+0x59c>
 800e6d2:	e55f      	b.n	800e194 <__ieee754_powf+0x30>
 800e6d4:	eeb0 0a48 	vmov.f32	s0, s16
 800e6d8:	e55c      	b.n	800e194 <__ieee754_powf+0x30>
 800e6da:	bf00      	nop
 800e6dc:	ff800000 	.word	0xff800000
 800e6e0:	3f317218 	.word	0x3f317218
 800e6e4:	3f317200 	.word	0x3f317200
 800e6e8:	35bfbe8c 	.word	0x35bfbe8c
 800e6ec:	b5ddea0e 	.word	0xb5ddea0e
 800e6f0:	3331bb4c 	.word	0x3331bb4c
 800e6f4:	388ab355 	.word	0x388ab355
 800e6f8:	bb360b61 	.word	0xbb360b61
 800e6fc:	3e2aaaab 	.word	0x3e2aaaab
 800e700:	00000000 	.word	0x00000000

0800e704 <fabsf>:
 800e704:	ee10 3a10 	vmov	r3, s0
 800e708:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e70c:	ee00 3a10 	vmov	s0, r3
 800e710:	4770      	bx	lr
	...

0800e714 <scalbnf>:
 800e714:	ee10 3a10 	vmov	r3, s0
 800e718:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e71c:	d02b      	beq.n	800e776 <scalbnf+0x62>
 800e71e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e722:	d302      	bcc.n	800e72a <scalbnf+0x16>
 800e724:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e728:	4770      	bx	lr
 800e72a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e72e:	d123      	bne.n	800e778 <scalbnf+0x64>
 800e730:	4b24      	ldr	r3, [pc, #144]	@ (800e7c4 <scalbnf+0xb0>)
 800e732:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e7c8 <scalbnf+0xb4>
 800e736:	4298      	cmp	r0, r3
 800e738:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e73c:	db17      	blt.n	800e76e <scalbnf+0x5a>
 800e73e:	ee10 3a10 	vmov	r3, s0
 800e742:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e746:	3a19      	subs	r2, #25
 800e748:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e74c:	4288      	cmp	r0, r1
 800e74e:	dd15      	ble.n	800e77c <scalbnf+0x68>
 800e750:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e7cc <scalbnf+0xb8>
 800e754:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e7d0 <scalbnf+0xbc>
 800e758:	ee10 3a10 	vmov	r3, s0
 800e75c:	eeb0 7a67 	vmov.f32	s14, s15
 800e760:	2b00      	cmp	r3, #0
 800e762:	bfb8      	it	lt
 800e764:	eef0 7a66 	vmovlt.f32	s15, s13
 800e768:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e76c:	4770      	bx	lr
 800e76e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e7d4 <scalbnf+0xc0>
 800e772:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e776:	4770      	bx	lr
 800e778:	0dd2      	lsrs	r2, r2, #23
 800e77a:	e7e5      	b.n	800e748 <scalbnf+0x34>
 800e77c:	4410      	add	r0, r2
 800e77e:	28fe      	cmp	r0, #254	@ 0xfe
 800e780:	dce6      	bgt.n	800e750 <scalbnf+0x3c>
 800e782:	2800      	cmp	r0, #0
 800e784:	dd06      	ble.n	800e794 <scalbnf+0x80>
 800e786:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e78a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e78e:	ee00 3a10 	vmov	s0, r3
 800e792:	4770      	bx	lr
 800e794:	f110 0f16 	cmn.w	r0, #22
 800e798:	da09      	bge.n	800e7ae <scalbnf+0x9a>
 800e79a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e7d4 <scalbnf+0xc0>
 800e79e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e7d8 <scalbnf+0xc4>
 800e7a2:	ee10 3a10 	vmov	r3, s0
 800e7a6:	eeb0 7a67 	vmov.f32	s14, s15
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	e7d9      	b.n	800e762 <scalbnf+0x4e>
 800e7ae:	3019      	adds	r0, #25
 800e7b0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e7b4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e7b8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e7dc <scalbnf+0xc8>
 800e7bc:	ee07 3a90 	vmov	s15, r3
 800e7c0:	e7d7      	b.n	800e772 <scalbnf+0x5e>
 800e7c2:	bf00      	nop
 800e7c4:	ffff3cb0 	.word	0xffff3cb0
 800e7c8:	4c000000 	.word	0x4c000000
 800e7cc:	7149f2ca 	.word	0x7149f2ca
 800e7d0:	f149f2ca 	.word	0xf149f2ca
 800e7d4:	0da24260 	.word	0x0da24260
 800e7d8:	8da24260 	.word	0x8da24260
 800e7dc:	33000000 	.word	0x33000000

0800e7e0 <with_errnof>:
 800e7e0:	b510      	push	{r4, lr}
 800e7e2:	ed2d 8b02 	vpush	{d8}
 800e7e6:	eeb0 8a40 	vmov.f32	s16, s0
 800e7ea:	4604      	mov	r4, r0
 800e7ec:	f7fc faac 	bl	800ad48 <__errno>
 800e7f0:	eeb0 0a48 	vmov.f32	s0, s16
 800e7f4:	ecbd 8b02 	vpop	{d8}
 800e7f8:	6004      	str	r4, [r0, #0]
 800e7fa:	bd10      	pop	{r4, pc}

0800e7fc <xflowf>:
 800e7fc:	b130      	cbz	r0, 800e80c <xflowf+0x10>
 800e7fe:	eef1 7a40 	vneg.f32	s15, s0
 800e802:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e806:	2022      	movs	r0, #34	@ 0x22
 800e808:	f7ff bfea 	b.w	800e7e0 <with_errnof>
 800e80c:	eef0 7a40 	vmov.f32	s15, s0
 800e810:	e7f7      	b.n	800e802 <xflowf+0x6>
	...

0800e814 <__math_uflowf>:
 800e814:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e81c <__math_uflowf+0x8>
 800e818:	f7ff bff0 	b.w	800e7fc <xflowf>
 800e81c:	10000000 	.word	0x10000000

0800e820 <__math_oflowf>:
 800e820:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e828 <__math_oflowf+0x8>
 800e824:	f7ff bfea 	b.w	800e7fc <xflowf>
 800e828:	70000000 	.word	0x70000000

0800e82c <__ieee754_sqrtf>:
 800e82c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e830:	4770      	bx	lr
	...

0800e834 <_init>:
 800e834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e836:	bf00      	nop
 800e838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e83a:	bc08      	pop	{r3}
 800e83c:	469e      	mov	lr, r3
 800e83e:	4770      	bx	lr

0800e840 <_fini>:
 800e840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e842:	bf00      	nop
 800e844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e846:	bc08      	pop	{r3}
 800e848:	469e      	mov	lr, r3
 800e84a:	4770      	bx	lr
