Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Student/Downloads/ultimate/CPU_grp21/RISCy_test_isim_beh.exe -prj C:/Users/Student/Downloads/ultimate/CPU_grp21/RISCy_test_beh.prj work.RISCy_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/adder_1bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/adder_4bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/adder_16bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/PC_combinational_unit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/ipcore_dir/Instruction_memory_block.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/ipcore_dir/Data_memory_block.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/diff.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/adder_32bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/reg_file.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/PC_unit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/Instruction_memory.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/Data_memory.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/CONTROLLER.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/clk_divider.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/ALU_controller.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/ALU.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/RISCy_CPU.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/ultimate/CPU_grp21/RISCy_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Student/Downloads/ultimate/CPU_grp21/Instruction_memory.v" Line 26: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "C:/Users/Student/Downloads/ultimate/CPU_grp21/Data_memory.v" Line 28: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 12-bit.
Completed static elaboration
Compiling module clk_divider
Compiling module adder_1bit
Compiling module adder_4bit
Compiling module adder_16bit
Compiling module adder_32bit
Compiling module PC_combinational_unit
Compiling module PC_unit
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module Instruction_memory_block
Compiling module Instruction_memory
Compiling module CONTROLLER
Compiling module reg_file
Compiling module ALU_controller
Compiling module diff
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module Data_memory_block
Compiling module Data_memory
Compiling module RISCy_CPU
Compiling module RISCy_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 19 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable C:/Users/Student/Downloads/ultimate/CPU_grp21/RISCy_test_isim_beh.exe
Fuse Memory Usage: 33612 KB
Fuse CPU Usage: 1187 ms
