// Seed: 3096417084
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = -1;
  id_5(
      id_6
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wand id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    output wor id_16,
    output wor id_17,
    input tri id_18,
    output wire id_19,
    output tri id_20,
    input tri1 id_21
);
  initial @(id_0);
  wire id_23;
  xor primCall (
      id_19,
      id_13,
      id_11,
      id_3,
      id_5,
      id_23,
      id_10,
      id_15,
      id_8,
      id_21,
      id_6,
      id_12,
      id_1,
      id_18,
      id_14,
      id_0
  );
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23
  );
endmodule
