# Reading D:/Quartus_Prime_Lite_v19_1/modelsim_ase/tcl/vsim/pref.tcl
# do alunbit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_Prime_Lite_v19_1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Quartus\ Projects/alunbit {D:/Quartus Projects/alunbit/alunbit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:10 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus Projects/alunbit" D:/Quartus Projects/alunbit/alunbit.sv 
# -- Compiling module alunbit
# 
# Top level modules:
# 	alunbit
# End time: 18:45:10 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim alunbit
# vsim alunbit 
# Start time: 18:46:30 on Nov 23,2024
# Loading sv_std.std
# Loading work.alunbit
add wave *
force a 1 1,1 10,0 20
force b 1 1,0 10,0 20
force ALUControl 0 1,1 10,0 20
run
# End time: 18:52:23 on Nov 23,2024, Elapsed time: 0:05:53
# Errors: 0, Warnings: 0
