/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:12, Ensure timer can`t be used in module control parts when declared in components
 ** @verdict  pass reject
 ***************************************************/
/*
 * #reqname  /Requirements/12 Declaring timers/Timers can be declared in component and used in test cases, functions, altsteps on this component
 **/


module NegSyn_12_toplevel_timer_001 {

    type component TComp{
        timer t_timer:= 1.0; 
    }

    testcase TC_NegSyn_12_toplevel_timer_001(integer f) runs on TComp{
        if (f==0){
        	setverdict(fail);
        }
        else{
            setverdict(pass);
        }
    }

    control{
        
        t_timer.start;
        if (t_timer.running){
            execute(TC_NegSyn_12_toplevel_timer_001(0))
        }
        else{
            execute(TC_NegSyn_12_toplevel_timer_001(1))
        }
        
    }
}
