library IEEE;
	use IEEE.STD_LOGIC_1164.ALL;

	entity TwentyFourBitCounteris
	    Port (
					 qa        : OUT INTEGER RANGE 0 TO 23;
					 enable    : IN  STD_LOGIC;
					 clk       : IN  STD_LOGIC;
					 vec_one : OUT STD_LOGIC_VECTOR (0 to 23);
					 );
	end TwentyFourBitCounter;

	architecture Behavioral of TwentyFourBitCounter is

	begin  
 
 -- An enable counter
   PROCESS (clk)
      VARIABLE   cnt         : INTEGER RANGE 0 TO 255;
   BEGIN
      IF (clk'EVENT AND clk = '1') THEN
         IF enable = '1' THEN
            cnt := cnt + 1;
         END IF;
      END IF;
		
	qa <= cnt;
	vec_one <= conv_std_logic_vector(qa, 24);
	
   END PROCESS;
		
	end Behavioral;