Analysis & Synthesis report for SDRAM
Sun Mar 17 09:21:55 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component
 17. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated
 18. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_nv6:rdptr_g1p
 19. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_jdc:wrptr_g1p
 20. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|altsyncram_d3f1:fifo_ram
 21. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_brp
 22. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_bwp
 23. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 24. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 25. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 26. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 27. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component
 28. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated
 29. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_nv6:rdptr_g1p
 30. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_jdc:wrptr_g1p
 31. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|altsyncram_d3f1:fifo_ram
 32. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 33. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
 34. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_brp
 35. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_bwp
 36. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 37. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
 38. Parameter Settings for User Entity Instance: PLL_0002:pll_inst|altera_pll:altera_pll_i
 39. Parameter Settings for User Entity Instance: Sdram_Control:u1
 40. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
 41. Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:u_control
 42. Parameter Settings for User Entity Instance: Sdram_Control:u1|command:u_command
 43. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component
 44. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component
 45. dcfifo Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo"
 47. Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"
 48. Port Connectivity Checks: "Sdram_Control:u1|control_interface:u_control"
 49. Port Connectivity Checks: "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i"
 50. Port Connectivity Checks: "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst"
 51. Port Connectivity Checks: "Sdram_Control:u1"
 52. Port Connectivity Checks: "PLL_0002:pll_inst|altera_pll:altera_pll_i"
 53. Port Connectivity Checks: "PLL_0002:pll_inst"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 17 09:21:55 2019           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; SDRAM                                           ;
; Top-level Entity Name           ; SDRAM                                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 497                                             ;
; Total pins                      ; 90                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 16,384                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SDRAM              ; SDRAM              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library   ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+-----------+
; control_interface.v              ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/control_interface.v                     ;           ;
; sdram_control.v                  ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v                         ;           ;
; command.v                        ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/command.v                               ;           ;
; SDRAM.v                          ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v                                 ;           ;
; Sdram_RD_FIFO.v                  ; yes             ; User Wizard-Generated File   ; E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.v                         ;           ;
; Sdram_WR_FIFO.v                  ; yes             ; User Wizard-Generated File   ; E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.v                         ;           ;
; Sdram_PLL/Sdram_PLL_0002.v       ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.v              ; Sdram_PLL ;
; PLL/PLL_0002.v                   ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.v                          ; PLL       ;
; segment.v                        ; yes             ; User Verilog HDL File        ; E:/DE1-SoC/FPGA/SDRAM_terasic/segment.v                               ;           ;
; sdram_params.h                   ; yes             ; Auto-Found File              ; E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_params.h                          ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v        ;           ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf          ;           ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc     ;           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc        ;           ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc   ;           ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc        ;           ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;           ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc         ;           ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;           ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc     ;           ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;           ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;           ;
; db/dcfifo_p7u1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf                      ;           ;
; db/a_gray2bin_oab.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_gray2bin_oab.tdf                   ;           ;
; db/a_graycounter_nv6.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_graycounter_nv6.tdf                ;           ;
; db/a_graycounter_jdc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_graycounter_jdc.tdf                ;           ;
; db/altsyncram_d3f1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/altsyncram_d3f1.tdf                  ;           ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_oe9.tdf                      ;           ;
; db/alt_synch_pipe_8pl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_8pl.tdf               ;           ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_pe9.tdf                      ;           ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_9pl.tdf               ;           ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_qe9.tdf                      ;           ;
; db/cmpr_906.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/cmpr_906.tdf                         ;           ;
; db/dcfifo_c8u1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_c8u1.tdf                      ;           ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_apl.tdf               ;           ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_re9.tdf                      ;           ;
; db/alt_synch_pipe_bpl.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_bpl.tdf               ;           ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_se9.tdf                      ;           ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 299                                                                                   ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 436                                                                                   ;
;     -- 7 input functions                    ; 1                                                                                     ;
;     -- 6 input functions                    ; 73                                                                                    ;
;     -- 5 input functions                    ; 57                                                                                    ;
;     -- 4 input functions                    ; 68                                                                                    ;
;     -- <=3 input functions                  ; 237                                                                                   ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 497                                                                                   ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 90                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 16384                                                                                 ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 3                                                                                     ;
;     -- PLLs                                 ; 3                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 405                                                                                   ;
; Total fan-out                               ; 4059                                                                                  ;
; Average fan-out                             ; 3.44                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name        ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |SDRAM                                           ; 436 (16)            ; 497 (30)                  ; 16384             ; 0          ; 90   ; 0            ; |SDRAM                                                                                                                                                 ; SDRAM              ; work         ;
;    |PLL_0002:pll_inst|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|PLL_0002:pll_inst                                                                                                                               ; PLL_0002           ; PLL          ;
;       |altera_pll:altera_pll_i|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                       ; altera_pll         ; work         ;
;    |Sdram_Control:u1|                            ; 392 (121)           ; 467 (128)                 ; 16384             ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1                                                                                                                                ; Sdram_Control      ; work         ;
;       |Sdram_PLL_0002:sdram_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst                                                                                                  ; Sdram_PLL_0002     ; Sdram_PLL    ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                          ; altera_pll         ; work         ;
;       |Sdram_RD_FIFO:u_read_fifo|                ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo                                                                                                      ; Sdram_RD_FIFO      ; work         ;
;          |dcfifo:dcfifo_component|               ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;             |dcfifo_c8u1:auto_generated|         ; 72 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated                                                   ; dcfifo_c8u1        ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; a_gray2bin_oab     ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; a_gray2bin_oab     ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; a_graycounter_jdc  ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; a_graycounter_nv6  ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl ; work         ;
;                   |dffpipe_re9:dffpipe5|         ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5   ; dffpipe_re9        ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl ; work         ;
;                   |dffpipe_se9:dffpipe8|         ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8   ; dffpipe_se9        ; work         ;
;                |altsyncram_d3f1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|altsyncram_d3f1:fifo_ram                          ; altsyncram_d3f1    ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|cmpr_906:rdempty_eq_comp                          ; cmpr_906           ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|cmpr_906:wrfull_eq_comp                           ; cmpr_906           ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9        ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9        ; work         ;
;       |Sdram_WR_FIFO:u_write_fifo|               ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo                                                                                                     ; Sdram_WR_FIFO      ; work         ;
;          |dcfifo:dcfifo_component|               ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_p7u1:auto_generated|         ; 73 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated                                                  ; dcfifo_p7u1        ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                  ; a_gray2bin_oab     ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                  ; a_gray2bin_oab     ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_jdc:wrptr_g1p                      ; a_graycounter_jdc  ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_nv6:rdptr_g1p                      ; a_graycounter_nv6  ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9        ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9        ; work         ;
;                |altsyncram_d3f1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|altsyncram_d3f1:fifo_ram                         ; altsyncram_d3f1    ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|cmpr_906:rdempty_eq_comp                         ; cmpr_906           ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|cmpr_906:wrfull_eq_comp                          ; cmpr_906           ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9        ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9        ; work         ;
;       |command:u_command|                        ; 51 (51)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|command:u_command                                                                                                              ; command            ; work         ;
;       |control_interface:u_control|              ; 75 (75)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|Sdram_Control:u1|control_interface:u_control                                                                                                    ; control_interface  ; work         ;
;    |segment:u2|                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|segment:u2                                                                                                                                      ; segment            ; work         ;
;    |segment:u3|                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|segment:u3                                                                                                                                      ; segment            ; work         ;
;    |segment:u4|                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|segment:u4                                                                                                                                      ; segment            ; work         ;
;    |segment:u5|                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|segment:u5                                                                                                                                      ; segment            ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                               ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |SDRAM|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo  ; Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |SDRAM|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo ; Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 80                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                                                                ; Reason for Removal                      ;
+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Sdram_Control:u1|command:u_command|CKE                                                                                       ; Stuck at VCC due to stuck port data_in  ;
; Sdram_Control:u1|CKE                                                                                                         ; Stuck at VCC due to stuck port data_in  ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                             ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                             ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                             ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                             ;
; Sdram_Control:u1|mLENGTH[2..8]                                                                                               ; Merged with Sdram_Control:u1|mLENGTH[1] ;
; Sdram_Control:u1|mRD                                                                                                         ; Merged with Sdram_Control:u1|RD_MASK    ;
; Sdram_Control:u1|mWR                                                                                                         ; Merged with Sdram_Control:u1|WR_MASK    ;
; Sdram_Control:u1|mLENGTH[1]                                                                                                  ; Stuck at GND due to stuck port data_in  ;
; Sdram_Control:u1|mLENGTH[0]                                                                                                  ; Stuck at VCC due to stuck port data_in  ;
; Total Number of Removed Registers = 17                                                                                       ;                                         ;
+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------------------------+---------------------------+----------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------+---------------------------+----------------------------------------+
; Sdram_Control:u1|command:u_command|CKE ; Stuck at VCC              ; Sdram_Control:u1|CKE                   ;
;                                        ; due to stuck port data_in ;                                        ;
+----------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 497   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 242   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 177   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; key2_dly[1]                                                                                                                           ; 1       ;
; key2_dly[0]                                                                                                                           ; 2       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 9       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; key1_dly[1]                                                                                                                           ; 1       ;
; key1_dly[0]                                                                                                                           ; 2       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 2       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 9       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 8       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 2       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 2       ;
; Total number of inverted registers = 12                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|command:u_command|SA[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|command:u_command|SA[9]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|command:u_command|SA[3]              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |SDRAM|Sdram_Control:u1|mADDR[7]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|control_interface:u_control|timer[8] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |SDRAM|Sdram_Control:u1|control_interface:u_control|timer[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|command:u_command|command_delay[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|command:u_command|rp_shift[0]        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |SDRAM|Sdram_Control:u1|rWR1_ADDR[13]                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |SDRAM|Sdram_Control:u1|rRD1_ADDR[17]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM|Sdram_Control:u1|CMD[0]                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SDRAM|Sdram_Control:u1|ST[1]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------+
; Parameter Name                       ; Value                  ; Type                   ;
+--------------------------------------+------------------------+------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                 ;
; fractional_vco_multiplier            ; false                  ; String                 ;
; pll_type                             ; General                ; String                 ;
; pll_subtype                          ; General                ; String                 ;
; number_of_clocks                     ; 1                      ; Signed Integer         ;
; operation_mode                       ; direct                 ; String                 ;
; deserialization_factor               ; 4                      ; Signed Integer         ;
; data_rate                            ; 0                      ; Signed Integer         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer         ;
; output_clock_frequency0              ; 27.000000 MHz          ; String                 ;
; phase_shift0                         ; 0 ps                   ; String                 ;
; duty_cycle0                          ; 50                     ; Signed Integer         ;
; output_clock_frequency1              ; 0 MHz                  ; String                 ;
; phase_shift1                         ; 0 ps                   ; String                 ;
; duty_cycle1                          ; 50                     ; Signed Integer         ;
; output_clock_frequency2              ; 0 MHz                  ; String                 ;
; phase_shift2                         ; 0 ps                   ; String                 ;
; duty_cycle2                          ; 50                     ; Signed Integer         ;
; output_clock_frequency3              ; 0 MHz                  ; String                 ;
; phase_shift3                         ; 0 ps                   ; String                 ;
; duty_cycle3                          ; 50                     ; Signed Integer         ;
; output_clock_frequency4              ; 0 MHz                  ; String                 ;
; phase_shift4                         ; 0 ps                   ; String                 ;
; duty_cycle4                          ; 50                     ; Signed Integer         ;
; output_clock_frequency5              ; 0 MHz                  ; String                 ;
; phase_shift5                         ; 0 ps                   ; String                 ;
; duty_cycle5                          ; 50                     ; Signed Integer         ;
; output_clock_frequency6              ; 0 MHz                  ; String                 ;
; phase_shift6                         ; 0 ps                   ; String                 ;
; duty_cycle6                          ; 50                     ; Signed Integer         ;
; output_clock_frequency7              ; 0 MHz                  ; String                 ;
; phase_shift7                         ; 0 ps                   ; String                 ;
; duty_cycle7                          ; 50                     ; Signed Integer         ;
; output_clock_frequency8              ; 0 MHz                  ; String                 ;
; phase_shift8                         ; 0 ps                   ; String                 ;
; duty_cycle8                          ; 50                     ; Signed Integer         ;
; output_clock_frequency9              ; 0 MHz                  ; String                 ;
; phase_shift9                         ; 0 ps                   ; String                 ;
; duty_cycle9                          ; 50                     ; Signed Integer         ;
; output_clock_frequency10             ; 0 MHz                  ; String                 ;
; phase_shift10                        ; 0 ps                   ; String                 ;
; duty_cycle10                         ; 50                     ; Signed Integer         ;
; output_clock_frequency11             ; 0 MHz                  ; String                 ;
; phase_shift11                        ; 0 ps                   ; String                 ;
; duty_cycle11                         ; 50                     ; Signed Integer         ;
; output_clock_frequency12             ; 0 MHz                  ; String                 ;
; phase_shift12                        ; 0 ps                   ; String                 ;
; duty_cycle12                         ; 50                     ; Signed Integer         ;
; output_clock_frequency13             ; 0 MHz                  ; String                 ;
; phase_shift13                        ; 0 ps                   ; String                 ;
; duty_cycle13                         ; 50                     ; Signed Integer         ;
; output_clock_frequency14             ; 0 MHz                  ; String                 ;
; phase_shift14                        ; 0 ps                   ; String                 ;
; duty_cycle14                         ; 50                     ; Signed Integer         ;
; output_clock_frequency15             ; 0 MHz                  ; String                 ;
; phase_shift15                        ; 0 ps                   ; String                 ;
; duty_cycle15                         ; 50                     ; Signed Integer         ;
; output_clock_frequency16             ; 0 MHz                  ; String                 ;
; phase_shift16                        ; 0 ps                   ; String                 ;
; duty_cycle16                         ; 50                     ; Signed Integer         ;
; output_clock_frequency17             ; 0 MHz                  ; String                 ;
; phase_shift17                        ; 0 ps                   ; String                 ;
; duty_cycle17                         ; 50                     ; Signed Integer         ;
; clock_name_0                         ;                        ; String                 ;
; clock_name_1                         ;                        ; String                 ;
; clock_name_2                         ;                        ; String                 ;
; clock_name_3                         ;                        ; String                 ;
; clock_name_4                         ;                        ; String                 ;
; clock_name_5                         ;                        ; String                 ;
; clock_name_6                         ;                        ; String                 ;
; clock_name_7                         ;                        ; String                 ;
; clock_name_8                         ;                        ; String                 ;
; clock_name_global_0                  ; false                  ; String                 ;
; clock_name_global_1                  ; false                  ; String                 ;
; clock_name_global_2                  ; false                  ; String                 ;
; clock_name_global_3                  ; false                  ; String                 ;
; clock_name_global_4                  ; false                  ; String                 ;
; clock_name_global_5                  ; false                  ; String                 ;
; clock_name_global_6                  ; false                  ; String                 ;
; clock_name_global_7                  ; false                  ; String                 ;
; clock_name_global_8                  ; false                  ; String                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; m_cnt_bypass_en                      ; false                  ; String                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; n_cnt_bypass_en                      ; false                  ; String                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en0                     ; false                  ; String                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en1                     ; false                  ; String                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en2                     ; false                  ; String                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en3                     ; false                  ; String                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en4                     ; false                  ; String                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en5                     ; false                  ; String                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en6                     ; false                  ; String                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en7                     ; false                  ; String                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en8                     ; false                  ; String                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en9                     ; false                  ; String                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en10                    ; false                  ; String                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en11                    ; false                  ; String                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en12                    ; false                  ; String                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en13                    ; false                  ; String                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en14                    ; false                  ; String                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en15                    ; false                  ; String                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en16                    ; false                  ; String                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en17                    ; false                  ; String                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer         ;
; pll_vco_div                          ; 1                      ; Signed Integer         ;
; pll_slf_rst                          ; false                  ; String                 ;
; pll_bw_sel                           ; low                    ; String                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                 ;
; pll_cp_current                       ; 0                      ; Signed Integer         ;
; pll_bwctrl                           ; 0                      ; Signed Integer         ;
; pll_fractional_division              ; 1                      ; Signed Integer         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                 ;
; mimic_fbclk_type                     ; gclk                   ; String                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer         ;
; refclk1_frequency                    ; 0 MHz                  ; String                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
+--------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 768   ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 27.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                              ;
; phase_shift1                         ; -3055 ps               ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:u_control ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                   ;
; REF_PER        ; 768   ; Signed Integer                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 768   ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_p7u1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_c8u1 ; Untyped                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 2                                                                   ;
; Entity Instance            ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 16                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 16                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo"                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|control_interface:u_control"                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i"                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst" ;
+--------+--------+----------+-----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                       ;
+--------+--------+----------+-----------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                  ;
; locked ; Output ; Info     ; Explicitly unconnected                        ;
+--------+--------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1"                                                                                                                                                                                 ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA[15..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[4]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[8..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[4]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[8..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_0002:pll_inst|altera_pll:altera_pll_i"                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "PLL_0002:pll_inst"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 497                         ;
;     CLR               ; 182                         ;
;     ENA               ; 38                          ;
;     ENA CLR           ; 60                          ;
;     ENA SCLR          ; 56                          ;
;     ENA SLD           ; 23                          ;
;     SCLR              ; 34                          ;
;     SLD               ; 5                           ;
;     plain             ; 99                          ;
; arriav_io_obuf        ; 32                          ;
; arriav_lcell_comb     ; 441                         ;
;     arith             ; 94                          ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 328                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 68                          ;
;         5 data inputs ; 57                          ;
;         6 data inputs ; 73                          ;
;     shared            ; 18                          ;
;         2 data inputs ; 18                          ;
; boundary_port         ; 90                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 2.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Mar 17 09:21:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c SDRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file sdram_params.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file control_interface.v
    Info (12023): Found entity 1: control_interface File: E:/DE1-SoC/FPGA/SDRAM_terasic/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file command.v
    Info (12023): Found entity 1: command File: E:/DE1-SoC/FPGA/SDRAM_terasic/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: SDRAM File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002 File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: E:/DE1-SoC/FPGA/SDRAM_terasic/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file segment.v
    Info (12023): Found entity 1: segment File: E:/DE1-SoC/FPGA/SDRAM_terasic/segment.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at sdram_control.v(133): created implicit net for "CLK" File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 133
Warning (10236): Verilog HDL Implicit Net warning at SDRAM.v(41): created implicit net for "write" File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at segment.v(5): created implicit net for "scan" File: E:/DE1-SoC/FPGA/SDRAM_terasic/segment.v Line: 5
Info (12127): Elaborating entity "SDRAM" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SDRAM.v(61): truncated value with size 32 to match size of target (8) File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 61
Warning (10034): Output port "sdram_dqm[3..2]" at SDRAM.v(19) has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 19
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL_0002:pll_inst" File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 81
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_0002:pll_inst|altera_pll:altera_pll_i" File: E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_0002:pll_inst|altera_pll:altera_pll_i" File: E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "27.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u1" File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 115
Warning (10230): Verilog HDL assignment warning at sdram_control.v(268): truncated value with size 32 to match size of target (10) File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 268
Info (12128): Elaborating entity "Sdram_PLL_0002" for hierarchy "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst" File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 136
Info (12128): Elaborating entity "altera_pll" for hierarchy "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "27.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3055 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u1|control_interface:u_control" File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 155
Warning (10230): Verilog HDL assignment warning at control_interface.v(110): truncated value with size 32 to match size of target (16) File: E:/DE1-SoC/FPGA/SDRAM_terasic/control_interface.v Line: 110
Warning (10230): Verilog HDL assignment warning at control_interface.v(115): truncated value with size 32 to match size of target (16) File: E:/DE1-SoC/FPGA/SDRAM_terasic/control_interface.v Line: 115
Warning (10230): Verilog HDL assignment warning at control_interface.v(140): truncated value with size 32 to match size of target (16) File: E:/DE1-SoC/FPGA/SDRAM_terasic/control_interface.v Line: 140
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u1|command:u_command" File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 180
Warning (10240): Verilog HDL Always Construct warning at command.v(223): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: E:/DE1-SoC/FPGA/SDRAM_terasic/command.v Line: 223
Warning (10240): Verilog HDL Always Construct warning at command.v(223): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: E:/DE1-SoC/FPGA/SDRAM_terasic/command.v Line: 223
Warning (10240): Verilog HDL Always Construct warning at command.v(223): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: E:/DE1-SoC/FPGA/SDRAM_terasic/command.v Line: 223
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo" File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 191
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component" File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component" File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component" with the following parameter: File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p7u1.tdf
    Info (12023): Found entity 1: dcfifo_p7u1 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_p7u1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf
    Info (12023): Found entity 1: altsyncram_d3f1 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/altsyncram_d3f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d3f1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|altsyncram_d3f1:fifo_ram" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|dffpipe_oe9:rs_brp" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo:dcfifo_component|dcfifo_p7u1:auto_generated|cmpr_906:rdempty_eq_comp" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf Line: 70
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo" File: E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v Line: 202
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component" File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component" File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component" with the following parameter: File: E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_c8u1.tdf
    Info (12023): Found entity 1: dcfifo_c8u1 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_c8u1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_c8u1" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_c8u1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_c8u1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo:dcfifo_component|dcfifo_c8u1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8" File: E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12128): Elaborating entity "segment" for hierarchy "segment:u2" File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at segment.v(5): object "scan" assigned a value but never read File: E:/DE1-SoC/FPGA/SDRAM_terasic/segment.v Line: 5
Warning (10230): Verilog HDL assignment warning at segment.v(5): truncated value with size 4 to match size of target (1) File: E:/DE1-SoC/FPGA/SDRAM_terasic/segment.v Line: 5
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sdram_dq[16]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[17]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[18]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[19]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[20]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[21]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[22]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[23]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[24]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[25]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[26]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[27]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[28]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[29]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[30]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
    Warning (13040): bidirectional pin "sdram_dq[31]" has no driver File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 12
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 15
    Warning (13410): Pin "sdram_dqm[2]" is stuck at GND File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 19
    Warning (13410): Pin "sdram_dqm[3]" is stuck at GND File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored
Warning (20013): Ignored 16 assignments for entity "Sdram_PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity Sdram_PLL -sip Sdram_PLL.sip -library lib_Sdram_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity Sdram_PLL -sip Sdram_PLL.sip -library lib_Sdram_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity Sdram_PLL -sip Sdram_PLL.sip -library lib_Sdram_PLL was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control:u1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]" File: E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v Line: 5
Info (21057): Implemented 810 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 685 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Sun Mar 17 09:21:55 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


