$date
	Fri Sep 26 12:21:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! Out $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ Sel $end
$scope module dut $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ Sel $end
$var wire 1 ! Out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#50
1!
1$
#100
0$
0#
1"
#150
0!
1$
#200
1!
0$
#250
0!
1$
#300
1!
0$
#350
0!
1$
#400
1!
0$
