
<RENDERBATCH>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/microblaze_0.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/microblaze_0.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/microblaze_0.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/mb_plb.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/mb_plb.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/mb_plb.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/ilmb.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/ilmb.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/ilmb.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/dlmb.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/dlmb.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/dlmb.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/dlmb_cntlr.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/dlmb_cntlr.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/dlmb_cntlr.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/ilmb_cntlr.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/ilmb_cntlr.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/ilmb_cntlr.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/lmb_bram.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/lmb_bram.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/lmb_bram.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/RS232_DTE.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/RS232_DTE.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/RS232_DTE.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/LEDs_8Bit.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/LEDs_8Bit.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/LEDs_8Bit.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/DIP_Switches_4Bit.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/DIP_Switches_4Bit.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/DIP_Switches_4Bit.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/Buttons_4Bit.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/Buttons_4Bit.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/Buttons_4Bit.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/clock_generator_0.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/clock_generator_0.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/clock_generator_0.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/mdm_0.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/mdm_0.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/mdm_0.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/proc_sys_reset_0.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/xps_timer_0.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/xps_timer_0.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/xps_timer_0.svg"/>

  <RENDERIMG RASNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/system_blkd.jpg" SVGNAME="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/SDK/SDK_Export/hw/imgs/system_blkd.svg" TMPSVGFN="/usr/userfs/a/az579/Workspace/EMBS/FPGA/P1/T2/__xps/.dswkshop/system_blkd.svg"/>

</RENDERBATCH>