-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln88 : IN STD_LOGIC_VECTOR (61 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_8_VITIS_LOOP_89_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln88_reg_1721 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln88_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln89_1_fu_998_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln89_1_reg_1725 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1032_p67 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_reg_1771 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_1168_p67 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_reg_1776 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal add_ln94_fu_1369_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln94_reg_1786 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln94_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_reg_1791 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_1_reg_1796 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_3_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_3_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_4_fu_1455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_4_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1461_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_reg_1812 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln94_3_fu_1516_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln94_3_reg_1817 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln94_7_fu_1673_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln94_7_reg_1822 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal zext_ln94_4_fu_1020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln94_1_fu_1687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001_grp1 : BOOLEAN;
    signal zext_ln94_3_fu_1691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001_grp2 : BOOLEAN;
    signal j_fu_338 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln89_fu_1304_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_342 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln88_fu_986_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_fu_346 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal add_ln88_1_fu_944_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (13 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal grp_fu_852_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln94_1_fu_1353_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln94_3_fu_1527_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_852_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln94_fu_1348_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln94_2_fu_1523_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal grp_fu_852_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_882_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_896_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal tmp_fu_966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_956_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln89_fu_974_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln88_fu_960_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln89_fu_994_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_1002_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1012_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_fu_1032_p65 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_1168_p65 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln88_fu_982_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_1325_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_1325_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_864_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln94_fu_1365_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_1375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1357_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_1_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_1_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_fu_1403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_2_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_3_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_1_fu_1423_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1461_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln94_2_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_4_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_4_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_5_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_1_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_2_fu_1504_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln94_2_fu_1539_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln94_1_fu_1543_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_1549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_5_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_6_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_6_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_7_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_4_fu_1577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_7_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_2_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_8_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_5_fu_1597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_8_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_10_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_5_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_9_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_9_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln94_11_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_3_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_6_fu_1659_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_1032_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_fu_1032_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1168_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1325_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1325_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1325_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1325_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1461_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1461_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1461_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1461_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_65_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (5 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (5 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (5 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (5 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (5 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (5 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (5 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (5 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (5 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (5 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (5 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (5 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (5 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (5 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (5 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (5 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        din16 : IN STD_LOGIC_VECTOR (23 downto 0);
        din17 : IN STD_LOGIC_VECTOR (23 downto 0);
        din18 : IN STD_LOGIC_VECTOR (23 downto 0);
        din19 : IN STD_LOGIC_VECTOR (23 downto 0);
        din20 : IN STD_LOGIC_VECTOR (23 downto 0);
        din21 : IN STD_LOGIC_VECTOR (23 downto 0);
        din22 : IN STD_LOGIC_VECTOR (23 downto 0);
        din23 : IN STD_LOGIC_VECTOR (23 downto 0);
        din24 : IN STD_LOGIC_VECTOR (23 downto 0);
        din25 : IN STD_LOGIC_VECTOR (23 downto 0);
        din26 : IN STD_LOGIC_VECTOR (23 downto 0);
        din27 : IN STD_LOGIC_VECTOR (23 downto 0);
        din28 : IN STD_LOGIC_VECTOR (23 downto 0);
        din29 : IN STD_LOGIC_VECTOR (23 downto 0);
        din30 : IN STD_LOGIC_VECTOR (23 downto 0);
        din31 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_sparsemux_9_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U248 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_852_p0,
        din1 => grp_fu_852_p1,
        dout => grp_fu_852_p2);

    sparsemux_65_6_24_1_1_U249 : component top_kernel_sparsemux_65_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000010",
        din1_WIDTH => 24,
        CASE2 => "000100",
        din2_WIDTH => 24,
        CASE3 => "000110",
        din3_WIDTH => 24,
        CASE4 => "001000",
        din4_WIDTH => 24,
        CASE5 => "001010",
        din5_WIDTH => 24,
        CASE6 => "001100",
        din6_WIDTH => 24,
        CASE7 => "001110",
        din7_WIDTH => 24,
        CASE8 => "010000",
        din8_WIDTH => 24,
        CASE9 => "010010",
        din9_WIDTH => 24,
        CASE10 => "010100",
        din10_WIDTH => 24,
        CASE11 => "010110",
        din11_WIDTH => 24,
        CASE12 => "011000",
        din12_WIDTH => 24,
        CASE13 => "011010",
        din13_WIDTH => 24,
        CASE14 => "011100",
        din14_WIDTH => 24,
        CASE15 => "011110",
        din15_WIDTH => 24,
        CASE16 => "100000",
        din16_WIDTH => 24,
        CASE17 => "100010",
        din17_WIDTH => 24,
        CASE18 => "100100",
        din18_WIDTH => 24,
        CASE19 => "100110",
        din19_WIDTH => 24,
        CASE20 => "101000",
        din20_WIDTH => 24,
        CASE21 => "101010",
        din21_WIDTH => 24,
        CASE22 => "101100",
        din22_WIDTH => 24,
        CASE23 => "101110",
        din23_WIDTH => 24,
        CASE24 => "110000",
        din24_WIDTH => 24,
        CASE25 => "110010",
        din25_WIDTH => 24,
        CASE26 => "110100",
        din26_WIDTH => 24,
        CASE27 => "110110",
        din27_WIDTH => 24,
        CASE28 => "111000",
        din28_WIDTH => 24,
        CASE29 => "111010",
        din29_WIDTH => 24,
        CASE30 => "111100",
        din30_WIDTH => 24,
        CASE31 => "111110",
        din31_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_2_reload,
        din2 => scale_4_reload,
        din3 => scale_6_reload,
        din4 => scale_8_reload,
        din5 => scale_10_reload,
        din6 => scale_12_reload,
        din7 => scale_14_reload,
        din8 => scale_16_reload,
        din9 => scale_18_reload,
        din10 => scale_20_reload,
        din11 => scale_22_reload,
        din12 => scale_24_reload,
        din13 => scale_26_reload,
        din14 => scale_28_reload,
        din15 => scale_30_reload,
        din16 => scale_32_reload,
        din17 => scale_34_reload,
        din18 => scale_36_reload,
        din19 => scale_38_reload,
        din20 => scale_40_reload,
        din21 => scale_42_reload,
        din22 => scale_44_reload,
        din23 => scale_46_reload,
        din24 => scale_48_reload,
        din25 => scale_50_reload,
        din26 => scale_52_reload,
        din27 => scale_54_reload,
        din28 => scale_56_reload,
        din29 => scale_58_reload,
        din30 => scale_60_reload,
        din31 => scale_62_reload,
        def => tmp_2_fu_1032_p65,
        sel => select_ln89_fu_974_p3,
        dout => tmp_2_fu_1032_p67);

    sparsemux_65_6_24_1_1_U250 : component top_kernel_sparsemux_65_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000010",
        din1_WIDTH => 24,
        CASE2 => "000100",
        din2_WIDTH => 24,
        CASE3 => "000110",
        din3_WIDTH => 24,
        CASE4 => "001000",
        din4_WIDTH => 24,
        CASE5 => "001010",
        din5_WIDTH => 24,
        CASE6 => "001100",
        din6_WIDTH => 24,
        CASE7 => "001110",
        din7_WIDTH => 24,
        CASE8 => "010000",
        din8_WIDTH => 24,
        CASE9 => "010010",
        din9_WIDTH => 24,
        CASE10 => "010100",
        din10_WIDTH => 24,
        CASE11 => "010110",
        din11_WIDTH => 24,
        CASE12 => "011000",
        din12_WIDTH => 24,
        CASE13 => "011010",
        din13_WIDTH => 24,
        CASE14 => "011100",
        din14_WIDTH => 24,
        CASE15 => "011110",
        din15_WIDTH => 24,
        CASE16 => "100000",
        din16_WIDTH => 24,
        CASE17 => "100010",
        din17_WIDTH => 24,
        CASE18 => "100100",
        din18_WIDTH => 24,
        CASE19 => "100110",
        din19_WIDTH => 24,
        CASE20 => "101000",
        din20_WIDTH => 24,
        CASE21 => "101010",
        din21_WIDTH => 24,
        CASE22 => "101100",
        din22_WIDTH => 24,
        CASE23 => "101110",
        din23_WIDTH => 24,
        CASE24 => "110000",
        din24_WIDTH => 24,
        CASE25 => "110010",
        din25_WIDTH => 24,
        CASE26 => "110100",
        din26_WIDTH => 24,
        CASE27 => "110110",
        din27_WIDTH => 24,
        CASE28 => "111000",
        din28_WIDTH => 24,
        CASE29 => "111010",
        din29_WIDTH => 24,
        CASE30 => "111100",
        din30_WIDTH => 24,
        CASE31 => "111110",
        din31_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_3_reload,
        din2 => scale_5_reload,
        din3 => scale_7_reload,
        din4 => scale_9_reload,
        din5 => scale_11_reload,
        din6 => scale_13_reload,
        din7 => scale_15_reload,
        din8 => scale_17_reload,
        din9 => scale_19_reload,
        din10 => scale_21_reload,
        din11 => scale_23_reload,
        din12 => scale_25_reload,
        din13 => scale_27_reload,
        din14 => scale_29_reload,
        din15 => scale_31_reload,
        din16 => scale_33_reload,
        din17 => scale_35_reload,
        din18 => scale_37_reload,
        din19 => scale_39_reload,
        din20 => scale_41_reload,
        din21 => scale_43_reload,
        din22 => scale_45_reload,
        din23 => scale_47_reload,
        din24 => scale_49_reload,
        din25 => scale_51_reload,
        din26 => scale_53_reload,
        din27 => scale_55_reload,
        din28 => scale_57_reload,
        din29 => scale_59_reload,
        din30 => scale_61_reload,
        din31 => scale_63_reload,
        def => tmp_11_fu_1168_p65,
        sel => select_ln89_fu_974_p3,
        dout => tmp_11_fu_1168_p67);

    sparsemux_9_3_24_1_1_U251 : component top_kernel_sparsemux_9_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "010",
        din1_WIDTH => 24,
        CASE2 => "100",
        din2_WIDTH => 24,
        CASE3 => "110",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        def => tmp_1_fu_1325_p9,
        sel => trunc_ln89_1_reg_1725,
        dout => tmp_1_fu_1325_p11);

    sparsemux_9_3_24_1_1_U252 : component top_kernel_sparsemux_9_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "010",
        din1_WIDTH => 24,
        CASE2 => "100",
        din2_WIDTH => 24,
        CASE3 => "110",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        def => tmp_10_fu_1461_p9,
        sel => trunc_ln89_1_reg_1725,
        dout => tmp_10_fu_1461_p11);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    i_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln88_fu_938_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_342 <= select_ln88_fu_986_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_342 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln88_fu_938_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_346 <= add_ln88_1_fu_944_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_346 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln88_fu_938_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_338 <= add_ln89_fu_1304_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_338 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln94_reg_1786 <= add_ln94_fu_1369_p2;
                and_ln94_3_reg_1801 <= and_ln94_3_fu_1449_p2;
                and_ln94_4_reg_1807 <= and_ln94_4_fu_1455_p2;
                and_ln94_reg_1791 <= and_ln94_fu_1389_p2;
                tmp_10_reg_1812 <= tmp_10_fu_1461_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln88_reg_1721 <= icmp_ln88_fu_938_p2;
                tmp_11_reg_1776 <= tmp_11_fu_1168_p67;
                tmp_2_reg_1771 <= tmp_2_fu_1032_p67;
                trunc_ln89_1_reg_1725 <= trunc_ln89_1_fu_998_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln94_1_reg_1796 <= grp_fu_904_p2;
                tmp_3_reg_1781 <= grp_fu_852_p2(47 downto 47);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln94_3_reg_1817 <= select_ln94_3_fu_1516_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln94_7_reg_1822 <= select_ln94_7_fu_1673_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    C_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, m_axi_C_0_WREADY, ap_block_pp0_stage1_grp1, ap_block_pp0_stage0_grp2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln88_1_fu_944_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv14_1));
    add_ln88_fu_960_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln89_fu_1304_p2 <= std_logic_vector(unsigned(zext_ln88_fu_982_p1) + unsigned(ap_const_lv7_2));
    add_ln94_1_fu_1543_p2 <= std_logic_vector(unsigned(grp_fu_864_p4) + unsigned(zext_ln94_2_fu_1539_p1));
    add_ln94_fu_1369_p2 <= std_logic_vector(unsigned(grp_fu_864_p4) + unsigned(zext_ln94_fu_1365_p1));
    and_ln94_10_fu_1635_p2 <= (tmp_15_fu_1549_p3 and select_ln94_5_fu_1597_p3);
    and_ln94_11_fu_1653_p2 <= (xor_ln94_9_fu_1647_p2 and grp_fu_856_p3);
    and_ln94_1_fu_1417_p2 <= (xor_ln94_1_fu_1411_p2 and grp_fu_890_p2);
    and_ln94_2_fu_1484_p2 <= (icmp_ln94_1_reg_1796 and and_ln94_reg_1791);
    and_ln94_3_fu_1449_p2 <= (xor_ln94_3_fu_1443_p2 and or_ln94_fu_1437_p2);
    and_ln94_4_fu_1455_p2 <= (tmp_6_fu_1375_p3 and select_ln94_1_fu_1423_p3);
    and_ln94_5_fu_1499_p2 <= (xor_ln94_4_fu_1493_p2 and tmp_3_reg_1781);
    and_ln94_6_fu_1563_p2 <= (xor_ln94_5_fu_1557_p2 and tmp_14_fu_1531_p3);
    and_ln94_7_fu_1591_p2 <= (xor_ln94_6_fu_1585_p2 and grp_fu_890_p2);
    and_ln94_8_fu_1605_p2 <= (grp_fu_904_p2 and and_ln94_6_fu_1563_p2);
    and_ln94_9_fu_1629_p2 <= (xor_ln94_8_fu_1623_p2 and or_ln94_2_fu_1617_p2);
    and_ln94_fu_1389_p2 <= (xor_ln94_fu_1383_p2 and tmp_5_fu_1357_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage1_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage1_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln88_reg_1721)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln88_reg_1721 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln88_reg_1721, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln88_reg_1721 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_342)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_342;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten6_fu_346)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_346;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_338, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_338;
        end if; 
    end process;

    empty_fu_956_p1 <= ap_sig_allocacmp_j_load(6 - 1 downto 0);

    grp_fu_852_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_grp2, sext_ln94_1_fu_1353_p1, sext_ln94_3_fu_1527_p1, ap_block_pp0_stage1_grp0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_852_p0 <= sext_ln94_3_fu_1527_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_852_p0 <= sext_ln94_1_fu_1353_p1(24 - 1 downto 0);
        else 
            grp_fu_852_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_852_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_grp2, sext_ln94_fu_1348_p1, sext_ln94_2_fu_1523_p1, ap_block_pp0_stage1_grp0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_852_p1 <= sext_ln94_2_fu_1523_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_852_p1 <= sext_ln94_fu_1348_p1(24 - 1 downto 0);
        else 
            grp_fu_852_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_856_p3 <= grp_fu_852_p2(47 downto 47);
    grp_fu_864_p4 <= grp_fu_852_p2(37 downto 14);
    grp_fu_874_p3 <= grp_fu_852_p2(13 downto 13);
    grp_fu_882_p3 <= grp_fu_852_p2(47 downto 39);
    grp_fu_890_p2 <= "1" when (grp_fu_882_p3 = ap_const_lv9_1FF) else "0";
    grp_fu_896_p3 <= grp_fu_852_p2(47 downto 38);
    grp_fu_904_p2 <= "1" when (grp_fu_896_p3 = ap_const_lv10_3FF) else "0";
    grp_fu_910_p2 <= "1" when (grp_fu_896_p3 = ap_const_lv10_0) else "0";
    icmp_ln88_fu_938_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv14_2000) else "0";
    lshr_ln1_fu_1002_p4 <= select_ln89_fu_974_p3(5 downto 3);
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;

    m_axi_C_0_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, zext_ln94_1_fu_1687_p1, ap_block_pp0_stage1_01001_grp1, zext_ln94_3_fu_1691_p1, ap_block_pp0_stage0_01001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_C_0_WDATA <= zext_ln94_3_fu_1691_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            m_axi_C_0_WDATA <= zext_ln94_1_fu_1687_p1;
        else 
            m_axi_C_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp2, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln94_1_fu_1511_p2 <= (and_ln94_5_fu_1499_p2 or and_ln94_3_reg_1801);
    or_ln94_2_fu_1617_p2 <= (xor_ln94_7_fu_1611_p2 or tmp_15_fu_1549_p3);
    or_ln94_3_fu_1667_p2 <= (and_ln94_9_fu_1629_p2 or and_ln94_11_fu_1653_p2);
    or_ln94_4_fu_1488_p2 <= (and_ln94_4_reg_1807 or and_ln94_2_fu_1484_p2);
    or_ln94_5_fu_1641_p2 <= (and_ln94_8_fu_1605_p2 or and_ln94_10_fu_1635_p2);
    or_ln94_fu_1437_p2 <= (xor_ln94_2_fu_1431_p2 or tmp_6_fu_1375_p3);
    select_ln88_fu_986_p3 <= 
        add_ln88_fu_960_p2 when (tmp_fu_966_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln89_fu_974_p3 <= 
        ap_const_lv6_0 when (tmp_fu_966_p3(0) = '1') else 
        empty_fu_956_p1;
    select_ln94_1_fu_1423_p3 <= 
        and_ln94_1_fu_1417_p2 when (and_ln94_fu_1389_p2(0) = '1') else 
        grp_fu_904_p2;
    select_ln94_2_fu_1504_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln94_3_reg_1801(0) = '1') else 
        ap_const_lv24_800000;
    select_ln94_3_fu_1516_p3 <= 
        select_ln94_2_fu_1504_p3 when (or_ln94_1_fu_1511_p2(0) = '1') else 
        add_ln94_reg_1786;
    select_ln94_4_fu_1577_p3 <= 
        grp_fu_904_p2 when (and_ln94_6_fu_1563_p2(0) = '1') else 
        grp_fu_910_p2;
    select_ln94_5_fu_1597_p3 <= 
        and_ln94_7_fu_1591_p2 when (and_ln94_6_fu_1563_p2(0) = '1') else 
        grp_fu_904_p2;
    select_ln94_6_fu_1659_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln94_9_fu_1629_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln94_7_fu_1673_p3 <= 
        select_ln94_6_fu_1659_p3 when (or_ln94_3_fu_1667_p2(0) = '1') else 
        add_ln94_1_fu_1543_p2;
    select_ln94_fu_1403_p3 <= 
        grp_fu_904_p2 when (and_ln94_fu_1389_p2(0) = '1') else 
        grp_fu_910_p2;
        sext_ln94_1_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_reg_1771),48));

        sext_ln94_2_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_reg_1812),48));

        sext_ln94_3_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_reg_1776),48));

        sext_ln94_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_1325_p11),48));

    tmp_10_fu_1461_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_11_fu_1168_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_14_fu_1531_p3 <= grp_fu_852_p2(37 downto 37);
    tmp_15_fu_1549_p3 <= add_ln94_1_fu_1543_p2(23 downto 23);
    tmp_16_fu_1569_p3 <= grp_fu_852_p2(38 downto 38);
    tmp_1_fu_1325_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_2_fu_1032_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1357_p3 <= grp_fu_852_p2(37 downto 37);
    tmp_6_fu_1375_p3 <= add_ln94_fu_1369_p2(23 downto 23);
    tmp_7_fu_1395_p3 <= grp_fu_852_p2(38 downto 38);
    tmp_fu_966_p3 <= ap_sig_allocacmp_j_load(6 downto 6);
    tmp_s_fu_1012_p3 <= (trunc_ln89_fu_994_p1 & lshr_ln1_fu_1002_p4);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= zext_ln94_4_fu_1020_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln89_1_fu_998_p1 <= select_ln89_fu_974_p3(3 - 1 downto 0);
    trunc_ln89_fu_994_p1 <= select_ln88_fu_986_p3(8 - 1 downto 0);
    xor_ln94_1_fu_1411_p2 <= (tmp_7_fu_1395_p3 xor ap_const_lv1_1);
    xor_ln94_2_fu_1431_p2 <= (select_ln94_fu_1403_p3 xor ap_const_lv1_1);
    xor_ln94_3_fu_1443_p2 <= (grp_fu_856_p3 xor ap_const_lv1_1);
    xor_ln94_4_fu_1493_p2 <= (or_ln94_4_fu_1488_p2 xor ap_const_lv1_1);
    xor_ln94_5_fu_1557_p2 <= (tmp_15_fu_1549_p3 xor ap_const_lv1_1);
    xor_ln94_6_fu_1585_p2 <= (tmp_16_fu_1569_p3 xor ap_const_lv1_1);
    xor_ln94_7_fu_1611_p2 <= (select_ln94_4_fu_1577_p3 xor ap_const_lv1_1);
    xor_ln94_8_fu_1623_p2 <= (grp_fu_856_p3 xor ap_const_lv1_1);
    xor_ln94_9_fu_1647_p2 <= (or_ln94_5_fu_1641_p2 xor ap_const_lv1_1);
    xor_ln94_fu_1383_p2 <= (tmp_6_fu_1375_p3 xor ap_const_lv1_1);
    zext_ln88_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln89_fu_974_p3),7));
    zext_ln94_1_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln94_3_reg_1817),32));
    zext_ln94_2_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_874_p3),24));
    zext_ln94_3_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln94_7_reg_1822),32));
    zext_ln94_4_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1012_p3),64));
    zext_ln94_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_874_p3),24));
end behav;
