
MotorControlwithMicroROS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00024bec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026e8  08024dc0  08024dc0  00025dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080274a8  080274a8  0002c318  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080274a8  080274a8  000284a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080274b0  080274b0  0002c318  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080274b0  080274b0  000284b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080274c0  080274c0  000284c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00003318  20000000  080274c4  00029000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00025908  20003318  0802a7dc  0002c318  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20028c20  0802a7dc  0002cc20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002c318  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030c84  00000000  00000000  0002c348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000070c5  00000000  00000000  0005cfcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002468  00000000  00000000  00064098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001bec  00000000  00000000  00066500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030c30  00000000  00000000  000680ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003552e  00000000  00000000  00098d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001192da  00000000  00000000  000ce24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  001e7524  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000abe0  00000000  00000000  001e7590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001f2170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20003318 	.word	0x20003318
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08024da4 	.word	0x08024da4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000331c 	.word	0x2000331c
 800020c:	08024da4 	.word	0x08024da4

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_ldivmod>:
 8000ca8:	b97b      	cbnz	r3, 8000cca <__aeabi_ldivmod+0x22>
 8000caa:	b972      	cbnz	r2, 8000cca <__aeabi_ldivmod+0x22>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bfbe      	ittt	lt
 8000cb0:	2000      	movlt	r0, #0
 8000cb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cb6:	e006      	blt.n	8000cc6 <__aeabi_ldivmod+0x1e>
 8000cb8:	bf08      	it	eq
 8000cba:	2800      	cmpeq	r0, #0
 8000cbc:	bf1c      	itt	ne
 8000cbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc6:	f000 b9d3 	b.w	8001070 <__aeabi_idiv0>
 8000cca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	db09      	blt.n	8000cea <__aeabi_ldivmod+0x42>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db1a      	blt.n	8000d10 <__aeabi_ldivmod+0x68>
 8000cda:	f000 f84d 	bl	8000d78 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db1b      	blt.n	8000d2c <__aeabi_ldivmod+0x84>
 8000cf4:	f000 f840 	bl	8000d78 <__udivmoddi4>
 8000cf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d00:	b004      	add	sp, #16
 8000d02:	4240      	negs	r0, r0
 8000d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f82f 	bl	8000d78 <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4240      	negs	r0, r0
 8000d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d2a:	4770      	bx	lr
 8000d2c:	4252      	negs	r2, r2
 8000d2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d32:	f000 f821 	bl	8000d78 <__udivmoddi4>
 8000d36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3e:	b004      	add	sp, #16
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b988 	b.w	8001070 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f806 	bl	8000d78 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__udivmoddi4>:
 8000d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d7c:	9d08      	ldr	r5, [sp, #32]
 8000d7e:	468e      	mov	lr, r1
 8000d80:	4604      	mov	r4, r0
 8000d82:	4688      	mov	r8, r1
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d14a      	bne.n	8000e1e <__udivmoddi4+0xa6>
 8000d88:	428a      	cmp	r2, r1
 8000d8a:	4617      	mov	r7, r2
 8000d8c:	d962      	bls.n	8000e54 <__udivmoddi4+0xdc>
 8000d8e:	fab2 f682 	clz	r6, r2
 8000d92:	b14e      	cbz	r6, 8000da8 <__udivmoddi4+0x30>
 8000d94:	f1c6 0320 	rsb	r3, r6, #32
 8000d98:	fa01 f806 	lsl.w	r8, r1, r6
 8000d9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000da0:	40b7      	lsls	r7, r6
 8000da2:	ea43 0808 	orr.w	r8, r3, r8
 8000da6:	40b4      	lsls	r4, r6
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	fa1f fc87 	uxth.w	ip, r7
 8000db0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db4:	0c23      	lsrs	r3, r4, #16
 8000db6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d909      	bls.n	8000dda <__udivmoddi4+0x62>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dcc:	f080 80ea 	bcs.w	8000fa4 <__udivmoddi4+0x22c>
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	f240 80e7 	bls.w	8000fa4 <__udivmoddi4+0x22c>
 8000dd6:	3902      	subs	r1, #2
 8000dd8:	443b      	add	r3, r7
 8000dda:	1a9a      	subs	r2, r3, r2
 8000ddc:	b2a3      	uxth	r3, r4
 8000dde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000de2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dee:	459c      	cmp	ip, r3
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0x8e>
 8000df2:	18fb      	adds	r3, r7, r3
 8000df4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df8:	f080 80d6 	bcs.w	8000fa8 <__udivmoddi4+0x230>
 8000dfc:	459c      	cmp	ip, r3
 8000dfe:	f240 80d3 	bls.w	8000fa8 <__udivmoddi4+0x230>
 8000e02:	443b      	add	r3, r7
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e0a:	eba3 030c 	sub.w	r3, r3, ip
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa2>
 8000e12:	40f3      	lsrs	r3, r6
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xb6>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb0>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa2>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x14c>
 8000e36:	4573      	cmp	r3, lr
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xc8>
 8000e3a:	4282      	cmp	r2, r0
 8000e3c:	f200 8105 	bhi.w	800104a <__udivmoddi4+0x2d2>
 8000e40:	1a84      	subs	r4, r0, r2
 8000e42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	4690      	mov	r8, r2
 8000e4a:	2d00      	cmp	r5, #0
 8000e4c:	d0e5      	beq.n	8000e1a <__udivmoddi4+0xa2>
 8000e4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e52:	e7e2      	b.n	8000e1a <__udivmoddi4+0xa2>
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f000 8090 	beq.w	8000f7a <__udivmoddi4+0x202>
 8000e5a:	fab2 f682 	clz	r6, r2
 8000e5e:	2e00      	cmp	r6, #0
 8000e60:	f040 80a4 	bne.w	8000fac <__udivmoddi4+0x234>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	0c03      	lsrs	r3, r0, #16
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	b280      	uxth	r0, r0
 8000e6e:	b2bc      	uxth	r4, r7
 8000e70:	2101      	movs	r1, #1
 8000e72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x11e>
 8000e86:	18fb      	adds	r3, r7, r3
 8000e88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e8c:	d202      	bcs.n	8000e94 <__udivmoddi4+0x11c>
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	f200 80e0 	bhi.w	8001054 <__udivmoddi4+0x2dc>
 8000e94:	46c4      	mov	ip, r8
 8000e96:	1a9b      	subs	r3, r3, r2
 8000e98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ea0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea4:	fb02 f404 	mul.w	r4, r2, r4
 8000ea8:	429c      	cmp	r4, r3
 8000eaa:	d907      	bls.n	8000ebc <__udivmoddi4+0x144>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x142>
 8000eb4:	429c      	cmp	r4, r3
 8000eb6:	f200 80ca 	bhi.w	800104e <__udivmoddi4+0x2d6>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	1b1b      	subs	r3, r3, r4
 8000ebe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x98>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000edc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ee0:	4323      	orrs	r3, r4
 8000ee2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee6:	fa1f fc87 	uxth.w	ip, r7
 8000eea:	fbbe f0f9 	udiv	r0, lr, r9
 8000eee:	0c1c      	lsrs	r4, r3, #16
 8000ef0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000efc:	45a6      	cmp	lr, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d909      	bls.n	8000f18 <__udivmoddi4+0x1a0>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f0a:	f080 809c 	bcs.w	8001046 <__udivmoddi4+0x2ce>
 8000f0e:	45a6      	cmp	lr, r4
 8000f10:	f240 8099 	bls.w	8001046 <__udivmoddi4+0x2ce>
 8000f14:	3802      	subs	r0, #2
 8000f16:	443c      	add	r4, r7
 8000f18:	eba4 040e 	sub.w	r4, r4, lr
 8000f1c:	fa1f fe83 	uxth.w	lr, r3
 8000f20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f24:	fb09 4413 	mls	r4, r9, r3, r4
 8000f28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f30:	45a4      	cmp	ip, r4
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1ce>
 8000f34:	193c      	adds	r4, r7, r4
 8000f36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f3a:	f080 8082 	bcs.w	8001042 <__udivmoddi4+0x2ca>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d97f      	bls.n	8001042 <__udivmoddi4+0x2ca>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f4a:	eba4 040c 	sub.w	r4, r4, ip
 8000f4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f52:	4564      	cmp	r4, ip
 8000f54:	4673      	mov	r3, lr
 8000f56:	46e1      	mov	r9, ip
 8000f58:	d362      	bcc.n	8001020 <__udivmoddi4+0x2a8>
 8000f5a:	d05f      	beq.n	800101c <__udivmoddi4+0x2a4>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x1fe>
 8000f5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f62:	eb64 0409 	sbc.w	r4, r4, r9
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	40cc      	lsrs	r4, r1
 8000f72:	e9c5 6400 	strd	r6, r4, [r5]
 8000f76:	2100      	movs	r1, #0
 8000f78:	e74f      	b.n	8000e1a <__udivmoddi4+0xa2>
 8000f7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7e:	0c01      	lsrs	r1, r0, #16
 8000f80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f84:	b280      	uxth	r0, r0
 8000f86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	463c      	mov	r4, r7
 8000f90:	46b8      	mov	r8, r7
 8000f92:	46be      	mov	lr, r7
 8000f94:	2620      	movs	r6, #32
 8000f96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f9a:	eba2 0208 	sub.w	r2, r2, r8
 8000f9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fa2:	e766      	b.n	8000e72 <__udivmoddi4+0xfa>
 8000fa4:	4601      	mov	r1, r0
 8000fa6:	e718      	b.n	8000dda <__udivmoddi4+0x62>
 8000fa8:	4610      	mov	r0, r2
 8000faa:	e72c      	b.n	8000e06 <__udivmoddi4+0x8e>
 8000fac:	f1c6 0220 	rsb	r2, r6, #32
 8000fb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb4:	40b7      	lsls	r7, r6
 8000fb6:	40b1      	lsls	r1, r6
 8000fb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc6:	b2bc      	uxth	r4, r7
 8000fc8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fcc:	0c11      	lsrs	r1, r2, #16
 8000fce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd2:	fb08 f904 	mul.w	r9, r8, r4
 8000fd6:	40b0      	lsls	r0, r6
 8000fd8:	4589      	cmp	r9, r1
 8000fda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fde:	b280      	uxth	r0, r0
 8000fe0:	d93e      	bls.n	8001060 <__udivmoddi4+0x2e8>
 8000fe2:	1879      	adds	r1, r7, r1
 8000fe4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe8:	d201      	bcs.n	8000fee <__udivmoddi4+0x276>
 8000fea:	4589      	cmp	r9, r1
 8000fec:	d81f      	bhi.n	800102e <__udivmoddi4+0x2b6>
 8000fee:	eba1 0109 	sub.w	r1, r1, r9
 8000ff2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff6:	fb09 f804 	mul.w	r8, r9, r4
 8000ffa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffe:	b292      	uxth	r2, r2
 8001000:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001004:	4542      	cmp	r2, r8
 8001006:	d229      	bcs.n	800105c <__udivmoddi4+0x2e4>
 8001008:	18ba      	adds	r2, r7, r2
 800100a:	f109 31ff 	add.w	r1, r9, #4294967295
 800100e:	d2c4      	bcs.n	8000f9a <__udivmoddi4+0x222>
 8001010:	4542      	cmp	r2, r8
 8001012:	d2c2      	bcs.n	8000f9a <__udivmoddi4+0x222>
 8001014:	f1a9 0102 	sub.w	r1, r9, #2
 8001018:	443a      	add	r2, r7
 800101a:	e7be      	b.n	8000f9a <__udivmoddi4+0x222>
 800101c:	45f0      	cmp	r8, lr
 800101e:	d29d      	bcs.n	8000f5c <__udivmoddi4+0x1e4>
 8001020:	ebbe 0302 	subs.w	r3, lr, r2
 8001024:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001028:	3801      	subs	r0, #1
 800102a:	46e1      	mov	r9, ip
 800102c:	e796      	b.n	8000f5c <__udivmoddi4+0x1e4>
 800102e:	eba7 0909 	sub.w	r9, r7, r9
 8001032:	4449      	add	r1, r9
 8001034:	f1a8 0c02 	sub.w	ip, r8, #2
 8001038:	fbb1 f9fe 	udiv	r9, r1, lr
 800103c:	fb09 f804 	mul.w	r8, r9, r4
 8001040:	e7db      	b.n	8000ffa <__udivmoddi4+0x282>
 8001042:	4673      	mov	r3, lr
 8001044:	e77f      	b.n	8000f46 <__udivmoddi4+0x1ce>
 8001046:	4650      	mov	r0, sl
 8001048:	e766      	b.n	8000f18 <__udivmoddi4+0x1a0>
 800104a:	4608      	mov	r0, r1
 800104c:	e6fd      	b.n	8000e4a <__udivmoddi4+0xd2>
 800104e:	443b      	add	r3, r7
 8001050:	3a02      	subs	r2, #2
 8001052:	e733      	b.n	8000ebc <__udivmoddi4+0x144>
 8001054:	f1ac 0c02 	sub.w	ip, ip, #2
 8001058:	443b      	add	r3, r7
 800105a:	e71c      	b.n	8000e96 <__udivmoddi4+0x11e>
 800105c:	4649      	mov	r1, r9
 800105e:	e79c      	b.n	8000f9a <__udivmoddi4+0x222>
 8001060:	eba1 0109 	sub.w	r1, r1, r9
 8001064:	46c4      	mov	ip, r8
 8001066:	fbb1 f9fe 	udiv	r9, r1, lr
 800106a:	fb09 f804 	mul.w	r8, r9, r4
 800106e:	e7c4      	b.n	8000ffa <__udivmoddi4+0x282>

08001070 <__aeabi_idiv0>:
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop

08001074 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	@ 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001080:	f00f f91e 	bl	80102c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001084:	4b5d      	ldr	r3, [pc, #372]	@ (80011fc <pvPortMallocMicroROS+0x188>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800108c:	f000 f990 	bl	80013b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001090:	4b5b      	ldr	r3, [pc, #364]	@ (8001200 <pvPortMallocMicroROS+0x18c>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4013      	ands	r3, r2
 8001098:	2b00      	cmp	r3, #0
 800109a:	f040 8094 	bne.w	80011c6 <pvPortMallocMicroROS+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d020      	beq.n	80010e6 <pvPortMallocMicroROS+0x72>
			{
				xWantedSize += xHeapStructSize;
 80010a4:	2208      	movs	r2, #8
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d017      	beq.n	80010e6 <pvPortMallocMicroROS+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f023 0307 	bic.w	r3, r3, #7
 80010bc:	3308      	adds	r3, #8
 80010be:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00d      	beq.n	80010e6 <pvPortMallocMicroROS+0x72>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010ce:	b672      	cpsid	i
 80010d0:	f383 8811 	msr	BASEPRI, r3
 80010d4:	f3bf 8f6f 	isb	sy
 80010d8:	f3bf 8f4f 	dsb	sy
 80010dc:	b662      	cpsie	i
 80010de:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	e7fd      	b.n	80010e2 <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d06c      	beq.n	80011c6 <pvPortMallocMicroROS+0x152>
 80010ec:	4b45      	ldr	r3, [pc, #276]	@ (8001204 <pvPortMallocMicroROS+0x190>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d867      	bhi.n	80011c6 <pvPortMallocMicroROS+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80010f6:	4b44      	ldr	r3, [pc, #272]	@ (8001208 <pvPortMallocMicroROS+0x194>)
 80010f8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80010fa:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x194>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001100:	e004      	b.n	800110c <pvPortMallocMicroROS+0x98>
				{
					pxPreviousBlock = pxBlock;
 8001102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001104:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	429a      	cmp	r2, r3
 8001114:	d903      	bls.n	800111e <pvPortMallocMicroROS+0xaa>
 8001116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f1      	bne.n	8001102 <pvPortMallocMicroROS+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800111e:	4b37      	ldr	r3, [pc, #220]	@ (80011fc <pvPortMallocMicroROS+0x188>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001124:	429a      	cmp	r2, r3
 8001126:	d04e      	beq.n	80011c6 <pvPortMallocMicroROS+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2208      	movs	r2, #8
 800112e:	4413      	add	r3, r2
 8001130:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	6a3b      	ldr	r3, [r7, #32]
 8001138:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800113a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800113c:	685a      	ldr	r2, [r3, #4]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	1ad2      	subs	r2, r2, r3
 8001142:	2308      	movs	r3, #8
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	429a      	cmp	r2, r3
 8001148:	d922      	bls.n	8001190 <pvPortMallocMicroROS+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800114a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	f003 0307 	and.w	r3, r3, #7
 8001158:	2b00      	cmp	r3, #0
 800115a:	d00d      	beq.n	8001178 <pvPortMallocMicroROS+0x104>
	__asm volatile
 800115c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001160:	b672      	cpsid	i
 8001162:	f383 8811 	msr	BASEPRI, r3
 8001166:	f3bf 8f6f 	isb	sy
 800116a:	f3bf 8f4f 	dsb	sy
 800116e:	b662      	cpsie	i
 8001170:	613b      	str	r3, [r7, #16]
}
 8001172:	bf00      	nop
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <pvPortMallocMicroROS+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117a:	685a      	ldr	r2, [r3, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	1ad2      	subs	r2, r2, r3
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800118a:	69b8      	ldr	r0, [r7, #24]
 800118c:	f000 f972 	bl	8001474 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001190:	4b1c      	ldr	r3, [pc, #112]	@ (8001204 <pvPortMallocMicroROS+0x190>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	4a1a      	ldr	r2, [pc, #104]	@ (8001204 <pvPortMallocMicroROS+0x190>)
 800119c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800119e:	4b19      	ldr	r3, [pc, #100]	@ (8001204 <pvPortMallocMicroROS+0x190>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <pvPortMallocMicroROS+0x198>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d203      	bcs.n	80011b2 <pvPortMallocMicroROS+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011aa:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <pvPortMallocMicroROS+0x190>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a17      	ldr	r2, [pc, #92]	@ (800120c <pvPortMallocMicroROS+0x198>)
 80011b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <pvPortMallocMicroROS+0x18c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	431a      	orrs	r2, r3
 80011bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011c6:	f00f f889 	bl	80102dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d00d      	beq.n	80011f0 <pvPortMallocMicroROS+0x17c>
	__asm volatile
 80011d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011d8:	b672      	cpsid	i
 80011da:	f383 8811 	msr	BASEPRI, r3
 80011de:	f3bf 8f6f 	isb	sy
 80011e2:	f3bf 8f4f 	dsb	sy
 80011e6:	b662      	cpsie	i
 80011e8:	60fb      	str	r3, [r7, #12]
}
 80011ea:	bf00      	nop
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <pvPortMallocMicroROS+0x178>
	return pvReturn;
 80011f0:	69fb      	ldr	r3, [r7, #28]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3728      	adds	r7, #40	@ 0x28
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2001233c 	.word	0x2001233c
 8001200:	20012348 	.word	0x20012348
 8001204:	20012340 	.word	0x20012340
 8001208:	20012334 	.word	0x20012334
 800120c:	20012344 	.word	0x20012344

08001210 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d04e      	beq.n	80012c0 <vPortFreeMicroROS+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001222:	2308      	movs	r3, #8
 8001224:	425b      	negs	r3, r3
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	4413      	add	r3, r2
 800122a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <vPortFreeMicroROS+0xb8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4013      	ands	r3, r2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d10d      	bne.n	800125a <vPortFreeMicroROS+0x4a>
	__asm volatile
 800123e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001242:	b672      	cpsid	i
 8001244:	f383 8811 	msr	BASEPRI, r3
 8001248:	f3bf 8f6f 	isb	sy
 800124c:	f3bf 8f4f 	dsb	sy
 8001250:	b662      	cpsie	i
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00d      	beq.n	800127e <vPortFreeMicroROS+0x6e>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	b672      	cpsid	i
 8001268:	f383 8811 	msr	BASEPRI, r3
 800126c:	f3bf 8f6f 	isb	sy
 8001270:	f3bf 8f4f 	dsb	sy
 8001274:	b662      	cpsie	i
 8001276:	60bb      	str	r3, [r7, #8]
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	e7fd      	b.n	800127a <vPortFreeMicroROS+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <vPortFreeMicroROS+0xb8>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4013      	ands	r3, r2
 8001288:	2b00      	cmp	r3, #0
 800128a:	d019      	beq.n	80012c0 <vPortFreeMicroROS+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d115      	bne.n	80012c0 <vPortFreeMicroROS+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <vPortFreeMicroROS+0xb8>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	43db      	mvns	r3, r3
 800129e:	401a      	ands	r2, r3
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a4:	f00f f80c 	bl	80102c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	685a      	ldr	r2, [r3, #4]
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <vPortFreeMicroROS+0xbc>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4413      	add	r3, r2
 80012b2:	4a06      	ldr	r2, [pc, #24]	@ (80012cc <vPortFreeMicroROS+0xbc>)
 80012b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b6:	6938      	ldr	r0, [r7, #16]
 80012b8:	f000 f8dc 	bl	8001474 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012bc:	f00f f80e 	bl	80102dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20012348 	.word	0x20012348
 80012cc:	20012340 	.word	0x20012340

080012d0 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012dc:	2308      	movs	r3, #8
 80012de:	425b      	negs	r3, r3
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	4413      	add	r3, r2
 80012e4:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <getBlockSize+0x38>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	4013      	ands	r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]

	return count;
 80012f8:	68fb      	ldr	r3, [r7, #12]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	371c      	adds	r7, #28
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20012348 	.word	0x20012348

0800130c <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001316:	f00e ffd3 	bl	80102c0 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 800131a:	6838      	ldr	r0, [r7, #0]
 800131c:	f7ff feaa 	bl	8001074 <pvPortMallocMicroROS>
 8001320:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d017      	beq.n	8001358 <pvPortReallocMicroROS+0x4c>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d014      	beq.n	8001358 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff ffce 	bl	80012d0 <getBlockSize>
 8001334:	4603      	mov	r3, r0
 8001336:	2208      	movs	r2, #8
 8001338:	1a9b      	subs	r3, r3, r2
 800133a:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	429a      	cmp	r2, r3
 8001342:	d201      	bcs.n	8001348 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	68b8      	ldr	r0, [r7, #8]
 800134e:	f021 f910 	bl	8022572 <memcpy>

		vPortFreeMicroROS(pv);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ff5c 	bl	8001210 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001358:	f00e ffc0 	bl	80102dc <xTaskResumeAll>

	return newmem;
 800135c:	68bb      	ldr	r3, [r7, #8]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b086      	sub	sp, #24
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
 800136e:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001370:	f00e ffa6 	bl	80102c0 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	fb02 f303 	mul.w	r3, r2, r3
 800137c:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137e:	6978      	ldr	r0, [r7, #20]
 8001380:	f7ff fe78 	bl	8001074 <pvPortMallocMicroROS>
 8001384:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	613b      	str	r3, [r7, #16]

  	while(count--)
 800138a:	e004      	b.n	8001396 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	613a      	str	r2, [r7, #16]
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	1e5a      	subs	r2, r3, #1
 800139a:	617a      	str	r2, [r7, #20]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1f5      	bne.n	800138c <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80013a0:	f00e ff9c 	bl	80102dc <xTaskResumeAll>
  	return mem;
 80013a4:	68fb      	ldr	r3, [r7, #12]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80013ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013bc:	4b27      	ldr	r3, [pc, #156]	@ (800145c <prvHeapInit+0xac>)
 80013be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d00c      	beq.n	80013e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	3307      	adds	r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f023 0307 	bic.w	r3, r3, #7
 80013d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d8:	68ba      	ldr	r2, [r7, #8]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	4a1f      	ldr	r2, [pc, #124]	@ (800145c <prvHeapInit+0xac>)
 80013e0:	4413      	add	r3, r2
 80013e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001460 <prvHeapInit+0xb0>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <prvHeapInit+0xb0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	4413      	add	r3, r2
 80013fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013fc:	2208      	movs	r2, #8
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1a9b      	subs	r3, r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f023 0307 	bic.w	r3, r3, #7
 800140a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4a15      	ldr	r2, [pc, #84]	@ (8001464 <prvHeapInit+0xb4>)
 8001410:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001412:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <prvHeapInit+0xb4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <prvHeapInit+0xb4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	1ad2      	subs	r2, r2, r3
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <prvHeapInit+0xb4>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	4a0a      	ldr	r2, [pc, #40]	@ (8001468 <prvHeapInit+0xb8>)
 800143e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	4a09      	ldr	r2, [pc, #36]	@ (800146c <prvHeapInit+0xbc>)
 8001446:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001448:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <prvHeapInit+0xc0>)
 800144a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144e:	601a      	str	r2, [r3, #0]
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	20003334 	.word	0x20003334
 8001460:	20012334 	.word	0x20012334
 8001464:	2001233c 	.word	0x2001233c
 8001468:	20012344 	.word	0x20012344
 800146c:	20012340 	.word	0x20012340
 8001470:	20012348 	.word	0x20012348

08001474 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800147c:	4b28      	ldr	r3, [pc, #160]	@ (8001520 <prvInsertBlockIntoFreeList+0xac>)
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	e002      	b.n	8001488 <prvInsertBlockIntoFreeList+0x14>
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	429a      	cmp	r2, r3
 8001490:	d8f7      	bhi.n	8001482 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	68ba      	ldr	r2, [r7, #8]
 800149c:	4413      	add	r3, r2
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d108      	bne.n	80014b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	441a      	add	r2, r3
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	441a      	add	r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d118      	bne.n	80014fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <prvInsertBlockIntoFreeList+0xb0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d00d      	beq.n	80014f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	441a      	add	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e008      	b.n	8001504 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <prvInsertBlockIntoFreeList+0xb0>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	e003      	b.n	8001504 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001504:	68fa      	ldr	r2, [r7, #12]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	429a      	cmp	r2, r3
 800150a:	d002      	beq.n	8001512 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20012334 	.word	0x20012334
 8001524:	2001233c 	.word	0x2001233c

08001528 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <MX_DMA_Init+0x48>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <MX_DMA_Init+0x48>)
 8001534:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <MX_DMA_Init+0x48>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2105      	movs	r1, #5
 800154a:	200c      	movs	r0, #12
 800154c:	f007 fc2e 	bl	8008dac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001550:	200c      	movs	r0, #12
 8001552:	f007 fc47 	bl	8008de4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	200e      	movs	r0, #14
 800155c:	f007 fc26 	bl	8008dac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001560:	200e      	movs	r0, #14
 8001562:	f007 fc3f 	bl	8008de4 <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8001582:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8001584:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001588:	4904      	ldr	r1, [pc, #16]	@ (800159c <cubemx_transport_open+0x28>)
 800158a:	68f8      	ldr	r0, [r7, #12]
 800158c:	f00b fd16 	bl	800cfbc <HAL_UART_Receive_DMA>
    return true;
 8001590:	2301      	movs	r3, #1
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	2001234c 	.word	0x2001234c

080015a0 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80015ae:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80015b0:	68f8      	ldr	r0, [r7, #12]
 80015b2:	f00b fd47 	bl	800d044 <HAL_UART_DMAStop>
    return true;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
 80015cc:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80015d4:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80015da:	2b20      	cmp	r3, #32
 80015dc:	d11a      	bne.n	8001614 <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	461a      	mov	r2, r3
 80015e4:	68b9      	ldr	r1, [r7, #8]
 80015e6:	6978      	ldr	r0, [r7, #20]
 80015e8:	f00b fc6c 	bl	800cec4 <HAL_UART_Transmit_DMA>
 80015ec:	4603      	mov	r3, r0
 80015ee:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80015f0:	e002      	b.n	80015f8 <cubemx_transport_write+0x38>
            osDelay(1);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f00d f9e4 	bl	800e9c0 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80015f8:	7cfb      	ldrb	r3, [r7, #19]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d103      	bne.n	8001606 <cubemx_transport_write+0x46>
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001602:	2b20      	cmp	r3, #32
 8001604:	d1f5      	bne.n	80015f2 <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8001606:	7cfb      	ldrb	r3, [r7, #19]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d101      	bne.n	8001610 <cubemx_transport_write+0x50>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	e002      	b.n	8001616 <cubemx_transport_write+0x56>
 8001610:	2300      	movs	r3, #0
 8001612:	e000      	b.n	8001616 <cubemx_transport_write+0x56>
    }else{
        return 0;
 8001614:	2300      	movs	r3, #0
    }
}
 8001616:	4618      	mov	r0, r3
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
	...

08001620 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8001620:	b580      	push	{r7, lr}
 8001622:	b088      	sub	sp, #32
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
 800162c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8001634:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800163a:	b672      	cpsid	i
}
 800163c:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800164a:	4a1c      	ldr	r2, [pc, #112]	@ (80016bc <cubemx_transport_read+0x9c>)
 800164c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800164e:	b662      	cpsie	i
}
 8001650:	bf00      	nop
        __enable_irq();
        ms_used++;
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3301      	adds	r3, #1
 8001656:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001658:	2001      	movs	r0, #1
 800165a:	f00d f9b1 	bl	800e9c0 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <cubemx_transport_read+0xa0>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <cubemx_transport_read+0x9c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d103      	bne.n	8001672 <cubemx_transport_read+0x52>
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	dbe3      	blt.n	800163a <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001676:	e011      	b.n	800169c <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <cubemx_transport_read+0xa0>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	440b      	add	r3, r1
 8001682:	4910      	ldr	r1, [pc, #64]	@ (80016c4 <cubemx_transport_read+0xa4>)
 8001684:	5c8a      	ldrb	r2, [r1, r2]
 8001686:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001688:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <cubemx_transport_read+0xa0>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	3301      	adds	r3, #1
 800168e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001692:	4a0b      	ldr	r2, [pc, #44]	@ (80016c0 <cubemx_transport_read+0xa0>)
 8001694:	6013      	str	r3, [r2, #0]
        wrote++;
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	3301      	adds	r3, #1
 800169a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <cubemx_transport_read+0xa0>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <cubemx_transport_read+0x9c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d003      	beq.n	80016b0 <cubemx_transport_read+0x90>
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d3e3      	bcc.n	8001678 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 80016b0:	69bb      	ldr	r3, [r7, #24]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3720      	adds	r7, #32
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20012b50 	.word	0x20012b50
 80016c0:	20012b4c 	.word	0x20012b4c
 80016c4:	2001234c 	.word	0x2001234c

080016c8 <Encoder_Init>:

static int32_t acc_count_1 = 0;
static int32_t acc_count_2 = 0;

void Encoder_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80016cc:	213c      	movs	r1, #60	@ 0x3c
 80016ce:	4811      	ldr	r0, [pc, #68]	@ (8001714 <Encoder_Init+0x4c>)
 80016d0:	f00a fb9e 	bl	800be10 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80016d4:	213c      	movs	r1, #60	@ 0x3c
 80016d6:	4810      	ldr	r0, [pc, #64]	@ (8001718 <Encoder_Init+0x50>)
 80016d8:	f00a fb9a 	bl	800be10 <HAL_TIM_Encoder_Start>

    __HAL_TIM_SET_COUNTER(&htim3, 0);
 80016dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001714 <Encoder_Init+0x4c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2200      	movs	r2, #0
 80016e2:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <Encoder_Init+0x50>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2200      	movs	r2, #0
 80016ea:	625a      	str	r2, [r3, #36]	@ 0x24

    prev_raw_1  = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <Encoder_Init+0x4c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f2:	b21a      	sxth	r2, r3
 80016f4:	4b09      	ldr	r3, [pc, #36]	@ (800171c <Encoder_Init+0x54>)
 80016f6:	801a      	strh	r2, [r3, #0]
    prev_raw_2  = (int16_t)__HAL_TIM_GET_COUNTER(&htim4);
 80016f8:	4b07      	ldr	r3, [pc, #28]	@ (8001718 <Encoder_Init+0x50>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fe:	b21a      	sxth	r2, r3
 8001700:	4b07      	ldr	r3, [pc, #28]	@ (8001720 <Encoder_Init+0x58>)
 8001702:	801a      	strh	r2, [r3, #0]

    acc_count_1 = 0;
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <Encoder_Init+0x5c>)
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
    acc_count_2 = 0;
 800170a:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <Encoder_Init+0x60>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	2001349c 	.word	0x2001349c
 8001718:	200134e8 	.word	0x200134e8
 800171c:	20012b54 	.word	0x20012b54
 8001720:	20012b56 	.word	0x20012b56
 8001724:	20012b58 	.word	0x20012b58
 8001728:	20012b5c 	.word	0x20012b5c

0800172c <Encoder_GetCount>:

int32_t Encoder_GetCount(EncoderId id)
{
 800172c:	b480      	push	{r7}
 800172e:	b089      	sub	sp, #36	@ 0x24
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
    TIM_HandleTypeDef *htim;
    int16_t *prev_raw;
    int32_t *acc;
    int8_t  sign;

    if (id == ENCODER_1) {
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d108      	bne.n	800174e <Encoder_GetCount+0x22>
        htim     = &htim3;
 800173c:	4b19      	ldr	r3, [pc, #100]	@ (80017a4 <Encoder_GetCount+0x78>)
 800173e:	61fb      	str	r3, [r7, #28]
        prev_raw = &prev_raw_1;
 8001740:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <Encoder_GetCount+0x7c>)
 8001742:	61bb      	str	r3, [r7, #24]
        acc      = &acc_count_1;
 8001744:	4b19      	ldr	r3, [pc, #100]	@ (80017ac <Encoder_GetCount+0x80>)
 8001746:	617b      	str	r3, [r7, #20]
        sign     = ENC1_SIGN;
 8001748:	23ff      	movs	r3, #255	@ 0xff
 800174a:	74fb      	strb	r3, [r7, #19]
 800174c:	e007      	b.n	800175e <Encoder_GetCount+0x32>
    } else {
        htim     = &htim4;
 800174e:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <Encoder_GetCount+0x84>)
 8001750:	61fb      	str	r3, [r7, #28]
        prev_raw = &prev_raw_2;
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <Encoder_GetCount+0x88>)
 8001754:	61bb      	str	r3, [r7, #24]
        acc      = &acc_count_2;
 8001756:	4b18      	ldr	r3, [pc, #96]	@ (80017b8 <Encoder_GetCount+0x8c>)
 8001758:	617b      	str	r3, [r7, #20]
        sign     = ENC2_SIGN;
 800175a:	2301      	movs	r3, #1
 800175c:	74fb      	strb	r3, [r7, #19]
    }

    int16_t now    = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001764:	823b      	strh	r3, [r7, #16]
    int16_t diff16 = now - *prev_raw;   //  x l overflow nh 2's complement
 8001766:	8a3a      	ldrh	r2, [r7, #16]
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800176e:	b29b      	uxth	r3, r3
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	b29b      	uxth	r3, r3
 8001774:	81fb      	strh	r3, [r7, #14]

    *acc      += (int32_t)(sign * diff16);
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800177e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001782:	fb01 f303 	mul.w	r3, r1, r3
 8001786:	441a      	add	r2, r3
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	601a      	str	r2, [r3, #0]
    *prev_raw  = now;
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	8a3a      	ldrh	r2, [r7, #16]
 8001790:	801a      	strh	r2, [r3, #0]

    return *acc;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	681b      	ldr	r3, [r3, #0]
}
 8001796:	4618      	mov	r0, r3
 8001798:	3724      	adds	r7, #36	@ 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	2001349c 	.word	0x2001349c
 80017a8:	20012b54 	.word	0x20012b54
 80017ac:	20012b58 	.word	0x20012b58
 80017b0:	200134e8 	.word	0x200134e8
 80017b4:	20012b56 	.word	0x20012b56
 80017b8:	20012b5c 	.word	0x20012b5c

080017bc <Encoder_Reset>:

void Encoder_Reset(EncoderId id)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
    if (id == ENCODER_1) {
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d10a      	bne.n	80017e2 <Encoder_Reset+0x26>
        __HAL_TIM_SET_COUNTER(&htim3, 0);
 80017cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001804 <Encoder_Reset+0x48>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2200      	movs	r2, #0
 80017d2:	625a      	str	r2, [r3, #36]	@ 0x24
        prev_raw_1  = 0;
 80017d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <Encoder_Reset+0x4c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	801a      	strh	r2, [r3, #0]
        acc_count_1 = 0;
 80017da:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <Encoder_Reset+0x50>)
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
    } else {
        __HAL_TIM_SET_COUNTER(&htim4, 0);
        prev_raw_2  = 0;
        acc_count_2 = 0;
    }
}
 80017e0:	e009      	b.n	80017f6 <Encoder_Reset+0x3a>
        __HAL_TIM_SET_COUNTER(&htim4, 0);
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <Encoder_Reset+0x54>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2200      	movs	r2, #0
 80017e8:	625a      	str	r2, [r3, #36]	@ 0x24
        prev_raw_2  = 0;
 80017ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001814 <Encoder_Reset+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	801a      	strh	r2, [r3, #0]
        acc_count_2 = 0;
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <Encoder_Reset+0x5c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	2001349c 	.word	0x2001349c
 8001808:	20012b54 	.word	0x20012b54
 800180c:	20012b58 	.word	0x20012b58
 8001810:	200134e8 	.word	0x200134e8
 8001814:	20012b56 	.word	0x20012b56
 8001818:	20012b5c 	.word	0x20012b5c

0800181c <EncoderSpeed_Init>:
// ===== Local variables =====
static int32_t prev_ext_1 = 0;
static int32_t prev_ext_2 = 0;

void EncoderSpeed_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
    prev_ext_1 = Encoder_GetCount(ENCODER_1);
 8001820:	2000      	movs	r0, #0
 8001822:	f7ff ff83 	bl	800172c <Encoder_GetCount>
 8001826:	4603      	mov	r3, r0
 8001828:	4a04      	ldr	r2, [pc, #16]	@ (800183c <EncoderSpeed_Init+0x20>)
 800182a:	6013      	str	r3, [r2, #0]
    prev_ext_2 = Encoder_GetCount(ENCODER_2);
 800182c:	2001      	movs	r0, #1
 800182e:	f7ff ff7d 	bl	800172c <Encoder_GetCount>
 8001832:	4603      	mov	r3, r0
 8001834:	4a02      	ldr	r2, [pc, #8]	@ (8001840 <EncoderSpeed_Init+0x24>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20012b60 	.word	0x20012b60
 8001840:	20012b64 	.word	0x20012b64

08001844 <Encoder_GetSpeed_mps>:

// --------------------------------------
//   Tc  m/s (gi mi vng lp)
// --------------------------------------
float Encoder_GetSpeed_mps(EncoderId id, float dt)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b088      	sub	sp, #32
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	ed87 0a00 	vstr	s0, [r7]
 8001850:	71fb      	strb	r3, [r7, #7]
    int32_t now = Encoder_GetCount(id);
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff69 	bl	800172c <Encoder_GetCount>
 800185a:	61f8      	str	r0, [r7, #28]
    int32_t prev = (id == ENCODER_1 ? prev_ext_1 : prev_ext_2);
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d102      	bne.n	8001868 <Encoder_GetSpeed_mps+0x24>
 8001862:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <Encoder_GetSpeed_mps+0x84>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	e001      	b.n	800186c <Encoder_GetSpeed_mps+0x28>
 8001868:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <Encoder_GetSpeed_mps+0x88>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	61bb      	str	r3, [r7, #24]

    int32_t delta = now - prev;
 800186e:	69fa      	ldr	r2, [r7, #28]
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	617b      	str	r3, [r7, #20]

    if (id == ENCODER_1) prev_ext_1 = now;
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d103      	bne.n	8001884 <Encoder_GetSpeed_mps+0x40>
 800187c:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <Encoder_GetSpeed_mps+0x84>)
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	e002      	b.n	800188a <Encoder_GetSpeed_mps+0x46>
    else                 prev_ext_2 = now;
 8001884:	4a11      	ldr	r2, [pc, #68]	@ (80018cc <Encoder_GetSpeed_mps+0x88>)
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	6013      	str	r3, [r2, #0]

    float rev_per_sec = ((float)delta / dt) / TICKS_PER_REV;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001894:	edd7 7a00 	vldr	s15, [r7]
 8001898:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800189c:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80018d0 <Encoder_GetSpeed_mps+0x8c>
 80018a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018a4:	edc7 7a04 	vstr	s15, [r7, #16]
    float speed_mps   = rev_per_sec * WHEEL_CIRC_M;
 80018a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80018ac:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80018d4 <Encoder_GetSpeed_mps+0x90>
 80018b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b4:	edc7 7a03 	vstr	s15, [r7, #12]

    return speed_mps;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	ee07 3a90 	vmov	s15, r3
}
 80018be:	eeb0 0a67 	vmov.f32	s0, s15
 80018c2:	3720      	adds	r7, #32
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20012b60 	.word	0x20012b60
 80018cc:	20012b64 	.word	0x20012b64
 80018d0:	46dac000 	.word	0x46dac000
 80018d4:	3ea0d97b 	.word	0x3ea0d97b

080018d8 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
 80018ec:	615a      	str	r2, [r3, #20]
 80018ee:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80018f0:	4b28      	ldr	r3, [pc, #160]	@ (8001994 <MX_FMC_Init+0xbc>)
 80018f2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80018f6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80018f8:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <MX_FMC_Init+0xbc>)
 80018fa:	4a27      	ldr	r2, [pc, #156]	@ (8001998 <MX_FMC_Init+0xc0>)
 80018fc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80018fe:	4b25      	ldr	r3, [pc, #148]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001904:	4b23      	ldr	r3, [pc, #140]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001906:	2200      	movs	r2, #0
 8001908:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800190a:	4b22      	ldr	r3, [pc, #136]	@ (8001994 <MX_FMC_Init+0xbc>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001910:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001912:	2210      	movs	r2, #16
 8001914:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001916:	4b1f      	ldr	r3, [pc, #124]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800191c:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <MX_FMC_Init+0xbc>)
 800191e:	2200      	movs	r2, #0
 8001920:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001922:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001924:	2200      	movs	r2, #0
 8001926:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001928:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_FMC_Init+0xbc>)
 800192a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800192e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001932:	2200      	movs	r2, #0
 8001934:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001936:	4b17      	ldr	r3, [pc, #92]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001938:	2200      	movs	r2, #0
 800193a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 800193c:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <MX_FMC_Init+0xbc>)
 800193e:	2200      	movs	r2, #0
 8001940:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001942:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001944:	2200      	movs	r2, #0
 8001946:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <MX_FMC_Init+0xbc>)
 800194a:	2200      	movs	r2, #0
 800194c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800194e:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001950:	2200      	movs	r2, #0
 8001952:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <MX_FMC_Init+0xbc>)
 8001956:	2200      	movs	r2, #0
 8001958:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 1;
 800195a:	2301      	movs	r3, #1
 800195c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800195e:	230f      	movs	r3, #15
 8001960:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8001962:	2305      	movs	r3, #5
 8001964:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800196a:	2310      	movs	r3, #16
 800196c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800196e:	2311      	movs	r3, #17
 8001970:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001972:	2300      	movs	r3, #0
 8001974:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	2200      	movs	r2, #0
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_FMC_Init+0xbc>)
 800197e:	f009 ff2d 	bl	800b7dc <HAL_SRAM_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_FMC_Init+0xb4>
  {
    Error_Handler( );
 8001988:	f004 fb68 	bl	800605c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800198c:	bf00      	nop
 800198e:	3720      	adds	r7, #32
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20012b68 	.word	0x20012b68
 8001998:	a0000104 	.word	0xa0000104

0800199c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80019b0:	4b23      	ldr	r3, [pc, #140]	@ (8001a40 <HAL_FMC_MspInit+0xa4>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d13e      	bne.n	8001a36 <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 80019b8:	4b21      	ldr	r3, [pc, #132]	@ (8001a40 <HAL_FMC_MspInit+0xa4>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80019be:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <HAL_FMC_MspInit+0xa8>)
 80019c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c2:	4a20      	ldr	r2, [pc, #128]	@ (8001a44 <HAL_FMC_MspInit+0xa8>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6393      	str	r3, [r2, #56]	@ 0x38
 80019ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001a44 <HAL_FMC_MspInit+0xa8>)
 80019cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019d6:	2301      	movs	r3, #1
 80019d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e2:	2303      	movs	r3, #3
 80019e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019e6:	230c      	movs	r3, #12
 80019e8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	4619      	mov	r1, r3
 80019ee:	4816      	ldr	r0, [pc, #88]	@ (8001a48 <HAL_FMC_MspInit+0xac>)
 80019f0:	f007 fe94 	bl	800971c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80019f4:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80019f8:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fa:	2302      	movs	r3, #2
 80019fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a02:	2303      	movs	r3, #3
 8001a04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a06:	230c      	movs	r3, #12
 8001a08:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	480f      	ldr	r0, [pc, #60]	@ (8001a4c <HAL_FMC_MspInit+0xb0>)
 8001a10:	f007 fe84 	bl	800971c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001a14:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8001a18:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a26:	230c      	movs	r3, #12
 8001a28:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4808      	ldr	r0, [pc, #32]	@ (8001a50 <HAL_FMC_MspInit+0xb4>)
 8001a30:	f007 fe74 	bl	800971c <HAL_GPIO_Init>
 8001a34:	e000      	b.n	8001a38 <HAL_FMC_MspInit+0x9c>
    return;
 8001a36:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001a38:	3718      	adds	r7, #24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20012bb4 	.word	0x20012bb4
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40021400 	.word	0x40021400
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40020c00 	.word	0x40020c00

08001a54 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001a5c:	f7ff ff9e 	bl	800199c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <fabsf_fast>:
//this variables are the set pos or speed from the high level controller

volatile MP_Mode_t modCtrl = MP_MODE_VELOCITY; //default mode
#define POS_CMD_RESYNC_TH    (0.01f)   // position command step that triggers resync (units of position)
#define SPD_CMD_RESYNC_TH    (0.05f)   // speed command step that triggers resync (units of speed)
static inline float fabsf_fast(double x){ return (x < 0.0f) ? -x : x; }
 8001a68:	b5b0      	push	{r4, r5, r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	ed87 0b00 	vstr	d0, [r7]
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a7e:	f7ff f85d 	bl	8000b3c <__aeabi_dcmplt>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d004      	beq.n	8001a92 <fabsf_fast+0x2a>
 8001a88:	683c      	ldr	r4, [r7, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001a90:	e001      	b.n	8001a96 <fabsf_fast+0x2e>
 8001a92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a96:	4620      	mov	r0, r4
 8001a98:	4629      	mov	r1, r5
 8001a9a:	f7ff f8b5 	bl	8000c08 <__aeabi_d2f>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	ee07 3a90 	vmov	s15, r3
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bdb0      	pop	{r4, r5, r7, pc}

08001aae <clampf>:

// Shared snapshot for other tasks
static PS2X_State g_ps2_state;
static osMutexId_t g_ps2_mutex;

static inline float clampf(float x, float lo, float hi) {
 8001aae:	b480      	push	{r7}
 8001ab0:	b085      	sub	sp, #20
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ab8:	edc7 0a02 	vstr	s1, [r7, #8]
 8001abc:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8001ac0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ac4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ac8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad0:	d501      	bpl.n	8001ad6 <clampf+0x28>
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	e00b      	b.n	8001aee <clampf+0x40>
    if (x > hi) return hi;
 8001ad6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ada:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae6:	dd01      	ble.n	8001aec <clampf+0x3e>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	e000      	b.n	8001aee <clampf+0x40>
    return x;
 8001aec:	68fb      	ldr	r3, [r7, #12]
}
 8001aee:	ee07 3a90 	vmov	s15, r3
 8001af2:	eeb0 0a67 	vmov.f32	s0, s15
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <is_pressed>:

static inline int is_pressed(uint16_t buttons, uint16_t mask) {
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	460a      	mov	r2, r1
 8001b0a:	80fb      	strh	r3, [r7, #6]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	80bb      	strh	r3, [r7, #4]
    return (buttons & mask) ? 1 : 0;
 8001b10:	88fa      	ldrh	r2, [r7, #6]
 8001b12:	88bb      	ldrh	r3, [r7, #4]
 8001b14:	4013      	ands	r3, r2
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	bf14      	ite	ne
 8001b1c:	2301      	movne	r3, #1
 8001b1e:	2300      	moveq	r3, #0
 8001b20:	b2db      	uxtb	r3, r3
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  pid_mutex = xSemaphoreCreateMutex();
 8001b34:	2001      	movs	r0, #1
 8001b36:	f00d fb14 	bl	800f162 <xQueueCreateMutex>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8001bf0 <MX_FREERTOS_Init+0xc0>)
 8001b3e:	6013      	str	r3, [r2, #0]
  g_ps2_mutex = osMutexNew(NULL);
 8001b40:	2000      	movs	r0, #0
 8001b42:	f00c ff6b 	bl	800ea1c <osMutexNew>
 8001b46:	4603      	mov	r3, r0
 8001b48:	4a2a      	ldr	r2, [pc, #168]	@ (8001bf4 <MX_FREERTOS_Init+0xc4>)
 8001b4a:	6013      	str	r3, [r2, #0]


  encoderTaskHandle = osThreadNew(EncoderTask, NULL, &encoderTask_attributes);
 8001b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8001bf8 <MX_FREERTOS_Init+0xc8>)
 8001b4e:	2100      	movs	r1, #0
 8001b50:	482a      	ldr	r0, [pc, #168]	@ (8001bfc <MX_FREERTOS_Init+0xcc>)
 8001b52:	f00c fe8f 	bl	800e874 <osThreadNew>
 8001b56:	4603      	mov	r3, r0
 8001b58:	4a29      	ldr	r2, [pc, #164]	@ (8001c00 <MX_FREERTOS_Init+0xd0>)
 8001b5a:	6013      	str	r3, [r2, #0]
  motorTaskHandle   = osThreadNew(MotorControlTask, NULL, &motorTask_attributes);
 8001b5c:	4a29      	ldr	r2, [pc, #164]	@ (8001c04 <MX_FREERTOS_Init+0xd4>)
 8001b5e:	2100      	movs	r1, #0
 8001b60:	4829      	ldr	r0, [pc, #164]	@ (8001c08 <MX_FREERTOS_Init+0xd8>)
 8001b62:	f00c fe87 	bl	800e874 <osThreadNew>
 8001b66:	4603      	mov	r3, r0
 8001b68:	4a28      	ldr	r2, [pc, #160]	@ (8001c0c <MX_FREERTOS_Init+0xdc>)
 8001b6a:	6013      	str	r3, [r2, #0]
//  uartTaskHandle    = osThreadNew(UartTask, NULL, &uartTask_attributes);
  odometryTaskHandle = osThreadNew(OdometryTask, NULL, &odometryTask_attributes);
 8001b6c:	4a28      	ldr	r2, [pc, #160]	@ (8001c10 <MX_FREERTOS_Init+0xe0>)
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4828      	ldr	r0, [pc, #160]	@ (8001c14 <MX_FREERTOS_Init+0xe4>)
 8001b72:	f00c fe7f 	bl	800e874 <osThreadNew>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a27      	ldr	r2, [pc, #156]	@ (8001c18 <MX_FREERTOS_Init+0xe8>)
 8001b7a:	6013      	str	r3, [r2, #0]

  touchTaskHandle = osThreadNew(TouchTask_Start, NULL, &touchTask_attributes);
 8001b7c:	4a27      	ldr	r2, [pc, #156]	@ (8001c1c <MX_FREERTOS_Init+0xec>)
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4827      	ldr	r0, [pc, #156]	@ (8001c20 <MX_FREERTOS_Init+0xf0>)
 8001b82:	f00c fe77 	bl	800e874 <osThreadNew>
 8001b86:	4603      	mov	r3, r0
 8001b88:	4a26      	ldr	r2, [pc, #152]	@ (8001c24 <MX_FREERTOS_Init+0xf4>)
 8001b8a:	6013      	str	r3, [r2, #0]
//  UsbHostTaskHandle = osThreadNew(StartUsbHostTask, NULL, &UsbHostTask_attributes);
  PS2TaskHandle = osThreadNew(StartPS2Task, NULL, &PS2Task_attributes);
 8001b8c:	4a26      	ldr	r2, [pc, #152]	@ (8001c28 <MX_FREERTOS_Init+0xf8>)
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4826      	ldr	r0, [pc, #152]	@ (8001c2c <MX_FREERTOS_Init+0xfc>)
 8001b92:	f00c fe6f 	bl	800e874 <osThreadNew>
 8001b96:	4603      	mov	r3, r0
 8001b98:	4a25      	ldr	r2, [pc, #148]	@ (8001c30 <MX_FREERTOS_Init+0x100>)
 8001b9a:	6013      	str	r3, [r2, #0]
  teleopTaskHandle = osThreadNew(StartTeleopTask, NULL, &teleopTask_attributes);
 8001b9c:	4a25      	ldr	r2, [pc, #148]	@ (8001c34 <MX_FREERTOS_Init+0x104>)
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4825      	ldr	r0, [pc, #148]	@ (8001c38 <MX_FREERTOS_Init+0x108>)
 8001ba2:	f00c fe67 	bl	800e874 <osThreadNew>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a24      	ldr	r2, [pc, #144]	@ (8001c3c <MX_FREERTOS_Init+0x10c>)
 8001baa:	6013      	str	r3, [r2, #0]
  LCDTaskHandle = osThreadNew(StartLCDTask, NULL, &lcdTask_attributes);
 8001bac:	4a24      	ldr	r2, [pc, #144]	@ (8001c40 <MX_FREERTOS_Init+0x110>)
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4824      	ldr	r0, [pc, #144]	@ (8001c44 <MX_FREERTOS_Init+0x114>)
 8001bb2:	f00c fe5f 	bl	800e874 <osThreadNew>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4a23      	ldr	r2, [pc, #140]	@ (8001c48 <MX_FREERTOS_Init+0x118>)
 8001bba:	6013      	str	r3, [r2, #0]
  teleopTaskHandle = osThreadNew(StartTeleopTask, NULL, &teleopTask_attributes);
 8001bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8001c34 <MX_FREERTOS_Init+0x104>)
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	481d      	ldr	r0, [pc, #116]	@ (8001c38 <MX_FREERTOS_Init+0x108>)
 8001bc2:	f00c fe57 	bl	800e874 <osThreadNew>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8001c3c <MX_FREERTOS_Init+0x10c>)
 8001bca:	6013      	str	r3, [r2, #0]
  motionTaskHandle = osThreadNew(MotionTask, NULL, &motionTask_attributes);
 8001bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8001c4c <MX_FREERTOS_Init+0x11c>)
 8001bce:	2100      	movs	r1, #0
 8001bd0:	481f      	ldr	r0, [pc, #124]	@ (8001c50 <MX_FREERTOS_Init+0x120>)
 8001bd2:	f00c fe4f 	bl	800e874 <osThreadNew>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001c54 <MX_FREERTOS_Init+0x124>)
 8001bda:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8001c58 <MX_FREERTOS_Init+0x128>)
 8001bde:	2100      	movs	r1, #0
 8001be0:	481e      	ldr	r0, [pc, #120]	@ (8001c5c <MX_FREERTOS_Init+0x12c>)
 8001be2:	f00c fe47 	bl	800e874 <osThreadNew>
 8001be6:	4603      	mov	r3, r0
 8001be8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c60 <MX_FREERTOS_Init+0x130>)
 8001bea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20012ec4 	.word	0x20012ec4
 8001bf4:	20012f24 	.word	0x20012f24
 8001bf8:	080255a8 	.word	0x080255a8
 8001bfc:	08001ef9 	.word	0x08001ef9
 8001c00:	20012f5c 	.word	0x20012f5c
 8001c04:	080255cc 	.word	0x080255cc
 8001c08:	08001fc5 	.word	0x08001fc5
 8001c0c:	20012f60 	.word	0x20012f60
 8001c10:	080255f0 	.word	0x080255f0
 8001c14:	08002209 	.word	0x08002209
 8001c18:	20012f64 	.word	0x20012f64
 8001c1c:	08025614 	.word	0x08025614
 8001c20:	08008339 	.word	0x08008339
 8001c24:	20012f68 	.word	0x20012f68
 8001c28:	08025638 	.word	0x08025638
 8001c2c:	08002a0d 	.word	0x08002a0d
 8001c30:	20012f6c 	.word	0x20012f6c
 8001c34:	0802565c 	.word	0x0802565c
 8001c38:	08002ad5 	.word	0x08002ad5
 8001c3c:	20012f74 	.word	0x20012f74
 8001c40:	08025680 	.word	0x08025680
 8001c44:	08002f61 	.word	0x08002f61
 8001c48:	20012f70 	.word	0x20012f70
 8001c4c:	080256a4 	.word	0x080256a4
 8001c50:	080025c9 	.word	0x080025c9
 8001c54:	20012f78 	.word	0x20012f78
 8001c58:	08025584 	.word	0x08025584
 8001c5c:	08001c65 	.word	0x08001c65
 8001c60:	20012f58 	.word	0x20012f58

08001c64 <StartDefaultTask>:
/* USER CODE END Header_StartDefaultTask */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void StartDefaultTask(void *argument)
{
 8001c64:	b5b0      	push	{r4, r5, r7, lr}
 8001c66:	b0ec      	sub	sp, #432	@ 0x1b0
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c6e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001c72:	6018      	str	r0, [r3, #0]

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // LED1 sng lun
 8001c74:	2201      	movs	r2, #1
 8001c76:	2101      	movs	r1, #1
 8001c78:	4882      	ldr	r0, [pc, #520]	@ (8001e84 <StartDefaultTask+0x220>)
 8001c7a:	f007 fefb 	bl	8009a74 <HAL_GPIO_WritePin>
  // ==== micro-ROS transport config ====
  rmw_uros_set_custom_transport(
 8001c7e:	4b82      	ldr	r3, [pc, #520]	@ (8001e88 <StartDefaultTask+0x224>)
 8001c80:	9301      	str	r3, [sp, #4]
 8001c82:	4b82      	ldr	r3, [pc, #520]	@ (8001e8c <StartDefaultTask+0x228>)
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	4b82      	ldr	r3, [pc, #520]	@ (8001e90 <StartDefaultTask+0x22c>)
 8001c88:	4a82      	ldr	r2, [pc, #520]	@ (8001e94 <StartDefaultTask+0x230>)
 8001c8a:	4983      	ldr	r1, [pc, #524]	@ (8001e98 <StartDefaultTask+0x234>)
 8001c8c:	2001      	movs	r0, #1
 8001c8e:	f012 fecb 	bl	8014a28 <rmw_uros_set_custom_transport>
    cubemx_transport_write,
    cubemx_transport_read);


  // ==== Allocator FreeRTOS ====
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001c92:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8001c96:	4618      	mov	r0, r3
 8001c98:	f012 fdf6 	bl	8014888 <rcutils_get_zero_initialized_allocator>
  freeRTOS_allocator.allocate      = microros_allocate;
 8001c9c:	4b7f      	ldr	r3, [pc, #508]	@ (8001e9c <StartDefaultTask+0x238>)
 8001c9e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  freeRTOS_allocator.deallocate    = microros_deallocate;
 8001ca2:	4b7f      	ldr	r3, [pc, #508]	@ (8001ea0 <StartDefaultTask+0x23c>)
 8001ca4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  freeRTOS_allocator.reallocate    = microros_reallocate;
 8001ca8:	4b7e      	ldr	r3, [pc, #504]	@ (8001ea4 <StartDefaultTask+0x240>)
 8001caa:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  freeRTOS_allocator.zero_allocate = microros_zero_allocate;
 8001cae:	4b7e      	ldr	r3, [pc, #504]	@ (8001ea8 <StartDefaultTask+0x244>)
 8001cb0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001cb4:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f012 fe01 	bl	80148c0 <rcutils_set_default_allocator>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	f083 0301 	eor.w	r3, r3, #1
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d004      	beq.n	8001cd4 <StartDefaultTask+0x70>
      printf("Error on default allocators (line %d)\n", __LINE__);
 8001cca:	f240 11c7 	movw	r1, #455	@ 0x1c7
 8001cce:	4877      	ldr	r0, [pc, #476]	@ (8001eac <StartDefaultTask+0x248>)
 8001cd0:	f020 f9ca 	bl	8022068 <iprintf>
  rcl_subscription_t sub_pid;
  geometry_msgs__msg__Twist msg_cmdvel;
  std_msgs__msg__Float64MultiArray msg_pid;
  rclc_executor_t executor;

  allocator = rcl_get_default_allocator();
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f012 fde4 	bl	80148a4 <rcutils_get_default_allocator>
 8001cdc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ce0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001ce4:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 8001ce8:	461d      	mov	r5, r3
 8001cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cee:	682b      	ldr	r3, [r5, #0]
 8001cf0:	6023      	str	r3, [r4, #0]

  // init_options + context
  rclc_support_init(&support, 0, NULL, &allocator);
 8001cf2:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001cf6:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	f012 fcbb 	bl	8014678 <rclc_support_init>

  // create node
  rclc_node_init_default(&node, "stm32_odom_node", "", &support);
 8001d02:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001d06:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 8001d0a:	4a69      	ldr	r2, [pc, #420]	@ (8001eb0 <StartDefaultTask+0x24c>)
 8001d0c:	4969      	ldr	r1, [pc, #420]	@ (8001eb4 <StartDefaultTask+0x250>)
 8001d0e:	f012 fcfd 	bl	801470c <rclc_node_init_default>

  // init odom publisher
  microros_odom_init(&node);
 8001d12:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 fae2 	bl	80022e0 <microros_odom_init>

  // ==== create subscription /cmd_vel ====
  rclc_subscription_init_default(
 8001d1c:	f00f ff9e 	bl	8011c5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 8001d26:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8001d2a:	4b63      	ldr	r3, [pc, #396]	@ (8001eb8 <StartDefaultTask+0x254>)
 8001d2c:	f012 fd6a 	bl	8014804 <rclc_subscription_init_default>
      ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
      "cmd_vel"
  );

  // ==== create subscription /pid_tunning ====
  rclc_subscription_init_default(
 8001d30:	f013 fcbe 	bl	80156b0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>
 8001d34:	4602      	mov	r2, r0
 8001d36:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 8001d3a:	f507 7082 	add.w	r0, r7, #260	@ 0x104
 8001d3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001ebc <StartDefaultTask+0x258>)
 8001d40:	f012 fd60 	bl	8014804 <rclc_subscription_init_default>
      ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Float64MultiArray),
      "pid_tuning"
  );

  // ==== init executor v add sub_cmdvel vo ====
  rclc_executor_init(&executor, &support.context, 2, &allocator);
 8001d44:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001d48:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8001d4c:	f107 0020 	add.w	r0, r7, #32
 8001d50:	2202      	movs	r2, #2
 8001d52:	f012 fa25 	bl	80141a0 <rclc_executor_init>
  rclc_executor_add_subscription(
 8001d56:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 8001d5a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8001d5e:	f107 0020 	add.w	r0, r7, #32
 8001d62:	2300      	movs	r3, #0
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	4b56      	ldr	r3, [pc, #344]	@ (8001ec0 <StartDefaultTask+0x25c>)
 8001d68:	f012 fa92 	bl	8014290 <rclc_executor_add_subscription>
      &msg_cmdvel,
      &cmdvel_cb,
      ON_NEW_DATA
  );

  rclc_executor_add_subscription(
 8001d6c:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8001d70:	f507 7182 	add.w	r1, r7, #260	@ 0x104
 8001d74:	f107 0020 	add.w	r0, r7, #32
 8001d78:	2300      	movs	r3, #0
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	4b51      	ldr	r3, [pc, #324]	@ (8001ec4 <StartDefaultTask+0x260>)
 8001d7e:	f012 fa87 	bl	8014290 <rclc_executor_add_subscription>
      &pid_cb,
      ON_NEW_DATA
  );

  // ====== Vng lp publish /odom mi 10 ms + x l /cmd_vel ======
  float last_x     = odom_x;
 8001d82:	4b51      	ldr	r3, [pc, #324]	@ (8001ec8 <StartDefaultTask+0x264>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
  float last_y     = odom_y;
 8001d8a:	4b50      	ldr	r3, [pc, #320]	@ (8001ecc <StartDefaultTask+0x268>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
  float last_theta = odom_theta;
 8001d92:	4b4f      	ldr	r3, [pc, #316]	@ (8001ed0 <StartDefaultTask+0x26c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

  const uint32_t period_ms = 10;
 8001d9a:	230a      	movs	r3, #10
 8001d9c:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
  const float    dt        = 0.010f;   // 10 ms
 8001da0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed4 <StartDefaultTask+0x270>)
 8001da2:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
  const uint64_t spin_timeout_ns = 2ULL * 1000000ULL; // 2 ms
 8001da6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ed8 <StartDefaultTask+0x274>)
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	e9c7 2362 	strd	r2, r3, [r7, #392]	@ 0x188

  for(;;)
  {
	//c trng thi touch
	touch_x = g_touchState.x;
 8001db0:	4b4a      	ldr	r3, [pc, #296]	@ (8001edc <StartDefaultTask+0x278>)
 8001db2:	881b      	ldrh	r3, [r3, #0]
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ee0 <StartDefaultTask+0x27c>)
 8001db8:	801a      	strh	r2, [r3, #0]
	touch_y = g_touchState.y;
 8001dba:	4b48      	ldr	r3, [pc, #288]	@ (8001edc <StartDefaultTask+0x278>)
 8001dbc:	885b      	ldrh	r3, [r3, #2]
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	4b48      	ldr	r3, [pc, #288]	@ (8001ee4 <StartDefaultTask+0x280>)
 8001dc2:	801a      	strh	r2, [r3, #0]
	touch_pressed = g_touchState.pressed;
 8001dc4:	4b45      	ldr	r3, [pc, #276]	@ (8001edc <StartDefaultTask+0x278>)
 8001dc6:	791b      	ldrb	r3, [r3, #4]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4b47      	ldr	r3, [pc, #284]	@ (8001ee8 <StartDefaultTask+0x284>)
 8001dcc:	701a      	strb	r2, [r3, #0]

    // c odometry (do task khc  update odom_x/y/theta)
    float curr_x     = odom_x;
 8001dce:	4b3e      	ldr	r3, [pc, #248]	@ (8001ec8 <StartDefaultTask+0x264>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
    float curr_y     = odom_y;
 8001dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ecc <StartDefaultTask+0x268>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
    float curr_theta = odom_theta;
 8001dde:	4b3c      	ldr	r3, [pc, #240]	@ (8001ed0 <StartDefaultTask+0x26c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c

    float dx  = curr_x     - last_x;
 8001de6:	ed97 7a61 	vldr	s14, [r7, #388]	@ 0x184
 8001dea:	edd7 7a69 	vldr	s15, [r7, #420]	@ 0x1a4
 8001dee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df2:	edc7 7a5e 	vstr	s15, [r7, #376]	@ 0x178
    float dy  = curr_y     - last_y;
 8001df6:	ed97 7a60 	vldr	s14, [r7, #384]	@ 0x180
 8001dfa:	edd7 7a68 	vldr	s15, [r7, #416]	@ 0x1a0
 8001dfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e02:	edc7 7a5d 	vstr	s15, [r7, #372]	@ 0x174
    float dth = curr_theta - last_theta;
 8001e06:	ed97 7a5f 	vldr	s14, [r7, #380]	@ 0x17c
 8001e0a:	edd7 7a67 	vldr	s15, [r7, #412]	@ 0x19c
 8001e0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e12:	edc7 7a5c 	vstr	s15, [r7, #368]	@ 0x170

    odom_vx  = dx  / dt;
 8001e16:	edd7 6a5e 	vldr	s13, [r7, #376]	@ 0x178
 8001e1a:	ed97 7a65 	vldr	s14, [r7, #404]	@ 0x194
 8001e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e22:	4b32      	ldr	r3, [pc, #200]	@ (8001eec <StartDefaultTask+0x288>)
 8001e24:	edc3 7a00 	vstr	s15, [r3]
    odom_vy  = dy  / dt;
 8001e28:	edd7 6a5d 	vldr	s13, [r7, #372]	@ 0x174
 8001e2c:	ed97 7a65 	vldr	s14, [r7, #404]	@ 0x194
 8001e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e34:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef0 <StartDefaultTask+0x28c>)
 8001e36:	edc3 7a00 	vstr	s15, [r3]
    odom_vth = dth / dt;
 8001e3a:	edd7 6a5c 	vldr	s13, [r7, #368]	@ 0x170
 8001e3e:	ed97 7a65 	vldr	s14, [r7, #404]	@ 0x194
 8001e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e46:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef4 <StartDefaultTask+0x290>)
 8001e48:	edc3 7a00 	vstr	s15, [r3]

    last_x     = curr_x;
 8001e4c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001e50:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    last_y     = curr_y;
 8001e54:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e58:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    last_theta = curr_theta;
 8001e5c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e60:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

    // Publish /odom
    microros_publish_odom();
 8001e64:	f000 fa66 	bl	8002334 <microros_publish_odom>

    // X l /cmd_vel (gi callback nu c data mi)
    rclc_executor_spin_some(&executor, spin_timeout_ns);
 8001e68:	f107 0120 	add.w	r1, r7, #32
 8001e6c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001e70:	4608      	mov	r0, r1
 8001e72:	f012 fa95 	bl	80143a0 <rclc_executor_spin_some>

    osDelay(period_ms);
 8001e76:	f8d7 0198 	ldr.w	r0, [r7, #408]	@ 0x198
 8001e7a:	f00c fda1 	bl	800e9c0 <osDelay>
  {
 8001e7e:	bf00      	nop
 8001e80:	e796      	b.n	8001db0 <StartDefaultTask+0x14c>
 8001e82:	bf00      	nop
 8001e84:	40020400 	.word	0x40020400
 8001e88:	08001621 	.word	0x08001621
 8001e8c:	080015c1 	.word	0x080015c1
 8001e90:	080015a1 	.word	0x080015a1
 8001e94:	08001575 	.word	0x08001575
 8001e98:	2001358c 	.word	0x2001358c
 8001e9c:	08006069 	.word	0x08006069
 8001ea0:	080060ad 	.word	0x080060ad
 8001ea4:	080060e5 	.word	0x080060e5
 8001ea8:	08006151 	.word	0x08006151
 8001eac:	08024e94 	.word	0x08024e94
 8001eb0:	08024ebc 	.word	0x08024ebc
 8001eb4:	08024ec0 	.word	0x08024ec0
 8001eb8:	08024ed0 	.word	0x08024ed0
 8001ebc:	08024ed8 	.word	0x08024ed8
 8001ec0:	08002451 	.word	0x08002451
 8001ec4:	08002505 	.word	0x08002505
 8001ec8:	20013128 	.word	0x20013128
 8001ecc:	2001312c 	.word	0x2001312c
 8001ed0:	20013130 	.word	0x20013130
 8001ed4:	3c23d70a 	.word	0x3c23d70a
 8001ed8:	001e8480 	.word	0x001e8480
 8001edc:	20013580 	.word	0x20013580
 8001ee0:	20012ec8 	.word	0x20012ec8
 8001ee4:	20012eca 	.word	0x20012eca
 8001ee8:	20012ecc 	.word	0x20012ecc
 8001eec:	20012e88 	.word	0x20012e88
 8001ef0:	20012e8c 	.word	0x20012e8c
 8001ef4:	20012e90 	.word	0x20012e90

08001ef8 <EncoderTask>:
}



void EncoderTask(void *argument)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(ENCODER_PERIOD_MS);
 8001f00:	2305      	movs	r3, #5
 8001f02:	60fb      	str	r3, [r7, #12]
	TickType_t lastWake = xTaskGetTickCount();
 8001f04:	f00e fa8a 	bl	801041c <xTaskGetTickCount>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	60bb      	str	r3, [r7, #8]

  for(;;)
  {
    // c count m rng
	g_encCount1 = Encoder_GetCount(ENCODER_1);
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	f7ff fc0d 	bl	800172c <Encoder_GetCount>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4a24      	ldr	r2, [pc, #144]	@ (8001fa8 <EncoderTask+0xb0>)
 8001f16:	6013      	str	r3, [r2, #0]
    g_encCount2 = Encoder_GetCount(ENCODER_2);
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f7ff fc07 	bl	800172c <Encoder_GetCount>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	4a22      	ldr	r2, [pc, #136]	@ (8001fac <EncoderTask+0xb4>)
 8001f22:	6013      	str	r3, [r2, #0]

    g_speed1_mps = Encoder_GetSpeed_mps(ENCODER_1,DT_TIME);
 8001f24:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8001fb0 <EncoderTask+0xb8>
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f7ff fc8b 	bl	8001844 <Encoder_GetSpeed_mps>
 8001f2e:	eef0 7a40 	vmov.f32	s15, s0
 8001f32:	4b20      	ldr	r3, [pc, #128]	@ (8001fb4 <EncoderTask+0xbc>)
 8001f34:	edc3 7a00 	vstr	s15, [r3]
    g_speed2_mps = Encoder_GetSpeed_mps(ENCODER_2,DT_TIME);
 8001f38:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 8001fb0 <EncoderTask+0xb8>
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	f7ff fc81 	bl	8001844 <Encoder_GetSpeed_mps>
 8001f42:	eef0 7a40 	vmov.f32	s15, s0
 8001f46:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb8 <EncoderTask+0xc0>)
 8001f48:	edc3 7a00 	vstr	s15, [r3]

    CurSpeed1 = g_speed1_mps;
 8001f4c:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <EncoderTask+0xbc>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe fb29 	bl	80005a8 <__aeabi_f2d>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4918      	ldr	r1, [pc, #96]	@ (8001fbc <EncoderTask+0xc4>)
 8001f5c:	e9c1 2300 	strd	r2, r3, [r1]
    CurSpeed2 = g_speed2_mps;
 8001f60:	4b15      	ldr	r3, [pc, #84]	@ (8001fb8 <EncoderTask+0xc0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7fe fb1f 	bl	80005a8 <__aeabi_f2d>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4914      	ldr	r1, [pc, #80]	@ (8001fc0 <EncoderTask+0xc8>)
 8001f70:	e9c1 2300 	strd	r2, r3, [r1]

    EncData_Publish(g_encCount1, g_encCount2, g_speed1_mps, g_speed2_mps);
 8001f74:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa8 <EncoderTask+0xb0>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a0c      	ldr	r2, [pc, #48]	@ (8001fac <EncoderTask+0xb4>)
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	490d      	ldr	r1, [pc, #52]	@ (8001fb4 <EncoderTask+0xbc>)
 8001f7e:	edd1 7a00 	vldr	s15, [r1]
 8001f82:	490d      	ldr	r1, [pc, #52]	@ (8001fb8 <EncoderTask+0xc0>)
 8001f84:	ed91 7a00 	vldr	s14, [r1]
 8001f88:	eef0 0a47 	vmov.f32	s1, s14
 8001f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f90:	4611      	mov	r1, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 ff66 	bl	8002e64 <EncData_Publish>

    // Tnh s vng quay ca motor (vng)
    //g_revCount1 = (float)g_encCount1 / TICKS_PER_REV;
    //g_revCount2 = (float)g_encCount2 / TICKS_PER_REV;

    vTaskDelayUntil(&lastWake, period);
 8001f98:	f107 0308 	add.w	r3, r7, #8
 8001f9c:	68f9      	ldr	r1, [r7, #12]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f00e f864 	bl	801006c <vTaskDelayUntil>
	g_encCount1 = Encoder_GetCount(ENCODER_1);
 8001fa4:	bf00      	nop
 8001fa6:	e7b1      	b.n	8001f0c <EncoderTask+0x14>
 8001fa8:	2001313c 	.word	0x2001313c
 8001fac:	20013140 	.word	0x20013140
 8001fb0:	3ba3d70a 	.word	0x3ba3d70a
 8001fb4:	20013144 	.word	0x20013144
 8001fb8:	20013148 	.word	0x20013148
 8001fbc:	20013318 	.word	0x20013318
 8001fc0:	20013348 	.word	0x20013348

08001fc4 <MotorControlTask>:
  }
}

void MotorControlTask(void *argument)
{
 8001fc4:	b590      	push	{r4, r7, lr}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTORCONTROL_PERIOD_MS);
 8001fcc:	2305      	movs	r3, #5
 8001fce:	60fb      	str	r3, [r7, #12]
	TickType_t lastWake = xTaskGetTickCount();
 8001fd0:	f00e fa24 	bl	801041c <xTaskGetTickCount>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	60bb      	str	r3, [r7, #8]

	for (;;)
	    {
			//update thng s PID nu c thay i
			if (pid_update_pending)
 8001fd8:	4b7a      	ldr	r3, [pc, #488]	@ (80021c4 <MotorControlTask+0x200>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d077      	beq.n	80020d2 <MotorControlTask+0x10e>
			{
				if (pid_mutex) xSemaphoreTake(pid_mutex, pdMS_TO_TICKS(2));
 8001fe2:	4b79      	ldr	r3, [pc, #484]	@ (80021c8 <MotorControlTask+0x204>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d005      	beq.n	8001ff6 <MotorControlTask+0x32>
 8001fea:	4b77      	ldr	r3, [pc, #476]	@ (80021c8 <MotorControlTask+0x204>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2102      	movs	r1, #2
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00d fbef 	bl	800f7d4 <xQueueSemaphoreTake>

				PID_SetTunings(&SpeedPID1, Kp1, Ki1, Kd1);
 8001ff6:	4b75      	ldr	r3, [pc, #468]	@ (80021cc <MotorControlTask+0x208>)
 8001ff8:	ed93 7b00 	vldr	d7, [r3]
 8001ffc:	4b74      	ldr	r3, [pc, #464]	@ (80021d0 <MotorControlTask+0x20c>)
 8001ffe:	ed93 6b00 	vldr	d6, [r3]
 8002002:	4b74      	ldr	r3, [pc, #464]	@ (80021d4 <MotorControlTask+0x210>)
 8002004:	ed93 5b00 	vldr	d5, [r3]
 8002008:	eeb0 2a45 	vmov.f32	s4, s10
 800200c:	eef0 2a65 	vmov.f32	s5, s11
 8002010:	eeb0 1a46 	vmov.f32	s2, s12
 8002014:	eef0 1a66 	vmov.f32	s3, s13
 8002018:	eeb0 0a47 	vmov.f32	s0, s14
 800201c:	eef0 0a67 	vmov.f32	s1, s15
 8002020:	486d      	ldr	r0, [pc, #436]	@ (80021d8 <MotorControlTask+0x214>)
 8002022:	f004 ffd7 	bl	8006fd4 <PID_SetTunings>
				PID_SetTunings(&SpeedPID2, Kp2, Ki2, Kd2);
 8002026:	4b6d      	ldr	r3, [pc, #436]	@ (80021dc <MotorControlTask+0x218>)
 8002028:	ed93 7b00 	vldr	d7, [r3]
 800202c:	4b6c      	ldr	r3, [pc, #432]	@ (80021e0 <MotorControlTask+0x21c>)
 800202e:	ed93 6b00 	vldr	d6, [r3]
 8002032:	4b6c      	ldr	r3, [pc, #432]	@ (80021e4 <MotorControlTask+0x220>)
 8002034:	ed93 5b00 	vldr	d5, [r3]
 8002038:	eeb0 2a45 	vmov.f32	s4, s10
 800203c:	eef0 2a65 	vmov.f32	s5, s11
 8002040:	eeb0 1a46 	vmov.f32	s2, s12
 8002044:	eef0 1a66 	vmov.f32	s3, s13
 8002048:	eeb0 0a47 	vmov.f32	s0, s14
 800204c:	eef0 0a67 	vmov.f32	s1, s15
 8002050:	4865      	ldr	r0, [pc, #404]	@ (80021e8 <MotorControlTask+0x224>)
 8002052:	f004 ffbf 	bl	8006fd4 <PID_SetTunings>
				PID_SetTunings(&PosPID1, Kp1, Ki1, Kd1);
 8002056:	4b5d      	ldr	r3, [pc, #372]	@ (80021cc <MotorControlTask+0x208>)
 8002058:	ed93 7b00 	vldr	d7, [r3]
 800205c:	4b5c      	ldr	r3, [pc, #368]	@ (80021d0 <MotorControlTask+0x20c>)
 800205e:	ed93 6b00 	vldr	d6, [r3]
 8002062:	4b5c      	ldr	r3, [pc, #368]	@ (80021d4 <MotorControlTask+0x210>)
 8002064:	ed93 5b00 	vldr	d5, [r3]
 8002068:	eeb0 2a45 	vmov.f32	s4, s10
 800206c:	eef0 2a65 	vmov.f32	s5, s11
 8002070:	eeb0 1a46 	vmov.f32	s2, s12
 8002074:	eef0 1a66 	vmov.f32	s3, s13
 8002078:	eeb0 0a47 	vmov.f32	s0, s14
 800207c:	eef0 0a67 	vmov.f32	s1, s15
 8002080:	485a      	ldr	r0, [pc, #360]	@ (80021ec <MotorControlTask+0x228>)
 8002082:	f004 ffa7 	bl	8006fd4 <PID_SetTunings>
				PID_SetTunings(&PosPID2, Kp2, Ki2, Kd2);
 8002086:	4b55      	ldr	r3, [pc, #340]	@ (80021dc <MotorControlTask+0x218>)
 8002088:	ed93 7b00 	vldr	d7, [r3]
 800208c:	4b54      	ldr	r3, [pc, #336]	@ (80021e0 <MotorControlTask+0x21c>)
 800208e:	ed93 6b00 	vldr	d6, [r3]
 8002092:	4b54      	ldr	r3, [pc, #336]	@ (80021e4 <MotorControlTask+0x220>)
 8002094:	ed93 5b00 	vldr	d5, [r3]
 8002098:	eeb0 2a45 	vmov.f32	s4, s10
 800209c:	eef0 2a65 	vmov.f32	s5, s11
 80020a0:	eeb0 1a46 	vmov.f32	s2, s12
 80020a4:	eef0 1a66 	vmov.f32	s3, s13
 80020a8:	eeb0 0a47 	vmov.f32	s0, s14
 80020ac:	eef0 0a67 	vmov.f32	s1, s15
 80020b0:	484f      	ldr	r0, [pc, #316]	@ (80021f0 <MotorControlTask+0x22c>)
 80020b2:	f004 ff8f 	bl	8006fd4 <PID_SetTunings>

				pid_update_pending = 0;
 80020b6:	4b43      	ldr	r3, [pc, #268]	@ (80021c4 <MotorControlTask+0x200>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]

				if (pid_mutex) xSemaphoreGive(pid_mutex);
 80020bc:	4b42      	ldr	r3, [pc, #264]	@ (80021c8 <MotorControlTask+0x204>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d006      	beq.n	80020d2 <MotorControlTask+0x10e>
 80020c4:	4b40      	ldr	r3, [pc, #256]	@ (80021c8 <MotorControlTask+0x204>)
 80020c6:	6818      	ldr	r0, [r3, #0]
 80020c8:	2300      	movs	r3, #0
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	f00d f8eb 	bl	800f2a8 <xQueueGenericSend>
			}

			if (modCtrl == MP_MODE_POSITION) {
 80020d2:	4b48      	ldr	r3, [pc, #288]	@ (80021f4 <MotorControlTask+0x230>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d136      	bne.n	800214a <MotorControlTask+0x186>
				PID_Compute(&PosPID1);
 80020dc:	4843      	ldr	r0, [pc, #268]	@ (80021ec <MotorControlTask+0x228>)
 80020de:	f004 fe03 	bl	8006ce8 <PID_Compute>
				PID_Compute(&PosPID2);
 80020e2:	4843      	ldr	r0, [pc, #268]	@ (80021f0 <MotorControlTask+0x22c>)
 80020e4:	f004 fe00 	bl	8006ce8 <PID_Compute>
				MotorData_Publish(PosPIDOut1, PosPIDOut2);  //update PWM data for LCD display
 80020e8:	4b43      	ldr	r3, [pc, #268]	@ (80021f8 <MotorControlTask+0x234>)
 80020ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ee:	4610      	mov	r0, r2
 80020f0:	4619      	mov	r1, r3
 80020f2:	f7fe fd89 	bl	8000c08 <__aeabi_d2f>
 80020f6:	4604      	mov	r4, r0
 80020f8:	4b40      	ldr	r3, [pc, #256]	@ (80021fc <MotorControlTask+0x238>)
 80020fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fe:	4610      	mov	r0, r2
 8002100:	4619      	mov	r1, r3
 8002102:	f7fe fd81 	bl	8000c08 <__aeabi_d2f>
 8002106:	4603      	mov	r3, r0
 8002108:	ee00 3a90 	vmov	s1, r3
 800210c:	ee00 4a10 	vmov	s0, r4
 8002110:	f000 ff00 	bl	8002f14 <MotorData_Publish>
				Motor_SetSpeed(MOTOR_1,PosPIDOut1);
 8002114:	4b38      	ldr	r3, [pc, #224]	@ (80021f8 <MotorControlTask+0x234>)
 8002116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211a:	4610      	mov	r0, r2
 800211c:	4619      	mov	r1, r3
 800211e:	f7fe fd4b 	bl	8000bb8 <__aeabi_d2iz>
 8002122:	4603      	mov	r3, r0
 8002124:	b21b      	sxth	r3, r3
 8002126:	4619      	mov	r1, r3
 8002128:	2000      	movs	r0, #0
 800212a:	f004 fbeb 	bl	8006904 <Motor_SetSpeed>
				Motor_SetSpeed(MOTOR_2,PosPIDOut2);
 800212e:	4b33      	ldr	r3, [pc, #204]	@ (80021fc <MotorControlTask+0x238>)
 8002130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f7fe fd3e 	bl	8000bb8 <__aeabi_d2iz>
 800213c:	4603      	mov	r3, r0
 800213e:	b21b      	sxth	r3, r3
 8002140:	4619      	mov	r1, r3
 8002142:	2001      	movs	r0, #1
 8002144:	f004 fbde 	bl	8006904 <Motor_SetSpeed>
 8002148:	e035      	b.n	80021b6 <MotorControlTask+0x1f2>
			} else {
				PID_Compute(&SpeedPID1);
 800214a:	4823      	ldr	r0, [pc, #140]	@ (80021d8 <MotorControlTask+0x214>)
 800214c:	f004 fdcc 	bl	8006ce8 <PID_Compute>
				PID_Compute(&SpeedPID2);
 8002150:	4825      	ldr	r0, [pc, #148]	@ (80021e8 <MotorControlTask+0x224>)
 8002152:	f004 fdc9 	bl	8006ce8 <PID_Compute>
				MotorData_Publish(SpeedPIDOut1, SpeedPIDOut2);  //update PWM data for LCD display
 8002156:	4b2a      	ldr	r3, [pc, #168]	@ (8002200 <MotorControlTask+0x23c>)
 8002158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215c:	4610      	mov	r0, r2
 800215e:	4619      	mov	r1, r3
 8002160:	f7fe fd52 	bl	8000c08 <__aeabi_d2f>
 8002164:	4604      	mov	r4, r0
 8002166:	4b27      	ldr	r3, [pc, #156]	@ (8002204 <MotorControlTask+0x240>)
 8002168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	f7fe fd4a 	bl	8000c08 <__aeabi_d2f>
 8002174:	4603      	mov	r3, r0
 8002176:	ee00 3a90 	vmov	s1, r3
 800217a:	ee00 4a10 	vmov	s0, r4
 800217e:	f000 fec9 	bl	8002f14 <MotorData_Publish>
				Motor_SetSpeed(MOTOR_1,SpeedPIDOut1);
 8002182:	4b1f      	ldr	r3, [pc, #124]	@ (8002200 <MotorControlTask+0x23c>)
 8002184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002188:	4610      	mov	r0, r2
 800218a:	4619      	mov	r1, r3
 800218c:	f7fe fd14 	bl	8000bb8 <__aeabi_d2iz>
 8002190:	4603      	mov	r3, r0
 8002192:	b21b      	sxth	r3, r3
 8002194:	4619      	mov	r1, r3
 8002196:	2000      	movs	r0, #0
 8002198:	f004 fbb4 	bl	8006904 <Motor_SetSpeed>
				Motor_SetSpeed(MOTOR_2,SpeedPIDOut2);
 800219c:	4b19      	ldr	r3, [pc, #100]	@ (8002204 <MotorControlTask+0x240>)
 800219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	f7fe fd07 	bl	8000bb8 <__aeabi_d2iz>
 80021aa:	4603      	mov	r3, r0
 80021ac:	b21b      	sxth	r3, r3
 80021ae:	4619      	mov	r1, r3
 80021b0:	2001      	movs	r0, #1
 80021b2:	f004 fba7 	bl	8006904 <Motor_SetSpeed>
//				SpeedPIDOut2 = 0;
//				Motor_SetSpeed(MOTOR_1,SpeedPIDOut1);
//				Motor_SetSpeed(MOTOR_2,SpeedPIDOut2);
//			}

			vTaskDelayUntil(&lastWake, period);
 80021b6:	f107 0308 	add.w	r3, r7, #8
 80021ba:	68f9      	ldr	r1, [r7, #12]
 80021bc:	4618      	mov	r0, r3
 80021be:	f00d ff55 	bl	801006c <vTaskDelayUntil>
			if (pid_update_pending)
 80021c2:	e709      	b.n	8001fd8 <MotorControlTask+0x14>
 80021c4:	20012ec0 	.word	0x20012ec0
 80021c8:	20012ec4 	.word	0x20012ec4
 80021cc:	20000028 	.word	0x20000028
 80021d0:	20000030 	.word	0x20000030
 80021d4:	20013370 	.word	0x20013370
 80021d8:	20013230 	.word	0x20013230
 80021dc:	20000038 	.word	0x20000038
 80021e0:	20000040 	.word	0x20000040
 80021e4:	20013378 	.word	0x20013378
 80021e8:	200132a0 	.word	0x200132a0
 80021ec:	20013150 	.word	0x20013150
 80021f0:	200131c0 	.word	0x200131c0
 80021f4:	20012e98 	.word	0x20012e98
 80021f8:	20013320 	.word	0x20013320
 80021fc:	20013350 	.word	0x20013350
 8002200:	20013328 	.word	0x20013328
 8002204:	20013358 	.word	0x20013358

08002208 <OdometryTask>:
//        vTaskDelayUntil(&lastWake, period);
//    }
//}

void OdometryTask(void *argument)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(ODOMETRY_PERIOD_MS);
 8002210:	2305      	movs	r3, #5
 8002212:	60fb      	str	r3, [r7, #12]
	TickType_t lastWake = xTaskGetTickCount();
 8002214:	f00e f902 	bl	801041c <xTaskGetTickCount>
 8002218:	4603      	mov	r3, r0
 800221a:	60bb      	str	r3, [r7, #8]

    for (;;)
    {
        Odometry_Update();
 800221c:	f004 fc38 	bl	8006a90 <Odometry_Update>
        OdomData_Publish(odom_x, odom_y, odom_theta);
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <OdometryTask+0x4c>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <OdometryTask+0x50>)
 8002228:	ed93 7a00 	vldr	s14, [r3]
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <OdometryTask+0x54>)
 800222e:	edd3 6a00 	vldr	s13, [r3]
 8002232:	eeb0 1a66 	vmov.f32	s2, s13
 8002236:	eef0 0a47 	vmov.f32	s1, s14
 800223a:	eeb0 0a67 	vmov.f32	s0, s15
 800223e:	f000 fe3f 	bl	8002ec0 <OdomData_Publish>

        vTaskDelayUntil(&lastWake, period);
 8002242:	f107 0308 	add.w	r3, r7, #8
 8002246:	68f9      	ldr	r1, [r7, #12]
 8002248:	4618      	mov	r0, r3
 800224a:	f00d ff0f 	bl	801006c <vTaskDelayUntil>
        Odometry_Update();
 800224e:	bf00      	nop
 8002250:	e7e4      	b.n	800221c <OdometryTask+0x14>
 8002252:	bf00      	nop
 8002254:	20013128 	.word	0x20013128
 8002258:	2001312c 	.word	0x2001312c
 800225c:	20013130 	.word	0x20013130

08002260 <yaw_to_quaternion>:
    }
}

void yaw_to_quaternion(float yaw, geometry_msgs__msg__Quaternion *q)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	ed87 0a01 	vstr	s0, [r7, #4]
 800226a:	6038      	str	r0, [r7, #0]
    q->x = 0.0;
 800226c:	6839      	ldr	r1, [r7, #0]
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	f04f 0300 	mov.w	r3, #0
 8002276:	e9c1 2300 	strd	r2, r3, [r1]
    q->y = 0.0;
 800227a:	6839      	ldr	r1, [r7, #0]
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9c1 2302 	strd	r2, r3, [r1, #8]
    q->z = sinf(yaw * 0.5f);
 8002288:	edd7 7a01 	vldr	s15, [r7, #4]
 800228c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002290:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002294:	eeb0 0a67 	vmov.f32	s0, s15
 8002298:	f022 f854 	bl	8024344 <sinf>
 800229c:	ee10 3a10 	vmov	r3, s0
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7fe f981 	bl	80005a8 <__aeabi_f2d>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	6839      	ldr	r1, [r7, #0]
 80022ac:	e9c1 2304 	strd	r2, r3, [r1, #16]
    q->w = cosf(yaw * 0.5f);
 80022b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80022b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022bc:	eeb0 0a67 	vmov.f32	s0, s15
 80022c0:	f021 fffc 	bl	80242bc <cosf>
 80022c4:	ee10 3a10 	vmov	r3, s0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe f96d 	bl	80005a8 <__aeabi_f2d>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	6839      	ldr	r1, [r7, #0]
 80022d4:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80022d8:	bf00      	nop
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <microros_odom_init>:

static void microros_odom_init(rcl_node_t * node)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
    nav_msgs__msg__Odometry__init(&odom_msg);
 80022e8:	480b      	ldr	r0, [pc, #44]	@ (8002318 <microros_odom_init+0x38>)
 80022ea:	f011 f977 	bl	80135dc <nav_msgs__msg__Odometry__init>

    rclc_publisher_init_default(
 80022ee:	f011 f9d5 	bl	801369c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 80022f2:	4602      	mov	r2, r0
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <microros_odom_init+0x3c>)
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	4809      	ldr	r0, [pc, #36]	@ (8002320 <microros_odom_init+0x40>)
 80022fa:	f012 fa49 	bl	8014790 <rclc_publisher_init_default>
        node,
        ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
        "odomfromSTM32"
    );

    rosidl_runtime_c__String__assign(&odom_msg.header.frame_id, "odom");
 80022fe:	4909      	ldr	r1, [pc, #36]	@ (8002324 <microros_odom_init+0x44>)
 8002300:	4809      	ldr	r0, [pc, #36]	@ (8002328 <microros_odom_init+0x48>)
 8002302:	f013 f94b 	bl	801559c <rosidl_runtime_c__String__assign>
    rosidl_runtime_c__String__assign(&odom_msg.child_frame_id, "base_footprint");
 8002306:	4909      	ldr	r1, [pc, #36]	@ (800232c <microros_odom_init+0x4c>)
 8002308:	4809      	ldr	r0, [pc, #36]	@ (8002330 <microros_odom_init+0x50>)
 800230a:	f013 f947 	bl	801559c <rosidl_runtime_c__String__assign>
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20012bc0 	.word	0x20012bc0
 800231c:	08024ee4 	.word	0x08024ee4
 8002320:	20012bb8 	.word	0x20012bb8
 8002324:	08024ef4 	.word	0x08024ef4
 8002328:	20012bc8 	.word	0x20012bc8
 800232c:	08024efc 	.word	0x08024efc
 8002330:	20012bd4 	.word	0x20012bd4

08002334 <microros_publish_odom>:

static void microros_publish_odom(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
    uint64_t now_ms = rmw_uros_epoch_millis();
 800233a:	f012 fd31 	bl	8014da0 <rmw_uros_epoch_millis>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	e9c7 2304 	strd	r2, r3, [r7, #16]
    int32_t  sec    = (int32_t)(now_ms / 1000ULL);
 8002346:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800234a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	f7fe fcf9 	bl	8000d48 <__aeabi_uldivmod>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	4613      	mov	r3, r2
 800235c:	60fb      	str	r3, [r7, #12]
    uint32_t nsec   = (uint32_t)((now_ms % 1000ULL) * 1000000ULL);
 800235e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002362:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002366:	f04f 0300 	mov.w	r3, #0
 800236a:	f7fe fced 	bl	8000d48 <__aeabi_uldivmod>
 800236e:	4b2a      	ldr	r3, [pc, #168]	@ (8002418 <microros_publish_odom+0xe4>)
 8002370:	fb02 f303 	mul.w	r3, r2, r3
 8002374:	60bb      	str	r3, [r7, #8]

    // header
    odom_msg.header.stamp.sec     = sec;
 8002376:	4a29      	ldr	r2, [pc, #164]	@ (800241c <microros_publish_odom+0xe8>)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6013      	str	r3, [r2, #0]
    odom_msg.header.stamp.nanosec = nsec;
 800237c:	4a27      	ldr	r2, [pc, #156]	@ (800241c <microros_publish_odom+0xe8>)
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	6053      	str	r3, [r2, #4]

    // pose
    odom_msg.pose.pose.position.x = odom_x;
 8002382:	4b27      	ldr	r3, [pc, #156]	@ (8002420 <microros_publish_odom+0xec>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe f90e 	bl	80005a8 <__aeabi_f2d>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4922      	ldr	r1, [pc, #136]	@ (800241c <microros_publish_odom+0xe8>)
 8002392:	e9c1 2308 	strd	r2, r3, [r1, #32]
    odom_msg.pose.pose.position.y = odom_y;
 8002396:	4b23      	ldr	r3, [pc, #140]	@ (8002424 <microros_publish_odom+0xf0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f904 	bl	80005a8 <__aeabi_f2d>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	491d      	ldr	r1, [pc, #116]	@ (800241c <microros_publish_odom+0xe8>)
 80023a6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    odom_msg.pose.pose.position.z = 0.0f;
 80023aa:	491c      	ldr	r1, [pc, #112]	@ (800241c <microros_publish_odom+0xe8>)
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

    yaw_to_quaternion(odom_theta, &odom_msg.pose.pose.orientation);
 80023b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <microros_publish_odom+0xf4>)
 80023ba:	edd3 7a00 	vldr	s15, [r3]
 80023be:	481b      	ldr	r0, [pc, #108]	@ (800242c <microros_publish_odom+0xf8>)
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	f7ff ff4c 	bl	8002260 <yaw_to_quaternion>

    // twist
    odom_msg.twist.twist.linear.x  = odom_vx;
 80023c8:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <microros_publish_odom+0xfc>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe f8eb 	bl	80005a8 <__aeabi_f2d>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4911      	ldr	r1, [pc, #68]	@ (800241c <microros_publish_odom+0xe8>)
 80023d8:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
    odom_msg.twist.twist.linear.y  = odom_vy;
 80023dc:	4b15      	ldr	r3, [pc, #84]	@ (8002434 <microros_publish_odom+0x100>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7fe f8e1 	bl	80005a8 <__aeabi_f2d>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	490c      	ldr	r1, [pc, #48]	@ (800241c <microros_publish_odom+0xe8>)
 80023ec:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
    odom_msg.twist.twist.angular.z = odom_vth;
 80023f0:	4b11      	ldr	r3, [pc, #68]	@ (8002438 <microros_publish_odom+0x104>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe f8d7 	bl	80005a8 <__aeabi_f2d>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4907      	ldr	r1, [pc, #28]	@ (800241c <microros_publish_odom+0xe8>)
 8002400:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0

    rcl_ret_t rc = rcl_publish(&odom_pub, &odom_msg, NULL);
 8002404:	2200      	movs	r2, #0
 8002406:	4905      	ldr	r1, [pc, #20]	@ (800241c <microros_publish_odom+0xe8>)
 8002408:	480c      	ldr	r0, [pc, #48]	@ (800243c <microros_publish_odom+0x108>)
 800240a:	f011 fb27 	bl	8013a5c <rcl_publish>
 800240e:	6078      	str	r0, [r7, #4]
    (void)rc;  //  compiler khi bo unused-variable
}
 8002410:	bf00      	nop
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	000f4240 	.word	0x000f4240
 800241c:	20012bc0 	.word	0x20012bc0
 8002420:	20013128 	.word	0x20013128
 8002424:	2001312c 	.word	0x2001312c
 8002428:	20013130 	.word	0x20013130
 800242c:	20012bf8 	.word	0x20012bf8
 8002430:	20012e88 	.word	0x20012e88
 8002434:	20012e8c 	.word	0x20012e8c
 8002438:	20012e90 	.word	0x20012e90
 800243c:	20012bb8 	.word	0x20012bb8

08002440 <millis_void>:

static inline uint32_t millis_void(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8002444:	f006 fbca 	bl	8008bdc <HAL_GetTick>
 8002448:	4603      	mov	r3, r0
}
 800244a:	4618      	mov	r0, r3
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <cmdvel_cb>:

// ===== Callback /cmd_vel: tnh DesiredSpeed1/2 cho PID =====
static void cmdvel_cb(const void * msgin)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
    const geometry_msgs__msg__Twist *m = (const geometry_msgs__msg__Twist *) msgin;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	61fb      	str	r3, [r7, #28]

    float v = m->linear.x;   // m/s
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002462:	4610      	mov	r0, r2
 8002464:	4619      	mov	r1, r3
 8002466:	f7fe fbcf 	bl	8000c08 <__aeabi_d2f>
 800246a:	4603      	mov	r3, r0
 800246c:	61bb      	str	r3, [r7, #24]
    float w = m->angular.z;  // rad/s
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002474:	4610      	mov	r0, r2
 8002476:	4619      	mov	r1, r3
 8002478:	f7fe fbc6 	bl	8000c08 <__aeabi_d2f>
 800247c:	4603      	mov	r3, r0
 800247e:	617b      	str	r3, [r7, #20]

    // diff-drive: v_r = v + w*L/2 ; v_l = v - w*L/2
    float v_r = v + (w * WHEEL_BASE_M * 0.5f);
 8002480:	edd7 7a05 	vldr	s15, [r7, #20]
 8002484:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80024f4 <cmdvel_cb+0xa4>
 8002488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002494:	ed97 7a06 	vldr	s14, [r7, #24]
 8002498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800249c:	edc7 7a04 	vstr	s15, [r7, #16]
    float v_l = v - (w * WHEEL_BASE_M * 0.5f);
 80024a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80024a4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80024f4 <cmdvel_cb+0xa4>
 80024a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b4:	ed97 7a06 	vldr	s14, [r7, #24]
 80024b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024bc:	edc7 7a03 	vstr	s15, [r7, #12]

    DesiredSpeed1 = v_r;
 80024c0:	6938      	ldr	r0, [r7, #16]
 80024c2:	f7fe f871 	bl	80005a8 <__aeabi_f2d>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	490b      	ldr	r1, [pc, #44]	@ (80024f8 <cmdvel_cb+0xa8>)
 80024cc:	e9c1 2300 	strd	r2, r3, [r1]
    DesiredSpeed2 = v_l;
 80024d0:	68f8      	ldr	r0, [r7, #12]
 80024d2:	f7fe f869 	bl	80005a8 <__aeabi_f2d>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	4908      	ldr	r1, [pc, #32]	@ (80024fc <cmdvel_cb+0xac>)
 80024dc:	e9c1 2300 	strd	r2, r3, [r1]

    last_cmdvel_ms = millis_void();
 80024e0:	f7ff ffae 	bl	8002440 <millis_void>
 80024e4:	4603      	mov	r3, r0
 80024e6:	4a06      	ldr	r2, [pc, #24]	@ (8002500 <cmdvel_cb+0xb0>)
 80024e8:	6013      	str	r3, [r2, #0]
}
 80024ea:	bf00      	nop
 80024ec:	3720      	adds	r7, #32
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	3e99999a 	.word	0x3e99999a
 80024f8:	20013338 	.word	0x20013338
 80024fc:	20013368 	.word	0x20013368
 8002500:	20012e94 	.word	0x20012e94

08002504 <pid_cb>:

//hm callback khi nhn c data PID t ROS
static void pid_cb(const void * msgin)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
    const std_msgs__msg__Float64MultiArray *m =
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	60fb      	str	r3, [r7, #12]
        (const std_msgs__msg__Float64MultiArray *)msgin;

    // cn  6 phn t
    if (m->data.size < 6) return;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	2b05      	cmp	r3, #5
 8002516:	d942      	bls.n	800259e <pid_cb+0x9a>

    if (pid_mutex) xSemaphoreTake(pid_mutex, pdMS_TO_TICKS(2));
 8002518:	4b23      	ldr	r3, [pc, #140]	@ (80025a8 <pid_cb+0xa4>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <pid_cb+0x28>
 8002520:	4b21      	ldr	r3, [pc, #132]	@ (80025a8 <pid_cb+0xa4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2102      	movs	r1, #2
 8002526:	4618      	mov	r0, r3
 8002528:	f00d f954 	bl	800f7d4 <xQueueSemaphoreTake>

    Kp1 = m->data.data[0];
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002534:	491d      	ldr	r1, [pc, #116]	@ (80025ac <pid_cb+0xa8>)
 8002536:	e9c1 2300 	strd	r2, r3, [r1]
    Ki1 = m->data.data[1];
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002542:	491b      	ldr	r1, [pc, #108]	@ (80025b0 <pid_cb+0xac>)
 8002544:	e9c1 2300 	strd	r2, r3, [r1]
    Kd1 = m->data.data[2];
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002550:	4918      	ldr	r1, [pc, #96]	@ (80025b4 <pid_cb+0xb0>)
 8002552:	e9c1 2300 	strd	r2, r3, [r1]
    Kp2 = m->data.data[3];
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800255e:	4916      	ldr	r1, [pc, #88]	@ (80025b8 <pid_cb+0xb4>)
 8002560:	e9c1 2300 	strd	r2, r3, [r1]
    Ki2 = m->data.data[4];
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800256c:	4913      	ldr	r1, [pc, #76]	@ (80025bc <pid_cb+0xb8>)
 800256e:	e9c1 2300 	strd	r2, r3, [r1]
    Kd2 = m->data.data[5];
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800257a:	4911      	ldr	r1, [pc, #68]	@ (80025c0 <pid_cb+0xbc>)
 800257c:	e9c1 2300 	strd	r2, r3, [r1]

    pid_update_pending = 1;
 8002580:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <pid_cb+0xc0>)
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]

    if (pid_mutex) xSemaphoreGive(pid_mutex);
 8002586:	4b08      	ldr	r3, [pc, #32]	@ (80025a8 <pid_cb+0xa4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d008      	beq.n	80025a0 <pid_cb+0x9c>
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <pid_cb+0xa4>)
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	2300      	movs	r3, #0
 8002594:	2200      	movs	r2, #0
 8002596:	2100      	movs	r1, #0
 8002598:	f00c fe86 	bl	800f2a8 <xQueueGenericSend>
 800259c:	e000      	b.n	80025a0 <pid_cb+0x9c>
    if (m->data.size < 6) return;
 800259e:	bf00      	nop
}
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20012ec4 	.word	0x20012ec4
 80025ac:	20000028 	.word	0x20000028
 80025b0:	20000030 	.word	0x20000030
 80025b4:	20013370 	.word	0x20013370
 80025b8:	20000038 	.word	0x20000038
 80025bc:	20000040 	.word	0x20000040
 80025c0:	20013378 	.word	0x20013378
 80025c4:	20012ec0 	.word	0x20012ec0

080025c8 <MotionTask>:

void MotionTask(void *argument)
{
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b0af      	sub	sp, #188	@ 0xbc
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6178      	str	r0, [r7, #20]
	const TickType_t period = pdMS_TO_TICKS(MOTORCONTROL_PERIOD_MS);
 80025d0:	2305      	movs	r3, #5
 80025d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	TickType_t lastWake = xTaskGetTickCount();
 80025d6:	f00d ff21 	bl	801041c <xTaskGetTickCount>
 80025da:	4603      	mov	r3, r0
 80025dc:	673b      	str	r3, [r7, #112]	@ 0x70

	MP_Config_t mp_cfg1, mp_cfg2;
	MP_State_t  mp_state1, mp_state2;

    mp_cfg1.dt      = DT_TIME;     // 5 ms
 80025de:	4bb0      	ldr	r3, [pc, #704]	@ (80028a0 <MotionTask+0x2d8>)
 80025e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    mp_cfg1.vmax    = MAXSPEED;   // your units
 80025e2:	4bb0      	ldr	r3, [pc, #704]	@ (80028a4 <MotionTask+0x2dc>)
 80025e4:	663b      	str	r3, [r7, #96]	@ 0x60
    mp_cfg1.amax    = MAXACC;
 80025e6:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80025ea:	667b      	str	r3, [r7, #100]	@ 0x64
    mp_cfg1.vel_eps = 0.01f * MAXSPEED; // tune
 80025ec:	4bae      	ldr	r3, [pc, #696]	@ (80028a8 <MotionTask+0x2e0>)
 80025ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    mp_cfg1.pos_eps = 0.001f;          // tune (depends on units)
 80025f0:	4bae      	ldr	r3, [pc, #696]	@ (80028ac <MotionTask+0x2e4>)
 80025f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    mp_cfg2.dt      = DT_TIME;     // 5 ms
 80025f4:	4baa      	ldr	r3, [pc, #680]	@ (80028a0 <MotionTask+0x2d8>)
 80025f6:	64bb      	str	r3, [r7, #72]	@ 0x48
    mp_cfg2.vmax    = MAXSPEED;   // your units
 80025f8:	4baa      	ldr	r3, [pc, #680]	@ (80028a4 <MotionTask+0x2dc>)
 80025fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    mp_cfg2.amax    = MAXACC;
 80025fc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8002600:	653b      	str	r3, [r7, #80]	@ 0x50
    mp_cfg2.vel_eps = 0.01f * MAXSPEED; // tune
 8002602:	4ba9      	ldr	r3, [pc, #676]	@ (80028a8 <MotionTask+0x2e0>)
 8002604:	657b      	str	r3, [r7, #84]	@ 0x54
    mp_cfg2.pos_eps = 0.001f;          // tune (depends on units)
 8002606:	4ba9      	ldr	r3, [pc, #676]	@ (80028ac <MotionTask+0x2e4>)
 8002608:	65bb      	str	r3, [r7, #88]	@ 0x58

    // Initialize using current measured state:
    MP_Init(&mp_state1, CurPos1, CurSpeed1);
 800260a:	4ba9      	ldr	r3, [pc, #676]	@ (80028b0 <MotionTask+0x2e8>)
 800260c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002610:	4610      	mov	r0, r2
 8002612:	4619      	mov	r1, r3
 8002614:	f7fe faf8 	bl	8000c08 <__aeabi_d2f>
 8002618:	4604      	mov	r4, r0
 800261a:	4ba6      	ldr	r3, [pc, #664]	@ (80028b4 <MotionTask+0x2ec>)
 800261c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002620:	4610      	mov	r0, r2
 8002622:	4619      	mov	r1, r3
 8002624:	f7fe faf0 	bl	8000c08 <__aeabi_d2f>
 8002628:	4602      	mov	r2, r0
 800262a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800262e:	ee00 2a90 	vmov	s1, r2
 8002632:	ee00 4a10 	vmov	s0, r4
 8002636:	4618      	mov	r0, r3
 8002638:	f003 febe 	bl	80063b8 <MP_Init>
    MP_Init(&mp_state2, CurPos2, CurSpeed2);
 800263c:	4b9e      	ldr	r3, [pc, #632]	@ (80028b8 <MotionTask+0x2f0>)
 800263e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002642:	4610      	mov	r0, r2
 8002644:	4619      	mov	r1, r3
 8002646:	f7fe fadf 	bl	8000c08 <__aeabi_d2f>
 800264a:	4604      	mov	r4, r0
 800264c:	4b9b      	ldr	r3, [pc, #620]	@ (80028bc <MotionTask+0x2f4>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	4610      	mov	r0, r2
 8002654:	4619      	mov	r1, r3
 8002656:	f7fe fad7 	bl	8000c08 <__aeabi_d2f>
 800265a:	4602      	mov	r2, r0
 800265c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002660:	ee00 2a90 	vmov	s1, r2
 8002664:	ee00 4a10 	vmov	s0, r4
 8002668:	4618      	mov	r0, r3
 800266a:	f003 fea5 	bl	80063b8 <MP_Init>

    int   prevMode = modCtrl;
 800266e:	4b94      	ldr	r3, [pc, #592]	@ (80028c0 <MotionTask+0x2f8>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    float prevSetPos1 = SetPos1, prevSetPos2 = SetPos2;
 8002678:	4b92      	ldr	r3, [pc, #584]	@ (80028c4 <MotionTask+0x2fc>)
 800267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267e:	4610      	mov	r0, r2
 8002680:	4619      	mov	r1, r3
 8002682:	f7fe fac1 	bl	8000c08 <__aeabi_d2f>
 8002686:	4603      	mov	r3, r0
 8002688:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800268c:	4b8e      	ldr	r3, [pc, #568]	@ (80028c8 <MotionTask+0x300>)
 800268e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	f7fe fab7 	bl	8000c08 <__aeabi_d2f>
 800269a:	4603      	mov	r3, r0
 800269c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    float prevSetSpd1 = SetSpeed1, prevSetSpd2 = SetSpeed2;
 80026a0:	4b8a      	ldr	r3, [pc, #552]	@ (80028cc <MotionTask+0x304>)
 80026a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a6:	4610      	mov	r0, r2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f7fe faad 	bl	8000c08 <__aeabi_d2f>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80026b4:	4b86      	ldr	r3, [pc, #536]	@ (80028d0 <MotionTask+0x308>)
 80026b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ba:	4610      	mov	r0, r2
 80026bc:	4619      	mov	r1, r3
 80026be:	f7fe faa3 	bl	8000c08 <__aeabi_d2f>
 80026c2:	4603      	mov	r3, r0
 80026c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    for (;;)
    {
    	 // ---- Snapshot inputs (avoid reading changing globals mid-loop) ----
    	int   mode = modCtrl;
 80026c8:	4b7d      	ldr	r3, [pc, #500]	@ (80028c0 <MotionTask+0x2f8>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        float curPos1 = CurPos1, curPos2 = CurPos2;
 80026d2:	4b77      	ldr	r3, [pc, #476]	@ (80028b0 <MotionTask+0x2e8>)
 80026d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d8:	4610      	mov	r0, r2
 80026da:	4619      	mov	r1, r3
 80026dc:	f7fe fa94 	bl	8000c08 <__aeabi_d2f>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026e6:	4b74      	ldr	r3, [pc, #464]	@ (80028b8 <MotionTask+0x2f0>)
 80026e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ec:	4610      	mov	r0, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	f7fe fa8a 	bl	8000c08 <__aeabi_d2f>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        float curSpd1 = CurSpeed1, curSpd2 = CurSpeed2;
 80026fa:	4b6e      	ldr	r3, [pc, #440]	@ (80028b4 <MotionTask+0x2ec>)
 80026fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002700:	4610      	mov	r0, r2
 8002702:	4619      	mov	r1, r3
 8002704:	f7fe fa80 	bl	8000c08 <__aeabi_d2f>
 8002708:	4603      	mov	r3, r0
 800270a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800270e:	4b6b      	ldr	r3, [pc, #428]	@ (80028bc <MotionTask+0x2f4>)
 8002710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002714:	4610      	mov	r0, r2
 8002716:	4619      	mov	r1, r3
 8002718:	f7fe fa76 	bl	8000c08 <__aeabi_d2f>
 800271c:	4603      	mov	r3, r0
 800271e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

        float setPos1 = SetPos1, setPos2 = SetPos2;
 8002722:	4b68      	ldr	r3, [pc, #416]	@ (80028c4 <MotionTask+0x2fc>)
 8002724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002728:	4610      	mov	r0, r2
 800272a:	4619      	mov	r1, r3
 800272c:	f7fe fa6c 	bl	8000c08 <__aeabi_d2f>
 8002730:	4603      	mov	r3, r0
 8002732:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002736:	4b64      	ldr	r3, [pc, #400]	@ (80028c8 <MotionTask+0x300>)
 8002738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800273c:	4610      	mov	r0, r2
 800273e:	4619      	mov	r1, r3
 8002740:	f7fe fa62 	bl	8000c08 <__aeabi_d2f>
 8002744:	4603      	mov	r3, r0
 8002746:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        float setSpd1 = SetSpeed1, setSpd2 = SetSpeed2;
 800274a:	4b60      	ldr	r3, [pc, #384]	@ (80028cc <MotionTask+0x304>)
 800274c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	f7fe fa58 	bl	8000c08 <__aeabi_d2f>
 8002758:	4603      	mov	r3, r0
 800275a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800275c:	4b5c      	ldr	r3, [pc, #368]	@ (80028d0 <MotionTask+0x308>)
 800275e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	f7fe fa4f 	bl	8000c08 <__aeabi_d2f>
 800276a:	4603      	mov	r3, r0
 800276c:	67bb      	str	r3, [r7, #120]	@ 0x78

        // ---- Determine whether to re-seed planner state (ONE-TIME) ----
        uint8_t modeChanged = (mode != prevMode);
 800276e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002772:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002776:	429a      	cmp	r2, r3
 8002778:	bf14      	ite	ne
 800277a:	2301      	movne	r3, #1
 800277c:	2300      	moveq	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

        uint8_t posCmdJump =
            (fabsf_fast(setPos1 - prevSetPos1) > POS_CMD_RESYNC_TH) ||
 8002784:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002788:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800278c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002790:	ee17 0a90 	vmov	r0, s15
 8002794:	f7fd ff08 	bl	80005a8 <__aeabi_f2d>
 8002798:	4602      	mov	r2, r0
 800279a:	460b      	mov	r3, r1
 800279c:	ec43 2b10 	vmov	d0, r2, r3
 80027a0:	f7ff f962 	bl	8001a68 <fabsf_fast>
 80027a4:	eef0 7a40 	vmov.f32	s15, s0
 80027a8:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80028d4 <MotionTask+0x30c>
 80027ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b4:	dc18      	bgt.n	80027e8 <MotionTask+0x220>
            (fabsf_fast(setPos2 - prevSetPos2) > POS_CMD_RESYNC_TH);
 80027b6:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80027ba:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80027be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c2:	ee17 0a90 	vmov	r0, s15
 80027c6:	f7fd feef 	bl	80005a8 <__aeabi_f2d>
 80027ca:	4602      	mov	r2, r0
 80027cc:	460b      	mov	r3, r1
 80027ce:	ec43 2b10 	vmov	d0, r2, r3
 80027d2:	f7ff f949 	bl	8001a68 <fabsf_fast>
 80027d6:	eef0 7a40 	vmov.f32	s15, s0
            (fabsf_fast(setPos1 - prevSetPos1) > POS_CMD_RESYNC_TH) ||
 80027da:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80028d4 <MotionTask+0x30c>
 80027de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e6:	dd01      	ble.n	80027ec <MotionTask+0x224>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <MotionTask+0x226>
 80027ec:	2300      	movs	r3, #0
        uint8_t posCmdJump =
 80027ee:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

        uint8_t spdCmdJump =
            (fabsf_fast(setSpd1 - prevSetSpd1) > SPD_CMD_RESYNC_TH) ||
 80027f2:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80027f6:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80027fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027fe:	ee17 0a90 	vmov	r0, s15
 8002802:	f7fd fed1 	bl	80005a8 <__aeabi_f2d>
 8002806:	4602      	mov	r2, r0
 8002808:	460b      	mov	r3, r1
 800280a:	ec43 2b10 	vmov	d0, r2, r3
 800280e:	f7ff f92b 	bl	8001a68 <fabsf_fast>
 8002812:	eef0 7a40 	vmov.f32	s15, s0
 8002816:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80028d8 <MotionTask+0x310>
 800281a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800281e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002822:	dc18      	bgt.n	8002856 <MotionTask+0x28e>
            (fabsf_fast(setSpd2 - prevSetSpd2) > SPD_CMD_RESYNC_TH);
 8002824:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002828:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800282c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002830:	ee17 0a90 	vmov	r0, s15
 8002834:	f7fd feb8 	bl	80005a8 <__aeabi_f2d>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	ec43 2b10 	vmov	d0, r2, r3
 8002840:	f7ff f912 	bl	8001a68 <fabsf_fast>
 8002844:	eef0 7a40 	vmov.f32	s15, s0
            (fabsf_fast(setSpd1 - prevSetSpd1) > SPD_CMD_RESYNC_TH) ||
 8002848:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80028d8 <MotionTask+0x310>
 800284c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002854:	dd01      	ble.n	800285a <MotionTask+0x292>
 8002856:	2301      	movs	r3, #1
 8002858:	e000      	b.n	800285c <MotionTask+0x294>
 800285a:	2300      	movs	r3, #0
        uint8_t spdCmdJump =
 800285c:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75

        // Choose resync conditions based on mode
        uint8_t needResync = modeChanged;
 8002860:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002864:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        if (mode == MP_MODE_POSITION) {
 8002868:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800286c:	2b01      	cmp	r3, #1
 800286e:	d10d      	bne.n	800288c <MotionTask+0x2c4>
            needResync = needResync || posCmdJump;
 8002870:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d103      	bne.n	8002880 <MotionTask+0x2b8>
 8002878:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <MotionTask+0x2bc>
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <MotionTask+0x2be>
 8002884:	2300      	movs	r3, #0
 8002886:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 800288a:	e02a      	b.n	80028e2 <MotionTask+0x31a>
        } else {
            needResync = needResync || spdCmdJump;
 800288c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d103      	bne.n	800289c <MotionTask+0x2d4>
 8002894:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01f      	beq.n	80028dc <MotionTask+0x314>
 800289c:	2301      	movs	r3, #1
 800289e:	e01e      	b.n	80028de <MotionTask+0x316>
 80028a0:	3ba3d70a 	.word	0x3ba3d70a
 80028a4:	3ecccccd 	.word	0x3ecccccd
 80028a8:	3b83126f 	.word	0x3b83126f
 80028ac:	3a83126f 	.word	0x3a83126f
 80028b0:	20013310 	.word	0x20013310
 80028b4:	20013318 	.word	0x20013318
 80028b8:	20013340 	.word	0x20013340
 80028bc:	20013348 	.word	0x20013348
 80028c0:	20012e98 	.word	0x20012e98
 80028c4:	20012ea0 	.word	0x20012ea0
 80028c8:	20012ea8 	.word	0x20012ea8
 80028cc:	20012eb0 	.word	0x20012eb0
 80028d0:	20012eb8 	.word	0x20012eb8
 80028d4:	3c23d70a 	.word	0x3c23d70a
 80028d8:	3d4ccccd 	.word	0x3d4ccccd
 80028dc:	2300      	movs	r3, #0
 80028de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        }

        if (needResync) {
 80028e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <MotionTask+0x33a>
            // Re-seed once from measured state so profile starts from reality
            mp_state1.pos_ref = curPos1;
 80028ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028ee:	643b      	str	r3, [r7, #64]	@ 0x40
            mp_state1.vel_ref = curSpd1;   // set to measured if your speed is OK; otherwise set to mp_state1.vel_ref
 80028f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028f4:	647b      	str	r3, [r7, #68]	@ 0x44
            mp_state2.pos_ref = curPos2;
 80028f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80028fa:	63bb      	str	r3, [r7, #56]	@ 0x38
            mp_state2.vel_ref = curSpd2;
 80028fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        // ---- Step profile ----
        MP_Output_t ref1, ref2;

        if (modCtrl == MP_MODE_POSITION) {
 8002902:	4b3d      	ldr	r3, [pc, #244]	@ (80029f8 <MotionTask+0x430>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d128      	bne.n	800295e <MotionTask+0x396>
        	ref1 = MP_StepPosition(&mp_cfg1, &mp_state1, setPos1);
 800290c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002910:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8002914:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002918:	ed97 0a21 	vldr	s0, [r7, #132]	@ 0x84
 800291c:	4618      	mov	r0, r3
 800291e:	f003 fe45 	bl	80065ac <MP_StepPosition>
        	ref2 = MP_StepPosition(&mp_cfg2, &mp_state2, setPos2);
 8002922:	f107 0318 	add.w	r3, r7, #24
 8002926:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800292a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800292e:	ed97 0a20 	vldr	s0, [r7, #128]	@ 0x80
 8002932:	4618      	mov	r0, r3
 8002934:	f003 fe3a 	bl	80065ac <MP_StepPosition>
            DesiredPos1 = ref1.pos_next;
 8002938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800293a:	4618      	mov	r0, r3
 800293c:	f7fd fe34 	bl	80005a8 <__aeabi_f2d>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	492d      	ldr	r1, [pc, #180]	@ (80029fc <MotionTask+0x434>)
 8002946:	e9c1 2300 	strd	r2, r3, [r1]
            DesiredPos2 = ref2.pos_next;
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	4618      	mov	r0, r3
 800294e:	f7fd fe2b 	bl	80005a8 <__aeabi_f2d>
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	492a      	ldr	r1, [pc, #168]	@ (8002a00 <MotionTask+0x438>)
 8002958:	e9c1 2300 	strd	r2, r3, [r1]
 800295c:	e031      	b.n	80029c2 <MotionTask+0x3fa>
        } else {
        	ref1 = MP_StepVelocity(&mp_cfg1, &mp_state1, setSpd1);
 800295e:	463b      	mov	r3, r7
 8002960:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8002964:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002968:	ed97 0a1f 	vldr	s0, [r7, #124]	@ 0x7c
 800296c:	4618      	mov	r0, r3
 800296e:	f003 fd3b 	bl	80063e8 <MP_StepVelocity>
 8002972:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002976:	463b      	mov	r3, r7
 8002978:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800297a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        	ref2 = MP_StepVelocity(&mp_cfg2, &mp_state2, setSpd2);
 800297e:	463b      	mov	r3, r7
 8002980:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002984:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8002988:	ed97 0a1e 	vldr	s0, [r7, #120]	@ 0x78
 800298c:	4618      	mov	r0, r3
 800298e:	f003 fd2b 	bl	80063e8 <MP_StepVelocity>
 8002992:	f107 0418 	add.w	r4, r7, #24
 8002996:	463b      	mov	r3, r7
 8002998:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800299a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            DesiredSpeed1 = ref1.vel_next;
 800299e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fd fe01 	bl	80005a8 <__aeabi_f2d>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4916      	ldr	r1, [pc, #88]	@ (8002a04 <MotionTask+0x43c>)
 80029ac:	e9c1 2300 	strd	r2, r3, [r1]
            DesiredSpeed2 = ref2.vel_next;
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fd fdf8 	bl	80005a8 <__aeabi_f2d>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4912      	ldr	r1, [pc, #72]	@ (8002a08 <MotionTask+0x440>)
 80029be:	e9c1 2300 	strd	r2, r3, [r1]
        }

        // ---- Save previous command/mode for next loop ----
		prevMode = mode;
 80029c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
		prevSetPos1 = setPos1;  prevSetPos2 = setPos2;
 80029ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		prevSetSpd1 = setSpd1;  prevSetSpd2 = setSpd2;
 80029da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80029e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

        // v_ref goes into your PID controller later
        // PID_Update(v_ref, measured_speed);

        vTaskDelayUntil(&lastWake, period);
 80029e6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80029ea:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80029ee:	4618      	mov	r0, r3
 80029f0:	f00d fb3c 	bl	801006c <vTaskDelayUntil>
    {
 80029f4:	e668      	b.n	80026c8 <MotionTask+0x100>
 80029f6:	bf00      	nop
 80029f8:	20012e98 	.word	0x20012e98
 80029fc:	20013330 	.word	0x20013330
 8002a00:	20013360 	.word	0x20013360
 8002a04:	20013338 	.word	0x20013338
 8002a08:	20013368 	.word	0x20013368

08002a0c <StartPS2Task>:
//    osDelay(1);
//  }
//}
//
void StartPS2Task(void *argument)
{
 8002a0c:	b590      	push	{r4, r7, lr}
 8002a0e:	b089      	sub	sp, #36	@ 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  (void)argument;

  // Init library (HAL-based, not RTOS-aware)
  PS2X_Init(&ps2, &hspi2);
 8002a14:	492b      	ldr	r1, [pc, #172]	@ (8002ac4 <StartPS2Task+0xb8>)
 8002a16:	482c      	ldr	r0, [pc, #176]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a18:	f004 fcf4 	bl	8007404 <PS2X_Init>

  // Configure controller: analog + rumble enabled
  bool cfg_ok = PS2X_ConfigGamepad(&ps2, true, true);
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	2101      	movs	r1, #1
 8002a20:	4829      	ldr	r0, [pc, #164]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a22:	f004 fe59 	bl	80076d8 <PS2X_ConfigGamepad>
 8002a26:	4603      	mov	r3, r0
 8002a28:	77fb      	strb	r3, [r7, #31]

  for (;;)
  {
    // Poll controller
    bool ok = cfg_ok && PS2X_ReadGamepad(&ps2, 0, 0);
 8002a2a:	7ffb      	ldrb	r3, [r7, #31]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d009      	beq.n	8002a44 <StartPS2Task+0x38>
 8002a30:	2200      	movs	r2, #0
 8002a32:	2100      	movs	r1, #0
 8002a34:	4824      	ldr	r0, [pc, #144]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a36:	f004 ff25 	bl	8007884 <PS2X_ReadGamepad>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <StartPS2Task+0x38>
 8002a40:	2301      	movs	r3, #1
 8002a42:	e000      	b.n	8002a46 <StartPS2Task+0x3a>
 8002a44:	2300      	movs	r3, #0
 8002a46:	77bb      	strb	r3, [r7, #30]
 8002a48:	7fbb      	ldrb	r3, [r7, #30]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	77bb      	strb	r3, [r7, #30]

    // Build snapshot
    PS2X_State st;
    st.tick   = osKernelGetTickCount();
 8002a50:	f00b fee8 	bl	800e824 <osKernelGetTickCount>
 8002a54:	4603      	mov	r3, r0
 8002a56:	60fb      	str	r3, [r7, #12]
    st.ok     = ok ? 1 : 0;
 8002a58:	7fbb      	ldrb	r3, [r7, #30]
 8002a5a:	763b      	strb	r3, [r7, #24]
    st.id     = ps2.id;
 8002a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a5e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8002a62:	743b      	strb	r3, [r7, #16]
    st.buttons= ps2.buttons;
 8002a64:	4b18      	ldr	r3, [pc, #96]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002a68:	827b      	strh	r3, [r7, #18]
    st.analog = ps2.analog_enabled ? 1 : 0;
 8002a6a:	4b17      	ldr	r3, [pc, #92]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a6c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8002a70:	767b      	strb	r3, [r7, #25]
    st.rx     = ps2.analog[PSS_RX];
 8002a72:	4b15      	ldr	r3, [pc, #84]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a74:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002a78:	75bb      	strb	r3, [r7, #22]
    st.ry     = ps2.analog[PSS_RY];
 8002a7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a7c:	f893 3037 	ldrb.w	r3, [r3, #55]	@ 0x37
 8002a80:	75fb      	strb	r3, [r7, #23]
    st.lx     = ps2.analog[PSS_LX];
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a84:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a88:	753b      	strb	r3, [r7, #20]
    st.ly     = ps2.analog[PSS_LY];
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac8 <StartPS2Task+0xbc>)
 8002a8c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002a90:	757b      	strb	r3, [r7, #21]

    // Publish snapshot for other tasks
    if (osMutexAcquire(g_ps2_mutex, 2) == osOK) {
 8002a92:	4b0e      	ldr	r3, [pc, #56]	@ (8002acc <StartPS2Task+0xc0>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2102      	movs	r1, #2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f00c f859 	bl	800eb50 <osMutexAcquire>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10b      	bne.n	8002abc <StartPS2Task+0xb0>
      g_ps2_state = st;
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <StartPS2Task+0xc4>)
 8002aa6:	461c      	mov	r4, r3
 8002aa8:	f107 030c 	add.w	r3, r7, #12
 8002aac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002aae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      osMutexRelease(g_ps2_mutex);
 8002ab2:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <StartPS2Task+0xc0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f00c f8a8 	bl	800ec0c <osMutexRelease>
    }

    // Poll period
    osDelay(10);   // 10ms is typical; adjust if you want
 8002abc:	200a      	movs	r0, #10
 8002abe:	f00b ff7f 	bl	800e9c0 <osDelay>
  {
 8002ac2:	e7b2      	b.n	8002a2a <StartPS2Task+0x1e>
 8002ac4:	200133e4 	.word	0x200133e4
 8002ac8:	20012ed0 	.word	0x20012ed0
 8002acc:	20012f24 	.word	0x20012f24
 8002ad0:	20012f14 	.word	0x20012f14

08002ad4 <StartTeleopTask>:
  }
}

void StartTeleopTask(void *argument)
{
 8002ad4:	b590      	push	{r4, r7, lr}
 8002ad6:	b095      	sub	sp, #84	@ 0x54
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]

    for (;;)
    {
        // ---- snapshot controller state ----
        PS2X_State st;
        bool got = false;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (osMutexAcquire(g_ps2_mutex, 2) == osOK) {
 8002ae2:	4ba7      	ldr	r3, [pc, #668]	@ (8002d80 <StartTeleopTask+0x2ac>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f00c f831 	bl	800eb50 <osMutexAcquire>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10d      	bne.n	8002b10 <StartTeleopTask+0x3c>
            st = g_ps2_state;
 8002af4:	4ba3      	ldr	r3, [pc, #652]	@ (8002d84 <StartTeleopTask+0x2b0>)
 8002af6:	f107 040c 	add.w	r4, r7, #12
 8002afa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002afc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            osMutexRelease(g_ps2_mutex);
 8002b00:	4b9f      	ldr	r3, [pc, #636]	@ (8002d80 <StartTeleopTask+0x2ac>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f00c f881 	bl	800ec0c <osMutexRelease>
            got = true;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        }

        uint32_t now = osKernelGetTickCount();
 8002b10:	f00b fe88 	bl	800e824 <osKernelGetTickCount>
 8002b14:	63b8      	str	r0, [r7, #56]	@ 0x38

        // Default lock
        float v_cmd = 0.0f;
 8002b16:	f04f 0300 	mov.w	r3, #0
 8002b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
        float w_cmd = 0.0f;
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	647b      	str	r3, [r7, #68]	@ 0x44
        bool enabled = false;
 8002b22:	2300      	movs	r3, #0
 8002b24:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

        if (got && st.ok) {
 8002b28:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 813f 	beq.w	8002db0 <StartTeleopTask+0x2dc>
 8002b32:	7e3b      	ldrb	r3, [r7, #24]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 813b 	beq.w	8002db0 <StartTeleopTask+0x2dc>
            // timeout check
            uint32_t age = now - st.tick;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	637b      	str	r3, [r7, #52]	@ 0x34
            if (age <= PS2_TIMEOUT_MS) {
 8002b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b44:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002b48:	f200 8132 	bhi.w	8002db0 <StartTeleopTask+0x2dc>

                // L1 enable
                if (is_pressed(st.buttons, PSB_L1)) {
 8002b4c:	8a7b      	ldrh	r3, [r7, #18]
 8002b4e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fe ffd4 	bl	8001b00 <is_pressed>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8128 	beq.w	8002db0 <StartTeleopTask+0x2dc>
                    enabled = true;
 8002b60:	2301      	movs	r3, #1
 8002b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

                    // ---- decide analog vs d-pad ----
                    int16_t rx = (int16_t)st.rx - 128;
 8002b66:	7dbb      	ldrb	r3, [r7, #22]
 8002b68:	3b80      	subs	r3, #128	@ 0x80
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    int16_t ry = (int16_t)st.ry - 128;
 8002b70:	7dfb      	ldrb	r3, [r7, #23]
 8002b72:	3b80      	subs	r3, #128	@ 0x80
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                    if (abs(rx) < STICK_DEADBAND) rx = 0;
 8002b78:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bfb8      	it	lt
 8002b80:	425b      	neglt	r3, r3
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	2b0b      	cmp	r3, #11
 8002b86:	d802      	bhi.n	8002b8e <StartTeleopTask+0xba>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    if (abs(ry) < STICK_DEADBAND) ry = 0;
 8002b8e:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	bfb8      	it	lt
 8002b96:	425b      	neglt	r3, r3
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	2b0b      	cmp	r3, #11
 8002b9c:	d801      	bhi.n	8002ba2 <StartTeleopTask+0xce>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                    bool analog_active = (rx != 0) || (ry != 0);
 8002ba2:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d103      	bne.n	8002bb2 <StartTeleopTask+0xde>
 8002baa:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <StartTeleopTask+0xe2>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <StartTeleopTask+0xe4>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002bbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

                    if (analog_active) {
 8002bc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d02a      	beq.n	8002c26 <StartTeleopTask+0x152>
                        // Analog mode: proportional
                        float rx_n = (float)rx / 127.0f;      // -1..1
 8002bd0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8002bd4:	ee07 3a90 	vmov	s15, r3
 8002bd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bdc:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002d88 <StartTeleopTask+0x2b4>
 8002be0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002be4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                        float ry_n = (float)ry / 127.0f;      // -1..1
 8002be8:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002bec:	ee07 3a90 	vmov	s15, r3
 8002bf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bf4:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8002d88 <StartTeleopTask+0x2b4>
 8002bf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bfc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

                        // Forward: usually pushing up gives ry negative => invert
                        v_cmd = (-ry_n) * V_MAX;
 8002c00:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c04:	eef1 7a67 	vneg.f32	s15, s15
 8002c08:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8002d9c <StartTeleopTask+0x2c8>
 8002c0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c10:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
                        w_cmd = ( rx_n) * W_MAX;
 8002c14:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002c18:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002c1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c20:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8002c24:	e0c4      	b.n	8002db0 <StartTeleopTask+0x2dc>

                    } else {
                        // D-pad mode: only one effective
                        bool up    = is_pressed(st.buttons, PSB_UP);
 8002c26:	8a7b      	ldrh	r3, [r7, #18]
 8002c28:	2110      	movs	r1, #16
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe ff68 	bl	8001b00 <is_pressed>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	bf14      	ite	ne
 8002c36:	2301      	movne	r3, #1
 8002c38:	2300      	moveq	r3, #0
 8002c3a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
                        bool down  = is_pressed(st.buttons, PSB_DOWN);
 8002c3e:	8a7b      	ldrh	r3, [r7, #18]
 8002c40:	2140      	movs	r1, #64	@ 0x40
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe ff5c 	bl	8001b00 <is_pressed>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	bf14      	ite	ne
 8002c4e:	2301      	movne	r3, #1
 8002c50:	2300      	moveq	r3, #0
 8002c52:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
                        bool left  = is_pressed(st.buttons, PSB_LEFT);
 8002c56:	8a7b      	ldrh	r3, [r7, #18]
 8002c58:	2180      	movs	r1, #128	@ 0x80
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fe ff50 	bl	8001b00 <is_pressed>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	bf14      	ite	ne
 8002c66:	2301      	movne	r3, #1
 8002c68:	2300      	moveq	r3, #0
 8002c6a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
                        bool right = is_pressed(st.buttons, PSB_RIGHT);
 8002c6e:	8a7b      	ldrh	r3, [r7, #18]
 8002c70:	2120      	movs	r1, #32
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7fe ff44 	bl	8001b00 <is_pressed>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	bf14      	ite	ne
 8002c7e:	2301      	movne	r3, #1
 8002c80:	2300      	moveq	r3, #0
 8002c82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

                        // Priority choice (simple):
                        if (up && !down && !left && !right) {
 8002c86:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d01a      	beq.n	8002cc4 <StartTeleopTask+0x1f0>
 8002c8e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002c92:	f083 0301 	eor.w	r3, r3, #1
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d013      	beq.n	8002cc4 <StartTeleopTask+0x1f0>
 8002c9c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002ca0:	f083 0301 	eor.w	r3, r3, #1
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00c      	beq.n	8002cc4 <StartTeleopTask+0x1f0>
 8002caa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002cae:	f083 0301 	eor.w	r3, r3, #1
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d005      	beq.n	8002cc4 <StartTeleopTask+0x1f0>
                            v_cmd = +V_STEP;  w_cmd = 0.0f;
 8002cb8:	4b34      	ldr	r3, [pc, #208]	@ (8002d8c <StartTeleopTask+0x2b8>)
 8002cba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cbc:	f04f 0300 	mov.w	r3, #0
 8002cc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cc2:	e075      	b.n	8002db0 <StartTeleopTask+0x2dc>
                        } else if (down && !up && !left && !right) {
 8002cc4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d01a      	beq.n	8002d02 <StartTeleopTask+0x22e>
 8002ccc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002cd0:	f083 0301 	eor.w	r3, r3, #1
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d013      	beq.n	8002d02 <StartTeleopTask+0x22e>
 8002cda:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002cde:	f083 0301 	eor.w	r3, r3, #1
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00c      	beq.n	8002d02 <StartTeleopTask+0x22e>
 8002ce8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002cec:	f083 0301 	eor.w	r3, r3, #1
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d005      	beq.n	8002d02 <StartTeleopTask+0x22e>
                            v_cmd = -V_STEP;  w_cmd = 0.0f;
 8002cf6:	4b26      	ldr	r3, [pc, #152]	@ (8002d90 <StartTeleopTask+0x2bc>)
 8002cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d00:	e056      	b.n	8002db0 <StartTeleopTask+0x2dc>
                        } else if (left && !up && !down && !right) {
 8002d02:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d01a      	beq.n	8002d40 <StartTeleopTask+0x26c>
 8002d0a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002d0e:	f083 0301 	eor.w	r3, r3, #1
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d013      	beq.n	8002d40 <StartTeleopTask+0x26c>
 8002d18:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002d1c:	f083 0301 	eor.w	r3, r3, #1
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00c      	beq.n	8002d40 <StartTeleopTask+0x26c>
 8002d26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002d2a:	f083 0301 	eor.w	r3, r3, #1
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <StartTeleopTask+0x26c>
                            v_cmd = 0.0f;     w_cmd = -W_STEP;
 8002d34:	f04f 0300 	mov.w	r3, #0
 8002d38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d3a:	4b16      	ldr	r3, [pc, #88]	@ (8002d94 <StartTeleopTask+0x2c0>)
 8002d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d3e:	e037      	b.n	8002db0 <StartTeleopTask+0x2dc>
                        } else if (right && !up && !down && !left) {
 8002d40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d02d      	beq.n	8002da4 <StartTeleopTask+0x2d0>
 8002d48:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002d4c:	f083 0301 	eor.w	r3, r3, #1
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d026      	beq.n	8002da4 <StartTeleopTask+0x2d0>
 8002d56:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002d5a:	f083 0301 	eor.w	r3, r3, #1
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d01f      	beq.n	8002da4 <StartTeleopTask+0x2d0>
 8002d64:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002d68:	f083 0301 	eor.w	r3, r3, #1
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d018      	beq.n	8002da4 <StartTeleopTask+0x2d0>
                            v_cmd = 0.0f;     w_cmd = +W_STEP;
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d78:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8002d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d7e:	e017      	b.n	8002db0 <StartTeleopTask+0x2dc>
 8002d80:	20012f24 	.word	0x20012f24
 8002d84:	20012f14 	.word	0x20012f14
 8002d88:	42fe0000 	.word	0x42fe0000
 8002d8c:	3ecccccd 	.word	0x3ecccccd
 8002d90:	becccccd 	.word	0xbecccccd
 8002d94:	bfc00000 	.word	0xbfc00000
 8002d98:	3e99999a 	.word	0x3e99999a
 8002d9c:	3ecccccd 	.word	0x3ecccccd
 8002da0:	becccccd 	.word	0xbecccccd
                        } else {
                            // none or multiple => stop (safer)
                            v_cmd = 0.0f;     w_cmd = 0.0f;
 8002da4:	f04f 0300 	mov.w	r3, #0
 8002da8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002daa:	f04f 0300 	mov.w	r3, #0
 8002dae:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }
        }

        // If not enabled or timeout => lock (0,0)
        if (!enabled) {
 8002db0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002db4:	f083 0301 	eor.w	r3, r3, #1
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <StartTeleopTask+0x2f6>
            v_cmd = 0.0f;
 8002dbe:	f04f 0300 	mov.w	r3, #0
 8002dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
            w_cmd = 0.0f;
 8002dc4:	f04f 0300 	mov.w	r3, #0
 8002dc8:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        // ---- convert cmd_vel to wheel linear speeds ----
        float v_r = v_cmd + (w_cmd * WHEEL_BASE_M * 0.5f);
 8002dca:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002dce:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 8002d98 <StartTeleopTask+0x2c4>
 8002dd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dd6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002dda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dde:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de6:	edc7 7a08 	vstr	s15, [r7, #32]
        float v_l = v_cmd - (w_cmd * WHEEL_BASE_M * 0.5f);
 8002dea:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002dee:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 8002d98 <StartTeleopTask+0x2c4>
 8002df2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002df6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002dfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dfe:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002e02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e06:	edc7 7a07 	vstr	s15, [r7, #28]

        // Optional clamp per wheel to V_MAX
        v_r = clampf(v_r, -V_MAX, +V_MAX);
 8002e0a:	ed1f 1a1c 	vldr	s2, [pc, #-112]	@ 8002d9c <StartTeleopTask+0x2c8>
 8002e0e:	ed5f 0a1c 	vldr	s1, [pc, #-112]	@ 8002da0 <StartTeleopTask+0x2cc>
 8002e12:	ed97 0a08 	vldr	s0, [r7, #32]
 8002e16:	f7fe fe4a 	bl	8001aae <clampf>
 8002e1a:	ed87 0a08 	vstr	s0, [r7, #32]
        v_l = clampf(v_l, -V_MAX, +V_MAX);
 8002e1e:	ed1f 1a21 	vldr	s2, [pc, #-132]	@ 8002d9c <StartTeleopTask+0x2c8>
 8002e22:	ed5f 0a21 	vldr	s1, [pc, #-132]	@ 8002da0 <StartTeleopTask+0x2cc>
 8002e26:	ed97 0a07 	vldr	s0, [r7, #28]
 8002e2a:	f7fe fe40 	bl	8001aae <clampf>
 8002e2e:	ed87 0a07 	vstr	s0, [r7, #28]

        // Publish to planner
        SetSpeed1 = v_l;   // left
 8002e32:	69f8      	ldr	r0, [r7, #28]
 8002e34:	f7fd fbb8 	bl	80005a8 <__aeabi_f2d>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	4907      	ldr	r1, [pc, #28]	@ (8002e5c <StartTeleopTask+0x388>)
 8002e3e:	e9c1 2300 	strd	r2, r3, [r1]
        SetSpeed2 = v_r;   // right
 8002e42:	6a38      	ldr	r0, [r7, #32]
 8002e44:	f7fd fbb0 	bl	80005a8 <__aeabi_f2d>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	4904      	ldr	r1, [pc, #16]	@ (8002e60 <StartTeleopTask+0x38c>)
 8002e4e:	e9c1 2300 	strd	r2, r3, [r1]

        osDelay(10); // teleop update at 10ms is fine
 8002e52:	200a      	movs	r0, #10
 8002e54:	f00b fdb4 	bl	800e9c0 <osDelay>
    {
 8002e58:	e640      	b.n	8002adc <StartTeleopTask+0x8>
 8002e5a:	bf00      	nop
 8002e5c:	20012eb0 	.word	0x20012eb0
 8002e60:	20012eb8 	.word	0x20012eb8

08002e64 <EncData_Publish>:
    }
}

static inline void EncData_Publish(int32_t enc1, int32_t enc2, float v1, float v2)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002e72:	edc7 0a00 	vstr	s1, [r7]
  g_encSeq++; __DMB();
 8002e76:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <EncData_Publish+0x54>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002eb8 <EncData_Publish+0x54>)
 8002e7e:	6013      	str	r3, [r2, #0]
 8002e80:	f3bf 8f5f 	dmb	sy
  g_encData.enc1 = enc1;
 8002e84:	4a0d      	ldr	r2, [pc, #52]	@ (8002ebc <EncData_Publish+0x58>)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6013      	str	r3, [r2, #0]
  g_encData.enc2 = enc2;
 8002e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8002ebc <EncData_Publish+0x58>)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	6053      	str	r3, [r2, #4]
  g_encData.v1   = v1;
 8002e90:	4a0a      	ldr	r2, [pc, #40]	@ (8002ebc <EncData_Publish+0x58>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6093      	str	r3, [r2, #8]
  g_encData.v2   = v2;
 8002e96:	4a09      	ldr	r2, [pc, #36]	@ (8002ebc <EncData_Publish+0x58>)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	60d3      	str	r3, [r2, #12]
  __DMB(); g_encSeq++;
 8002e9c:	f3bf 8f5f 	dmb	sy
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <EncData_Publish+0x54>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	4a04      	ldr	r2, [pc, #16]	@ (8002eb8 <EncData_Publish+0x54>)
 8002ea8:	6013      	str	r3, [r2, #0]
}
 8002eaa:	bf00      	nop
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20012f4c 	.word	0x20012f4c
 8002ebc:	20012f28 	.word	0x20012f28

08002ec0 <OdomData_Publish>:

static inline void OdomData_Publish(float x, float y, float yaw)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	ed87 0a03 	vstr	s0, [r7, #12]
 8002eca:	edc7 0a02 	vstr	s1, [r7, #8]
 8002ece:	ed87 1a01 	vstr	s2, [r7, #4]
  g_odomSeq++; __DMB();
 8002ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8002f0c <OdomData_Publish+0x4c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8002f0c <OdomData_Publish+0x4c>)
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	f3bf 8f5f 	dmb	sy
  g_odomData.x   = x;
 8002ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8002f10 <OdomData_Publish+0x50>)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6013      	str	r3, [r2, #0]
  g_odomData.y   = y;
 8002ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f10 <OdomData_Publish+0x50>)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	6053      	str	r3, [r2, #4]
  g_odomData.yaw = yaw;
 8002eec:	4a08      	ldr	r2, [pc, #32]	@ (8002f10 <OdomData_Publish+0x50>)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6093      	str	r3, [r2, #8]
  __DMB(); g_odomSeq++;
 8002ef2:	f3bf 8f5f 	dmb	sy
 8002ef6:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <OdomData_Publish+0x4c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3301      	adds	r3, #1
 8002efc:	4a03      	ldr	r2, [pc, #12]	@ (8002f0c <OdomData_Publish+0x4c>)
 8002efe:	6013      	str	r3, [r2, #0]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	20012f50 	.word	0x20012f50
 8002f10:	20012f38 	.word	0x20012f38

08002f14 <MotorData_Publish>:

static inline void MotorData_Publish(float pwm1, float pwm2)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8002f1e:	edc7 0a00 	vstr	s1, [r7]
  g_motorSeq++; __DMB();
 8002f22:	4b0d      	ldr	r3, [pc, #52]	@ (8002f58 <MotorData_Publish+0x44>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	3301      	adds	r3, #1
 8002f28:	4a0b      	ldr	r2, [pc, #44]	@ (8002f58 <MotorData_Publish+0x44>)
 8002f2a:	6013      	str	r3, [r2, #0]
 8002f2c:	f3bf 8f5f 	dmb	sy
  g_motorData.pwm1 = pwm1;
 8002f30:	4a0a      	ldr	r2, [pc, #40]	@ (8002f5c <MotorData_Publish+0x48>)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6013      	str	r3, [r2, #0]
  g_motorData.pwm2 = pwm2;
 8002f36:	4a09      	ldr	r2, [pc, #36]	@ (8002f5c <MotorData_Publish+0x48>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	6053      	str	r3, [r2, #4]
  __DMB(); g_motorSeq++;
 8002f3c:	f3bf 8f5f 	dmb	sy
 8002f40:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <MotorData_Publish+0x44>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	3301      	adds	r3, #1
 8002f46:	4a04      	ldr	r2, [pc, #16]	@ (8002f58 <MotorData_Publish+0x44>)
 8002f48:	6013      	str	r3, [r2, #0]
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20012f54 	.word	0x20012f54
 8002f5c:	20012f44 	.word	0x20012f44

08002f60 <StartLCDTask>:
    #undef CELL_X
    #undef CELL_Y
}

void StartLCDTask(void *argument)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
    (void)argument;

    //locLCD(); // v UI tnh 1 ln

    const uint32_t period_ms = 50; // 40Hz
 8002f68:	2332      	movs	r3, #50	@ 0x32
 8002f6a:	60fb      	str	r3, [r7, #12]
    uint32_t tick = osKernelGetTickCount();
 8002f6c:	f00b fc5a 	bl	800e824 <osKernelGetTickCount>
 8002f70:	60b8      	str	r0, [r7, #8]
//        uint32_t dt_ticks = t1 - t0;
//        osDelayUntil(tick);
//    }
    for (;;)
    {
        osDelay(500);   // tm thi khng update g
 8002f72:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002f76:	f00b fd23 	bl	800e9c0 <osDelay>
 8002f7a:	e7fa      	b.n	8002f72 <StartLCDTask+0x12>

08002f7c <MX_GPIO_Init>:
     PC5   ------> ETH_RXD1
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
*/
void MX_GPIO_Init(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b08e      	sub	sp, #56	@ 0x38
 8002f80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	605a      	str	r2, [r3, #4]
 8002f8c:	609a      	str	r2, [r3, #8]
 8002f8e:	60da      	str	r2, [r3, #12]
 8002f90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f92:	4b9d      	ldr	r3, [pc, #628]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f96:	4a9c      	ldr	r2, [pc, #624]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002f98:	f043 0310 	orr.w	r3, r3, #16
 8002f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f9e:	4b9a      	ldr	r3, [pc, #616]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	f003 0310 	and.w	r3, r3, #16
 8002fa6:	623b      	str	r3, [r7, #32]
 8002fa8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002faa:	4b97      	ldr	r3, [pc, #604]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	4a96      	ldr	r2, [pc, #600]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fb0:	f043 0304 	orr.w	r3, r3, #4
 8002fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb6:	4b94      	ldr	r3, [pc, #592]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	61fb      	str	r3, [r7, #28]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fc2:	4b91      	ldr	r3, [pc, #580]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	4a90      	ldr	r2, [pc, #576]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fc8:	f043 0320 	orr.w	r3, r3, #32
 8002fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fce:	4b8e      	ldr	r3, [pc, #568]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	f003 0320 	and.w	r3, r3, #32
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fda:	4b8b      	ldr	r3, [pc, #556]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	4a8a      	ldr	r2, [pc, #552]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fe6:	4b88      	ldr	r3, [pc, #544]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff2:	4b85      	ldr	r3, [pc, #532]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff6:	4a84      	ldr	r2, [pc, #528]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ffe:	4b82      	ldr	r3, [pc, #520]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800300a:	4b7f      	ldr	r3, [pc, #508]	@ (8003208 <MX_GPIO_Init+0x28c>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	4a7e      	ldr	r2, [pc, #504]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003010:	f043 0302 	orr.w	r3, r3, #2
 8003014:	6313      	str	r3, [r2, #48]	@ 0x30
 8003016:	4b7c      	ldr	r3, [pc, #496]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003022:	4b79      	ldr	r3, [pc, #484]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003026:	4a78      	ldr	r2, [pc, #480]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800302c:	6313      	str	r3, [r2, #48]	@ 0x30
 800302e:	4b76      	ldr	r3, [pc, #472]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003036:	60bb      	str	r3, [r7, #8]
 8003038:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800303a:	4b73      	ldr	r3, [pc, #460]	@ (8003208 <MX_GPIO_Init+0x28c>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303e:	4a72      	ldr	r2, [pc, #456]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003040:	f043 0308 	orr.w	r3, r3, #8
 8003044:	6313      	str	r3, [r2, #48]	@ 0x30
 8003046:	4b70      	ldr	r3, [pc, #448]	@ (8003208 <MX_GPIO_Init+0x28c>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	607b      	str	r3, [r7, #4]
 8003050:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8003052:	2200      	movs	r2, #0
 8003054:	f244 0181 	movw	r1, #16513	@ 0x4081
 8003058:	486c      	ldr	r0, [pc, #432]	@ (800320c <MX_GPIO_Init+0x290>)
 800305a:	f006 fd0b 	bl	8009a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800305e:	2200      	movs	r2, #0
 8003060:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8003064:	486a      	ldr	r0, [pc, #424]	@ (8003210 <MX_GPIO_Init+0x294>)
 8003066:	f006 fd05 	bl	8009a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PG0_CS_PS2X_Pin|GPIO_PIN_2, GPIO_PIN_SET);
 800306a:	2201      	movs	r2, #1
 800306c:	2105      	movs	r1, #5
 800306e:	4869      	ldr	r0, [pc, #420]	@ (8003214 <MX_GPIO_Init+0x298>)
 8003070:	f006 fd00 	bl	8009a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003074:	2200      	movs	r2, #0
 8003076:	2140      	movs	r1, #64	@ 0x40
 8003078:	4866      	ldr	r0, [pc, #408]	@ (8003214 <MX_GPIO_Init+0x298>)
 800307a:	f006 fcfb 	bl	8009a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800307e:	2200      	movs	r2, #0
 8003080:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003084:	4864      	ldr	r0, [pc, #400]	@ (8003218 <MX_GPIO_Init+0x29c>)
 8003086:	f006 fcf5 	bl	8009a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800308a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800308e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003090:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003094:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003096:	2300      	movs	r3, #0
 8003098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800309a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800309e:	4619      	mov	r1, r3
 80030a0:	485d      	ldr	r0, [pc, #372]	@ (8003218 <MX_GPIO_Init+0x29c>)
 80030a2:	f006 fb3b 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80030a6:	2332      	movs	r3, #50	@ 0x32
 80030a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030aa:	2302      	movs	r3, #2
 80030ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030b2:	2302      	movs	r3, #2
 80030b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80030b6:	230b      	movs	r3, #11
 80030b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030be:	4619      	mov	r1, r3
 80030c0:	4855      	ldr	r0, [pc, #340]	@ (8003218 <MX_GPIO_Init+0x29c>)
 80030c2:	f006 fb2b 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_CRS_DV_Pin;
 80030c6:	2380      	movs	r3, #128	@ 0x80
 80030c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ca:	2302      	movs	r3, #2
 80030cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030d2:	2302      	movs	r3, #2
 80030d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80030d6:	230b      	movs	r3, #11
 80030d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_CRS_DV_GPIO_Port, &GPIO_InitStruct);
 80030da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030de:	4619      	mov	r1, r3
 80030e0:	484e      	ldr	r0, [pc, #312]	@ (800321c <MX_GPIO_Init+0x2a0>)
 80030e2:	f006 fb1b 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80030e6:	f244 0381 	movw	r3, #16513	@ 0x4081
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ec:	2301      	movs	r3, #1
 80030ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f0:	2300      	movs	r3, #0
 80030f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f4:	2300      	movs	r3, #0
 80030f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030fc:	4619      	mov	r1, r3
 80030fe:	4843      	ldr	r0, [pc, #268]	@ (800320c <MX_GPIO_Init+0x290>)
 8003100:	f006 fb0c 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003104:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003108:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800310a:	2301      	movs	r3, #1
 800310c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310e:	2300      	movs	r3, #0
 8003110:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003112:	2300      	movs	r3, #0
 8003114:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800311a:	4619      	mov	r1, r3
 800311c:	483c      	ldr	r0, [pc, #240]	@ (8003210 <MX_GPIO_Init+0x294>)
 800311e:	f006 fafd 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0_CS_PS2X_Pin */
  GPIO_InitStruct.Pin = PG0_CS_PS2X_Pin;
 8003122:	2301      	movs	r3, #1
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003126:	2301      	movs	r3, #1
 8003128:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312a:	2300      	movs	r3, #0
 800312c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800312e:	2302      	movs	r3, #2
 8003130:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(PG0_CS_PS2X_GPIO_Port, &GPIO_InitStruct);
 8003132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003136:	4619      	mov	r1, r3
 8003138:	4836      	ldr	r0, [pc, #216]	@ (8003214 <MX_GPIO_Init+0x298>)
 800313a:	f006 faef 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800313e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003142:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003144:	2302      	movs	r3, #2
 8003146:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003148:	2300      	movs	r3, #0
 800314a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800314c:	2302      	movs	r3, #2
 800314e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003150:	230b      	movs	r3, #11
 8003152:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8003154:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003158:	4619      	mov	r1, r3
 800315a:	482c      	ldr	r0, [pc, #176]	@ (800320c <MX_GPIO_Init+0x290>)
 800315c:	f006 fade 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|USB_PowerSwitchOn_Pin;
 8003160:	2344      	movs	r3, #68	@ 0x44
 8003162:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003164:	2301      	movs	r3, #1
 8003166:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003168:	2300      	movs	r3, #0
 800316a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316c:	2300      	movs	r3, #0
 800316e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003174:	4619      	mov	r1, r3
 8003176:	4827      	ldr	r0, [pc, #156]	@ (8003214 <MX_GPIO_Init+0x298>)
 8003178:	f006 fad0 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800317c:	2308      	movs	r3, #8
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003180:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003184:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003186:	2301      	movs	r3, #1
 8003188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800318a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800318e:	4619      	mov	r1, r3
 8003190:	4820      	ldr	r0, [pc, #128]	@ (8003214 <MX_GPIO_Init+0x298>)
 8003192:	f006 fac3 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8003196:	2380      	movs	r3, #128	@ 0x80
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800319a:	2300      	movs	r3, #0
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80031a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031a6:	4619      	mov	r1, r3
 80031a8:	481a      	ldr	r0, [pc, #104]	@ (8003214 <MX_GPIO_Init+0x298>)
 80031aa:	f006 fab7 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80031b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b4:	2301      	movs	r3, #1
 80031b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031bc:	2300      	movs	r3, #0
 80031be:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031c4:	4619      	mov	r1, r3
 80031c6:	4814      	ldr	r0, [pc, #80]	@ (8003218 <MX_GPIO_Init+0x29c>)
 80031c8:	f006 faa8 	bl	800971c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin;
 80031cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80031d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d2:	2302      	movs	r3, #2
 80031d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d6:	2300      	movs	r3, #0
 80031d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031da:	2302      	movs	r3, #2
 80031dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80031de:	230b      	movs	r3, #11
 80031e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TX_EN_GPIO_Port, &GPIO_InitStruct);
 80031e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031e6:	4619      	mov	r1, r3
 80031e8:	480a      	ldr	r0, [pc, #40]	@ (8003214 <MX_GPIO_Init+0x298>)
 80031ea:	f006 fa97 	bl	800971c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2105      	movs	r1, #5
 80031f2:	2009      	movs	r0, #9
 80031f4:	f005 fdda 	bl	8008dac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80031f8:	2009      	movs	r0, #9
 80031fa:	f005 fdf3 	bl	8008de4 <HAL_NVIC_EnableIRQ>

}
 80031fe:	bf00      	nop
 8003200:	3738      	adds	r7, #56	@ 0x38
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40023800 	.word	0x40023800
 800320c:	40020400 	.word	0x40020400
 8003210:	40021400 	.word	0x40021400
 8003214:	40021800 	.word	0x40021800
 8003218:	40020800 	.word	0x40020800
 800321c:	40020000 	.word	0x40020000

08003220 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003224:	4b1b      	ldr	r3, [pc, #108]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003226:	4a1c      	ldr	r2, [pc, #112]	@ (8003298 <MX_I2C1_Init+0x78>)
 8003228:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 800322a:	4b1a      	ldr	r3, [pc, #104]	@ (8003294 <MX_I2C1_Init+0x74>)
 800322c:	4a1b      	ldr	r2, [pc, #108]	@ (800329c <MX_I2C1_Init+0x7c>)
 800322e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003230:	4b18      	ldr	r3, [pc, #96]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003232:	2200      	movs	r2, #0
 8003234:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003236:	4b17      	ldr	r3, [pc, #92]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003238:	2201      	movs	r2, #1
 800323a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800323c:	4b15      	ldr	r3, [pc, #84]	@ (8003294 <MX_I2C1_Init+0x74>)
 800323e:	2200      	movs	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003242:	4b14      	ldr	r3, [pc, #80]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003248:	4b12      	ldr	r3, [pc, #72]	@ (8003294 <MX_I2C1_Init+0x74>)
 800324a:	2200      	movs	r2, #0
 800324c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800324e:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003250:	2200      	movs	r2, #0
 8003252:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003254:	4b0f      	ldr	r3, [pc, #60]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003256:	2200      	movs	r2, #0
 8003258:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800325a:	480e      	ldr	r0, [pc, #56]	@ (8003294 <MX_I2C1_Init+0x74>)
 800325c:	f006 fc3c 	bl	8009ad8 <HAL_I2C_Init>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003266:	f002 fef9 	bl	800605c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800326a:	2100      	movs	r1, #0
 800326c:	4809      	ldr	r0, [pc, #36]	@ (8003294 <MX_I2C1_Init+0x74>)
 800326e:	f006 fccf 	bl	8009c10 <HAL_I2CEx_ConfigAnalogFilter>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003278:	f002 fef0 	bl	800605c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800327c:	2100      	movs	r1, #0
 800327e:	4805      	ldr	r0, [pc, #20]	@ (8003294 <MX_I2C1_Init+0x74>)
 8003280:	f006 fd11 	bl	8009ca6 <HAL_I2CEx_ConfigDigitalFilter>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800328a:	f002 fee7 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20012f7c 	.word	0x20012f7c
 8003298:	40005400 	.word	0x40005400
 800329c:	00808cd2 	.word	0x00808cd2

080032a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b0aa      	sub	sp, #168	@ 0xa8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	605a      	str	r2, [r3, #4]
 80032b2:	609a      	str	r2, [r3, #8]
 80032b4:	60da      	str	r2, [r3, #12]
 80032b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032b8:	f107 0310 	add.w	r3, r7, #16
 80032bc:	2284      	movs	r2, #132	@ 0x84
 80032be:	2100      	movs	r1, #0
 80032c0:	4618      	mov	r0, r3
 80032c2:	f01f f877 	bl	80223b4 <memset>
  if(i2cHandle->Instance==I2C1)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a22      	ldr	r2, [pc, #136]	@ (8003354 <HAL_I2C_MspInit+0xb4>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d13c      	bne.n	800334a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80032d0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80032d4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80032d6:	2300      	movs	r3, #0
 80032d8:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032da:	f107 0310 	add.w	r3, r7, #16
 80032de:	4618      	mov	r0, r3
 80032e0:	f007 fa3a 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80032ea:	f002 feb7 	bl	800605c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003358 <HAL_I2C_MspInit+0xb8>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f2:	4a19      	ldr	r2, [pc, #100]	@ (8003358 <HAL_I2C_MspInit+0xb8>)
 80032f4:	f043 0302 	orr.w	r3, r3, #2
 80032f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032fa:	4b17      	ldr	r3, [pc, #92]	@ (8003358 <HAL_I2C_MspInit+0xb8>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003306:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800330a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800330e:	2312      	movs	r3, #18
 8003310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003314:	2300      	movs	r3, #0
 8003316:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331a:	2303      	movs	r3, #3
 800331c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003320:	2304      	movs	r3, #4
 8003322:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003326:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800332a:	4619      	mov	r1, r3
 800332c:	480b      	ldr	r0, [pc, #44]	@ (800335c <HAL_I2C_MspInit+0xbc>)
 800332e:	f006 f9f5 	bl	800971c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003332:	4b09      	ldr	r3, [pc, #36]	@ (8003358 <HAL_I2C_MspInit+0xb8>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	4a08      	ldr	r2, [pc, #32]	@ (8003358 <HAL_I2C_MspInit+0xb8>)
 8003338:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800333c:	6413      	str	r3, [r2, #64]	@ 0x40
 800333e:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <HAL_I2C_MspInit+0xb8>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800334a:	bf00      	nop
 800334c:	37a8      	adds	r7, #168	@ 0xa8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40005400 	.word	0x40005400
 8003358:	40023800 	.word	0x40023800
 800335c:	40020400 	.word	0x40020400

08003360 <lcdInit>:
                                bool colorOrder,
                                bool horizontalRefreshOrder);


void lcdInit(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af02      	add	r7, sp, #8
  lcdPortraitConfig = lcdBuildMemoryAccessControlConfig(
 8003366:	2300      	movs	r3, #0
 8003368:	9301      	str	r3, [sp, #4]
 800336a:	2301      	movs	r3, #1
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	2300      	movs	r3, #0
 8003370:	2200      	movs	r2, #0
 8003372:	2101      	movs	r1, #1
 8003374:	2000      	movs	r0, #0
 8003376:	f000 fd6b 	bl	8003e50 <lcdBuildMemoryAccessControlConfig>
 800337a:	4603      	mov	r3, r0
 800337c:	461a      	mov	r2, r3
 800337e:	4bae      	ldr	r3, [pc, #696]	@ (8003638 <lcdInit+0x2d8>)
 8003380:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlNormalOrder,		// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeConfig = lcdBuildMemoryAccessControlConfig(
 8003382:	2300      	movs	r3, #0
 8003384:	9301      	str	r3, [sp, #4]
 8003386:	2301      	movs	r3, #1
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	2300      	movs	r3, #0
 800338c:	2201      	movs	r2, #1
 800338e:	2100      	movs	r1, #0
 8003390:	2000      	movs	r0, #0
 8003392:	f000 fd5d 	bl	8003e50 <lcdBuildMemoryAccessControlConfig>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
 800339a:	4ba8      	ldr	r3, [pc, #672]	@ (800363c <lcdInit+0x2dc>)
 800339c:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdPortraitMirrorConfig = lcdBuildMemoryAccessControlConfig(
 800339e:	2300      	movs	r3, #0
 80033a0:	9301      	str	r3, [sp, #4]
 80033a2:	2301      	movs	r3, #1
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	2300      	movs	r3, #0
 80033a8:	2200      	movs	r2, #0
 80033aa:	2100      	movs	r1, #0
 80033ac:	2001      	movs	r0, #1
 80033ae:	f000 fd4f 	bl	8003e50 <lcdBuildMemoryAccessControlConfig>
 80033b2:	4603      	mov	r3, r0
 80033b4:	461a      	mov	r2, r3
 80033b6:	4ba2      	ldr	r3, [pc, #648]	@ (8003640 <lcdInit+0x2e0>)
 80033b8:	701a      	strb	r2, [r3, #0]
		                                            MemoryAccessControlNormalOrder,		// rowColumnExchange
		                                            MemoryAccessControlNormalOrder,		// verticalRefreshOrder
		                                            MemoryAccessControlColorOrderBGR,	// colorOrder
		                                            MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeMirrorConfig = lcdBuildMemoryAccessControlConfig(
 80033ba:	2300      	movs	r3, #0
 80033bc:	9301      	str	r3, [sp, #4]
 80033be:	2301      	movs	r3, #1
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	2300      	movs	r3, #0
 80033c4:	2201      	movs	r2, #1
 80033c6:	2101      	movs	r1, #1
 80033c8:	2001      	movs	r0, #1
 80033ca:	f000 fd41 	bl	8003e50 <lcdBuildMemoryAccessControlConfig>
 80033ce:	4603      	mov	r3, r0
 80033d0:	461a      	mov	r2, r3
 80033d2:	4b9c      	ldr	r3, [pc, #624]	@ (8003644 <lcdInit+0x2e4>)
 80033d4:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,		// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdReset();
 80033d6:	f000 fd11 	bl	8003dfc <lcdReset>

  lcdWriteCommand(ILI9341_DISPLAYOFF);
 80033da:	2028      	movs	r0, #40	@ 0x28
 80033dc:	f000 fd18 	bl	8003e10 <lcdWriteCommand>

  lcdWriteCommand(0xCF);
 80033e0:	20cf      	movs	r0, #207	@ 0xcf
 80033e2:	f000 fd15 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x00);
 80033e6:	2000      	movs	r0, #0
 80033e8:	f000 fd22 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x83);
 80033ec:	2083      	movs	r0, #131	@ 0x83
 80033ee:	f000 fd1f 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x30);
 80033f2:	2030      	movs	r0, #48	@ 0x30
 80033f4:	f000 fd1c 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(0xED);
 80033f8:	20ed      	movs	r0, #237	@ 0xed
 80033fa:	f000 fd09 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x64);
 80033fe:	2064      	movs	r0, #100	@ 0x64
 8003400:	f000 fd16 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x03);
 8003404:	2003      	movs	r0, #3
 8003406:	f000 fd13 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x12);
 800340a:	2012      	movs	r0, #18
 800340c:	f000 fd10 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x81);
 8003410:	2081      	movs	r0, #129	@ 0x81
 8003412:	f000 fd0d 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(0xE8);
 8003416:	20e8      	movs	r0, #232	@ 0xe8
 8003418:	f000 fcfa 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x85);
 800341c:	2085      	movs	r0, #133	@ 0x85
 800341e:	f000 fd07 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x01);
 8003422:	2001      	movs	r0, #1
 8003424:	f000 fd04 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x79);
 8003428:	2079      	movs	r0, #121	@ 0x79
 800342a:	f000 fd01 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(0xCB);
 800342e:	20cb      	movs	r0, #203	@ 0xcb
 8003430:	f000 fcee 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x39);
 8003434:	2039      	movs	r0, #57	@ 0x39
 8003436:	f000 fcfb 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x2C);
 800343a:	202c      	movs	r0, #44	@ 0x2c
 800343c:	f000 fcf8 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 8003440:	2000      	movs	r0, #0
 8003442:	f000 fcf5 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x34);
 8003446:	2034      	movs	r0, #52	@ 0x34
 8003448:	f000 fcf2 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x02);
 800344c:	2002      	movs	r0, #2
 800344e:	f000 fcef 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(0xF7);
 8003452:	20f7      	movs	r0, #247	@ 0xf7
 8003454:	f000 fcdc 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x20);
 8003458:	2020      	movs	r0, #32
 800345a:	f000 fce9 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(0xEA);
 800345e:	20ea      	movs	r0, #234	@ 0xea
 8003460:	f000 fcd6 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x00);
 8003464:	2000      	movs	r0, #0
 8003466:	f000 fce3 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 800346a:	2000      	movs	r0, #0
 800346c:	f000 fce0 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL1);
 8003470:	20c0      	movs	r0, #192	@ 0xc0
 8003472:	f000 fccd 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x26);
 8003476:	2026      	movs	r0, #38	@ 0x26
 8003478:	f000 fcda 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_POWERCONTROL2);
 800347c:	20c1      	movs	r0, #193	@ 0xc1
 800347e:	f000 fcc7 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x11);
 8003482:	2011      	movs	r0, #17
 8003484:	f000 fcd4 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL1);
 8003488:	20c5      	movs	r0, #197	@ 0xc5
 800348a:	f000 fcc1 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x35);
 800348e:	2035      	movs	r0, #53	@ 0x35
 8003490:	f000 fcce 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x3E);
 8003494:	203e      	movs	r0, #62	@ 0x3e
 8003496:	f000 fccb 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_VCOMCONTROL2);
 800349a:	20c7      	movs	r0, #199	@ 0xc7
 800349c:	f000 fcb8 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0xBE);
 80034a0:	20be      	movs	r0, #190	@ 0xbe
 80034a2:	f000 fcc5 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_MEMCONTROL);
 80034a6:	2036      	movs	r0, #54	@ 0x36
 80034a8:	f000 fcb2 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(lcdPortraitConfig);
 80034ac:	4b62      	ldr	r3, [pc, #392]	@ (8003638 <lcdInit+0x2d8>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f000 fcbd 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_PIXELFORMAT);
 80034b6:	203a      	movs	r0, #58	@ 0x3a
 80034b8:	f000 fcaa 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x55);
 80034bc:	2055      	movs	r0, #85	@ 0x55
 80034be:	f000 fcb7 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_FRAMECONTROLNORMAL);
 80034c2:	20b1      	movs	r0, #177	@ 0xb1
 80034c4:	f000 fca4 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x00);
 80034c8:	2000      	movs	r0, #0
 80034ca:	f000 fcb1 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x1B);
 80034ce:	201b      	movs	r0, #27
 80034d0:	f000 fcae 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(0xF2);
 80034d4:	20f2      	movs	r0, #242	@ 0xf2
 80034d6:	f000 fc9b 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x08);
 80034da:	2008      	movs	r0, #8
 80034dc:	f000 fca8 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_GAMMASET);
 80034e0:	2026      	movs	r0, #38	@ 0x26
 80034e2:	f000 fc95 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x01);
 80034e6:	2001      	movs	r0, #1
 80034e8:	f000 fca2 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_POSITIVEGAMMCORR);
 80034ec:	20e0      	movs	r0, #224	@ 0xe0
 80034ee:	f000 fc8f 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x1F);
 80034f2:	201f      	movs	r0, #31
 80034f4:	f000 fc9c 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x1A);
 80034f8:	201a      	movs	r0, #26
 80034fa:	f000 fc99 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x18);
 80034fe:	2018      	movs	r0, #24
 8003500:	f000 fc96 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x0A);
 8003504:	200a      	movs	r0, #10
 8003506:	f000 fc93 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x0F);
 800350a:	200f      	movs	r0, #15
 800350c:	f000 fc90 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x06);
 8003510:	2006      	movs	r0, #6
 8003512:	f000 fc8d 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x45);
 8003516:	2045      	movs	r0, #69	@ 0x45
 8003518:	f000 fc8a 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x87);
 800351c:	2087      	movs	r0, #135	@ 0x87
 800351e:	f000 fc87 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x32);
 8003522:	2032      	movs	r0, #50	@ 0x32
 8003524:	f000 fc84 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x0A);
 8003528:	200a      	movs	r0, #10
 800352a:	f000 fc81 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x07);
 800352e:	2007      	movs	r0, #7
 8003530:	f000 fc7e 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x02);
 8003534:	2002      	movs	r0, #2
 8003536:	f000 fc7b 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x07);
 800353a:	2007      	movs	r0, #7
 800353c:	f000 fc78 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x05);
 8003540:	2005      	movs	r0, #5
 8003542:	f000 fc75 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 8003546:	2000      	movs	r0, #0
 8003548:	f000 fc72 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_NEGATIVEGAMMCORR);
 800354c:	20e1      	movs	r0, #225	@ 0xe1
 800354e:	f000 fc5f 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x00);
 8003552:	2000      	movs	r0, #0
 8003554:	f000 fc6c 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x25);
 8003558:	2025      	movs	r0, #37	@ 0x25
 800355a:	f000 fc69 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x27);
 800355e:	2027      	movs	r0, #39	@ 0x27
 8003560:	f000 fc66 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x05);
 8003564:	2005      	movs	r0, #5
 8003566:	f000 fc63 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x10);
 800356a:	2010      	movs	r0, #16
 800356c:	f000 fc60 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x09);
 8003570:	2009      	movs	r0, #9
 8003572:	f000 fc5d 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x3A);
 8003576:	203a      	movs	r0, #58	@ 0x3a
 8003578:	f000 fc5a 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x78);
 800357c:	2078      	movs	r0, #120	@ 0x78
 800357e:	f000 fc57 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x4D);
 8003582:	204d      	movs	r0, #77	@ 0x4d
 8003584:	f000 fc54 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x05);
 8003588:	2005      	movs	r0, #5
 800358a:	f000 fc51 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x18);
 800358e:	2018      	movs	r0, #24
 8003590:	f000 fc4e 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x0D);
 8003594:	200d      	movs	r0, #13
 8003596:	f000 fc4b 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x38);
 800359a:	2038      	movs	r0, #56	@ 0x38
 800359c:	f000 fc48 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x3A);
 80035a0:	203a      	movs	r0, #58	@ 0x3a
 80035a2:	f000 fc45 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x1F);
 80035a6:	201f      	movs	r0, #31
 80035a8:	f000 fc42 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_COLADDRSET);
 80035ac:	202a      	movs	r0, #42	@ 0x2a
 80035ae:	f000 fc2f 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x00);
 80035b2:	2000      	movs	r0, #0
 80035b4:	f000 fc3c 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 80035b8:	2000      	movs	r0, #0
 80035ba:	f000 fc39 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 80035be:	2000      	movs	r0, #0
 80035c0:	f000 fc36 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0xEF);
 80035c4:	20ef      	movs	r0, #239	@ 0xef
 80035c6:	f000 fc33 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_PAGEADDRSET);
 80035ca:	202b      	movs	r0, #43	@ 0x2b
 80035cc:	f000 fc20 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x00);
 80035d0:	2000      	movs	r0, #0
 80035d2:	f000 fc2d 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 80035d6:	2000      	movs	r0, #0
 80035d8:	f000 fc2a 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x01);
 80035dc:	2001      	movs	r0, #1
 80035de:	f000 fc27 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x3F);
 80035e2:	203f      	movs	r0, #63	@ 0x3f
 80035e4:	f000 fc24 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_ENTRYMODE);
 80035e8:	20b7      	movs	r0, #183	@ 0xb7
 80035ea:	f000 fc11 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x07);
 80035ee:	2007      	movs	r0, #7
 80035f0:	f000 fc1e 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_DISPLAYFUNC);
 80035f4:	20b6      	movs	r0, #182	@ 0xb6
 80035f6:	f000 fc0b 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData(0x0A);
 80035fa:	200a      	movs	r0, #10
 80035fc:	f000 fc18 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x82);
 8003600:	2082      	movs	r0, #130	@ 0x82
 8003602:	f000 fc15 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x27);
 8003606:	2027      	movs	r0, #39	@ 0x27
 8003608:	f000 fc12 	bl	8003e30 <lcdWriteData>
  lcdWriteData(0x00);
 800360c:	2000      	movs	r0, #0
 800360e:	f000 fc0f 	bl	8003e30 <lcdWriteData>

  lcdWriteCommand(ILI9341_SLEEPOUT);
 8003612:	2011      	movs	r0, #17
 8003614:	f000 fbfc 	bl	8003e10 <lcdWriteCommand>
  HAL_Delay(100);
 8003618:	2064      	movs	r0, #100	@ 0x64
 800361a:	f005 faeb 	bl	8008bf4 <HAL_Delay>
  lcdWriteCommand(ILI9341_DISPLAYON);
 800361e:	2029      	movs	r0, #41	@ 0x29
 8003620:	f000 fbf6 	bl	8003e10 <lcdWriteCommand>
  HAL_Delay(100);
 8003624:	2064      	movs	r0, #100	@ 0x64
 8003626:	f005 fae5 	bl	8008bf4 <HAL_Delay>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 800362a:	202c      	movs	r0, #44	@ 0x2c
 800362c:	f000 fbf0 	bl	8003e10 <lcdWriteCommand>
}
 8003630:	bf00      	nop
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20012fd4 	.word	0x20012fd4
 800363c:	20012fd5 	.word	0x20012fd5
 8003640:	20012fd6 	.word	0x20012fd6
 8003644:	20012fd7 	.word	0x20012fd7

08003648 <lcdFillRGB>:
		}
	}
}

void lcdFillRGB(uint16_t color)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	80fb      	strh	r3, [r7, #6]
  lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 8003652:	4b11      	ldr	r3, [pc, #68]	@ (8003698 <lcdFillRGB+0x50>)
 8003654:	881b      	ldrh	r3, [r3, #0]
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	4b0f      	ldr	r3, [pc, #60]	@ (8003698 <lcdFillRGB+0x50>)
 800365c:	885b      	ldrh	r3, [r3, #2]
 800365e:	3b01      	subs	r3, #1
 8003660:	b29b      	uxth	r3, r3
 8003662:	2100      	movs	r1, #0
 8003664:	2000      	movs	r0, #0
 8003666:	f000 fb59 	bl	8003d1c <lcdSetWindow>
  int dimensions = lcdProperties.width * lcdProperties.height;
 800366a:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <lcdFillRGB+0x50>)
 800366c:	881b      	ldrh	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	4b09      	ldr	r3, [pc, #36]	@ (8003698 <lcdFillRGB+0x50>)
 8003672:	885b      	ldrh	r3, [r3, #2]
 8003674:	fb02 f303 	mul.w	r3, r2, r3
 8003678:	60fb      	str	r3, [r7, #12]
  while(dimensions--)
 800367a:	e003      	b.n	8003684 <lcdFillRGB+0x3c>
  {
    lcdWriteData(color);
 800367c:	88fb      	ldrh	r3, [r7, #6]
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fbd6 	bl	8003e30 <lcdWriteData>
  while(dimensions--)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1e5a      	subs	r2, r3, #1
 8003688:	60fa      	str	r2, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f6      	bne.n	800367c <lcdFillRGB+0x34>
  }
}
 800368e:	bf00      	nop
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	20000008 	.word	0x20000008

0800369c <lcdDrawPixel>:
 * \param color    Color
 *
 * \return void
 */
void lcdDrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	80fb      	strh	r3, [r7, #6]
 80036a6:	460b      	mov	r3, r1
 80036a8:	80bb      	strh	r3, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	807b      	strh	r3, [r7, #2]
    // Clip
    if ((x < 0) || (y < 0) || (x >= lcdProperties.width) || (y >= lcdProperties.height))
 80036ae:	4b0c      	ldr	r3, [pc, #48]	@ (80036e0 <lcdDrawPixel+0x44>)
 80036b0:	881b      	ldrh	r3, [r3, #0]
 80036b2:	88fa      	ldrh	r2, [r7, #6]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d20f      	bcs.n	80036d8 <lcdDrawPixel+0x3c>
 80036b8:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <lcdDrawPixel+0x44>)
 80036ba:	885b      	ldrh	r3, [r3, #2]
 80036bc:	88ba      	ldrh	r2, [r7, #4]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d20a      	bcs.n	80036d8 <lcdDrawPixel+0x3c>
        return;

    lcdSetWindow(x, y, x, y);
 80036c2:	88bb      	ldrh	r3, [r7, #4]
 80036c4:	88fa      	ldrh	r2, [r7, #6]
 80036c6:	88b9      	ldrh	r1, [r7, #4]
 80036c8:	88f8      	ldrh	r0, [r7, #6]
 80036ca:	f000 fb27 	bl	8003d1c <lcdSetWindow>
    lcdWriteData(color);
 80036ce:	887b      	ldrh	r3, [r7, #2]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 fbad 	bl	8003e30 <lcdWriteData>
 80036d6:	e000      	b.n	80036da <lcdDrawPixel+0x3e>
        return;
 80036d8:	bf00      	nop
}
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	20000008 	.word	0x20000008

080036e4 <lcdDrawHLine>:

void lcdDrawHLine(uint16_t x0, uint16_t x1, uint16_t y, uint16_t color)
{
 80036e4:	b590      	push	{r4, r7, lr}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4604      	mov	r4, r0
 80036ec:	4608      	mov	r0, r1
 80036ee:	4611      	mov	r1, r2
 80036f0:	461a      	mov	r2, r3
 80036f2:	4623      	mov	r3, r4
 80036f4:	80fb      	strh	r3, [r7, #6]
 80036f6:	4603      	mov	r3, r0
 80036f8:	80bb      	strh	r3, [r7, #4]
 80036fa:	460b      	mov	r3, r1
 80036fc:	807b      	strh	r3, [r7, #2]
 80036fe:	4613      	mov	r3, r2
 8003700:	803b      	strh	r3, [r7, #0]
  // Allows for slightly better performance than setting individual pixels

	if (x1 < x0)
 8003702:	88ba      	ldrh	r2, [r7, #4]
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	429a      	cmp	r2, r3
 8003708:	d205      	bcs.n	8003716 <lcdDrawHLine+0x32>
	{
		// Switch x1 and x0
		swap(x0, x1);
 800370a:	88fb      	ldrh	r3, [r7, #6]
 800370c:	817b      	strh	r3, [r7, #10]
 800370e:	88bb      	ldrh	r3, [r7, #4]
 8003710:	80fb      	strh	r3, [r7, #6]
 8003712:	897b      	ldrh	r3, [r7, #10]
 8003714:	80bb      	strh	r3, [r7, #4]
	}

	// Check limits
	if (x1 >= lcdProperties.width)
 8003716:	4b15      	ldr	r3, [pc, #84]	@ (800376c <lcdDrawHLine+0x88>)
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	88ba      	ldrh	r2, [r7, #4]
 800371c:	429a      	cmp	r2, r3
 800371e:	d303      	bcc.n	8003728 <lcdDrawHLine+0x44>
	{
		x1 = lcdProperties.width - 1;
 8003720:	4b12      	ldr	r3, [pc, #72]	@ (800376c <lcdDrawHLine+0x88>)
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	3b01      	subs	r3, #1
 8003726:	80bb      	strh	r3, [r7, #4]
	}

	if (x0 >= lcdProperties.width)
 8003728:	4b10      	ldr	r3, [pc, #64]	@ (800376c <lcdDrawHLine+0x88>)
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	88fa      	ldrh	r2, [r7, #6]
 800372e:	429a      	cmp	r2, r3
 8003730:	d303      	bcc.n	800373a <lcdDrawHLine+0x56>
	{
		x0 = lcdProperties.width - 1;
 8003732:	4b0e      	ldr	r3, [pc, #56]	@ (800376c <lcdDrawHLine+0x88>)
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	3b01      	subs	r3, #1
 8003738:	80fb      	strh	r3, [r7, #6]
	}

	lcdSetWindow(x0, y, x1, y);
 800373a:	887b      	ldrh	r3, [r7, #2]
 800373c:	88ba      	ldrh	r2, [r7, #4]
 800373e:	8879      	ldrh	r1, [r7, #2]
 8003740:	88f8      	ldrh	r0, [r7, #6]
 8003742:	f000 faeb 	bl	8003d1c <lcdSetWindow>

	for (int line = x0; line <= x1; line++)
 8003746:	88fb      	ldrh	r3, [r7, #6]
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	e006      	b.n	800375a <lcdDrawHLine+0x76>
	{
		lcdWriteData(color);
 800374c:	883b      	ldrh	r3, [r7, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f000 fb6e 	bl	8003e30 <lcdWriteData>
	for (int line = x0; line <= x1; line++)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	3301      	adds	r3, #1
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	88bb      	ldrh	r3, [r7, #4]
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	429a      	cmp	r2, r3
 8003760:	ddf4      	ble.n	800374c <lcdDrawHLine+0x68>
	}
}
 8003762:	bf00      	nop
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	bd90      	pop	{r4, r7, pc}
 800376c:	20000008 	.word	0x20000008

08003770 <lcdDrawVLine>:

void lcdDrawVLine(uint16_t x, uint16_t y0, uint16_t y1, uint16_t color)
{
 8003770:	b590      	push	{r4, r7, lr}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	4604      	mov	r4, r0
 8003778:	4608      	mov	r0, r1
 800377a:	4611      	mov	r1, r2
 800377c:	461a      	mov	r2, r3
 800377e:	4623      	mov	r3, r4
 8003780:	80fb      	strh	r3, [r7, #6]
 8003782:	4603      	mov	r3, r0
 8003784:	80bb      	strh	r3, [r7, #4]
 8003786:	460b      	mov	r3, r1
 8003788:	807b      	strh	r3, [r7, #2]
 800378a:	4613      	mov	r3, r2
 800378c:	803b      	strh	r3, [r7, #0]
  if (y1 < y0)
 800378e:	887a      	ldrh	r2, [r7, #2]
 8003790:	88bb      	ldrh	r3, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	d205      	bcs.n	80037a2 <lcdDrawVLine+0x32>
  {
	  swap(y0, y1);
 8003796:	88bb      	ldrh	r3, [r7, #4]
 8003798:	817b      	strh	r3, [r7, #10]
 800379a:	887b      	ldrh	r3, [r7, #2]
 800379c:	80bb      	strh	r3, [r7, #4]
 800379e:	897b      	ldrh	r3, [r7, #10]
 80037a0:	807b      	strh	r3, [r7, #2]
  }

  if (x >= lcdProperties.width)
 80037a2:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <lcdDrawVLine+0x9c>)
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	88fa      	ldrh	r2, [r7, #6]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d303      	bcc.n	80037b4 <lcdDrawVLine+0x44>
  {
    x = lcdProperties.width - 1;
 80037ac:	4b17      	ldr	r3, [pc, #92]	@ (800380c <lcdDrawVLine+0x9c>)
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	80fb      	strh	r3, [r7, #6]
  }

  if (y0 >= lcdProperties.height)
 80037b4:	4b15      	ldr	r3, [pc, #84]	@ (800380c <lcdDrawVLine+0x9c>)
 80037b6:	885b      	ldrh	r3, [r3, #2]
 80037b8:	88ba      	ldrh	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d303      	bcc.n	80037c6 <lcdDrawVLine+0x56>
  {
    y0 = lcdProperties.height - 1;
 80037be:	4b13      	ldr	r3, [pc, #76]	@ (800380c <lcdDrawVLine+0x9c>)
 80037c0:	885b      	ldrh	r3, [r3, #2]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	80bb      	strh	r3, [r7, #4]
  }

  if (y1 >= lcdProperties.height)
 80037c6:	4b11      	ldr	r3, [pc, #68]	@ (800380c <lcdDrawVLine+0x9c>)
 80037c8:	885b      	ldrh	r3, [r3, #2]
 80037ca:	887a      	ldrh	r2, [r7, #2]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d303      	bcc.n	80037d8 <lcdDrawVLine+0x68>
  {
    y1 = lcdProperties.height - 1;
 80037d0:	4b0e      	ldr	r3, [pc, #56]	@ (800380c <lcdDrawVLine+0x9c>)
 80037d2:	885b      	ldrh	r3, [r3, #2]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	807b      	strh	r3, [r7, #2]
  }

  lcdSetWindow(x, y0, x, y1);
 80037d8:	887b      	ldrh	r3, [r7, #2]
 80037da:	88fa      	ldrh	r2, [r7, #6]
 80037dc:	88b9      	ldrh	r1, [r7, #4]
 80037de:	88f8      	ldrh	r0, [r7, #6]
 80037e0:	f000 fa9c 	bl	8003d1c <lcdSetWindow>

  for(int line = y0; line <= y1; line++)
 80037e4:	88bb      	ldrh	r3, [r7, #4]
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	e006      	b.n	80037f8 <lcdDrawVLine+0x88>
  {
	  lcdWriteData(color);
 80037ea:	883b      	ldrh	r3, [r7, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f000 fb1f 	bl	8003e30 <lcdWriteData>
  for(int line = y0; line <= y1; line++)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	3301      	adds	r3, #1
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	887b      	ldrh	r3, [r7, #2]
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	ddf4      	ble.n	80037ea <lcdDrawVLine+0x7a>
  }
}
 8003800:	bf00      	nop
 8003802:	bf00      	nop
 8003804:	3714      	adds	r7, #20
 8003806:	46bd      	mov	sp, r7
 8003808:	bd90      	pop	{r4, r7, pc}
 800380a:	bf00      	nop
 800380c:	20000008 	.word	0x20000008

08003810 <lcdDrawRect>:
 * \param color		Color
 *
 * \return void
 */
void lcdDrawRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003810:	b590      	push	{r4, r7, lr}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	4604      	mov	r4, r0
 8003818:	4608      	mov	r0, r1
 800381a:	4611      	mov	r1, r2
 800381c:	461a      	mov	r2, r3
 800381e:	4623      	mov	r3, r4
 8003820:	80fb      	strh	r3, [r7, #6]
 8003822:	4603      	mov	r3, r0
 8003824:	80bb      	strh	r3, [r7, #4]
 8003826:	460b      	mov	r3, r1
 8003828:	807b      	strh	r3, [r7, #2]
 800382a:	4613      	mov	r3, r2
 800382c:	803b      	strh	r3, [r7, #0]
	lcdDrawHLine(x, x + w - 1, y, color);
 800382e:	88f8      	ldrh	r0, [r7, #6]
 8003830:	88fa      	ldrh	r2, [r7, #6]
 8003832:	887b      	ldrh	r3, [r7, #2]
 8003834:	4413      	add	r3, r2
 8003836:	b29b      	uxth	r3, r3
 8003838:	3b01      	subs	r3, #1
 800383a:	b299      	uxth	r1, r3
 800383c:	88ba      	ldrh	r2, [r7, #4]
 800383e:	8b3b      	ldrh	r3, [r7, #24]
 8003840:	f7ff ff50 	bl	80036e4 <lcdDrawHLine>
	lcdDrawHLine(x, x + w - 1, y + h - 1, color);
 8003844:	88f8      	ldrh	r0, [r7, #6]
 8003846:	88fa      	ldrh	r2, [r7, #6]
 8003848:	887b      	ldrh	r3, [r7, #2]
 800384a:	4413      	add	r3, r2
 800384c:	b29b      	uxth	r3, r3
 800384e:	3b01      	subs	r3, #1
 8003850:	b299      	uxth	r1, r3
 8003852:	88ba      	ldrh	r2, [r7, #4]
 8003854:	883b      	ldrh	r3, [r7, #0]
 8003856:	4413      	add	r3, r2
 8003858:	b29b      	uxth	r3, r3
 800385a:	3b01      	subs	r3, #1
 800385c:	b29a      	uxth	r2, r3
 800385e:	8b3b      	ldrh	r3, [r7, #24]
 8003860:	f7ff ff40 	bl	80036e4 <lcdDrawHLine>
	lcdDrawVLine(x, y, y + h - 1, color);
 8003864:	88f8      	ldrh	r0, [r7, #6]
 8003866:	88b9      	ldrh	r1, [r7, #4]
 8003868:	88ba      	ldrh	r2, [r7, #4]
 800386a:	883b      	ldrh	r3, [r7, #0]
 800386c:	4413      	add	r3, r2
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	8b3b      	ldrh	r3, [r7, #24]
 8003876:	f7ff ff7b 	bl	8003770 <lcdDrawVLine>
	lcdDrawVLine(x + w - 1, y, y + h - 1, color);
 800387a:	88fa      	ldrh	r2, [r7, #6]
 800387c:	887b      	ldrh	r3, [r7, #2]
 800387e:	4413      	add	r3, r2
 8003880:	b29b      	uxth	r3, r3
 8003882:	3b01      	subs	r3, #1
 8003884:	b298      	uxth	r0, r3
 8003886:	88b9      	ldrh	r1, [r7, #4]
 8003888:	88ba      	ldrh	r2, [r7, #4]
 800388a:	883b      	ldrh	r3, [r7, #0]
 800388c:	4413      	add	r3, r2
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	8b3b      	ldrh	r3, [r7, #24]
 8003896:	f7ff ff6b 	bl	8003770 <lcdDrawVLine>
}
 800389a:	bf00      	nop
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd90      	pop	{r4, r7, pc}
	...

080038a4 <lcdFillRect>:
 * \param fillcolor		Color
 *
 * \return void
 */
void lcdFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t fillcolor)
{
 80038a4:	b590      	push	{r4, r7, lr}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4604      	mov	r4, r0
 80038ac:	4608      	mov	r0, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	461a      	mov	r2, r3
 80038b2:	4623      	mov	r3, r4
 80038b4:	80fb      	strh	r3, [r7, #6]
 80038b6:	4603      	mov	r3, r0
 80038b8:	80bb      	strh	r3, [r7, #4]
 80038ba:	460b      	mov	r3, r1
 80038bc:	807b      	strh	r3, [r7, #2]
 80038be:	4613      	mov	r3, r2
 80038c0:	803b      	strh	r3, [r7, #0]
	// clipping
	if((x >= lcdProperties.width) || (y >= lcdProperties.height)) return;
 80038c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038c6:	4a24      	ldr	r2, [pc, #144]	@ (8003958 <lcdFillRect+0xb4>)
 80038c8:	8812      	ldrh	r2, [r2, #0]
 80038ca:	4293      	cmp	r3, r2
 80038cc:	da3f      	bge.n	800394e <lcdFillRect+0xaa>
 80038ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80038d2:	4a21      	ldr	r2, [pc, #132]	@ (8003958 <lcdFillRect+0xb4>)
 80038d4:	8852      	ldrh	r2, [r2, #2]
 80038d6:	4293      	cmp	r3, r2
 80038d8:	da39      	bge.n	800394e <lcdFillRect+0xaa>
	if((x + w - 1) >= lcdProperties.width) w = lcdProperties.width - x;
 80038da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80038de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80038e2:	4413      	add	r3, r2
 80038e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003958 <lcdFillRect+0xb4>)
 80038e6:	8812      	ldrh	r2, [r2, #0]
 80038e8:	4293      	cmp	r3, r2
 80038ea:	dd05      	ble.n	80038f8 <lcdFillRect+0x54>
 80038ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003958 <lcdFillRect+0xb4>)
 80038ee:	881a      	ldrh	r2, [r3, #0]
 80038f0:	88fb      	ldrh	r3, [r7, #6]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	807b      	strh	r3, [r7, #2]
	if((y + h - 1) >= lcdProperties.height) h = lcdProperties.height - y;
 80038f8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80038fc:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003900:	4413      	add	r3, r2
 8003902:	4a15      	ldr	r2, [pc, #84]	@ (8003958 <lcdFillRect+0xb4>)
 8003904:	8852      	ldrh	r2, [r2, #2]
 8003906:	4293      	cmp	r3, r2
 8003908:	dd05      	ble.n	8003916 <lcdFillRect+0x72>
 800390a:	4b13      	ldr	r3, [pc, #76]	@ (8003958 <lcdFillRect+0xb4>)
 800390c:	885a      	ldrh	r2, [r3, #2]
 800390e:	88bb      	ldrh	r3, [r7, #4]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	b29b      	uxth	r3, r3
 8003914:	803b      	strh	r3, [r7, #0]

	for(int16_t y1 = y; y1 <= y + h; y1++)
 8003916:	88bb      	ldrh	r3, [r7, #4]
 8003918:	81fb      	strh	r3, [r7, #14]
 800391a:	e00e      	b.n	800393a <lcdFillRect+0x96>
	{
		lcdDrawHLine(x, x + w, y1, fillcolor);
 800391c:	88f8      	ldrh	r0, [r7, #6]
 800391e:	88fa      	ldrh	r2, [r7, #6]
 8003920:	887b      	ldrh	r3, [r7, #2]
 8003922:	4413      	add	r3, r2
 8003924:	b299      	uxth	r1, r3
 8003926:	89fa      	ldrh	r2, [r7, #14]
 8003928:	8c3b      	ldrh	r3, [r7, #32]
 800392a:	f7ff fedb 	bl	80036e4 <lcdDrawHLine>
	for(int16_t y1 = y; y1 <= y + h; y1++)
 800392e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003932:	b29b      	uxth	r3, r3
 8003934:	3301      	adds	r3, #1
 8003936:	b29b      	uxth	r3, r3
 8003938:	81fb      	strh	r3, [r7, #14]
 800393a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800393e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003942:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003946:	440b      	add	r3, r1
 8003948:	429a      	cmp	r2, r3
 800394a:	dde7      	ble.n	800391c <lcdFillRect+0x78>
 800394c:	e000      	b.n	8003950 <lcdFillRect+0xac>
	if((x >= lcdProperties.width) || (y >= lcdProperties.height)) return;
 800394e:	bf00      	nop
	}
}
 8003950:	3714      	adds	r7, #20
 8003952:	46bd      	mov	sp, r7
 8003954:	bd90      	pop	{r4, r7, pc}
 8003956:	bf00      	nop
 8003958:	20000008 	.word	0x20000008

0800395c <lcdDrawChar>:
 * \param size		Character Size
 *
 * \return void
 */
void lcdDrawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg)
{
 800395c:	b590      	push	{r4, r7, lr}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	4604      	mov	r4, r0
 8003964:	4608      	mov	r0, r1
 8003966:	4611      	mov	r1, r2
 8003968:	461a      	mov	r2, r3
 800396a:	4623      	mov	r3, r4
 800396c:	80fb      	strh	r3, [r7, #6]
 800396e:	4603      	mov	r3, r0
 8003970:	80bb      	strh	r3, [r7, #4]
 8003972:	460b      	mov	r3, r1
 8003974:	70fb      	strb	r3, [r7, #3]
 8003976:	4613      	mov	r3, r2
 8003978:	803b      	strh	r3, [r7, #0]
	if ((x >= lcdProperties.width) || 			// Clip right
 800397a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800397e:	4a4a      	ldr	r2, [pc, #296]	@ (8003aa8 <lcdDrawChar+0x14c>)
 8003980:	8812      	ldrh	r2, [r2, #0]
 8003982:	4293      	cmp	r3, r2
 8003984:	f280 808c 	bge.w	8003aa0 <lcdDrawChar+0x144>
			(y >= lcdProperties.height) || 		// Clip bottom
 8003988:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800398c:	4a46      	ldr	r2, [pc, #280]	@ (8003aa8 <lcdDrawChar+0x14c>)
 800398e:	8852      	ldrh	r2, [r2, #2]
	if ((x >= lcdProperties.width) || 			// Clip right
 8003990:	4293      	cmp	r3, r2
 8003992:	f280 8085 	bge.w	8003aa0 <lcdDrawChar+0x144>
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 8003996:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800399a:	4a44      	ldr	r2, [pc, #272]	@ (8003aac <lcdDrawChar+0x150>)
 800399c:	6892      	ldr	r2, [r2, #8]
 800399e:	8892      	ldrh	r2, [r2, #4]
 80039a0:	4413      	add	r3, r2
			(y >= lcdProperties.height) || 		// Clip bottom
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	db7c      	blt.n	8003aa0 <lcdDrawChar+0x144>
			((y + lcdFont.pFont->Height) < 0))  // Clip top
 80039a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80039aa:	4a40      	ldr	r2, [pc, #256]	@ (8003aac <lcdDrawChar+0x150>)
 80039ac:	6892      	ldr	r2, [r2, #8]
 80039ae:	88d2      	ldrh	r2, [r2, #6]
 80039b0:	4413      	add	r3, r2
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	db74      	blt.n	8003aa0 <lcdDrawChar+0x144>
		return;

	uint8_t fontCoeff = lcdFont.pFont->Height / 8;
 80039b6:	4b3d      	ldr	r3, [pc, #244]	@ (8003aac <lcdDrawChar+0x150>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	88db      	ldrh	r3, [r3, #6]
 80039bc:	08db      	lsrs	r3, r3, #3
 80039be:	b29b      	uxth	r3, r3
 80039c0:	72bb      	strb	r3, [r7, #10]
	uint8_t xP = 0;
 80039c2:	2300      	movs	r3, #0
 80039c4:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 80039c6:	2300      	movs	r3, #0
 80039c8:	73bb      	strb	r3, [r7, #14]
 80039ca:	e061      	b.n	8003a90 <lcdDrawChar+0x134>
	{
		uint8_t line;

		for(uint8_t k = 0; k < fontCoeff; k++)
 80039cc:	2300      	movs	r3, #0
 80039ce:	733b      	strb	r3, [r7, #12]
 80039d0:	e055      	b.n	8003a7e <lcdDrawChar+0x122>
		{
			line = lcdFont.pFont->table[((c - 0x20) * lcdFont.pFont->Height * fontCoeff) + (i * fontCoeff) + k];
 80039d2:	4b36      	ldr	r3, [pc, #216]	@ (8003aac <lcdDrawChar+0x150>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	78fa      	ldrb	r2, [r7, #3]
 80039da:	3a20      	subs	r2, #32
 80039dc:	4933      	ldr	r1, [pc, #204]	@ (8003aac <lcdDrawChar+0x150>)
 80039de:	6889      	ldr	r1, [r1, #8]
 80039e0:	88c9      	ldrh	r1, [r1, #6]
 80039e2:	fb01 f202 	mul.w	r2, r1, r2
 80039e6:	7ab9      	ldrb	r1, [r7, #10]
 80039e8:	fb02 f101 	mul.w	r1, r2, r1
 80039ec:	7bba      	ldrb	r2, [r7, #14]
 80039ee:	7ab8      	ldrb	r0, [r7, #10]
 80039f0:	fb00 f202 	mul.w	r2, r0, r2
 80039f4:	4411      	add	r1, r2
 80039f6:	7b3a      	ldrb	r2, [r7, #12]
 80039f8:	440a      	add	r2, r1
 80039fa:	4413      	add	r3, r2
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	737b      	strb	r3, [r7, #13]

			for(uint8_t j = 0; j < 8; j++)
 8003a00:	2300      	movs	r3, #0
 8003a02:	72fb      	strb	r3, [r7, #11]
 8003a04:	e032      	b.n	8003a6c <lcdDrawChar+0x110>
			{
				if((line & 0x80) == 0x80)
 8003a06:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	da12      	bge.n	8003a34 <lcdDrawChar+0xd8>
				{
					lcdDrawPixel(x + j + xP, y + i, color);
 8003a0e:	7afb      	ldrb	r3, [r7, #11]
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	4413      	add	r3, r2
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	4413      	add	r3, r2
 8003a1e:	b298      	uxth	r0, r3
 8003a20:	7bbb      	ldrb	r3, [r7, #14]
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	88bb      	ldrh	r3, [r7, #4]
 8003a26:	4413      	add	r3, r2
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	883a      	ldrh	r2, [r7, #0]
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	f7ff fe35 	bl	800369c <lcdDrawPixel>
 8003a32:	e015      	b.n	8003a60 <lcdDrawChar+0x104>
				}
				else if (bg != color)
 8003a34:	8c3a      	ldrh	r2, [r7, #32]
 8003a36:	883b      	ldrh	r3, [r7, #0]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d011      	beq.n	8003a60 <lcdDrawChar+0x104>
				{
					lcdDrawPixel(x + j + xP, y + i, bg);
 8003a3c:	7afb      	ldrb	r3, [r7, #11]
 8003a3e:	b29a      	uxth	r2, r3
 8003a40:	88fb      	ldrh	r3, [r7, #6]
 8003a42:	4413      	add	r3, r2
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	4413      	add	r3, r2
 8003a4c:	b298      	uxth	r0, r3
 8003a4e:	7bbb      	ldrb	r3, [r7, #14]
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	88bb      	ldrh	r3, [r7, #4]
 8003a54:	4413      	add	r3, r2
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	8c3a      	ldrh	r2, [r7, #32]
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	f7ff fe1e 	bl	800369c <lcdDrawPixel>
				}
				line <<= 1;
 8003a60:	7b7b      	ldrb	r3, [r7, #13]
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	737b      	strb	r3, [r7, #13]
			for(uint8_t j = 0; j < 8; j++)
 8003a66:	7afb      	ldrb	r3, [r7, #11]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	72fb      	strb	r3, [r7, #11]
 8003a6c:	7afb      	ldrb	r3, [r7, #11]
 8003a6e:	2b07      	cmp	r3, #7
 8003a70:	d9c9      	bls.n	8003a06 <lcdDrawChar+0xaa>
			}

			xP += 8;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	3308      	adds	r3, #8
 8003a76:	73fb      	strb	r3, [r7, #15]
		for(uint8_t k = 0; k < fontCoeff; k++)
 8003a78:	7b3b      	ldrb	r3, [r7, #12]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	733b      	strb	r3, [r7, #12]
 8003a7e:	7b3a      	ldrb	r2, [r7, #12]
 8003a80:	7abb      	ldrb	r3, [r7, #10]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d3a5      	bcc.n	80039d2 <lcdDrawChar+0x76>
		}

		xP = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 8003a8a:	7bbb      	ldrb	r3, [r7, #14]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	73bb      	strb	r3, [r7, #14]
 8003a90:	7bbb      	ldrb	r3, [r7, #14]
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	4b05      	ldr	r3, [pc, #20]	@ (8003aac <lcdDrawChar+0x150>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	88db      	ldrh	r3, [r3, #6]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d396      	bcc.n	80039cc <lcdDrawChar+0x70>
 8003a9e:	e000      	b.n	8003aa2 <lcdDrawChar+0x146>
		return;
 8003aa0:	bf00      	nop
	}
}
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd90      	pop	{r4, r7, pc}
 8003aa8:	20000008 	.word	0x20000008
 8003aac:	20000010 	.word	0x20000010

08003ab0 <lcdPrintf>:
 * \param
 *
 * \return void
 */
void lcdPrintf(const char *fmt, ...)
{
 8003ab0:	b40f      	push	{r0, r1, r2, r3}
 8003ab2:	b590      	push	{r4, r7, lr}
 8003ab4:	b085      	sub	sp, #20
 8003ab6:	af02      	add	r7, sp, #8
	static char buf[256];
	char *p;
	va_list lst;

	va_start(lst, fmt);
 8003ab8:	f107 031c 	add.w	r3, r7, #28
 8003abc:	603b      	str	r3, [r7, #0]
	vsprintf(buf, fmt, lst);
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	69b9      	ldr	r1, [r7, #24]
 8003ac2:	483d      	ldr	r0, [pc, #244]	@ (8003bb8 <lcdPrintf+0x108>)
 8003ac4:	f01e fbae 	bl	8022224 <vsiprintf>
	va_end(lst);

	p = buf;
 8003ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb8 <lcdPrintf+0x108>)
 8003aca:	607b      	str	r3, [r7, #4]
	while (*p)
 8003acc:	e067      	b.n	8003b9e <lcdPrintf+0xee>
	{
		if (*p == '\n')
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2b0a      	cmp	r3, #10
 8003ad4:	d10c      	bne.n	8003af0 <lcdPrintf+0x40>
		{
			cursorXY.y += lcdFont.pFont->Height;
 8003ad6:	4b39      	ldr	r3, [pc, #228]	@ (8003bbc <lcdPrintf+0x10c>)
 8003ad8:	885a      	ldrh	r2, [r3, #2]
 8003ada:	4b39      	ldr	r3, [pc, #228]	@ (8003bc0 <lcdPrintf+0x110>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	88db      	ldrh	r3, [r3, #6]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	4b35      	ldr	r3, [pc, #212]	@ (8003bbc <lcdPrintf+0x10c>)
 8003ae6:	805a      	strh	r2, [r3, #2]
			cursorXY.x = 0;
 8003ae8:	4b34      	ldr	r3, [pc, #208]	@ (8003bbc <lcdPrintf+0x10c>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	801a      	strh	r2, [r3, #0]
 8003aee:	e04a      	b.n	8003b86 <lcdPrintf+0xd6>
		}
		else if (*p == '\r')
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	2b0d      	cmp	r3, #13
 8003af6:	d046      	beq.n	8003b86 <lcdPrintf+0xd6>
		{
			// skip em
		}
		else if (*p == '\t')
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	2b09      	cmp	r3, #9
 8003afe:	d10b      	bne.n	8003b18 <lcdPrintf+0x68>
		{
			cursorXY.x += lcdFont.pFont->Width * 4;
 8003b00:	4b2e      	ldr	r3, [pc, #184]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b02:	881a      	ldrh	r2, [r3, #0]
 8003b04:	4b2e      	ldr	r3, [pc, #184]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	889b      	ldrh	r3, [r3, #4]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	4413      	add	r3, r2
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	4b2a      	ldr	r3, [pc, #168]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b14:	801a      	strh	r2, [r3, #0]
 8003b16:	e036      	b.n	8003b86 <lcdPrintf+0xd6>
		}
		else
		{
			lcdDrawChar(cursorXY.x, cursorXY.y, *p, lcdFont.TextColor, lcdFont.BackColor);
 8003b18:	4b28      	ldr	r3, [pc, #160]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b1a:	881b      	ldrh	r3, [r3, #0]
 8003b1c:	b218      	sxth	r0, r3
 8003b1e:	4b27      	ldr	r3, [pc, #156]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b20:	885b      	ldrh	r3, [r3, #2]
 8003b22:	b219      	sxth	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	781a      	ldrb	r2, [r3, #0]
 8003b28:	4b25      	ldr	r3, [pc, #148]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	b29c      	uxth	r4, r3
 8003b2e:	4b24      	ldr	r3, [pc, #144]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	9300      	str	r3, [sp, #0]
 8003b36:	4623      	mov	r3, r4
 8003b38:	f7ff ff10 	bl	800395c <lcdDrawChar>
			cursorXY.x += lcdFont.pFont->Width;
 8003b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b3e:	881a      	ldrh	r2, [r3, #0]
 8003b40:	4b1f      	ldr	r3, [pc, #124]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	889b      	ldrh	r3, [r3, #4]
 8003b46:	4413      	add	r3, r2
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b4c:	801a      	strh	r2, [r3, #0]
			if (lcdFont.TextWrap && (cursorXY.x > (lcdProperties.width - lcdFont.pFont->Width)))
 8003b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b50:	7b1b      	ldrb	r3, [r3, #12]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d017      	beq.n	8003b86 <lcdPrintf+0xd6>
 8003b56:	4b19      	ldr	r3, [pc, #100]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	4b19      	ldr	r3, [pc, #100]	@ (8003bc4 <lcdPrintf+0x114>)
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	4619      	mov	r1, r3
 8003b62:	4b17      	ldr	r3, [pc, #92]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	889b      	ldrh	r3, [r3, #4]
 8003b68:	1acb      	subs	r3, r1, r3
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	dd0b      	ble.n	8003b86 <lcdPrintf+0xd6>
			{
				cursorXY.y += lcdFont.pFont->Height;
 8003b6e:	4b13      	ldr	r3, [pc, #76]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b70:	885a      	ldrh	r2, [r3, #2]
 8003b72:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <lcdPrintf+0x110>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	88db      	ldrh	r3, [r3, #6]
 8003b78:	4413      	add	r3, r2
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b7e:	805a      	strh	r2, [r3, #2]
				cursorXY.x = 0;
 8003b80:	4b0e      	ldr	r3, [pc, #56]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	801a      	strh	r2, [r3, #0]
			}
		}
		p++;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	607b      	str	r3, [r7, #4]

		if (cursorXY.y >= lcdProperties.height)
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b8e:	885a      	ldrh	r2, [r3, #2]
 8003b90:	4b0c      	ldr	r3, [pc, #48]	@ (8003bc4 <lcdPrintf+0x114>)
 8003b92:	885b      	ldrh	r3, [r3, #2]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d302      	bcc.n	8003b9e <lcdPrintf+0xee>
		{
			cursorXY.y = 0;
 8003b98:	4b08      	ldr	r3, [pc, #32]	@ (8003bbc <lcdPrintf+0x10c>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	805a      	strh	r2, [r3, #2]
	while (*p)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d193      	bne.n	8003ace <lcdPrintf+0x1e>
		}
	}
}
 8003ba6:	bf00      	nop
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003bb2:	b004      	add	sp, #16
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	20012fd8 	.word	0x20012fd8
 8003bbc:	20012fd0 	.word	0x20012fd0
 8003bc0:	20000010 	.word	0x20000010
 8003bc4:	20000008 	.word	0x20000008

08003bc8 <lcdSetTextFont>:
 * \param font pointer font
 *
 * \return void
 */
void lcdSetTextFont(sFONT* font)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
	lcdFont.pFont = font;
 8003bd0:	4a04      	ldr	r2, [pc, #16]	@ (8003be4 <lcdSetTextFont+0x1c>)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6093      	str	r3, [r2, #8]
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	20000010 	.word	0x20000010

08003be8 <lcdSetTextColor>:
 * \param b		Background color
 *
 * \return void
 */
void lcdSetTextColor(uint16_t c, uint16_t b)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	460a      	mov	r2, r1
 8003bf2:	80fb      	strh	r3, [r7, #6]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	80bb      	strh	r3, [r7, #4]
	lcdFont.TextColor = c;
 8003bf8:	88fb      	ldrh	r3, [r7, #6]
 8003bfa:	4a05      	ldr	r2, [pc, #20]	@ (8003c10 <lcdSetTextColor+0x28>)
 8003bfc:	6013      	str	r3, [r2, #0]
	lcdFont.BackColor = b;
 8003bfe:	88bb      	ldrh	r3, [r7, #4]
 8003c00:	4a03      	ldr	r2, [pc, #12]	@ (8003c10 <lcdSetTextColor+0x28>)
 8003c02:	6053      	str	r3, [r2, #4]
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	20000010 	.word	0x20000010

08003c14 <lcdSetOrientation>:
{
	lcdFont.TextWrap = w;
}

void lcdSetOrientation(lcdOrientationTypeDef value)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	71fb      	strb	r3, [r7, #7]
	lcdProperties.orientation = value;
 8003c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	7113      	strb	r3, [r2, #4]
	lcdWriteCommand(ILI9341_MEMCONTROL);
 8003c24:	2036      	movs	r0, #54	@ 0x36
 8003c26:	f000 f8f3 	bl	8003e10 <lcdWriteCommand>

	switch (lcdProperties.orientation)
 8003c2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c2c:	791b      	ldrb	r3, [r3, #4]
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	d83e      	bhi.n	8003cb0 <lcdSetOrientation+0x9c>
 8003c32:	a201      	add	r2, pc, #4	@ (adr r2, 8003c38 <lcdSetOrientation+0x24>)
 8003c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c38:	08003c49 	.word	0x08003c49
 8003c3c:	08003c7d 	.word	0x08003c7d
 8003c40:	08003c63 	.word	0x08003c63
 8003c44:	08003c97 	.word	0x08003c97
	{
		case LCD_ORIENTATION_PORTRAIT:
			lcdWriteData(lcdPortraitConfig);
 8003c48:	4b23      	ldr	r3, [pc, #140]	@ (8003cd8 <lcdSetOrientation+0xc4>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 f8ef 	bl	8003e30 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8003c52:	4b20      	ldr	r3, [pc, #128]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c54:	22f0      	movs	r2, #240	@ 0xf0
 8003c56:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 8003c58:	4b1e      	ldr	r3, [pc, #120]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c5a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003c5e:	805a      	strh	r2, [r3, #2]
			break;
 8003c60:	e027      	b.n	8003cb2 <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_PORTRAIT_MIRROR:
			lcdWriteData(lcdPortraitMirrorConfig);
 8003c62:	4b1e      	ldr	r3, [pc, #120]	@ (8003cdc <lcdSetOrientation+0xc8>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 f8e2 	bl	8003e30 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8003c6c:	4b19      	ldr	r3, [pc, #100]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c6e:	22f0      	movs	r2, #240	@ 0xf0
 8003c70:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 8003c72:	4b18      	ldr	r3, [pc, #96]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c74:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003c78:	805a      	strh	r2, [r3, #2]
			break;
 8003c7a:	e01a      	b.n	8003cb2 <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_LANDSCAPE:
			lcdWriteData(lcdLandscapeConfig);
 8003c7c:	4b18      	ldr	r3, [pc, #96]	@ (8003ce0 <lcdSetOrientation+0xcc>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 f8d5 	bl	8003e30 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 8003c86:	4b13      	ldr	r3, [pc, #76]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c88:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003c8c:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 8003c8e:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003c90:	22f0      	movs	r2, #240	@ 0xf0
 8003c92:	805a      	strh	r2, [r3, #2]
			break;
 8003c94:	e00d      	b.n	8003cb2 <lcdSetOrientation+0x9e>
		case LCD_ORIENTATION_LANDSCAPE_MIRROR:
			lcdWriteData(lcdLandscapeMirrorConfig);
 8003c96:	4b13      	ldr	r3, [pc, #76]	@ (8003ce4 <lcdSetOrientation+0xd0>)
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f8c8 	bl	8003e30 <lcdWriteData>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003ca2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003ca6:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 8003ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003caa:	22f0      	movs	r2, #240	@ 0xf0
 8003cac:	805a      	strh	r2, [r3, #2]
			break;
 8003cae:	e000      	b.n	8003cb2 <lcdSetOrientation+0x9e>
		default:
			break;
 8003cb0:	bf00      	nop
	}

	//lcdWriteCommand(ILI9341_MEMORYWRITE);
	lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 8003cb2:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003cb4:	881b      	ldrh	r3, [r3, #0]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <lcdSetOrientation+0xc0>)
 8003cbc:	885b      	ldrh	r3, [r3, #2]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	2000      	movs	r0, #0
 8003cc6:	f000 f829 	bl	8003d1c <lcdSetWindow>
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	20000008 	.word	0x20000008
 8003cd8:	20012fd4 	.word	0x20012fd4
 8003cdc:	20012fd6 	.word	0x20012fd6
 8003ce0:	20012fd5 	.word	0x20012fd5
 8003ce4:	20012fd7 	.word	0x20012fd7

08003ce8 <lcdSetCursor>:

void lcdSetCursor(unsigned short x, unsigned short y)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	460a      	mov	r2, r1
 8003cf2:	80fb      	strh	r3, [r7, #6]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	80bb      	strh	r3, [r7, #4]
	cursorXY.x = x;
 8003cf8:	4a07      	ldr	r2, [pc, #28]	@ (8003d18 <lcdSetCursor+0x30>)
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	8013      	strh	r3, [r2, #0]
	cursorXY.y = y;
 8003cfe:	4a06      	ldr	r2, [pc, #24]	@ (8003d18 <lcdSetCursor+0x30>)
 8003d00:	88bb      	ldrh	r3, [r7, #4]
 8003d02:	8053      	strh	r3, [r2, #2]
	lcdSetWindow(x, y, x, y);
 8003d04:	88bb      	ldrh	r3, [r7, #4]
 8003d06:	88fa      	ldrh	r2, [r7, #6]
 8003d08:	88b9      	ldrh	r1, [r7, #4]
 8003d0a:	88f8      	ldrh	r0, [r7, #6]
 8003d0c:	f000 f806 	bl	8003d1c <lcdSetWindow>
}
 8003d10:	bf00      	nop
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	20012fd0 	.word	0x20012fd0

08003d1c <lcdSetWindow>:
 * \param y1         Rigth bottom window y-coordinate
 *
 * \return void
 */
void lcdSetWindow(unsigned short x0, unsigned short y0, unsigned short x1, unsigned short y1)
{
 8003d1c:	b590      	push	{r4, r7, lr}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	4604      	mov	r4, r0
 8003d24:	4608      	mov	r0, r1
 8003d26:	4611      	mov	r1, r2
 8003d28:	461a      	mov	r2, r3
 8003d2a:	4623      	mov	r3, r4
 8003d2c:	80fb      	strh	r3, [r7, #6]
 8003d2e:	4603      	mov	r3, r0
 8003d30:	80bb      	strh	r3, [r7, #4]
 8003d32:	460b      	mov	r3, r1
 8003d34:	807b      	strh	r3, [r7, #2]
 8003d36:	4613      	mov	r3, r2
 8003d38:	803b      	strh	r3, [r7, #0]
  lcdWriteCommand(ILI9341_COLADDRSET);
 8003d3a:	202a      	movs	r0, #42	@ 0x2a
 8003d3c:	f000 f868 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData((x0 >> 8) & 0xFF);
 8003d40:	88fb      	ldrh	r3, [r7, #6]
 8003d42:	0a1b      	lsrs	r3, r3, #8
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 f872 	bl	8003e30 <lcdWriteData>
  lcdWriteData(x0 & 0xFF);
 8003d4c:	88fb      	ldrh	r3, [r7, #6]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 f86c 	bl	8003e30 <lcdWriteData>
  lcdWriteData((x1 >> 8) & 0xFF);
 8003d58:	887b      	ldrh	r3, [r7, #2]
 8003d5a:	0a1b      	lsrs	r3, r3, #8
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 f866 	bl	8003e30 <lcdWriteData>
  lcdWriteData(x1 & 0xFF);
 8003d64:	887b      	ldrh	r3, [r7, #2]
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f860 	bl	8003e30 <lcdWriteData>
  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8003d70:	202b      	movs	r0, #43	@ 0x2b
 8003d72:	f000 f84d 	bl	8003e10 <lcdWriteCommand>
  lcdWriteData((y0 >> 8) & 0xFF);
 8003d76:	88bb      	ldrh	r3, [r7, #4]
 8003d78:	0a1b      	lsrs	r3, r3, #8
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 f857 	bl	8003e30 <lcdWriteData>
  lcdWriteData(y0 & 0xFF);
 8003d82:	88bb      	ldrh	r3, [r7, #4]
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 f851 	bl	8003e30 <lcdWriteData>
  lcdWriteData((y1 >> 8) & 0xFF);
 8003d8e:	883b      	ldrh	r3, [r7, #0]
 8003d90:	0a1b      	lsrs	r3, r3, #8
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 f84b 	bl	8003e30 <lcdWriteData>
  lcdWriteData(y1 & 0xFF);
 8003d9a:	883b      	ldrh	r3, [r7, #0]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 f845 	bl	8003e30 <lcdWriteData>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 8003da6:	202c      	movs	r0, #44	@ 0x2c
 8003da8:	f000 f832 	bl	8003e10 <lcdWriteCommand>
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd90      	pop	{r4, r7, pc}

08003db4 <lcdGetWidth>:
	lcdWriteCommand(ILI9341_TEARINGEFFECTON);
	lcdWriteData(m);
}

uint16_t lcdGetWidth(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  return lcdProperties.width;
 8003db8:	4b03      	ldr	r3, [pc, #12]	@ (8003dc8 <lcdGetWidth+0x14>)
 8003dba:	881b      	ldrh	r3, [r3, #0]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	20000008 	.word	0x20000008

08003dcc <lcdGetHeight>:

uint16_t lcdGetHeight(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  return lcdProperties.height;
 8003dd0:	4b03      	ldr	r3, [pc, #12]	@ (8003de0 <lcdGetHeight+0x14>)
 8003dd2:	885b      	ldrh	r3, [r3, #2]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	20000008 	.word	0x20000008

08003de4 <lcdGetTextFont>:
{
  return lcdProperties.orientation;
}

sFONT* lcdGetTextFont(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
	return lcdFont.pFont;
 8003de8:	4b03      	ldr	r3, [pc, #12]	@ (8003df8 <lcdGetTextFont+0x14>)
 8003dea:	689b      	ldr	r3, [r3, #8]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000010 	.word	0x20000010

08003dfc <lcdReset>:
  }
  while (i < dataLength);
}

static void lcdReset(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
	lcdWriteCommand(ILI9341_SOFTRESET);
 8003e00:	2001      	movs	r0, #1
 8003e02:	f000 f805 	bl	8003e10 <lcdWriteCommand>
	HAL_Delay(50);
 8003e06:	2032      	movs	r0, #50	@ 0x32
 8003e08:	f004 fef4 	bl	8008bf4 <HAL_Delay>
}
 8003e0c:	bf00      	nop
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <lcdWriteCommand>:

// Write an 8 bit command to the IC driver
static void lcdWriteCommand(unsigned char command)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	71fb      	strb	r3, [r7, #7]
	LCD_CmdWrite(command);
 8003e1a:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8003e1e:	79fa      	ldrb	r2, [r7, #7]
 8003e20:	b292      	uxth	r2, r2
 8003e22:	801a      	strh	r2, [r3, #0]
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <lcdWriteData>:

// Write an 16 bit data word to the IC driver
static void lcdWriteData(unsigned short data)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	80fb      	strh	r3, [r7, #6]
	LCD_DataWrite(data);
 8003e3a:	4a04      	ldr	r2, [pc, #16]	@ (8003e4c <lcdWriteData+0x1c>)
 8003e3c:	88fb      	ldrh	r3, [r7, #6]
 8003e3e:	8013      	strh	r3, [r2, #0]
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	60000002 	.word	0x60000002

08003e50 <lcdBuildMemoryAccessControlConfig>:
                        bool columnAddressOrder,
                        bool rowColumnExchange,
                        bool verticalRefreshOrder,
                        bool colorOrder,
                        bool horizontalRefreshOrder)
{
 8003e50:	b490      	push	{r4, r7}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4604      	mov	r4, r0
 8003e58:	4608      	mov	r0, r1
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	4623      	mov	r3, r4
 8003e60:	71fb      	strb	r3, [r7, #7]
 8003e62:	4603      	mov	r3, r0
 8003e64:	71bb      	strb	r3, [r7, #6]
 8003e66:	460b      	mov	r3, r1
 8003e68:	717b      	strb	r3, [r7, #5]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	713b      	strb	r3, [r7, #4]
  unsigned char value 				= 0;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	73fb      	strb	r3, [r7, #15]
  if(horizontalRefreshOrder) value 	|= ILI9341_MADCTL_MH;
 8003e72:	7f3b      	ldrb	r3, [r7, #28]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <lcdBuildMemoryAccessControlConfig+0x30>
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	f043 0304 	orr.w	r3, r3, #4
 8003e7e:	73fb      	strb	r3, [r7, #15]
  if(colorOrder) value 				|= ILI9341_MADCTL_BGR;
 8003e80:	7e3b      	ldrb	r3, [r7, #24]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <lcdBuildMemoryAccessControlConfig+0x3e>
 8003e86:	7bfb      	ldrb	r3, [r7, #15]
 8003e88:	f043 0308 	orr.w	r3, r3, #8
 8003e8c:	73fb      	strb	r3, [r7, #15]
  if(verticalRefreshOrder) value 	|= ILI9341_MADCTL_ML;
 8003e8e:	793b      	ldrb	r3, [r7, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <lcdBuildMemoryAccessControlConfig+0x4c>
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
 8003e96:	f043 0310 	orr.w	r3, r3, #16
 8003e9a:	73fb      	strb	r3, [r7, #15]
  if(rowColumnExchange) value 		|= ILI9341_MADCTL_MV;
 8003e9c:	797b      	ldrb	r3, [r7, #5]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <lcdBuildMemoryAccessControlConfig+0x5a>
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	f043 0320 	orr.w	r3, r3, #32
 8003ea8:	73fb      	strb	r3, [r7, #15]
  if(columnAddressOrder) value 		|= ILI9341_MADCTL_MX;
 8003eaa:	79bb      	ldrb	r3, [r7, #6]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <lcdBuildMemoryAccessControlConfig+0x68>
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
 8003eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eb6:	73fb      	strb	r3, [r7, #15]
  if(rowAddressOrder) value 		|= ILI9341_MADCTL_MY;
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <lcdBuildMemoryAccessControlConfig+0x76>
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
 8003ec0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ec4:	73fb      	strb	r3, [r7, #15]
  return value;
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bc90      	pop	{r4, r7}
 8003ed0:	4770      	bx	lr
 8003ed2:	0000      	movs	r0, r0
 8003ed4:	0000      	movs	r0, r0
	...

08003ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8003ede:	f000 f9b1 	bl	8004244 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ee2:	f004 fe5a 	bl	8008b9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ee6:	f000 f945 	bl	8004174 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003eea:	f7ff f847 	bl	8002f7c <MX_GPIO_Init>
  MX_DMA_Init();
 8003eee:	f7fd fb1b 	bl	8001528 <MX_DMA_Init>
  MX_I2C1_Init();
 8003ef2:	f7ff f995 	bl	8003220 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003ef6:	f004 fa73 	bl	80083e0 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8003efa:	f004 f835 	bl	8007f68 <MX_TIM3_Init>
  MX_TIM9_Init();
 8003efe:	f004 f8df 	bl	80080c0 <MX_TIM9_Init>
  MX_FMC_Init();
 8003f02:	f7fd fce9 	bl	80018d8 <MX_FMC_Init>
  MX_SPI1_Init();
 8003f06:	f003 fd15 	bl	8007934 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003f0a:	f003 fd51 	bl	80079b0 <MX_SPI2_Init>
  MX_TIM4_Init();
 8003f0e:	f004 f881 	bl	8008014 <MX_TIM4_Init>
  //HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);  //tam dung ngat timer 6 de setup
  //MX_USB_OTG_FS_HCD_Init();
  //MX_USB_HOST_Init();
  //HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);   //bat lai ngat timer 6

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET); // RESET = 0
 8003f12:	2200      	movs	r2, #0
 8003f14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f18:	487f      	ldr	r0, [pc, #508]	@ (8004118 <main+0x240>)
 8003f1a:	f005 fdab 	bl	8009a74 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8003f1e:	200a      	movs	r0, #10
 8003f20:	f004 fe68 	bl	8008bf4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);   // RESET = 1
 8003f24:	2201      	movs	r2, #1
 8003f26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f2a:	487b      	ldr	r0, [pc, #492]	@ (8004118 <main+0x240>)
 8003f2c:	f005 fda2 	bl	8009a74 <HAL_GPIO_WritePin>
  HAL_Delay(120);
 8003f30:	2078      	movs	r0, #120	@ 0x78
 8003f32:	f004 fe5f 	bl	8008bf4 <HAL_Delay>

  //Initialize touch event
  //Touch_Init_Lib();

  Encoder_Reset(ENCODER_1);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f7fd fc40 	bl	80017bc <Encoder_Reset>
  Encoder_Reset(ENCODER_2);
 8003f3c:	2001      	movs	r0, #1
 8003f3e:	f7fd fc3d 	bl	80017bc <Encoder_Reset>
  Encoder_Init();
 8003f42:	f7fd fbc1 	bl	80016c8 <Encoder_Init>
  EncoderSpeed_Init();
 8003f46:	f7fd fc69 	bl	800181c <EncoderSpeed_Init>
  Motor_Init();
 8003f4a:	f002 fcc5 	bl	80068d8 <Motor_Init>

  //int32_t PID_sampletime = 5;

  PID(&PosPID1, &CurPos1, &PosPIDOut1, &DesiredPos1, Kp1, Ki1, Kd1, _PID_P_ON_E, _PID_CD_DIRECT);
 8003f4e:	4b73      	ldr	r3, [pc, #460]	@ (800411c <main+0x244>)
 8003f50:	ed93 7b00 	vldr	d7, [r3]
 8003f54:	4b72      	ldr	r3, [pc, #456]	@ (8004120 <main+0x248>)
 8003f56:	ed93 6b00 	vldr	d6, [r3]
 8003f5a:	4b72      	ldr	r3, [pc, #456]	@ (8004124 <main+0x24c>)
 8003f5c:	ed93 5b00 	vldr	d5, [r3]
 8003f60:	2300      	movs	r3, #0
 8003f62:	9301      	str	r3, [sp, #4]
 8003f64:	2301      	movs	r3, #1
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	eeb0 2a45 	vmov.f32	s4, s10
 8003f6c:	eef0 2a65 	vmov.f32	s5, s11
 8003f70:	eeb0 1a46 	vmov.f32	s2, s12
 8003f74:	eef0 1a66 	vmov.f32	s3, s13
 8003f78:	eeb0 0a47 	vmov.f32	s0, s14
 8003f7c:	eef0 0a67 	vmov.f32	s1, s15
 8003f80:	4b69      	ldr	r3, [pc, #420]	@ (8004128 <main+0x250>)
 8003f82:	4a6a      	ldr	r2, [pc, #424]	@ (800412c <main+0x254>)
 8003f84:	496a      	ldr	r1, [pc, #424]	@ (8004130 <main+0x258>)
 8003f86:	486b      	ldr	r0, [pc, #428]	@ (8004134 <main+0x25c>)
 8003f88:	f002 fe62 	bl	8006c50 <PID>
  PID_SetMode(&PosPID1, _PID_MODE_AUTOMATIC);
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	4869      	ldr	r0, [pc, #420]	@ (8004134 <main+0x25c>)
 8003f90:	f002 ff94 	bl	8006ebc <PID_SetMode>
  PID_SetSampleTime(&PosPID1, MOTORCONTROL_PERIOD_MS);
 8003f94:	2105      	movs	r1, #5
 8003f96:	4867      	ldr	r0, [pc, #412]	@ (8004134 <main+0x25c>)
 8003f98:	f003 f91e 	bl	80071d8 <PID_SetSampleTime>
  PID_SetOutputLimits(&PosPID1, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8003f9c:	ed9f 1b5a 	vldr	d1, [pc, #360]	@ 8004108 <main+0x230>
 8003fa0:	ed9f 0b5b 	vldr	d0, [pc, #364]	@ 8004110 <main+0x238>
 8003fa4:	4863      	ldr	r0, [pc, #396]	@ (8004134 <main+0x25c>)
 8003fa6:	f002 ffa7 	bl	8006ef8 <PID_SetOutputLimits>

  PID(&PosPID2, &CurPos2, &PosPIDOut2, &DesiredPos2, Kp2, Ki2, Kd2, _PID_P_ON_E, _PID_CD_DIRECT);
 8003faa:	4b63      	ldr	r3, [pc, #396]	@ (8004138 <main+0x260>)
 8003fac:	ed93 7b00 	vldr	d7, [r3]
 8003fb0:	4b62      	ldr	r3, [pc, #392]	@ (800413c <main+0x264>)
 8003fb2:	ed93 6b00 	vldr	d6, [r3]
 8003fb6:	4b62      	ldr	r3, [pc, #392]	@ (8004140 <main+0x268>)
 8003fb8:	ed93 5b00 	vldr	d5, [r3]
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	9301      	str	r3, [sp, #4]
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	eeb0 2a45 	vmov.f32	s4, s10
 8003fc8:	eef0 2a65 	vmov.f32	s5, s11
 8003fcc:	eeb0 1a46 	vmov.f32	s2, s12
 8003fd0:	eef0 1a66 	vmov.f32	s3, s13
 8003fd4:	eeb0 0a47 	vmov.f32	s0, s14
 8003fd8:	eef0 0a67 	vmov.f32	s1, s15
 8003fdc:	4b59      	ldr	r3, [pc, #356]	@ (8004144 <main+0x26c>)
 8003fde:	4a5a      	ldr	r2, [pc, #360]	@ (8004148 <main+0x270>)
 8003fe0:	495a      	ldr	r1, [pc, #360]	@ (800414c <main+0x274>)
 8003fe2:	485b      	ldr	r0, [pc, #364]	@ (8004150 <main+0x278>)
 8003fe4:	f002 fe34 	bl	8006c50 <PID>
  PID_SetMode(&PosPID2, _PID_MODE_AUTOMATIC);
 8003fe8:	2101      	movs	r1, #1
 8003fea:	4859      	ldr	r0, [pc, #356]	@ (8004150 <main+0x278>)
 8003fec:	f002 ff66 	bl	8006ebc <PID_SetMode>
  PID_SetSampleTime(&PosPID2, MOTORCONTROL_PERIOD_MS);
 8003ff0:	2105      	movs	r1, #5
 8003ff2:	4857      	ldr	r0, [pc, #348]	@ (8004150 <main+0x278>)
 8003ff4:	f003 f8f0 	bl	80071d8 <PID_SetSampleTime>
  PID_SetOutputLimits(&PosPID2, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8003ff8:	ed9f 1b43 	vldr	d1, [pc, #268]	@ 8004108 <main+0x230>
 8003ffc:	ed9f 0b44 	vldr	d0, [pc, #272]	@ 8004110 <main+0x238>
 8004000:	4853      	ldr	r0, [pc, #332]	@ (8004150 <main+0x278>)
 8004002:	f002 ff79 	bl	8006ef8 <PID_SetOutputLimits>

  PID(&SpeedPID1, &CurSpeed1, &SpeedPIDOut1, &DesiredSpeed1, Kp1, Ki1, Kd1, _PID_P_ON_E, _PID_CD_DIRECT);
 8004006:	4b45      	ldr	r3, [pc, #276]	@ (800411c <main+0x244>)
 8004008:	ed93 7b00 	vldr	d7, [r3]
 800400c:	4b44      	ldr	r3, [pc, #272]	@ (8004120 <main+0x248>)
 800400e:	ed93 6b00 	vldr	d6, [r3]
 8004012:	4b44      	ldr	r3, [pc, #272]	@ (8004124 <main+0x24c>)
 8004014:	ed93 5b00 	vldr	d5, [r3]
 8004018:	2300      	movs	r3, #0
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	2301      	movs	r3, #1
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	eeb0 2a45 	vmov.f32	s4, s10
 8004024:	eef0 2a65 	vmov.f32	s5, s11
 8004028:	eeb0 1a46 	vmov.f32	s2, s12
 800402c:	eef0 1a66 	vmov.f32	s3, s13
 8004030:	eeb0 0a47 	vmov.f32	s0, s14
 8004034:	eef0 0a67 	vmov.f32	s1, s15
 8004038:	4b46      	ldr	r3, [pc, #280]	@ (8004154 <main+0x27c>)
 800403a:	4a47      	ldr	r2, [pc, #284]	@ (8004158 <main+0x280>)
 800403c:	4947      	ldr	r1, [pc, #284]	@ (800415c <main+0x284>)
 800403e:	4848      	ldr	r0, [pc, #288]	@ (8004160 <main+0x288>)
 8004040:	f002 fe06 	bl	8006c50 <PID>
  PID_SetMode(&SpeedPID1, _PID_MODE_AUTOMATIC);
 8004044:	2101      	movs	r1, #1
 8004046:	4846      	ldr	r0, [pc, #280]	@ (8004160 <main+0x288>)
 8004048:	f002 ff38 	bl	8006ebc <PID_SetMode>
  PID_SetSampleTime(&SpeedPID1, MOTORCONTROL_PERIOD_MS);
 800404c:	2105      	movs	r1, #5
 800404e:	4844      	ldr	r0, [pc, #272]	@ (8004160 <main+0x288>)
 8004050:	f003 f8c2 	bl	80071d8 <PID_SetSampleTime>
  PID_SetOutputLimits(&SpeedPID1, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 8004054:	ed9f 1b2c 	vldr	d1, [pc, #176]	@ 8004108 <main+0x230>
 8004058:	ed9f 0b2d 	vldr	d0, [pc, #180]	@ 8004110 <main+0x238>
 800405c:	4840      	ldr	r0, [pc, #256]	@ (8004160 <main+0x288>)
 800405e:	f002 ff4b 	bl	8006ef8 <PID_SetOutputLimits>

  PID(&SpeedPID2, &CurSpeed2, &SpeedPIDOut2, &DesiredSpeed2, Kp2, Ki2, Kd2, _PID_P_ON_E, _PID_CD_DIRECT);
 8004062:	4b35      	ldr	r3, [pc, #212]	@ (8004138 <main+0x260>)
 8004064:	ed93 7b00 	vldr	d7, [r3]
 8004068:	4b34      	ldr	r3, [pc, #208]	@ (800413c <main+0x264>)
 800406a:	ed93 6b00 	vldr	d6, [r3]
 800406e:	4b34      	ldr	r3, [pc, #208]	@ (8004140 <main+0x268>)
 8004070:	ed93 5b00 	vldr	d5, [r3]
 8004074:	2300      	movs	r3, #0
 8004076:	9301      	str	r3, [sp, #4]
 8004078:	2301      	movs	r3, #1
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	eeb0 2a45 	vmov.f32	s4, s10
 8004080:	eef0 2a65 	vmov.f32	s5, s11
 8004084:	eeb0 1a46 	vmov.f32	s2, s12
 8004088:	eef0 1a66 	vmov.f32	s3, s13
 800408c:	eeb0 0a47 	vmov.f32	s0, s14
 8004090:	eef0 0a67 	vmov.f32	s1, s15
 8004094:	4b33      	ldr	r3, [pc, #204]	@ (8004164 <main+0x28c>)
 8004096:	4a34      	ldr	r2, [pc, #208]	@ (8004168 <main+0x290>)
 8004098:	4934      	ldr	r1, [pc, #208]	@ (800416c <main+0x294>)
 800409a:	4835      	ldr	r0, [pc, #212]	@ (8004170 <main+0x298>)
 800409c:	f002 fdd8 	bl	8006c50 <PID>
  PID_SetMode(&SpeedPID2, _PID_MODE_AUTOMATIC);
 80040a0:	2101      	movs	r1, #1
 80040a2:	4833      	ldr	r0, [pc, #204]	@ (8004170 <main+0x298>)
 80040a4:	f002 ff0a 	bl	8006ebc <PID_SetMode>
  PID_SetSampleTime(&SpeedPID2, MOTORCONTROL_PERIOD_MS);
 80040a8:	2105      	movs	r1, #5
 80040aa:	4831      	ldr	r0, [pc, #196]	@ (8004170 <main+0x298>)
 80040ac:	f003 f894 	bl	80071d8 <PID_SetSampleTime>
  PID_SetOutputLimits(&SpeedPID2, -MOTOR_SPEED_MAX, MOTOR_SPEED_MAX);
 80040b0:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8004108 <main+0x230>
 80040b4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8004110 <main+0x238>
 80040b8:	482d      	ldr	r0, [pc, #180]	@ (8004170 <main+0x298>)
 80040ba:	f002 ff1d 	bl	8006ef8 <PID_SetOutputLimits>

  PID_Init(&PosPID1); PID_Init(&PosPID2);
 80040be:	481d      	ldr	r0, [pc, #116]	@ (8004134 <main+0x25c>)
 80040c0:	f002 fd8c 	bl	8006bdc <PID_Init>
 80040c4:	4822      	ldr	r0, [pc, #136]	@ (8004150 <main+0x278>)
 80040c6:	f002 fd89 	bl	8006bdc <PID_Init>
  PID_Init(&SpeedPID1); PID_Init(&SpeedPID2);
 80040ca:	4825      	ldr	r0, [pc, #148]	@ (8004160 <main+0x288>)
 80040cc:	f002 fd86 	bl	8006bdc <PID_Init>
 80040d0:	4827      	ldr	r0, [pc, #156]	@ (8004170 <main+0x298>)
 80040d2:	f002 fd83 	bl	8006bdc <PID_Init>

  //Here start to display LCD
  lcdInit();
 80040d6:	f7ff f943 	bl	8003360 <lcdInit>
  int i = 1;
 80040da:	2301      	movs	r3, #1
 80040dc:	607b      	str	r3, [r7, #4]
  for (i=0;i<=0;i++)
 80040de:	2300      	movs	r3, #0
 80040e0:	607b      	str	r3, [r7, #4]
 80040e2:	e004      	b.n	80040ee <main+0x216>
  {
	  //demoLCD(i);
	  locLCD();
 80040e4:	f000 f910 	bl	8004308 <locLCD>
  for (i=0;i<=0;i++)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3301      	adds	r3, #1
 80040ec:	607b      	str	r3, [r7, #4]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	ddf7      	ble.n	80040e4 <main+0x20c>
//    HAL_Delay(500);   // gi mi 500 ms
//  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80040f4:	f00a fb2c 	bl	800e750 <osKernelInitialize>
  MX_FREERTOS_Init();
 80040f8:	f7fd fd1a 	bl	8001b30 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80040fc:	f00a fb5c 	bl	800e7b8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004100:	bf00      	nop
 8004102:	e7fd      	b.n	8004100 <main+0x228>
 8004104:	f3af 8000 	nop.w
 8004108:	00000000 	.word	0x00000000
 800410c:	4092c000 	.word	0x4092c000
 8004110:	00000000 	.word	0x00000000
 8004114:	c092c000 	.word	0xc092c000
 8004118:	40020800 	.word	0x40020800
 800411c:	20000028 	.word	0x20000028
 8004120:	20000030 	.word	0x20000030
 8004124:	20013370 	.word	0x20013370
 8004128:	20013330 	.word	0x20013330
 800412c:	20013320 	.word	0x20013320
 8004130:	20013310 	.word	0x20013310
 8004134:	20013150 	.word	0x20013150
 8004138:	20000038 	.word	0x20000038
 800413c:	20000040 	.word	0x20000040
 8004140:	20013378 	.word	0x20013378
 8004144:	20013360 	.word	0x20013360
 8004148:	20013350 	.word	0x20013350
 800414c:	20013340 	.word	0x20013340
 8004150:	200131c0 	.word	0x200131c0
 8004154:	20013338 	.word	0x20013338
 8004158:	20013328 	.word	0x20013328
 800415c:	20013318 	.word	0x20013318
 8004160:	20013230 	.word	0x20013230
 8004164:	20013368 	.word	0x20013368
 8004168:	20013358 	.word	0x20013358
 800416c:	20013348 	.word	0x20013348
 8004170:	200132a0 	.word	0x200132a0

08004174 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b094      	sub	sp, #80	@ 0x50
 8004178:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800417a:	f107 0320 	add.w	r3, r7, #32
 800417e:	2230      	movs	r2, #48	@ 0x30
 8004180:	2100      	movs	r1, #0
 8004182:	4618      	mov	r0, r3
 8004184:	f01e f916 	bl	80223b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004188:	f107 030c 	add.w	r3, r7, #12
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	605a      	str	r2, [r3, #4]
 8004192:	609a      	str	r2, [r3, #8]
 8004194:	60da      	str	r2, [r3, #12]
 8004196:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004198:	f005 fdd2 	bl	8009d40 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800419c:	4b27      	ldr	r3, [pc, #156]	@ (800423c <SystemClock_Config+0xc8>)
 800419e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a0:	4a26      	ldr	r2, [pc, #152]	@ (800423c <SystemClock_Config+0xc8>)
 80041a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80041a8:	4b24      	ldr	r3, [pc, #144]	@ (800423c <SystemClock_Config+0xc8>)
 80041aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041b0:	60bb      	str	r3, [r7, #8]
 80041b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80041b4:	4b22      	ldr	r3, [pc, #136]	@ (8004240 <SystemClock_Config+0xcc>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80041bc:	4a20      	ldr	r2, [pc, #128]	@ (8004240 <SystemClock_Config+0xcc>)
 80041be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041c2:	6013      	str	r3, [r2, #0]
 80041c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004240 <SystemClock_Config+0xcc>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80041cc:	607b      	str	r3, [r7, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80041d0:	2301      	movs	r3, #1
 80041d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80041d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041da:	2302      	movs	r3, #2
 80041dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80041de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80041e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80041e4:	2304      	movs	r3, #4
 80041e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80041e8:	2348      	movs	r3, #72	@ 0x48
 80041ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041ec:	2302      	movs	r3, #2
 80041ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80041f0:	2303      	movs	r3, #3
 80041f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041f4:	f107 0320 	add.w	r3, r7, #32
 80041f8:	4618      	mov	r0, r3
 80041fa:	f005 fdb1 	bl	8009d60 <HAL_RCC_OscConfig>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004204:	f001 ff2a 	bl	800605c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004208:	230f      	movs	r3, #15
 800420a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800420c:	2302      	movs	r3, #2
 800420e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004214:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004218:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800421a:	2300      	movs	r3, #0
 800421c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800421e:	f107 030c 	add.w	r3, r7, #12
 8004222:	2102      	movs	r1, #2
 8004224:	4618      	mov	r0, r3
 8004226:	f006 f83f 	bl	800a2a8 <HAL_RCC_ClockConfig>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004230:	f001 ff14 	bl	800605c <Error_Handler>
  }
}
 8004234:	bf00      	nop
 8004236:	3750      	adds	r7, #80	@ 0x50
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40023800 	.word	0x40023800
 8004240:	40007000 	.word	0x40007000

08004244 <MPU_Config>:

/* USER CODE BEGIN 4 */
void MPU_Config(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800424a:	463b      	mov	r3, r7
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
 8004252:	609a      	str	r2, [r3, #8]
 8004254:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 8004256:	f004 fdd3 	bl	8008e00 <HAL_MPU_Disable>

  // -------- Region0: default deny (gi ging bn) --------
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800425a:	2301      	movs	r3, #1
 800425c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 800425e:	2300      	movs	r3, #0
 8004260:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x00000000;
 8004262:	2300      	movs	r3, #0
 8004264:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_4GB;
 8004266:	231f      	movs	r3, #31
 8004268:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87; // nh bn
 800426a:	2387      	movs	r3, #135	@ 0x87
 800426c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 800426e:	2300      	movs	r3, #0
 8004270:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8004272:	2300      	movs	r3, #0
 8004274:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8004276:	2301      	movs	r3, #1
 8004278:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 800427a:	2301      	movs	r3, #1
 800427c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 800427e:	2300      	movs	r3, #0
 8004280:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8004282:	2300      	movs	r3, #0
 8004284:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004286:	463b      	mov	r3, r7
 8004288:	4618      	mov	r0, r3
 800428a:	f004 fdf1 	bl	8008e70 <HAL_MPU_ConfigRegion>

  // -------- Region1: allow FMC registers @0xA0000000 --------
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800428e:	2301      	movs	r3, #1
 8004290:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 8004292:	2301      	movs	r3, #1
 8004294:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0xA0000000;
 8004296:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 800429a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_1MB;   //  cho FMC regs
 800429c:	2313      	movs	r3, #19
 800429e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80042a0:	2300      	movs	r3, #0
 80042a2:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 80042a4:	2300      	movs	r3, #0
 80042a6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80042a8:	2303      	movs	r3, #3
 80042aa:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 80042ac:	2301      	movs	r3, #1
 80042ae:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 80042b0:	2301      	movs	r3, #1
 80042b2:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 80042b4:	2300      	movs	r3, #0
 80042b6:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE; // peripheral/device
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80042bc:	463b      	mov	r3, r7
 80042be:	4618      	mov	r0, r3
 80042c0:	f004 fdd6 	bl	8008e70 <HAL_MPU_ConfigRegion>

  // -------- Region2: allow FMC Bank1 mapped @0x60000000 (LCD) --------
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 80042c4:	2301      	movs	r3, #1
 80042c6:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER2;
 80042c8:	2302      	movs	r3, #2
 80042ca:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x60000000;
 80042cc:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80042d0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_64MB;  // Bank1 window (thng dng)
 80042d2:	2319      	movs	r3, #25
 80042d4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80042d6:	2300      	movs	r3, #0
 80042d8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 80042da:	2300      	movs	r3, #0
 80042dc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80042de:	2303      	movs	r3, #3
 80042e0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 80042e2:	2301      	movs	r3, #1
 80042e4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 80042e6:	2301      	movs	r3, #1
 80042e8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 80042ea:	2300      	movs	r3, #0
 80042ec:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 80042ee:	2301      	movs	r3, #1
 80042f0:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80042f2:	463b      	mov	r3, r7
 80042f4:	4618      	mov	r0, r3
 80042f6:	f004 fdbb 	bl	8008e70 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80042fa:	2004      	movs	r0, #4
 80042fc:	f004 fd98 	bl	8008e30 <HAL_MPU_Enable>
}
 8004300:	bf00      	nop
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <locLCD>:
static Rect_t g_val_x, g_val_y, g_val_yaw;

static uint16_t g_charW = 8, g_fontH = 12, g_pad = 6;

void locLCD(void)
{
 8004308:	b590      	push	{r4, r7, lr}
 800430a:	b0e1      	sub	sp, #388	@ 0x184
 800430c:	af02      	add	r7, sp, #8
    lcdSetOrientation(LCD_ORIENTATION_LANDSCAPE);
 800430e:	2001      	movs	r0, #1
 8004310:	f7ff fc80 	bl	8003c14 <lcdSetOrientation>
    lcdFillRGB(COLOR_BLACK);
 8004314:	2000      	movs	r0, #0
 8004316:	f7ff f997 	bl	8003648 <lcdFillRGB>
    lcdSetTextFont(&Font12);
 800431a:	4851      	ldr	r0, [pc, #324]	@ (8004460 <locLCD+0x158>)
 800431c:	f7ff fc54 	bl	8003bc8 <lcdSetTextFont>

    uint16_t W = lcdGetWidth();
 8004320:	f7ff fd48 	bl	8003db4 <lcdGetWidth>
 8004324:	4603      	mov	r3, r0
 8004326:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    uint16_t H = lcdGetHeight();
 800432a:	f7ff fd4f 	bl	8003dcc <lcdGetHeight>
 800432e:	4603      	mov	r3, r0
 8004330:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98

    uint16_t fontH = lcdGetTextFont()->Height;
 8004334:	f7ff fd56 	bl	8003de4 <lcdGetTextFont>
 8004338:	4603      	mov	r3, r0
 800433a:	88db      	ldrh	r3, [r3, #6]
 800433c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
    uint16_t charW = lcdGetTextFont()->Width;   // nu li -> i thnh 8
 8004340:	f7ff fd50 	bl	8003de4 <lcdGetTextFont>
 8004344:	4603      	mov	r3, r0
 8004346:	889b      	ldrh	r3, [r3, #4]
 8004348:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    // ===== Grid =====
    uint16_t M  = 6;
 800434c:	2306      	movs	r3, #6
 800434e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
    uint16_t GX = M;
 8004352:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004356:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
    uint16_t GY = 22;
 800435a:	2316      	movs	r3, #22
 800435c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    uint16_t GW = W - 2*M;
 8004360:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	b29b      	uxth	r3, r3
 8004368:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
    uint16_t GH = H - GY - M;
 8004372:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 8004376:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	b29a      	uxth	r2, r3
 800437e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a

    uint16_t CW = GW / 3;
 8004388:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800438c:	4a35      	ldr	r2, [pc, #212]	@ (8004464 <locLCD+0x15c>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	085b      	lsrs	r3, r3, #1
 8004394:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    uint16_t RH = GH / 4;
 8004398:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800439c:	089b      	lsrs	r3, r3, #2
 800439e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    uint16_t P  = 6;
 80043a2:	2306      	movs	r3, #6
 80043a4:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    g_fontH = fontH;
 80043a8:	4a2f      	ldr	r2, [pc, #188]	@ (8004468 <locLCD+0x160>)
 80043aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80043ae:	8013      	strh	r3, [r2, #0]
    g_charW = (charW == 0) ? 8 : charW;
 80043b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <locLCD+0xb6>
 80043b8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80043bc:	e000      	b.n	80043c0 <locLCD+0xb8>
 80043be:	2308      	movs	r3, #8
 80043c0:	4a2a      	ldr	r2, [pc, #168]	@ (800446c <locLCD+0x164>)
 80043c2:	8013      	strh	r3, [r2, #0]
    g_pad   = P;
 80043c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004470 <locLCD+0x168>)
 80043c6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80043ca:	8013      	strh	r3, [r2, #0]
        (_rect).y = (uint16_t)(_y0 + (int16_t)fontH);                             \
        (_rect).w = (uint16_t)((cw) - 2);                                         \
        (_rect).h = (uint16_t)(fontH);                                            \
    } while(0)
    // ===== Header =====
    lcdSetTextColor(COLOR_YELLOW, COLOR_BLACK);
 80043cc:	2100      	movs	r1, #0
 80043ce:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 80043d2:	f7ff fc09 	bl	8003be8 <lcdSetTextColor>
    lcdSetCursor(M, 4);
 80043d6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80043da:	2104      	movs	r1, #4
 80043dc:	4618      	mov	r0, r3
 80043de:	f7ff fc83 	bl	8003ce8 <lcdSetCursor>
    lcdPrintf("Robomango Zackon");
 80043e2:	4824      	ldr	r0, [pc, #144]	@ (8004474 <locLCD+0x16c>)
 80043e4:	f7ff fb64 	bl	8003ab0 <lcdPrintf>

    // ===== Draw grid =====
    lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 80043e8:	2100      	movs	r1, #0
 80043ea:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80043ee:	f7ff fbfb 	bl	8003be8 <lcdSetTextColor>
    lcdDrawRect(GX, GY, GW, GH, COLOR_WHITE);
 80043f2:	f9b7 0090 	ldrsh.w	r0, [r7, #144]	@ 0x90
 80043f6:	f9b7 108e 	ldrsh.w	r1, [r7, #142]	@ 0x8e
 80043fa:	f9b7 208c 	ldrsh.w	r2, [r7, #140]	@ 0x8c
 80043fe:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	@ 0x8a
 8004402:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8004406:	9400      	str	r4, [sp, #0]
 8004408:	f7ff fa02 	bl	8003810 <lcdDrawRect>
    lcdDrawVLine(GX + CW,   GY, GY + GH, COLOR_WHITE);
 800440c:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8004410:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004414:	4413      	add	r3, r2
 8004416:	b298      	uxth	r0, r3
 8004418:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800441c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004420:	4413      	add	r3, r2
 8004422:	b29a      	uxth	r2, r3
 8004424:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8004428:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800442c:	f7ff f9a0 	bl	8003770 <lcdDrawVLine>
    lcdDrawVLine(GX + 2*CW, GY, GY + GH, COLOR_WHITE);
 8004430:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800443c:	4413      	add	r3, r2
 800443e:	b298      	uxth	r0, r3
 8004440:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8004444:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004448:	4413      	add	r3, r2
 800444a:	b29a      	uxth	r2, r3
 800444c:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8004450:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004454:	f7ff f98c 	bl	8003770 <lcdDrawVLine>
    for (int r = 1; r < 4; r++)
 8004458:	2301      	movs	r3, #1
 800445a:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800445e:	e028      	b.n	80044b2 <locLCD+0x1aa>
 8004460:	20000000 	.word	0x20000000
 8004464:	aaaaaaab 	.word	0xaaaaaaab
 8004468:	20000022 	.word	0x20000022
 800446c:	20000020 	.word	0x20000020
 8004470:	20000024 	.word	0x20000024
 8004474:	08024f30 	.word	0x08024f30
        lcdDrawHLine(GX, GX + GW, GY + r*RH, COLOR_WHITE);
 8004478:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 800447c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8004480:	4413      	add	r3, r2
 8004482:	b299      	uxth	r1, r3
 8004484:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004488:	b29b      	uxth	r3, r3
 800448a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 800448e:	fb12 f303 	smulbb	r3, r2, r3
 8004492:	b29a      	uxth	r2, r3
 8004494:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004498:	4413      	add	r3, r2
 800449a:	b29a      	uxth	r2, r3
 800449c:	f8b7 0090 	ldrh.w	r0, [r7, #144]	@ 0x90
 80044a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80044a4:	f7ff f91e 	bl	80036e4 <lcdDrawHLine>
    for (int r = 1; r < 4; r++)
 80044a8:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80044ac:	3301      	adds	r3, #1
 80044ae:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80044b2:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	ddde      	ble.n	8004478 <locLCD+0x170>
        lcdSetCursor((unsigned short)x, (unsigned short)y);                \
        lcdPrintf("%.*s", len, text);                                      \
    } while(0)

    // ===== Ct 1 (tt c CENTER) =====
    PRINT_2LINES_CENTER(CELL_X(0), CELL_Y(0), CW, RH, "PWM1", "0.0",  COLOR_CYAN, COLOR_BLACK);
 80044ba:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80044be:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	1ad2      	subs	r2, r2, r3
 80044c6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80044ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80044ce:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80044d2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	dc02      	bgt.n	80044e0 <locLCD+0x1d8>
 80044da:	2301      	movs	r3, #1
 80044dc:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80044e0:	2304      	movs	r3, #4
 80044e2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80044e6:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 80044ea:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80044ee:	429a      	cmp	r2, r3
 80044f0:	dd03      	ble.n	80044fa <locLCD+0x1f2>
 80044f2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80044f6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80044fa:	2303      	movs	r3, #3
 80044fc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004500:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004504:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8004508:	429a      	cmp	r2, r3
 800450a:	dd03      	ble.n	8004514 <locLCD+0x20c>
 800450c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8004510:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004514:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8004518:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800451c:	fb02 f303 	mul.w	r3, r2, r3
 8004520:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004524:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8004528:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800452c:	fb02 f303 	mul.w	r3, r2, r3
 8004530:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004532:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004536:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800453a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800453c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004540:	428a      	cmp	r2, r1
 8004542:	bfb8      	it	lt
 8004544:	460a      	movlt	r2, r1
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800454c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	b29b      	uxth	r3, r3
 800455c:	b21b      	sxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	da00      	bge.n	8004564 <locLCD+0x25c>
 8004562:	3301      	adds	r3, #1
 8004564:	105b      	asrs	r3, r3, #1
 8004566:	b21b      	sxth	r3, r3
 8004568:	b29a      	uxth	r2, r3
 800456a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800456e:	4413      	add	r3, r2
 8004570:	b29b      	uxth	r3, r3
 8004572:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
 8004576:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	b29b      	uxth	r3, r3
 800457e:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	b29b      	uxth	r3, r3
 8004586:	b21b      	sxth	r3, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	da00      	bge.n	800458e <locLCD+0x286>
 800458c:	3301      	adds	r3, #1
 800458e:	105b      	asrs	r3, r3, #1
 8004590:	b21b      	sxth	r3, r3
 8004592:	b29a      	uxth	r2, r3
 8004594:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004598:	4413      	add	r3, r2
 800459a:	b29b      	uxth	r3, r3
 800459c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
 80045a0:	f9b7 2166 	ldrsh.w	r2, [r7, #358]	@ 0x166
 80045a4:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 80045a8:	4619      	mov	r1, r3
 80045aa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80045ae:	440b      	add	r3, r1
 80045b0:	429a      	cmp	r2, r3
 80045b2:	da07      	bge.n	80045c4 <locLCD+0x2bc>
 80045b4:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 80045b8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80045bc:	4413      	add	r3, r2
 80045be:	b29b      	uxth	r3, r3
 80045c0:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
 80045c4:	f9b7 2164 	ldrsh.w	r2, [r7, #356]	@ 0x164
 80045c8:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 80045cc:	4619      	mov	r1, r3
 80045ce:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80045d2:	440b      	add	r3, r1
 80045d4:	429a      	cmp	r2, r3
 80045d6:	da07      	bge.n	80045e8 <locLCD+0x2e0>
 80045d8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80045dc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80045e0:	4413      	add	r3, r2
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
 80045e8:	2100      	movs	r1, #0
 80045ea:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80045ee:	f7ff fafb 	bl	8003be8 <lcdSetTextColor>
 80045f2:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80045f6:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80045fa:	4611      	mov	r1, r2
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff fb73 	bl	8003ce8 <lcdSetCursor>
 8004602:	4acf      	ldr	r2, [pc, #828]	@ (8004940 <locLCD+0x638>)
 8004604:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8004608:	48ce      	ldr	r0, [pc, #824]	@ (8004944 <locLCD+0x63c>)
 800460a:	f7ff fa51 	bl	8003ab0 <lcdPrintf>
 800460e:	f8b7 0166 	ldrh.w	r0, [r7, #358]	@ 0x166
 8004612:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004616:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800461a:	4413      	add	r3, r2
 800461c:	b29b      	uxth	r3, r3
 800461e:	4619      	mov	r1, r3
 8004620:	f7ff fb62 	bl	8003ce8 <lcdSetCursor>
 8004624:	4ac8      	ldr	r2, [pc, #800]	@ (8004948 <locLCD+0x640>)
 8004626:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 800462a:	48c6      	ldr	r0, [pc, #792]	@ (8004944 <locLCD+0x63c>)
 800462c:	f7ff fa40 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_pwm1, CELL_X(0), CELL_Y(0), CW, RH);
 8004630:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8004634:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	da00      	bge.n	8004642 <locLCD+0x33a>
 8004640:	3301      	adds	r3, #1
 8004642:	105b      	asrs	r3, r3, #1
 8004644:	b29a      	uxth	r2, r3
 8004646:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800464a:	4413      	add	r3, r2
 800464c:	b29b      	uxth	r3, r3
 800464e:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
 8004652:	f9b7 2162 	ldrsh.w	r2, [r7, #354]	@ 0x162
 8004656:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 800465a:	4619      	mov	r1, r3
 800465c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004660:	440b      	add	r3, r1
 8004662:	429a      	cmp	r2, r3
 8004664:	da07      	bge.n	8004676 <locLCD+0x36e>
 8004666:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800466a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800466e:	4413      	add	r3, r2
 8004670:	b29b      	uxth	r3, r3
 8004672:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
 8004676:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800467a:	3301      	adds	r3, #1
 800467c:	b29a      	uxth	r2, r3
 800467e:	4bb3      	ldr	r3, [pc, #716]	@ (800494c <locLCD+0x644>)
 8004680:	801a      	strh	r2, [r3, #0]
 8004682:	f8b7 2162 	ldrh.w	r2, [r7, #354]	@ 0x162
 8004686:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800468a:	4413      	add	r3, r2
 800468c:	b29a      	uxth	r2, r3
 800468e:	4baf      	ldr	r3, [pc, #700]	@ (800494c <locLCD+0x644>)
 8004690:	805a      	strh	r2, [r3, #2]
 8004692:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004696:	3b02      	subs	r3, #2
 8004698:	b29a      	uxth	r2, r3
 800469a:	4bac      	ldr	r3, [pc, #688]	@ (800494c <locLCD+0x644>)
 800469c:	809a      	strh	r2, [r3, #4]
 800469e:	4aab      	ldr	r2, [pc, #684]	@ (800494c <locLCD+0x644>)
 80046a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80046a4:	80d3      	strh	r3, [r2, #6]

    PRINT_2LINES_CENTER(CELL_X(0), CELL_Y(1), CW, RH, "PWM2", "0.0",  COLOR_CYAN, COLOR_BLACK);
 80046a6:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80046aa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80046ae:	005b      	lsls	r3, r3, #1
 80046b0:	1ad2      	subs	r2, r2, r3
 80046b2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80046b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80046ba:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 80046be:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	dc02      	bgt.n	80046cc <locLCD+0x3c4>
 80046c6:	2301      	movs	r3, #1
 80046c8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 80046cc:	2304      	movs	r3, #4
 80046ce:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80046d2:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80046d6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80046da:	429a      	cmp	r2, r3
 80046dc:	dd03      	ble.n	80046e6 <locLCD+0x3de>
 80046de:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80046e2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80046e6:	2303      	movs	r3, #3
 80046e8:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80046ec:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 80046f0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80046f4:	429a      	cmp	r2, r3
 80046f6:	dd03      	ble.n	8004700 <locLCD+0x3f8>
 80046f8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80046fc:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004700:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8004704:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004708:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800470c:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004710:	fb01 f202 	mul.w	r2, r1, r2
 8004714:	601a      	str	r2, [r3, #0]
 8004716:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 800471a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800471e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004722:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8004726:	fb01 f202 	mul.w	r2, r1, r2
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004730:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004734:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004738:	f5a2 7184 	sub.w	r1, r2, #264	@ 0x108
 800473c:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004740:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8004744:	6809      	ldr	r1, [r1, #0]
 8004746:	6812      	ldr	r2, [r2, #0]
 8004748:	428a      	cmp	r2, r1
 800474a:	bfb8      	it	lt
 800474c:	460a      	movlt	r2, r1
 800474e:	601a      	str	r2, [r3, #0]
 8004750:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004754:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	b29b      	uxth	r3, r3
 800475c:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	b29b      	uxth	r3, r3
 8004764:	b21b      	sxth	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	da00      	bge.n	800476c <locLCD+0x464>
 800476a:	3301      	adds	r3, #1
 800476c:	105b      	asrs	r3, r3, #1
 800476e:	b21b      	sxth	r3, r3
 8004770:	b29a      	uxth	r2, r3
 8004772:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8004776:	4413      	add	r3, r2
 8004778:	b29b      	uxth	r3, r3
 800477a:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
 800477e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8004782:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004786:	4413      	add	r3, r2
 8004788:	b29a      	uxth	r2, r3
 800478a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	b29b      	uxth	r3, r3
 8004792:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8004796:	1acb      	subs	r3, r1, r3
 8004798:	b29b      	uxth	r3, r3
 800479a:	b21b      	sxth	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	da00      	bge.n	80047a2 <locLCD+0x49a>
 80047a0:	3301      	adds	r3, #1
 80047a2:	105b      	asrs	r3, r3, #1
 80047a4:	b21b      	sxth	r3, r3
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	4413      	add	r3, r2
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
 80047b0:	f9b7 2152 	ldrsh.w	r2, [r7, #338]	@ 0x152
 80047b4:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 80047b8:	4619      	mov	r1, r3
 80047ba:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80047be:	440b      	add	r3, r1
 80047c0:	429a      	cmp	r2, r3
 80047c2:	da07      	bge.n	80047d4 <locLCD+0x4cc>
 80047c4:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 80047c8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80047cc:	4413      	add	r3, r2
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
 80047d4:	f9b7 2150 	ldrsh.w	r2, [r7, #336]	@ 0x150
 80047d8:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 80047dc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80047e0:	440b      	add	r3, r1
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	b21b      	sxth	r3, r3
 80047e6:	4619      	mov	r1, r3
 80047e8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80047ec:	440b      	add	r3, r1
 80047ee:	429a      	cmp	r2, r3
 80047f0:	da0b      	bge.n	800480a <locLCD+0x502>
 80047f2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80047f6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80047fa:	4413      	add	r3, r2
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004802:	4413      	add	r3, r2
 8004804:	b29b      	uxth	r3, r3
 8004806:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
 800480a:	2100      	movs	r1, #0
 800480c:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8004810:	f7ff f9ea 	bl	8003be8 <lcdSetTextColor>
 8004814:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8004818:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 800481c:	4611      	mov	r1, r2
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff fa62 	bl	8003ce8 <lcdSetCursor>
 8004824:	4a4a      	ldr	r2, [pc, #296]	@ (8004950 <locLCD+0x648>)
 8004826:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800482a:	4846      	ldr	r0, [pc, #280]	@ (8004944 <locLCD+0x63c>)
 800482c:	f7ff f940 	bl	8003ab0 <lcdPrintf>
 8004830:	f8b7 0152 	ldrh.w	r0, [r7, #338]	@ 0x152
 8004834:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 8004838:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800483c:	4413      	add	r3, r2
 800483e:	b29b      	uxth	r3, r3
 8004840:	4619      	mov	r1, r3
 8004842:	f7ff fa51 	bl	8003ce8 <lcdSetCursor>
 8004846:	4a40      	ldr	r2, [pc, #256]	@ (8004948 <locLCD+0x640>)
 8004848:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
 800484c:	483d      	ldr	r0, [pc, #244]	@ (8004944 <locLCD+0x63c>)
 800484e:	f7ff f92f 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_pwm2, CELL_X(0), CELL_Y(1), CW, RH);
 8004852:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8004856:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800485a:	4413      	add	r3, r2
 800485c:	b29a      	uxth	r2, r3
 800485e:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8004862:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	1acb      	subs	r3, r1, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	da00      	bge.n	8004870 <locLCD+0x568>
 800486e:	3301      	adds	r3, #1
 8004870:	105b      	asrs	r3, r3, #1
 8004872:	b29b      	uxth	r3, r3
 8004874:	4413      	add	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800487c:	f9b7 214e 	ldrsh.w	r2, [r7, #334]	@ 0x14e
 8004880:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8004884:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004888:	440b      	add	r3, r1
 800488a:	b29b      	uxth	r3, r3
 800488c:	b21b      	sxth	r3, r3
 800488e:	4619      	mov	r1, r3
 8004890:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004894:	440b      	add	r3, r1
 8004896:	429a      	cmp	r2, r3
 8004898:	da0b      	bge.n	80048b2 <locLCD+0x5aa>
 800489a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800489e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80048a2:	4413      	add	r3, r2
 80048a4:	b29a      	uxth	r2, r3
 80048a6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80048aa:	4413      	add	r3, r2
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 80048b2:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80048b6:	3301      	adds	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	4b26      	ldr	r3, [pc, #152]	@ (8004954 <locLCD+0x64c>)
 80048bc:	801a      	strh	r2, [r3, #0]
 80048be:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 80048c2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80048c6:	4413      	add	r3, r2
 80048c8:	b29a      	uxth	r2, r3
 80048ca:	4b22      	ldr	r3, [pc, #136]	@ (8004954 <locLCD+0x64c>)
 80048cc:	805a      	strh	r2, [r3, #2]
 80048ce:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80048d2:	3b02      	subs	r3, #2
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004954 <locLCD+0x64c>)
 80048d8:	809a      	strh	r2, [r3, #4]
 80048da:	4a1e      	ldr	r2, [pc, #120]	@ (8004954 <locLCD+0x64c>)
 80048dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80048e0:	80d3      	strh	r3, [r2, #6]

    PRINT_2LINES_CENTER(CELL_X(0), CELL_Y(2), CW, RH, "Enc1", "0.0", COLOR_CYAN, COLOR_BLACK);
 80048e2:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80048e6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	1ad2      	subs	r2, r2, r3
 80048ee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80048f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80048f6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80048fa:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80048fe:	2b00      	cmp	r3, #0
 8004900:	dc02      	bgt.n	8004908 <locLCD+0x600>
 8004902:	2301      	movs	r3, #1
 8004904:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004908:	2304      	movs	r3, #4
 800490a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800490e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004912:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004916:	429a      	cmp	r2, r3
 8004918:	dd03      	ble.n	8004922 <locLCD+0x61a>
 800491a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800491e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004922:	2303      	movs	r3, #3
 8004924:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004928:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800492c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004930:	429a      	cmp	r2, r3
 8004932:	dd11      	ble.n	8004958 <locLCD+0x650>
 8004934:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004938:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800493c:	e00c      	b.n	8004958 <locLCD+0x650>
 800493e:	bf00      	nop
 8004940:	08024f44 	.word	0x08024f44
 8004944:	08024f4c 	.word	0x08024f4c
 8004948:	08024f54 	.word	0x08024f54
 800494c:	200130d8 	.word	0x200130d8
 8004950:	08024f58 	.word	0x08024f58
 8004954:	200130e0 	.word	0x200130e0
 8004958:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 800495c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004960:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004964:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004968:	fb01 f202 	mul.w	r2, r1, r2
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8004972:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004976:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800497a:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800497e:	fb01 f202 	mul.w	r2, r1, r2
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004988:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800498c:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004990:	f5a2 718a 	sub.w	r1, r2, #276	@ 0x114
 8004994:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004998:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800499c:	6809      	ldr	r1, [r1, #0]
 800499e:	6812      	ldr	r2, [r2, #0]
 80049a0:	428a      	cmp	r2, r1
 80049a2:	bfb8      	it	lt
 80049a4:	460a      	movlt	r2, r1
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80049ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	b21b      	sxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	da00      	bge.n	80049c4 <locLCD+0x6bc>
 80049c2:	3301      	adds	r3, #1
 80049c4:	105b      	asrs	r3, r3, #1
 80049c6:	b21b      	sxth	r3, r3
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80049ce:	4413      	add	r3, r2
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 80049d6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80049e2:	4413      	add	r3, r2
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 80049f2:	1acb      	subs	r3, r1, r3
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	b21b      	sxth	r3, r3
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	da00      	bge.n	80049fe <locLCD+0x6f6>
 80049fc:	3301      	adds	r3, #1
 80049fe:	105b      	asrs	r3, r3, #1
 8004a00:	b21b      	sxth	r3, r3
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	4413      	add	r3, r2
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
 8004a0c:	f9b7 213e 	ldrsh.w	r2, [r7, #318]	@ 0x13e
 8004a10:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8004a14:	4619      	mov	r1, r3
 8004a16:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004a1a:	440b      	add	r3, r1
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	da07      	bge.n	8004a30 <locLCD+0x728>
 8004a20:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8004a24:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004a28:	4413      	add	r3, r2
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8004a30:	f9b7 213c 	ldrsh.w	r2, [r7, #316]	@ 0x13c
 8004a34:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	b299      	uxth	r1, r3
 8004a3c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004a40:	440b      	add	r3, r1
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	b21b      	sxth	r3, r3
 8004a46:	4619      	mov	r1, r3
 8004a48:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004a4c:	440b      	add	r3, r1
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	da0d      	bge.n	8004a6e <locLCD+0x766>
 8004a52:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004a5e:	4413      	add	r3, r2
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004a66:	4413      	add	r3, r2
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
 8004a6e:	2100      	movs	r1, #0
 8004a70:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8004a74:	f7ff f8b8 	bl	8003be8 <lcdSetTextColor>
 8004a78:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8004a7c:	f8b7 213c 	ldrh.w	r2, [r7, #316]	@ 0x13c
 8004a80:	4611      	mov	r1, r2
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff f930 	bl	8003ce8 <lcdSetCursor>
 8004a88:	4acb      	ldr	r2, [pc, #812]	@ (8004db8 <locLCD+0xab0>)
 8004a8a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8004a8e:	48cb      	ldr	r0, [pc, #812]	@ (8004dbc <locLCD+0xab4>)
 8004a90:	f7ff f80e 	bl	8003ab0 <lcdPrintf>
 8004a94:	f8b7 013e 	ldrh.w	r0, [r7, #318]	@ 0x13e
 8004a98:	f8b7 213c 	ldrh.w	r2, [r7, #316]	@ 0x13c
 8004a9c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004aa0:	4413      	add	r3, r2
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	f7ff f91f 	bl	8003ce8 <lcdSetCursor>
 8004aaa:	4ac5      	ldr	r2, [pc, #788]	@ (8004dc0 <locLCD+0xab8>)
 8004aac:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004ab0:	48c2      	ldr	r0, [pc, #776]	@ (8004dbc <locLCD+0xab4>)
 8004ab2:	f7fe fffd 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_enc1, CELL_X(0), CELL_Y(2), CW, RH);
 8004ab6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004aba:	005b      	lsls	r3, r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004ac2:	4413      	add	r3, r2
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8004aca:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	1acb      	subs	r3, r1, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	da00      	bge.n	8004ad8 <locLCD+0x7d0>
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	105b      	asrs	r3, r3, #1
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	4413      	add	r3, r2
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8004ae4:	f9b7 213a 	ldrsh.w	r2, [r7, #314]	@ 0x13a
 8004ae8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	b299      	uxth	r1, r3
 8004af0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004af4:	440b      	add	r3, r1
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	b21b      	sxth	r3, r3
 8004afa:	4619      	mov	r1, r3
 8004afc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004b00:	440b      	add	r3, r1
 8004b02:	429a      	cmp	r2, r3
 8004b04:	da0d      	bge.n	8004b22 <locLCD+0x81a>
 8004b06:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004b0a:	005b      	lsls	r3, r3, #1
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004b12:	4413      	add	r3, r2
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004b1a:	4413      	add	r3, r2
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8004b22:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8004b26:	3301      	adds	r3, #1
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	4ba6      	ldr	r3, [pc, #664]	@ (8004dc4 <locLCD+0xabc>)
 8004b2c:	801a      	strh	r2, [r3, #0]
 8004b2e:	f8b7 213a 	ldrh.w	r2, [r7, #314]	@ 0x13a
 8004b32:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004b36:	4413      	add	r3, r2
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	4ba2      	ldr	r3, [pc, #648]	@ (8004dc4 <locLCD+0xabc>)
 8004b3c:	805a      	strh	r2, [r3, #2]
 8004b3e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004b42:	3b02      	subs	r3, #2
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	4b9f      	ldr	r3, [pc, #636]	@ (8004dc4 <locLCD+0xabc>)
 8004b48:	809a      	strh	r2, [r3, #4]
 8004b4a:	4a9e      	ldr	r2, [pc, #632]	@ (8004dc4 <locLCD+0xabc>)
 8004b4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004b50:	80d3      	strh	r3, [r2, #6]

    PRINT_2LINES_CENTER(CELL_X(0), CELL_Y(3), CW, RH, "Enc2", "0.0", COLOR_CYAN, COLOR_BLACK);
 8004b52:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8004b56:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	1ad2      	subs	r2, r2, r3
 8004b5e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004b62:	fb92 f3f3 	sdiv	r3, r2, r3
 8004b66:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004b6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	dc02      	bgt.n	8004b78 <locLCD+0x870>
 8004b72:	2301      	movs	r3, #1
 8004b74:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004b78:	2304      	movs	r3, #4
 8004b7a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004b7e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8004b82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b86:	429a      	cmp	r2, r3
 8004b88:	dd03      	ble.n	8004b92 <locLCD+0x88a>
 8004b8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004b8e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004b92:	2303      	movs	r3, #3
 8004b94:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004b98:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8004b9c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	dd03      	ble.n	8004bac <locLCD+0x8a4>
 8004ba4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004ba8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004bac:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8004bb0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004bb4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004bb8:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8004bbc:	fb01 f202 	mul.w	r2, r1, r2
 8004bc0:	601a      	str	r2, [r3, #0]
 8004bc2:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8004bc6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004bca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004bce:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8004bd2:	fb01 f202 	mul.w	r2, r1, r2
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004bdc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004be0:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004be4:	f5a2 7190 	sub.w	r1, r2, #288	@ 0x120
 8004be8:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004bec:	f5a2 728e 	sub.w	r2, r2, #284	@ 0x11c
 8004bf0:	6809      	ldr	r1, [r1, #0]
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	428a      	cmp	r2, r1
 8004bf6:	bfb8      	it	lt
 8004bf8:	460a      	movlt	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004c00:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	b21b      	sxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	da00      	bge.n	8004c18 <locLCD+0x910>
 8004c16:	3301      	adds	r3, #1
 8004c18:	105b      	asrs	r3, r3, #1
 8004c1a:	b21b      	sxth	r3, r3
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8004c22:	4413      	add	r3, r2
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
 8004c2a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c2e:	461a      	mov	r2, r3
 8004c30:	0052      	lsls	r2, r2, #1
 8004c32:	4413      	add	r3, r2
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004c3a:	4413      	add	r3, r2
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8004c4a:	1acb      	subs	r3, r1, r3
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	b21b      	sxth	r3, r3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	da00      	bge.n	8004c56 <locLCD+0x94e>
 8004c54:	3301      	adds	r3, #1
 8004c56:	105b      	asrs	r3, r3, #1
 8004c58:	b21b      	sxth	r3, r3
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	4413      	add	r3, r2
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
 8004c64:	f9b7 212a 	ldrsh.w	r2, [r7, #298]	@ 0x12a
 8004c68:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004c72:	440b      	add	r3, r1
 8004c74:	429a      	cmp	r2, r3
 8004c76:	da07      	bge.n	8004c88 <locLCD+0x980>
 8004c78:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8004c7c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004c80:	4413      	add	r3, r2
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
 8004c88:	f9b7 2128 	ldrsh.w	r2, [r7, #296]	@ 0x128
 8004c8c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c90:	4619      	mov	r1, r3
 8004c92:	0049      	lsls	r1, r1, #1
 8004c94:	440b      	add	r3, r1
 8004c96:	b299      	uxth	r1, r3
 8004c98:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004c9c:	440b      	add	r3, r1
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	b21b      	sxth	r3, r3
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004ca8:	440b      	add	r3, r1
 8004caa:	429a      	cmp	r2, r3
 8004cac:	da0f      	bge.n	8004cce <locLCD+0x9c6>
 8004cae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	0052      	lsls	r2, r2, #1
 8004cb6:	4413      	add	r3, r2
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004cbe:	4413      	add	r3, r2
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004cc6:	4413      	add	r3, r2
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
 8004cce:	2100      	movs	r1, #0
 8004cd0:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8004cd4:	f7fe ff88 	bl	8003be8 <lcdSetTextColor>
 8004cd8:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004cdc:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004ce0:	4611      	mov	r1, r2
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff f800 	bl	8003ce8 <lcdSetCursor>
 8004ce8:	4a37      	ldr	r2, [pc, #220]	@ (8004dc8 <locLCD+0xac0>)
 8004cea:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8004cee:	4833      	ldr	r0, [pc, #204]	@ (8004dbc <locLCD+0xab4>)
 8004cf0:	f7fe fede 	bl	8003ab0 <lcdPrintf>
 8004cf4:	f8b7 012a 	ldrh.w	r0, [r7, #298]	@ 0x12a
 8004cf8:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004cfc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d00:	4413      	add	r3, r2
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	4619      	mov	r1, r3
 8004d06:	f7fe ffef 	bl	8003ce8 <lcdSetCursor>
 8004d0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004dc0 <locLCD+0xab8>)
 8004d0c:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8004d10:	482a      	ldr	r0, [pc, #168]	@ (8004dbc <locLCD+0xab4>)
 8004d12:	f7fe fecd 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_enc2, CELL_X(0), CELL_Y(3), CW, RH);
 8004d16:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	0052      	lsls	r2, r2, #1
 8004d1e:	4413      	add	r3, r2
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004d26:	4413      	add	r3, r2
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8004d2e:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	1acb      	subs	r3, r1, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	da00      	bge.n	8004d3c <locLCD+0xa34>
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	105b      	asrs	r3, r3, #1
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	4413      	add	r3, r2
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 8004d48:	f9b7 2126 	ldrsh.w	r2, [r7, #294]	@ 0x126
 8004d4c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004d50:	4619      	mov	r1, r3
 8004d52:	0049      	lsls	r1, r1, #1
 8004d54:	440b      	add	r3, r1
 8004d56:	b299      	uxth	r1, r3
 8004d58:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004d5c:	440b      	add	r3, r1
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	b21b      	sxth	r3, r3
 8004d62:	4619      	mov	r1, r3
 8004d64:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004d68:	440b      	add	r3, r1
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	da0f      	bge.n	8004d8e <locLCD+0xa86>
 8004d6e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004d72:	461a      	mov	r2, r3
 8004d74:	0052      	lsls	r2, r2, #1
 8004d76:	4413      	add	r3, r2
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004d7e:	4413      	add	r3, r2
 8004d80:	b29a      	uxth	r2, r3
 8004d82:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004d86:	4413      	add	r3, r2
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 8004d8e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8004d92:	3301      	adds	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	4b0d      	ldr	r3, [pc, #52]	@ (8004dcc <locLCD+0xac4>)
 8004d98:	801a      	strh	r2, [r3, #0]
 8004d9a:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 8004d9e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004da2:	4413      	add	r3, r2
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	4b09      	ldr	r3, [pc, #36]	@ (8004dcc <locLCD+0xac4>)
 8004da8:	805a      	strh	r2, [r3, #2]
 8004daa:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004dae:	3b02      	subs	r3, #2
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	4b06      	ldr	r3, [pc, #24]	@ (8004dcc <locLCD+0xac4>)
 8004db4:	809a      	strh	r2, [r3, #4]
 8004db6:	e00b      	b.n	8004dd0 <locLCD+0xac8>
 8004db8:	08024f60 	.word	0x08024f60
 8004dbc:	08024f4c 	.word	0x08024f4c
 8004dc0:	08024f54 	.word	0x08024f54
 8004dc4:	200130e8 	.word	0x200130e8
 8004dc8:	08024f68 	.word	0x08024f68
 8004dcc:	200130f0 	.word	0x200130f0
 8004dd0:	4acd      	ldr	r2, [pc, #820]	@ (8005108 <locLCD+0xe00>)
 8004dd2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004dd6:	80d3      	strh	r3, [r2, #6]


    // ===== Ct 2 =====
    PRINT_2LINES_CENTER(CELL_X(1), CELL_Y(0), CW, RH, "V1", "0.0", COLOR_CYAN, COLOR_BLACK);
 8004dd8:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8004ddc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	1ad2      	subs	r2, r2, r3
 8004de4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004de8:	fb92 f3f3 	sdiv	r3, r2, r3
 8004dec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004df0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	dc02      	bgt.n	8004dfe <locLCD+0xaf6>
 8004df8:	2301      	movs	r3, #1
 8004dfa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004dfe:	2302      	movs	r3, #2
 8004e00:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004e04:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004e08:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	dd03      	ble.n	8004e18 <locLCD+0xb10>
 8004e10:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004e14:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004e18:	2303      	movs	r3, #3
 8004e1a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004e1e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004e22:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004e26:	429a      	cmp	r2, r3
 8004e28:	dd03      	ble.n	8004e32 <locLCD+0xb2a>
 8004e2a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004e2e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004e32:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8004e36:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004e3a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004e3e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004e42:	fb01 f202 	mul.w	r2, r1, r2
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8004e4c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004e50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004e54:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004e58:	fb01 f202 	mul.w	r2, r1, r2
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004e62:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004e66:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004e6a:	f5a2 7196 	sub.w	r1, r2, #300	@ 0x12c
 8004e6e:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8004e72:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8004e76:	6809      	ldr	r1, [r1, #0]
 8004e78:	6812      	ldr	r2, [r2, #0]
 8004e7a:	428a      	cmp	r2, r1
 8004e7c:	bfb8      	it	lt
 8004e7e:	460a      	movlt	r2, r1
 8004e80:	601a      	str	r2, [r3, #0]
 8004e82:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8004e86:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004e8a:	4413      	add	r3, r2
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004e92:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 8004e9e:	1acb      	subs	r3, r1, r3
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	b21b      	sxth	r3, r3
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	da00      	bge.n	8004eaa <locLCD+0xba2>
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	105b      	asrs	r3, r3, #1
 8004eac:	b21b      	sxth	r3, r3
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
 8004eb8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	b21b      	sxth	r3, r3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	da00      	bge.n	8004ed0 <locLCD+0xbc8>
 8004ece:	3301      	adds	r3, #1
 8004ed0:	105b      	asrs	r3, r3, #1
 8004ed2:	b21b      	sxth	r3, r3
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004eda:	4413      	add	r3, r2
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
 8004ee2:	f9b7 2116 	ldrsh.w	r2, [r7, #278]	@ 0x116
 8004ee6:	f8b7 1090 	ldrh.w	r1, [r7, #144]	@ 0x90
 8004eea:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004eee:	440b      	add	r3, r1
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	b21b      	sxth	r3, r3
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004efa:	440b      	add	r3, r1
 8004efc:	429a      	cmp	r2, r3
 8004efe:	da0b      	bge.n	8004f18 <locLCD+0xc10>
 8004f00:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8004f04:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004f08:	4413      	add	r3, r2
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004f10:	4413      	add	r3, r2
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
 8004f18:	f9b7 2114 	ldrsh.w	r2, [r7, #276]	@ 0x114
 8004f1c:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 8004f20:	4619      	mov	r1, r3
 8004f22:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004f26:	440b      	add	r3, r1
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	da07      	bge.n	8004f3c <locLCD+0xc34>
 8004f2c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8004f30:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004f34:	4413      	add	r3, r2
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8004f42:	f7fe fe51 	bl	8003be8 <lcdSetTextColor>
 8004f46:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004f4a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8004f4e:	4611      	mov	r1, r2
 8004f50:	4618      	mov	r0, r3
 8004f52:	f7fe fec9 	bl	8003ce8 <lcdSetCursor>
 8004f56:	4a6d      	ldr	r2, [pc, #436]	@ (800510c <locLCD+0xe04>)
 8004f58:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 8004f5c:	486c      	ldr	r0, [pc, #432]	@ (8005110 <locLCD+0xe08>)
 8004f5e:	f7fe fda7 	bl	8003ab0 <lcdPrintf>
 8004f62:	f8b7 0116 	ldrh.w	r0, [r7, #278]	@ 0x116
 8004f66:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8004f6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004f6e:	4413      	add	r3, r2
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	4619      	mov	r1, r3
 8004f74:	f7fe feb8 	bl	8003ce8 <lcdSetCursor>
 8004f78:	4a66      	ldr	r2, [pc, #408]	@ (8005114 <locLCD+0xe0c>)
 8004f7a:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8004f7e:	4864      	ldr	r0, [pc, #400]	@ (8005110 <locLCD+0xe08>)
 8004f80:	f7fe fd96 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_v1, CELL_X(1), CELL_Y(0), CW, RH);
 8004f84:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8004f88:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	da00      	bge.n	8004f96 <locLCD+0xc8e>
 8004f94:	3301      	adds	r3, #1
 8004f96:	105b      	asrs	r3, r3, #1
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004f9e:	4413      	add	r3, r2
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
 8004fa6:	f9b7 2112 	ldrsh.w	r2, [r7, #274]	@ 0x112
 8004faa:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 8004fae:	4619      	mov	r1, r3
 8004fb0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004fb4:	440b      	add	r3, r1
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	da07      	bge.n	8004fca <locLCD+0xcc2>
 8004fba:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8004fbe:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004fc2:	4413      	add	r3, r2
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
 8004fca:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8004fce:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004fd2:	4413      	add	r3, r2
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	4b4f      	ldr	r3, [pc, #316]	@ (8005118 <locLCD+0xe10>)
 8004fdc:	801a      	strh	r2, [r3, #0]
 8004fde:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8004fe2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004fe6:	4413      	add	r3, r2
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	4b4b      	ldr	r3, [pc, #300]	@ (8005118 <locLCD+0xe10>)
 8004fec:	805a      	strh	r2, [r3, #2]
 8004fee:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004ff2:	3b02      	subs	r3, #2
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	4b48      	ldr	r3, [pc, #288]	@ (8005118 <locLCD+0xe10>)
 8004ff8:	809a      	strh	r2, [r3, #4]
 8004ffa:	4a47      	ldr	r2, [pc, #284]	@ (8005118 <locLCD+0xe10>)
 8004ffc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005000:	80d3      	strh	r3, [r2, #6]

    PRINT_2LINES_CENTER(CELL_X(1), CELL_Y(1), CW, RH, "V2", "0.0", COLOR_CYAN, COLOR_BLACK);
 8005002:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8005006:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	1ad2      	subs	r2, r2, r3
 800500e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005012:	fb92 f3f3 	sdiv	r3, r2, r3
 8005016:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800501a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800501e:	2b00      	cmp	r3, #0
 8005020:	dc02      	bgt.n	8005028 <locLCD+0xd20>
 8005022:	2301      	movs	r3, #1
 8005024:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005028:	2302      	movs	r3, #2
 800502a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800502e:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8005032:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005036:	429a      	cmp	r2, r3
 8005038:	dd03      	ble.n	8005042 <locLCD+0xd3a>
 800503a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800503e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005042:	2303      	movs	r3, #3
 8005044:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005048:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800504c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005050:	429a      	cmp	r2, r3
 8005052:	dd03      	ble.n	800505c <locLCD+0xd54>
 8005054:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005058:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800505c:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8005060:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005064:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8005068:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800506c:	fb01 f202 	mul.w	r2, r1, r2
 8005070:	601a      	str	r2, [r3, #0]
 8005072:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8005076:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800507a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800507e:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8005082:	fb01 f202 	mul.w	r2, r1, r2
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800508c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005090:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005094:	f5a2 719c 	sub.w	r1, r2, #312	@ 0x138
 8005098:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800509c:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80050a0:	6809      	ldr	r1, [r1, #0]
 80050a2:	6812      	ldr	r2, [r2, #0]
 80050a4:	428a      	cmp	r2, r1
 80050a6:	bfb8      	it	lt
 80050a8:	460a      	movlt	r2, r1
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 80050b0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80050b4:	4413      	add	r3, r2
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80050bc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 80050c8:	1acb      	subs	r3, r1, r3
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	b21b      	sxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	da00      	bge.n	80050d4 <locLCD+0xdcc>
 80050d2:	3301      	adds	r3, #1
 80050d4:	105b      	asrs	r3, r3, #1
 80050d6:	b21b      	sxth	r3, r3
 80050d8:	b29b      	uxth	r3, r3
 80050da:	4413      	add	r3, r2
 80050dc:	b29b      	uxth	r3, r3
 80050de:	f8a7 3102 	strh.w	r3, [r7, #258]	@ 0x102
 80050e2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80050e6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80050ea:	4413      	add	r3, r2
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 80050fa:	1acb      	subs	r3, r1, r3
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	b21b      	sxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	da0b      	bge.n	800511c <locLCD+0xe14>
 8005104:	3301      	adds	r3, #1
 8005106:	e009      	b.n	800511c <locLCD+0xe14>
 8005108:	200130f0 	.word	0x200130f0
 800510c:	08024f70 	.word	0x08024f70
 8005110:	08024f4c 	.word	0x08024f4c
 8005114:	08024f54 	.word	0x08024f54
 8005118:	200130f8 	.word	0x200130f8
 800511c:	105b      	asrs	r3, r3, #1
 800511e:	b21b      	sxth	r3, r3
 8005120:	b29b      	uxth	r3, r3
 8005122:	4413      	add	r3, r2
 8005124:	b29b      	uxth	r3, r3
 8005126:	f8a7 3100 	strh.w	r3, [r7, #256]	@ 0x100
 800512a:	f9b7 2102 	ldrsh.w	r2, [r7, #258]	@ 0x102
 800512e:	f8b7 1090 	ldrh.w	r1, [r7, #144]	@ 0x90
 8005132:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005136:	440b      	add	r3, r1
 8005138:	b29b      	uxth	r3, r3
 800513a:	b21b      	sxth	r3, r3
 800513c:	4619      	mov	r1, r3
 800513e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005142:	440b      	add	r3, r1
 8005144:	429a      	cmp	r2, r3
 8005146:	da0b      	bge.n	8005160 <locLCD+0xe58>
 8005148:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 800514c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005150:	4413      	add	r3, r2
 8005152:	b29a      	uxth	r2, r3
 8005154:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005158:	4413      	add	r3, r2
 800515a:	b29b      	uxth	r3, r3
 800515c:	f8a7 3102 	strh.w	r3, [r7, #258]	@ 0x102
 8005160:	f9b7 2100 	ldrsh.w	r2, [r7, #256]	@ 0x100
 8005164:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8005168:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800516c:	440b      	add	r3, r1
 800516e:	b29b      	uxth	r3, r3
 8005170:	b21b      	sxth	r3, r3
 8005172:	4619      	mov	r1, r3
 8005174:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005178:	440b      	add	r3, r1
 800517a:	429a      	cmp	r2, r3
 800517c:	da0b      	bge.n	8005196 <locLCD+0xe8e>
 800517e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005182:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005186:	4413      	add	r3, r2
 8005188:	b29a      	uxth	r2, r3
 800518a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800518e:	4413      	add	r3, r2
 8005190:	b29b      	uxth	r3, r3
 8005192:	f8a7 3100 	strh.w	r3, [r7, #256]	@ 0x100
 8005196:	2100      	movs	r1, #0
 8005198:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 800519c:	f7fe fd24 	bl	8003be8 <lcdSetTextColor>
 80051a0:	f8b7 3102 	ldrh.w	r3, [r7, #258]	@ 0x102
 80051a4:	f8b7 2100 	ldrh.w	r2, [r7, #256]	@ 0x100
 80051a8:	4611      	mov	r1, r2
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fe fd9c 	bl	8003ce8 <lcdSetCursor>
 80051b0:	4ad6      	ldr	r2, [pc, #856]	@ (800550c <locLCD+0x1204>)
 80051b2:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 80051b6:	48d6      	ldr	r0, [pc, #856]	@ (8005510 <locLCD+0x1208>)
 80051b8:	f7fe fc7a 	bl	8003ab0 <lcdPrintf>
 80051bc:	f8b7 0102 	ldrh.w	r0, [r7, #258]	@ 0x102
 80051c0:	f8b7 2100 	ldrh.w	r2, [r7, #256]	@ 0x100
 80051c4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80051c8:	4413      	add	r3, r2
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	4619      	mov	r1, r3
 80051ce:	f7fe fd8b 	bl	8003ce8 <lcdSetCursor>
 80051d2:	4ad0      	ldr	r2, [pc, #832]	@ (8005514 <locLCD+0x120c>)
 80051d4:	f8d7 1104 	ldr.w	r1, [r7, #260]	@ 0x104
 80051d8:	48cd      	ldr	r0, [pc, #820]	@ (8005510 <locLCD+0x1208>)
 80051da:	f7fe fc69 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_v2, CELL_X(1), CELL_Y(1), CW, RH);
 80051de:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80051e2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80051e6:	4413      	add	r3, r2
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 80051ee:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	1acb      	subs	r3, r1, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	da00      	bge.n	80051fc <locLCD+0xef4>
 80051fa:	3301      	adds	r3, #1
 80051fc:	105b      	asrs	r3, r3, #1
 80051fe:	b29b      	uxth	r3, r3
 8005200:	4413      	add	r3, r2
 8005202:	b29b      	uxth	r3, r3
 8005204:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
 8005208:	f9b7 20fe 	ldrsh.w	r2, [r7, #254]	@ 0xfe
 800520c:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8005210:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005214:	440b      	add	r3, r1
 8005216:	b29b      	uxth	r3, r3
 8005218:	b21b      	sxth	r3, r3
 800521a:	4619      	mov	r1, r3
 800521c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005220:	440b      	add	r3, r1
 8005222:	429a      	cmp	r2, r3
 8005224:	da0b      	bge.n	800523e <locLCD+0xf36>
 8005226:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800522a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800522e:	4413      	add	r3, r2
 8005230:	b29a      	uxth	r2, r3
 8005232:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005236:	4413      	add	r3, r2
 8005238:	b29b      	uxth	r3, r3
 800523a:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
 800523e:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8005242:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005246:	4413      	add	r3, r2
 8005248:	b29b      	uxth	r3, r3
 800524a:	3301      	adds	r3, #1
 800524c:	b29a      	uxth	r2, r3
 800524e:	4bb2      	ldr	r3, [pc, #712]	@ (8005518 <locLCD+0x1210>)
 8005250:	801a      	strh	r2, [r3, #0]
 8005252:	f8b7 20fe 	ldrh.w	r2, [r7, #254]	@ 0xfe
 8005256:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800525a:	4413      	add	r3, r2
 800525c:	b29a      	uxth	r2, r3
 800525e:	4bae      	ldr	r3, [pc, #696]	@ (8005518 <locLCD+0x1210>)
 8005260:	805a      	strh	r2, [r3, #2]
 8005262:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005266:	3b02      	subs	r3, #2
 8005268:	b29a      	uxth	r2, r3
 800526a:	4bab      	ldr	r3, [pc, #684]	@ (8005518 <locLCD+0x1210>)
 800526c:	809a      	strh	r2, [r3, #4]
 800526e:	4aaa      	ldr	r2, [pc, #680]	@ (8005518 <locLCD+0x1210>)
 8005270:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005274:	80d3      	strh	r3, [r2, #6]


    // Button Figure
    {
        uint16_t bx = CELL_X(1)+4, by = CELL_Y(2)+4;
 8005276:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 800527a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800527e:	4413      	add	r3, r2
 8005280:	b29a      	uxth	r2, r3
 8005282:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005286:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800528a:	3204      	adds	r2, #4
 800528c:	801a      	strh	r2, [r3, #0]
 800528e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	b29a      	uxth	r2, r3
 8005296:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800529a:	4413      	add	r3, r2
 800529c:	b29a      	uxth	r2, r3
 800529e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052a2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80052a6:	3204      	adds	r2, #4
 80052a8:	801a      	strh	r2, [r3, #0]
        uint16_t bw = CW-8, bh = RH-8;
 80052aa:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052ae:	f5a3 73a1 	sub.w	r3, r3, #322	@ 0x142
 80052b2:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80052b6:	3a08      	subs	r2, #8
 80052b8:	801a      	strh	r2, [r3, #0]
 80052ba:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052be:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80052c2:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80052c6:	3a08      	subs	r2, #8
 80052c8:	801a      	strh	r2, [r3, #0]
        lcdFillRect(bx, by, bw, bh, COLOR_DARKGREY);
 80052ca:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052ce:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80052d2:	f9b3 0000 	ldrsh.w	r0, [r3]
 80052d6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052da:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80052de:	f9b3 1000 	ldrsh.w	r1, [r3]
 80052e2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052e6:	f5a3 73a1 	sub.w	r3, r3, #322	@ 0x142
 80052ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80052ee:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80052f2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80052f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052fa:	f647 34ef 	movw	r4, #31727	@ 0x7bef
 80052fe:	9400      	str	r4, [sp, #0]
 8005300:	f7fe fad0 	bl	80038a4 <lcdFillRect>
        lcdDrawRect(bx, by, bw, bh, COLOR_WHITE);
 8005304:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005308:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800530c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005310:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005314:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8005318:	f9b3 1000 	ldrsh.w	r1, [r3]
 800531c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005320:	f5a3 73a1 	sub.w	r3, r3, #322	@ 0x142
 8005324:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005328:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800532c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005334:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8005338:	9400      	str	r4, [sp, #0]
 800533a:	f7fe fa69 	bl	8003810 <lcdDrawRect>
        PRINT_CENTER_1LINE(bx, by, bw, bh, "Figure", COLOR_DARKGREY, COLOR_DARKGREY);
 800533e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005342:	f5a3 73a1 	sub.w	r3, r3, #322	@ 0x142
 8005346:	881a      	ldrh	r2, [r3, #0]
 8005348:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	1ad2      	subs	r2, r2, r3
 8005350:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005354:	fb92 f3f3 	sdiv	r3, r2, r3
 8005358:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800535c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005360:	2b00      	cmp	r3, #0
 8005362:	dc02      	bgt.n	800536a <locLCD+0x1062>
 8005364:	2301      	movs	r3, #1
 8005366:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800536a:	2306      	movs	r3, #6
 800536c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005370:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8005374:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005378:	429a      	cmp	r2, r3
 800537a:	dd03      	ble.n	8005384 <locLCD+0x107c>
 800537c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005380:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005388:	b29b      	uxth	r3, r3
 800538a:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 800538e:	fb12 f303 	smulbb	r3, r2, r3
 8005392:	b29b      	uxth	r3, r3
 8005394:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005398:	f5a2 72a1 	sub.w	r2, r2, #322	@ 0x142
 800539c:	8812      	ldrh	r2, [r2, #0]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	b21b      	sxth	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	da00      	bge.n	80053aa <locLCD+0x10a2>
 80053a8:	3301      	adds	r3, #1
 80053aa:	105b      	asrs	r3, r3, #1
 80053ac:	b21b      	sxth	r3, r3
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80053b4:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80053b8:	881b      	ldrh	r3, [r3, #0]
 80053ba:	4413      	add	r3, r2
 80053bc:	b29b      	uxth	r3, r3
 80053be:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
 80053c2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80053c6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80053ca:	881a      	ldrh	r2, [r3, #0]
 80053cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	b21b      	sxth	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	da00      	bge.n	80053dc <locLCD+0x10d4>
 80053da:	3301      	adds	r3, #1
 80053dc:	105b      	asrs	r3, r3, #1
 80053de:	b21b      	sxth	r3, r3
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80053e6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	4413      	add	r3, r2
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	3301      	adds	r3, #1
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	f8a7 30f0 	strh.w	r3, [r7, #240]	@ 0xf0
 80053f8:	f9b7 20f2 	ldrsh.w	r2, [r7, #242]	@ 0xf2
 80053fc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005400:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8005404:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005408:	4619      	mov	r1, r3
 800540a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800540e:	440b      	add	r3, r1
 8005410:	429a      	cmp	r2, r3
 8005412:	da0a      	bge.n	800542a <locLCD+0x1122>
 8005414:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005418:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800541c:	881a      	ldrh	r2, [r3, #0]
 800541e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005422:	4413      	add	r3, r2
 8005424:	b29b      	uxth	r3, r3
 8005426:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
 800542a:	f9b7 20f0 	ldrsh.w	r2, [r7, #240]	@ 0xf0
 800542e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005432:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8005436:	f9b3 3000 	ldrsh.w	r3, [r3]
 800543a:	4619      	mov	r1, r3
 800543c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005440:	440b      	add	r3, r1
 8005442:	429a      	cmp	r2, r3
 8005444:	da0a      	bge.n	800545c <locLCD+0x1154>
 8005446:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800544a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800544e:	881a      	ldrh	r2, [r3, #0]
 8005450:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005454:	4413      	add	r3, r2
 8005456:	b29b      	uxth	r3, r3
 8005458:	f8a7 30f0 	strh.w	r3, [r7, #240]	@ 0xf0
 800545c:	f647 31ef 	movw	r1, #31727	@ 0x7bef
 8005460:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8005464:	f7fe fbc0 	bl	8003be8 <lcdSetTextColor>
 8005468:	f8b7 30f2 	ldrh.w	r3, [r7, #242]	@ 0xf2
 800546c:	f8b7 20f0 	ldrh.w	r2, [r7, #240]	@ 0xf0
 8005470:	4611      	mov	r1, r2
 8005472:	4618      	mov	r0, r3
 8005474:	f7fe fc38 	bl	8003ce8 <lcdSetCursor>
 8005478:	4a28      	ldr	r2, [pc, #160]	@ (800551c <locLCD+0x1214>)
 800547a:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 800547e:	4824      	ldr	r0, [pc, #144]	@ (8005510 <locLCD+0x1208>)
 8005480:	f7fe fb16 	bl	8003ab0 <lcdPrintf>
    }

    // Button Controller
    {
        uint16_t bx = CELL_X(1)+4, by = CELL_Y(3)+4;
 8005484:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 8005488:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800548c:	4413      	add	r3, r2
 800548e:	b29a      	uxth	r2, r3
 8005490:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005494:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8005498:	3204      	adds	r2, #4
 800549a:	801a      	strh	r2, [r3, #0]
 800549c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80054a0:	461a      	mov	r2, r3
 80054a2:	0052      	lsls	r2, r2, #1
 80054a4:	4413      	add	r3, r2
 80054a6:	b29a      	uxth	r2, r3
 80054a8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80054ac:	4413      	add	r3, r2
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80054b4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80054b8:	3204      	adds	r2, #4
 80054ba:	801a      	strh	r2, [r3, #0]
        uint16_t bw = CW-8, bh = RH-8;
 80054bc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80054c0:	f5a3 73a5 	sub.w	r3, r3, #330	@ 0x14a
 80054c4:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80054c8:	3a08      	subs	r2, #8
 80054ca:	801a      	strh	r2, [r3, #0]
 80054cc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80054d0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80054d4:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80054d8:	3a08      	subs	r2, #8
 80054da:	801a      	strh	r2, [r3, #0]
        lcdFillRect(bx, by, bw, bh, COLOR_DARKGREY);
 80054dc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80054e0:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 80054e4:	f9b3 0000 	ldrsh.w	r0, [r3]
 80054e8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80054ec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80054f0:	f9b3 1000 	ldrsh.w	r1, [r3]
 80054f4:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80054f8:	f5a3 73a5 	sub.w	r3, r3, #330	@ 0x14a
 80054fc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005500:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005504:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8005508:	e00a      	b.n	8005520 <locLCD+0x1218>
 800550a:	bf00      	nop
 800550c:	08024f74 	.word	0x08024f74
 8005510:	08024f4c 	.word	0x08024f4c
 8005514:	08024f54 	.word	0x08024f54
 8005518:	20013100 	.word	0x20013100
 800551c:	08024f78 	.word	0x08024f78
 8005520:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005524:	f647 34ef 	movw	r4, #31727	@ 0x7bef
 8005528:	9400      	str	r4, [sp, #0]
 800552a:	f7fe f9bb 	bl	80038a4 <lcdFillRect>
        lcdDrawRect(bx, by, bw, bh, COLOR_WHITE);
 800552e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005532:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8005536:	f9b3 0000 	ldrsh.w	r0, [r3]
 800553a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800553e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005542:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005546:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800554a:	f5a3 73a5 	sub.w	r3, r3, #330	@ 0x14a
 800554e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005552:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005556:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800555a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800555e:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8005562:	9400      	str	r4, [sp, #0]
 8005564:	f7fe f954 	bl	8003810 <lcdDrawRect>
        PRINT_CENTER_1LINE(bx, by, bw, bh, "Controller", COLOR_WHITE, COLOR_DARKGREY);
 8005568:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800556c:	f5a3 73a5 	sub.w	r3, r3, #330	@ 0x14a
 8005570:	881a      	ldrh	r2, [r3, #0]
 8005572:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005576:	005b      	lsls	r3, r3, #1
 8005578:	1ad2      	subs	r2, r2, r3
 800557a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800557e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005582:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005586:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800558a:	2b00      	cmp	r3, #0
 800558c:	dc02      	bgt.n	8005594 <locLCD+0x128c>
 800558e:	2301      	movs	r3, #1
 8005590:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005594:	230a      	movs	r3, #10
 8005596:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800559a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800559e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80055a2:	429a      	cmp	r2, r3
 80055a4:	dd03      	ble.n	80055ae <locLCD+0x12a6>
 80055a6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80055aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055ae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 80055b8:	fb12 f303 	smulbb	r3, r2, r3
 80055bc:	b29b      	uxth	r3, r3
 80055be:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 80055c2:	f5a2 72a5 	sub.w	r2, r2, #330	@ 0x14a
 80055c6:	8812      	ldrh	r2, [r2, #0]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	b21b      	sxth	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	da00      	bge.n	80055d4 <locLCD+0x12cc>
 80055d2:	3301      	adds	r3, #1
 80055d4:	105b      	asrs	r3, r3, #1
 80055d6:	b21b      	sxth	r3, r3
 80055d8:	b29a      	uxth	r2, r3
 80055da:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80055de:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 80055e2:	881b      	ldrh	r3, [r3, #0]
 80055e4:	4413      	add	r3, r2
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
 80055ec:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80055f0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80055f4:	881a      	ldrh	r2, [r3, #0]
 80055f6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	b21b      	sxth	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	da00      	bge.n	8005606 <locLCD+0x12fe>
 8005604:	3301      	adds	r3, #1
 8005606:	105b      	asrs	r3, r3, #1
 8005608:	b21b      	sxth	r3, r3
 800560a:	b29a      	uxth	r2, r3
 800560c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005610:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	4413      	add	r3, r2
 8005618:	b29b      	uxth	r3, r3
 800561a:	3301      	adds	r3, #1
 800561c:	b29b      	uxth	r3, r3
 800561e:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
 8005622:	f9b7 20e6 	ldrsh.w	r2, [r7, #230]	@ 0xe6
 8005626:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800562a:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 800562e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005632:	4619      	mov	r1, r3
 8005634:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005638:	440b      	add	r3, r1
 800563a:	429a      	cmp	r2, r3
 800563c:	da0a      	bge.n	8005654 <locLCD+0x134c>
 800563e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005642:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8005646:	881a      	ldrh	r2, [r3, #0]
 8005648:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800564c:	4413      	add	r3, r2
 800564e:	b29b      	uxth	r3, r3
 8005650:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
 8005654:	f9b7 20e4 	ldrsh.w	r2, [r7, #228]	@ 0xe4
 8005658:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800565c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005664:	4619      	mov	r1, r3
 8005666:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800566a:	440b      	add	r3, r1
 800566c:	429a      	cmp	r2, r3
 800566e:	da0a      	bge.n	8005686 <locLCD+0x137e>
 8005670:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005674:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005678:	881a      	ldrh	r2, [r3, #0]
 800567a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800567e:	4413      	add	r3, r2
 8005680:	b29b      	uxth	r3, r3
 8005682:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
 8005686:	f647 31ef 	movw	r1, #31727	@ 0x7bef
 800568a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800568e:	f7fe faab 	bl	8003be8 <lcdSetTextColor>
 8005692:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 8005696:	f8b7 20e4 	ldrh.w	r2, [r7, #228]	@ 0xe4
 800569a:	4611      	mov	r1, r2
 800569c:	4618      	mov	r0, r3
 800569e:	f7fe fb23 	bl	8003ce8 <lcdSetCursor>
 80056a2:	4ac7      	ldr	r2, [pc, #796]	@ (80059c0 <locLCD+0x16b8>)
 80056a4:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80056a8:	48c6      	ldr	r0, [pc, #792]	@ (80059c4 <locLCD+0x16bc>)
 80056aa:	f7fe fa01 	bl	8003ab0 <lcdPrintf>
    }

    // ===== Ct 3 =====
    PRINT_2LINES_CENTER(CELL_X(2), CELL_Y(0), CW, RH, "Odom X", "0.0", COLOR_CYAN, COLOR_BLACK);
 80056ae:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80056b2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80056b6:	005b      	lsls	r3, r3, #1
 80056b8:	1ad2      	subs	r2, r2, r3
 80056ba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80056be:	fb92 f3f3 	sdiv	r3, r2, r3
 80056c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80056c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	dc02      	bgt.n	80056d4 <locLCD+0x13cc>
 80056ce:	2301      	movs	r3, #1
 80056d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80056d4:	2306      	movs	r3, #6
 80056d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80056da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80056de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056e2:	429a      	cmp	r2, r3
 80056e4:	dd03      	ble.n	80056ee <locLCD+0x13e6>
 80056e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80056ee:	2303      	movs	r3, #3
 80056f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056f4:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80056f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056fc:	429a      	cmp	r2, r3
 80056fe:	dd03      	ble.n	8005708 <locLCD+0x1400>
 8005700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005704:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005708:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 800570c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005710:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005714:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005718:	fb01 f202 	mul.w	r2, r1, r2
 800571c:	601a      	str	r2, [r3, #0]
 800571e:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8005722:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005726:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800572a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800572e:	fb01 f202 	mul.w	r2, r1, r2
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005738:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800573c:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005740:	f5a2 71aa 	sub.w	r1, r2, #340	@ 0x154
 8005744:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005748:	f5a2 72a8 	sub.w	r2, r2, #336	@ 0x150
 800574c:	6809      	ldr	r1, [r1, #0]
 800574e:	6812      	ldr	r2, [r2, #0]
 8005750:	428a      	cmp	r2, r1
 8005752:	bfb8      	it	lt
 8005754:	460a      	movlt	r2, r1
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005764:	4413      	add	r3, r2
 8005766:	b29a      	uxth	r2, r3
 8005768:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800576c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	b29b      	uxth	r3, r3
 8005774:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 8005778:	1acb      	subs	r3, r1, r3
 800577a:	b29b      	uxth	r3, r3
 800577c:	b21b      	sxth	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	da00      	bge.n	8005784 <locLCD+0x147c>
 8005782:	3301      	adds	r3, #1
 8005784:	105b      	asrs	r3, r3, #1
 8005786:	b21b      	sxth	r3, r3
 8005788:	b29b      	uxth	r3, r3
 800578a:	4413      	add	r3, r2
 800578c:	b29b      	uxth	r3, r3
 800578e:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
 8005792:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	b29b      	uxth	r3, r3
 800579a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	b21b      	sxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	da00      	bge.n	80057aa <locLCD+0x14a2>
 80057a8:	3301      	adds	r3, #1
 80057aa:	105b      	asrs	r3, r3, #1
 80057ac:	b21b      	sxth	r3, r3
 80057ae:	b29a      	uxth	r2, r3
 80057b0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80057b4:	4413      	add	r3, r2
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
 80057bc:	f9b7 20d6 	ldrsh.w	r2, [r7, #214]	@ 0xd6
 80057c0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80057c4:	005b      	lsls	r3, r3, #1
 80057c6:	b299      	uxth	r1, r3
 80057c8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80057cc:	440b      	add	r3, r1
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	b21b      	sxth	r3, r3
 80057d2:	4619      	mov	r1, r3
 80057d4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80057d8:	440b      	add	r3, r1
 80057da:	429a      	cmp	r2, r3
 80057dc:	da0d      	bge.n	80057fa <locLCD+0x14f2>
 80057de:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80057ea:	4413      	add	r3, r2
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80057f2:	4413      	add	r3, r2
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
 80057fa:	f9b7 20d4 	ldrsh.w	r2, [r7, #212]	@ 0xd4
 80057fe:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 8005802:	4619      	mov	r1, r3
 8005804:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005808:	440b      	add	r3, r1
 800580a:	429a      	cmp	r2, r3
 800580c:	da07      	bge.n	800581e <locLCD+0x1516>
 800580e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005812:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005816:	4413      	add	r3, r2
 8005818:	b29b      	uxth	r3, r3
 800581a:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
 800581e:	2100      	movs	r1, #0
 8005820:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8005824:	f7fe f9e0 	bl	8003be8 <lcdSetTextColor>
 8005828:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 800582c:	f8b7 20d4 	ldrh.w	r2, [r7, #212]	@ 0xd4
 8005830:	4611      	mov	r1, r2
 8005832:	4618      	mov	r0, r3
 8005834:	f7fe fa58 	bl	8003ce8 <lcdSetCursor>
 8005838:	4a63      	ldr	r2, [pc, #396]	@ (80059c8 <locLCD+0x16c0>)
 800583a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800583e:	4861      	ldr	r0, [pc, #388]	@ (80059c4 <locLCD+0x16bc>)
 8005840:	f7fe f936 	bl	8003ab0 <lcdPrintf>
 8005844:	f8b7 00d6 	ldrh.w	r0, [r7, #214]	@ 0xd6
 8005848:	f8b7 20d4 	ldrh.w	r2, [r7, #212]	@ 0xd4
 800584c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005850:	4413      	add	r3, r2
 8005852:	b29b      	uxth	r3, r3
 8005854:	4619      	mov	r1, r3
 8005856:	f7fe fa47 	bl	8003ce8 <lcdSetCursor>
 800585a:	4a5c      	ldr	r2, [pc, #368]	@ (80059cc <locLCD+0x16c4>)
 800585c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8005860:	4858      	ldr	r0, [pc, #352]	@ (80059c4 <locLCD+0x16bc>)
 8005862:	f7fe f925 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_x, CELL_X(2), CELL_Y(0), CW, RH);
 8005866:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 800586a:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 800586e:	005b      	lsls	r3, r3, #1
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	da00      	bge.n	8005878 <locLCD+0x1570>
 8005876:	3301      	adds	r3, #1
 8005878:	105b      	asrs	r3, r3, #1
 800587a:	b29a      	uxth	r2, r3
 800587c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005880:	4413      	add	r3, r2
 8005882:	b29b      	uxth	r3, r3
 8005884:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
 8005888:	f9b7 20d2 	ldrsh.w	r2, [r7, #210]	@ 0xd2
 800588c:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 8005890:	4619      	mov	r1, r3
 8005892:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005896:	440b      	add	r3, r1
 8005898:	429a      	cmp	r2, r3
 800589a:	da07      	bge.n	80058ac <locLCD+0x15a4>
 800589c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80058a0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80058a4:	4413      	add	r3, r2
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
 80058ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80058b8:	4413      	add	r3, r2
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	3301      	adds	r3, #1
 80058be:	b29a      	uxth	r2, r3
 80058c0:	4b43      	ldr	r3, [pc, #268]	@ (80059d0 <locLCD+0x16c8>)
 80058c2:	801a      	strh	r2, [r3, #0]
 80058c4:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	@ 0xd2
 80058c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80058cc:	4413      	add	r3, r2
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	4b3f      	ldr	r3, [pc, #252]	@ (80059d0 <locLCD+0x16c8>)
 80058d2:	805a      	strh	r2, [r3, #2]
 80058d4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80058d8:	3b02      	subs	r3, #2
 80058da:	b29a      	uxth	r2, r3
 80058dc:	4b3c      	ldr	r3, [pc, #240]	@ (80059d0 <locLCD+0x16c8>)
 80058de:	809a      	strh	r2, [r3, #4]
 80058e0:	4a3b      	ldr	r2, [pc, #236]	@ (80059d0 <locLCD+0x16c8>)
 80058e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80058e6:	80d3      	strh	r3, [r2, #6]

    PRINT_2LINES_CENTER(CELL_X(2), CELL_Y(1), CW, RH, "Odom Y", "0.0", COLOR_CYAN, COLOR_BLACK);
 80058e8:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 80058ec:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80058f0:	005b      	lsls	r3, r3, #1
 80058f2:	1ad2      	subs	r2, r2, r3
 80058f4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80058f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80058fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005900:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005904:	2b00      	cmp	r3, #0
 8005906:	dc02      	bgt.n	800590e <locLCD+0x1606>
 8005908:	2301      	movs	r3, #1
 800590a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800590e:	2306      	movs	r3, #6
 8005910:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005914:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005918:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800591c:	429a      	cmp	r2, r3
 800591e:	dd03      	ble.n	8005928 <locLCD+0x1620>
 8005920:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005924:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005928:	2303      	movs	r3, #3
 800592a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800592e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005932:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005936:	429a      	cmp	r2, r3
 8005938:	dd03      	ble.n	8005942 <locLCD+0x163a>
 800593a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800593e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005942:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8005946:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800594a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800594e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005952:	fb01 f202 	mul.w	r2, r1, r2
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 800595c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005960:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005964:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005968:	fb01 f202 	mul.w	r2, r1, r2
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005972:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8005976:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800597a:	f5a2 71b0 	sub.w	r1, r2, #352	@ 0x160
 800597e:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005982:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005986:	6809      	ldr	r1, [r1, #0]
 8005988:	6812      	ldr	r2, [r2, #0]
 800598a:	428a      	cmp	r2, r1
 800598c:	bfb8      	it	lt
 800598e:	460a      	movlt	r2, r1
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800599e:	4413      	add	r3, r2
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80059a6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 80059b2:	1acb      	subs	r3, r1, r3
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	b21b      	sxth	r3, r3
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	da0b      	bge.n	80059d4 <locLCD+0x16cc>
 80059bc:	3301      	adds	r3, #1
 80059be:	e009      	b.n	80059d4 <locLCD+0x16cc>
 80059c0:	08024f80 	.word	0x08024f80
 80059c4:	08024f4c 	.word	0x08024f4c
 80059c8:	08024f8c 	.word	0x08024f8c
 80059cc:	08024f54 	.word	0x08024f54
 80059d0:	20013108 	.word	0x20013108
 80059d4:	105b      	asrs	r3, r3, #1
 80059d6:	b21b      	sxth	r3, r3
 80059d8:	b29b      	uxth	r3, r3
 80059da:	4413      	add	r3, r2
 80059dc:	b29b      	uxth	r3, r3
 80059de:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
 80059e2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80059e6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80059ea:	4413      	add	r3, r2
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80059f2:	005b      	lsls	r3, r3, #1
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 80059fa:	1acb      	subs	r3, r1, r3
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	b21b      	sxth	r3, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	da00      	bge.n	8005a06 <locLCD+0x16fe>
 8005a04:	3301      	adds	r3, #1
 8005a06:	105b      	asrs	r3, r3, #1
 8005a08:	b21b      	sxth	r3, r3
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	4413      	add	r3, r2
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
 8005a14:	f9b7 20c2 	ldrsh.w	r2, [r7, #194]	@ 0xc2
 8005a18:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005a1c:	005b      	lsls	r3, r3, #1
 8005a1e:	b299      	uxth	r1, r3
 8005a20:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005a24:	440b      	add	r3, r1
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	b21b      	sxth	r3, r3
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005a30:	440b      	add	r3, r1
 8005a32:	429a      	cmp	r2, r3
 8005a34:	da0d      	bge.n	8005a52 <locLCD+0x174a>
 8005a36:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005a3a:	005b      	lsls	r3, r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005a42:	4413      	add	r3, r2
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005a4a:	4413      	add	r3, r2
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
 8005a52:	f9b7 20c0 	ldrsh.w	r2, [r7, #192]	@ 0xc0
 8005a56:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8005a5a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005a5e:	440b      	add	r3, r1
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	b21b      	sxth	r3, r3
 8005a64:	4619      	mov	r1, r3
 8005a66:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005a6a:	440b      	add	r3, r1
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	da0b      	bge.n	8005a88 <locLCD+0x1780>
 8005a70:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005a74:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005a78:	4413      	add	r3, r2
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005a80:	4413      	add	r3, r2
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
 8005a88:	2100      	movs	r1, #0
 8005a8a:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8005a8e:	f7fe f8ab 	bl	8003be8 <lcdSetTextColor>
 8005a92:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	@ 0xc2
 8005a96:	f8b7 20c0 	ldrh.w	r2, [r7, #192]	@ 0xc0
 8005a9a:	4611      	mov	r1, r2
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f7fe f923 	bl	8003ce8 <lcdSetCursor>
 8005aa2:	4acb      	ldr	r2, [pc, #812]	@ (8005dd0 <locLCD+0x1ac8>)
 8005aa4:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8005aa8:	48ca      	ldr	r0, [pc, #808]	@ (8005dd4 <locLCD+0x1acc>)
 8005aaa:	f7fe f801 	bl	8003ab0 <lcdPrintf>
 8005aae:	f8b7 00c2 	ldrh.w	r0, [r7, #194]	@ 0xc2
 8005ab2:	f8b7 20c0 	ldrh.w	r2, [r7, #192]	@ 0xc0
 8005ab6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005aba:	4413      	add	r3, r2
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	4619      	mov	r1, r3
 8005ac0:	f7fe f912 	bl	8003ce8 <lcdSetCursor>
 8005ac4:	4ac4      	ldr	r2, [pc, #784]	@ (8005dd8 <locLCD+0x1ad0>)
 8005ac6:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8005aca:	48c2      	ldr	r0, [pc, #776]	@ (8005dd4 <locLCD+0x1acc>)
 8005acc:	f7fd fff0 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_y, CELL_X(2), CELL_Y(1), CW, RH);
 8005ad0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005ad4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005ad8:	4413      	add	r3, r2
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8005ae0:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8005ae4:	005b      	lsls	r3, r3, #1
 8005ae6:	1acb      	subs	r3, r1, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	da00      	bge.n	8005aee <locLCD+0x17e6>
 8005aec:	3301      	adds	r3, #1
 8005aee:	105b      	asrs	r3, r3, #1
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	4413      	add	r3, r2
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 8005afa:	f9b7 20be 	ldrsh.w	r2, [r7, #190]	@ 0xbe
 8005afe:	f8b7 108e 	ldrh.w	r1, [r7, #142]	@ 0x8e
 8005b02:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b06:	440b      	add	r3, r1
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	b21b      	sxth	r3, r3
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005b12:	440b      	add	r3, r1
 8005b14:	429a      	cmp	r2, r3
 8005b16:	da0b      	bge.n	8005b30 <locLCD+0x1828>
 8005b18:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005b1c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b20:	4413      	add	r3, r2
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005b28:	4413      	add	r3, r2
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
 8005b30:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005b3c:	4413      	add	r3, r2
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3301      	adds	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	4ba5      	ldr	r3, [pc, #660]	@ (8005ddc <locLCD+0x1ad4>)
 8005b46:	801a      	strh	r2, [r3, #0]
 8005b48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005b50:	4413      	add	r3, r2
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	4ba1      	ldr	r3, [pc, #644]	@ (8005ddc <locLCD+0x1ad4>)
 8005b56:	805a      	strh	r2, [r3, #2]
 8005b58:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005b5c:	3b02      	subs	r3, #2
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	4b9e      	ldr	r3, [pc, #632]	@ (8005ddc <locLCD+0x1ad4>)
 8005b62:	809a      	strh	r2, [r3, #4]
 8005b64:	4a9d      	ldr	r2, [pc, #628]	@ (8005ddc <locLCD+0x1ad4>)
 8005b66:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005b6a:	80d3      	strh	r3, [r2, #6]

    PRINT_2LINES_CENTER(CELL_X(2), CELL_Y(2), CW, RH, "Yaw",   "0.0", COLOR_CYAN, COLOR_BLACK);
 8005b6c:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8005b70:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	1ad2      	subs	r2, r2, r3
 8005b78:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005b7c:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b84:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	dc02      	bgt.n	8005b92 <locLCD+0x188a>
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b92:	2303      	movs	r3, #3
 8005b94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b98:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	dd03      	ble.n	8005bac <locLCD+0x18a4>
 8005ba4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ba8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005bac:	2303      	movs	r3, #3
 8005bae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005bb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005bb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	dd03      	ble.n	8005bc6 <locLCD+0x18be>
 8005bbe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005bc6:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8005bca:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005bce:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8005bd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005bd6:	fb01 f202 	mul.w	r2, r1, r2
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	f8b7 1094 	ldrh.w	r1, [r7, #148]	@ 0x94
 8005be0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005be4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8005be8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005bec:	fb01 f202 	mul.w	r2, r1, r2
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005bf6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005bfa:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005bfe:	f5a2 71b6 	sub.w	r1, r2, #364	@ 0x16c
 8005c02:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005c06:	f5a2 72b4 	sub.w	r2, r2, #360	@ 0x168
 8005c0a:	6809      	ldr	r1, [r1, #0]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	428a      	cmp	r2, r1
 8005c10:	bfb8      	it	lt
 8005c12:	460a      	movlt	r2, r1
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005c1a:	005b      	lsls	r3, r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005c22:	4413      	add	r3, r2
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005c2a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	f8b7 1088 	ldrh.w	r1, [r7, #136]	@ 0x88
 8005c36:	1acb      	subs	r3, r1, r3
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	b21b      	sxth	r3, r3
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	da00      	bge.n	8005c42 <locLCD+0x193a>
 8005c40:	3301      	adds	r3, #1
 8005c42:	105b      	asrs	r3, r3, #1
 8005c44:	b21b      	sxth	r3, r3
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	4413      	add	r3, r2
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8005c50:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005c54:	005b      	lsls	r3, r3, #1
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005c5c:	4413      	add	r3, r2
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005c64:	005b      	lsls	r3, r3, #1
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8005c6c:	1acb      	subs	r3, r1, r3
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	b21b      	sxth	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	da00      	bge.n	8005c78 <locLCD+0x1970>
 8005c76:	3301      	adds	r3, #1
 8005c78:	105b      	asrs	r3, r3, #1
 8005c7a:	b21b      	sxth	r3, r3
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	4413      	add	r3, r2
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
 8005c86:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8005c8a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005c8e:	005b      	lsls	r3, r3, #1
 8005c90:	b299      	uxth	r1, r3
 8005c92:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005c96:	440b      	add	r3, r1
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	b21b      	sxth	r3, r3
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005ca2:	440b      	add	r3, r1
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	da0d      	bge.n	8005cc4 <locLCD+0x19bc>
 8005ca8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005cb4:	4413      	add	r3, r2
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005cbc:	4413      	add	r3, r2
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8005cc4:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	@ 0xac
 8005cc8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005ccc:	005b      	lsls	r3, r3, #1
 8005cce:	b299      	uxth	r1, r3
 8005cd0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005cd4:	440b      	add	r3, r1
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	b21b      	sxth	r3, r3
 8005cda:	4619      	mov	r1, r3
 8005cdc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005ce0:	440b      	add	r3, r1
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	da0d      	bge.n	8005d02 <locLCD+0x19fa>
 8005ce6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005cea:	005b      	lsls	r3, r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005cf2:	4413      	add	r3, r2
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005cfa:	4413      	add	r3, r2
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
 8005d02:	2100      	movs	r1, #0
 8005d04:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8005d08:	f7fd ff6e 	bl	8003be8 <lcdSetTextColor>
 8005d0c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8005d10:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 8005d14:	4611      	mov	r1, r2
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fd ffe6 	bl	8003ce8 <lcdSetCursor>
 8005d1c:	4a30      	ldr	r2, [pc, #192]	@ (8005de0 <locLCD+0x1ad8>)
 8005d1e:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8005d22:	482c      	ldr	r0, [pc, #176]	@ (8005dd4 <locLCD+0x1acc>)
 8005d24:	f7fd fec4 	bl	8003ab0 <lcdPrintf>
 8005d28:	f8b7 00ae 	ldrh.w	r0, [r7, #174]	@ 0xae
 8005d2c:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 8005d30:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d34:	4413      	add	r3, r2
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	4619      	mov	r1, r3
 8005d3a:	f7fd ffd5 	bl	8003ce8 <lcdSetCursor>
 8005d3e:	4a26      	ldr	r2, [pc, #152]	@ (8005dd8 <locLCD+0x1ad0>)
 8005d40:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8005d44:	4823      	ldr	r0, [pc, #140]	@ (8005dd4 <locLCD+0x1acc>)
 8005d46:	f7fd feb3 	bl	8003ab0 <lcdPrintf>
    STORE_VALUE_RECT(g_val_yaw, CELL_X(2), CELL_Y(2), CW, RH);
 8005d4a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005d56:	4413      	add	r3, r2
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	f8b7 1086 	ldrh.w	r1, [r7, #134]	@ 0x86
 8005d5e:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	1acb      	subs	r3, r1, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	da00      	bge.n	8005d6c <locLCD+0x1a64>
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	105b      	asrs	r3, r3, #1
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	4413      	add	r3, r2
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 8005d78:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	@ 0xaa
 8005d7c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	b299      	uxth	r1, r3
 8005d84:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005d88:	440b      	add	r3, r1
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	b21b      	sxth	r3, r3
 8005d8e:	4619      	mov	r1, r3
 8005d90:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005d94:	440b      	add	r3, r1
 8005d96:	429a      	cmp	r2, r3
 8005d98:	da0d      	bge.n	8005db6 <locLCD+0x1aae>
 8005d9a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005da6:	4413      	add	r3, r2
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005dae:	4413      	add	r3, r2
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 8005db6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005dc2:	4413      	add	r3, r2
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	4b06      	ldr	r3, [pc, #24]	@ (8005de4 <locLCD+0x1adc>)
 8005dcc:	801a      	strh	r2, [r3, #0]
 8005dce:	e00b      	b.n	8005de8 <locLCD+0x1ae0>
 8005dd0:	08024f94 	.word	0x08024f94
 8005dd4:	08024f4c 	.word	0x08024f4c
 8005dd8:	08024f54 	.word	0x08024f54
 8005ddc:	20013110 	.word	0x20013110
 8005de0:	08024f9c 	.word	0x08024f9c
 8005de4:	20013118 	.word	0x20013118
 8005de8:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	@ 0xaa
 8005dec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005df0:	4413      	add	r3, r2
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	4b8d      	ldr	r3, [pc, #564]	@ (800602c <locLCD+0x1d24>)
 8005df6:	805a      	strh	r2, [r3, #2]
 8005df8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005dfc:	3b02      	subs	r3, #2
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	4b8a      	ldr	r3, [pc, #552]	@ (800602c <locLCD+0x1d24>)
 8005e02:	809a      	strh	r2, [r3, #4]
 8005e04:	4a89      	ldr	r2, [pc, #548]	@ (800602c <locLCD+0x1d24>)
 8005e06:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005e0a:	80d3      	strh	r3, [r2, #6]


    // Button Setting PID
    {
        uint16_t bx = CELL_X(2)+4, by = CELL_Y(3)+4;
 8005e0c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005e18:	4413      	add	r3, r2
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e20:	f5a3 73b9 	sub.w	r3, r3, #370	@ 0x172
 8005e24:	3204      	adds	r2, #4
 8005e26:	801a      	strh	r2, [r3, #0]
 8005e28:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	0052      	lsls	r2, r2, #1
 8005e30:	4413      	add	r3, r2
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005e38:	4413      	add	r3, r2
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e40:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e44:	3204      	adds	r2, #4
 8005e46:	801a      	strh	r2, [r3, #0]
        uint16_t bw = CW-8, bh = RH-8;
 8005e48:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e4c:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8005e50:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8005e54:	3a08      	subs	r2, #8
 8005e56:	801a      	strh	r2, [r3, #0]
 8005e58:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e5c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8005e60:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 8005e64:	3a08      	subs	r2, #8
 8005e66:	801a      	strh	r2, [r3, #0]
        lcdFillRect(bx, by, bw, bh, COLOR_DARKGREY);
 8005e68:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e6c:	f5a3 73b9 	sub.w	r3, r3, #370	@ 0x172
 8005e70:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005e74:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e78:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e7c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005e80:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e84:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8005e88:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005e8c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005e90:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8005e94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e98:	f647 34ef 	movw	r4, #31727	@ 0x7bef
 8005e9c:	9400      	str	r4, [sp, #0]
 8005e9e:	f7fd fd01 	bl	80038a4 <lcdFillRect>
        lcdDrawRect(bx, by, bw, bh, COLOR_WHITE);
 8005ea2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005ea6:	f5a3 73b9 	sub.w	r3, r3, #370	@ 0x172
 8005eaa:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005eae:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005eb2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005eb6:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005eba:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005ebe:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8005ec2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005ec6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005eca:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8005ece:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ed2:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8005ed6:	9400      	str	r4, [sp, #0]
 8005ed8:	f7fd fc9a 	bl	8003810 <lcdDrawRect>
        PRINT_CENTER_1LINE(bx, by, bw, bh, "Setting PID", COLOR_WHITE, COLOR_DARKGREY);
 8005edc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005ee0:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8005ee4:	881a      	ldrh	r2, [r3, #0]
 8005ee6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	1ad2      	subs	r2, r2, r3
 8005eee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005ef2:	fb92 f3f3 	sdiv	r3, r2, r3
 8005ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005efa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	dc02      	bgt.n	8005f08 <locLCD+0x1c00>
 8005f02:	2301      	movs	r3, #1
 8005f04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005f08:	230b      	movs	r3, #11
 8005f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f0e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8005f12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f16:	429a      	cmp	r2, r3
 8005f18:	dd03      	ble.n	8005f22 <locLCD+0x1c1a>
 8005f1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8005f2c:	fb12 f303 	smulbb	r3, r2, r3
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 8005f36:	f5a2 72bb 	sub.w	r2, r2, #374	@ 0x176
 8005f3a:	8812      	ldrh	r2, [r2, #0]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	b21b      	sxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	da00      	bge.n	8005f48 <locLCD+0x1c40>
 8005f46:	3301      	adds	r3, #1
 8005f48:	105b      	asrs	r3, r3, #1
 8005f4a:	b21b      	sxth	r3, r3
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005f52:	f5a3 73b9 	sub.w	r3, r3, #370	@ 0x172
 8005f56:	881b      	ldrh	r3, [r3, #0]
 8005f58:	4413      	add	r3, r2
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8005f60:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005f64:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8005f68:	881a      	ldrh	r2, [r3, #0]
 8005f6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	b21b      	sxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	da00      	bge.n	8005f7a <locLCD+0x1c72>
 8005f78:	3301      	adds	r3, #1
 8005f7a:	105b      	asrs	r3, r3, #1
 8005f7c:	b21b      	sxth	r3, r3
 8005f7e:	b29a      	uxth	r2, r3
 8005f80:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005f84:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005f88:	881b      	ldrh	r3, [r3, #0]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3301      	adds	r3, #1
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 8005f96:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	@ 0x9e
 8005f9a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005f9e:	f5a3 73b9 	sub.w	r3, r3, #370	@ 0x172
 8005fa2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005fac:	440b      	add	r3, r1
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	da0a      	bge.n	8005fc8 <locLCD+0x1cc0>
 8005fb2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005fb6:	f5a3 73b9 	sub.w	r3, r3, #370	@ 0x172
 8005fba:	881a      	ldrh	r2, [r3, #0]
 8005fbc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005fc0:	4413      	add	r3, r2
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8005fc8:	f9b7 209c 	ldrsh.w	r2, [r7, #156]	@ 0x9c
 8005fcc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005fd0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fd8:	4619      	mov	r1, r3
 8005fda:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005fde:	440b      	add	r3, r1
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	da0a      	bge.n	8005ffa <locLCD+0x1cf2>
 8005fe4:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8005fe8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fec:	881a      	ldrh	r2, [r3, #0]
 8005fee:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005ff2:	4413      	add	r3, r2
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 8005ffa:	f647 31ef 	movw	r1, #31727	@ 0x7bef
 8005ffe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8006002:	f7fd fdf1 	bl	8003be8 <lcdSetTextColor>
 8006006:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800600a:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 800600e:	4611      	mov	r1, r2
 8006010:	4618      	mov	r0, r3
 8006012:	f7fd fe69 	bl	8003ce8 <lcdSetCursor>
 8006016:	4a06      	ldr	r2, [pc, #24]	@ (8006030 <locLCD+0x1d28>)
 8006018:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800601c:	4805      	ldr	r0, [pc, #20]	@ (8006034 <locLCD+0x1d2c>)
 800601e:	f7fd fd47 	bl	8003ab0 <lcdPrintf>
    #undef MAX_CHARS
    #undef CELL_X
    #undef CELL_Y
	#undef STORE_VALUE_RECT

}
 8006022:	bf00      	nop
 8006024:	f507 77be 	add.w	r7, r7, #380	@ 0x17c
 8006028:	46bd      	mov	sp, r7
 800602a:	bd90      	pop	{r4, r7, pc}
 800602c:	20013118 	.word	0x20013118
 8006030:	08024fa0 	.word	0x08024fa0
 8006034:	08024f4c 	.word	0x08024f4c

08006038 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a04      	ldr	r2, [pc, #16]	@ (8006058 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d101      	bne.n	800604e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800604a:	f002 fdb3 	bl	8008bb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800604e:	bf00      	nop
 8006050:	3708      	adds	r7, #8
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	40001000 	.word	0x40001000

0800605c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006060:	b672      	cpsid	i
}
 8006062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006064:	bf00      	nop
 8006066:	e7fd      	b.n	8006064 <Error_Handler+0x8>

08006068 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8006072:	4b0c      	ldr	r3, [pc, #48]	@ (80060a4 <microros_allocate+0x3c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	461a      	mov	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4413      	add	r3, r2
 800607c:	461a      	mov	r2, r3
 800607e:	4b09      	ldr	r3, [pc, #36]	@ (80060a4 <microros_allocate+0x3c>)
 8006080:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8006082:	4b09      	ldr	r3, [pc, #36]	@ (80060a8 <microros_allocate+0x40>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	461a      	mov	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4413      	add	r3, r2
 800608c:	461a      	mov	r2, r3
 800608e:	4b06      	ldr	r3, [pc, #24]	@ (80060a8 <microros_allocate+0x40>)
 8006090:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f7fa ffee 	bl	8001074 <pvPortMallocMicroROS>
 8006098:	4603      	mov	r3, r0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20013120 	.word	0x20013120
 80060a8:	20013124 	.word	0x20013124

080060ac <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00c      	beq.n	80060d6 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f7fb f907 	bl	80012d0 <getBlockSize>
 80060c2:	4603      	mov	r3, r0
 80060c4:	4a06      	ldr	r2, [pc, #24]	@ (80060e0 <microros_deallocate+0x34>)
 80060c6:	6812      	ldr	r2, [r2, #0]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	461a      	mov	r2, r3
 80060cc:	4b04      	ldr	r3, [pc, #16]	@ (80060e0 <microros_deallocate+0x34>)
 80060ce:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7fb f89d 	bl	8001210 <vPortFreeMicroROS>
  }
}
 80060d6:	bf00      	nop
 80060d8:	3708      	adds	r7, #8
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20013124 	.word	0x20013124

080060e4 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80060f0:	4b15      	ldr	r3, [pc, #84]	@ (8006148 <microros_reallocate+0x64>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	461a      	mov	r2, r3
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	4413      	add	r3, r2
 80060fa:	461a      	mov	r2, r3
 80060fc:	4b12      	ldr	r3, [pc, #72]	@ (8006148 <microros_reallocate+0x64>)
 80060fe:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8006100:	4b12      	ldr	r3, [pc, #72]	@ (800614c <microros_reallocate+0x68>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	461a      	mov	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	4413      	add	r3, r2
 800610a:	461a      	mov	r2, r3
 800610c:	4b0f      	ldr	r3, [pc, #60]	@ (800614c <microros_reallocate+0x68>)
 800610e:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d104      	bne.n	8006120 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8006116:	68b8      	ldr	r0, [r7, #8]
 8006118:	f7fa ffac 	bl	8001074 <pvPortMallocMicroROS>
 800611c:	4603      	mov	r3, r0
 800611e:	e00e      	b.n	800613e <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f7fb f8d5 	bl	80012d0 <getBlockSize>
 8006126:	4603      	mov	r3, r0
 8006128:	4a08      	ldr	r2, [pc, #32]	@ (800614c <microros_reallocate+0x68>)
 800612a:	6812      	ldr	r2, [r2, #0]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	461a      	mov	r2, r3
 8006130:	4b06      	ldr	r3, [pc, #24]	@ (800614c <microros_reallocate+0x68>)
 8006132:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8006134:	68b9      	ldr	r1, [r7, #8]
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f7fb f8e8 	bl	800130c <pvPortReallocMicroROS>
 800613c:	4603      	mov	r3, r0
  }
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	20013120 	.word	0x20013120
 800614c:	20013124 	.word	0x20013124

08006150 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	fb02 f303 	mul.w	r3, r2, r3
 8006164:	4a0c      	ldr	r2, [pc, #48]	@ (8006198 <microros_zero_allocate+0x48>)
 8006166:	6812      	ldr	r2, [r2, #0]
 8006168:	4413      	add	r3, r2
 800616a:	461a      	mov	r2, r3
 800616c:	4b0a      	ldr	r3, [pc, #40]	@ (8006198 <microros_zero_allocate+0x48>)
 800616e:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	fb02 f303 	mul.w	r3, r2, r3
 8006178:	4a08      	ldr	r2, [pc, #32]	@ (800619c <microros_zero_allocate+0x4c>)
 800617a:	6812      	ldr	r2, [r2, #0]
 800617c:	4413      	add	r3, r2
 800617e:	461a      	mov	r2, r3
 8006180:	4b06      	ldr	r3, [pc, #24]	@ (800619c <microros_zero_allocate+0x4c>)
 8006182:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8006184:	68b9      	ldr	r1, [r7, #8]
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f7fb f8ed 	bl	8001366 <pvPortCallocMicroROS>
 800618c:	4603      	mov	r3, r0
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	20013120 	.word	0x20013120
 800619c:	20013124 	.word	0x20013124

080061a0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80061a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80061a4:	b086      	sub	sp, #24
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80061ac:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80061ae:	2300      	movs	r3, #0
 80061b0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80061b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061b6:	a320      	add	r3, pc, #128	@ (adr r3, 8006238 <UTILS_NanosecondsToTimespec+0x98>)
 80061b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061bc:	f7fa fd74 	bl	8000ca8 <__aeabi_ldivmod>
 80061c0:	4602      	mov	r2, r0
 80061c2:	460b      	mov	r3, r1
 80061c4:	6879      	ldr	r1, [r7, #4]
 80061c6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80061ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80061ce:	a31a      	add	r3, pc, #104	@ (adr r3, 8006238 <UTILS_NanosecondsToTimespec+0x98>)
 80061d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d4:	f7fa fd68 	bl	8000ca8 <__aeabi_ldivmod>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	da20      	bge.n	8006226 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	4a11      	ldr	r2, [pc, #68]	@ (8006230 <UTILS_NanosecondsToTimespec+0x90>)
 80061ea:	fb82 1203 	smull	r1, r2, r2, r3
 80061ee:	1712      	asrs	r2, r2, #28
 80061f0:	17db      	asrs	r3, r3, #31
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	3301      	adds	r3, #1
 80061f6:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fe:	6979      	ldr	r1, [r7, #20]
 8006200:	17c8      	asrs	r0, r1, #31
 8006202:	460c      	mov	r4, r1
 8006204:	4605      	mov	r5, r0
 8006206:	ebb2 0804 	subs.w	r8, r2, r4
 800620a:	eb63 0905 	sbc.w	r9, r3, r5
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	4906      	ldr	r1, [pc, #24]	@ (8006234 <UTILS_NanosecondsToTimespec+0x94>)
 800621c:	fb01 f303 	mul.w	r3, r1, r3
 8006220:	441a      	add	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	609a      	str	r2, [r3, #8]
    }
}
 8006226:	bf00      	nop
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006230:	44b82fa1 	.word	0x44b82fa1
 8006234:	3b9aca00 	.word	0x3b9aca00
 8006238:	3b9aca00 	.word	0x3b9aca00
 800623c:	00000000 	.word	0x00000000

08006240 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8006240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006244:	b08e      	sub	sp, #56	@ 0x38
 8006246:	af00      	add	r7, sp, #0
 8006248:	6278      	str	r0, [r7, #36]	@ 0x24
 800624a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 800624c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8006250:	2300      	movs	r3, #0
 8006252:	6013      	str	r3, [r2, #0]
 8006254:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8006256:	f04f 0200 	mov.w	r2, #0
 800625a:	f04f 0300 	mov.w	r3, #0
 800625e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8006262:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006266:	4618      	mov	r0, r3
 8006268:	f00a fad2 	bl	8010810 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 800626c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626e:	17da      	asrs	r2, r3, #31
 8006270:	61bb      	str	r3, [r7, #24]
 8006272:	61fa      	str	r2, [r7, #28]
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	f04f 0300 	mov.w	r3, #0
 800627c:	69b9      	ldr	r1, [r7, #24]
 800627e:	000b      	movs	r3, r1
 8006280:	2200      	movs	r2, #0
 8006282:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8006286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006288:	2200      	movs	r2, #0
 800628a:	461c      	mov	r4, r3
 800628c:	4615      	mov	r5, r2
 800628e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006292:	1911      	adds	r1, r2, r4
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	416b      	adcs	r3, r5
 8006298:	60fb      	str	r3, [r7, #12]
 800629a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800629e:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80062a2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80062a6:	4602      	mov	r2, r0
 80062a8:	460b      	mov	r3, r1
 80062aa:	f04f 0400 	mov.w	r4, #0
 80062ae:	f04f 0500 	mov.w	r5, #0
 80062b2:	015d      	lsls	r5, r3, #5
 80062b4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80062b8:	0154      	lsls	r4, r2, #5
 80062ba:	4622      	mov	r2, r4
 80062bc:	462b      	mov	r3, r5
 80062be:	ebb2 0800 	subs.w	r8, r2, r0
 80062c2:	eb63 0901 	sbc.w	r9, r3, r1
 80062c6:	f04f 0200 	mov.w	r2, #0
 80062ca:	f04f 0300 	mov.w	r3, #0
 80062ce:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80062d2:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80062d6:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80062da:	4690      	mov	r8, r2
 80062dc:	4699      	mov	r9, r3
 80062de:	eb18 0a00 	adds.w	sl, r8, r0
 80062e2:	eb49 0b01 	adc.w	fp, r9, r1
 80062e6:	f04f 0200 	mov.w	r2, #0
 80062ea:	f04f 0300 	mov.w	r3, #0
 80062ee:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80062f2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80062f6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80062fa:	ebb2 040a 	subs.w	r4, r2, sl
 80062fe:	603c      	str	r4, [r7, #0]
 8006300:	eb63 030b 	sbc.w	r3, r3, fp
 8006304:	607b      	str	r3, [r7, #4]
 8006306:	e9d7 4500 	ldrd	r4, r5, [r7]
 800630a:	4623      	mov	r3, r4
 800630c:	181b      	adds	r3, r3, r0
 800630e:	613b      	str	r3, [r7, #16]
 8006310:	462b      	mov	r3, r5
 8006312:	eb41 0303 	adc.w	r3, r1, r3
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	6a3a      	ldr	r2, [r7, #32]
 800631a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800631e:	f7ff ff3f 	bl	80061a0 <UTILS_NanosecondsToTimespec>

    return 0;
 8006322:	2300      	movs	r3, #0
 8006324:	4618      	mov	r0, r3
 8006326:	3738      	adds	r7, #56	@ 0x38
 8006328:	46bd      	mov	sp, r7
 800632a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800632e <clampf>:
#include "motion_profile.h"
#include <math.h>

static inline float clampf(float x, float lo, float hi) {
 800632e:	b480      	push	{r7}
 8006330:	b085      	sub	sp, #20
 8006332:	af00      	add	r7, sp, #0
 8006334:	ed87 0a03 	vstr	s0, [r7, #12]
 8006338:	edc7 0a02 	vstr	s1, [r7, #8]
 800633c:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8006340:	ed97 7a03 	vldr	s14, [r7, #12]
 8006344:	edd7 7a02 	vldr	s15, [r7, #8]
 8006348:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800634c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006350:	d501      	bpl.n	8006356 <clampf+0x28>
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	e00b      	b.n	800636e <clampf+0x40>
    if (x > hi) return hi;
 8006356:	ed97 7a03 	vldr	s14, [r7, #12]
 800635a:	edd7 7a01 	vldr	s15, [r7, #4]
 800635e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006366:	dd01      	ble.n	800636c <clampf+0x3e>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	e000      	b.n	800636e <clampf+0x40>
    return x;
 800636c:	68fb      	ldr	r3, [r7, #12]
}
 800636e:	ee07 3a90 	vmov	s15, r3
 8006372:	eeb0 0a67 	vmov.f32	s0, s15
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <signf_nonzero>:

static inline float signf_nonzero(float x) {
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	ed87 0a01 	vstr	s0, [r7, #4]
    return (x >= 0.0f) ? 1.0f : -1.0f;
 800638a:	edd7 7a01 	vldr	s15, [r7, #4]
 800638e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006396:	db02      	blt.n	800639e <signf_nonzero+0x1e>
 8006398:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800639c:	e000      	b.n	80063a0 <signf_nonzero+0x20>
 800639e:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <signf_nonzero+0x34>)
 80063a0:	ee07 3a90 	vmov	s15, r3
}
 80063a4:	eeb0 0a67 	vmov.f32	s0, s15
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	bf800000 	.word	0xbf800000

080063b8 <MP_Init>:

void MP_Init(MP_State_t* st, float init_pos, float init_vel) {
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80063c4:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!st) return;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d006      	beq.n	80063dc <MP_Init+0x24>
    st->pos_ref = init_pos;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	601a      	str	r2, [r3, #0]
    st->vel_ref = init_vel;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	605a      	str	r2, [r3, #4]
 80063da:	e000      	b.n	80063de <MP_Init+0x26>
    if (!st) return;
 80063dc:	bf00      	nop
}
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <MP_StepVelocity>:

MP_Output_t MP_StepVelocity(const MP_Config_t* cfg, MP_State_t* st, float v_des)
{
 80063e8:	b590      	push	{r4, r7, lr}
 80063ea:	b08f      	sub	sp, #60	@ 0x3c
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	ed87 0a00 	vstr	s0, [r7]
    MP_Output_t out = {0};
 80063f8:	f107 0314 	add.w	r3, r7, #20
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]
 8006400:	605a      	str	r2, [r3, #4]
 8006402:	609a      	str	r2, [r3, #8]
 8006404:	60da      	str	r2, [r3, #12]

    if (!cfg || !st || cfg->dt <= 0.0f || cfg->amax <= 0.0f || cfg->vmax <= 0.0f) {
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d01a      	beq.n	8006442 <MP_StepVelocity+0x5a>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d017      	beq.n	8006442 <MP_StepVelocity+0x5a>
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	edd3 7a00 	vldr	s15, [r3]
 8006418:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800641c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006420:	d90f      	bls.n	8006442 <MP_StepVelocity+0x5a>
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	edd3 7a02 	vldr	s15, [r3, #8]
 8006428:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800642c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006430:	d907      	bls.n	8006442 <MP_StepVelocity+0x5a>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	edd3 7a01 	vldr	s15, [r3, #4]
 8006438:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800643c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006440:	d81f      	bhi.n	8006482 <MP_StepVelocity+0x9a>
        out.pos_next = st ? st->pos_ref : 0.0f;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d002      	beq.n	800644e <MP_StepVelocity+0x66>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	e001      	b.n	8006452 <MP_StepVelocity+0x6a>
 800644e:	f04f 0300 	mov.w	r3, #0
 8006452:	617b      	str	r3, [r7, #20]
        out.vel_next = st ? st->vel_ref : 0.0f;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <MP_StepVelocity+0x78>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	e001      	b.n	8006464 <MP_StepVelocity+0x7c>
 8006460:	f04f 0300 	mov.w	r3, #0
 8006464:	61bb      	str	r3, [r7, #24]
        out.acc_used = 0.0f;
 8006466:	f04f 0300 	mov.w	r3, #0
 800646a:	61fb      	str	r3, [r7, #28]
        out.reached  = 0;
 800646c:	2300      	movs	r3, #0
 800646e:	f887 3020 	strb.w	r3, [r7, #32]
        return out;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	461c      	mov	r4, r3
 8006476:	f107 0314 	add.w	r3, r7, #20
 800647a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800647c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8006480:	e090      	b.n	80065a4 <MP_StepVelocity+0x1bc>
    }

    // Clamp desired velocity
    v_des = clampf(v_des, -cfg->vmax, cfg->vmax);
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	edd3 7a01 	vldr	s15, [r3, #4]
 8006488:	eef1 7a67 	vneg.f32	s15, s15
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006492:	eeb0 1a47 	vmov.f32	s2, s14
 8006496:	eef0 0a67 	vmov.f32	s1, s15
 800649a:	ed97 0a00 	vldr	s0, [r7]
 800649e:	f7ff ff46 	bl	800632e <clampf>
 80064a2:	ed87 0a00 	vstr	s0, [r7]

    float v = st->vel_ref;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	637b      	str	r3, [r7, #52]	@ 0x34
    float dv = v_des - v;
 80064ac:	ed97 7a00 	vldr	s14, [r7]
 80064b0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80064b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064b8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Acceleration-limited ramp
    float a_cmd;
    float max_dv = cfg->amax * cfg->dt;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	ed93 7a02 	vldr	s14, [r3, #8]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	edd3 7a00 	vldr	s15, [r3]
 80064c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064cc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    if (fabsf(dv) <= max_dv) {
 80064d0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80064d4:	eef0 7ae7 	vabs.f32	s15, s15
 80064d8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80064dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064e4:	db0e      	blt.n	8006504 <MP_StepVelocity+0x11c>
        a_cmd = dv / cfg->dt;  // exactly reach v_des this step
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	ed93 7a00 	vldr	s14, [r3]
 80064ec:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80064f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064f4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        v = v_des;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	637b      	str	r3, [r7, #52]	@ 0x34
        out.reached = 1;
 80064fc:	2301      	movs	r3, #1
 80064fe:	f887 3020 	strb.w	r3, [r7, #32]
 8006502:	e01c      	b.n	800653e <MP_StepVelocity+0x156>
    } else {
        a_cmd = signf_nonzero(dv) * cfg->amax;
 8006504:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8006508:	f7ff ff3a 	bl	8006380 <signf_nonzero>
 800650c:	eeb0 7a40 	vmov.f32	s14, s0
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	edd3 7a02 	vldr	s15, [r3, #8]
 8006516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800651a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        v = v + a_cmd * cfg->dt;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	ed93 7a00 	vldr	s14, [r3]
 8006524:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800652c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8006530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006534:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        out.reached = 0;
 8006538:	2300      	movs	r3, #0
 800653a:	f887 3020 	strb.w	r3, [r7, #32]
    }

    // Safety clamp
    v = clampf(v, -cfg->vmax, cfg->vmax);
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	edd3 7a01 	vldr	s15, [r3, #4]
 8006544:	eef1 7a67 	vneg.f32	s15, s15
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	ed93 7a01 	vldr	s14, [r3, #4]
 800654e:	eeb0 1a47 	vmov.f32	s2, s14
 8006552:	eef0 0a67 	vmov.f32	s1, s15
 8006556:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800655a:	f7ff fee8 	bl	800632e <clampf>
 800655e:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34

    // Integrate position reference using updated velocity
    float p = st->pos_ref + v * cfg->dt;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	ed93 7a00 	vldr	s14, [r3]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	edd3 6a00 	vldr	s13, [r3]
 800656e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800657a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    st->vel_ref = v;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006582:	605a      	str	r2, [r3, #4]
    st->pos_ref = p;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006588:	601a      	str	r2, [r3, #0]

    out.vel_next = v;
 800658a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658c:	61bb      	str	r3, [r7, #24]
    out.pos_next = p;
 800658e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006590:	617b      	str	r3, [r7, #20]
    out.acc_used = a_cmd;
 8006592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006594:	61fb      	str	r3, [r7, #28]

    return out;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	461c      	mov	r4, r3
 800659a:	f107 0314 	add.w	r3, r7, #20
 800659e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80065a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	373c      	adds	r7, #60	@ 0x3c
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd90      	pop	{r4, r7, pc}

080065ac <MP_StepPosition>:

MP_Output_t MP_StepPosition(const MP_Config_t* cfg, MP_State_t* st, float pos_des)
{
 80065ac:	b590      	push	{r4, r7, lr}
 80065ae:	b093      	sub	sp, #76	@ 0x4c
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
 80065b8:	ed87 0a00 	vstr	s0, [r7]
    MP_Output_t out = {0};
 80065bc:	f107 0314 	add.w	r3, r7, #20
 80065c0:	2200      	movs	r2, #0
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	605a      	str	r2, [r3, #4]
 80065c6:	609a      	str	r2, [r3, #8]
 80065c8:	60da      	str	r2, [r3, #12]

    if (!cfg || !st || cfg->dt <= 0.0f || cfg->amax <= 0.0f || cfg->vmax <= 0.0f) {
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d01a      	beq.n	8006606 <MP_StepPosition+0x5a>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d017      	beq.n	8006606 <MP_StepPosition+0x5a>
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	edd3 7a00 	vldr	s15, [r3]
 80065dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80065e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e4:	d90f      	bls.n	8006606 <MP_StepPosition+0x5a>
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80065ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80065f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065f4:	d907      	bls.n	8006606 <MP_StepPosition+0x5a>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80065fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006604:	d81f      	bhi.n	8006646 <MP_StepPosition+0x9a>
        out.pos_next = st ? st->pos_ref : 0.0f;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <MP_StepPosition+0x66>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	e001      	b.n	8006616 <MP_StepPosition+0x6a>
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	617b      	str	r3, [r7, #20]
        out.vel_next = st ? st->vel_ref : 0.0f;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <MP_StepPosition+0x78>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	e001      	b.n	8006628 <MP_StepPosition+0x7c>
 8006624:	f04f 0300 	mov.w	r3, #0
 8006628:	61bb      	str	r3, [r7, #24]
        out.acc_used = 0.0f;
 800662a:	f04f 0300 	mov.w	r3, #0
 800662e:	61fb      	str	r3, [r7, #28]
        out.reached  = 0;
 8006630:	2300      	movs	r3, #0
 8006632:	f887 3020 	strb.w	r3, [r7, #32]
        return out;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	461c      	mov	r4, r3
 800663a:	f107 0314 	add.w	r3, r7, #20
 800663e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006640:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8006644:	e11a      	b.n	800687c <MP_StepPosition+0x2d0>
    }

    float p = st->pos_ref;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	63bb      	str	r3, [r7, #56]	@ 0x38
    float v = st->vel_ref;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	637b      	str	r3, [r7, #52]	@ 0x34

    float dist = pos_des - p;                // remaining distance
 8006652:	ed97 7a00 	vldr	s14, [r7]
 8006656:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800665a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800665e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float dir  = (fabsf(dist) < 1e-12f) ? 1.0f : signf_nonzero(dist);
 8006662:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006666:	eef0 7ae7 	vabs.f32	s15, s15
 800666a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8006884 <MP_StepPosition+0x2d8>
 800666e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006676:	d502      	bpl.n	800667e <MP_StepPosition+0xd2>
 8006678:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800667c:	e005      	b.n	800668a <MP_StepPosition+0xde>
 800667e:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006682:	f7ff fe7d 	bl	8006380 <signf_nonzero>
 8006686:	eef0 7a40 	vmov.f32	s15, s0
 800668a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // If already close enough and slow enough -> snap to target
    if (fabsf(dist) <= cfg->pos_eps && fabsf(v) <= cfg->vel_eps) {
 800668e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006692:	eeb0 7ae7 	vabs.f32	s14, s15
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	edd3 7a04 	vldr	s15, [r3, #16]
 800669c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80066a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066a4:	d825      	bhi.n	80066f2 <MP_StepPosition+0x146>
 80066a6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80066aa:	eeb0 7ae7 	vabs.f32	s14, s15
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	edd3 7a03 	vldr	s15, [r3, #12]
 80066b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80066b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066bc:	d819      	bhi.n	80066f2 <MP_StepPosition+0x146>
        st->pos_ref = pos_des;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	683a      	ldr	r2, [r7, #0]
 80066c2:	601a      	str	r2, [r3, #0]
        st->vel_ref = 0.0f;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f04f 0200 	mov.w	r2, #0
 80066ca:	605a      	str	r2, [r3, #4]
        out.pos_next = pos_des;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	617b      	str	r3, [r7, #20]
        out.vel_next = 0.0f;
 80066d0:	f04f 0300 	mov.w	r3, #0
 80066d4:	61bb      	str	r3, [r7, #24]
        out.acc_used = 0.0f;
 80066d6:	f04f 0300 	mov.w	r3, #0
 80066da:	61fb      	str	r3, [r7, #28]
        out.reached  = 1;
 80066dc:	2301      	movs	r3, #1
 80066de:	f887 3020 	strb.w	r3, [r7, #32]
        return out;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	461c      	mov	r4, r3
 80066e6:	f107 0314 	add.w	r3, r7, #20
 80066ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80066f0:	e0c4      	b.n	800687c <MP_StepPosition+0x2d0>
    }

    // Stopping distance needed to brake to 0: d_stop = v^2 / (2*amax)
    float d_stop = (v * v) / (2.0f * cfg->amax);
 80066f2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80066f6:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8006700:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006704:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006708:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // Decide accelerate or decelerate:
    // - If we are close enough that we must brake -> decelerate opposite to current velocity (or toward stopping)
    // - Else accelerate toward target direction
    float a_cmd = 0.0f;
 800670c:	f04f 0300 	mov.w	r3, #0
 8006710:	647b      	str	r3, [r7, #68]	@ 0x44

    // If moving away from target, immediately accelerate back toward target
    if (v * dir < -cfg->vel_eps) {
 8006712:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8006716:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800671a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	edd3 7a03 	vldr	s15, [r3, #12]
 8006724:	eef1 7a67 	vneg.f32	s15, s15
 8006728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800672c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006730:	d509      	bpl.n	8006746 <MP_StepPosition+0x19a>
        a_cmd = dir * cfg->amax;
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	edd3 7a02 	vldr	s15, [r3, #8]
 8006738:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800673c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006740:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8006744:	e039      	b.n	80067ba <MP_StepPosition+0x20e>
    } else {
        // Need to brake if remaining distance is smaller than stopping distance
        if (fabsf(dist) <= d_stop) {
 8006746:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800674a:	eef0 7ae7 	vabs.f32	s15, s15
 800674e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8006752:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800675a:	db25      	blt.n	80067a8 <MP_StepPosition+0x1fc>
            // Brake to stop at target
            if (fabsf(v) > cfg->vel_eps) {
 800675c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006760:	eeb0 7ae7 	vabs.f32	s14, s15
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	edd3 7a03 	vldr	s15, [r3, #12]
 800676a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800676e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006772:	dd0f      	ble.n	8006794 <MP_StepPosition+0x1e8>
                a_cmd = -signf_nonzero(v) * cfg->amax;
 8006774:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8006778:	f7ff fe02 	bl	8006380 <signf_nonzero>
 800677c:	eef0 7a40 	vmov.f32	s15, s0
 8006780:	eeb1 7a67 	vneg.f32	s14, s15
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	edd3 7a02 	vldr	s15, [r3, #8]
 800678a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800678e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 8006792:	e012      	b.n	80067ba <MP_StepPosition+0x20e>
            } else {
                // Very small v, just push toward target
                a_cmd = dir * cfg->amax;
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	edd3 7a02 	vldr	s15, [r3, #8]
 800679a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800679e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 80067a6:	e008      	b.n	80067ba <MP_StepPosition+0x20e>
            }
        } else {
            // Plenty of distance -> accelerate toward target
            a_cmd = dir * cfg->amax;
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80067ae:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80067b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067b6:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        }
    }

    // Integrate velocity
    float v_next = v + a_cmd * cfg->dt;
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	ed93 7a00 	vldr	s14, [r3]
 80067c0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80067c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c8:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80067cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067d0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    v_next = clampf(v_next, -cfg->vmax, cfg->vmax);
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80067da:	eef1 7a67 	vneg.f32	s15, s15
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80067e4:	eeb0 1a47 	vmov.f32	s2, s14
 80067e8:	eef0 0a67 	vmov.f32	s1, s15
 80067ec:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 80067f0:	f7ff fd9d 	bl	800632e <clampf>
 80067f4:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40

    // Integrate position (using new velocity)
    float p_next = p + v_next * cfg->dt;
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	ed93 7a00 	vldr	s14, [r3]
 80067fe:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8006802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006806:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800680a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800680e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Anti-overshoot snap:
    // If we crossed the target this step, snap to target and stop.
    float dist_next = pos_des - p_next;
 8006812:	ed97 7a00 	vldr	s14, [r7]
 8006816:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800681a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800681e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if ((dist * dist_next) < 0.0f) { // sign changed => crossed
 8006822:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006826:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800682a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800682e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006836:	d50b      	bpl.n	8006850 <MP_StepPosition+0x2a4>
        p_next = pos_des;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        v_next = 0.0f;
 800683c:	f04f 0300 	mov.w	r3, #0
 8006840:	643b      	str	r3, [r7, #64]	@ 0x40
        a_cmd  = 0.0f;
 8006842:	f04f 0300 	mov.w	r3, #0
 8006846:	647b      	str	r3, [r7, #68]	@ 0x44
        out.reached = 1;
 8006848:	2301      	movs	r3, #1
 800684a:	f887 3020 	strb.w	r3, [r7, #32]
 800684e:	e002      	b.n	8006856 <MP_StepPosition+0x2aa>
    } else {
        out.reached = 0;
 8006850:	2300      	movs	r3, #0
 8006852:	f887 3020 	strb.w	r3, [r7, #32]
    }

    st->pos_ref = p_next;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800685a:	601a      	str	r2, [r3, #0]
    st->vel_ref = v_next;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006860:	605a      	str	r2, [r3, #4]

    out.pos_next = p_next;
 8006862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006864:	617b      	str	r3, [r7, #20]
    out.vel_next = v_next;
 8006866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006868:	61bb      	str	r3, [r7, #24]
    out.acc_used = a_cmd;
 800686a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800686c:	61fb      	str	r3, [r7, #28]

    return out;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	461c      	mov	r4, r3
 8006872:	f107 0314 	add.w	r3, r7, #20
 8006876:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006878:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	374c      	adds	r7, #76	@ 0x4c
 8006880:	46bd      	mov	sp, r7
 8006882:	bd90      	pop	{r4, r7, pc}
 8006884:	2b8cbccc 	.word	0x2b8cbccc

08006888 <Motor_SetDir>:

// Dng TIM1 Channel 1 & 2
extern TIM_HandleTypeDef htim9;

static void Motor_SetDir(MotorId id, uint8_t dir)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	4603      	mov	r3, r0
 8006890:	460a      	mov	r2, r1
 8006892:	71fb      	strb	r3, [r7, #7]
 8006894:	4613      	mov	r3, r2
 8006896:	71bb      	strb	r3, [r7, #6]
    GPIO_TypeDef *port;
    uint16_t pin;

    if (id == MOTOR_1) {
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d105      	bne.n	80068aa <Motor_SetDir+0x22>
        port = MOTOR1_DIR_GPIO_Port;
 800689e:	4b0d      	ldr	r3, [pc, #52]	@ (80068d4 <Motor_SetDir+0x4c>)
 80068a0:	60fb      	str	r3, [r7, #12]
        pin  = MOTOR1_DIR_Pin;
 80068a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80068a6:	817b      	strh	r3, [r7, #10]
 80068a8:	e004      	b.n	80068b4 <Motor_SetDir+0x2c>
    } else {
        port = MOTOR2_DIR_GPIO_Port;
 80068aa:	4b0a      	ldr	r3, [pc, #40]	@ (80068d4 <Motor_SetDir+0x4c>)
 80068ac:	60fb      	str	r3, [r7, #12]
        pin  = MOTOR2_DIR_Pin;
 80068ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80068b2:	817b      	strh	r3, [r7, #10]
    }

    HAL_GPIO_WritePin(port, pin, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80068b4:	79bb      	ldrb	r3, [r7, #6]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bf14      	ite	ne
 80068ba:	2301      	movne	r3, #1
 80068bc:	2300      	moveq	r3, #0
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	461a      	mov	r2, r3
 80068c2:	897b      	ldrh	r3, [r7, #10]
 80068c4:	4619      	mov	r1, r3
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f003 f8d4 	bl	8009a74 <HAL_GPIO_WritePin>
}
 80068cc:	bf00      	nop
 80068ce:	3710      	adds	r7, #16
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	40021400 	.word	0x40021400

080068d8 <Motor_Init>:

void Motor_Init(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
    // Start PWM cho 2 knh TIM1
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80068dc:	2100      	movs	r1, #0
 80068de:	4808      	ldr	r0, [pc, #32]	@ (8006900 <Motor_Init+0x28>)
 80068e0:	f005 f8f6 	bl	800bad0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80068e4:	2104      	movs	r1, #4
 80068e6:	4806      	ldr	r0, [pc, #24]	@ (8006900 <Motor_Init+0x28>)
 80068e8:	f005 f8f2 	bl	800bad0 <HAL_TIM_PWM_Start>

    // Mc nh: Motor dng
    Motor_SetSpeed(MOTOR_1, 0);
 80068ec:	2100      	movs	r1, #0
 80068ee:	2000      	movs	r0, #0
 80068f0:	f000 f808 	bl	8006904 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_2, 0);
 80068f4:	2100      	movs	r1, #0
 80068f6:	2001      	movs	r0, #1
 80068f8:	f000 f804 	bl	8006904 <Motor_SetSpeed>
}
 80068fc:	bf00      	nop
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	20013534 	.word	0x20013534

08006904 <Motor_SetSpeed>:

void Motor_SetSpeed(MotorId id, int16_t speed)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	4603      	mov	r3, r0
 800690c:	460a      	mov	r2, r1
 800690e:	71fb      	strb	r3, [r7, #7]
 8006910:	4613      	mov	r3, r2
 8006912:	80bb      	strh	r3, [r7, #4]
    // p dng SIGN cho tng motor trc khi x l
    if (id == MOTOR_1) {
 8006914:	79fb      	ldrb	r3, [r7, #7]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d103      	bne.n	8006922 <Motor_SetSpeed+0x1e>
        speed = (int16_t)(MOTOR1_SIGN * speed);
 800691a:	88bb      	ldrh	r3, [r7, #4]
 800691c:	425b      	negs	r3, r3
 800691e:	b29b      	uxth	r3, r3
 8006920:	80bb      	strh	r3, [r7, #4]
    } else {
        speed = (int16_t)(MOTOR2_SIGN * speed);
    }

    // Clamp speed vo [-MOTOR_SPEED_MAX .. MOTOR_SPEED_MAX]
    if (speed >  MOTOR_SPEED_MAX) speed =  MOTOR_SPEED_MAX;
 8006922:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006926:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800692a:	dd02      	ble.n	8006932 <Motor_SetSpeed+0x2e>
 800692c:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8006930:	80bb      	strh	r3, [r7, #4]
    if (speed < -MOTOR_SPEED_MAX) speed = -MOTOR_SPEED_MAX;
 8006932:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006936:	f513 6f96 	cmn.w	r3, #1200	@ 0x4b0
 800693a:	da02      	bge.n	8006942 <Motor_SetSpeed+0x3e>
 800693c:	f64f 3350 	movw	r3, #64336	@ 0xfb50
 8006940:	80bb      	strh	r3, [r7, #4]

    // Xc nh chiu
    uint8_t dir = (speed >= 0) ? 1 : 0;
 8006942:	88bb      	ldrh	r3, [r7, #4]
 8006944:	43db      	mvns	r3, r3
 8006946:	b29b      	uxth	r3, r3
 8006948:	0bdb      	lsrs	r3, r3, #15
 800694a:	b2db      	uxtb	r3, r3
 800694c:	75fb      	strb	r3, [r7, #23]
    int16_t mag = (speed >= 0) ? speed : -speed;   //  ln tuyt i
 800694e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	bfb8      	it	lt
 8006956:	425b      	neglt	r3, r3
 8006958:	b29b      	uxth	r3, r3
 800695a:	82bb      	strh	r3, [r7, #20]

    Motor_SetDir(id, dir);
 800695c:	7dfa      	ldrb	r2, [r7, #23]
 800695e:	79fb      	ldrb	r3, [r7, #7]
 8006960:	4611      	mov	r1, r2
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff ff90 	bl	8006888 <Motor_SetDir>

    // Ly ARR thc t ca TIM1 (v d 1199  1200 mc)
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim9); // = 1199
 8006968:	4b27      	ldr	r3, [pc, #156]	@ (8006a08 <Motor_SetSpeed+0x104>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696e:	613b      	str	r3, [r7, #16]
    uint32_t max_counts = arr + 1U;                  // = 1200
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	3301      	adds	r3, #1
 8006974:	60fb      	str	r3, [r7, #12]

    // Scale t [0..MOTOR_SPEED_MAX]  [0..ARR]
    uint32_t duty_counts = (uint32_t)mag * max_counts / MOTOR_SPEED_MAX;
 8006976:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	fb02 f303 	mul.w	r3, r2, r3
 8006980:	4a22      	ldr	r2, [pc, #136]	@ (8006a0c <Motor_SetSpeed+0x108>)
 8006982:	fba2 2303 	umull	r2, r3, r2, r3
 8006986:	09db      	lsrs	r3, r3, #7
 8006988:	61fb      	str	r3, [r7, #28]
    if (duty_counts > arr) {
 800698a:	69fa      	ldr	r2, [r7, #28]
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	429a      	cmp	r2, r3
 8006990:	d901      	bls.n	8006996 <Motor_SetSpeed+0x92>
        duty_counts = arr;   // m bo khng vt ARR
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	61fb      	str	r3, [r7, #28]
    }

    uint32_t channel;
    if (id == MOTOR_1) {
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d102      	bne.n	80069a2 <Motor_SetSpeed+0x9e>
        channel = TIM_CHANNEL_1;   // PE9
 800699c:	2300      	movs	r3, #0
 800699e:	61bb      	str	r3, [r7, #24]
 80069a0:	e001      	b.n	80069a6 <Motor_SetSpeed+0xa2>
    } else {
        channel = TIM_CHANNEL_2;   // PE11
 80069a2:	2304      	movs	r3, #4
 80069a4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d104      	bne.n	80069b6 <Motor_SetSpeed+0xb2>
 80069ac:	4b16      	ldr	r3, [pc, #88]	@ (8006a08 <Motor_SetSpeed+0x104>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	69fa      	ldr	r2, [r7, #28]
 80069b2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80069b4:	e023      	b.n	80069fe <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	2b04      	cmp	r3, #4
 80069ba:	d104      	bne.n	80069c6 <Motor_SetSpeed+0xc2>
 80069bc:	4b12      	ldr	r3, [pc, #72]	@ (8006a08 <Motor_SetSpeed+0x104>)
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80069c4:	e01b      	b.n	80069fe <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	2b08      	cmp	r3, #8
 80069ca:	d104      	bne.n	80069d6 <Motor_SetSpeed+0xd2>
 80069cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006a08 <Motor_SetSpeed+0x104>)
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80069d4:	e013      	b.n	80069fe <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	2b0c      	cmp	r3, #12
 80069da:	d104      	bne.n	80069e6 <Motor_SetSpeed+0xe2>
 80069dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a08 <Motor_SetSpeed+0x104>)
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80069e4:	e00b      	b.n	80069fe <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	d104      	bne.n	80069f6 <Motor_SetSpeed+0xf2>
 80069ec:	4b06      	ldr	r3, [pc, #24]	@ (8006a08 <Motor_SetSpeed+0x104>)
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80069f4:	e003      	b.n	80069fe <Motor_SetSpeed+0xfa>
    __HAL_TIM_SET_COMPARE(&htim9, channel, duty_counts);
 80069f6:	4b04      	ldr	r3, [pc, #16]	@ (8006a08 <Motor_SetSpeed+0x104>)
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80069fe:	bf00      	nop
 8006a00:	3720      	adds	r7, #32
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	20013534 	.word	0x20013534
 8006a0c:	1b4e81b5 	.word	0x1b4e81b5

08006a10 <wrapAngle>:

// Lu encoder ln trc
static int32_t prevL = 0;
static int32_t prevR = 0;

static float wrapAngle(float a) {
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	ed87 0a01 	vstr	s0, [r7, #4]
    const float PI = 3.1415926f;
 8006a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8006a8c <wrapAngle+0x7c>)
 8006a1c:	60fb      	str	r3, [r7, #12]
    const float TWO_PI = 2.0f * PI;
 8006a1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a22:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006a26:	edc7 7a02 	vstr	s15, [r7, #8]

    while (a > PI)   a -= TWO_PI;
 8006a2a:	e007      	b.n	8006a3c <wrapAngle+0x2c>
 8006a2c:	ed97 7a01 	vldr	s14, [r7, #4]
 8006a30:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a38:	edc7 7a01 	vstr	s15, [r7, #4]
 8006a3c:	ed97 7a01 	vldr	s14, [r7, #4]
 8006a40:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a4c:	dcee      	bgt.n	8006a2c <wrapAngle+0x1c>
    while (a < -PI)  a += TWO_PI;
 8006a4e:	e007      	b.n	8006a60 <wrapAngle+0x50>
 8006a50:	ed97 7a01 	vldr	s14, [r7, #4]
 8006a54:	edd7 7a02 	vldr	s15, [r7, #8]
 8006a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a5c:	edc7 7a01 	vstr	s15, [r7, #4]
 8006a60:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a64:	eef1 7a67 	vneg.f32	s15, s15
 8006a68:	ed97 7a01 	vldr	s14, [r7, #4]
 8006a6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a74:	d4ec      	bmi.n	8006a50 <wrapAngle+0x40>
    return a;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	ee07 3a90 	vmov	s15, r3
}
 8006a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8006a80:	3714      	adds	r7, #20
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40490fda 	.word	0x40490fda

08006a90 <Odometry_Update>:
    odom_y = 0.0f;
    odom_theta = 0.0f;
}

void Odometry_Update(void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	@ 0x28
 8006a94:	af00      	add	r7, sp, #0
    int32_t nowL = Encoder_GetCount(ENCODER_2);
 8006a96:	2001      	movs	r0, #1
 8006a98:	f7fa fe48 	bl	800172c <Encoder_GetCount>
 8006a9c:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t nowR = Encoder_GetCount(ENCODER_1);
 8006a9e:	2000      	movs	r0, #0
 8006aa0:	f7fa fe44 	bl	800172c <Encoder_GetCount>
 8006aa4:	6238      	str	r0, [r7, #32]

    int32_t dTicksL = nowL - prevL;
 8006aa6:	4b45      	ldr	r3, [pc, #276]	@ (8006bbc <Odometry_Update+0x12c>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	61fb      	str	r3, [r7, #28]
    int32_t dTicksR = nowR - prevR;
 8006ab0:	4b43      	ldr	r3, [pc, #268]	@ (8006bc0 <Odometry_Update+0x130>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6a3a      	ldr	r2, [r7, #32]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	61bb      	str	r3, [r7, #24]

    prevL = nowL;
 8006aba:	4a40      	ldr	r2, [pc, #256]	@ (8006bbc <Odometry_Update+0x12c>)
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	6013      	str	r3, [r2, #0]
    prevR = nowR;
 8006ac0:	4a3f      	ldr	r2, [pc, #252]	@ (8006bc0 <Odometry_Update+0x130>)
 8006ac2:	6a3b      	ldr	r3, [r7, #32]
 8006ac4:	6013      	str	r3, [r2, #0]

    // tnh qung ng tng bnh
    float dL = LEFT_SIGN  * (float)dTicksL / TICKS_PER_REV * WHEEL_CIRC_M;
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	ee07 3a90 	vmov	s15, r3
 8006acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ad0:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8006bc4 <Odometry_Update+0x134>
 8006ad4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ad8:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8006bc8 <Odometry_Update+0x138>
 8006adc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ae0:	edc7 7a05 	vstr	s15, [r7, #20]
    float dR = RIGHT_SIGN * (float)dTicksR / TICKS_PER_REV * WHEEL_CIRC_M;
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006aee:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8006bc4 <Odometry_Update+0x134>
 8006af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006af6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006bc8 <Odometry_Update+0x138>
 8006afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006afe:	edc7 7a04 	vstr	s15, [r7, #16]

    float dS  = 0.5f * (dL + dR);
 8006b02:	ed97 7a05 	vldr	s14, [r7, #20]
 8006b06:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b0e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b16:	edc7 7a03 	vstr	s15, [r7, #12]
    float dTh = (dR - dL) / WHEEL_BASE_M;
 8006b1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8006b1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006b26:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8006bcc <Odometry_Update+0x13c>
 8006b2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b2e:	edc7 7a02 	vstr	s15, [r7, #8]

    float mid = odom_theta + 0.5f * dTh;
 8006b32:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b36:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006b3a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006b3e:	4b24      	ldr	r3, [pc, #144]	@ (8006bd0 <Odometry_Update+0x140>)
 8006b40:	edd3 7a00 	vldr	s15, [r3]
 8006b44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b48:	edc7 7a01 	vstr	s15, [r7, #4]

    odom_x     += dS * cosf(mid);
 8006b4c:	ed97 0a01 	vldr	s0, [r7, #4]
 8006b50:	f01d fbb4 	bl	80242bc <cosf>
 8006b54:	eeb0 7a40 	vmov.f32	s14, s0
 8006b58:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b60:	4b1c      	ldr	r3, [pc, #112]	@ (8006bd4 <Odometry_Update+0x144>)
 8006b62:	edd3 7a00 	vldr	s15, [r3]
 8006b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bd4 <Odometry_Update+0x144>)
 8006b6c:	edc3 7a00 	vstr	s15, [r3]
    odom_y     += dS * sinf(mid);
 8006b70:	ed97 0a01 	vldr	s0, [r7, #4]
 8006b74:	f01d fbe6 	bl	8024344 <sinf>
 8006b78:	eeb0 7a40 	vmov.f32	s14, s0
 8006b7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b84:	4b14      	ldr	r3, [pc, #80]	@ (8006bd8 <Odometry_Update+0x148>)
 8006b86:	edd3 7a00 	vldr	s15, [r3]
 8006b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b8e:	4b12      	ldr	r3, [pc, #72]	@ (8006bd8 <Odometry_Update+0x148>)
 8006b90:	edc3 7a00 	vstr	s15, [r3]
    odom_theta  = wrapAngle(odom_theta + dTh);
 8006b94:	4b0e      	ldr	r3, [pc, #56]	@ (8006bd0 <Odometry_Update+0x140>)
 8006b96:	ed93 7a00 	vldr	s14, [r3]
 8006b9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ba6:	f7ff ff33 	bl	8006a10 <wrapAngle>
 8006baa:	eef0 7a40 	vmov.f32	s15, s0
 8006bae:	4b08      	ldr	r3, [pc, #32]	@ (8006bd0 <Odometry_Update+0x140>)
 8006bb0:	edc3 7a00 	vstr	s15, [r3]
}
 8006bb4:	bf00      	nop
 8006bb6:	3728      	adds	r7, #40	@ 0x28
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	20013134 	.word	0x20013134
 8006bc0:	20013138 	.word	0x20013138
 8006bc4:	46dac000 	.word	0x46dac000
 8006bc8:	3ea0d97b 	.word	0x3ea0d97b
 8006bcc:	3e99999a 	.word	0x3e99999a
 8006bd0:	20013130 	.word	0x20013130
 8006bd4:	20013128 	.word	0x20013128
 8006bd8:	2001312c 	.word	0x2001312c

08006bdc <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bec:	6879      	ldr	r1, [r7, #4]
 8006bee:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfa:	6879      	ldr	r1, [r7, #4]
 8006bfc:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006c0c:	f7f9 ffb4 	bl	8000b78 <__aeabi_dcmpgt>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d006      	beq.n	8006c24 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006c1c:	6879      	ldr	r1, [r7, #4]
 8006c1e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 8006c22:	e011      	b.n	8006c48 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006c30:	f7f9 ff84 	bl	8000b3c <__aeabi_dcmplt>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d100      	bne.n	8006c3c <PID_Init+0x60>
}
 8006c3a:	e005      	b.n	8006c48 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006c42:	6879      	ldr	r1, [r7, #4]
 8006c44:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8006c48:	bf00      	nop
 8006c4a:	3708      	adds	r7, #8
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b08a      	sub	sp, #40	@ 0x28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6278      	str	r0, [r7, #36]	@ 0x24
 8006c58:	6239      	str	r1, [r7, #32]
 8006c5a:	61fa      	str	r2, [r7, #28]
 8006c5c:	61bb      	str	r3, [r7, #24]
 8006c5e:	ed87 0b04 	vstr	d0, [r7, #16]
 8006c62:	ed87 1b02 	vstr	d1, [r7, #8]
 8006c66:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	69fa      	ldr	r2, [r7, #28]
 8006c6e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 8006c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c72:	6a3a      	ldr	r2, [r7, #32]
 8006c74:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 8006c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7e:	2200      	movs	r2, #0
 8006c80:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8006c82:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8006cd8 <PID+0x88>
 8006c86:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8006ce0 <PID+0x90>
 8006c8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c8c:	f000 f934 	bl	8006ef8 <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8006c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c92:	2264      	movs	r2, #100	@ 0x64
 8006c94:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 8006c96:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c9e:	f000 fa5b 	bl	8007158 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8006ca2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	ed97 2b00 	vldr	d2, [r7]
 8006cac:	ed97 1b02 	vldr	d1, [r7, #8]
 8006cb0:	ed97 0b04 	vldr	d0, [r7, #16]
 8006cb4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006cb6:	f000 f9a7 	bl	8007008 <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 8006cba:	f001 ff8f 	bl	8008bdc <HAL_GetTick>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	1ad2      	subs	r2, r2, r3
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc8:	605a      	str	r2, [r3, #4]
	
}
 8006cca:	bf00      	nop
 8006ccc:	3728      	adds	r7, #40	@ 0x28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	f3af 8000 	nop.w
 8006cd8:	00000000 	.word	0x00000000
 8006cdc:	406fe000 	.word	0x406fe000
	...

08006ce8 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 8006ce8:	b5b0      	push	{r4, r5, r7, lr}
 8006cea:	b08c      	sub	sp, #48	@ 0x30
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;
	
	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	785b      	ldrb	r3, [r3, #1]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <PID_Compute+0x14>
	{
		return _FALSE;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	e0db      	b.n	8006eb4 <PID_Compute+0x1cc>
	}
	
	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 8006cfc:	f001 ff6e 	bl	8008bdc <HAL_GetTick>
 8006d00:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	623b      	str	r3, [r7, #32]
	
	if (timeChange >= uPID->SampleTime)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	6a3a      	ldr	r2, [r7, #32]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	f0c0 80cd 	bcc.w	8006eb2 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006d2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d30:	f7f9 fada 	bl	80002e8 <__aeabi_dsub>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8006d42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006d46:	f7f9 facf 	bl	80002e8 <__aeabi_dsub>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->OutputSum     += (uPID->Ki * error);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8006d5e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006d62:	f7f9 fc79 	bl	8000658 <__aeabi_dmul>
 8006d66:	4602      	mov	r2, r0
 8006d68:	460b      	mov	r3, r1
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	f7f9 fabd 	bl	80002ec <__adddf3>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	6879      	ldr	r1, [r7, #4]
 8006d78:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d114      	bne.n	8006dae <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8006d90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d94:	f7f9 fc60 	bl	8000658 <__aeabi_dmul>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	4629      	mov	r1, r5
 8006da0:	f7f9 faa2 	bl	80002e8 <__aeabi_dsub>
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		
		if (uPID->OutputSum > uPID->OutMax)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006dba:	f7f9 fedd 	bl	8000b78 <__aeabi_dcmpgt>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d006      	beq.n	8006dd2 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006dca:	6879      	ldr	r1, [r7, #4]
 8006dcc:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8006dd0:	e010      	b.n	8006df4 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006dde:	f7f9 fead 	bl	8000b3c <__aeabi_dcmplt>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d005      	beq.n	8006df4 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006dee:	6879      	ldr	r1, [r7, #4]
 8006df0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }
		
		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00b      	beq.n	8006e14 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8006e02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006e06:	f7f9 fc27 	bl	8000658 <__aeabi_dmul>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8006e12:	e005      	b.n	8006e20 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 8006e14:	f04f 0200 	mov.w	r2, #0
 8006e18:	f04f 0300 	mov.w	r3, #0
 8006e1c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		
		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8006e2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e30:	f7f9 fc12 	bl	8000658 <__aeabi_dmul>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4620      	mov	r0, r4
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	f7f9 fa54 	bl	80002e8 <__aeabi_dsub>
 8006e40:	4602      	mov	r2, r0
 8006e42:	460b      	mov	r3, r1
 8006e44:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006e48:	f7f9 fa50 	bl	80002ec <__adddf3>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	460b      	mov	r3, r1
 8006e50:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		
		if (output > uPID->OutMax)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006e5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006e5e:	f7f9 fe8b 	bl	8000b78 <__aeabi_dcmpgt>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d005      	beq.n	8006e74 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006e6e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8006e72:	e00e      	b.n	8006e92 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006e7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006e7e:	f7f9 fe5d 	bl	8000b3c <__aeabi_dcmplt>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d004      	beq.n	8006e92 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006e8e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }
		
		*uPID->MyOutput = output;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8006e96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e9a:	e9c1 2300 	strd	r2, r3, [r1]
		
		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8006e9e:	6879      	ldr	r1, [r7, #4]
 8006ea0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ea4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eac:	605a      	str	r2, [r3, #4]
		
		return _TRUE;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e000      	b.n	8006eb4 <PID_Compute+0x1cc>
		
	}
	else
	{
		return _FALSE;
 8006eb2:	2300      	movs	r3, #0
	}
	
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3730      	adds	r7, #48	@ 0x30
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bdb0      	pop	{r4, r5, r7, pc}

08006ebc <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8006ec8:	78fb      	ldrb	r3, [r7, #3]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	bf0c      	ite	eq
 8006ece:	2301      	moveq	r3, #1
 8006ed0:	2300      	movne	r3, #0
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8006ed6:	7bfb      	ldrb	r3, [r7, #15]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d006      	beq.n	8006eea <PID_SetMode+0x2e>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	785b      	ldrb	r3, [r3, #1]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d102      	bne.n	8006eea <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f7ff fe79 	bl	8006bdc <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	7bfa      	ldrb	r2, [r7, #15]
 8006eee:	705a      	strb	r2, [r3, #1]
	
}
 8006ef0:	bf00      	nop
 8006ef2:	3710      	adds	r7, #16
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6178      	str	r0, [r7, #20]
 8006f00:	ed87 0b02 	vstr	d0, [r7, #8]
 8006f04:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8006f08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f10:	f7f9 fe28 	bl	8000b64 <__aeabi_dcmpge>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d158      	bne.n	8006fcc <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8006f1a:	6979      	ldr	r1, [r7, #20]
 8006f1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f20:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 8006f24:	6979      	ldr	r1, [r7, #20]
 8006f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f2a:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	785b      	ldrb	r3, [r3, #1]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d04b      	beq.n	8006fce <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006f44:	f7f9 fe18 	bl	8000b78 <__aeabi_dcmpgt>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d007      	beq.n	8006f5e <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006f58:	e9c1 2300 	strd	r2, r3, [r1]
 8006f5c:	e012      	b.n	8006f84 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006f6c:	f7f9 fde6 	bl	8000b3c <__aeabi_dcmplt>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d006      	beq.n	8006f84 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006f80:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006f90:	f7f9 fdf2 	bl	8000b78 <__aeabi_dcmpgt>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d006      	beq.n	8006fa8 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8006fa0:	6979      	ldr	r1, [r7, #20]
 8006fa2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8006fa6:	e012      	b.n	8006fce <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006fb4:	f7f9 fdc2 	bl	8000b3c <__aeabi_dcmplt>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d007      	beq.n	8006fce <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8006fc4:	6979      	ldr	r1, [r7, #20]
 8006fc6:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8006fca:	e000      	b.n	8006fce <PID_SetOutputLimits+0xd6>
		return;
 8006fcc:	bf00      	nop
		}
		else { }
		
	}
	
}
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <PID_SetTunings>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b088      	sub	sp, #32
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	61f8      	str	r0, [r7, #28]
 8006fdc:	ed87 0b04 	vstr	d0, [r7, #16]
 8006fe0:	ed87 1b02 	vstr	d1, [r7, #8]
 8006fe4:	ed87 2b00 	vstr	d2, [r7]
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	789b      	ldrb	r3, [r3, #2]
 8006fec:	4619      	mov	r1, r3
 8006fee:	ed97 2b00 	vldr	d2, [r7]
 8006ff2:	ed97 1b02 	vldr	d1, [r7, #8]
 8006ff6:	ed97 0b04 	vldr	d0, [r7, #16]
 8006ffa:	69f8      	ldr	r0, [r7, #28]
 8006ffc:	f000 f804 	bl	8007008 <PID_SetTunings2>
}
 8007000:	bf00      	nop
 8007002:	3720      	adds	r7, #32
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <PID_SetTunings2>:
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b08a      	sub	sp, #40	@ 0x28
 800700c:	af00      	add	r7, sp, #0
 800700e:	61f8      	str	r0, [r7, #28]
 8007010:	ed87 0b04 	vstr	d0, [r7, #16]
 8007014:	ed87 1b02 	vstr	d1, [r7, #8]
 8007018:	ed87 2b00 	vstr	d2, [r7]
 800701c:	460b      	mov	r3, r1
 800701e:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8007020:	f04f 0200 	mov.w	r2, #0
 8007024:	f04f 0300 	mov.w	r3, #0
 8007028:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800702c:	f7f9 fd86 	bl	8000b3c <__aeabi_dcmplt>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	f040 8089 	bne.w	800714a <PID_SetTunings2+0x142>
 8007038:	f04f 0200 	mov.w	r2, #0
 800703c:	f04f 0300 	mov.w	r3, #0
 8007040:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007044:	f7f9 fd7a 	bl	8000b3c <__aeabi_dcmplt>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d17d      	bne.n	800714a <PID_SetTunings2+0x142>
 800704e:	f04f 0200 	mov.w	r2, #0
 8007052:	f04f 0300 	mov.w	r3, #0
 8007056:	e9d7 0100 	ldrd	r0, r1, [r7]
 800705a:	f7f9 fd6f 	bl	8000b3c <__aeabi_dcmplt>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d172      	bne.n	800714a <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	7efa      	ldrb	r2, [r7, #27]
 8007068:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800706a:	7efb      	ldrb	r3, [r7, #27]
 800706c:	2b01      	cmp	r3, #1
 800706e:	bf0c      	ite	eq
 8007070:	2301      	moveq	r3, #1
 8007072:	2300      	movne	r3, #0
 8007074:	b2db      	uxtb	r3, r3
 8007076:	461a      	mov	r2, r3
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800707c:	69f9      	ldr	r1, [r7, #28]
 800707e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007082:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8007086:	69f9      	ldr	r1, [r7, #28]
 8007088:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800708c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8007090:	69f9      	ldr	r1, [r7, #28]
 8007092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007096:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7f9 fa60 	bl	8000564 <__aeabi_ui2d>
 80070a4:	f04f 0200 	mov.w	r2, #0
 80070a8:	4b2a      	ldr	r3, [pc, #168]	@ (8007154 <PID_SetTunings2+0x14c>)
 80070aa:	f7f9 fbff 	bl	80008ac <__aeabi_ddiv>
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 80070b6:	69f9      	ldr	r1, [r7, #28]
 80070b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80070bc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 80070c0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070c8:	f7f9 fac6 	bl	8000658 <__aeabi_dmul>
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	69f9      	ldr	r1, [r7, #28]
 80070d2:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 80070d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070de:	f7f9 fbe5 	bl	80008ac <__aeabi_ddiv>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	69f9      	ldr	r1, [r7, #28]
 80070e8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	78db      	ldrb	r3, [r3, #3]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d12b      	bne.n	800714c <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80070fa:	f04f 0000 	mov.w	r0, #0
 80070fe:	f04f 0100 	mov.w	r1, #0
 8007102:	f7f9 f8f1 	bl	80002e8 <__aeabi_dsub>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	69f9      	ldr	r1, [r7, #28]
 800710c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8007116:	f04f 0000 	mov.w	r0, #0
 800711a:	f04f 0100 	mov.w	r1, #0
 800711e:	f7f9 f8e3 	bl	80002e8 <__aeabi_dsub>
 8007122:	4602      	mov	r2, r0
 8007124:	460b      	mov	r3, r1
 8007126:	69f9      	ldr	r1, [r7, #28]
 8007128:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8007132:	f04f 0000 	mov.w	r0, #0
 8007136:	f04f 0100 	mov.w	r1, #0
 800713a:	f7f9 f8d5 	bl	80002e8 <__aeabi_dsub>
 800713e:	4602      	mov	r2, r0
 8007140:	460b      	mov	r3, r1
 8007142:	69f9      	ldr	r1, [r7, #28]
 8007144:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8007148:	e000      	b.n	800714c <PID_SetTunings2+0x144>
		return;
 800714a:	bf00      	nop
		
	}
	
}
 800714c:	3728      	adds	r7, #40	@ 0x28
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	408f4000 	.word	0x408f4000

08007158 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	460b      	mov	r3, r1
 8007162:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	785b      	ldrb	r3, [r3, #1]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d02e      	beq.n	80071ca <PID_SetControllerDirection+0x72>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	78db      	ldrb	r3, [r3, #3]
 8007170:	78fa      	ldrb	r2, [r7, #3]
 8007172:	429a      	cmp	r2, r3
 8007174:	d029      	beq.n	80071ca <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800717c:	f04f 0000 	mov.w	r0, #0
 8007180:	f04f 0100 	mov.w	r1, #0
 8007184:	f7f9 f8b0 	bl	80002e8 <__aeabi_dsub>
 8007188:	4602      	mov	r2, r0
 800718a:	460b      	mov	r3, r1
 800718c:	6879      	ldr	r1, [r7, #4]
 800718e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8007198:	f04f 0000 	mov.w	r0, #0
 800719c:	f04f 0100 	mov.w	r1, #0
 80071a0:	f7f9 f8a2 	bl	80002e8 <__aeabi_dsub>
 80071a4:	4602      	mov	r2, r0
 80071a6:	460b      	mov	r3, r1
 80071a8:	6879      	ldr	r1, [r7, #4]
 80071aa:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80071b4:	f04f 0000 	mov.w	r0, #0
 80071b8:	f04f 0100 	mov.w	r1, #0
 80071bc:	f7f9 f894 	bl	80002e8 <__aeabi_dsub>
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	6879      	ldr	r1, [r7, #4]
 80071c6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	78fa      	ldrb	r2, [r7, #3]
 80071ce:	70da      	strb	r2, [r3, #3]
	
}
 80071d0:	bf00      	nop
 80071d2:	3708      	adds	r7, #8
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 80071d8:	b5b0      	push	{r4, r5, r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	dd2e      	ble.n	8007246 <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 80071e8:	6838      	ldr	r0, [r7, #0]
 80071ea:	f7f9 f9cb 	bl	8000584 <__aeabi_i2d>
 80071ee:	4604      	mov	r4, r0
 80071f0:	460d      	mov	r5, r1
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7f9 f9b4 	bl	8000564 <__aeabi_ui2d>
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	4620      	mov	r0, r4
 8007202:	4629      	mov	r1, r5
 8007204:	f7f9 fb52 	bl	80008ac <__aeabi_ddiv>
 8007208:	4602      	mov	r2, r0
 800720a:	460b      	mov	r3, r1
 800720c:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8007216:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800721a:	f7f9 fa1d 	bl	8000658 <__aeabi_dmul>
 800721e:	4602      	mov	r2, r0
 8007220:	460b      	mov	r3, r1
 8007222:	6879      	ldr	r1, [r7, #4]
 8007224:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800722e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007232:	f7f9 fb3b 	bl	80008ac <__aeabi_ddiv>
 8007236:	4602      	mov	r2, r0
 8007238:	460b      	mov	r3, r1
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8007240:	683a      	ldr	r2, [r7, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	609a      	str	r2, [r3, #8]
		
	}
	
}
 8007246:	bf00      	nop
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007250 <PS2_Select>:
// ====== USER PIN MAP (as you specified) ======
// CS/ATT = PG0
#define PS2_CS_GPIO_Port   GPIOG
#define PS2_CS_Pin         GPIO_PIN_0

static inline void PS2_Select(void)   { HAL_GPIO_WritePin(PS2_CS_GPIO_Port, PS2_CS_Pin, GPIO_PIN_RESET); }
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
 8007254:	2200      	movs	r2, #0
 8007256:	2101      	movs	r1, #1
 8007258:	4802      	ldr	r0, [pc, #8]	@ (8007264 <PS2_Select+0x14>)
 800725a:	f002 fc0b 	bl	8009a74 <HAL_GPIO_WritePin>
 800725e:	bf00      	nop
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	40021800 	.word	0x40021800

08007268 <PS2_Deselect>:
static inline void PS2_Deselect(void) { HAL_GPIO_WritePin(PS2_CS_GPIO_Port, PS2_CS_Pin, GPIO_PIN_SET);   }
 8007268:	b580      	push	{r7, lr}
 800726a:	af00      	add	r7, sp, #0
 800726c:	2201      	movs	r2, #1
 800726e:	2101      	movs	r1, #1
 8007270:	4802      	ldr	r0, [pc, #8]	@ (800727c <PS2_Deselect+0x14>)
 8007272:	f002 fbff 	bl	8009a74 <HAL_GPIO_WritePin>
 8007276:	bf00      	nop
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	40021800 	.word	0x40021800

08007280 <delay_us>:

// ====== Microsecond delay (DWT with safe fallback, never deadlocks) ======
static void delay_us(uint32_t us)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  // Try to enable DWT CYCCNT
  if ((DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk) == 0) {
 8007288:	4b21      	ldr	r3, [pc, #132]	@ (8007310 <delay_us+0x90>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	2b00      	cmp	r3, #0
 8007292:	d10e      	bne.n	80072b2 <delay_us+0x32>
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8007294:	4b1f      	ldr	r3, [pc, #124]	@ (8007314 <delay_us+0x94>)
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	4a1e      	ldr	r2, [pc, #120]	@ (8007314 <delay_us+0x94>)
 800729a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800729e:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 80072a0:	4b1b      	ldr	r3, [pc, #108]	@ (8007310 <delay_us+0x90>)
 80072a2:	2200      	movs	r2, #0
 80072a4:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80072a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007310 <delay_us+0x90>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a19      	ldr	r2, [pc, #100]	@ (8007310 <delay_us+0x90>)
 80072ac:	f043 0301 	orr.w	r3, r3, #1
 80072b0:	6013      	str	r3, [r2, #0]
  }

  uint32_t cycles = (HAL_RCC_GetHCLKFreq() / 1000000U) * us;
 80072b2:	f003 f9eb 	bl	800a68c <HAL_RCC_GetHCLKFreq>
 80072b6:	4603      	mov	r3, r0
 80072b8:	4a17      	ldr	r2, [pc, #92]	@ (8007318 <delay_us+0x98>)
 80072ba:	fba2 2303 	umull	r2, r3, r2, r3
 80072be:	0c9a      	lsrs	r2, r3, #18
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	fb02 f303 	mul.w	r3, r2, r3
 80072c6:	617b      	str	r3, [r7, #20]
  uint32_t start  = DWT->CYCCNT;
 80072c8:	4b11      	ldr	r3, [pc, #68]	@ (8007310 <delay_us+0x90>)
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	613b      	str	r3, [r7, #16]

  // If CYCCNT is NOT running  bounded NOP fallback
  if (DWT->CYCCNT == start) {
 80072ce:	4b10      	ldr	r3, [pc, #64]	@ (8007310 <delay_us+0x90>)
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d111      	bne.n	80072fc <delay_us+0x7c>
    for (volatile uint32_t i = 0; i < (cycles / 6U + 1U); i++) {
 80072d8:	2300      	movs	r3, #0
 80072da:	60fb      	str	r3, [r7, #12]
 80072dc:	e003      	b.n	80072e6 <delay_us+0x66>
      __NOP();
 80072de:	bf00      	nop
    for (volatile uint32_t i = 0; i < (cycles / 6U + 1U); i++) {
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	3301      	adds	r3, #1
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	4a0c      	ldr	r2, [pc, #48]	@ (800731c <delay_us+0x9c>)
 80072ea:	fba2 2303 	umull	r2, r3, r2, r3
 80072ee:	089b      	lsrs	r3, r3, #2
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d8f2      	bhi.n	80072de <delay_us+0x5e>
    }
    return;
 80072f8:	e007      	b.n	800730a <delay_us+0x8a>
  }

  while ((uint32_t)(DWT->CYCCNT - start) < cycles) {
    __NOP();
 80072fa:	bf00      	nop
  while ((uint32_t)(DWT->CYCCNT - start) < cycles) {
 80072fc:	4b04      	ldr	r3, [pc, #16]	@ (8007310 <delay_us+0x90>)
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	1ad3      	subs	r3, r2, r3
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	429a      	cmp	r2, r3
 8007308:	d8f7      	bhi.n	80072fa <delay_us+0x7a>
  }
}
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	e0001000 	.word	0xe0001000
 8007314:	e000edf0 	.word	0xe000edf0
 8007318:	431bde83 	.word	0x431bde83
 800731c:	aaaaaaab 	.word	0xaaaaaaab

08007320 <ps2_transfer>:

// ====== Low-level transfer: keep CS low for entire frame ======
static bool ps2_transfer(PS2X_Handle *ps2, const uint8_t *tx, uint8_t *rx, uint8_t len)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b088      	sub	sp, #32
 8007324:	af02      	add	r7, sp, #8
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
 800732c:	70fb      	strb	r3, [r7, #3]
  PS2_Select();
 800732e:	f7ff ff8f 	bl	8007250 <PS2_Select>
  delay_us(10);
 8007332:	200a      	movs	r0, #10
 8007334:	f7ff ffa4 	bl	8007280 <delay_us>

  for (uint8_t i = 0; i < len; i++) {
 8007338:	2300      	movs	r3, #0
 800733a:	75fb      	strb	r3, [r7, #23]
 800733c:	e038      	b.n	80073b0 <ps2_transfer+0x90>
    uint8_t t = tx ? tx[i] : 0x00;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d004      	beq.n	800734e <ps2_transfer+0x2e>
 8007344:	7dfb      	ldrb	r3, [r7, #23]
 8007346:	68ba      	ldr	r2, [r7, #8]
 8007348:	4413      	add	r3, r2
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	e000      	b.n	8007350 <ps2_transfer+0x30>
 800734e:	2300      	movs	r3, #0
 8007350:	757b      	strb	r3, [r7, #21]
    uint8_t r = 0xFF;
 8007352:	23ff      	movs	r3, #255	@ 0xff
 8007354:	753b      	strb	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(ps2->hspi, &t, &r, 1, 5);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6818      	ldr	r0, [r3, #0]
 800735a:	f107 0214 	add.w	r2, r7, #20
 800735e:	f107 0115 	add.w	r1, r7, #21
 8007362:	2305      	movs	r3, #5
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	2301      	movs	r3, #1
 8007368:	f003 fe91 	bl	800b08e <HAL_SPI_TransmitReceive>
 800736c:	4603      	mov	r3, r0
 800736e:	75bb      	strb	r3, [r7, #22]
    ps2->last_spi_status = st;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	7dba      	ldrb	r2, [r7, #22]
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    if (st != HAL_OK) {
 8007378:	7dbb      	ldrb	r3, [r7, #22]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00a      	beq.n	8007394 <ps2_transfer+0x74>
      ps2->last_err = PS2_FAIL_SPI;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      PS2_Deselect();
 8007386:	f7ff ff6f 	bl	8007268 <PS2_Deselect>
      delay_us(50);
 800738a:	2032      	movs	r0, #50	@ 0x32
 800738c:	f7ff ff78 	bl	8007280 <delay_us>
      return false;
 8007390:	2300      	movs	r3, #0
 8007392:	e01a      	b.n	80073ca <ps2_transfer+0xaa>
    }

    if (rx) rx[i] = r;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d004      	beq.n	80073a4 <ps2_transfer+0x84>
 800739a:	7dfb      	ldrb	r3, [r7, #23]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	4413      	add	r3, r2
 80073a0:	7d3a      	ldrb	r2, [r7, #20]
 80073a2:	701a      	strb	r2, [r3, #0]

    // PS2 likes small inter-byte gap
    delay_us(10);
 80073a4:	200a      	movs	r0, #10
 80073a6:	f7ff ff6b 	bl	8007280 <delay_us>
  for (uint8_t i = 0; i < len; i++) {
 80073aa:	7dfb      	ldrb	r3, [r7, #23]
 80073ac:	3301      	adds	r3, #1
 80073ae:	75fb      	strb	r3, [r7, #23]
 80073b0:	7dfa      	ldrb	r2, [r7, #23]
 80073b2:	78fb      	ldrb	r3, [r7, #3]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d3c2      	bcc.n	800733e <ps2_transfer+0x1e>
  }

  delay_us(10);
 80073b8:	200a      	movs	r0, #10
 80073ba:	f7ff ff61 	bl	8007280 <delay_us>
  PS2_Deselect();
 80073be:	f7ff ff53 	bl	8007268 <PS2_Deselect>
  delay_us(50);
 80073c2:	2032      	movs	r0, #50	@ 0x32
 80073c4:	f7ff ff5c 	bl	8007280 <delay_us>
  return true;
 80073c8:	2301      	movs	r3, #1
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3718      	adds	r7, #24
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <ps2_signature_ok>:

// Signature check: rx[2] is commonly 0x5A when aligned
static bool ps2_signature_ok(const uint8_t *rx, uint8_t len)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
 80073da:	460b      	mov	r3, r1
 80073dc:	70fb      	strb	r3, [r7, #3]
  if (len < 3) return false;
 80073de:	78fb      	ldrb	r3, [r7, #3]
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d801      	bhi.n	80073e8 <ps2_signature_ok+0x16>
 80073e4:	2300      	movs	r3, #0
 80073e6:	e007      	b.n	80073f8 <ps2_signature_ok+0x26>
  return (rx[2] == 0x5A);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3302      	adds	r3, #2
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	2b5a      	cmp	r3, #90	@ 0x5a
 80073f0:	bf0c      	ite	eq
 80073f2:	2301      	moveq	r3, #1
 80073f4:	2300      	movne	r3, #0
 80073f6:	b2db      	uxtb	r3, r3
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <PS2X_Init>:

void PS2X_Init(PS2X_Handle *ps2, SPI_HandleTypeDef *hspi)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  ps2->hspi = hspi;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	601a      	str	r2, [r3, #0]

  ps2->rx_len = 9;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2209      	movs	r2, #9
 8007418:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  ps2->buttons_raw = 0xFFFF;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007422:	861a      	strh	r2, [r3, #48]	@ 0x30
  ps2->buttons = 0;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	865a      	strh	r2, [r3, #50]	@ 0x32
  ps2->last_buttons = 0;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	869a      	strh	r2, [r3, #52]	@ 0x34
  ps2->id = 0x00;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  ps2->analog_enabled = false;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

  for (int i = 0; i < 4; i++) ps2->analog[i] = 0x80;
 8007440:	2300      	movs	r3, #0
 8007442:	60fb      	str	r3, [r7, #12]
 8007444:	e008      	b.n	8007458 <PS2X_Init+0x54>
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4413      	add	r3, r2
 800744c:	3336      	adds	r3, #54	@ 0x36
 800744e:	2280      	movs	r2, #128	@ 0x80
 8007450:	701a      	strb	r2, [r3, #0]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3301      	adds	r3, #1
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2b03      	cmp	r3, #3
 800745c:	ddf3      	ble.n	8007446 <PS2X_Init+0x42>

  // Debug fields init
  ps2->last_err = PS2_OK;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  ps2->last_spi_status = HAL_OK;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  ps2->last_rx0 = 0x00;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  ps2->last_rx1 = 0x00;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  ps2->last_rx2 = 0x00;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  // Ensure CS idle high
  PS2_Deselect();
 8007486:	f7ff feef 	bl	8007268 <PS2_Deselect>
}
 800748a:	bf00      	nop
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
	...

08007494 <ps2_enter_config>:

// Common PS2 config frames (similar to Arduino libs)
static bool ps2_enter_config(PS2X_Handle *ps2)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b086      	sub	sp, #24
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  uint8_t tx[] = {0x01, 0x43, 0x00, 0x01, 0x00};
 800749c:	4b0e      	ldr	r3, [pc, #56]	@ (80074d8 <ps2_enter_config+0x44>)
 800749e:	613b      	str	r3, [r7, #16]
 80074a0:	2300      	movs	r3, #0
 80074a2:	753b      	strb	r3, [r7, #20]
  uint8_t rx[sizeof(tx)] = {0};
 80074a4:	f107 0308 	add.w	r3, r7, #8
 80074a8:	2200      	movs	r2, #0
 80074aa:	601a      	str	r2, [r3, #0]
 80074ac:	711a      	strb	r2, [r3, #4]

  if (!ps2_transfer(ps2, tx, rx, (uint8_t)sizeof(tx))) return false;
 80074ae:	f107 0208 	add.w	r2, r7, #8
 80074b2:	f107 0110 	add.w	r1, r7, #16
 80074b6:	2305      	movs	r3, #5
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f7ff ff31 	bl	8007320 <ps2_transfer>
 80074be:	4603      	mov	r3, r0
 80074c0:	f083 0301 	eor.w	r3, r3, #1
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d001      	beq.n	80074ce <ps2_enter_config+0x3a>
 80074ca:	2300      	movs	r3, #0
 80074cc:	e000      	b.n	80074d0 <ps2_enter_config+0x3c>
  return true;
 80074ce:	2301      	movs	r3, #1
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3718      	adds	r7, #24
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	01004301 	.word	0x01004301

080074dc <ps2_set_analog>:

static bool ps2_set_analog(PS2X_Handle *ps2, bool lock_analog)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b088      	sub	sp, #32
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	460b      	mov	r3, r1
 80074e6:	70fb      	strb	r3, [r7, #3]
  uint8_t tx[] = {0x01, 0x44, 0x00, 0x01,
 80074e8:	2301      	movs	r3, #1
 80074ea:	753b      	strb	r3, [r7, #20]
 80074ec:	2344      	movs	r3, #68	@ 0x44
 80074ee:	757b      	strb	r3, [r7, #21]
 80074f0:	2300      	movs	r3, #0
 80074f2:	75bb      	strb	r3, [r7, #22]
 80074f4:	2301      	movs	r3, #1
 80074f6:	75fb      	strb	r3, [r7, #23]
                  (uint8_t)(lock_analog ? 0x03 : 0x00),
 80074f8:	78fb      	ldrb	r3, [r7, #3]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <ps2_set_analog+0x26>
 80074fe:	2303      	movs	r3, #3
 8007500:	e000      	b.n	8007504 <ps2_set_analog+0x28>
 8007502:	2300      	movs	r3, #0
  uint8_t tx[] = {0x01, 0x44, 0x00, 0x01,
 8007504:	763b      	strb	r3, [r7, #24]
 8007506:	2300      	movs	r3, #0
 8007508:	767b      	strb	r3, [r7, #25]
 800750a:	2300      	movs	r3, #0
 800750c:	76bb      	strb	r3, [r7, #26]
 800750e:	2300      	movs	r3, #0
 8007510:	76fb      	strb	r3, [r7, #27]
 8007512:	2300      	movs	r3, #0
 8007514:	773b      	strb	r3, [r7, #28]
                  0x00, 0x00, 0x00, 0x00};
  uint8_t rx[sizeof(tx)] = {0};
 8007516:	f107 0308 	add.w	r3, r7, #8
 800751a:	2200      	movs	r2, #0
 800751c:	601a      	str	r2, [r3, #0]
 800751e:	605a      	str	r2, [r3, #4]
 8007520:	721a      	strb	r2, [r3, #8]

  if (!ps2_transfer(ps2, tx, rx, (uint8_t)sizeof(tx))) return false;
 8007522:	f107 0208 	add.w	r2, r7, #8
 8007526:	f107 0114 	add.w	r1, r7, #20
 800752a:	2309      	movs	r3, #9
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f7ff fef7 	bl	8007320 <ps2_transfer>
 8007532:	4603      	mov	r3, r0
 8007534:	f083 0301 	eor.w	r3, r3, #1
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <ps2_set_analog+0x66>
 800753e:	2300      	movs	r3, #0
 8007540:	e000      	b.n	8007544 <ps2_set_analog+0x68>
  return true;
 8007542:	2301      	movs	r3, #1
}
 8007544:	4618      	mov	r0, r3
 8007546:	3720      	adds	r7, #32
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <ps2_enable_rumble>:

static bool ps2_enable_rumble(PS2X_Handle *ps2)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  uint8_t tx[] = {0x01, 0x4D, 0x00, 0x00, 0x01};
 8007554:	4a10      	ldr	r2, [pc, #64]	@ (8007598 <ps2_enable_rumble+0x4c>)
 8007556:	f107 0310 	add.w	r3, r7, #16
 800755a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800755e:	6018      	str	r0, [r3, #0]
 8007560:	3304      	adds	r3, #4
 8007562:	7019      	strb	r1, [r3, #0]
  uint8_t rx[sizeof(tx)] = {0};
 8007564:	f107 0308 	add.w	r3, r7, #8
 8007568:	2200      	movs	r2, #0
 800756a:	601a      	str	r2, [r3, #0]
 800756c:	711a      	strb	r2, [r3, #4]

  if (!ps2_transfer(ps2, tx, rx, (uint8_t)sizeof(tx))) return false;
 800756e:	f107 0208 	add.w	r2, r7, #8
 8007572:	f107 0110 	add.w	r1, r7, #16
 8007576:	2305      	movs	r3, #5
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f7ff fed1 	bl	8007320 <ps2_transfer>
 800757e:	4603      	mov	r3, r0
 8007580:	f083 0301 	eor.w	r3, r3, #1
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b00      	cmp	r3, #0
 8007588:	d001      	beq.n	800758e <ps2_enable_rumble+0x42>
 800758a:	2300      	movs	r3, #0
 800758c:	e000      	b.n	8007590 <ps2_enable_rumble+0x44>
  return true;
 800758e:	2301      	movs	r3, #1
}
 8007590:	4618      	mov	r0, r3
 8007592:	3718      	adds	r7, #24
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	080250c8 	.word	0x080250c8

0800759c <ps2_exit_config>:

static bool ps2_exit_config(PS2X_Handle *ps2)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b088      	sub	sp, #32
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  uint8_t tx[] = {0x01, 0x43, 0x00, 0x00, 0x5A, 0x5A, 0x5A, 0x5A, 0x5A};
 80075a4:	4a10      	ldr	r2, [pc, #64]	@ (80075e8 <ps2_exit_config+0x4c>)
 80075a6:	f107 0314 	add.w	r3, r7, #20
 80075aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80075ac:	c303      	stmia	r3!, {r0, r1}
 80075ae:	701a      	strb	r2, [r3, #0]
  uint8_t rx[sizeof(tx)] = {0};
 80075b0:	f107 0308 	add.w	r3, r7, #8
 80075b4:	2200      	movs	r2, #0
 80075b6:	601a      	str	r2, [r3, #0]
 80075b8:	605a      	str	r2, [r3, #4]
 80075ba:	721a      	strb	r2, [r3, #8]

  if (!ps2_transfer(ps2, tx, rx, (uint8_t)sizeof(tx))) return false;
 80075bc:	f107 0208 	add.w	r2, r7, #8
 80075c0:	f107 0114 	add.w	r1, r7, #20
 80075c4:	2309      	movs	r3, #9
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f7ff feaa 	bl	8007320 <ps2_transfer>
 80075cc:	4603      	mov	r3, r0
 80075ce:	f083 0301 	eor.w	r3, r3, #1
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d001      	beq.n	80075dc <ps2_exit_config+0x40>
 80075d8:	2300      	movs	r3, #0
 80075da:	e000      	b.n	80075de <ps2_exit_config+0x42>
  return true;
 80075dc:	2301      	movs	r3, #1
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3720      	adds	r7, #32
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	080250d0 	.word	0x080250d0

080075ec <ps2_poll>:

static bool ps2_poll(PS2X_Handle *ps2, uint8_t motor_small, uint8_t motor_large, bool rumble)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	4608      	mov	r0, r1
 80075f6:	4611      	mov	r1, r2
 80075f8:	461a      	mov	r2, r3
 80075fa:	4603      	mov	r3, r0
 80075fc:	70fb      	strb	r3, [r7, #3]
 80075fe:	460b      	mov	r3, r1
 8007600:	70bb      	strb	r3, [r7, #2]
 8007602:	4613      	mov	r3, r2
 8007604:	707b      	strb	r3, [r7, #1]
  // Poll frame length: 9 bytes is enough for basic + analog sticks
  const uint8_t len = 9;
 8007606:	2309      	movs	r3, #9
 8007608:	73bb      	strb	r3, [r7, #14]

  for (uint8_t i = 0; i < len; i++) ps2->tx[i] = 0x00;
 800760a:	2300      	movs	r3, #0
 800760c:	73fb      	strb	r3, [r7, #15]
 800760e:	e007      	b.n	8007620 <ps2_poll+0x34>
 8007610:	7bfb      	ldrb	r3, [r7, #15]
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	4413      	add	r3, r2
 8007616:	2200      	movs	r2, #0
 8007618:	765a      	strb	r2, [r3, #25]
 800761a:	7bfb      	ldrb	r3, [r7, #15]
 800761c:	3301      	adds	r3, #1
 800761e:	73fb      	strb	r3, [r7, #15]
 8007620:	7bfa      	ldrb	r2, [r7, #15]
 8007622:	7bbb      	ldrb	r3, [r7, #14]
 8007624:	429a      	cmp	r2, r3
 8007626:	d3f3      	bcc.n	8007610 <ps2_poll+0x24>

  ps2->tx[0] = 0x01;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	765a      	strb	r2, [r3, #25]
  ps2->tx[1] = 0x42;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2242      	movs	r2, #66	@ 0x42
 8007632:	769a      	strb	r2, [r3, #26]
  ps2->tx[2] = 0x00;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	76da      	strb	r2, [r3, #27]

  if (rumble) {
 800763a:	787b      	ldrb	r3, [r7, #1]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00b      	beq.n	8007658 <ps2_poll+0x6c>
    ps2->tx[3] = (motor_small ? 0x01 : 0x00);
 8007640:	78fb      	ldrb	r3, [r7, #3]
 8007642:	2b00      	cmp	r3, #0
 8007644:	bf14      	ite	ne
 8007646:	2301      	movne	r3, #1
 8007648:	2300      	moveq	r3, #0
 800764a:	b2db      	uxtb	r3, r3
 800764c:	461a      	mov	r2, r3
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	771a      	strb	r2, [r3, #28]
    ps2->tx[4] = motor_large;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	78ba      	ldrb	r2, [r7, #2]
 8007656:	775a      	strb	r2, [r3, #29]
  }

  if (!ps2_transfer(ps2, ps2->tx, ps2->rx, len)) {
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f103 0119 	add.w	r1, r3, #25
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	1d1a      	adds	r2, r3, #4
 8007662:	7bbb      	ldrb	r3, [r7, #14]
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff fe5b 	bl	8007320 <ps2_transfer>
 800766a:	4603      	mov	r3, r0
 800766c:	f083 0301 	eor.w	r3, r3, #1
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d001      	beq.n	800767a <ps2_poll+0x8e>
    // last_err already set to SPI fail inside transfer
    return false;
 8007676:	2300      	movs	r3, #0
 8007678:	e02a      	b.n	80076d0 <ps2_poll+0xe4>
  }

  ps2->rx_len = len;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	7bba      	ldrb	r2, [r7, #14]
 800767e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

  // Record first bytes for debugging
  ps2->last_rx0 = ps2->rx[0];
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	791a      	ldrb	r2, [r3, #4]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  ps2->last_rx1 = ps2->rx[1];
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	795a      	ldrb	r2, [r3, #5]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  ps2->last_rx2 = ps2->rx[2];
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	799a      	ldrb	r2, [r3, #6]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  // Signature check
  if (!ps2_signature_ok(ps2->rx, len)) {
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	3304      	adds	r3, #4
 80076a4:	7bba      	ldrb	r2, [r7, #14]
 80076a6:	4611      	mov	r1, r2
 80076a8:	4618      	mov	r0, r3
 80076aa:	f7ff fe92 	bl	80073d2 <ps2_signature_ok>
 80076ae:	4603      	mov	r3, r0
 80076b0:	f083 0301 	eor.w	r3, r3, #1
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d005      	beq.n	80076c6 <ps2_poll+0xda>
    ps2->last_err = PS2_FAIL_SIGNATURE;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2202      	movs	r2, #2
 80076be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return false;
 80076c2:	2300      	movs	r3, #0
 80076c4:	e004      	b.n	80076d0 <ps2_poll+0xe4>
  }

  ps2->last_err = PS2_OK;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  return true;
 80076ce:	2301      	movs	r3, #1
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <PS2X_ConfigGamepad>:

bool PS2X_ConfigGamepad(PS2X_Handle *ps2, bool enable_analog, bool enable_rumble)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	460b      	mov	r3, r1
 80076e2:	70fb      	strb	r3, [r7, #3]
 80076e4:	4613      	mov	r3, r2
 80076e6:	70bb      	strb	r3, [r7, #2]
  for (int attempt = 0; attempt < 5; attempt++) {
 80076e8:	2300      	movs	r3, #0
 80076ea:	60fb      	str	r3, [r7, #12]
 80076ec:	e0c1      	b.n	8007872 <PS2X_ConfigGamepad+0x19a>

    // 1) Basic poll
    if (!ps2_poll(ps2, 0, 0, false)) {
 80076ee:	2300      	movs	r3, #0
 80076f0:	2200      	movs	r2, #0
 80076f2:	2100      	movs	r1, #0
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f7ff ff79 	bl	80075ec <ps2_poll>
 80076fa:	4603      	mov	r3, r0
 80076fc:	f083 0301 	eor.w	r3, r3, #1
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00e      	beq.n	8007724 <PS2X_ConfigGamepad+0x4c>
      ps2->last_err = (ps2->last_err == PS2_FAIL_SPI) ? PS2_FAIL_SPI : PS2_FAIL_POLL1;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800770c:	2b01      	cmp	r3, #1
 800770e:	d101      	bne.n	8007714 <PS2X_ConfigGamepad+0x3c>
 8007710:	2201      	movs	r2, #1
 8007712:	e000      	b.n	8007716 <PS2X_ConfigGamepad+0x3e>
 8007714:	2203      	movs	r2, #3
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      HAL_Delay(20);
 800771c:	2014      	movs	r0, #20
 800771e:	f001 fa69 	bl	8008bf4 <HAL_Delay>
      continue;
 8007722:	e0a3      	b.n	800786c <PS2X_ConfigGamepad+0x194>
    }

    // 2) Enter config
    if (!ps2_enter_config(ps2)) {
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f7ff feb5 	bl	8007494 <ps2_enter_config>
 800772a:	4603      	mov	r3, r0
 800772c:	f083 0301 	eor.w	r3, r3, #1
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00e      	beq.n	8007754 <PS2X_ConfigGamepad+0x7c>
      ps2->last_err = (ps2->last_err == PS2_FAIL_SPI) ? PS2_FAIL_SPI : PS2_FAIL_ENTER_CFG;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800773c:	2b01      	cmp	r3, #1
 800773e:	d101      	bne.n	8007744 <PS2X_ConfigGamepad+0x6c>
 8007740:	2201      	movs	r2, #1
 8007742:	e000      	b.n	8007746 <PS2X_ConfigGamepad+0x6e>
 8007744:	2204      	movs	r2, #4
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      HAL_Delay(20);
 800774c:	2014      	movs	r0, #20
 800774e:	f001 fa51 	bl	8008bf4 <HAL_Delay>
      continue;
 8007752:	e08b      	b.n	800786c <PS2X_ConfigGamepad+0x194>
    }
    HAL_Delay(10);
 8007754:	200a      	movs	r0, #10
 8007756:	f001 fa4d 	bl	8008bf4 <HAL_Delay>

    // 3) Set analog mode
    if (enable_analog) {
 800775a:	78fb      	ldrb	r3, [r7, #3]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d01b      	beq.n	8007798 <PS2X_ConfigGamepad+0xc0>
      if (!ps2_set_analog(ps2, true)) {
 8007760:	2101      	movs	r1, #1
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7ff feba 	bl	80074dc <ps2_set_analog>
 8007768:	4603      	mov	r3, r0
 800776a:	f083 0301 	eor.w	r3, r3, #1
 800776e:	b2db      	uxtb	r3, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00e      	beq.n	8007792 <PS2X_ConfigGamepad+0xba>
        ps2->last_err = (ps2->last_err == PS2_FAIL_SPI) ? PS2_FAIL_SPI : PS2_FAIL_SET_ANALOG;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800777a:	2b01      	cmp	r3, #1
 800777c:	d101      	bne.n	8007782 <PS2X_ConfigGamepad+0xaa>
 800777e:	2201      	movs	r2, #1
 8007780:	e000      	b.n	8007784 <PS2X_ConfigGamepad+0xac>
 8007782:	2205      	movs	r2, #5
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        HAL_Delay(20);
 800778a:	2014      	movs	r0, #20
 800778c:	f001 fa32 	bl	8008bf4 <HAL_Delay>
        continue;
 8007790:	e06c      	b.n	800786c <PS2X_ConfigGamepad+0x194>
      }
      HAL_Delay(10);
 8007792:	200a      	movs	r0, #10
 8007794:	f001 fa2e 	bl	8008bf4 <HAL_Delay>
    }

    // 4) Enable rumble
    if (enable_rumble) {
 8007798:	78bb      	ldrb	r3, [r7, #2]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d01a      	beq.n	80077d4 <PS2X_ConfigGamepad+0xfc>
      if (!ps2_enable_rumble(ps2)) {
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7ff fed4 	bl	800754c <ps2_enable_rumble>
 80077a4:	4603      	mov	r3, r0
 80077a6:	f083 0301 	eor.w	r3, r3, #1
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00e      	beq.n	80077ce <PS2X_ConfigGamepad+0xf6>
        ps2->last_err = (ps2->last_err == PS2_FAIL_SPI) ? PS2_FAIL_SPI : PS2_FAIL_RUMBLE;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d101      	bne.n	80077be <PS2X_ConfigGamepad+0xe6>
 80077ba:	2201      	movs	r2, #1
 80077bc:	e000      	b.n	80077c0 <PS2X_ConfigGamepad+0xe8>
 80077be:	2206      	movs	r2, #6
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        HAL_Delay(20);
 80077c6:	2014      	movs	r0, #20
 80077c8:	f001 fa14 	bl	8008bf4 <HAL_Delay>
        continue;
 80077cc:	e04e      	b.n	800786c <PS2X_ConfigGamepad+0x194>
      }
      HAL_Delay(10);
 80077ce:	200a      	movs	r0, #10
 80077d0:	f001 fa10 	bl	8008bf4 <HAL_Delay>
    }

    // 5) Exit config
    if (!ps2_exit_config(ps2)) {
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f7ff fee1 	bl	800759c <ps2_exit_config>
 80077da:	4603      	mov	r3, r0
 80077dc:	f083 0301 	eor.w	r3, r3, #1
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00e      	beq.n	8007804 <PS2X_ConfigGamepad+0x12c>
      ps2->last_err = (ps2->last_err == PS2_FAIL_SPI) ? PS2_FAIL_SPI : PS2_FAIL_EXIT_CFG;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d101      	bne.n	80077f4 <PS2X_ConfigGamepad+0x11c>
 80077f0:	2201      	movs	r2, #1
 80077f2:	e000      	b.n	80077f6 <PS2X_ConfigGamepad+0x11e>
 80077f4:	2207      	movs	r2, #7
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      HAL_Delay(20);
 80077fc:	2014      	movs	r0, #20
 80077fe:	f001 f9f9 	bl	8008bf4 <HAL_Delay>
      continue;
 8007802:	e033      	b.n	800786c <PS2X_ConfigGamepad+0x194>
    }
    HAL_Delay(20);
 8007804:	2014      	movs	r0, #20
 8007806:	f001 f9f5 	bl	8008bf4 <HAL_Delay>

    // 6) Verify poll again
    if (!ps2_poll(ps2, 0, 0, enable_rumble)) {
 800780a:	78bb      	ldrb	r3, [r7, #2]
 800780c:	2200      	movs	r2, #0
 800780e:	2100      	movs	r1, #0
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f7ff feeb 	bl	80075ec <ps2_poll>
 8007816:	4603      	mov	r3, r0
 8007818:	f083 0301 	eor.w	r3, r3, #1
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00e      	beq.n	8007840 <PS2X_ConfigGamepad+0x168>
      ps2->last_err = (ps2->last_err == PS2_FAIL_SPI) ? PS2_FAIL_SPI : PS2_FAIL_POLL2;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007828:	2b01      	cmp	r3, #1
 800782a:	d101      	bne.n	8007830 <PS2X_ConfigGamepad+0x158>
 800782c:	2201      	movs	r2, #1
 800782e:	e000      	b.n	8007832 <PS2X_ConfigGamepad+0x15a>
 8007830:	2208      	movs	r2, #8
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      HAL_Delay(20);
 8007838:	2014      	movs	r0, #20
 800783a:	f001 f9db 	bl	8008bf4 <HAL_Delay>
      continue;
 800783e:	e015      	b.n	800786c <PS2X_ConfigGamepad+0x194>
    }

    ps2->id = ps2->rx[1];
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	795a      	ldrb	r2, [r3, #5]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    ps2->analog_enabled = (ps2->id == 0x73); // common analog ID (not universal)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007850:	2b73      	cmp	r3, #115	@ 0x73
 8007852:	bf0c      	ite	eq
 8007854:	2301      	moveq	r3, #1
 8007856:	2300      	movne	r3, #0
 8007858:	b2da      	uxtb	r2, r3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    ps2->last_err = PS2_OK;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return true;
 8007868:	2301      	movs	r3, #1
 800786a:	e007      	b.n	800787c <PS2X_ConfigGamepad+0x1a4>
  for (int attempt = 0; attempt < 5; attempt++) {
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	3301      	adds	r3, #1
 8007870:	60fb      	str	r3, [r7, #12]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2b04      	cmp	r3, #4
 8007876:	f77f af3a 	ble.w	80076ee <PS2X_ConfigGamepad+0x16>
  }

  return false;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <PS2X_ReadGamepad>:

bool PS2X_ReadGamepad(PS2X_Handle *ps2, uint8_t motor_small, uint8_t motor_large)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	460b      	mov	r3, r1
 800788e:	70fb      	strb	r3, [r7, #3]
 8007890:	4613      	mov	r3, r2
 8007892:	70bb      	strb	r3, [r7, #2]
  ps2->last_buttons = ps2->buttons;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	869a      	strh	r2, [r3, #52]	@ 0x34

  bool ok = ps2_poll(ps2, motor_small, motor_large, true);
 800789c:	78ba      	ldrb	r2, [r7, #2]
 800789e:	78f9      	ldrb	r1, [r7, #3]
 80078a0:	2301      	movs	r3, #1
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f7ff fea2 	bl	80075ec <ps2_poll>
 80078a8:	4603      	mov	r3, r0
 80078aa:	73fb      	strb	r3, [r7, #15]
  if (!ok) return false;
 80078ac:	7bfb      	ldrb	r3, [r7, #15]
 80078ae:	f083 0301 	eor.w	r3, r3, #1
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d001      	beq.n	80078bc <PS2X_ReadGamepad+0x38>
 80078b8:	2300      	movs	r3, #0
 80078ba:	e037      	b.n	800792c <PS2X_ReadGamepad+0xa8>

  ps2->id = ps2->rx[1];
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	795a      	ldrb	r2, [r3, #5]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  ps2->analog_enabled = (ps2->id == 0x73);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80078cc:	2b73      	cmp	r3, #115	@ 0x73
 80078ce:	bf0c      	ite	eq
 80078d0:	2301      	moveq	r3, #1
 80078d2:	2300      	movne	r3, #0
 80078d4:	b2da      	uxtb	r2, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

  // Buttons: rx[3]=low byte, rx[4]=high byte, active LOW
  ps2->buttons_raw = ((uint16_t)ps2->rx[4] << 8) | ps2->rx[3];
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	7a1b      	ldrb	r3, [r3, #8]
 80078e0:	b21b      	sxth	r3, r3
 80078e2:	021b      	lsls	r3, r3, #8
 80078e4:	b21a      	sxth	r2, r3
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	79db      	ldrb	r3, [r3, #7]
 80078ea:	b21b      	sxth	r3, r3
 80078ec:	4313      	orrs	r3, r2
 80078ee:	b21b      	sxth	r3, r3
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	861a      	strh	r2, [r3, #48]	@ 0x30
  ps2->buttons = (uint16_t)(~ps2->buttons_raw); // active HIGH pressed
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80078fa:	43db      	mvns	r3, r3
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	865a      	strh	r2, [r3, #50]	@ 0x32

  // Analog sticks (common layout)
  ps2->analog[PSS_RX] = ps2->rx[5];
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	7a5a      	ldrb	r2, [r3, #9]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  ps2->analog[PSS_RY] = ps2->rx[6];
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	7a9a      	ldrb	r2, [r3, #10]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
  ps2->analog[PSS_LX] = ps2->rx[7];
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	7ada      	ldrb	r2, [r3, #11]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  ps2->analog[PSS_LY] = ps2->rx[8];
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	7b1a      	ldrb	r2, [r3, #12]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return true;
 800792a:	2301      	movs	r3, #1
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8007938:	4b1b      	ldr	r3, [pc, #108]	@ (80079a8 <MX_SPI1_Init+0x74>)
 800793a:	4a1c      	ldr	r2, [pc, #112]	@ (80079ac <MX_SPI1_Init+0x78>)
 800793c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800793e:	4b1a      	ldr	r3, [pc, #104]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007940:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007944:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8007946:	4b18      	ldr	r3, [pc, #96]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007948:	2200      	movs	r2, #0
 800794a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800794c:	4b16      	ldr	r3, [pc, #88]	@ (80079a8 <MX_SPI1_Init+0x74>)
 800794e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007952:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007954:	4b14      	ldr	r3, [pc, #80]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007956:	2200      	movs	r2, #0
 8007958:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800795a:	4b13      	ldr	r3, [pc, #76]	@ (80079a8 <MX_SPI1_Init+0x74>)
 800795c:	2200      	movs	r2, #0
 800795e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8007960:	4b11      	ldr	r3, [pc, #68]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007962:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007966:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8007968:	4b0f      	ldr	r3, [pc, #60]	@ (80079a8 <MX_SPI1_Init+0x74>)
 800796a:	2228      	movs	r2, #40	@ 0x28
 800796c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800796e:	4b0e      	ldr	r3, [pc, #56]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007970:	2200      	movs	r2, #0
 8007972:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8007974:	4b0c      	ldr	r3, [pc, #48]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007976:	2200      	movs	r2, #0
 8007978:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800797a:	4b0b      	ldr	r3, [pc, #44]	@ (80079a8 <MX_SPI1_Init+0x74>)
 800797c:	2200      	movs	r2, #0
 800797e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8007980:	4b09      	ldr	r3, [pc, #36]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007982:	2207      	movs	r2, #7
 8007984:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007986:	4b08      	ldr	r3, [pc, #32]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007988:	2200      	movs	r2, #0
 800798a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800798c:	4b06      	ldr	r3, [pc, #24]	@ (80079a8 <MX_SPI1_Init+0x74>)
 800798e:	2208      	movs	r2, #8
 8007990:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8007992:	4805      	ldr	r0, [pc, #20]	@ (80079a8 <MX_SPI1_Init+0x74>)
 8007994:	f003 fad0 	bl	800af38 <HAL_SPI_Init>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d001      	beq.n	80079a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800799e:	f7fe fb5d 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80079a2:	bf00      	nop
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	20013380 	.word	0x20013380
 80079ac:	40013000 	.word	0x40013000

080079b0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80079b4:	4b1b      	ldr	r3, [pc, #108]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079b6:	4a1c      	ldr	r2, [pc, #112]	@ (8007a28 <MX_SPI2_Init+0x78>)
 80079b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80079ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80079c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80079c2:	4b18      	ldr	r3, [pc, #96]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079c4:	2200      	movs	r2, #0
 80079c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80079c8:	4b16      	ldr	r3, [pc, #88]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079ca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80079ce:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80079d0:	4b14      	ldr	r3, [pc, #80]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079d2:	2202      	movs	r2, #2
 80079d4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80079d6:	4b13      	ldr	r3, [pc, #76]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079d8:	2201      	movs	r2, #1
 80079da:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80079dc:	4b11      	ldr	r3, [pc, #68]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079e2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80079e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079e6:	2228      	movs	r2, #40	@ 0x28
 80079e8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80079ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079ec:	2280      	movs	r2, #128	@ 0x80
 80079ee:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80079f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079f8:	2200      	movs	r2, #0
 80079fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80079fc:	4b09      	ldr	r3, [pc, #36]	@ (8007a24 <MX_SPI2_Init+0x74>)
 80079fe:	2207      	movs	r2, #7
 8007a00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007a02:	4b08      	ldr	r3, [pc, #32]	@ (8007a24 <MX_SPI2_Init+0x74>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8007a08:	4b06      	ldr	r3, [pc, #24]	@ (8007a24 <MX_SPI2_Init+0x74>)
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007a0e:	4805      	ldr	r0, [pc, #20]	@ (8007a24 <MX_SPI2_Init+0x74>)
 8007a10:	f003 fa92 	bl	800af38 <HAL_SPI_Init>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d001      	beq.n	8007a1e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8007a1a:	f7fe fb1f 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007a1e:	bf00      	nop
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	bf00      	nop
 8007a24:	200133e4 	.word	0x200133e4
 8007a28:	40003800 	.word	0x40003800

08007a2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b08e      	sub	sp, #56	@ 0x38
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a38:	2200      	movs	r2, #0
 8007a3a:	601a      	str	r2, [r3, #0]
 8007a3c:	605a      	str	r2, [r3, #4]
 8007a3e:	609a      	str	r2, [r3, #8]
 8007a40:	60da      	str	r2, [r3, #12]
 8007a42:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a4a      	ldr	r2, [pc, #296]	@ (8007b74 <HAL_SPI_MspInit+0x148>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d144      	bne.n	8007ad8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007a4e:	4b4a      	ldr	r3, [pc, #296]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a52:	4a49      	ldr	r2, [pc, #292]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8007a5a:	4b47      	ldr	r3, [pc, #284]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a62:	623b      	str	r3, [r7, #32]
 8007a64:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a66:	4b44      	ldr	r3, [pc, #272]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a6a:	4a43      	ldr	r2, [pc, #268]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a6c:	f043 0301 	orr.w	r3, r3, #1
 8007a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a72:	4b41      	ldr	r3, [pc, #260]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	61fb      	str	r3, [r7, #28]
 8007a7c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a7e:	4b3e      	ldr	r3, [pc, #248]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a82:	4a3d      	ldr	r2, [pc, #244]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a84:	f043 0302 	orr.w	r3, r3, #2
 8007a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a8a:	4b3b      	ldr	r3, [pc, #236]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a8e:	f003 0302 	and.w	r3, r3, #2
 8007a92:	61bb      	str	r3, [r7, #24]
 8007a94:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8007a96:	2360      	movs	r3, #96	@ 0x60
 8007a98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007aa6:	2305      	movs	r3, #5
 8007aa8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aae:	4619      	mov	r1, r3
 8007ab0:	4832      	ldr	r0, [pc, #200]	@ (8007b7c <HAL_SPI_MspInit+0x150>)
 8007ab2:	f001 fe33 	bl	800971c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007ab6:	2320      	movs	r3, #32
 8007ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aba:	2302      	movs	r3, #2
 8007abc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007ac6:	2305      	movs	r3, #5
 8007ac8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ace:	4619      	mov	r1, r3
 8007ad0:	482b      	ldr	r0, [pc, #172]	@ (8007b80 <HAL_SPI_MspInit+0x154>)
 8007ad2:	f001 fe23 	bl	800971c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007ad6:	e049      	b.n	8007b6c <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI2)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a29      	ldr	r2, [pc, #164]	@ (8007b84 <HAL_SPI_MspInit+0x158>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d144      	bne.n	8007b6c <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007ae2:	4b25      	ldr	r3, [pc, #148]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ae6:	4a24      	ldr	r2, [pc, #144]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007ae8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8007aee:	4b22      	ldr	r3, [pc, #136]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007afa:	4b1f      	ldr	r3, [pc, #124]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afe:	4a1e      	ldr	r2, [pc, #120]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007b00:	f043 0304 	orr.w	r3, r3, #4
 8007b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b06:	4b1c      	ldr	r3, [pc, #112]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0a:	f003 0304 	and.w	r3, r3, #4
 8007b0e:	613b      	str	r3, [r7, #16]
 8007b10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b12:	4b19      	ldr	r3, [pc, #100]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b16:	4a18      	ldr	r2, [pc, #96]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007b18:	f043 0302 	orr.w	r3, r3, #2
 8007b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b1e:	4b16      	ldr	r3, [pc, #88]	@ (8007b78 <HAL_SPI_MspInit+0x14c>)
 8007b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b22:	f003 0302 	and.w	r3, r3, #2
 8007b26:	60fb      	str	r3, [r7, #12]
 8007b28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007b2a:	230c      	movs	r3, #12
 8007b2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b2e:	2302      	movs	r3, #2
 8007b30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b32:	2300      	movs	r3, #0
 8007b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b36:	2303      	movs	r3, #3
 8007b38:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007b3a:	2305      	movs	r3, #5
 8007b3c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b42:	4619      	mov	r1, r3
 8007b44:	4810      	ldr	r0, [pc, #64]	@ (8007b88 <HAL_SPI_MspInit+0x15c>)
 8007b46:	f001 fde9 	bl	800971c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b50:	2302      	movs	r3, #2
 8007b52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b54:	2300      	movs	r3, #0
 8007b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007b5c:	2305      	movs	r3, #5
 8007b5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b64:	4619      	mov	r1, r3
 8007b66:	4806      	ldr	r0, [pc, #24]	@ (8007b80 <HAL_SPI_MspInit+0x154>)
 8007b68:	f001 fdd8 	bl	800971c <HAL_GPIO_Init>
}
 8007b6c:	bf00      	nop
 8007b6e:	3738      	adds	r7, #56	@ 0x38
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	40013000 	.word	0x40013000
 8007b78:	40023800 	.word	0x40023800
 8007b7c:	40020000 	.word	0x40020000
 8007b80:	40020400 	.word	0x40020400
 8007b84:	40003800 	.word	0x40003800
 8007b88:	40020800 	.word	0x40020800

08007b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b082      	sub	sp, #8
 8007b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8007b92:	4b11      	ldr	r3, [pc, #68]	@ (8007bd8 <HAL_MspInit+0x4c>)
 8007b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b96:	4a10      	ldr	r2, [pc, #64]	@ (8007bd8 <HAL_MspInit+0x4c>)
 8007b98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8007bd8 <HAL_MspInit+0x4c>)
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ba6:	607b      	str	r3, [r7, #4]
 8007ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007baa:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd8 <HAL_MspInit+0x4c>)
 8007bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bae:	4a0a      	ldr	r2, [pc, #40]	@ (8007bd8 <HAL_MspInit+0x4c>)
 8007bb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8007bb6:	4b08      	ldr	r3, [pc, #32]	@ (8007bd8 <HAL_MspInit+0x4c>)
 8007bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bbe:	603b      	str	r3, [r7, #0]
 8007bc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	210f      	movs	r1, #15
 8007bc6:	f06f 0001 	mvn.w	r0, #1
 8007bca:	f001 f8ef 	bl	8008dac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007bce:	bf00      	nop
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	40023800 	.word	0x40023800

08007bdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b08e      	sub	sp, #56	@ 0x38
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8007be4:	2300      	movs	r3, #0
 8007be6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007bec:	4b33      	ldr	r3, [pc, #204]	@ (8007cbc <HAL_InitTick+0xe0>)
 8007bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf0:	4a32      	ldr	r2, [pc, #200]	@ (8007cbc <HAL_InitTick+0xe0>)
 8007bf2:	f043 0310 	orr.w	r3, r3, #16
 8007bf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bf8:	4b30      	ldr	r3, [pc, #192]	@ (8007cbc <HAL_InitTick+0xe0>)
 8007bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfc:	f003 0310 	and.w	r3, r3, #16
 8007c00:	60fb      	str	r3, [r7, #12]
 8007c02:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007c04:	f107 0210 	add.w	r2, r7, #16
 8007c08:	f107 0314 	add.w	r3, r7, #20
 8007c0c:	4611      	mov	r1, r2
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f002 fd70 	bl	800a6f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8007c14:	6a3b      	ldr	r3, [r7, #32]
 8007c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8007c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d103      	bne.n	8007c26 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007c1e:	f002 fd41 	bl	800a6a4 <HAL_RCC_GetPCLK1Freq>
 8007c22:	6378      	str	r0, [r7, #52]	@ 0x34
 8007c24:	e004      	b.n	8007c30 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8007c26:	f002 fd3d 	bl	800a6a4 <HAL_RCC_GetPCLK1Freq>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c32:	4a23      	ldr	r2, [pc, #140]	@ (8007cc0 <HAL_InitTick+0xe4>)
 8007c34:	fba2 2303 	umull	r2, r3, r2, r3
 8007c38:	0c9b      	lsrs	r3, r3, #18
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007c3e:	4b21      	ldr	r3, [pc, #132]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c40:	4a21      	ldr	r2, [pc, #132]	@ (8007cc8 <HAL_InitTick+0xec>)
 8007c42:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007c44:	4b1f      	ldr	r3, [pc, #124]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c46:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007c4a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007c4c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c50:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007c52:	4b1c      	ldr	r3, [pc, #112]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c54:	2200      	movs	r2, #0
 8007c56:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c58:	4b1a      	ldr	r3, [pc, #104]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c5e:	4b19      	ldr	r3, [pc, #100]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c60:	2200      	movs	r2, #0
 8007c62:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8007c64:	4817      	ldr	r0, [pc, #92]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c66:	f003 fe01 	bl	800b86c <HAL_TIM_Base_Init>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8007c70:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d11b      	bne.n	8007cb0 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007c78:	4812      	ldr	r0, [pc, #72]	@ (8007cc4 <HAL_InitTick+0xe8>)
 8007c7a:	f003 fe4f 	bl	800b91c <HAL_TIM_Base_Start_IT>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8007c84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d111      	bne.n	8007cb0 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007c8c:	2036      	movs	r0, #54	@ 0x36
 8007c8e:	f001 f8a9 	bl	8008de4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b0f      	cmp	r3, #15
 8007c96:	d808      	bhi.n	8007caa <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8007c98:	2200      	movs	r2, #0
 8007c9a:	6879      	ldr	r1, [r7, #4]
 8007c9c:	2036      	movs	r0, #54	@ 0x36
 8007c9e:	f001 f885 	bl	8008dac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8007ccc <HAL_InitTick+0xf0>)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6013      	str	r3, [r2, #0]
 8007ca8:	e002      	b.n	8007cb0 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8007cb0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3738      	adds	r7, #56	@ 0x38
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	40023800 	.word	0x40023800
 8007cc0:	431bde83 	.word	0x431bde83
 8007cc4:	20013448 	.word	0x20013448
 8007cc8:	40001000 	.word	0x40001000
 8007ccc:	20000058 	.word	0x20000058

08007cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007cd4:	bf00      	nop
 8007cd6:	e7fd      	b.n	8007cd4 <NMI_Handler+0x4>

08007cd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007cdc:	bf00      	nop
 8007cde:	e7fd      	b.n	8007cdc <HardFault_Handler+0x4>

08007ce0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007ce4:	bf00      	nop
 8007ce6:	e7fd      	b.n	8007ce4 <MemManage_Handler+0x4>

08007ce8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007cec:	bf00      	nop
 8007cee:	e7fd      	b.n	8007cec <BusFault_Handler+0x4>

08007cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007cf4:	bf00      	nop
 8007cf6:	e7fd      	b.n	8007cf4 <UsageFault_Handler+0x4>

08007cf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007cfc:	bf00      	nop
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8007d0a:	2008      	movs	r0, #8
 8007d0c:	f001 fecc 	bl	8009aa8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8007d10:	bf00      	nop
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007d18:	4802      	ldr	r0, [pc, #8]	@ (8007d24 <DMA1_Stream1_IRQHandler+0x10>)
 8007d1a:	f001 fa89 	bl	8009230 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8007d1e:	bf00      	nop
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	20013614 	.word	0x20013614

08007d28 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007d2c:	4802      	ldr	r0, [pc, #8]	@ (8007d38 <DMA1_Stream3_IRQHandler+0x10>)
 8007d2e:	f001 fa7f 	bl	8009230 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007d32:	bf00      	nop
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	20013674 	.word	0x20013674

08007d3c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007d40:	4802      	ldr	r0, [pc, #8]	@ (8007d4c <USART3_IRQHandler+0x10>)
 8007d42:	f005 fa11 	bl	800d168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007d46:	bf00      	nop
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	2001358c 	.word	0x2001358c

08007d50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007d54:	4802      	ldr	r0, [pc, #8]	@ (8007d60 <TIM6_DAC_IRQHandler+0x10>)
 8007d56:	f004 f8e9 	bl	800bf2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007d5a:	bf00      	nop
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	20013448 	.word	0x20013448

08007d64 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_3) // PG3 -- this is for touch pen
 8007d6e:	88fb      	ldrh	r3, [r7, #6]
 8007d70:	2b08      	cmp	r3, #8
 8007d72:	d118      	bne.n	8007da6 <HAL_GPIO_EXTI_Callback+0x42>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007d74:	2300      	movs	r3, #0
 8007d76:	60fb      	str	r3, [r7, #12]

        if (g_touchTaskHandle != NULL) {
 8007d78:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d007      	beq.n	8007d90 <HAL_GPIO_EXTI_Callback+0x2c>
            vTaskNotifyGiveFromISR(g_touchTaskHandle, &xHigherPriorityTaskWoken);
 8007d80:	4b0b      	ldr	r3, [pc, #44]	@ (8007db0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f107 020c 	add.w	r2, r7, #12
 8007d88:	4611      	mov	r1, r2
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f009 f872 	bl	8010e74 <vTaskNotifyGiveFromISR>
        }

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <HAL_GPIO_EXTI_Callback+0x42>
 8007d96:	4b07      	ldr	r3, [pc, #28]	@ (8007db4 <HAL_GPIO_EXTI_Callback+0x50>)
 8007d98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d9c:	601a      	str	r2, [r3, #0]
 8007d9e:	f3bf 8f4f 	dsb	sy
 8007da2:	f3bf 8f6f 	isb	sy
    }
}
 8007da6:	bf00      	nop
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	20013588 	.word	0x20013588
 8007db4:	e000ed04 	.word	0xe000ed04

08007db8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007db8:	b480      	push	{r7}
 8007dba:	af00      	add	r7, sp, #0
  return 1;
 8007dbc:	2301      	movs	r3, #1
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <_kill>:

int _kill(int pid, int sig)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007dd2:	f01a fb99 	bl	8022508 <__errno>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2216      	movs	r2, #22
 8007dda:	601a      	str	r2, [r3, #0]
  return -1;
 8007ddc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <_exit>:

void _exit (int status)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007df0:	f04f 31ff 	mov.w	r1, #4294967295
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f7ff ffe7 	bl	8007dc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007dfa:	bf00      	nop
 8007dfc:	e7fd      	b.n	8007dfa <_exit+0x12>

08007dfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b086      	sub	sp, #24
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	60f8      	str	r0, [r7, #12]
 8007e06:	60b9      	str	r1, [r7, #8]
 8007e08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	617b      	str	r3, [r7, #20]
 8007e0e:	e00a      	b.n	8007e26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007e10:	f3af 8000 	nop.w
 8007e14:	4601      	mov	r1, r0
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	1c5a      	adds	r2, r3, #1
 8007e1a:	60ba      	str	r2, [r7, #8]
 8007e1c:	b2ca      	uxtb	r2, r1
 8007e1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	3301      	adds	r3, #1
 8007e24:	617b      	str	r3, [r7, #20]
 8007e26:	697a      	ldr	r2, [r7, #20]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	dbf0      	blt.n	8007e10 <_read+0x12>
  }

  return len;
 8007e2e:	687b      	ldr	r3, [r7, #4]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3718      	adds	r7, #24
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b086      	sub	sp, #24
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	60b9      	str	r1, [r7, #8]
 8007e42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e44:	2300      	movs	r3, #0
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	e009      	b.n	8007e5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	1c5a      	adds	r2, r3, #1
 8007e4e:	60ba      	str	r2, [r7, #8]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	617b      	str	r3, [r7, #20]
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	dbf1      	blt.n	8007e4a <_write+0x12>
  }
  return len;
 8007e66:	687b      	ldr	r3, [r7, #4]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <_close>:

int _close(int file)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b083      	sub	sp, #12
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007e98:	605a      	str	r2, [r3, #4]
  return 0;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <_isatty>:

int _isatty(int file)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007eb0:	2301      	movs	r3, #1
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	370c      	adds	r7, #12
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr

08007ebe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007ebe:	b480      	push	{r7}
 8007ec0:	b085      	sub	sp, #20
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3714      	adds	r7, #20
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b086      	sub	sp, #24
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007ee0:	4a14      	ldr	r2, [pc, #80]	@ (8007f34 <_sbrk+0x5c>)
 8007ee2:	4b15      	ldr	r3, [pc, #84]	@ (8007f38 <_sbrk+0x60>)
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007eec:	4b13      	ldr	r3, [pc, #76]	@ (8007f3c <_sbrk+0x64>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d102      	bne.n	8007efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007ef4:	4b11      	ldr	r3, [pc, #68]	@ (8007f3c <_sbrk+0x64>)
 8007ef6:	4a12      	ldr	r2, [pc, #72]	@ (8007f40 <_sbrk+0x68>)
 8007ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007efa:	4b10      	ldr	r3, [pc, #64]	@ (8007f3c <_sbrk+0x64>)
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	4413      	add	r3, r2
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d207      	bcs.n	8007f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007f08:	f01a fafe 	bl	8022508 <__errno>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	220c      	movs	r2, #12
 8007f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007f12:	f04f 33ff 	mov.w	r3, #4294967295
 8007f16:	e009      	b.n	8007f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007f18:	4b08      	ldr	r3, [pc, #32]	@ (8007f3c <_sbrk+0x64>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007f1e:	4b07      	ldr	r3, [pc, #28]	@ (8007f3c <_sbrk+0x64>)
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4413      	add	r3, r2
 8007f26:	4a05      	ldr	r2, [pc, #20]	@ (8007f3c <_sbrk+0x64>)
 8007f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3718      	adds	r7, #24
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}
 8007f34:	20050000 	.word	0x20050000
 8007f38:	00000400 	.word	0x00000400
 8007f3c:	20013498 	.word	0x20013498
 8007f40:	20028c20 	.word	0x20028c20

08007f44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007f44:	b480      	push	{r7}
 8007f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007f48:	4b06      	ldr	r3, [pc, #24]	@ (8007f64 <SystemInit+0x20>)
 8007f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f4e:	4a05      	ldr	r2, [pc, #20]	@ (8007f64 <SystemInit+0x20>)
 8007f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007f58:	bf00      	nop
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
 8007f62:	bf00      	nop
 8007f64:	e000ed00 	.word	0xe000ed00

08007f68 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim9;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08c      	sub	sp, #48	@ 0x30
 8007f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007f6e:	f107 030c 	add.w	r3, r7, #12
 8007f72:	2224      	movs	r2, #36	@ 0x24
 8007f74:	2100      	movs	r1, #0
 8007f76:	4618      	mov	r0, r3
 8007f78:	f01a fa1c 	bl	80223b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007f7c:	463b      	mov	r3, r7
 8007f7e:	2200      	movs	r2, #0
 8007f80:	601a      	str	r2, [r3, #0]
 8007f82:	605a      	str	r2, [r3, #4]
 8007f84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007f86:	4b21      	ldr	r3, [pc, #132]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007f88:	4a21      	ldr	r2, [pc, #132]	@ (8008010 <MX_TIM3_Init+0xa8>)
 8007f8a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007f8e:	2200      	movs	r2, #0
 8007f90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007f92:	4b1e      	ldr	r3, [pc, #120]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007f98:	4b1c      	ldr	r3, [pc, #112]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007f9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007f9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007fa6:	4b19      	ldr	r3, [pc, #100]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007fa8:	2280      	movs	r2, #128	@ 0x80
 8007faa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007fac:	2303      	movs	r3, #3
 8007fae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 8007fbc:	2306      	movs	r3, #6
 8007fbe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 6;
 8007fcc:	2306      	movs	r3, #6
 8007fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007fd0:	f107 030c 	add.w	r3, r7, #12
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	480d      	ldr	r0, [pc, #52]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007fd8:	f003 fe74 	bl	800bcc4 <HAL_TIM_Encoder_Init>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d001      	beq.n	8007fe6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8007fe2:	f7fe f83b 	bl	800605c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007fea:	2300      	movs	r3, #0
 8007fec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007fee:	463b      	mov	r3, r7
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	4806      	ldr	r0, [pc, #24]	@ (800800c <MX_TIM3_Init+0xa4>)
 8007ff4:	f004 fe6c 	bl	800ccd0 <HAL_TIMEx_MasterConfigSynchronization>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d001      	beq.n	8008002 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8007ffe:	f7fe f82d 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8008002:	bf00      	nop
 8008004:	3730      	adds	r7, #48	@ 0x30
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	2001349c 	.word	0x2001349c
 8008010:	40000400 	.word	0x40000400

08008014 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b08c      	sub	sp, #48	@ 0x30
 8008018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800801a:	f107 030c 	add.w	r3, r7, #12
 800801e:	2224      	movs	r2, #36	@ 0x24
 8008020:	2100      	movs	r1, #0
 8008022:	4618      	mov	r0, r3
 8008024:	f01a f9c6 	bl	80223b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008028:	463b      	mov	r3, r7
 800802a:	2200      	movs	r2, #0
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	605a      	str	r2, [r3, #4]
 8008030:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8008032:	4b21      	ldr	r3, [pc, #132]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 8008034:	4a21      	ldr	r2, [pc, #132]	@ (80080bc <MX_TIM4_Init+0xa8>)
 8008036:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8008038:	4b1f      	ldr	r3, [pc, #124]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 800803a:	2200      	movs	r2, #0
 800803c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800803e:	4b1e      	ldr	r3, [pc, #120]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 8008040:	2200      	movs	r2, #0
 8008042:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8008044:	4b1c      	ldr	r3, [pc, #112]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 8008046:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800804a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800804c:	4b1a      	ldr	r3, [pc, #104]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 800804e:	2200      	movs	r2, #0
 8008050:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008052:	4b19      	ldr	r3, [pc, #100]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 8008054:	2280      	movs	r2, #128	@ 0x80
 8008056:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008058:	2303      	movs	r3, #3
 800805a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800805c:	2300      	movs	r3, #0
 800805e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008060:	2301      	movs	r3, #1
 8008062:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008064:	2300      	movs	r3, #0
 8008066:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 8008068:	2306      	movs	r3, #6
 800806a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800806c:	2300      	movs	r3, #0
 800806e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008070:	2301      	movs	r3, #1
 8008072:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008074:	2300      	movs	r3, #0
 8008076:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 6;
 8008078:	2306      	movs	r3, #6
 800807a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800807c:	f107 030c 	add.w	r3, r7, #12
 8008080:	4619      	mov	r1, r3
 8008082:	480d      	ldr	r0, [pc, #52]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 8008084:	f003 fe1e 	bl	800bcc4 <HAL_TIM_Encoder_Init>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800808e:	f7fd ffe5 	bl	800605c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008092:	2300      	movs	r3, #0
 8008094:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008096:	2300      	movs	r3, #0
 8008098:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800809a:	463b      	mov	r3, r7
 800809c:	4619      	mov	r1, r3
 800809e:	4806      	ldr	r0, [pc, #24]	@ (80080b8 <MX_TIM4_Init+0xa4>)
 80080a0:	f004 fe16 	bl	800ccd0 <HAL_TIMEx_MasterConfigSynchronization>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d001      	beq.n	80080ae <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80080aa:	f7fd ffd7 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80080ae:	bf00      	nop
 80080b0:	3730      	adds	r7, #48	@ 0x30
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	200134e8 	.word	0x200134e8
 80080bc:	40000800 	.word	0x40000800

080080c0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b08c      	sub	sp, #48	@ 0x30
 80080c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80080c6:	f107 0320 	add.w	r3, r7, #32
 80080ca:	2200      	movs	r2, #0
 80080cc:	601a      	str	r2, [r3, #0]
 80080ce:	605a      	str	r2, [r3, #4]
 80080d0:	609a      	str	r2, [r3, #8]
 80080d2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80080d4:	1d3b      	adds	r3, r7, #4
 80080d6:	2200      	movs	r2, #0
 80080d8:	601a      	str	r2, [r3, #0]
 80080da:	605a      	str	r2, [r3, #4]
 80080dc:	609a      	str	r2, [r3, #8]
 80080de:	60da      	str	r2, [r3, #12]
 80080e0:	611a      	str	r2, [r3, #16]
 80080e2:	615a      	str	r2, [r3, #20]
 80080e4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80080e6:	4b2b      	ldr	r3, [pc, #172]	@ (8008194 <MX_TIM9_Init+0xd4>)
 80080e8:	4a2b      	ldr	r2, [pc, #172]	@ (8008198 <MX_TIM9_Init+0xd8>)
 80080ea:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8;
 80080ec:	4b29      	ldr	r3, [pc, #164]	@ (8008194 <MX_TIM9_Init+0xd4>)
 80080ee:	2208      	movs	r2, #8
 80080f0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80080f2:	4b28      	ldr	r3, [pc, #160]	@ (8008194 <MX_TIM9_Init+0xd4>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1199;
 80080f8:	4b26      	ldr	r3, [pc, #152]	@ (8008194 <MX_TIM9_Init+0xd4>)
 80080fa:	f240 42af 	movw	r2, #1199	@ 0x4af
 80080fe:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008100:	4b24      	ldr	r3, [pc, #144]	@ (8008194 <MX_TIM9_Init+0xd4>)
 8008102:	2200      	movs	r2, #0
 8008104:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008106:	4b23      	ldr	r3, [pc, #140]	@ (8008194 <MX_TIM9_Init+0xd4>)
 8008108:	2200      	movs	r2, #0
 800810a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800810c:	4821      	ldr	r0, [pc, #132]	@ (8008194 <MX_TIM9_Init+0xd4>)
 800810e:	f003 fbad 	bl	800b86c <HAL_TIM_Base_Init>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8008118:	f7fd ffa0 	bl	800605c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800811c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008120:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8008122:	f107 0320 	add.w	r3, r7, #32
 8008126:	4619      	mov	r1, r3
 8008128:	481a      	ldr	r0, [pc, #104]	@ (8008194 <MX_TIM9_Init+0xd4>)
 800812a:	f004 f91b 	bl	800c364 <HAL_TIM_ConfigClockSource>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d001      	beq.n	8008138 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8008134:	f7fd ff92 	bl	800605c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8008138:	4816      	ldr	r0, [pc, #88]	@ (8008194 <MX_TIM9_Init+0xd4>)
 800813a:	f003 fc67 	bl	800ba0c <HAL_TIM_PWM_Init>
 800813e:	4603      	mov	r3, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d001      	beq.n	8008148 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8008144:	f7fd ff8a 	bl	800605c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008148:	2360      	movs	r3, #96	@ 0x60
 800814a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800814c:	2300      	movs	r3, #0
 800814e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008150:	2300      	movs	r3, #0
 8008152:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008154:	2300      	movs	r3, #0
 8008156:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008158:	1d3b      	adds	r3, r7, #4
 800815a:	2200      	movs	r2, #0
 800815c:	4619      	mov	r1, r3
 800815e:	480d      	ldr	r0, [pc, #52]	@ (8008194 <MX_TIM9_Init+0xd4>)
 8008160:	f003 ffec 	bl	800c13c <HAL_TIM_PWM_ConfigChannel>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d001      	beq.n	800816e <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800816a:	f7fd ff77 	bl	800605c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800816e:	1d3b      	adds	r3, r7, #4
 8008170:	2204      	movs	r2, #4
 8008172:	4619      	mov	r1, r3
 8008174:	4807      	ldr	r0, [pc, #28]	@ (8008194 <MX_TIM9_Init+0xd4>)
 8008176:	f003 ffe1 	bl	800c13c <HAL_TIM_PWM_ConfigChannel>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d001      	beq.n	8008184 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8008180:	f7fd ff6c 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8008184:	4803      	ldr	r0, [pc, #12]	@ (8008194 <MX_TIM9_Init+0xd4>)
 8008186:	f000 f89f 	bl	80082c8 <HAL_TIM_MspPostInit>

}
 800818a:	bf00      	nop
 800818c:	3730      	adds	r7, #48	@ 0x30
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	20013534 	.word	0x20013534
 8008198:	40014000 	.word	0x40014000

0800819c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b08c      	sub	sp, #48	@ 0x30
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081a4:	f107 031c 	add.w	r3, r7, #28
 80081a8:	2200      	movs	r2, #0
 80081aa:	601a      	str	r2, [r3, #0]
 80081ac:	605a      	str	r2, [r3, #4]
 80081ae:	609a      	str	r2, [r3, #8]
 80081b0:	60da      	str	r2, [r3, #12]
 80081b2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a2e      	ldr	r2, [pc, #184]	@ (8008274 <HAL_TIM_Encoder_MspInit+0xd8>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d128      	bne.n	8008210 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80081be:	4b2e      	ldr	r3, [pc, #184]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 80081c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c2:	4a2d      	ldr	r2, [pc, #180]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 80081c4:	f043 0302 	orr.w	r3, r3, #2
 80081c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80081ca:	4b2b      	ldr	r3, [pc, #172]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 80081cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ce:	f003 0302 	and.w	r3, r3, #2
 80081d2:	61bb      	str	r3, [r7, #24]
 80081d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80081d6:	4b28      	ldr	r3, [pc, #160]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 80081d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081da:	4a27      	ldr	r2, [pc, #156]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 80081dc:	f043 0304 	orr.w	r3, r3, #4
 80081e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80081e2:	4b25      	ldr	r3, [pc, #148]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 80081e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e6:	f003 0304 	and.w	r3, r3, #4
 80081ea:	617b      	str	r3, [r7, #20]
 80081ec:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80081ee:	23c0      	movs	r3, #192	@ 0xc0
 80081f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081f2:	2302      	movs	r3, #2
 80081f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081f6:	2300      	movs	r3, #0
 80081f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081fa:	2300      	movs	r3, #0
 80081fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80081fe:	2302      	movs	r3, #2
 8008200:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008202:	f107 031c 	add.w	r3, r7, #28
 8008206:	4619      	mov	r1, r3
 8008208:	481c      	ldr	r0, [pc, #112]	@ (800827c <HAL_TIM_Encoder_MspInit+0xe0>)
 800820a:	f001 fa87 	bl	800971c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800820e:	e02d      	b.n	800826c <HAL_TIM_Encoder_MspInit+0xd0>
  else if(tim_encoderHandle->Instance==TIM4)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a1a      	ldr	r2, [pc, #104]	@ (8008280 <HAL_TIM_Encoder_MspInit+0xe4>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d128      	bne.n	800826c <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800821a:	4b17      	ldr	r3, [pc, #92]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 800821c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821e:	4a16      	ldr	r2, [pc, #88]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 8008220:	f043 0304 	orr.w	r3, r3, #4
 8008224:	6413      	str	r3, [r2, #64]	@ 0x40
 8008226:	4b14      	ldr	r3, [pc, #80]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 8008228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800822a:	f003 0304 	and.w	r3, r3, #4
 800822e:	613b      	str	r3, [r7, #16]
 8008230:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008232:	4b11      	ldr	r3, [pc, #68]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 8008234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008236:	4a10      	ldr	r2, [pc, #64]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 8008238:	f043 0308 	orr.w	r3, r3, #8
 800823c:	6313      	str	r3, [r2, #48]	@ 0x30
 800823e:	4b0e      	ldr	r3, [pc, #56]	@ (8008278 <HAL_TIM_Encoder_MspInit+0xdc>)
 8008240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008242:	f003 0308 	and.w	r3, r3, #8
 8008246:	60fb      	str	r3, [r7, #12]
 8008248:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800824a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800824e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008250:	2302      	movs	r3, #2
 8008252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008254:	2300      	movs	r3, #0
 8008256:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008258:	2300      	movs	r3, #0
 800825a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800825c:	2302      	movs	r3, #2
 800825e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008260:	f107 031c 	add.w	r3, r7, #28
 8008264:	4619      	mov	r1, r3
 8008266:	4807      	ldr	r0, [pc, #28]	@ (8008284 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008268:	f001 fa58 	bl	800971c <HAL_GPIO_Init>
}
 800826c:	bf00      	nop
 800826e:	3730      	adds	r7, #48	@ 0x30
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}
 8008274:	40000400 	.word	0x40000400
 8008278:	40023800 	.word	0x40023800
 800827c:	40020800 	.word	0x40020800
 8008280:	40000800 	.word	0x40000800
 8008284:	40020c00 	.word	0x40020c00

08008288 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a0a      	ldr	r2, [pc, #40]	@ (80082c0 <HAL_TIM_Base_MspInit+0x38>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d10b      	bne.n	80082b2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800829a:	4b0a      	ldr	r3, [pc, #40]	@ (80082c4 <HAL_TIM_Base_MspInit+0x3c>)
 800829c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800829e:	4a09      	ldr	r2, [pc, #36]	@ (80082c4 <HAL_TIM_Base_MspInit+0x3c>)
 80082a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80082a6:	4b07      	ldr	r3, [pc, #28]	@ (80082c4 <HAL_TIM_Base_MspInit+0x3c>)
 80082a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082ae:	60fb      	str	r3, [r7, #12]
 80082b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80082b2:	bf00      	nop
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	40014000 	.word	0x40014000
 80082c4:	40023800 	.word	0x40023800

080082c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b088      	sub	sp, #32
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082d0:	f107 030c 	add.w	r3, r7, #12
 80082d4:	2200      	movs	r2, #0
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	605a      	str	r2, [r3, #4]
 80082da:	609a      	str	r2, [r3, #8]
 80082dc:	60da      	str	r2, [r3, #12]
 80082de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a11      	ldr	r2, [pc, #68]	@ (800832c <HAL_TIM_MspPostInit+0x64>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d11b      	bne.n	8008322 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80082ea:	4b11      	ldr	r3, [pc, #68]	@ (8008330 <HAL_TIM_MspPostInit+0x68>)
 80082ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ee:	4a10      	ldr	r2, [pc, #64]	@ (8008330 <HAL_TIM_MspPostInit+0x68>)
 80082f0:	f043 0310 	orr.w	r3, r3, #16
 80082f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80082f6:	4b0e      	ldr	r3, [pc, #56]	@ (8008330 <HAL_TIM_MspPostInit+0x68>)
 80082f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082fa:	f003 0310 	and.w	r3, r3, #16
 80082fe:	60bb      	str	r3, [r7, #8]
 8008300:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8008302:	2360      	movs	r3, #96	@ 0x60
 8008304:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008306:	2302      	movs	r3, #2
 8008308:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800830a:	2300      	movs	r3, #0
 800830c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800830e:	2300      	movs	r3, #0
 8008310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8008312:	2303      	movs	r3, #3
 8008314:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008316:	f107 030c 	add.w	r3, r7, #12
 800831a:	4619      	mov	r1, r3
 800831c:	4805      	ldr	r0, [pc, #20]	@ (8008334 <HAL_TIM_MspPostInit+0x6c>)
 800831e:	f001 f9fd 	bl	800971c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8008322:	bf00      	nop
 8008324:	3720      	adds	r7, #32
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	40014000 	.word	0x40014000
 8008330:	40023800 	.word	0x40023800
 8008334:	40021000 	.word	0x40021000

08008338 <TouchTask_Start>:
//    }
//    return v[2];
//}

void TouchTask_Start(void *argument)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
    (void)argument;

    // Lu handle  IRQ notify
    g_touchTaskHandle = xTaskGetCurrentTaskHandle();
 8008340:	f008 fbf2 	bl	8010b28 <xTaskGetCurrentTaskHandle>
 8008344:	4603      	mov	r3, r0
 8008346:	4a22      	ldr	r2, [pc, #136]	@ (80083d0 <TouchTask_Start+0x98>)
 8008348:	6013      	str	r3, [r2, #0]
    // ===== INIT TOUCH LIB (SPI1 + PG2/PG3) =====
    xpt2046_spi(&hspi1);
 800834a:	4822      	ldr	r0, [pc, #136]	@ (80083d4 <TouchTask_Start+0x9c>)
 800834c:	f000 fa12 	bl	8008774 <xpt2046_spi>
    xpt2046_cs(GPIOG, GPIO_PIN_2);
 8008350:	2104      	movs	r1, #4
 8008352:	4821      	ldr	r0, [pc, #132]	@ (80083d8 <TouchTask_Start+0xa0>)
 8008354:	f000 fa1e 	bl	8008794 <xpt2046_cs>
    xpt2046_penirq(GPIOG, GPIO_PIN_3);
 8008358:	2108      	movs	r1, #8
 800835a:	481f      	ldr	r0, [pc, #124]	@ (80083d8 <TouchTask_Start+0xa0>)
 800835c:	f000 fa30 	bl	80087c0 <xpt2046_penirq>
    xpt2046_set_size(240, 320);
 8008360:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8008364:	20f0      	movs	r0, #240	@ 0xf0
 8008366:	f000 fa41 	bl	80087ec <xpt2046_set_size>
    xpt2046_orientation(XPT2046_ORIENTATION_PORTRAIT_MIRROR);
 800836a:	2002      	movs	r0, #2
 800836c:	f000 fa56 	bl	800881c <xpt2046_orientation>
    xpt2046_set_raw_range(0, 4095);   // mc nh
 8008370:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8008374:	2000      	movs	r0, #0
 8008376:	f000 fa61 	bl	800883c <xpt2046_set_raw_range>
    xpt2046_set_offset(0, 0);
 800837a:	2100      	movs	r1, #0
 800837c:	2000      	movs	r0, #0
 800837e:	f000 fa75 	bl	800886c <xpt2046_set_offset>
    xpt2046_init();
 8008382:	f000 fa8b 	bl	800889c <xpt2046_init>


    for (;;)
    {
        uint16_t x,y;
        xpt2046_read_position(&x,&y);
 8008386:	f107 020c 	add.w	r2, r7, #12
 800838a:	f107 030e 	add.w	r3, r7, #14
 800838e:	4611      	mov	r1, r2
 8008390:	4618      	mov	r0, r3
 8008392:	f000 fbc1 	bl	8008b18 <xpt2046_read_position>

        if (x || y) {
 8008396:	89fb      	ldrh	r3, [r7, #14]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d102      	bne.n	80083a2 <TouchTask_Start+0x6a>
 800839c:	89bb      	ldrh	r3, [r7, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d009      	beq.n	80083b6 <TouchTask_Start+0x7e>
                    g_touchState.x = x;
 80083a2:	89fa      	ldrh	r2, [r7, #14]
 80083a4:	4b0d      	ldr	r3, [pc, #52]	@ (80083dc <TouchTask_Start+0xa4>)
 80083a6:	801a      	strh	r2, [r3, #0]
                    g_touchState.y = y;
 80083a8:	89ba      	ldrh	r2, [r7, #12]
 80083aa:	4b0c      	ldr	r3, [pc, #48]	@ (80083dc <TouchTask_Start+0xa4>)
 80083ac:	805a      	strh	r2, [r3, #2]
                    g_touchState.pressed = 1;
 80083ae:	4b0b      	ldr	r3, [pc, #44]	@ (80083dc <TouchTask_Start+0xa4>)
 80083b0:	2201      	movs	r2, #1
 80083b2:	711a      	strb	r2, [r3, #4]
 80083b4:	e008      	b.n	80083c8 <TouchTask_Start+0x90>
                } else {
                    g_touchState.x = 0;
 80083b6:	4b09      	ldr	r3, [pc, #36]	@ (80083dc <TouchTask_Start+0xa4>)
 80083b8:	2200      	movs	r2, #0
 80083ba:	801a      	strh	r2, [r3, #0]
                    g_touchState.y = 0;
 80083bc:	4b07      	ldr	r3, [pc, #28]	@ (80083dc <TouchTask_Start+0xa4>)
 80083be:	2200      	movs	r2, #0
 80083c0:	805a      	strh	r2, [r3, #2]
                    g_touchState.pressed = 0;
 80083c2:	4b06      	ldr	r3, [pc, #24]	@ (80083dc <TouchTask_Start+0xa4>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	711a      	strb	r2, [r3, #4]
                }

        vTaskDelay(pdMS_TO_TICKS(10)); // 10ms l  mt
 80083c8:	200a      	movs	r0, #10
 80083ca:	f007 fed5 	bl	8010178 <vTaskDelay>
    {
 80083ce:	e7da      	b.n	8008386 <TouchTask_Start+0x4e>
 80083d0:	20013588 	.word	0x20013588
 80083d4:	20013380 	.word	0x20013380
 80083d8:	40021800 	.word	0x40021800
 80083dc:	20013580 	.word	0x20013580

080083e0 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80083e4:	4b14      	ldr	r3, [pc, #80]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 80083e6:	4a15      	ldr	r2, [pc, #84]	@ (800843c <MX_USART3_UART_Init+0x5c>)
 80083e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80083ea:	4b13      	ldr	r3, [pc, #76]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 80083ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80083f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80083f2:	4b11      	ldr	r3, [pc, #68]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 80083f4:	2200      	movs	r2, #0
 80083f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80083f8:	4b0f      	ldr	r3, [pc, #60]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80083fe:	4b0e      	ldr	r3, [pc, #56]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 8008400:	2200      	movs	r2, #0
 8008402:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008404:	4b0c      	ldr	r3, [pc, #48]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 8008406:	220c      	movs	r2, #12
 8008408:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800840a:	4b0b      	ldr	r3, [pc, #44]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 800840c:	2200      	movs	r2, #0
 800840e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008410:	4b09      	ldr	r3, [pc, #36]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 8008412:	2200      	movs	r2, #0
 8008414:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008416:	4b08      	ldr	r3, [pc, #32]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 8008418:	2200      	movs	r2, #0
 800841a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800841c:	4b06      	ldr	r3, [pc, #24]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 800841e:	2200      	movs	r2, #0
 8008420:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008422:	4805      	ldr	r0, [pc, #20]	@ (8008438 <MX_USART3_UART_Init+0x58>)
 8008424:	f004 fd00 	bl	800ce28 <HAL_UART_Init>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d001      	beq.n	8008432 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800842e:	f7fd fe15 	bl	800605c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008432:	bf00      	nop
 8008434:	bd80      	pop	{r7, pc}
 8008436:	bf00      	nop
 8008438:	2001358c 	.word	0x2001358c
 800843c:	40004800 	.word	0x40004800

08008440 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b0aa      	sub	sp, #168	@ 0xa8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008448:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800844c:	2200      	movs	r2, #0
 800844e:	601a      	str	r2, [r3, #0]
 8008450:	605a      	str	r2, [r3, #4]
 8008452:	609a      	str	r2, [r3, #8]
 8008454:	60da      	str	r2, [r3, #12]
 8008456:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008458:	f107 0310 	add.w	r3, r7, #16
 800845c:	2284      	movs	r2, #132	@ 0x84
 800845e:	2100      	movs	r1, #0
 8008460:	4618      	mov	r0, r3
 8008462:	f019 ffa7 	bl	80223b4 <memset>
  if(uartHandle->Instance==USART3)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a56      	ldr	r2, [pc, #344]	@ (80085c4 <HAL_UART_MspInit+0x184>)
 800846c:	4293      	cmp	r3, r2
 800846e:	f040 80a4 	bne.w	80085ba <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8008472:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008476:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008478:	2300      	movs	r3, #0
 800847a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800847c:	f107 0310 	add.w	r3, r7, #16
 8008480:	4618      	mov	r0, r3
 8008482:	f002 f969 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d001      	beq.n	8008490 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800848c:	f7fd fde6 	bl	800605c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8008490:	4b4d      	ldr	r3, [pc, #308]	@ (80085c8 <HAL_UART_MspInit+0x188>)
 8008492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008494:	4a4c      	ldr	r2, [pc, #304]	@ (80085c8 <HAL_UART_MspInit+0x188>)
 8008496:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800849a:	6413      	str	r3, [r2, #64]	@ 0x40
 800849c:	4b4a      	ldr	r3, [pc, #296]	@ (80085c8 <HAL_UART_MspInit+0x188>)
 800849e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084a4:	60fb      	str	r3, [r7, #12]
 80084a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80084a8:	4b47      	ldr	r3, [pc, #284]	@ (80085c8 <HAL_UART_MspInit+0x188>)
 80084aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ac:	4a46      	ldr	r2, [pc, #280]	@ (80085c8 <HAL_UART_MspInit+0x188>)
 80084ae:	f043 0304 	orr.w	r3, r3, #4
 80084b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80084b4:	4b44      	ldr	r3, [pc, #272]	@ (80085c8 <HAL_UART_MspInit+0x188>)
 80084b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084b8:	f003 0304 	and.w	r3, r3, #4
 80084bc:	60bb      	str	r3, [r7, #8]
 80084be:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80084c0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80084c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084c8:	2302      	movs	r3, #2
 80084ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084ce:	2300      	movs	r3, #0
 80084d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084d4:	2303      	movs	r3, #3
 80084d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80084da:	2307      	movs	r3, #7
 80084dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80084e0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80084e4:	4619      	mov	r1, r3
 80084e6:	4839      	ldr	r0, [pc, #228]	@ (80085cc <HAL_UART_MspInit+0x18c>)
 80084e8:	f001 f918 	bl	800971c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80084ec:	4b38      	ldr	r3, [pc, #224]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 80084ee:	4a39      	ldr	r2, [pc, #228]	@ (80085d4 <HAL_UART_MspInit+0x194>)
 80084f0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80084f2:	4b37      	ldr	r3, [pc, #220]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 80084f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80084f8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80084fa:	4b35      	ldr	r3, [pc, #212]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 80084fc:	2200      	movs	r2, #0
 80084fe:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008500:	4b33      	ldr	r3, [pc, #204]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008502:	2200      	movs	r2, #0
 8008504:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008506:	4b32      	ldr	r3, [pc, #200]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008508:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800850c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800850e:	4b30      	ldr	r3, [pc, #192]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008510:	2200      	movs	r2, #0
 8008512:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008514:	4b2e      	ldr	r3, [pc, #184]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008516:	2200      	movs	r2, #0
 8008518:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800851a:	4b2d      	ldr	r3, [pc, #180]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 800851c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008520:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8008522:	4b2b      	ldr	r3, [pc, #172]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008524:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8008528:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800852a:	4b29      	ldr	r3, [pc, #164]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 800852c:	2200      	movs	r2, #0
 800852e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008530:	4827      	ldr	r0, [pc, #156]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008532:	f000 fcdd 	bl	8008ef0 <HAL_DMA_Init>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d001      	beq.n	8008540 <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 800853c:	f7fd fd8e 	bl	800605c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a23      	ldr	r2, [pc, #140]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008544:	675a      	str	r2, [r3, #116]	@ 0x74
 8008546:	4a22      	ldr	r2, [pc, #136]	@ (80085d0 <HAL_UART_MspInit+0x190>)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800854c:	4b22      	ldr	r3, [pc, #136]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 800854e:	4a23      	ldr	r2, [pc, #140]	@ (80085dc <HAL_UART_MspInit+0x19c>)
 8008550:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8008552:	4b21      	ldr	r3, [pc, #132]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008554:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8008558:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800855a:	4b1f      	ldr	r3, [pc, #124]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 800855c:	2240      	movs	r2, #64	@ 0x40
 800855e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008560:	4b1d      	ldr	r3, [pc, #116]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008562:	2200      	movs	r2, #0
 8008564:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008566:	4b1c      	ldr	r3, [pc, #112]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008568:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800856c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800856e:	4b1a      	ldr	r3, [pc, #104]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008570:	2200      	movs	r2, #0
 8008572:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008574:	4b18      	ldr	r3, [pc, #96]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008576:	2200      	movs	r2, #0
 8008578:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800857a:	4b17      	ldr	r3, [pc, #92]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 800857c:	2200      	movs	r2, #0
 800857e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8008580:	4b15      	ldr	r3, [pc, #84]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008582:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8008586:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008588:	4b13      	ldr	r3, [pc, #76]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 800858a:	2200      	movs	r2, #0
 800858c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800858e:	4812      	ldr	r0, [pc, #72]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 8008590:	f000 fcae 	bl	8008ef0 <HAL_DMA_Init>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 800859a:	f7fd fd5f 	bl	800605c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a0d      	ldr	r2, [pc, #52]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 80085a2:	671a      	str	r2, [r3, #112]	@ 0x70
 80085a4:	4a0c      	ldr	r2, [pc, #48]	@ (80085d8 <HAL_UART_MspInit+0x198>)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80085aa:	2200      	movs	r2, #0
 80085ac:	2105      	movs	r1, #5
 80085ae:	2027      	movs	r0, #39	@ 0x27
 80085b0:	f000 fbfc 	bl	8008dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80085b4:	2027      	movs	r0, #39	@ 0x27
 80085b6:	f000 fc15 	bl	8008de4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80085ba:	bf00      	nop
 80085bc:	37a8      	adds	r7, #168	@ 0xa8
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	40004800 	.word	0x40004800
 80085c8:	40023800 	.word	0x40023800
 80085cc:	40020800 	.word	0x40020800
 80085d0:	20013614 	.word	0x20013614
 80085d4:	40026028 	.word	0x40026028
 80085d8:	20013674 	.word	0x20013674
 80085dc:	40026058 	.word	0x40026058

080085e0 <pressed_by_z>:
static XPT2046_Raw_t   s_raw = {0};
static XPT2046_Point_t s_pt  = {0};

// ====== helpers ======
static uint8_t pressed_by_z(uint16_t z1, uint16_t z2)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	4603      	mov	r3, r0
 80085e8:	460a      	mov	r2, r1
 80085ea:	80fb      	strh	r3, [r7, #6]
 80085ec:	4613      	mov	r3, r2
 80085ee:	80bb      	strh	r3, [r7, #4]
    // Cch n gin: z1  ln coi nh nhn
    // (z2 c th dng  tnh pressure chnh xc hn, nhng thng khng cn)
    return (z1 > XPT2046_Z_THRESHOLD);
 80085f0:	88fb      	ldrh	r3, [r7, #6]
 80085f2:	2b32      	cmp	r3, #50	@ 0x32
 80085f4:	bf8c      	ite	hi
 80085f6:	2301      	movhi	r3, #1
 80085f8:	2300      	movls	r3, #0
 80085fa:	b2db      	uxtb	r3, r3
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <cs_low>:

static inline void cs_low(void)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	af00      	add	r7, sp, #0
    if (s_cs_port) HAL_GPIO_WritePin(s_cs_port, s_cs_pin, GPIO_PIN_RESET);
 800860c:	4b06      	ldr	r3, [pc, #24]	@ (8008628 <cs_low+0x20>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d007      	beq.n	8008624 <cs_low+0x1c>
 8008614:	4b04      	ldr	r3, [pc, #16]	@ (8008628 <cs_low+0x20>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a04      	ldr	r2, [pc, #16]	@ (800862c <cs_low+0x24>)
 800861a:	8811      	ldrh	r1, [r2, #0]
 800861c:	2200      	movs	r2, #0
 800861e:	4618      	mov	r0, r3
 8008620:	f001 fa28 	bl	8009a74 <HAL_GPIO_WritePin>
}
 8008624:	bf00      	nop
 8008626:	bd80      	pop	{r7, pc}
 8008628:	200136d8 	.word	0x200136d8
 800862c:	200136dc 	.word	0x200136dc

08008630 <cs_high>:

static inline void cs_high(void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	af00      	add	r7, sp, #0
    if (s_cs_port) HAL_GPIO_WritePin(s_cs_port, s_cs_pin, GPIO_PIN_SET);
 8008634:	4b06      	ldr	r3, [pc, #24]	@ (8008650 <cs_high+0x20>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d007      	beq.n	800864c <cs_high+0x1c>
 800863c:	4b04      	ldr	r3, [pc, #16]	@ (8008650 <cs_high+0x20>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a04      	ldr	r2, [pc, #16]	@ (8008654 <cs_high+0x24>)
 8008642:	8811      	ldrh	r1, [r2, #0]
 8008644:	2201      	movs	r2, #1
 8008646:	4618      	mov	r0, r3
 8008648:	f001 fa14 	bl	8009a74 <HAL_GPIO_WritePin>
}
 800864c:	bf00      	nop
 800864e:	bd80      	pop	{r7, pc}
 8008650:	200136d8 	.word	0x200136d8
 8008654:	200136dc 	.word	0x200136dc

08008658 <read12>:

// c 12-bit: gi 1 byte cmd, nhn 2 byte data, ly 12-bit (MSB first)
static uint16_t read12(uint8_t cmd)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af02      	add	r7, sp, #8
 800865e:	4603      	mov	r3, r0
 8008660:	71fb      	strb	r3, [r7, #7]
    uint8_t tx[3] = { cmd, 0x00, 0x00 };
 8008662:	79fb      	ldrb	r3, [r7, #7]
 8008664:	743b      	strb	r3, [r7, #16]
 8008666:	2300      	movs	r3, #0
 8008668:	747b      	strb	r3, [r7, #17]
 800866a:	2300      	movs	r3, #0
 800866c:	74bb      	strb	r3, [r7, #18]
    uint8_t rx[3] = { 0, 0, 0 };
 800866e:	f107 030c 	add.w	r3, r7, #12
 8008672:	2100      	movs	r1, #0
 8008674:	460a      	mov	r2, r1
 8008676:	801a      	strh	r2, [r3, #0]
 8008678:	460a      	mov	r2, r1
 800867a:	709a      	strb	r2, [r3, #2]

    HAL_SPI_TransmitReceive(s_spi, tx, rx, 3, XPT2046_SPI_TIMEOUT_MS);
 800867c:	4b0f      	ldr	r3, [pc, #60]	@ (80086bc <read12+0x64>)
 800867e:	6818      	ldr	r0, [r3, #0]
 8008680:	f107 020c 	add.w	r2, r7, #12
 8008684:	f107 0110 	add.w	r1, r7, #16
 8008688:	2305      	movs	r3, #5
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	2303      	movs	r3, #3
 800868e:	f002 fcfe 	bl	800b08e <HAL_SPI_TransmitReceive>

    // rx[1] v rx[2] mi cha ADC
    uint16_t v = ((uint16_t)rx[1] << 8) | rx[2];
 8008692:	7b7b      	ldrb	r3, [r7, #13]
 8008694:	b21b      	sxth	r3, r3
 8008696:	021b      	lsls	r3, r3, #8
 8008698:	b21a      	sxth	r2, r3
 800869a:	7bbb      	ldrb	r3, [r7, #14]
 800869c:	b21b      	sxth	r3, r3
 800869e:	4313      	orrs	r3, r2
 80086a0:	b21b      	sxth	r3, r3
 80086a2:	82fb      	strh	r3, [r7, #22]
    v >>= 3;
 80086a4:	8afb      	ldrh	r3, [r7, #22]
 80086a6:	08db      	lsrs	r3, r3, #3
 80086a8:	82fb      	strh	r3, [r7, #22]
    return (v & 0x0FFF);
 80086aa:	8afb      	ldrh	r3, [r7, #22]
 80086ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086b0:	b29b      	uxth	r3, r3
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3718      	adds	r7, #24
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	bf00      	nop
 80086bc:	200136d4 	.word	0x200136d4

080086c0 <clamp_u16>:

// clamp int -> [0..max]
static inline uint16_t clamp_u16(int32_t v, uint16_t maxv)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	807b      	strh	r3, [r7, #2]
    if (v < 0) return 0;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	da01      	bge.n	80086d6 <clamp_u16+0x16>
 80086d2:	2300      	movs	r3, #0
 80086d4:	e007      	b.n	80086e6 <clamp_u16+0x26>
    if (v > (int32_t)maxv) return maxv;
 80086d6:	887b      	ldrh	r3, [r7, #2]
 80086d8:	687a      	ldr	r2, [r7, #4]
 80086da:	429a      	cmp	r2, r3
 80086dc:	dd01      	ble.n	80086e2 <clamp_u16+0x22>
 80086de:	887b      	ldrh	r3, [r7, #2]
 80086e0:	e001      	b.n	80086e6 <clamp_u16+0x26>
    return (uint16_t)v;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	b29b      	uxth	r3, r3
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	370c      	adds	r7, #12
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
	...

080086f4 <map_raw>:

// map raw [raw_min..raw_max] -> [0..pix_max]
static uint16_t map_raw(uint16_t raw, uint16_t pix_max)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	4603      	mov	r3, r0
 80086fc:	460a      	mov	r2, r1
 80086fe:	80fb      	strh	r3, [r7, #6]
 8008700:	4613      	mov	r3, r2
 8008702:	80bb      	strh	r3, [r7, #4]
    if (s_raw_max <= s_raw_min) return 0;
 8008704:	4b19      	ldr	r3, [pc, #100]	@ (800876c <map_raw+0x78>)
 8008706:	881a      	ldrh	r2, [r3, #0]
 8008708:	4b19      	ldr	r3, [pc, #100]	@ (8008770 <map_raw+0x7c>)
 800870a:	881b      	ldrh	r3, [r3, #0]
 800870c:	429a      	cmp	r2, r3
 800870e:	d801      	bhi.n	8008714 <map_raw+0x20>
 8008710:	2300      	movs	r3, #0
 8008712:	e024      	b.n	800875e <map_raw+0x6a>
    if (raw < s_raw_min) raw = s_raw_min;
 8008714:	4b16      	ldr	r3, [pc, #88]	@ (8008770 <map_raw+0x7c>)
 8008716:	881b      	ldrh	r3, [r3, #0]
 8008718:	88fa      	ldrh	r2, [r7, #6]
 800871a:	429a      	cmp	r2, r3
 800871c:	d202      	bcs.n	8008724 <map_raw+0x30>
 800871e:	4b14      	ldr	r3, [pc, #80]	@ (8008770 <map_raw+0x7c>)
 8008720:	881b      	ldrh	r3, [r3, #0]
 8008722:	80fb      	strh	r3, [r7, #6]
    if (raw > s_raw_max) raw = s_raw_max;
 8008724:	4b11      	ldr	r3, [pc, #68]	@ (800876c <map_raw+0x78>)
 8008726:	881b      	ldrh	r3, [r3, #0]
 8008728:	88fa      	ldrh	r2, [r7, #6]
 800872a:	429a      	cmp	r2, r3
 800872c:	d902      	bls.n	8008734 <map_raw+0x40>
 800872e:	4b0f      	ldr	r3, [pc, #60]	@ (800876c <map_raw+0x78>)
 8008730:	881b      	ldrh	r3, [r3, #0]
 8008732:	80fb      	strh	r3, [r7, #6]

    uint32_t num = (uint32_t)(raw - s_raw_min) * (uint32_t)pix_max;
 8008734:	88fb      	ldrh	r3, [r7, #6]
 8008736:	4a0e      	ldr	r2, [pc, #56]	@ (8008770 <map_raw+0x7c>)
 8008738:	8812      	ldrh	r2, [r2, #0]
 800873a:	1a9b      	subs	r3, r3, r2
 800873c:	461a      	mov	r2, r3
 800873e:	88bb      	ldrh	r3, [r7, #4]
 8008740:	fb02 f303 	mul.w	r3, r2, r3
 8008744:	60fb      	str	r3, [r7, #12]
    uint32_t den = (uint32_t)(s_raw_max - s_raw_min);
 8008746:	4b09      	ldr	r3, [pc, #36]	@ (800876c <map_raw+0x78>)
 8008748:	881b      	ldrh	r3, [r3, #0]
 800874a:	461a      	mov	r2, r3
 800874c:	4b08      	ldr	r3, [pc, #32]	@ (8008770 <map_raw+0x7c>)
 800874e:	881b      	ldrh	r3, [r3, #0]
 8008750:	1ad3      	subs	r3, r2, r3
 8008752:	60bb      	str	r3, [r7, #8]
    return (uint16_t)(num / den);
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	fbb2 f3f3 	udiv	r3, r2, r3
 800875c:	b29b      	uxth	r3, r3
}
 800875e:	4618      	mov	r0, r3
 8008760:	3714      	adds	r7, #20
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr
 800876a:	bf00      	nop
 800876c:	20000056 	.word	0x20000056
 8008770:	200136e6 	.word	0x200136e6

08008774 <xpt2046_spi>:

// ====== API impl ======
void xpt2046_spi(SPI_HandleTypeDef* spi)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
    s_spi = spi;
 800877c:	4a04      	ldr	r2, [pc, #16]	@ (8008790 <xpt2046_spi+0x1c>)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6013      	str	r3, [r2, #0]
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	200136d4 	.word	0x200136d4

08008794 <xpt2046_cs>:

void xpt2046_cs(GPIO_TypeDef* port, uint16_t pin)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	460b      	mov	r3, r1
 800879e:	807b      	strh	r3, [r7, #2]
    s_cs_port = port;
 80087a0:	4a05      	ldr	r2, [pc, #20]	@ (80087b8 <xpt2046_cs+0x24>)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6013      	str	r3, [r2, #0]
    s_cs_pin  = pin;
 80087a6:	4a05      	ldr	r2, [pc, #20]	@ (80087bc <xpt2046_cs+0x28>)
 80087a8:	887b      	ldrh	r3, [r7, #2]
 80087aa:	8013      	strh	r3, [r2, #0]
}
 80087ac:	bf00      	nop
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr
 80087b8:	200136d8 	.word	0x200136d8
 80087bc:	200136dc 	.word	0x200136dc

080087c0 <xpt2046_penirq>:

void xpt2046_penirq(GPIO_TypeDef* port, uint16_t pin)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	460b      	mov	r3, r1
 80087ca:	807b      	strh	r3, [r7, #2]
    s_irq_port = port;
 80087cc:	4a05      	ldr	r2, [pc, #20]	@ (80087e4 <xpt2046_penirq+0x24>)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6013      	str	r3, [r2, #0]
    s_irq_pin  = pin;
 80087d2:	4a05      	ldr	r2, [pc, #20]	@ (80087e8 <xpt2046_penirq+0x28>)
 80087d4:	887b      	ldrh	r3, [r7, #2]
 80087d6:	8013      	strh	r3, [r2, #0]
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr
 80087e4:	200136e0 	.word	0x200136e0
 80087e8:	200136e4 	.word	0x200136e4

080087ec <xpt2046_set_size>:

void xpt2046_set_size(uint16_t w, uint16_t h)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	4603      	mov	r3, r0
 80087f4:	460a      	mov	r2, r1
 80087f6:	80fb      	strh	r3, [r7, #6]
 80087f8:	4613      	mov	r3, r2
 80087fa:	80bb      	strh	r3, [r7, #4]
    s_w = w;
 80087fc:	4a05      	ldr	r2, [pc, #20]	@ (8008814 <xpt2046_set_size+0x28>)
 80087fe:	88fb      	ldrh	r3, [r7, #6]
 8008800:	8013      	strh	r3, [r2, #0]
    s_h = h;
 8008802:	4a05      	ldr	r2, [pc, #20]	@ (8008818 <xpt2046_set_size+0x2c>)
 8008804:	88bb      	ldrh	r3, [r7, #4]
 8008806:	8013      	strh	r3, [r2, #0]
}
 8008808:	bf00      	nop
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr
 8008814:	20000052 	.word	0x20000052
 8008818:	20000054 	.word	0x20000054

0800881c <xpt2046_orientation>:

void xpt2046_orientation(XPT2046_Orientation_t o)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	4603      	mov	r3, r0
 8008824:	71fb      	strb	r3, [r7, #7]
    s_ori = o;
 8008826:	4a04      	ldr	r2, [pc, #16]	@ (8008838 <xpt2046_orientation+0x1c>)
 8008828:	79fb      	ldrb	r3, [r7, #7]
 800882a:	7013      	strb	r3, [r2, #0]
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr
 8008838:	20000050 	.word	0x20000050

0800883c <xpt2046_set_raw_range>:

void xpt2046_set_raw_range(uint16_t raw_min, uint16_t raw_max)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	4603      	mov	r3, r0
 8008844:	460a      	mov	r2, r1
 8008846:	80fb      	strh	r3, [r7, #6]
 8008848:	4613      	mov	r3, r2
 800884a:	80bb      	strh	r3, [r7, #4]
    s_raw_min = raw_min;
 800884c:	4a05      	ldr	r2, [pc, #20]	@ (8008864 <xpt2046_set_raw_range+0x28>)
 800884e:	88fb      	ldrh	r3, [r7, #6]
 8008850:	8013      	strh	r3, [r2, #0]
    s_raw_max = raw_max;
 8008852:	4a05      	ldr	r2, [pc, #20]	@ (8008868 <xpt2046_set_raw_range+0x2c>)
 8008854:	88bb      	ldrh	r3, [r7, #4]
 8008856:	8013      	strh	r3, [r2, #0]
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr
 8008864:	200136e6 	.word	0x200136e6
 8008868:	20000056 	.word	0x20000056

0800886c <xpt2046_set_offset>:

void xpt2046_set_offset(int16_t x_off, int16_t y_off)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	4603      	mov	r3, r0
 8008874:	460a      	mov	r2, r1
 8008876:	80fb      	strh	r3, [r7, #6]
 8008878:	4613      	mov	r3, r2
 800887a:	80bb      	strh	r3, [r7, #4]
    s_x_off = x_off;
 800887c:	4a05      	ldr	r2, [pc, #20]	@ (8008894 <xpt2046_set_offset+0x28>)
 800887e:	88fb      	ldrh	r3, [r7, #6]
 8008880:	8013      	strh	r3, [r2, #0]
    s_y_off = y_off;
 8008882:	4a05      	ldr	r2, [pc, #20]	@ (8008898 <xpt2046_set_offset+0x2c>)
 8008884:	88bb      	ldrh	r3, [r7, #4]
 8008886:	8013      	strh	r3, [r2, #0]
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr
 8008894:	200136e8 	.word	0x200136e8
 8008898:	200136ea 	.word	0x200136ea

0800889c <xpt2046_init>:

void xpt2046_init(void)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	af00      	add	r7, sp, #0
    // sanity checks
    // (bn c th t breakpoint nu NULL)
    cs_high();
 80088a0:	f7ff fec6 	bl	8008630 <cs_high>
}
 80088a4:	bf00      	nop
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <xpt2046_update>:
    if (!s_irq_port) return 0;
    return (HAL_GPIO_ReadPin(s_irq_port, s_irq_pin) == GPIO_PIN_RESET);
}

void xpt2046_update(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b08a      	sub	sp, #40	@ 0x28
 80088ac:	af00      	add	r7, sp, #0
    if (!s_spi || !s_cs_port) return;
 80088ae:	4b90      	ldr	r3, [pc, #576]	@ (8008af0 <xpt2046_update+0x248>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 8118 	beq.w	8008ae8 <xpt2046_update+0x240>
 80088b8:	4b8e      	ldr	r3, [pc, #568]	@ (8008af4 <xpt2046_update+0x24c>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 8113 	beq.w	8008ae8 <xpt2046_update+0x240>

    uint32_t ax=0, ay=0, az1=0, az2=0;
 80088c2:	2300      	movs	r3, #0
 80088c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80088c6:	2300      	movs	r3, #0
 80088c8:	623b      	str	r3, [r7, #32]
 80088ca:	2300      	movs	r3, #0
 80088cc:	61fb      	str	r3, [r7, #28]
 80088ce:	2300      	movs	r3, #0
 80088d0:	61bb      	str	r3, [r7, #24]

    cs_low();
 80088d2:	f7ff fe99 	bl	8008608 <cs_low>

    for (int i = 0; i < XPT2046_AVG_SAMPLES; i++)
 80088d6:	2300      	movs	r3, #0
 80088d8:	617b      	str	r3, [r7, #20]
 80088da:	e026      	b.n	800892a <xpt2046_update+0x82>
    {
        uint16_t rx  = read12(XPT2046_CMD_X);
 80088dc:	20d0      	movs	r0, #208	@ 0xd0
 80088de:	f7ff febb 	bl	8008658 <read12>
 80088e2:	4603      	mov	r3, r0
 80088e4:	80fb      	strh	r3, [r7, #6]
        uint16_t ry  = read12(XPT2046_CMD_Y);
 80088e6:	2090      	movs	r0, #144	@ 0x90
 80088e8:	f7ff feb6 	bl	8008658 <read12>
 80088ec:	4603      	mov	r3, r0
 80088ee:	80bb      	strh	r3, [r7, #4]
        uint16_t rz1 = read12(XPT2046_CMD_Z1);
 80088f0:	20b0      	movs	r0, #176	@ 0xb0
 80088f2:	f7ff feb1 	bl	8008658 <read12>
 80088f6:	4603      	mov	r3, r0
 80088f8:	807b      	strh	r3, [r7, #2]
        uint16_t rz2 = read12(XPT2046_CMD_Z2);
 80088fa:	20c0      	movs	r0, #192	@ 0xc0
 80088fc:	f7ff feac 	bl	8008658 <read12>
 8008900:	4603      	mov	r3, r0
 8008902:	803b      	strh	r3, [r7, #0]

        ax  += rx;
 8008904:	88fb      	ldrh	r3, [r7, #6]
 8008906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008908:	4413      	add	r3, r2
 800890a:	627b      	str	r3, [r7, #36]	@ 0x24
        ay  += ry;
 800890c:	88bb      	ldrh	r3, [r7, #4]
 800890e:	6a3a      	ldr	r2, [r7, #32]
 8008910:	4413      	add	r3, r2
 8008912:	623b      	str	r3, [r7, #32]
        az1 += rz1;
 8008914:	887b      	ldrh	r3, [r7, #2]
 8008916:	69fa      	ldr	r2, [r7, #28]
 8008918:	4413      	add	r3, r2
 800891a:	61fb      	str	r3, [r7, #28]
        az2 += rz2;
 800891c:	883b      	ldrh	r3, [r7, #0]
 800891e:	69ba      	ldr	r2, [r7, #24]
 8008920:	4413      	add	r3, r2
 8008922:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < XPT2046_AVG_SAMPLES; i++)
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	3301      	adds	r3, #1
 8008928:	617b      	str	r3, [r7, #20]
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	2b04      	cmp	r3, #4
 800892e:	ddd5      	ble.n	80088dc <xpt2046_update+0x34>
    }

    cs_high();
 8008930:	f7ff fe7e 	bl	8008630 <cs_high>

    s_raw.x  = (uint16_t)(ax  / XPT2046_AVG_SAMPLES);
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	4a70      	ldr	r2, [pc, #448]	@ (8008af8 <xpt2046_update+0x250>)
 8008938:	fba2 2303 	umull	r2, r3, r2, r3
 800893c:	089b      	lsrs	r3, r3, #2
 800893e:	b29a      	uxth	r2, r3
 8008940:	4b6e      	ldr	r3, [pc, #440]	@ (8008afc <xpt2046_update+0x254>)
 8008942:	801a      	strh	r2, [r3, #0]
    s_raw.y  = (uint16_t)(ay  / XPT2046_AVG_SAMPLES);
 8008944:	6a3b      	ldr	r3, [r7, #32]
 8008946:	4a6c      	ldr	r2, [pc, #432]	@ (8008af8 <xpt2046_update+0x250>)
 8008948:	fba2 2303 	umull	r2, r3, r2, r3
 800894c:	089b      	lsrs	r3, r3, #2
 800894e:	b29a      	uxth	r2, r3
 8008950:	4b6a      	ldr	r3, [pc, #424]	@ (8008afc <xpt2046_update+0x254>)
 8008952:	805a      	strh	r2, [r3, #2]
    s_raw.z1 = (uint16_t)(az1 / XPT2046_AVG_SAMPLES);
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	4a68      	ldr	r2, [pc, #416]	@ (8008af8 <xpt2046_update+0x250>)
 8008958:	fba2 2303 	umull	r2, r3, r2, r3
 800895c:	089b      	lsrs	r3, r3, #2
 800895e:	b29a      	uxth	r2, r3
 8008960:	4b66      	ldr	r3, [pc, #408]	@ (8008afc <xpt2046_update+0x254>)
 8008962:	809a      	strh	r2, [r3, #4]
    s_raw.z2 = (uint16_t)(az2 / XPT2046_AVG_SAMPLES);
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	4a64      	ldr	r2, [pc, #400]	@ (8008af8 <xpt2046_update+0x250>)
 8008968:	fba2 2303 	umull	r2, r3, r2, r3
 800896c:	089b      	lsrs	r3, r3, #2
 800896e:	b29a      	uxth	r2, r3
 8008970:	4b62      	ldr	r3, [pc, #392]	@ (8008afc <xpt2046_update+0x254>)
 8008972:	80da      	strh	r2, [r3, #6]

    // Nu khng nhn -> clear v return
    if (!pressed_by_z(s_raw.z1, s_raw.z2)) {
 8008974:	4b61      	ldr	r3, [pc, #388]	@ (8008afc <xpt2046_update+0x254>)
 8008976:	889b      	ldrh	r3, [r3, #4]
 8008978:	4a60      	ldr	r2, [pc, #384]	@ (8008afc <xpt2046_update+0x254>)
 800897a:	88d2      	ldrh	r2, [r2, #6]
 800897c:	4611      	mov	r1, r2
 800897e:	4618      	mov	r0, r3
 8008980:	f7ff fe2e 	bl	80085e0 <pressed_by_z>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d109      	bne.n	800899e <xpt2046_update+0xf6>
        s_pt.x = 0; s_pt.y = 0; s_pt.z = 0;
 800898a:	4b5d      	ldr	r3, [pc, #372]	@ (8008b00 <xpt2046_update+0x258>)
 800898c:	2200      	movs	r2, #0
 800898e:	801a      	strh	r2, [r3, #0]
 8008990:	4b5b      	ldr	r3, [pc, #364]	@ (8008b00 <xpt2046_update+0x258>)
 8008992:	2200      	movs	r2, #0
 8008994:	805a      	strh	r2, [r3, #2]
 8008996:	4b5a      	ldr	r3, [pc, #360]	@ (8008b00 <xpt2046_update+0x258>)
 8008998:	2200      	movs	r2, #0
 800899a:	809a      	strh	r2, [r3, #4]
        return;
 800899c:	e0a5      	b.n	8008aea <xpt2046_update+0x242>
    }

    // ---- map raw->pixel nh phn bn ang dng ----
    uint16_t px = map_raw(s_raw.x, (s_w > 0) ? (s_w - 1) : 0);
 800899e:	4b57      	ldr	r3, [pc, #348]	@ (8008afc <xpt2046_update+0x254>)
 80089a0:	881a      	ldrh	r2, [r3, #0]
 80089a2:	4b58      	ldr	r3, [pc, #352]	@ (8008b04 <xpt2046_update+0x25c>)
 80089a4:	881b      	ldrh	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d004      	beq.n	80089b4 <xpt2046_update+0x10c>
 80089aa:	4b56      	ldr	r3, [pc, #344]	@ (8008b04 <xpt2046_update+0x25c>)
 80089ac:	881b      	ldrh	r3, [r3, #0]
 80089ae:	3b01      	subs	r3, #1
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	e000      	b.n	80089b6 <xpt2046_update+0x10e>
 80089b4:	2300      	movs	r3, #0
 80089b6:	4619      	mov	r1, r3
 80089b8:	4610      	mov	r0, r2
 80089ba:	f7ff fe9b 	bl	80086f4 <map_raw>
 80089be:	4603      	mov	r3, r0
 80089c0:	817b      	strh	r3, [r7, #10]
    uint16_t py = map_raw(s_raw.y, (s_h > 0) ? (s_h - 1) : 0);
 80089c2:	4b4e      	ldr	r3, [pc, #312]	@ (8008afc <xpt2046_update+0x254>)
 80089c4:	885a      	ldrh	r2, [r3, #2]
 80089c6:	4b50      	ldr	r3, [pc, #320]	@ (8008b08 <xpt2046_update+0x260>)
 80089c8:	881b      	ldrh	r3, [r3, #0]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d004      	beq.n	80089d8 <xpt2046_update+0x130>
 80089ce:	4b4e      	ldr	r3, [pc, #312]	@ (8008b08 <xpt2046_update+0x260>)
 80089d0:	881b      	ldrh	r3, [r3, #0]
 80089d2:	3b01      	subs	r3, #1
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	e000      	b.n	80089da <xpt2046_update+0x132>
 80089d8:	2300      	movs	r3, #0
 80089da:	4619      	mov	r1, r3
 80089dc:	4610      	mov	r0, r2
 80089de:	f7ff fe89 	bl	80086f4 <map_raw>
 80089e2:	4603      	mov	r3, r0
 80089e4:	813b      	strh	r3, [r7, #8]

    int32_t x = 0, y = 0;
 80089e6:	2300      	movs	r3, #0
 80089e8:	613b      	str	r3, [r7, #16]
 80089ea:	2300      	movs	r3, #0
 80089ec:	60fb      	str	r3, [r7, #12]
    switch (s_ori)
 80089ee:	4b47      	ldr	r3, [pc, #284]	@ (8008b0c <xpt2046_update+0x264>)
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	2b03      	cmp	r3, #3
 80089f4:	d83c      	bhi.n	8008a70 <xpt2046_update+0x1c8>
 80089f6:	a201      	add	r2, pc, #4	@ (adr r2, 80089fc <xpt2046_update+0x154>)
 80089f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089fc:	08008a0d 	.word	0x08008a0d
 8008a00:	08008a17 	.word	0x08008a17
 8008a04:	08008a35 	.word	0x08008a35
 8008a08:	08008a53 	.word	0x08008a53
    {
        case XPT2046_ORIENTATION_PORTRAIT:
            x = (int32_t)px; y = (int32_t)py; break;
 8008a0c:	897b      	ldrh	r3, [r7, #10]
 8008a0e:	613b      	str	r3, [r7, #16]
 8008a10:	893b      	ldrh	r3, [r7, #8]
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	e031      	b.n	8008a7a <xpt2046_update+0x1d2>
        case XPT2046_ORIENTATION_LANDSCAPE:
            x = (int32_t)py;
 8008a16:	893b      	ldrh	r3, [r7, #8]
 8008a18:	613b      	str	r3, [r7, #16]
            y = (int32_t)((s_h>0)?((s_h-1)-px):0);
 8008a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8008b08 <xpt2046_update+0x260>)
 8008a1c:	881b      	ldrh	r3, [r3, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d005      	beq.n	8008a2e <xpt2046_update+0x186>
 8008a22:	4b39      	ldr	r3, [pc, #228]	@ (8008b08 <xpt2046_update+0x260>)
 8008a24:	881b      	ldrh	r3, [r3, #0]
 8008a26:	1e5a      	subs	r2, r3, #1
 8008a28:	897b      	ldrh	r3, [r7, #10]
 8008a2a:	1ad3      	subs	r3, r2, r3
 8008a2c:	e000      	b.n	8008a30 <xpt2046_update+0x188>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	60fb      	str	r3, [r7, #12]
            break;
 8008a32:	e022      	b.n	8008a7a <xpt2046_update+0x1d2>
        case XPT2046_ORIENTATION_PORTRAIT_MIRROR:
            x = (int32_t)((s_w>0)?((s_w-1)-px):0);
 8008a34:	4b33      	ldr	r3, [pc, #204]	@ (8008b04 <xpt2046_update+0x25c>)
 8008a36:	881b      	ldrh	r3, [r3, #0]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d005      	beq.n	8008a48 <xpt2046_update+0x1a0>
 8008a3c:	4b31      	ldr	r3, [pc, #196]	@ (8008b04 <xpt2046_update+0x25c>)
 8008a3e:	881b      	ldrh	r3, [r3, #0]
 8008a40:	1e5a      	subs	r2, r3, #1
 8008a42:	897b      	ldrh	r3, [r7, #10]
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	e000      	b.n	8008a4a <xpt2046_update+0x1a2>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	613b      	str	r3, [r7, #16]
            y = (int32_t)py;
 8008a4c:	893b      	ldrh	r3, [r7, #8]
 8008a4e:	60fb      	str	r3, [r7, #12]
            break;
 8008a50:	e013      	b.n	8008a7a <xpt2046_update+0x1d2>
        case XPT2046_ORIENTATION_LANDSCAPE_MIRROR:
            x = (int32_t)((s_w>0)?((s_w-1)-py):0);
 8008a52:	4b2c      	ldr	r3, [pc, #176]	@ (8008b04 <xpt2046_update+0x25c>)
 8008a54:	881b      	ldrh	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d005      	beq.n	8008a66 <xpt2046_update+0x1be>
 8008a5a:	4b2a      	ldr	r3, [pc, #168]	@ (8008b04 <xpt2046_update+0x25c>)
 8008a5c:	881b      	ldrh	r3, [r3, #0]
 8008a5e:	1e5a      	subs	r2, r3, #1
 8008a60:	893b      	ldrh	r3, [r7, #8]
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	e000      	b.n	8008a68 <xpt2046_update+0x1c0>
 8008a66:	2300      	movs	r3, #0
 8008a68:	613b      	str	r3, [r7, #16]
            y = (int32_t)px;
 8008a6a:	897b      	ldrh	r3, [r7, #10]
 8008a6c:	60fb      	str	r3, [r7, #12]
            break;
 8008a6e:	e004      	b.n	8008a7a <xpt2046_update+0x1d2>
        default:
            x = (int32_t)px; y = (int32_t)py; break;
 8008a70:	897b      	ldrh	r3, [r7, #10]
 8008a72:	613b      	str	r3, [r7, #16]
 8008a74:	893b      	ldrh	r3, [r7, #8]
 8008a76:	60fb      	str	r3, [r7, #12]
 8008a78:	bf00      	nop
    }

    x -= s_x_off;
 8008a7a:	4b25      	ldr	r3, [pc, #148]	@ (8008b10 <xpt2046_update+0x268>)
 8008a7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a80:	461a      	mov	r2, r3
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	1a9b      	subs	r3, r3, r2
 8008a86:	613b      	str	r3, [r7, #16]
    y -= s_y_off;
 8008a88:	4b22      	ldr	r3, [pc, #136]	@ (8008b14 <xpt2046_update+0x26c>)
 8008a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	1a9b      	subs	r3, r3, r2
 8008a94:	60fb      	str	r3, [r7, #12]

    s_pt.x = clamp_u16(x, (s_w>0) ? (s_w - 1) : 0);
 8008a96:	4b1b      	ldr	r3, [pc, #108]	@ (8008b04 <xpt2046_update+0x25c>)
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d004      	beq.n	8008aa8 <xpt2046_update+0x200>
 8008a9e:	4b19      	ldr	r3, [pc, #100]	@ (8008b04 <xpt2046_update+0x25c>)
 8008aa0:	881b      	ldrh	r3, [r3, #0]
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	e000      	b.n	8008aaa <xpt2046_update+0x202>
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	4619      	mov	r1, r3
 8008aac:	6938      	ldr	r0, [r7, #16]
 8008aae:	f7ff fe07 	bl	80086c0 <clamp_u16>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	4b12      	ldr	r3, [pc, #72]	@ (8008b00 <xpt2046_update+0x258>)
 8008ab8:	801a      	strh	r2, [r3, #0]
    s_pt.y = clamp_u16(y, (s_h>0) ? (s_h - 1) : 0);
 8008aba:	4b13      	ldr	r3, [pc, #76]	@ (8008b08 <xpt2046_update+0x260>)
 8008abc:	881b      	ldrh	r3, [r3, #0]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d004      	beq.n	8008acc <xpt2046_update+0x224>
 8008ac2:	4b11      	ldr	r3, [pc, #68]	@ (8008b08 <xpt2046_update+0x260>)
 8008ac4:	881b      	ldrh	r3, [r3, #0]
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	e000      	b.n	8008ace <xpt2046_update+0x226>
 8008acc:	2300      	movs	r3, #0
 8008ace:	4619      	mov	r1, r3
 8008ad0:	68f8      	ldr	r0, [r7, #12]
 8008ad2:	f7ff fdf5 	bl	80086c0 <clamp_u16>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	461a      	mov	r2, r3
 8008ada:	4b09      	ldr	r3, [pc, #36]	@ (8008b00 <xpt2046_update+0x258>)
 8008adc:	805a      	strh	r2, [r3, #2]
    s_pt.z = s_raw.z1;
 8008ade:	4b07      	ldr	r3, [pc, #28]	@ (8008afc <xpt2046_update+0x254>)
 8008ae0:	889a      	ldrh	r2, [r3, #4]
 8008ae2:	4b07      	ldr	r3, [pc, #28]	@ (8008b00 <xpt2046_update+0x258>)
 8008ae4:	809a      	strh	r2, [r3, #4]
 8008ae6:	e000      	b.n	8008aea <xpt2046_update+0x242>
    if (!s_spi || !s_cs_port) return;
 8008ae8:	bf00      	nop
}
 8008aea:	3728      	adds	r7, #40	@ 0x28
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	200136d4 	.word	0x200136d4
 8008af4:	200136d8 	.word	0x200136d8
 8008af8:	cccccccd 	.word	0xcccccccd
 8008afc:	200136ec 	.word	0x200136ec
 8008b00:	200136f4 	.word	0x200136f4
 8008b04:	20000052 	.word	0x20000052
 8008b08:	20000054 	.word	0x20000054
 8008b0c:	20000050 	.word	0x20000050
 8008b10:	200136e8 	.word	0x200136e8
 8008b14:	200136ea 	.word	0x200136ea

08008b18 <xpt2046_read_position>:


void xpt2046_read_position(uint16_t* x, uint16_t* y)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b082      	sub	sp, #8
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]
    if (!x || !y) return;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00d      	beq.n	8008b44 <xpt2046_read_position+0x2c>
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00a      	beq.n	8008b44 <xpt2046_read_position+0x2c>

    xpt2046_update();  // s t clear 0,0 nu khng nhn
 8008b2e:	f7ff febb 	bl	80088a8 <xpt2046_update>
    *x = s_pt.x;
 8008b32:	4b06      	ldr	r3, [pc, #24]	@ (8008b4c <xpt2046_read_position+0x34>)
 8008b34:	881a      	ldrh	r2, [r3, #0]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	801a      	strh	r2, [r3, #0]
    *y = s_pt.y;
 8008b3a:	4b04      	ldr	r3, [pc, #16]	@ (8008b4c <xpt2046_read_position+0x34>)
 8008b3c:	885a      	ldrh	r2, [r3, #2]
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	801a      	strh	r2, [r3, #0]
 8008b42:	e000      	b.n	8008b46 <xpt2046_read_position+0x2e>
    if (!x || !y) return;
 8008b44:	bf00      	nop
}
 8008b46:	3708      	adds	r7, #8
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	200136f4 	.word	0x200136f4

08008b50 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008b50:	f7ff f9f8 	bl	8007f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008b54:	480b      	ldr	r0, [pc, #44]	@ (8008b84 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8008b56:	490c      	ldr	r1, [pc, #48]	@ (8008b88 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8008b58:	4a0c      	ldr	r2, [pc, #48]	@ (8008b8c <LoopFillZerobss+0x16>)
  movs r3, #0
 8008b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008b5c:	e002      	b.n	8008b64 <LoopCopyDataInit>

08008b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b62:	3304      	adds	r3, #4

08008b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008b68:	d3f9      	bcc.n	8008b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008b6a:	4a09      	ldr	r2, [pc, #36]	@ (8008b90 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8008b6c:	4c09      	ldr	r4, [pc, #36]	@ (8008b94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008b70:	e001      	b.n	8008b76 <LoopFillZerobss>

08008b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b74:	3204      	adds	r2, #4

08008b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008b78:	d3fb      	bcc.n	8008b72 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8008b7a:	f019 fccb 	bl	8022514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008b7e:	f7fb f9ab 	bl	8003ed8 <main>
  bx  lr    
 8008b82:	4770      	bx	lr
  ldr r0, =_sdata
 8008b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008b88:	20003318 	.word	0x20003318
  ldr r2, =_sidata
 8008b8c:	080274c4 	.word	0x080274c4
  ldr r2, =_sbss
 8008b90:	20003318 	.word	0x20003318
  ldr r4, =_ebss
 8008b94:	20028c20 	.word	0x20028c20

08008b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008b98:	e7fe      	b.n	8008b98 <ADC_IRQHandler>

08008b9a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008b9e:	2003      	movs	r0, #3
 8008ba0:	f000 f8f9 	bl	8008d96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008ba4:	200f      	movs	r0, #15
 8008ba6:	f7ff f819 	bl	8007bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008baa:	f7fe ffef 	bl	8007b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008bb8:	4b06      	ldr	r3, [pc, #24]	@ (8008bd4 <HAL_IncTick+0x20>)
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	4b06      	ldr	r3, [pc, #24]	@ (8008bd8 <HAL_IncTick+0x24>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	4a04      	ldr	r2, [pc, #16]	@ (8008bd8 <HAL_IncTick+0x24>)
 8008bc6:	6013      	str	r3, [r2, #0]
}
 8008bc8:	bf00      	nop
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr
 8008bd2:	bf00      	nop
 8008bd4:	2000005c 	.word	0x2000005c
 8008bd8:	200136fc 	.word	0x200136fc

08008bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	af00      	add	r7, sp, #0
  return uwTick;
 8008be0:	4b03      	ldr	r3, [pc, #12]	@ (8008bf0 <HAL_GetTick+0x14>)
 8008be2:	681b      	ldr	r3, [r3, #0]
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	200136fc 	.word	0x200136fc

08008bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008bfc:	f7ff ffee 	bl	8008bdc <HAL_GetTick>
 8008c00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c0c:	d005      	beq.n	8008c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8008c38 <HAL_Delay+0x44>)
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	461a      	mov	r2, r3
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	4413      	add	r3, r2
 8008c18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008c1a:	bf00      	nop
 8008c1c:	f7ff ffde 	bl	8008bdc <HAL_GetTick>
 8008c20:	4602      	mov	r2, r0
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d8f7      	bhi.n	8008c1c <HAL_Delay+0x28>
  {
  }
}
 8008c2c:	bf00      	nop
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	2000005c 	.word	0x2000005c

08008c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f003 0307 	and.w	r3, r3, #7
 8008c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c7c <__NVIC_SetPriorityGrouping+0x40>)
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008c52:	68ba      	ldr	r2, [r7, #8]
 8008c54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008c58:	4013      	ands	r3, r2
 8008c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008c64:	4b06      	ldr	r3, [pc, #24]	@ (8008c80 <__NVIC_SetPriorityGrouping+0x44>)
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008c6a:	4a04      	ldr	r2, [pc, #16]	@ (8008c7c <__NVIC_SetPriorityGrouping+0x40>)
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	60d3      	str	r3, [r2, #12]
}
 8008c70:	bf00      	nop
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr
 8008c7c:	e000ed00 	.word	0xe000ed00
 8008c80:	05fa0000 	.word	0x05fa0000

08008c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008c84:	b480      	push	{r7}
 8008c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008c88:	4b04      	ldr	r3, [pc, #16]	@ (8008c9c <__NVIC_GetPriorityGrouping+0x18>)
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	0a1b      	lsrs	r3, r3, #8
 8008c8e:	f003 0307 	and.w	r3, r3, #7
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr
 8008c9c:	e000ed00 	.word	0xe000ed00

08008ca0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	db0b      	blt.n	8008cca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008cb2:	79fb      	ldrb	r3, [r7, #7]
 8008cb4:	f003 021f 	and.w	r2, r3, #31
 8008cb8:	4907      	ldr	r1, [pc, #28]	@ (8008cd8 <__NVIC_EnableIRQ+0x38>)
 8008cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cbe:	095b      	lsrs	r3, r3, #5
 8008cc0:	2001      	movs	r0, #1
 8008cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8008cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008cca:	bf00      	nop
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop
 8008cd8:	e000e100 	.word	0xe000e100

08008cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	6039      	str	r1, [r7, #0]
 8008ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	db0a      	blt.n	8008d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	b2da      	uxtb	r2, r3
 8008cf4:	490c      	ldr	r1, [pc, #48]	@ (8008d28 <__NVIC_SetPriority+0x4c>)
 8008cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cfa:	0112      	lsls	r2, r2, #4
 8008cfc:	b2d2      	uxtb	r2, r2
 8008cfe:	440b      	add	r3, r1
 8008d00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008d04:	e00a      	b.n	8008d1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	4908      	ldr	r1, [pc, #32]	@ (8008d2c <__NVIC_SetPriority+0x50>)
 8008d0c:	79fb      	ldrb	r3, [r7, #7]
 8008d0e:	f003 030f 	and.w	r3, r3, #15
 8008d12:	3b04      	subs	r3, #4
 8008d14:	0112      	lsls	r2, r2, #4
 8008d16:	b2d2      	uxtb	r2, r2
 8008d18:	440b      	add	r3, r1
 8008d1a:	761a      	strb	r2, [r3, #24]
}
 8008d1c:	bf00      	nop
 8008d1e:	370c      	adds	r7, #12
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr
 8008d28:	e000e100 	.word	0xe000e100
 8008d2c:	e000ed00 	.word	0xe000ed00

08008d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b089      	sub	sp, #36	@ 0x24
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f003 0307 	and.w	r3, r3, #7
 8008d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	f1c3 0307 	rsb	r3, r3, #7
 8008d4a:	2b04      	cmp	r3, #4
 8008d4c:	bf28      	it	cs
 8008d4e:	2304      	movcs	r3, #4
 8008d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	3304      	adds	r3, #4
 8008d56:	2b06      	cmp	r3, #6
 8008d58:	d902      	bls.n	8008d60 <NVIC_EncodePriority+0x30>
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	3b03      	subs	r3, #3
 8008d5e:	e000      	b.n	8008d62 <NVIC_EncodePriority+0x32>
 8008d60:	2300      	movs	r3, #0
 8008d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d64:	f04f 32ff 	mov.w	r2, #4294967295
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6e:	43da      	mvns	r2, r3
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	401a      	ands	r2, r3
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008d78:	f04f 31ff 	mov.w	r1, #4294967295
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d82:	43d9      	mvns	r1, r3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d88:	4313      	orrs	r3, r2
         );
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3724      	adds	r7, #36	@ 0x24
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d94:	4770      	bx	lr

08008d96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b082      	sub	sp, #8
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f7ff ff4c 	bl	8008c3c <__NVIC_SetPriorityGrouping>
}
 8008da4:	bf00      	nop
 8008da6:	3708      	adds	r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b086      	sub	sp, #24
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	4603      	mov	r3, r0
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008dbe:	f7ff ff61 	bl	8008c84 <__NVIC_GetPriorityGrouping>
 8008dc2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	68b9      	ldr	r1, [r7, #8]
 8008dc8:	6978      	ldr	r0, [r7, #20]
 8008dca:	f7ff ffb1 	bl	8008d30 <NVIC_EncodePriority>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7ff ff80 	bl	8008cdc <__NVIC_SetPriority>
}
 8008ddc:	bf00      	nop
 8008dde:	3718      	adds	r7, #24
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b082      	sub	sp, #8
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	4603      	mov	r3, r0
 8008dec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7ff ff54 	bl	8008ca0 <__NVIC_EnableIRQ>
}
 8008df8:	bf00      	nop
 8008dfa:	3708      	adds	r7, #8
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8008e00:	b480      	push	{r7}
 8008e02:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8008e04:	f3bf 8f5f 	dmb	sy
}
 8008e08:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8008e0a:	4b07      	ldr	r3, [pc, #28]	@ (8008e28 <HAL_MPU_Disable+0x28>)
 8008e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0e:	4a06      	ldr	r2, [pc, #24]	@ (8008e28 <HAL_MPU_Disable+0x28>)
 8008e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e14:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8008e16:	4b05      	ldr	r3, [pc, #20]	@ (8008e2c <HAL_MPU_Disable+0x2c>)
 8008e18:	2200      	movs	r2, #0
 8008e1a:	605a      	str	r2, [r3, #4]
}
 8008e1c:	bf00      	nop
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	e000ed00 	.word	0xe000ed00
 8008e2c:	e000ed90 	.word	0xe000ed90

08008e30 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8008e38:	4a0b      	ldr	r2, [pc, #44]	@ (8008e68 <HAL_MPU_Enable+0x38>)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f043 0301 	orr.w	r3, r3, #1
 8008e40:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8008e42:	4b0a      	ldr	r3, [pc, #40]	@ (8008e6c <HAL_MPU_Enable+0x3c>)
 8008e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e46:	4a09      	ldr	r2, [pc, #36]	@ (8008e6c <HAL_MPU_Enable+0x3c>)
 8008e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e4c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8008e4e:	f3bf 8f4f 	dsb	sy
}
 8008e52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008e54:	f3bf 8f6f 	isb	sy
}
 8008e58:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008e5a:	bf00      	nop
 8008e5c:	370c      	adds	r7, #12
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	e000ed90 	.word	0xe000ed90
 8008e6c:	e000ed00 	.word	0xe000ed00

08008e70 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	785a      	ldrb	r2, [r3, #1]
 8008e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e7e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8008e80:	4b1a      	ldr	r3, [pc, #104]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	4a19      	ldr	r2, [pc, #100]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e86:	f023 0301 	bic.w	r3, r3, #1
 8008e8a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008e8c:	4a17      	ldr	r2, [pc, #92]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	7b1b      	ldrb	r3, [r3, #12]
 8008e98:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	7adb      	ldrb	r3, [r3, #11]
 8008e9e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008ea0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	7a9b      	ldrb	r3, [r3, #10]
 8008ea6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008ea8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	7b5b      	ldrb	r3, [r3, #13]
 8008eae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008eb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	7b9b      	ldrb	r3, [r3, #14]
 8008eb6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008eb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	7bdb      	ldrb	r3, [r3, #15]
 8008ebe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	7a5b      	ldrb	r3, [r3, #9]
 8008ec6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008ec8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	7a1b      	ldrb	r3, [r3, #8]
 8008ece:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008ed0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	7812      	ldrb	r2, [r2, #0]
 8008ed6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008ed8:	4a04      	ldr	r2, [pc, #16]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008eda:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008edc:	6113      	str	r3, [r2, #16]
}
 8008ede:	bf00      	nop
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	e000ed90 	.word	0xe000ed90

08008ef0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b086      	sub	sp, #24
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008efc:	f7ff fe6e 	bl	8008bdc <HAL_GetTick>
 8008f00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d101      	bne.n	8008f0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e099      	b.n	8009040 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2202      	movs	r2, #2
 8008f10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f022 0201 	bic.w	r2, r2, #1
 8008f2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008f2c:	e00f      	b.n	8008f4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f2e:	f7ff fe55 	bl	8008bdc <HAL_GetTick>
 8008f32:	4602      	mov	r2, r0
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	2b05      	cmp	r3, #5
 8008f3a:	d908      	bls.n	8008f4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2220      	movs	r2, #32
 8008f40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2203      	movs	r2, #3
 8008f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e078      	b.n	8009040 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f003 0301 	and.w	r3, r3, #1
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d1e8      	bne.n	8008f2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008f64:	697a      	ldr	r2, [r7, #20]
 8008f66:	4b38      	ldr	r3, [pc, #224]	@ (8009048 <HAL_DMA_Init+0x158>)
 8008f68:	4013      	ands	r3, r2
 8008f6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	685a      	ldr	r2, [r3, #4]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	699b      	ldr	r3, [r3, #24]
 8008f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008f92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008f9a:	697a      	ldr	r2, [r7, #20]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fa4:	2b04      	cmp	r3, #4
 8008fa6:	d107      	bne.n	8008fb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	697a      	ldr	r2, [r7, #20]
 8008fbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	f023 0307 	bic.w	r3, r3, #7
 8008fce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fd4:	697a      	ldr	r2, [r7, #20]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fde:	2b04      	cmp	r3, #4
 8008fe0:	d117      	bne.n	8009012 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00e      	beq.n	8009012 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 fb15 	bl	8009624 <DMA_CheckFifoParam>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d008      	beq.n	8009012 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2240      	movs	r2, #64	@ 0x40
 8009004:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800900e:	2301      	movs	r3, #1
 8009010:	e016      	b.n	8009040 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 facc 	bl	80095b8 <DMA_CalcBaseAndBitshift>
 8009020:	4603      	mov	r3, r0
 8009022:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009028:	223f      	movs	r2, #63	@ 0x3f
 800902a:	409a      	lsls	r2, r3
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2201      	movs	r2, #1
 800903a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	f010803f 	.word	0xf010803f

0800904c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
 8009058:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800905a:	2300      	movs	r3, #0
 800905c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009062:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800906a:	2b01      	cmp	r3, #1
 800906c:	d101      	bne.n	8009072 <HAL_DMA_Start_IT+0x26>
 800906e:	2302      	movs	r3, #2
 8009070:	e048      	b.n	8009104 <HAL_DMA_Start_IT+0xb8>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2201      	movs	r2, #1
 8009076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009080:	b2db      	uxtb	r3, r3
 8009082:	2b01      	cmp	r3, #1
 8009084:	d137      	bne.n	80090f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2202      	movs	r2, #2
 800908a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	68b9      	ldr	r1, [r7, #8]
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f000 fa5e 	bl	800955c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090a4:	223f      	movs	r2, #63	@ 0x3f
 80090a6:	409a      	lsls	r2, r3
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f042 0216 	orr.w	r2, r2, #22
 80090ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	695a      	ldr	r2, [r3, #20]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80090ca:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d007      	beq.n	80090e4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f042 0208 	orr.w	r2, r2, #8
 80090e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f042 0201 	orr.w	r2, r2, #1
 80090f2:	601a      	str	r2, [r3, #0]
 80090f4:	e005      	b.n	8009102 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80090fe:	2302      	movs	r3, #2
 8009100:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009102:	7dfb      	ldrb	r3, [r7, #23]
}
 8009104:	4618      	mov	r0, r3
 8009106:	3718      	adds	r7, #24
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009118:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800911a:	f7ff fd5f 	bl	8008bdc <HAL_GetTick>
 800911e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b02      	cmp	r3, #2
 800912a:	d008      	beq.n	800913e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2280      	movs	r2, #128	@ 0x80
 8009130:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	e052      	b.n	80091e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f022 0216 	bic.w	r2, r2, #22
 800914c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	695a      	ldr	r2, [r3, #20]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800915c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009162:	2b00      	cmp	r3, #0
 8009164:	d103      	bne.n	800916e <HAL_DMA_Abort+0x62>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800916a:	2b00      	cmp	r3, #0
 800916c:	d007      	beq.n	800917e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f022 0208 	bic.w	r2, r2, #8
 800917c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f022 0201 	bic.w	r2, r2, #1
 800918c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800918e:	e013      	b.n	80091b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009190:	f7ff fd24 	bl	8008bdc <HAL_GetTick>
 8009194:	4602      	mov	r2, r0
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	2b05      	cmp	r3, #5
 800919c:	d90c      	bls.n	80091b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2220      	movs	r2, #32
 80091a2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2203      	movs	r2, #3
 80091a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80091b4:	2303      	movs	r3, #3
 80091b6:	e015      	b.n	80091e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f003 0301 	and.w	r3, r3, #1
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e4      	bne.n	8009190 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ca:	223f      	movs	r2, #63	@ 0x3f
 80091cc:	409a      	lsls	r2, r3
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80091e2:	2300      	movs	r3, #0
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	2b02      	cmp	r3, #2
 80091fe:	d004      	beq.n	800920a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2280      	movs	r2, #128	@ 0x80
 8009204:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e00c      	b.n	8009224 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2205      	movs	r2, #5
 800920e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f022 0201 	bic.w	r2, r2, #1
 8009220:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8009238:	2300      	movs	r3, #0
 800923a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800923c:	4b8e      	ldr	r3, [pc, #568]	@ (8009478 <HAL_DMA_IRQHandler+0x248>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a8e      	ldr	r2, [pc, #568]	@ (800947c <HAL_DMA_IRQHandler+0x24c>)
 8009242:	fba2 2303 	umull	r2, r3, r2, r3
 8009246:	0a9b      	lsrs	r3, r3, #10
 8009248:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800924e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800925a:	2208      	movs	r2, #8
 800925c:	409a      	lsls	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	4013      	ands	r3, r2
 8009262:	2b00      	cmp	r3, #0
 8009264:	d01a      	beq.n	800929c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f003 0304 	and.w	r3, r3, #4
 8009270:	2b00      	cmp	r3, #0
 8009272:	d013      	beq.n	800929c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f022 0204 	bic.w	r2, r2, #4
 8009282:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009288:	2208      	movs	r2, #8
 800928a:	409a      	lsls	r2, r3
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009294:	f043 0201 	orr.w	r2, r3, #1
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092a0:	2201      	movs	r2, #1
 80092a2:	409a      	lsls	r2, r3
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	4013      	ands	r3, r2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d012      	beq.n	80092d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00b      	beq.n	80092d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092be:	2201      	movs	r2, #1
 80092c0:	409a      	lsls	r2, r3
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092ca:	f043 0202 	orr.w	r2, r3, #2
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092d6:	2204      	movs	r2, #4
 80092d8:	409a      	lsls	r2, r3
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	4013      	ands	r3, r2
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d012      	beq.n	8009308 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f003 0302 	and.w	r3, r3, #2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00b      	beq.n	8009308 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092f4:	2204      	movs	r2, #4
 80092f6:	409a      	lsls	r2, r3
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009300:	f043 0204 	orr.w	r2, r3, #4
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800930c:	2210      	movs	r2, #16
 800930e:	409a      	lsls	r2, r3
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	4013      	ands	r3, r2
 8009314:	2b00      	cmp	r3, #0
 8009316:	d043      	beq.n	80093a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 0308 	and.w	r3, r3, #8
 8009322:	2b00      	cmp	r3, #0
 8009324:	d03c      	beq.n	80093a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800932a:	2210      	movs	r2, #16
 800932c:	409a      	lsls	r2, r3
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800933c:	2b00      	cmp	r3, #0
 800933e:	d018      	beq.n	8009372 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800934a:	2b00      	cmp	r3, #0
 800934c:	d108      	bne.n	8009360 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009352:	2b00      	cmp	r3, #0
 8009354:	d024      	beq.n	80093a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	4798      	blx	r3
 800935e:	e01f      	b.n	80093a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009364:	2b00      	cmp	r3, #0
 8009366:	d01b      	beq.n	80093a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	4798      	blx	r3
 8009370:	e016      	b.n	80093a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800937c:	2b00      	cmp	r3, #0
 800937e:	d107      	bne.n	8009390 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f022 0208 	bic.w	r2, r2, #8
 800938e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009394:	2b00      	cmp	r3, #0
 8009396:	d003      	beq.n	80093a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093a4:	2220      	movs	r2, #32
 80093a6:	409a      	lsls	r2, r3
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	4013      	ands	r3, r2
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f000 808f 	beq.w	80094d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f003 0310 	and.w	r3, r3, #16
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8087 	beq.w	80094d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093c6:	2220      	movs	r2, #32
 80093c8:	409a      	lsls	r2, r3
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	2b05      	cmp	r3, #5
 80093d8:	d136      	bne.n	8009448 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f022 0216 	bic.w	r2, r2, #22
 80093e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	695a      	ldr	r2, [r3, #20]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d103      	bne.n	800940a <HAL_DMA_IRQHandler+0x1da>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009406:	2b00      	cmp	r3, #0
 8009408:	d007      	beq.n	800941a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f022 0208 	bic.w	r2, r2, #8
 8009418:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800941e:	223f      	movs	r2, #63	@ 0x3f
 8009420:	409a      	lsls	r2, r3
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2201      	movs	r2, #1
 800942a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800943a:	2b00      	cmp	r3, #0
 800943c:	d07e      	beq.n	800953c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	4798      	blx	r3
        }
        return;
 8009446:	e079      	b.n	800953c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009452:	2b00      	cmp	r3, #0
 8009454:	d01d      	beq.n	8009492 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10d      	bne.n	8009480 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009468:	2b00      	cmp	r3, #0
 800946a:	d031      	beq.n	80094d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	4798      	blx	r3
 8009474:	e02c      	b.n	80094d0 <HAL_DMA_IRQHandler+0x2a0>
 8009476:	bf00      	nop
 8009478:	2000004c 	.word	0x2000004c
 800947c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009484:	2b00      	cmp	r3, #0
 8009486:	d023      	beq.n	80094d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	4798      	blx	r3
 8009490:	e01e      	b.n	80094d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10f      	bne.n	80094c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f022 0210 	bic.w	r2, r2, #16
 80094ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2201      	movs	r2, #1
 80094b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d003      	beq.n	80094d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d032      	beq.n	800953e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094dc:	f003 0301 	and.w	r3, r3, #1
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d022      	beq.n	800952a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2205      	movs	r2, #5
 80094e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f022 0201 	bic.w	r2, r2, #1
 80094fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	3301      	adds	r3, #1
 8009500:	60bb      	str	r3, [r7, #8]
 8009502:	697a      	ldr	r2, [r7, #20]
 8009504:	429a      	cmp	r2, r3
 8009506:	d307      	bcc.n	8009518 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f003 0301 	and.w	r3, r3, #1
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1f2      	bne.n	80094fc <HAL_DMA_IRQHandler+0x2cc>
 8009516:	e000      	b.n	800951a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8009518:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800952e:	2b00      	cmp	r3, #0
 8009530:	d005      	beq.n	800953e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	4798      	blx	r3
 800953a:	e000      	b.n	800953e <HAL_DMA_IRQHandler+0x30e>
        return;
 800953c:	bf00      	nop
    }
  }
}
 800953e:	3718      	adds	r7, #24
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8009550:	4618      	mov	r0, r3
 8009552:	370c      	adds	r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800955c:	b480      	push	{r7}
 800955e:	b085      	sub	sp, #20
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	60b9      	str	r1, [r7, #8]
 8009566:	607a      	str	r2, [r7, #4]
 8009568:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009578:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	683a      	ldr	r2, [r7, #0]
 8009580:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	2b40      	cmp	r3, #64	@ 0x40
 8009588:	d108      	bne.n	800959c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800959a:	e007      	b.n	80095ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68ba      	ldr	r2, [r7, #8]
 80095a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	60da      	str	r2, [r3, #12]
}
 80095ac:	bf00      	nop
 80095ae:	3714      	adds	r7, #20
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	b2db      	uxtb	r3, r3
 80095c6:	3b10      	subs	r3, #16
 80095c8:	4a13      	ldr	r2, [pc, #76]	@ (8009618 <DMA_CalcBaseAndBitshift+0x60>)
 80095ca:	fba2 2303 	umull	r2, r3, r2, r3
 80095ce:	091b      	lsrs	r3, r3, #4
 80095d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80095d2:	4a12      	ldr	r2, [pc, #72]	@ (800961c <DMA_CalcBaseAndBitshift+0x64>)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	4413      	add	r3, r2
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	461a      	mov	r2, r3
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2b03      	cmp	r3, #3
 80095e4:	d908      	bls.n	80095f8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	461a      	mov	r2, r3
 80095ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009620 <DMA_CalcBaseAndBitshift+0x68>)
 80095ee:	4013      	ands	r3, r2
 80095f0:	1d1a      	adds	r2, r3, #4
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80095f6:	e006      	b.n	8009606 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	461a      	mov	r2, r3
 80095fe:	4b08      	ldr	r3, [pc, #32]	@ (8009620 <DMA_CalcBaseAndBitshift+0x68>)
 8009600:	4013      	ands	r3, r2
 8009602:	687a      	ldr	r2, [r7, #4]
 8009604:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800960a:	4618      	mov	r0, r3
 800960c:	3714      	adds	r7, #20
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr
 8009616:	bf00      	nop
 8009618:	aaaaaaab 	.word	0xaaaaaaab
 800961c:	080256e0 	.word	0x080256e0
 8009620:	fffffc00 	.word	0xfffffc00

08009624 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009624:	b480      	push	{r7}
 8009626:	b085      	sub	sp, #20
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800962c:	2300      	movs	r3, #0
 800962e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009634:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	699b      	ldr	r3, [r3, #24]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d11f      	bne.n	800967e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	2b03      	cmp	r3, #3
 8009642:	d856      	bhi.n	80096f2 <DMA_CheckFifoParam+0xce>
 8009644:	a201      	add	r2, pc, #4	@ (adr r2, 800964c <DMA_CheckFifoParam+0x28>)
 8009646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800964a:	bf00      	nop
 800964c:	0800965d 	.word	0x0800965d
 8009650:	0800966f 	.word	0x0800966f
 8009654:	0800965d 	.word	0x0800965d
 8009658:	080096f3 	.word	0x080096f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009660:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009664:	2b00      	cmp	r3, #0
 8009666:	d046      	beq.n	80096f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009668:	2301      	movs	r3, #1
 800966a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800966c:	e043      	b.n	80096f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009672:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009676:	d140      	bne.n	80096fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800967c:	e03d      	b.n	80096fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009686:	d121      	bne.n	80096cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	2b03      	cmp	r3, #3
 800968c:	d837      	bhi.n	80096fe <DMA_CheckFifoParam+0xda>
 800968e:	a201      	add	r2, pc, #4	@ (adr r2, 8009694 <DMA_CheckFifoParam+0x70>)
 8009690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009694:	080096a5 	.word	0x080096a5
 8009698:	080096ab 	.word	0x080096ab
 800969c:	080096a5 	.word	0x080096a5
 80096a0:	080096bd 	.word	0x080096bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80096a4:	2301      	movs	r3, #1
 80096a6:	73fb      	strb	r3, [r7, #15]
      break;
 80096a8:	e030      	b.n	800970c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d025      	beq.n	8009702 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80096ba:	e022      	b.n	8009702 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80096c4:	d11f      	bne.n	8009706 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80096ca:	e01c      	b.n	8009706 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d903      	bls.n	80096da <DMA_CheckFifoParam+0xb6>
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	2b03      	cmp	r3, #3
 80096d6:	d003      	beq.n	80096e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80096d8:	e018      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	73fb      	strb	r3, [r7, #15]
      break;
 80096de:	e015      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00e      	beq.n	800970a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	73fb      	strb	r3, [r7, #15]
      break;
 80096f0:	e00b      	b.n	800970a <DMA_CheckFifoParam+0xe6>
      break;
 80096f2:	bf00      	nop
 80096f4:	e00a      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      break;
 80096f6:	bf00      	nop
 80096f8:	e008      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      break;
 80096fa:	bf00      	nop
 80096fc:	e006      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      break;
 80096fe:	bf00      	nop
 8009700:	e004      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      break;
 8009702:	bf00      	nop
 8009704:	e002      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      break;   
 8009706:	bf00      	nop
 8009708:	e000      	b.n	800970c <DMA_CheckFifoParam+0xe8>
      break;
 800970a:	bf00      	nop
    }
  } 
  
  return status; 
 800970c:	7bfb      	ldrb	r3, [r7, #15]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3714      	adds	r7, #20
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop

0800971c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800971c:	b480      	push	{r7}
 800971e:	b089      	sub	sp, #36	@ 0x24
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8009726:	2300      	movs	r3, #0
 8009728:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800972a:	2300      	movs	r3, #0
 800972c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800972e:	2300      	movs	r3, #0
 8009730:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8009732:	2300      	movs	r3, #0
 8009734:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8009736:	2300      	movs	r3, #0
 8009738:	61fb      	str	r3, [r7, #28]
 800973a:	e175      	b.n	8009a28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800973c:	2201      	movs	r2, #1
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	fa02 f303 	lsl.w	r3, r2, r3
 8009744:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	4013      	ands	r3, r2
 800974e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	429a      	cmp	r2, r3
 8009756:	f040 8164 	bne.w	8009a22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	f003 0303 	and.w	r3, r3, #3
 8009762:	2b01      	cmp	r3, #1
 8009764:	d005      	beq.n	8009772 <HAL_GPIO_Init+0x56>
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	f003 0303 	and.w	r3, r3, #3
 800976e:	2b02      	cmp	r3, #2
 8009770:	d130      	bne.n	80097d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	005b      	lsls	r3, r3, #1
 800977c:	2203      	movs	r2, #3
 800977e:	fa02 f303 	lsl.w	r3, r2, r3
 8009782:	43db      	mvns	r3, r3
 8009784:	69ba      	ldr	r2, [r7, #24]
 8009786:	4013      	ands	r3, r2
 8009788:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	68da      	ldr	r2, [r3, #12]
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	005b      	lsls	r3, r3, #1
 8009792:	fa02 f303 	lsl.w	r3, r2, r3
 8009796:	69ba      	ldr	r2, [r7, #24]
 8009798:	4313      	orrs	r3, r2
 800979a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	69ba      	ldr	r2, [r7, #24]
 80097a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80097a8:	2201      	movs	r2, #1
 80097aa:	69fb      	ldr	r3, [r7, #28]
 80097ac:	fa02 f303 	lsl.w	r3, r2, r3
 80097b0:	43db      	mvns	r3, r3
 80097b2:	69ba      	ldr	r2, [r7, #24]
 80097b4:	4013      	ands	r3, r2
 80097b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	091b      	lsrs	r3, r3, #4
 80097be:	f003 0201 	and.w	r2, r3, #1
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	fa02 f303 	lsl.w	r3, r2, r3
 80097c8:	69ba      	ldr	r2, [r7, #24]
 80097ca:	4313      	orrs	r3, r2
 80097cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	69ba      	ldr	r2, [r7, #24]
 80097d2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	f003 0303 	and.w	r3, r3, #3
 80097dc:	2b03      	cmp	r3, #3
 80097de:	d017      	beq.n	8009810 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	68db      	ldr	r3, [r3, #12]
 80097e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80097e6:	69fb      	ldr	r3, [r7, #28]
 80097e8:	005b      	lsls	r3, r3, #1
 80097ea:	2203      	movs	r2, #3
 80097ec:	fa02 f303 	lsl.w	r3, r2, r3
 80097f0:	43db      	mvns	r3, r3
 80097f2:	69ba      	ldr	r2, [r7, #24]
 80097f4:	4013      	ands	r3, r2
 80097f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	689a      	ldr	r2, [r3, #8]
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	005b      	lsls	r3, r3, #1
 8009800:	fa02 f303 	lsl.w	r3, r2, r3
 8009804:	69ba      	ldr	r2, [r7, #24]
 8009806:	4313      	orrs	r3, r2
 8009808:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	69ba      	ldr	r2, [r7, #24]
 800980e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	f003 0303 	and.w	r3, r3, #3
 8009818:	2b02      	cmp	r3, #2
 800981a:	d123      	bne.n	8009864 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	08da      	lsrs	r2, r3, #3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	3208      	adds	r2, #8
 8009824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009828:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800982a:	69fb      	ldr	r3, [r7, #28]
 800982c:	f003 0307 	and.w	r3, r3, #7
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	220f      	movs	r2, #15
 8009834:	fa02 f303 	lsl.w	r3, r2, r3
 8009838:	43db      	mvns	r3, r3
 800983a:	69ba      	ldr	r2, [r7, #24]
 800983c:	4013      	ands	r3, r2
 800983e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	691a      	ldr	r2, [r3, #16]
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	f003 0307 	and.w	r3, r3, #7
 800984a:	009b      	lsls	r3, r3, #2
 800984c:	fa02 f303 	lsl.w	r3, r2, r3
 8009850:	69ba      	ldr	r2, [r7, #24]
 8009852:	4313      	orrs	r3, r2
 8009854:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	08da      	lsrs	r2, r3, #3
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	3208      	adds	r2, #8
 800985e:	69b9      	ldr	r1, [r7, #24]
 8009860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	005b      	lsls	r3, r3, #1
 800986e:	2203      	movs	r2, #3
 8009870:	fa02 f303 	lsl.w	r3, r2, r3
 8009874:	43db      	mvns	r3, r3
 8009876:	69ba      	ldr	r2, [r7, #24]
 8009878:	4013      	ands	r3, r2
 800987a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	f003 0203 	and.w	r2, r3, #3
 8009884:	69fb      	ldr	r3, [r7, #28]
 8009886:	005b      	lsls	r3, r3, #1
 8009888:	fa02 f303 	lsl.w	r3, r2, r3
 800988c:	69ba      	ldr	r2, [r7, #24]
 800988e:	4313      	orrs	r3, r2
 8009890:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	69ba      	ldr	r2, [r7, #24]
 8009896:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	f000 80be 	beq.w	8009a22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80098a6:	4b66      	ldr	r3, [pc, #408]	@ (8009a40 <HAL_GPIO_Init+0x324>)
 80098a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098aa:	4a65      	ldr	r2, [pc, #404]	@ (8009a40 <HAL_GPIO_Init+0x324>)
 80098ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80098b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80098b2:	4b63      	ldr	r3, [pc, #396]	@ (8009a40 <HAL_GPIO_Init+0x324>)
 80098b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098ba:	60fb      	str	r3, [r7, #12]
 80098bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80098be:	4a61      	ldr	r2, [pc, #388]	@ (8009a44 <HAL_GPIO_Init+0x328>)
 80098c0:	69fb      	ldr	r3, [r7, #28]
 80098c2:	089b      	lsrs	r3, r3, #2
 80098c4:	3302      	adds	r3, #2
 80098c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	f003 0303 	and.w	r3, r3, #3
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	220f      	movs	r2, #15
 80098d6:	fa02 f303 	lsl.w	r3, r2, r3
 80098da:	43db      	mvns	r3, r3
 80098dc:	69ba      	ldr	r2, [r7, #24]
 80098de:	4013      	ands	r3, r2
 80098e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	4a58      	ldr	r2, [pc, #352]	@ (8009a48 <HAL_GPIO_Init+0x32c>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d037      	beq.n	800995a <HAL_GPIO_Init+0x23e>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a57      	ldr	r2, [pc, #348]	@ (8009a4c <HAL_GPIO_Init+0x330>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d031      	beq.n	8009956 <HAL_GPIO_Init+0x23a>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a56      	ldr	r2, [pc, #344]	@ (8009a50 <HAL_GPIO_Init+0x334>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d02b      	beq.n	8009952 <HAL_GPIO_Init+0x236>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a55      	ldr	r2, [pc, #340]	@ (8009a54 <HAL_GPIO_Init+0x338>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d025      	beq.n	800994e <HAL_GPIO_Init+0x232>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a54      	ldr	r2, [pc, #336]	@ (8009a58 <HAL_GPIO_Init+0x33c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d01f      	beq.n	800994a <HAL_GPIO_Init+0x22e>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a53      	ldr	r2, [pc, #332]	@ (8009a5c <HAL_GPIO_Init+0x340>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d019      	beq.n	8009946 <HAL_GPIO_Init+0x22a>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	4a52      	ldr	r2, [pc, #328]	@ (8009a60 <HAL_GPIO_Init+0x344>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d013      	beq.n	8009942 <HAL_GPIO_Init+0x226>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a51      	ldr	r2, [pc, #324]	@ (8009a64 <HAL_GPIO_Init+0x348>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d00d      	beq.n	800993e <HAL_GPIO_Init+0x222>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a50      	ldr	r2, [pc, #320]	@ (8009a68 <HAL_GPIO_Init+0x34c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d007      	beq.n	800993a <HAL_GPIO_Init+0x21e>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a4f      	ldr	r2, [pc, #316]	@ (8009a6c <HAL_GPIO_Init+0x350>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d101      	bne.n	8009936 <HAL_GPIO_Init+0x21a>
 8009932:	2309      	movs	r3, #9
 8009934:	e012      	b.n	800995c <HAL_GPIO_Init+0x240>
 8009936:	230a      	movs	r3, #10
 8009938:	e010      	b.n	800995c <HAL_GPIO_Init+0x240>
 800993a:	2308      	movs	r3, #8
 800993c:	e00e      	b.n	800995c <HAL_GPIO_Init+0x240>
 800993e:	2307      	movs	r3, #7
 8009940:	e00c      	b.n	800995c <HAL_GPIO_Init+0x240>
 8009942:	2306      	movs	r3, #6
 8009944:	e00a      	b.n	800995c <HAL_GPIO_Init+0x240>
 8009946:	2305      	movs	r3, #5
 8009948:	e008      	b.n	800995c <HAL_GPIO_Init+0x240>
 800994a:	2304      	movs	r3, #4
 800994c:	e006      	b.n	800995c <HAL_GPIO_Init+0x240>
 800994e:	2303      	movs	r3, #3
 8009950:	e004      	b.n	800995c <HAL_GPIO_Init+0x240>
 8009952:	2302      	movs	r3, #2
 8009954:	e002      	b.n	800995c <HAL_GPIO_Init+0x240>
 8009956:	2301      	movs	r3, #1
 8009958:	e000      	b.n	800995c <HAL_GPIO_Init+0x240>
 800995a:	2300      	movs	r3, #0
 800995c:	69fa      	ldr	r2, [r7, #28]
 800995e:	f002 0203 	and.w	r2, r2, #3
 8009962:	0092      	lsls	r2, r2, #2
 8009964:	4093      	lsls	r3, r2
 8009966:	69ba      	ldr	r2, [r7, #24]
 8009968:	4313      	orrs	r3, r2
 800996a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800996c:	4935      	ldr	r1, [pc, #212]	@ (8009a44 <HAL_GPIO_Init+0x328>)
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	089b      	lsrs	r3, r3, #2
 8009972:	3302      	adds	r3, #2
 8009974:	69ba      	ldr	r2, [r7, #24]
 8009976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800997a:	4b3d      	ldr	r3, [pc, #244]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	43db      	mvns	r3, r3
 8009984:	69ba      	ldr	r2, [r7, #24]
 8009986:	4013      	ands	r3, r2
 8009988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009992:	2b00      	cmp	r3, #0
 8009994:	d003      	beq.n	800999e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8009996:	69ba      	ldr	r2, [r7, #24]
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	4313      	orrs	r3, r2
 800999c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800999e:	4a34      	ldr	r2, [pc, #208]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80099a4:	4b32      	ldr	r3, [pc, #200]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 80099a6:	68db      	ldr	r3, [r3, #12]
 80099a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	43db      	mvns	r3, r3
 80099ae:	69ba      	ldr	r2, [r7, #24]
 80099b0:	4013      	ands	r3, r2
 80099b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d003      	beq.n	80099c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80099c0:	69ba      	ldr	r2, [r7, #24]
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	4313      	orrs	r3, r2
 80099c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80099c8:	4a29      	ldr	r2, [pc, #164]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80099ce:	4b28      	ldr	r3, [pc, #160]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	43db      	mvns	r3, r3
 80099d8:	69ba      	ldr	r2, [r7, #24]
 80099da:	4013      	ands	r3, r2
 80099dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d003      	beq.n	80099f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80099ea:	69ba      	ldr	r2, [r7, #24]
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80099f2:	4a1f      	ldr	r2, [pc, #124]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 80099f4:	69bb      	ldr	r3, [r7, #24]
 80099f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80099f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	43db      	mvns	r3, r3
 8009a02:	69ba      	ldr	r2, [r7, #24]
 8009a04:	4013      	ands	r3, r2
 8009a06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d003      	beq.n	8009a1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8009a14:	69ba      	ldr	r2, [r7, #24]
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009a1c:	4a14      	ldr	r2, [pc, #80]	@ (8009a70 <HAL_GPIO_Init+0x354>)
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	3301      	adds	r3, #1
 8009a26:	61fb      	str	r3, [r7, #28]
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	2b0f      	cmp	r3, #15
 8009a2c:	f67f ae86 	bls.w	800973c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8009a30:	bf00      	nop
 8009a32:	bf00      	nop
 8009a34:	3724      	adds	r7, #36	@ 0x24
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	40023800 	.word	0x40023800
 8009a44:	40013800 	.word	0x40013800
 8009a48:	40020000 	.word	0x40020000
 8009a4c:	40020400 	.word	0x40020400
 8009a50:	40020800 	.word	0x40020800
 8009a54:	40020c00 	.word	0x40020c00
 8009a58:	40021000 	.word	0x40021000
 8009a5c:	40021400 	.word	0x40021400
 8009a60:	40021800 	.word	0x40021800
 8009a64:	40021c00 	.word	0x40021c00
 8009a68:	40022000 	.word	0x40022000
 8009a6c:	40022400 	.word	0x40022400
 8009a70:	40013c00 	.word	0x40013c00

08009a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b083      	sub	sp, #12
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
 8009a7c:	460b      	mov	r3, r1
 8009a7e:	807b      	strh	r3, [r7, #2]
 8009a80:	4613      	mov	r3, r2
 8009a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009a84:	787b      	ldrb	r3, [r7, #1]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d003      	beq.n	8009a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009a8a:	887a      	ldrh	r2, [r7, #2]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8009a90:	e003      	b.n	8009a9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009a92:	887b      	ldrh	r3, [r7, #2]
 8009a94:	041a      	lsls	r2, r3, #16
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	619a      	str	r2, [r3, #24]
}
 8009a9a:	bf00      	nop
 8009a9c:	370c      	adds	r7, #12
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
	...

08009aa8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	4603      	mov	r3, r0
 8009ab0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8009ab2:	4b08      	ldr	r3, [pc, #32]	@ (8009ad4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009ab4:	695a      	ldr	r2, [r3, #20]
 8009ab6:	88fb      	ldrh	r3, [r7, #6]
 8009ab8:	4013      	ands	r3, r2
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d006      	beq.n	8009acc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009abe:	4a05      	ldr	r2, [pc, #20]	@ (8009ad4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009ac0:	88fb      	ldrh	r3, [r7, #6]
 8009ac2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009ac4:	88fb      	ldrh	r3, [r7, #6]
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fe f94c 	bl	8007d64 <HAL_GPIO_EXTI_Callback>
  }
}
 8009acc:	bf00      	nop
 8009ace:	3708      	adds	r7, #8
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	40013c00 	.word	0x40013c00

08009ad8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b082      	sub	sp, #8
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d101      	bne.n	8009aea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e08b      	b.n	8009c02 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d106      	bne.n	8009b04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2200      	movs	r2, #0
 8009afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7f9 fbce 	bl	80032a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2224      	movs	r2, #36	@ 0x24
 8009b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f022 0201 	bic.w	r2, r2, #1
 8009b1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	685a      	ldr	r2, [r3, #4]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	689a      	ldr	r2, [r3, #8]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d107      	bne.n	8009b52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	689a      	ldr	r2, [r3, #8]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b4e:	609a      	str	r2, [r3, #8]
 8009b50:	e006      	b.n	8009b60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	689a      	ldr	r2, [r3, #8]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009b5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	68db      	ldr	r3, [r3, #12]
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d108      	bne.n	8009b7a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	685a      	ldr	r2, [r3, #4]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b76:	605a      	str	r2, [r3, #4]
 8009b78:	e007      	b.n	8009b8a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	6859      	ldr	r1, [r3, #4]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	4b1d      	ldr	r3, [pc, #116]	@ (8009c0c <HAL_I2C_Init+0x134>)
 8009b96:	430b      	orrs	r3, r1
 8009b98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	68da      	ldr	r2, [r3, #12]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009ba8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	691a      	ldr	r2, [r3, #16]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	695b      	ldr	r3, [r3, #20]
 8009bb2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	699b      	ldr	r3, [r3, #24]
 8009bba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	430a      	orrs	r2, r1
 8009bc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	69d9      	ldr	r1, [r3, #28]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6a1a      	ldr	r2, [r3, #32]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	430a      	orrs	r2, r1
 8009bd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f042 0201 	orr.w	r2, r2, #1
 8009be2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2220      	movs	r2, #32
 8009bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3708      	adds	r7, #8
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	02008000 	.word	0x02008000

08009c10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b083      	sub	sp, #12
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	2b20      	cmp	r3, #32
 8009c24:	d138      	bne.n	8009c98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d101      	bne.n	8009c34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009c30:	2302      	movs	r3, #2
 8009c32:	e032      	b.n	8009c9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2201      	movs	r2, #1
 8009c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2224      	movs	r2, #36	@ 0x24
 8009c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f022 0201 	bic.w	r2, r2, #1
 8009c52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009c62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6819      	ldr	r1, [r3, #0]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	683a      	ldr	r2, [r7, #0]
 8009c70:	430a      	orrs	r2, r1
 8009c72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f042 0201 	orr.w	r2, r2, #1
 8009c82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2220      	movs	r2, #32
 8009c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009c94:	2300      	movs	r3, #0
 8009c96:	e000      	b.n	8009c9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009c98:	2302      	movs	r3, #2
  }
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	370c      	adds	r7, #12
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca4:	4770      	bx	lr

08009ca6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009ca6:	b480      	push	{r7}
 8009ca8:	b085      	sub	sp, #20
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
 8009cae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	2b20      	cmp	r3, #32
 8009cba:	d139      	bne.n	8009d30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d101      	bne.n	8009cca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009cc6:	2302      	movs	r3, #2
 8009cc8:	e033      	b.n	8009d32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2224      	movs	r2, #36	@ 0x24
 8009cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f022 0201 	bic.w	r2, r2, #1
 8009ce8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009cf8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	021b      	lsls	r3, r3, #8
 8009cfe:	68fa      	ldr	r2, [r7, #12]
 8009d00:	4313      	orrs	r3, r2
 8009d02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68fa      	ldr	r2, [r7, #12]
 8009d0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	681a      	ldr	r2, [r3, #0]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f042 0201 	orr.w	r2, r2, #1
 8009d1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2220      	movs	r2, #32
 8009d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	e000      	b.n	8009d32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d30:	2302      	movs	r3, #2
  }
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3714      	adds	r7, #20
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr
	...

08009d40 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009d40:	b480      	push	{r7}
 8009d42:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d44:	4b05      	ldr	r3, [pc, #20]	@ (8009d5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4a04      	ldr	r2, [pc, #16]	@ (8009d5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d4e:	6013      	str	r3, [r2, #0]
}
 8009d50:	bf00      	nop
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr
 8009d5a:	bf00      	nop
 8009d5c:	40007000 	.word	0x40007000

08009d60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b086      	sub	sp, #24
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d101      	bne.n	8009d76 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e291      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	f000 8087 	beq.w	8009e92 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009d84:	4b96      	ldr	r3, [pc, #600]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	f003 030c 	and.w	r3, r3, #12
 8009d8c:	2b04      	cmp	r3, #4
 8009d8e:	d00c      	beq.n	8009daa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d90:	4b93      	ldr	r3, [pc, #588]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	f003 030c 	and.w	r3, r3, #12
 8009d98:	2b08      	cmp	r3, #8
 8009d9a:	d112      	bne.n	8009dc2 <HAL_RCC_OscConfig+0x62>
 8009d9c:	4b90      	ldr	r3, [pc, #576]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009da8:	d10b      	bne.n	8009dc2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009daa:	4b8d      	ldr	r3, [pc, #564]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d06c      	beq.n	8009e90 <HAL_RCC_OscConfig+0x130>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d168      	bne.n	8009e90 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e26b      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009dca:	d106      	bne.n	8009dda <HAL_RCC_OscConfig+0x7a>
 8009dcc:	4b84      	ldr	r3, [pc, #528]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a83      	ldr	r2, [pc, #524]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	e02e      	b.n	8009e38 <HAL_RCC_OscConfig+0xd8>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10c      	bne.n	8009dfc <HAL_RCC_OscConfig+0x9c>
 8009de2:	4b7f      	ldr	r3, [pc, #508]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a7e      	ldr	r2, [pc, #504]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009dec:	6013      	str	r3, [r2, #0]
 8009dee:	4b7c      	ldr	r3, [pc, #496]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a7b      	ldr	r2, [pc, #492]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009df4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009df8:	6013      	str	r3, [r2, #0]
 8009dfa:	e01d      	b.n	8009e38 <HAL_RCC_OscConfig+0xd8>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e04:	d10c      	bne.n	8009e20 <HAL_RCC_OscConfig+0xc0>
 8009e06:	4b76      	ldr	r3, [pc, #472]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a75      	ldr	r2, [pc, #468]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009e10:	6013      	str	r3, [r2, #0]
 8009e12:	4b73      	ldr	r3, [pc, #460]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a72      	ldr	r2, [pc, #456]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e1c:	6013      	str	r3, [r2, #0]
 8009e1e:	e00b      	b.n	8009e38 <HAL_RCC_OscConfig+0xd8>
 8009e20:	4b6f      	ldr	r3, [pc, #444]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a6e      	ldr	r2, [pc, #440]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e2a:	6013      	str	r3, [r2, #0]
 8009e2c:	4b6c      	ldr	r3, [pc, #432]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a6b      	ldr	r2, [pc, #428]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d013      	beq.n	8009e68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e40:	f7fe fecc 	bl	8008bdc <HAL_GetTick>
 8009e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e46:	e008      	b.n	8009e5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e48:	f7fe fec8 	bl	8008bdc <HAL_GetTick>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	1ad3      	subs	r3, r2, r3
 8009e52:	2b64      	cmp	r3, #100	@ 0x64
 8009e54:	d901      	bls.n	8009e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009e56:	2303      	movs	r3, #3
 8009e58:	e21f      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e5a:	4b61      	ldr	r3, [pc, #388]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d0f0      	beq.n	8009e48 <HAL_RCC_OscConfig+0xe8>
 8009e66:	e014      	b.n	8009e92 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e68:	f7fe feb8 	bl	8008bdc <HAL_GetTick>
 8009e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e6e:	e008      	b.n	8009e82 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009e70:	f7fe feb4 	bl	8008bdc <HAL_GetTick>
 8009e74:	4602      	mov	r2, r0
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	2b64      	cmp	r3, #100	@ 0x64
 8009e7c:	d901      	bls.n	8009e82 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e20b      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e82:	4b57      	ldr	r3, [pc, #348]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1f0      	bne.n	8009e70 <HAL_RCC_OscConfig+0x110>
 8009e8e:	e000      	b.n	8009e92 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f003 0302 	and.w	r3, r3, #2
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d069      	beq.n	8009f72 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009e9e:	4b50      	ldr	r3, [pc, #320]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f003 030c 	and.w	r3, r3, #12
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d00b      	beq.n	8009ec2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009eaa:	4b4d      	ldr	r3, [pc, #308]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	f003 030c 	and.w	r3, r3, #12
 8009eb2:	2b08      	cmp	r3, #8
 8009eb4:	d11c      	bne.n	8009ef0 <HAL_RCC_OscConfig+0x190>
 8009eb6:	4b4a      	ldr	r3, [pc, #296]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d116      	bne.n	8009ef0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ec2:	4b47      	ldr	r3, [pc, #284]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f003 0302 	and.w	r3, r3, #2
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d005      	beq.n	8009eda <HAL_RCC_OscConfig+0x17a>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	68db      	ldr	r3, [r3, #12]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d001      	beq.n	8009eda <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e1df      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009eda:	4b41      	ldr	r3, [pc, #260]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	00db      	lsls	r3, r3, #3
 8009ee8:	493d      	ldr	r1, [pc, #244]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009eea:	4313      	orrs	r3, r2
 8009eec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009eee:	e040      	b.n	8009f72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	68db      	ldr	r3, [r3, #12]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d023      	beq.n	8009f40 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ef8:	4b39      	ldr	r3, [pc, #228]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a38      	ldr	r2, [pc, #224]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009efe:	f043 0301 	orr.w	r3, r3, #1
 8009f02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f04:	f7fe fe6a 	bl	8008bdc <HAL_GetTick>
 8009f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f0a:	e008      	b.n	8009f1e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f0c:	f7fe fe66 	bl	8008bdc <HAL_GetTick>
 8009f10:	4602      	mov	r2, r0
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d901      	bls.n	8009f1e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009f1a:	2303      	movs	r3, #3
 8009f1c:	e1bd      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f1e:	4b30      	ldr	r3, [pc, #192]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 0302 	and.w	r3, r3, #2
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d0f0      	beq.n	8009f0c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	691b      	ldr	r3, [r3, #16]
 8009f36:	00db      	lsls	r3, r3, #3
 8009f38:	4929      	ldr	r1, [pc, #164]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	600b      	str	r3, [r1, #0]
 8009f3e:	e018      	b.n	8009f72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f40:	4b27      	ldr	r3, [pc, #156]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a26      	ldr	r2, [pc, #152]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f46:	f023 0301 	bic.w	r3, r3, #1
 8009f4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f4c:	f7fe fe46 	bl	8008bdc <HAL_GetTick>
 8009f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f52:	e008      	b.n	8009f66 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f54:	f7fe fe42 	bl	8008bdc <HAL_GetTick>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	1ad3      	subs	r3, r2, r3
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d901      	bls.n	8009f66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009f62:	2303      	movs	r3, #3
 8009f64:	e199      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f66:	4b1e      	ldr	r3, [pc, #120]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f003 0302 	and.w	r3, r3, #2
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1f0      	bne.n	8009f54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 0308 	and.w	r3, r3, #8
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d038      	beq.n	8009ff0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	695b      	ldr	r3, [r3, #20]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d019      	beq.n	8009fba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f86:	4b16      	ldr	r3, [pc, #88]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f8a:	4a15      	ldr	r2, [pc, #84]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009f8c:	f043 0301 	orr.w	r3, r3, #1
 8009f90:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f92:	f7fe fe23 	bl	8008bdc <HAL_GetTick>
 8009f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f98:	e008      	b.n	8009fac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f9a:	f7fe fe1f 	bl	8008bdc <HAL_GetTick>
 8009f9e:	4602      	mov	r2, r0
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	1ad3      	subs	r3, r2, r3
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	d901      	bls.n	8009fac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009fa8:	2303      	movs	r3, #3
 8009faa:	e176      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009fac:	4b0c      	ldr	r3, [pc, #48]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009fae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fb0:	f003 0302 	and.w	r3, r3, #2
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d0f0      	beq.n	8009f9a <HAL_RCC_OscConfig+0x23a>
 8009fb8:	e01a      	b.n	8009ff0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009fba:	4b09      	ldr	r3, [pc, #36]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fbe:	4a08      	ldr	r2, [pc, #32]	@ (8009fe0 <HAL_RCC_OscConfig+0x280>)
 8009fc0:	f023 0301 	bic.w	r3, r3, #1
 8009fc4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fc6:	f7fe fe09 	bl	8008bdc <HAL_GetTick>
 8009fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009fcc:	e00a      	b.n	8009fe4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009fce:	f7fe fe05 	bl	8008bdc <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	2b02      	cmp	r3, #2
 8009fda:	d903      	bls.n	8009fe4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e15c      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
 8009fe0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009fe4:	4b91      	ldr	r3, [pc, #580]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 8009fe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fe8:	f003 0302 	and.w	r3, r3, #2
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d1ee      	bne.n	8009fce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f003 0304 	and.w	r3, r3, #4
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 80a4 	beq.w	800a146 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ffe:	4b8b      	ldr	r3, [pc, #556]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a006:	2b00      	cmp	r3, #0
 800a008:	d10d      	bne.n	800a026 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800a00a:	4b88      	ldr	r3, [pc, #544]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a00c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a00e:	4a87      	ldr	r2, [pc, #540]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a014:	6413      	str	r3, [r2, #64]	@ 0x40
 800a016:	4b85      	ldr	r3, [pc, #532]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a01a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a01e:	60bb      	str	r3, [r7, #8]
 800a020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a022:	2301      	movs	r3, #1
 800a024:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a026:	4b82      	ldr	r3, [pc, #520]	@ (800a230 <HAL_RCC_OscConfig+0x4d0>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d118      	bne.n	800a064 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800a032:	4b7f      	ldr	r3, [pc, #508]	@ (800a230 <HAL_RCC_OscConfig+0x4d0>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	4a7e      	ldr	r2, [pc, #504]	@ (800a230 <HAL_RCC_OscConfig+0x4d0>)
 800a038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a03c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a03e:	f7fe fdcd 	bl	8008bdc <HAL_GetTick>
 800a042:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a044:	e008      	b.n	800a058 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a046:	f7fe fdc9 	bl	8008bdc <HAL_GetTick>
 800a04a:	4602      	mov	r2, r0
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	1ad3      	subs	r3, r2, r3
 800a050:	2b64      	cmp	r3, #100	@ 0x64
 800a052:	d901      	bls.n	800a058 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800a054:	2303      	movs	r3, #3
 800a056:	e120      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a058:	4b75      	ldr	r3, [pc, #468]	@ (800a230 <HAL_RCC_OscConfig+0x4d0>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a060:	2b00      	cmp	r3, #0
 800a062:	d0f0      	beq.n	800a046 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d106      	bne.n	800a07a <HAL_RCC_OscConfig+0x31a>
 800a06c:	4b6f      	ldr	r3, [pc, #444]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a06e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a070:	4a6e      	ldr	r2, [pc, #440]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a072:	f043 0301 	orr.w	r3, r3, #1
 800a076:	6713      	str	r3, [r2, #112]	@ 0x70
 800a078:	e02d      	b.n	800a0d6 <HAL_RCC_OscConfig+0x376>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d10c      	bne.n	800a09c <HAL_RCC_OscConfig+0x33c>
 800a082:	4b6a      	ldr	r3, [pc, #424]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a086:	4a69      	ldr	r2, [pc, #420]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a088:	f023 0301 	bic.w	r3, r3, #1
 800a08c:	6713      	str	r3, [r2, #112]	@ 0x70
 800a08e:	4b67      	ldr	r3, [pc, #412]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a092:	4a66      	ldr	r2, [pc, #408]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a094:	f023 0304 	bic.w	r3, r3, #4
 800a098:	6713      	str	r3, [r2, #112]	@ 0x70
 800a09a:	e01c      	b.n	800a0d6 <HAL_RCC_OscConfig+0x376>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	2b05      	cmp	r3, #5
 800a0a2:	d10c      	bne.n	800a0be <HAL_RCC_OscConfig+0x35e>
 800a0a4:	4b61      	ldr	r3, [pc, #388]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0a8:	4a60      	ldr	r2, [pc, #384]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0aa:	f043 0304 	orr.w	r3, r3, #4
 800a0ae:	6713      	str	r3, [r2, #112]	@ 0x70
 800a0b0:	4b5e      	ldr	r3, [pc, #376]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0b4:	4a5d      	ldr	r2, [pc, #372]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0b6:	f043 0301 	orr.w	r3, r3, #1
 800a0ba:	6713      	str	r3, [r2, #112]	@ 0x70
 800a0bc:	e00b      	b.n	800a0d6 <HAL_RCC_OscConfig+0x376>
 800a0be:	4b5b      	ldr	r3, [pc, #364]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0c2:	4a5a      	ldr	r2, [pc, #360]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0c4:	f023 0301 	bic.w	r3, r3, #1
 800a0c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a0ca:	4b58      	ldr	r3, [pc, #352]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0ce:	4a57      	ldr	r2, [pc, #348]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0d0:	f023 0304 	bic.w	r3, r3, #4
 800a0d4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d015      	beq.n	800a10a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0de:	f7fe fd7d 	bl	8008bdc <HAL_GetTick>
 800a0e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0e4:	e00a      	b.n	800a0fc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0e6:	f7fe fd79 	bl	8008bdc <HAL_GetTick>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	1ad3      	subs	r3, r2, r3
 800a0f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d901      	bls.n	800a0fc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800a0f8:	2303      	movs	r3, #3
 800a0fa:	e0ce      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0fc:	4b4b      	ldr	r3, [pc, #300]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a0fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a100:	f003 0302 	and.w	r3, r3, #2
 800a104:	2b00      	cmp	r3, #0
 800a106:	d0ee      	beq.n	800a0e6 <HAL_RCC_OscConfig+0x386>
 800a108:	e014      	b.n	800a134 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a10a:	f7fe fd67 	bl	8008bdc <HAL_GetTick>
 800a10e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a110:	e00a      	b.n	800a128 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a112:	f7fe fd63 	bl	8008bdc <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	1ad3      	subs	r3, r2, r3
 800a11c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a120:	4293      	cmp	r3, r2
 800a122:	d901      	bls.n	800a128 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800a124:	2303      	movs	r3, #3
 800a126:	e0b8      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a128:	4b40      	ldr	r3, [pc, #256]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a12a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a12c:	f003 0302 	and.w	r3, r3, #2
 800a130:	2b00      	cmp	r3, #0
 800a132:	d1ee      	bne.n	800a112 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a134:	7dfb      	ldrb	r3, [r7, #23]
 800a136:	2b01      	cmp	r3, #1
 800a138:	d105      	bne.n	800a146 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a13a:	4b3c      	ldr	r3, [pc, #240]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a13c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a13e:	4a3b      	ldr	r2, [pc, #236]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a140:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a144:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	699b      	ldr	r3, [r3, #24]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 80a4 	beq.w	800a298 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a150:	4b36      	ldr	r3, [pc, #216]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	f003 030c 	and.w	r3, r3, #12
 800a158:	2b08      	cmp	r3, #8
 800a15a:	d06b      	beq.n	800a234 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	699b      	ldr	r3, [r3, #24]
 800a160:	2b02      	cmp	r3, #2
 800a162:	d149      	bne.n	800a1f8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a164:	4b31      	ldr	r3, [pc, #196]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a30      	ldr	r2, [pc, #192]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a16a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a16e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a170:	f7fe fd34 	bl	8008bdc <HAL_GetTick>
 800a174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a176:	e008      	b.n	800a18a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a178:	f7fe fd30 	bl	8008bdc <HAL_GetTick>
 800a17c:	4602      	mov	r2, r0
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	1ad3      	subs	r3, r2, r3
 800a182:	2b02      	cmp	r3, #2
 800a184:	d901      	bls.n	800a18a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800a186:	2303      	movs	r3, #3
 800a188:	e087      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a18a:	4b28      	ldr	r3, [pc, #160]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a192:	2b00      	cmp	r3, #0
 800a194:	d1f0      	bne.n	800a178 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	69da      	ldr	r2, [r3, #28]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a1b      	ldr	r3, [r3, #32]
 800a19e:	431a      	orrs	r2, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1a4:	019b      	lsls	r3, r3, #6
 800a1a6:	431a      	orrs	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1ac:	085b      	lsrs	r3, r3, #1
 800a1ae:	3b01      	subs	r3, #1
 800a1b0:	041b      	lsls	r3, r3, #16
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b8:	061b      	lsls	r3, r3, #24
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	4a1b      	ldr	r2, [pc, #108]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a1be:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a1c2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a1c4:	4b19      	ldr	r3, [pc, #100]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a18      	ldr	r2, [pc, #96]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a1ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1d0:	f7fe fd04 	bl	8008bdc <HAL_GetTick>
 800a1d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1d6:	e008      	b.n	800a1ea <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1d8:	f7fe fd00 	bl	8008bdc <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	d901      	bls.n	800a1ea <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800a1e6:	2303      	movs	r3, #3
 800a1e8:	e057      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1ea:	4b10      	ldr	r3, [pc, #64]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d0f0      	beq.n	800a1d8 <HAL_RCC_OscConfig+0x478>
 800a1f6:	e04f      	b.n	800a298 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a0b      	ldr	r2, [pc, #44]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a1fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a204:	f7fe fcea 	bl	8008bdc <HAL_GetTick>
 800a208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a20a:	e008      	b.n	800a21e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a20c:	f7fe fce6 	bl	8008bdc <HAL_GetTick>
 800a210:	4602      	mov	r2, r0
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	1ad3      	subs	r3, r2, r3
 800a216:	2b02      	cmp	r3, #2
 800a218:	d901      	bls.n	800a21e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800a21a:	2303      	movs	r3, #3
 800a21c:	e03d      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a21e:	4b03      	ldr	r3, [pc, #12]	@ (800a22c <HAL_RCC_OscConfig+0x4cc>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a226:	2b00      	cmp	r3, #0
 800a228:	d1f0      	bne.n	800a20c <HAL_RCC_OscConfig+0x4ac>
 800a22a:	e035      	b.n	800a298 <HAL_RCC_OscConfig+0x538>
 800a22c:	40023800 	.word	0x40023800
 800a230:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800a234:	4b1b      	ldr	r3, [pc, #108]	@ (800a2a4 <HAL_RCC_OscConfig+0x544>)
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	699b      	ldr	r3, [r3, #24]
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d028      	beq.n	800a294 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d121      	bne.n	800a294 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d11a      	bne.n	800a294 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a25e:	68fa      	ldr	r2, [r7, #12]
 800a260:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a264:	4013      	ands	r3, r2
 800a266:	687a      	ldr	r2, [r7, #4]
 800a268:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a26a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d111      	bne.n	800a294 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a27a:	085b      	lsrs	r3, r3, #1
 800a27c:	3b01      	subs	r3, #1
 800a27e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a280:	429a      	cmp	r2, r3
 800a282:	d107      	bne.n	800a294 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a28e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800a290:	429a      	cmp	r2, r3
 800a292:	d001      	beq.n	800a298 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800a294:	2301      	movs	r3, #1
 800a296:	e000      	b.n	800a29a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800a298:	2300      	movs	r3, #0
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3718      	adds	r7, #24
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	40023800 	.word	0x40023800

0800a2a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b084      	sub	sp, #16
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d101      	bne.n	800a2c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e0d0      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a2c0:	4b6a      	ldr	r3, [pc, #424]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f003 030f 	and.w	r3, r3, #15
 800a2c8:	683a      	ldr	r2, [r7, #0]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d910      	bls.n	800a2f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2ce:	4b67      	ldr	r3, [pc, #412]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f023 020f 	bic.w	r2, r3, #15
 800a2d6:	4965      	ldr	r1, [pc, #404]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a2de:	4b63      	ldr	r3, [pc, #396]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 030f 	and.w	r3, r3, #15
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d001      	beq.n	800a2f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e0b8      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 0302 	and.w	r3, r3, #2
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d020      	beq.n	800a33e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 0304 	and.w	r3, r3, #4
 800a304:	2b00      	cmp	r3, #0
 800a306:	d005      	beq.n	800a314 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a308:	4b59      	ldr	r3, [pc, #356]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	4a58      	ldr	r2, [pc, #352]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a30e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a312:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0308 	and.w	r3, r3, #8
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d005      	beq.n	800a32c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a320:	4b53      	ldr	r3, [pc, #332]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	4a52      	ldr	r2, [pc, #328]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a326:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a32a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a32c:	4b50      	ldr	r3, [pc, #320]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	689b      	ldr	r3, [r3, #8]
 800a338:	494d      	ldr	r1, [pc, #308]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a33a:	4313      	orrs	r3, r2
 800a33c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f003 0301 	and.w	r3, r3, #1
 800a346:	2b00      	cmp	r3, #0
 800a348:	d040      	beq.n	800a3cc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	685b      	ldr	r3, [r3, #4]
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d107      	bne.n	800a362 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a352:	4b47      	ldr	r3, [pc, #284]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d115      	bne.n	800a38a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800a35e:	2301      	movs	r3, #1
 800a360:	e07f      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	2b02      	cmp	r3, #2
 800a368:	d107      	bne.n	800a37a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a36a:	4b41      	ldr	r3, [pc, #260]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a372:	2b00      	cmp	r3, #0
 800a374:	d109      	bne.n	800a38a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	e073      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a37a:	4b3d      	ldr	r3, [pc, #244]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 0302 	and.w	r3, r3, #2
 800a382:	2b00      	cmp	r3, #0
 800a384:	d101      	bne.n	800a38a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	e06b      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a38a:	4b39      	ldr	r3, [pc, #228]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	f023 0203 	bic.w	r2, r3, #3
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	4936      	ldr	r1, [pc, #216]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a398:	4313      	orrs	r3, r2
 800a39a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a39c:	f7fe fc1e 	bl	8008bdc <HAL_GetTick>
 800a3a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3a2:	e00a      	b.n	800a3ba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3a4:	f7fe fc1a 	bl	8008bdc <HAL_GetTick>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	1ad3      	subs	r3, r2, r3
 800a3ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d901      	bls.n	800a3ba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800a3b6:	2303      	movs	r3, #3
 800a3b8:	e053      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3ba:	4b2d      	ldr	r3, [pc, #180]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	f003 020c 	and.w	r2, r3, #12
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	685b      	ldr	r3, [r3, #4]
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d1eb      	bne.n	800a3a4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a3cc:	4b27      	ldr	r3, [pc, #156]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f003 030f 	and.w	r3, r3, #15
 800a3d4:	683a      	ldr	r2, [r7, #0]
 800a3d6:	429a      	cmp	r2, r3
 800a3d8:	d210      	bcs.n	800a3fc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a3da:	4b24      	ldr	r3, [pc, #144]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f023 020f 	bic.w	r2, r3, #15
 800a3e2:	4922      	ldr	r1, [pc, #136]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a3ea:	4b20      	ldr	r3, [pc, #128]	@ (800a46c <HAL_RCC_ClockConfig+0x1c4>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 030f 	and.w	r3, r3, #15
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d001      	beq.n	800a3fc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e032      	b.n	800a462 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0304 	and.w	r3, r3, #4
 800a404:	2b00      	cmp	r3, #0
 800a406:	d008      	beq.n	800a41a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a408:	4b19      	ldr	r3, [pc, #100]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a40a:	689b      	ldr	r3, [r3, #8]
 800a40c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	68db      	ldr	r3, [r3, #12]
 800a414:	4916      	ldr	r1, [pc, #88]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a416:	4313      	orrs	r3, r2
 800a418:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 0308 	and.w	r3, r3, #8
 800a422:	2b00      	cmp	r3, #0
 800a424:	d009      	beq.n	800a43a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a426:	4b12      	ldr	r3, [pc, #72]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	691b      	ldr	r3, [r3, #16]
 800a432:	00db      	lsls	r3, r3, #3
 800a434:	490e      	ldr	r1, [pc, #56]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a436:	4313      	orrs	r3, r2
 800a438:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a43a:	f000 f821 	bl	800a480 <HAL_RCC_GetSysClockFreq>
 800a43e:	4602      	mov	r2, r0
 800a440:	4b0b      	ldr	r3, [pc, #44]	@ (800a470 <HAL_RCC_ClockConfig+0x1c8>)
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	091b      	lsrs	r3, r3, #4
 800a446:	f003 030f 	and.w	r3, r3, #15
 800a44a:	490a      	ldr	r1, [pc, #40]	@ (800a474 <HAL_RCC_ClockConfig+0x1cc>)
 800a44c:	5ccb      	ldrb	r3, [r1, r3]
 800a44e:	fa22 f303 	lsr.w	r3, r2, r3
 800a452:	4a09      	ldr	r2, [pc, #36]	@ (800a478 <HAL_RCC_ClockConfig+0x1d0>)
 800a454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800a456:	4b09      	ldr	r3, [pc, #36]	@ (800a47c <HAL_RCC_ClockConfig+0x1d4>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4618      	mov	r0, r3
 800a45c:	f7fd fbbe 	bl	8007bdc <HAL_InitTick>

  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3710      	adds	r7, #16
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	bf00      	nop
 800a46c:	40023c00 	.word	0x40023c00
 800a470:	40023800 	.word	0x40023800
 800a474:	080256c8 	.word	0x080256c8
 800a478:	2000004c 	.word	0x2000004c
 800a47c:	20000058 	.word	0x20000058

0800a480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a484:	b094      	sub	sp, #80	@ 0x50
 800a486:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a488:	2300      	movs	r3, #0
 800a48a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a48c:	2300      	movs	r3, #0
 800a48e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a490:	2300      	movs	r3, #0
 800a492:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800a494:	2300      	movs	r3, #0
 800a496:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a498:	4b79      	ldr	r3, [pc, #484]	@ (800a680 <HAL_RCC_GetSysClockFreq+0x200>)
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f003 030c 	and.w	r3, r3, #12
 800a4a0:	2b08      	cmp	r3, #8
 800a4a2:	d00d      	beq.n	800a4c0 <HAL_RCC_GetSysClockFreq+0x40>
 800a4a4:	2b08      	cmp	r3, #8
 800a4a6:	f200 80e1 	bhi.w	800a66c <HAL_RCC_GetSysClockFreq+0x1ec>
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d002      	beq.n	800a4b4 <HAL_RCC_GetSysClockFreq+0x34>
 800a4ae:	2b04      	cmp	r3, #4
 800a4b0:	d003      	beq.n	800a4ba <HAL_RCC_GetSysClockFreq+0x3a>
 800a4b2:	e0db      	b.n	800a66c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a4b4:	4b73      	ldr	r3, [pc, #460]	@ (800a684 <HAL_RCC_GetSysClockFreq+0x204>)
 800a4b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a4b8:	e0db      	b.n	800a672 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a4ba:	4b73      	ldr	r3, [pc, #460]	@ (800a688 <HAL_RCC_GetSysClockFreq+0x208>)
 800a4bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a4be:	e0d8      	b.n	800a672 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a4c0:	4b6f      	ldr	r3, [pc, #444]	@ (800a680 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a4c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a4ca:	4b6d      	ldr	r3, [pc, #436]	@ (800a680 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d063      	beq.n	800a59e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a4d6:	4b6a      	ldr	r3, [pc, #424]	@ (800a680 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	099b      	lsrs	r3, r3, #6
 800a4dc:	2200      	movs	r2, #0
 800a4de:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a4e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4e8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800a4f2:	4622      	mov	r2, r4
 800a4f4:	462b      	mov	r3, r5
 800a4f6:	f04f 0000 	mov.w	r0, #0
 800a4fa:	f04f 0100 	mov.w	r1, #0
 800a4fe:	0159      	lsls	r1, r3, #5
 800a500:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a504:	0150      	lsls	r0, r2, #5
 800a506:	4602      	mov	r2, r0
 800a508:	460b      	mov	r3, r1
 800a50a:	4621      	mov	r1, r4
 800a50c:	1a51      	subs	r1, r2, r1
 800a50e:	6139      	str	r1, [r7, #16]
 800a510:	4629      	mov	r1, r5
 800a512:	eb63 0301 	sbc.w	r3, r3, r1
 800a516:	617b      	str	r3, [r7, #20]
 800a518:	f04f 0200 	mov.w	r2, #0
 800a51c:	f04f 0300 	mov.w	r3, #0
 800a520:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a524:	4659      	mov	r1, fp
 800a526:	018b      	lsls	r3, r1, #6
 800a528:	4651      	mov	r1, sl
 800a52a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a52e:	4651      	mov	r1, sl
 800a530:	018a      	lsls	r2, r1, #6
 800a532:	4651      	mov	r1, sl
 800a534:	ebb2 0801 	subs.w	r8, r2, r1
 800a538:	4659      	mov	r1, fp
 800a53a:	eb63 0901 	sbc.w	r9, r3, r1
 800a53e:	f04f 0200 	mov.w	r2, #0
 800a542:	f04f 0300 	mov.w	r3, #0
 800a546:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a54a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a54e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a552:	4690      	mov	r8, r2
 800a554:	4699      	mov	r9, r3
 800a556:	4623      	mov	r3, r4
 800a558:	eb18 0303 	adds.w	r3, r8, r3
 800a55c:	60bb      	str	r3, [r7, #8]
 800a55e:	462b      	mov	r3, r5
 800a560:	eb49 0303 	adc.w	r3, r9, r3
 800a564:	60fb      	str	r3, [r7, #12]
 800a566:	f04f 0200 	mov.w	r2, #0
 800a56a:	f04f 0300 	mov.w	r3, #0
 800a56e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a572:	4629      	mov	r1, r5
 800a574:	024b      	lsls	r3, r1, #9
 800a576:	4621      	mov	r1, r4
 800a578:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a57c:	4621      	mov	r1, r4
 800a57e:	024a      	lsls	r2, r1, #9
 800a580:	4610      	mov	r0, r2
 800a582:	4619      	mov	r1, r3
 800a584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a586:	2200      	movs	r2, #0
 800a588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a58a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a58c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a590:	f7f6 fbda 	bl	8000d48 <__aeabi_uldivmod>
 800a594:	4602      	mov	r2, r0
 800a596:	460b      	mov	r3, r1
 800a598:	4613      	mov	r3, r2
 800a59a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a59c:	e058      	b.n	800a650 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a59e:	4b38      	ldr	r3, [pc, #224]	@ (800a680 <HAL_RCC_GetSysClockFreq+0x200>)
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	099b      	lsrs	r3, r3, #6
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	4611      	mov	r1, r2
 800a5aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a5ae:	623b      	str	r3, [r7, #32]
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a5b8:	4642      	mov	r2, r8
 800a5ba:	464b      	mov	r3, r9
 800a5bc:	f04f 0000 	mov.w	r0, #0
 800a5c0:	f04f 0100 	mov.w	r1, #0
 800a5c4:	0159      	lsls	r1, r3, #5
 800a5c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a5ca:	0150      	lsls	r0, r2, #5
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	460b      	mov	r3, r1
 800a5d0:	4641      	mov	r1, r8
 800a5d2:	ebb2 0a01 	subs.w	sl, r2, r1
 800a5d6:	4649      	mov	r1, r9
 800a5d8:	eb63 0b01 	sbc.w	fp, r3, r1
 800a5dc:	f04f 0200 	mov.w	r2, #0
 800a5e0:	f04f 0300 	mov.w	r3, #0
 800a5e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a5e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a5ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a5f0:	ebb2 040a 	subs.w	r4, r2, sl
 800a5f4:	eb63 050b 	sbc.w	r5, r3, fp
 800a5f8:	f04f 0200 	mov.w	r2, #0
 800a5fc:	f04f 0300 	mov.w	r3, #0
 800a600:	00eb      	lsls	r3, r5, #3
 800a602:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a606:	00e2      	lsls	r2, r4, #3
 800a608:	4614      	mov	r4, r2
 800a60a:	461d      	mov	r5, r3
 800a60c:	4643      	mov	r3, r8
 800a60e:	18e3      	adds	r3, r4, r3
 800a610:	603b      	str	r3, [r7, #0]
 800a612:	464b      	mov	r3, r9
 800a614:	eb45 0303 	adc.w	r3, r5, r3
 800a618:	607b      	str	r3, [r7, #4]
 800a61a:	f04f 0200 	mov.w	r2, #0
 800a61e:	f04f 0300 	mov.w	r3, #0
 800a622:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a626:	4629      	mov	r1, r5
 800a628:	028b      	lsls	r3, r1, #10
 800a62a:	4621      	mov	r1, r4
 800a62c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a630:	4621      	mov	r1, r4
 800a632:	028a      	lsls	r2, r1, #10
 800a634:	4610      	mov	r0, r2
 800a636:	4619      	mov	r1, r3
 800a638:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a63a:	2200      	movs	r2, #0
 800a63c:	61bb      	str	r3, [r7, #24]
 800a63e:	61fa      	str	r2, [r7, #28]
 800a640:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a644:	f7f6 fb80 	bl	8000d48 <__aeabi_uldivmod>
 800a648:	4602      	mov	r2, r0
 800a64a:	460b      	mov	r3, r1
 800a64c:	4613      	mov	r3, r2
 800a64e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800a650:	4b0b      	ldr	r3, [pc, #44]	@ (800a680 <HAL_RCC_GetSysClockFreq+0x200>)
 800a652:	685b      	ldr	r3, [r3, #4]
 800a654:	0c1b      	lsrs	r3, r3, #16
 800a656:	f003 0303 	and.w	r3, r3, #3
 800a65a:	3301      	adds	r3, #1
 800a65c:	005b      	lsls	r3, r3, #1
 800a65e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800a660:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a664:	fbb2 f3f3 	udiv	r3, r2, r3
 800a668:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a66a:	e002      	b.n	800a672 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a66c:	4b05      	ldr	r3, [pc, #20]	@ (800a684 <HAL_RCC_GetSysClockFreq+0x204>)
 800a66e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800a670:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a672:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a674:	4618      	mov	r0, r3
 800a676:	3750      	adds	r7, #80	@ 0x50
 800a678:	46bd      	mov	sp, r7
 800a67a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a67e:	bf00      	nop
 800a680:	40023800 	.word	0x40023800
 800a684:	00f42400 	.word	0x00f42400
 800a688:	007a1200 	.word	0x007a1200

0800a68c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a68c:	b480      	push	{r7}
 800a68e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a690:	4b03      	ldr	r3, [pc, #12]	@ (800a6a0 <HAL_RCC_GetHCLKFreq+0x14>)
 800a692:	681b      	ldr	r3, [r3, #0]
}
 800a694:	4618      	mov	r0, r3
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
 800a69e:	bf00      	nop
 800a6a0:	2000004c 	.word	0x2000004c

0800a6a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a6a8:	f7ff fff0 	bl	800a68c <HAL_RCC_GetHCLKFreq>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	4b05      	ldr	r3, [pc, #20]	@ (800a6c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	0a9b      	lsrs	r3, r3, #10
 800a6b4:	f003 0307 	and.w	r3, r3, #7
 800a6b8:	4903      	ldr	r1, [pc, #12]	@ (800a6c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a6ba:	5ccb      	ldrb	r3, [r1, r3]
 800a6bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	40023800 	.word	0x40023800
 800a6c8:	080256d8 	.word	0x080256d8

0800a6cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a6d0:	f7ff ffdc 	bl	800a68c <HAL_RCC_GetHCLKFreq>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	4b05      	ldr	r3, [pc, #20]	@ (800a6ec <HAL_RCC_GetPCLK2Freq+0x20>)
 800a6d8:	689b      	ldr	r3, [r3, #8]
 800a6da:	0b5b      	lsrs	r3, r3, #13
 800a6dc:	f003 0307 	and.w	r3, r3, #7
 800a6e0:	4903      	ldr	r1, [pc, #12]	@ (800a6f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a6e2:	5ccb      	ldrb	r3, [r1, r3]
 800a6e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	bd80      	pop	{r7, pc}
 800a6ec:	40023800 	.word	0x40023800
 800a6f0:	080256d8 	.word	0x080256d8

0800a6f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b083      	sub	sp, #12
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	220f      	movs	r2, #15
 800a702:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a704:	4b12      	ldr	r3, [pc, #72]	@ (800a750 <HAL_RCC_GetClockConfig+0x5c>)
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	f003 0203 	and.w	r2, r3, #3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a710:	4b0f      	ldr	r3, [pc, #60]	@ (800a750 <HAL_RCC_GetClockConfig+0x5c>)
 800a712:	689b      	ldr	r3, [r3, #8]
 800a714:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a71c:	4b0c      	ldr	r3, [pc, #48]	@ (800a750 <HAL_RCC_GetClockConfig+0x5c>)
 800a71e:	689b      	ldr	r3, [r3, #8]
 800a720:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a728:	4b09      	ldr	r3, [pc, #36]	@ (800a750 <HAL_RCC_GetClockConfig+0x5c>)
 800a72a:	689b      	ldr	r3, [r3, #8]
 800a72c:	08db      	lsrs	r3, r3, #3
 800a72e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a736:	4b07      	ldr	r3, [pc, #28]	@ (800a754 <HAL_RCC_GetClockConfig+0x60>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f003 020f 	and.w	r2, r3, #15
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	601a      	str	r2, [r3, #0]
}
 800a742:	bf00      	nop
 800a744:	370c      	adds	r7, #12
 800a746:	46bd      	mov	sp, r7
 800a748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74c:	4770      	bx	lr
 800a74e:	bf00      	nop
 800a750:	40023800 	.word	0x40023800
 800a754:	40023c00 	.word	0x40023c00

0800a758 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b088      	sub	sp, #32
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800a760:	2300      	movs	r3, #0
 800a762:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800a764:	2300      	movs	r3, #0
 800a766:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800a768:	2300      	movs	r3, #0
 800a76a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800a76c:	2300      	movs	r3, #0
 800a76e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800a770:	2300      	movs	r3, #0
 800a772:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f003 0301 	and.w	r3, r3, #1
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d012      	beq.n	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a780:	4b69      	ldr	r3, [pc, #420]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	4a68      	ldr	r2, [pc, #416]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a786:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a78a:	6093      	str	r3, [r2, #8]
 800a78c:	4b66      	ldr	r3, [pc, #408]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a78e:	689a      	ldr	r2, [r3, #8]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a794:	4964      	ldr	r1, [pc, #400]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a796:	4313      	orrs	r3, r2
 800a798:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d101      	bne.n	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d017      	beq.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a7b2:	4b5d      	ldr	r3, [pc, #372]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a7b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7b8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7c0:	4959      	ldr	r1, [pc, #356]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7d0:	d101      	bne.n	800a7d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d101      	bne.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d017      	beq.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a7ee:	4b4e      	ldr	r3, [pc, #312]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a7f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7f4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7fc:	494a      	ldr	r1, [pc, #296]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a7fe:	4313      	orrs	r3, r2
 800a800:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a808:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a80c:	d101      	bne.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800a80e:	2301      	movs	r3, #1
 800a810:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a816:	2b00      	cmp	r3, #0
 800a818:	d101      	bne.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800a81a:	2301      	movs	r3, #1
 800a81c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a826:	2b00      	cmp	r3, #0
 800a828:	d001      	beq.n	800a82e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800a82a:	2301      	movs	r3, #1
 800a82c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 0320 	and.w	r3, r3, #32
 800a836:	2b00      	cmp	r3, #0
 800a838:	f000 808b 	beq.w	800a952 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a83c:	4b3a      	ldr	r3, [pc, #232]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a83e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a840:	4a39      	ldr	r2, [pc, #228]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a846:	6413      	str	r3, [r2, #64]	@ 0x40
 800a848:	4b37      	ldr	r3, [pc, #220]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a84a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a84c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a850:	60bb      	str	r3, [r7, #8]
 800a852:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a854:	4b35      	ldr	r3, [pc, #212]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a34      	ldr	r2, [pc, #208]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a85a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a85e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a860:	f7fe f9bc 	bl	8008bdc <HAL_GetTick>
 800a864:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a866:	e008      	b.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a868:	f7fe f9b8 	bl	8008bdc <HAL_GetTick>
 800a86c:	4602      	mov	r2, r0
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	1ad3      	subs	r3, r2, r3
 800a872:	2b64      	cmp	r3, #100	@ 0x64
 800a874:	d901      	bls.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800a876:	2303      	movs	r3, #3
 800a878:	e357      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a87a:	4b2c      	ldr	r3, [pc, #176]	@ (800a92c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a882:	2b00      	cmp	r3, #0
 800a884:	d0f0      	beq.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a886:	4b28      	ldr	r3, [pc, #160]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a88a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a88e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d035      	beq.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a89a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a89e:	693a      	ldr	r2, [r7, #16]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d02e      	beq.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a8a4:	4b20      	ldr	r3, [pc, #128]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a8ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8b2:	4a1d      	ldr	r2, [pc, #116]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a8b8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a8ba:	4b1b      	ldr	r3, [pc, #108]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8be:	4a1a      	ldr	r2, [pc, #104]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800a8c6:	4a18      	ldr	r2, [pc, #96]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a8cc:	4b16      	ldr	r3, [pc, #88]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8d0:	f003 0301 	and.w	r3, r3, #1
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d114      	bne.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8d8:	f7fe f980 	bl	8008bdc <HAL_GetTick>
 800a8dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8de:	e00a      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a8e0:	f7fe f97c 	bl	8008bdc <HAL_GetTick>
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	1ad3      	subs	r3, r2, r3
 800a8ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d901      	bls.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800a8f2:	2303      	movs	r3, #3
 800a8f4:	e319      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8f6:	4b0c      	ldr	r3, [pc, #48]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a8f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8fa:	f003 0302 	and.w	r3, r3, #2
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d0ee      	beq.n	800a8e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a906:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a90a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a90e:	d111      	bne.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800a910:	4b05      	ldr	r3, [pc, #20]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a91c:	4b04      	ldr	r3, [pc, #16]	@ (800a930 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800a91e:	400b      	ands	r3, r1
 800a920:	4901      	ldr	r1, [pc, #4]	@ (800a928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800a922:	4313      	orrs	r3, r2
 800a924:	608b      	str	r3, [r1, #8]
 800a926:	e00b      	b.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800a928:	40023800 	.word	0x40023800
 800a92c:	40007000 	.word	0x40007000
 800a930:	0ffffcff 	.word	0x0ffffcff
 800a934:	4baa      	ldr	r3, [pc, #680]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	4aa9      	ldr	r2, [pc, #676]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a93a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800a93e:	6093      	str	r3, [r2, #8]
 800a940:	4ba7      	ldr	r3, [pc, #668]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a942:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a948:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a94c:	49a4      	ldr	r1, [pc, #656]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a94e:	4313      	orrs	r3, r2
 800a950:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f003 0310 	and.w	r3, r3, #16
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d010      	beq.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a95e:	4ba0      	ldr	r3, [pc, #640]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a960:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a964:	4a9e      	ldr	r2, [pc, #632]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a966:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a96a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800a96e:	4b9c      	ldr	r3, [pc, #624]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a970:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a978:	4999      	ldr	r1, [pc, #612]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a97a:	4313      	orrs	r3, r2
 800a97c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d00a      	beq.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a98c:	4b94      	ldr	r3, [pc, #592]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a98e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a992:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a99a:	4991      	ldr	r1, [pc, #580]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a99c:	4313      	orrs	r3, r2
 800a99e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00a      	beq.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a9ae:	4b8c      	ldr	r3, [pc, #560]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a9b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9bc:	4988      	ldr	r1, [pc, #544]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d00a      	beq.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a9d0:	4b83      	ldr	r3, [pc, #524]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a9d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9de:	4980      	ldr	r1, [pc, #512]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d00a      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a9f2:	4b7b      	ldr	r3, [pc, #492]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800a9f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9f8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa00:	4977      	ldr	r1, [pc, #476]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d00a      	beq.n	800aa2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aa14:	4b72      	ldr	r3, [pc, #456]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa1a:	f023 0203 	bic.w	r2, r3, #3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa22:	496f      	ldr	r1, [pc, #444]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa24:	4313      	orrs	r3, r2
 800aa26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00a      	beq.n	800aa4c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aa36:	4b6a      	ldr	r3, [pc, #424]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa3c:	f023 020c 	bic.w	r2, r3, #12
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa44:	4966      	ldr	r1, [pc, #408]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa46:	4313      	orrs	r3, r2
 800aa48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d00a      	beq.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aa58:	4b61      	ldr	r3, [pc, #388]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa5e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa66:	495e      	ldr	r1, [pc, #376]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d00a      	beq.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aa7a:	4b59      	ldr	r3, [pc, #356]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa80:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa88:	4955      	ldr	r1, [pc, #340]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d00a      	beq.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aa9c:	4b50      	ldr	r3, [pc, #320]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aa9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaa2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aaaa:	494d      	ldr	r1, [pc, #308]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aaac:	4313      	orrs	r3, r2
 800aaae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d00a      	beq.n	800aad4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800aabe:	4b48      	ldr	r3, [pc, #288]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aac4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aacc:	4944      	ldr	r1, [pc, #272]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aace:	4313      	orrs	r3, r2
 800aad0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d00a      	beq.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800aae0:	4b3f      	ldr	r3, [pc, #252]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aae6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaee:	493c      	ldr	r1, [pc, #240]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00a      	beq.n	800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800ab02:	4b37      	ldr	r3, [pc, #220]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab08:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab10:	4933      	ldr	r1, [pc, #204]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab12:	4313      	orrs	r3, r2
 800ab14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00a      	beq.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ab24:	4b2e      	ldr	r3, [pc, #184]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab2a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ab32:	492b      	ldr	r1, [pc, #172]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab34:	4313      	orrs	r3, r2
 800ab36:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d011      	beq.n	800ab6a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ab46:	4b26      	ldr	r3, [pc, #152]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab4c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab54:	4922      	ldr	r1, [pc, #136]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab56:	4313      	orrs	r3, r2
 800ab58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab64:	d101      	bne.n	800ab6a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800ab66:	2301      	movs	r3, #1
 800ab68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f003 0308 	and.w	r3, r3, #8
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d001      	beq.n	800ab7a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800ab76:	2301      	movs	r3, #1
 800ab78:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d00a      	beq.n	800ab9c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ab86:	4b16      	ldr	r3, [pc, #88]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab8c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab94:	4912      	ldr	r1, [pc, #72]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800ab96:	4313      	orrs	r3, r2
 800ab98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d00b      	beq.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800aba8:	4b0d      	ldr	r3, [pc, #52]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800abaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abae:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abb8:	4909      	ldr	r1, [pc, #36]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800abba:	4313      	orrs	r3, r2
 800abbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d006      	beq.n	800abd4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abce:	2b00      	cmp	r3, #0
 800abd0:	f000 80d9 	beq.w	800ad86 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800abd4:	4b02      	ldr	r3, [pc, #8]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a01      	ldr	r2, [pc, #4]	@ (800abe0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800abda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800abde:	e001      	b.n	800abe4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800abe0:	40023800 	.word	0x40023800
 800abe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800abe6:	f7fd fff9 	bl	8008bdc <HAL_GetTick>
 800abea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800abec:	e008      	b.n	800ac00 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800abee:	f7fd fff5 	bl	8008bdc <HAL_GetTick>
 800abf2:	4602      	mov	r2, r0
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	2b64      	cmp	r3, #100	@ 0x64
 800abfa:	d901      	bls.n	800ac00 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800abfc:	2303      	movs	r3, #3
 800abfe:	e194      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ac00:	4b6c      	ldr	r3, [pc, #432]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d1f0      	bne.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f003 0301 	and.w	r3, r3, #1
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d021      	beq.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0x504>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d11d      	bne.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ac20:	4b64      	ldr	r3, [pc, #400]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ac22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac26:	0c1b      	lsrs	r3, r3, #16
 800ac28:	f003 0303 	and.w	r3, r3, #3
 800ac2c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ac2e:	4b61      	ldr	r3, [pc, #388]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ac30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac34:	0e1b      	lsrs	r3, r3, #24
 800ac36:	f003 030f 	and.w	r3, r3, #15
 800ac3a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	019a      	lsls	r2, r3, #6
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	041b      	lsls	r3, r3, #16
 800ac46:	431a      	orrs	r2, r3
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	061b      	lsls	r3, r3, #24
 800ac4c:	431a      	orrs	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	689b      	ldr	r3, [r3, #8]
 800ac52:	071b      	lsls	r3, r3, #28
 800ac54:	4957      	ldr	r1, [pc, #348]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ac56:	4313      	orrs	r3, r2
 800ac58:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d004      	beq.n	800ac72 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac70:	d00a      	beq.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d02e      	beq.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac86:	d129      	bne.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ac88:	4b4a      	ldr	r3, [pc, #296]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ac8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac8e:	0c1b      	lsrs	r3, r3, #16
 800ac90:	f003 0303 	and.w	r3, r3, #3
 800ac94:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ac96:	4b47      	ldr	r3, [pc, #284]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ac98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac9c:	0f1b      	lsrs	r3, r3, #28
 800ac9e:	f003 0307 	and.w	r3, r3, #7
 800aca2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	019a      	lsls	r2, r3, #6
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	041b      	lsls	r3, r3, #16
 800acae:	431a      	orrs	r2, r3
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	061b      	lsls	r3, r3, #24
 800acb6:	431a      	orrs	r2, r3
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	071b      	lsls	r3, r3, #28
 800acbc:	493d      	ldr	r1, [pc, #244]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800acbe:	4313      	orrs	r3, r2
 800acc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800acc4:	4b3b      	ldr	r3, [pc, #236]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800acc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800acca:	f023 021f 	bic.w	r2, r3, #31
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd2:	3b01      	subs	r3, #1
 800acd4:	4937      	ldr	r1, [pc, #220]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800acd6:	4313      	orrs	r3, r2
 800acd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d01d      	beq.n	800ad24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ace8:	4b32      	ldr	r3, [pc, #200]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800acea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acee:	0e1b      	lsrs	r3, r3, #24
 800acf0:	f003 030f 	and.w	r3, r3, #15
 800acf4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800acf6:	4b2f      	ldr	r3, [pc, #188]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800acf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acfc:	0f1b      	lsrs	r3, r3, #28
 800acfe:	f003 0307 	and.w	r3, r3, #7
 800ad02:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	019a      	lsls	r2, r3, #6
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	691b      	ldr	r3, [r3, #16]
 800ad0e:	041b      	lsls	r3, r3, #16
 800ad10:	431a      	orrs	r2, r3
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	061b      	lsls	r3, r3, #24
 800ad16:	431a      	orrs	r2, r3
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	071b      	lsls	r3, r3, #28
 800ad1c:	4925      	ldr	r1, [pc, #148]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d011      	beq.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	019a      	lsls	r2, r3, #6
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	041b      	lsls	r3, r3, #16
 800ad3c:	431a      	orrs	r2, r3
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	68db      	ldr	r3, [r3, #12]
 800ad42:	061b      	lsls	r3, r3, #24
 800ad44:	431a      	orrs	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	071b      	lsls	r3, r3, #28
 800ad4c:	4919      	ldr	r1, [pc, #100]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800ad54:	4b17      	ldr	r3, [pc, #92]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a16      	ldr	r2, [pc, #88]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ad5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad60:	f7fd ff3c 	bl	8008bdc <HAL_GetTick>
 800ad64:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800ad66:	e008      	b.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ad68:	f7fd ff38 	bl	8008bdc <HAL_GetTick>
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	2b64      	cmp	r3, #100	@ 0x64
 800ad74:	d901      	bls.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ad76:	2303      	movs	r3, #3
 800ad78:	e0d7      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800ad7a:	4b0e      	ldr	r3, [pc, #56]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d0f0      	beq.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	f040 80cd 	bne.w	800af28 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800ad8e:	4b09      	ldr	r3, [pc, #36]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4a08      	ldr	r2, [pc, #32]	@ (800adb4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800ad94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad9a:	f7fd ff1f 	bl	8008bdc <HAL_GetTick>
 800ad9e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ada0:	e00a      	b.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800ada2:	f7fd ff1b 	bl	8008bdc <HAL_GetTick>
 800ada6:	4602      	mov	r2, r0
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	1ad3      	subs	r3, r2, r3
 800adac:	2b64      	cmp	r3, #100	@ 0x64
 800adae:	d903      	bls.n	800adb8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800adb0:	2303      	movs	r3, #3
 800adb2:	e0ba      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800adb4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800adb8:	4b5e      	ldr	r3, [pc, #376]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800adc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adc4:	d0ed      	beq.n	800ada2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800adce:	2b00      	cmp	r3, #0
 800add0:	d003      	beq.n	800adda <HAL_RCCEx_PeriphCLKConfig+0x682>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800add6:	2b00      	cmp	r3, #0
 800add8:	d009      	beq.n	800adee <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d02e      	beq.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adea:	2b00      	cmp	r3, #0
 800adec:	d12a      	bne.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800adee:	4b51      	ldr	r3, [pc, #324]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800adf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adf4:	0c1b      	lsrs	r3, r3, #16
 800adf6:	f003 0303 	and.w	r3, r3, #3
 800adfa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800adfc:	4b4d      	ldr	r3, [pc, #308]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800adfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae02:	0f1b      	lsrs	r3, r3, #28
 800ae04:	f003 0307 	and.w	r3, r3, #7
 800ae08:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	695b      	ldr	r3, [r3, #20]
 800ae0e:	019a      	lsls	r2, r3, #6
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	041b      	lsls	r3, r3, #16
 800ae14:	431a      	orrs	r2, r3
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	699b      	ldr	r3, [r3, #24]
 800ae1a:	061b      	lsls	r3, r3, #24
 800ae1c:	431a      	orrs	r2, r3
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	071b      	lsls	r3, r3, #28
 800ae22:	4944      	ldr	r1, [pc, #272]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ae24:	4313      	orrs	r3, r2
 800ae26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ae2a:	4b42      	ldr	r3, [pc, #264]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ae2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae30:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae38:	3b01      	subs	r3, #1
 800ae3a:	021b      	lsls	r3, r3, #8
 800ae3c:	493d      	ldr	r1, [pc, #244]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d022      	beq.n	800ae96 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae58:	d11d      	bne.n	800ae96 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ae5a:	4b36      	ldr	r3, [pc, #216]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ae5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae60:	0e1b      	lsrs	r3, r3, #24
 800ae62:	f003 030f 	and.w	r3, r3, #15
 800ae66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ae68:	4b32      	ldr	r3, [pc, #200]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ae6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae6e:	0f1b      	lsrs	r3, r3, #28
 800ae70:	f003 0307 	and.w	r3, r3, #7
 800ae74:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	695b      	ldr	r3, [r3, #20]
 800ae7a:	019a      	lsls	r2, r3, #6
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6a1b      	ldr	r3, [r3, #32]
 800ae80:	041b      	lsls	r3, r3, #16
 800ae82:	431a      	orrs	r2, r3
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	061b      	lsls	r3, r3, #24
 800ae88:	431a      	orrs	r2, r3
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	071b      	lsls	r3, r3, #28
 800ae8e:	4929      	ldr	r1, [pc, #164]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800ae90:	4313      	orrs	r3, r2
 800ae92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f003 0308 	and.w	r3, r3, #8
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d028      	beq.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800aea2:	4b24      	ldr	r3, [pc, #144]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aea8:	0e1b      	lsrs	r3, r3, #24
 800aeaa:	f003 030f 	and.w	r3, r3, #15
 800aeae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800aeb0:	4b20      	ldr	r3, [pc, #128]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aeb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeb6:	0c1b      	lsrs	r3, r3, #16
 800aeb8:	f003 0303 	and.w	r3, r3, #3
 800aebc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	695b      	ldr	r3, [r3, #20]
 800aec2:	019a      	lsls	r2, r3, #6
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	041b      	lsls	r3, r3, #16
 800aec8:	431a      	orrs	r2, r3
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	061b      	lsls	r3, r3, #24
 800aece:	431a      	orrs	r2, r3
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	69db      	ldr	r3, [r3, #28]
 800aed4:	071b      	lsls	r3, r3, #28
 800aed6:	4917      	ldr	r1, [pc, #92]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aed8:	4313      	orrs	r3, r2
 800aeda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800aede:	4b15      	ldr	r3, [pc, #84]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aee4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeec:	4911      	ldr	r1, [pc, #68]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aeee:	4313      	orrs	r3, r2
 800aef0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800aef4:	4b0f      	ldr	r3, [pc, #60]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	4a0e      	ldr	r2, [pc, #56]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800aefa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aefe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af00:	f7fd fe6c 	bl	8008bdc <HAL_GetTick>
 800af04:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800af06:	e008      	b.n	800af1a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800af08:	f7fd fe68 	bl	8008bdc <HAL_GetTick>
 800af0c:	4602      	mov	r2, r0
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	1ad3      	subs	r3, r2, r3
 800af12:	2b64      	cmp	r3, #100	@ 0x64
 800af14:	d901      	bls.n	800af1a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800af16:	2303      	movs	r3, #3
 800af18:	e007      	b.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800af1a:	4b06      	ldr	r3, [pc, #24]	@ (800af34 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af26:	d1ef      	bne.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3720      	adds	r7, #32
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	40023800 	.word	0x40023800

0800af38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d101      	bne.n	800af4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800af46:	2301      	movs	r3, #1
 800af48:	e09d      	b.n	800b086 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d108      	bne.n	800af64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	685b      	ldr	r3, [r3, #4]
 800af56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af5a:	d009      	beq.n	800af70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2200      	movs	r2, #0
 800af60:	61da      	str	r2, [r3, #28]
 800af62:	e005      	b.n	800af70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2200      	movs	r2, #0
 800af68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	2200      	movs	r2, #0
 800af6e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2200      	movs	r2, #0
 800af74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d106      	bne.n	800af90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f7fc fd4e 	bl	8007a2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2202      	movs	r2, #2
 800af94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800afa6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	68db      	ldr	r3, [r3, #12]
 800afac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800afb0:	d902      	bls.n	800afb8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800afb2:	2300      	movs	r3, #0
 800afb4:	60fb      	str	r3, [r7, #12]
 800afb6:	e002      	b.n	800afbe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800afb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800afbc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800afc6:	d007      	beq.n	800afd8 <HAL_SPI_Init+0xa0>
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800afd0:	d002      	beq.n	800afd8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2200      	movs	r2, #0
 800afd6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	689b      	ldr	r3, [r3, #8]
 800afe4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800afe8:	431a      	orrs	r2, r3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	691b      	ldr	r3, [r3, #16]
 800afee:	f003 0302 	and.w	r3, r3, #2
 800aff2:	431a      	orrs	r2, r3
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	695b      	ldr	r3, [r3, #20]
 800aff8:	f003 0301 	and.w	r3, r3, #1
 800affc:	431a      	orrs	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	699b      	ldr	r3, [r3, #24]
 800b002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b006:	431a      	orrs	r2, r3
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	69db      	ldr	r3, [r3, #28]
 800b00c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b010:	431a      	orrs	r2, r3
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6a1b      	ldr	r3, [r3, #32]
 800b016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b01a:	ea42 0103 	orr.w	r1, r2, r3
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b022:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	430a      	orrs	r2, r1
 800b02c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	699b      	ldr	r3, [r3, #24]
 800b032:	0c1b      	lsrs	r3, r3, #16
 800b034:	f003 0204 	and.w	r2, r3, #4
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b03c:	f003 0310 	and.w	r3, r3, #16
 800b040:	431a      	orrs	r2, r3
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b046:	f003 0308 	and.w	r3, r3, #8
 800b04a:	431a      	orrs	r2, r3
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	68db      	ldr	r3, [r3, #12]
 800b050:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b054:	ea42 0103 	orr.w	r1, r2, r3
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	430a      	orrs	r2, r1
 800b064:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	69da      	ldr	r2, [r3, #28]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b074:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2200      	movs	r2, #0
 800b07a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b084:	2300      	movs	r3, #0
}
 800b086:	4618      	mov	r0, r3
 800b088:	3710      	adds	r7, #16
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b08a      	sub	sp, #40	@ 0x28
 800b092:	af00      	add	r7, sp, #0
 800b094:	60f8      	str	r0, [r7, #12]
 800b096:	60b9      	str	r1, [r7, #8]
 800b098:	607a      	str	r2, [r7, #4]
 800b09a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b09c:	2301      	movs	r3, #1
 800b09e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0a0:	f7fd fd9c 	bl	8008bdc <HAL_GetTick>
 800b0a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b0ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b0b4:	887b      	ldrh	r3, [r7, #2]
 800b0b6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800b0b8:	887b      	ldrh	r3, [r7, #2]
 800b0ba:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b0bc:	7ffb      	ldrb	r3, [r7, #31]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d00c      	beq.n	800b0dc <HAL_SPI_TransmitReceive+0x4e>
 800b0c2:	69bb      	ldr	r3, [r7, #24]
 800b0c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b0c8:	d106      	bne.n	800b0d8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	689b      	ldr	r3, [r3, #8]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d102      	bne.n	800b0d8 <HAL_SPI_TransmitReceive+0x4a>
 800b0d2:	7ffb      	ldrb	r3, [r7, #31]
 800b0d4:	2b04      	cmp	r3, #4
 800b0d6:	d001      	beq.n	800b0dc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b0d8:	2302      	movs	r3, #2
 800b0da:	e1f3      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d005      	beq.n	800b0ee <HAL_SPI_TransmitReceive+0x60>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d002      	beq.n	800b0ee <HAL_SPI_TransmitReceive+0x60>
 800b0e8:	887b      	ldrh	r3, [r7, #2]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d101      	bne.n	800b0f2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	e1e8      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d101      	bne.n	800b100 <HAL_SPI_TransmitReceive+0x72>
 800b0fc:	2302      	movs	r3, #2
 800b0fe:	e1e1      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2201      	movs	r2, #1
 800b104:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b10e:	b2db      	uxtb	r3, r3
 800b110:	2b04      	cmp	r3, #4
 800b112:	d003      	beq.n	800b11c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2205      	movs	r2, #5
 800b118:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	2200      	movs	r2, #0
 800b120:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	887a      	ldrh	r2, [r7, #2]
 800b12c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	887a      	ldrh	r2, [r7, #2]
 800b134:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	68ba      	ldr	r2, [r7, #8]
 800b13c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	887a      	ldrh	r2, [r7, #2]
 800b142:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	887a      	ldrh	r2, [r7, #2]
 800b148:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	2200      	movs	r2, #0
 800b14e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2200      	movs	r2, #0
 800b154:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b15e:	d802      	bhi.n	800b166 <HAL_SPI_TransmitReceive+0xd8>
 800b160:	8abb      	ldrh	r3, [r7, #20]
 800b162:	2b01      	cmp	r3, #1
 800b164:	d908      	bls.n	800b178 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	685a      	ldr	r2, [r3, #4]
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b174:	605a      	str	r2, [r3, #4]
 800b176:	e007      	b.n	800b188 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	685a      	ldr	r2, [r3, #4]
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b186:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b192:	2b40      	cmp	r3, #64	@ 0x40
 800b194:	d007      	beq.n	800b1a6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	68db      	ldr	r3, [r3, #12]
 800b1aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b1ae:	f240 8083 	bls.w	800b2b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	685b      	ldr	r3, [r3, #4]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d002      	beq.n	800b1c0 <HAL_SPI_TransmitReceive+0x132>
 800b1ba:	8afb      	ldrh	r3, [r7, #22]
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	d16f      	bne.n	800b2a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1c4:	881a      	ldrh	r2, [r3, #0]
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1d0:	1c9a      	adds	r2, r3, #2
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1da:	b29b      	uxth	r3, r3
 800b1dc:	3b01      	subs	r3, #1
 800b1de:	b29a      	uxth	r2, r3
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1e4:	e05c      	b.n	800b2a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	f003 0302 	and.w	r3, r3, #2
 800b1f0:	2b02      	cmp	r3, #2
 800b1f2:	d11b      	bne.n	800b22c <HAL_SPI_TransmitReceive+0x19e>
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1f8:	b29b      	uxth	r3, r3
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d016      	beq.n	800b22c <HAL_SPI_TransmitReceive+0x19e>
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b200:	2b01      	cmp	r3, #1
 800b202:	d113      	bne.n	800b22c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b208:	881a      	ldrh	r2, [r3, #0]
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b214:	1c9a      	adds	r2, r3, #2
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b21e:	b29b      	uxth	r3, r3
 800b220:	3b01      	subs	r3, #1
 800b222:	b29a      	uxth	r2, r3
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b228:	2300      	movs	r3, #0
 800b22a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	689b      	ldr	r3, [r3, #8]
 800b232:	f003 0301 	and.w	r3, r3, #1
 800b236:	2b01      	cmp	r3, #1
 800b238:	d11c      	bne.n	800b274 <HAL_SPI_TransmitReceive+0x1e6>
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b240:	b29b      	uxth	r3, r3
 800b242:	2b00      	cmp	r3, #0
 800b244:	d016      	beq.n	800b274 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	68da      	ldr	r2, [r3, #12]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b250:	b292      	uxth	r2, r2
 800b252:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b258:	1c9a      	adds	r2, r3, #2
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b264:	b29b      	uxth	r3, r3
 800b266:	3b01      	subs	r3, #1
 800b268:	b29a      	uxth	r2, r3
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b270:	2301      	movs	r3, #1
 800b272:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b274:	f7fd fcb2 	bl	8008bdc <HAL_GetTick>
 800b278:	4602      	mov	r2, r0
 800b27a:	6a3b      	ldr	r3, [r7, #32]
 800b27c:	1ad3      	subs	r3, r2, r3
 800b27e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b280:	429a      	cmp	r2, r3
 800b282:	d80d      	bhi.n	800b2a0 <HAL_SPI_TransmitReceive+0x212>
 800b284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b28a:	d009      	beq.n	800b2a0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	2201      	movs	r2, #1
 800b290:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2200      	movs	r2, #0
 800b298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b29c:	2303      	movs	r3, #3
 800b29e:	e111      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d19d      	bne.n	800b1e6 <HAL_SPI_TransmitReceive+0x158>
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d197      	bne.n	800b1e6 <HAL_SPI_TransmitReceive+0x158>
 800b2b6:	e0e5      	b.n	800b484 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d003      	beq.n	800b2c8 <HAL_SPI_TransmitReceive+0x23a>
 800b2c0:	8afb      	ldrh	r3, [r7, #22]
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	f040 80d1 	bne.w	800b46a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2cc:	b29b      	uxth	r3, r3
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d912      	bls.n	800b2f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2d6:	881a      	ldrh	r2, [r3, #0]
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e2:	1c9a      	adds	r2, r3, #2
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2ec:	b29b      	uxth	r3, r3
 800b2ee:	3b02      	subs	r3, #2
 800b2f0:	b29a      	uxth	r2, r3
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b2f6:	e0b8      	b.n	800b46a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	330c      	adds	r3, #12
 800b302:	7812      	ldrb	r2, [r2, #0]
 800b304:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b30a:	1c5a      	adds	r2, r3, #1
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b314:	b29b      	uxth	r3, r3
 800b316:	3b01      	subs	r3, #1
 800b318:	b29a      	uxth	r2, r3
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b31e:	e0a4      	b.n	800b46a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	f003 0302 	and.w	r3, r3, #2
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	d134      	bne.n	800b398 <HAL_SPI_TransmitReceive+0x30a>
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b332:	b29b      	uxth	r3, r3
 800b334:	2b00      	cmp	r3, #0
 800b336:	d02f      	beq.n	800b398 <HAL_SPI_TransmitReceive+0x30a>
 800b338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b33a:	2b01      	cmp	r3, #1
 800b33c:	d12c      	bne.n	800b398 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b342:	b29b      	uxth	r3, r3
 800b344:	2b01      	cmp	r3, #1
 800b346:	d912      	bls.n	800b36e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b34c:	881a      	ldrh	r2, [r3, #0]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b358:	1c9a      	adds	r2, r3, #2
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b362:	b29b      	uxth	r3, r3
 800b364:	3b02      	subs	r3, #2
 800b366:	b29a      	uxth	r2, r3
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b36c:	e012      	b.n	800b394 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	330c      	adds	r3, #12
 800b378:	7812      	ldrb	r2, [r2, #0]
 800b37a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b380:	1c5a      	adds	r2, r3, #1
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	3b01      	subs	r3, #1
 800b38e:	b29a      	uxth	r2, r3
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b394:	2300      	movs	r3, #0
 800b396:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	689b      	ldr	r3, [r3, #8]
 800b39e:	f003 0301 	and.w	r3, r3, #1
 800b3a2:	2b01      	cmp	r3, #1
 800b3a4:	d148      	bne.n	800b438 <HAL_SPI_TransmitReceive+0x3aa>
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d042      	beq.n	800b438 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d923      	bls.n	800b406 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	68da      	ldr	r2, [r3, #12]
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3c8:	b292      	uxth	r2, r2
 800b3ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d0:	1c9a      	adds	r2, r3, #2
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	3b02      	subs	r3, #2
 800b3e0:	b29a      	uxth	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b3ee:	b29b      	uxth	r3, r3
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d81f      	bhi.n	800b434 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	685a      	ldr	r2, [r3, #4]
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b402:	605a      	str	r2, [r3, #4]
 800b404:	e016      	b.n	800b434 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f103 020c 	add.w	r2, r3, #12
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b412:	7812      	ldrb	r2, [r2, #0]
 800b414:	b2d2      	uxtb	r2, r2
 800b416:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b41c:	1c5a      	adds	r2, r3, #1
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b428:	b29b      	uxth	r3, r3
 800b42a:	3b01      	subs	r3, #1
 800b42c:	b29a      	uxth	r2, r3
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b434:	2301      	movs	r3, #1
 800b436:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b438:	f7fd fbd0 	bl	8008bdc <HAL_GetTick>
 800b43c:	4602      	mov	r2, r0
 800b43e:	6a3b      	ldr	r3, [r7, #32]
 800b440:	1ad3      	subs	r3, r2, r3
 800b442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b444:	429a      	cmp	r2, r3
 800b446:	d803      	bhi.n	800b450 <HAL_SPI_TransmitReceive+0x3c2>
 800b448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b44a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44e:	d102      	bne.n	800b456 <HAL_SPI_TransmitReceive+0x3c8>
 800b450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b452:	2b00      	cmp	r3, #0
 800b454:	d109      	bne.n	800b46a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2201      	movs	r2, #1
 800b45a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2200      	movs	r2, #0
 800b462:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b466:	2303      	movs	r3, #3
 800b468:	e02c      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b46e:	b29b      	uxth	r3, r3
 800b470:	2b00      	cmp	r3, #0
 800b472:	f47f af55 	bne.w	800b320 <HAL_SPI_TransmitReceive+0x292>
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b47c:	b29b      	uxth	r3, r3
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f47f af4e 	bne.w	800b320 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b484:	6a3a      	ldr	r2, [r7, #32]
 800b486:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b488:	68f8      	ldr	r0, [r7, #12]
 800b48a:	f000 f93d 	bl	800b708 <SPI_EndRxTxTransaction>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d008      	beq.n	800b4a6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	2220      	movs	r2, #32
 800b498:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2200      	movs	r2, #0
 800b49e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e00e      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2201      	movs	r2, #1
 800b4aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d001      	beq.n	800b4c2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e000      	b.n	800b4c4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
  }
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3728      	adds	r7, #40	@ 0x28
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b088      	sub	sp, #32
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	60f8      	str	r0, [r7, #12]
 800b4d4:	60b9      	str	r1, [r7, #8]
 800b4d6:	603b      	str	r3, [r7, #0]
 800b4d8:	4613      	mov	r3, r2
 800b4da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b4dc:	f7fd fb7e 	bl	8008bdc <HAL_GetTick>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4e4:	1a9b      	subs	r3, r3, r2
 800b4e6:	683a      	ldr	r2, [r7, #0]
 800b4e8:	4413      	add	r3, r2
 800b4ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b4ec:	f7fd fb76 	bl	8008bdc <HAL_GetTick>
 800b4f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b4f2:	4b39      	ldr	r3, [pc, #228]	@ (800b5d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	015b      	lsls	r3, r3, #5
 800b4f8:	0d1b      	lsrs	r3, r3, #20
 800b4fa:	69fa      	ldr	r2, [r7, #28]
 800b4fc:	fb02 f303 	mul.w	r3, r2, r3
 800b500:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b502:	e055      	b.n	800b5b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b50a:	d051      	beq.n	800b5b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b50c:	f7fd fb66 	bl	8008bdc <HAL_GetTick>
 800b510:	4602      	mov	r2, r0
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	1ad3      	subs	r3, r2, r3
 800b516:	69fa      	ldr	r2, [r7, #28]
 800b518:	429a      	cmp	r2, r3
 800b51a:	d902      	bls.n	800b522 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b51c:	69fb      	ldr	r3, [r7, #28]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d13d      	bne.n	800b59e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	685a      	ldr	r2, [r3, #4]
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b530:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b53a:	d111      	bne.n	800b560 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	689b      	ldr	r3, [r3, #8]
 800b540:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b544:	d004      	beq.n	800b550 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b54e:	d107      	bne.n	800b560 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681a      	ldr	r2, [r3, #0]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b55e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b564:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b568:	d10f      	bne.n	800b58a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	681a      	ldr	r2, [r3, #0]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b578:	601a      	str	r2, [r3, #0]
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	681a      	ldr	r2, [r3, #0]
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b588:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2201      	movs	r2, #1
 800b58e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	2200      	movs	r2, #0
 800b596:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b59a:	2303      	movs	r3, #3
 800b59c:	e018      	b.n	800b5d0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d102      	bne.n	800b5aa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	61fb      	str	r3, [r7, #28]
 800b5a8:	e002      	b.n	800b5b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	689a      	ldr	r2, [r3, #8]
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	4013      	ands	r3, r2
 800b5ba:	68ba      	ldr	r2, [r7, #8]
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	bf0c      	ite	eq
 800b5c0:	2301      	moveq	r3, #1
 800b5c2:	2300      	movne	r3, #0
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	79fb      	ldrb	r3, [r7, #7]
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	d19a      	bne.n	800b504 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b5ce:	2300      	movs	r3, #0
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3720      	adds	r7, #32
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	2000004c 	.word	0x2000004c

0800b5dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b08a      	sub	sp, #40	@ 0x28
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	60b9      	str	r1, [r7, #8]
 800b5e6:	607a      	str	r2, [r7, #4]
 800b5e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b5ee:	f7fd faf5 	bl	8008bdc <HAL_GetTick>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5f6:	1a9b      	subs	r3, r3, r2
 800b5f8:	683a      	ldr	r2, [r7, #0]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b5fe:	f7fd faed 	bl	8008bdc <HAL_GetTick>
 800b602:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	330c      	adds	r3, #12
 800b60a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b60c:	4b3d      	ldr	r3, [pc, #244]	@ (800b704 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b60e:	681a      	ldr	r2, [r3, #0]
 800b610:	4613      	mov	r3, r2
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	4413      	add	r3, r2
 800b616:	00da      	lsls	r2, r3, #3
 800b618:	1ad3      	subs	r3, r2, r3
 800b61a:	0d1b      	lsrs	r3, r3, #20
 800b61c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b61e:	fb02 f303 	mul.w	r3, r2, r3
 800b622:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b624:	e061      	b.n	800b6ea <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b62c:	d107      	bne.n	800b63e <SPI_WaitFifoStateUntilTimeout+0x62>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d104      	bne.n	800b63e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b634:	69fb      	ldr	r3, [r7, #28]
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	b2db      	uxtb	r3, r3
 800b63a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b63c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b644:	d051      	beq.n	800b6ea <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b646:	f7fd fac9 	bl	8008bdc <HAL_GetTick>
 800b64a:	4602      	mov	r2, r0
 800b64c:	6a3b      	ldr	r3, [r7, #32]
 800b64e:	1ad3      	subs	r3, r2, r3
 800b650:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b652:	429a      	cmp	r2, r3
 800b654:	d902      	bls.n	800b65c <SPI_WaitFifoStateUntilTimeout+0x80>
 800b656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d13d      	bne.n	800b6d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	685a      	ldr	r2, [r3, #4]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b66a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b674:	d111      	bne.n	800b69a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b67e:	d004      	beq.n	800b68a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b688:	d107      	bne.n	800b69a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b698:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b69e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b6a2:	d10f      	bne.n	800b6c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b6b2:	601a      	str	r2, [r3, #0]
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b6c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b6d4:	2303      	movs	r3, #3
 800b6d6:	e011      	b.n	800b6fc <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d102      	bne.n	800b6e4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b6e2:	e002      	b.n	800b6ea <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800b6e4:	69bb      	ldr	r3, [r7, #24]
 800b6e6:	3b01      	subs	r3, #1
 800b6e8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	689a      	ldr	r2, [r3, #8]
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	687a      	ldr	r2, [r7, #4]
 800b6f6:	429a      	cmp	r2, r3
 800b6f8:	d195      	bne.n	800b626 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800b6fa:	2300      	movs	r3, #0
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3728      	adds	r7, #40	@ 0x28
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}
 800b704:	2000004c 	.word	0x2000004c

0800b708 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b088      	sub	sp, #32
 800b70c:	af02      	add	r7, sp, #8
 800b70e:	60f8      	str	r0, [r7, #12]
 800b710:	60b9      	str	r1, [r7, #8]
 800b712:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	9300      	str	r3, [sp, #0]
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b720:	68f8      	ldr	r0, [r7, #12]
 800b722:	f7ff ff5b 	bl	800b5dc <SPI_WaitFifoStateUntilTimeout>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d007      	beq.n	800b73c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b730:	f043 0220 	orr.w	r2, r3, #32
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b738:	2303      	movs	r3, #3
 800b73a:	e046      	b.n	800b7ca <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b73c:	4b25      	ldr	r3, [pc, #148]	@ (800b7d4 <SPI_EndRxTxTransaction+0xcc>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a25      	ldr	r2, [pc, #148]	@ (800b7d8 <SPI_EndRxTxTransaction+0xd0>)
 800b742:	fba2 2303 	umull	r2, r3, r2, r3
 800b746:	0d5b      	lsrs	r3, r3, #21
 800b748:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b74c:	fb02 f303 	mul.w	r3, r2, r3
 800b750:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b75a:	d112      	bne.n	800b782 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	9300      	str	r3, [sp, #0]
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	2200      	movs	r2, #0
 800b764:	2180      	movs	r1, #128	@ 0x80
 800b766:	68f8      	ldr	r0, [r7, #12]
 800b768:	f7ff feb0 	bl	800b4cc <SPI_WaitFlagStateUntilTimeout>
 800b76c:	4603      	mov	r3, r0
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d016      	beq.n	800b7a0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b776:	f043 0220 	orr.w	r2, r3, #32
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b77e:	2303      	movs	r3, #3
 800b780:	e023      	b.n	800b7ca <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d00a      	beq.n	800b79e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	3b01      	subs	r3, #1
 800b78c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b798:	2b80      	cmp	r3, #128	@ 0x80
 800b79a:	d0f2      	beq.n	800b782 <SPI_EndRxTxTransaction+0x7a>
 800b79c:	e000      	b.n	800b7a0 <SPI_EndRxTxTransaction+0x98>
        break;
 800b79e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	9300      	str	r3, [sp, #0]
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b7ac:	68f8      	ldr	r0, [r7, #12]
 800b7ae:	f7ff ff15 	bl	800b5dc <SPI_WaitFifoStateUntilTimeout>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d007      	beq.n	800b7c8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7bc:	f043 0220 	orr.w	r2, r3, #32
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b7c4:	2303      	movs	r3, #3
 800b7c6:	e000      	b.n	800b7ca <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800b7c8:	2300      	movs	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3718      	adds	r7, #24
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}
 800b7d2:	bf00      	nop
 800b7d4:	2000004c 	.word	0x2000004c
 800b7d8:	165e9f81 	.word	0x165e9f81

0800b7dc <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b084      	sub	sp, #16
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	60f8      	str	r0, [r7, #12]
 800b7e4:	60b9      	str	r1, [r7, #8]
 800b7e6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d101      	bne.n	800b7f2 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e038      	b.n	800b864 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b7f8:	b2db      	uxtb	r3, r3
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d106      	bne.n	800b80c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f7f6 f924 	bl	8001a54 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	3308      	adds	r3, #8
 800b814:	4619      	mov	r1, r3
 800b816:	4610      	mov	r0, r2
 800b818:	f002 fe80 	bl	800e51c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	6818      	ldr	r0, [r3, #0]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	689b      	ldr	r3, [r3, #8]
 800b824:	461a      	mov	r2, r3
 800b826:	68b9      	ldr	r1, [r7, #8]
 800b828:	f002 ff08 	bl	800e63c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	6858      	ldr	r0, [r3, #4]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	689a      	ldr	r2, [r3, #8]
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b838:	6879      	ldr	r1, [r7, #4]
 800b83a:	f002 ff49 	bl	800e6d0 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	68fa      	ldr	r2, [r7, #12]
 800b844:	6892      	ldr	r2, [r2, #8]
 800b846:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68fa      	ldr	r2, [r7, #12]
 800b850:	6892      	ldr	r2, [r2, #8]
 800b852:	f041 0101 	orr.w	r1, r1, #1
 800b856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2201      	movs	r2, #1
 800b85e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800b862:	2300      	movs	r3, #0
}
 800b864:	4618      	mov	r0, r3
 800b866:	3710      	adds	r7, #16
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d101      	bne.n	800b87e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b87a:	2301      	movs	r3, #1
 800b87c:	e049      	b.n	800b912 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b884:	b2db      	uxtb	r3, r3
 800b886:	2b00      	cmp	r3, #0
 800b888:	d106      	bne.n	800b898 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2200      	movs	r2, #0
 800b88e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f7fc fcf8 	bl	8008288 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2202      	movs	r2, #2
 800b89c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	3304      	adds	r3, #4
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4610      	mov	r0, r2
 800b8ac:	f000 fe4c 	bl	800c548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2201      	movs	r2, #1
 800b8e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2201      	movs	r2, #1
 800b904:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2201      	movs	r2, #1
 800b90c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b910:	2300      	movs	r3, #0
}
 800b912:	4618      	mov	r0, r3
 800b914:	3708      	adds	r7, #8
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
	...

0800b91c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b085      	sub	sp, #20
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	d001      	beq.n	800b934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	e054      	b.n	800b9de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2202      	movs	r2, #2
 800b938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68da      	ldr	r2, [r3, #12]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f042 0201 	orr.w	r2, r2, #1
 800b94a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4a26      	ldr	r2, [pc, #152]	@ (800b9ec <HAL_TIM_Base_Start_IT+0xd0>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d022      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b95e:	d01d      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4a22      	ldr	r2, [pc, #136]	@ (800b9f0 <HAL_TIM_Base_Start_IT+0xd4>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d018      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a21      	ldr	r2, [pc, #132]	@ (800b9f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d013      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	4a1f      	ldr	r2, [pc, #124]	@ (800b9f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d00e      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a1e      	ldr	r2, [pc, #120]	@ (800b9fc <HAL_TIM_Base_Start_IT+0xe0>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d009      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4a1c      	ldr	r2, [pc, #112]	@ (800ba00 <HAL_TIM_Base_Start_IT+0xe4>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d004      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a1b      	ldr	r2, [pc, #108]	@ (800ba04 <HAL_TIM_Base_Start_IT+0xe8>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d115      	bne.n	800b9c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	689a      	ldr	r2, [r3, #8]
 800b9a2:	4b19      	ldr	r3, [pc, #100]	@ (800ba08 <HAL_TIM_Base_Start_IT+0xec>)
 800b9a4:	4013      	ands	r3, r2
 800b9a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	2b06      	cmp	r3, #6
 800b9ac:	d015      	beq.n	800b9da <HAL_TIM_Base_Start_IT+0xbe>
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b9b4:	d011      	beq.n	800b9da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	681a      	ldr	r2, [r3, #0]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f042 0201 	orr.w	r2, r2, #1
 800b9c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9c6:	e008      	b.n	800b9da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	681a      	ldr	r2, [r3, #0]
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f042 0201 	orr.w	r2, r2, #1
 800b9d6:	601a      	str	r2, [r3, #0]
 800b9d8:	e000      	b.n	800b9dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3714      	adds	r7, #20
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	40010000 	.word	0x40010000
 800b9f0:	40000400 	.word	0x40000400
 800b9f4:	40000800 	.word	0x40000800
 800b9f8:	40000c00 	.word	0x40000c00
 800b9fc:	40010400 	.word	0x40010400
 800ba00:	40014000 	.word	0x40014000
 800ba04:	40001800 	.word	0x40001800
 800ba08:	00010007 	.word	0x00010007

0800ba0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b082      	sub	sp, #8
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d101      	bne.n	800ba1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e049      	b.n	800bab2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d106      	bne.n	800ba38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 f841 	bl	800baba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2202      	movs	r2, #2
 800ba3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681a      	ldr	r2, [r3, #0]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	3304      	adds	r3, #4
 800ba48:	4619      	mov	r1, r3
 800ba4a:	4610      	mov	r0, r2
 800ba4c:	f000 fd7c 	bl	800c548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2201      	movs	r2, #1
 800ba74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2201      	movs	r2, #1
 800ba84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2201      	movs	r2, #1
 800ba94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2201      	movs	r2, #1
 800baa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2201      	movs	r2, #1
 800baac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}

0800baba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800baba:	b480      	push	{r7}
 800babc:	b083      	sub	sp, #12
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bac2:	bf00      	nop
 800bac4:	370c      	adds	r7, #12
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr
	...

0800bad0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d109      	bne.n	800baf4 <HAL_TIM_PWM_Start+0x24>
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	2b01      	cmp	r3, #1
 800baea:	bf14      	ite	ne
 800baec:	2301      	movne	r3, #1
 800baee:	2300      	moveq	r3, #0
 800baf0:	b2db      	uxtb	r3, r3
 800baf2:	e03c      	b.n	800bb6e <HAL_TIM_PWM_Start+0x9e>
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	2b04      	cmp	r3, #4
 800baf8:	d109      	bne.n	800bb0e <HAL_TIM_PWM_Start+0x3e>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bb00:	b2db      	uxtb	r3, r3
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	bf14      	ite	ne
 800bb06:	2301      	movne	r3, #1
 800bb08:	2300      	moveq	r3, #0
 800bb0a:	b2db      	uxtb	r3, r3
 800bb0c:	e02f      	b.n	800bb6e <HAL_TIM_PWM_Start+0x9e>
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	2b08      	cmp	r3, #8
 800bb12:	d109      	bne.n	800bb28 <HAL_TIM_PWM_Start+0x58>
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bb1a:	b2db      	uxtb	r3, r3
 800bb1c:	2b01      	cmp	r3, #1
 800bb1e:	bf14      	ite	ne
 800bb20:	2301      	movne	r3, #1
 800bb22:	2300      	moveq	r3, #0
 800bb24:	b2db      	uxtb	r3, r3
 800bb26:	e022      	b.n	800bb6e <HAL_TIM_PWM_Start+0x9e>
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	2b0c      	cmp	r3, #12
 800bb2c:	d109      	bne.n	800bb42 <HAL_TIM_PWM_Start+0x72>
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	2b01      	cmp	r3, #1
 800bb38:	bf14      	ite	ne
 800bb3a:	2301      	movne	r3, #1
 800bb3c:	2300      	moveq	r3, #0
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	e015      	b.n	800bb6e <HAL_TIM_PWM_Start+0x9e>
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2b10      	cmp	r3, #16
 800bb46:	d109      	bne.n	800bb5c <HAL_TIM_PWM_Start+0x8c>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	bf14      	ite	ne
 800bb54:	2301      	movne	r3, #1
 800bb56:	2300      	moveq	r3, #0
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	e008      	b.n	800bb6e <HAL_TIM_PWM_Start+0x9e>
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	bf14      	ite	ne
 800bb68:	2301      	movne	r3, #1
 800bb6a:	2300      	moveq	r3, #0
 800bb6c:	b2db      	uxtb	r3, r3
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d001      	beq.n	800bb76 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bb72:	2301      	movs	r3, #1
 800bb74:	e092      	b.n	800bc9c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d104      	bne.n	800bb86 <HAL_TIM_PWM_Start+0xb6>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2202      	movs	r2, #2
 800bb80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb84:	e023      	b.n	800bbce <HAL_TIM_PWM_Start+0xfe>
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	2b04      	cmp	r3, #4
 800bb8a:	d104      	bne.n	800bb96 <HAL_TIM_PWM_Start+0xc6>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2202      	movs	r2, #2
 800bb90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb94:	e01b      	b.n	800bbce <HAL_TIM_PWM_Start+0xfe>
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	2b08      	cmp	r3, #8
 800bb9a:	d104      	bne.n	800bba6 <HAL_TIM_PWM_Start+0xd6>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2202      	movs	r2, #2
 800bba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bba4:	e013      	b.n	800bbce <HAL_TIM_PWM_Start+0xfe>
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	2b0c      	cmp	r3, #12
 800bbaa:	d104      	bne.n	800bbb6 <HAL_TIM_PWM_Start+0xe6>
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2202      	movs	r2, #2
 800bbb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bbb4:	e00b      	b.n	800bbce <HAL_TIM_PWM_Start+0xfe>
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	2b10      	cmp	r3, #16
 800bbba:	d104      	bne.n	800bbc6 <HAL_TIM_PWM_Start+0xf6>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2202      	movs	r2, #2
 800bbc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bbc4:	e003      	b.n	800bbce <HAL_TIM_PWM_Start+0xfe>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2202      	movs	r2, #2
 800bbca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	6839      	ldr	r1, [r7, #0]
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f001 f854 	bl	800cc84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4a30      	ldr	r2, [pc, #192]	@ (800bca4 <HAL_TIM_PWM_Start+0x1d4>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d004      	beq.n	800bbf0 <HAL_TIM_PWM_Start+0x120>
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a2f      	ldr	r2, [pc, #188]	@ (800bca8 <HAL_TIM_PWM_Start+0x1d8>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d101      	bne.n	800bbf4 <HAL_TIM_PWM_Start+0x124>
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	e000      	b.n	800bbf6 <HAL_TIM_PWM_Start+0x126>
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d007      	beq.n	800bc0a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bc08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	4a25      	ldr	r2, [pc, #148]	@ (800bca4 <HAL_TIM_PWM_Start+0x1d4>)
 800bc10:	4293      	cmp	r3, r2
 800bc12:	d022      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc1c:	d01d      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a22      	ldr	r2, [pc, #136]	@ (800bcac <HAL_TIM_PWM_Start+0x1dc>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d018      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	4a20      	ldr	r2, [pc, #128]	@ (800bcb0 <HAL_TIM_PWM_Start+0x1e0>)
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d013      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	4a1f      	ldr	r2, [pc, #124]	@ (800bcb4 <HAL_TIM_PWM_Start+0x1e4>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d00e      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a19      	ldr	r2, [pc, #100]	@ (800bca8 <HAL_TIM_PWM_Start+0x1d8>)
 800bc42:	4293      	cmp	r3, r2
 800bc44:	d009      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	4a1b      	ldr	r2, [pc, #108]	@ (800bcb8 <HAL_TIM_PWM_Start+0x1e8>)
 800bc4c:	4293      	cmp	r3, r2
 800bc4e:	d004      	beq.n	800bc5a <HAL_TIM_PWM_Start+0x18a>
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	4a19      	ldr	r2, [pc, #100]	@ (800bcbc <HAL_TIM_PWM_Start+0x1ec>)
 800bc56:	4293      	cmp	r3, r2
 800bc58:	d115      	bne.n	800bc86 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	689a      	ldr	r2, [r3, #8]
 800bc60:	4b17      	ldr	r3, [pc, #92]	@ (800bcc0 <HAL_TIM_PWM_Start+0x1f0>)
 800bc62:	4013      	ands	r3, r2
 800bc64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2b06      	cmp	r3, #6
 800bc6a:	d015      	beq.n	800bc98 <HAL_TIM_PWM_Start+0x1c8>
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc72:	d011      	beq.n	800bc98 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	681a      	ldr	r2, [r3, #0]
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f042 0201 	orr.w	r2, r2, #1
 800bc82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc84:	e008      	b.n	800bc98 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	681a      	ldr	r2, [r3, #0]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f042 0201 	orr.w	r2, r2, #1
 800bc94:	601a      	str	r2, [r3, #0]
 800bc96:	e000      	b.n	800bc9a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bc9a:	2300      	movs	r3, #0
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3710      	adds	r7, #16
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd80      	pop	{r7, pc}
 800bca4:	40010000 	.word	0x40010000
 800bca8:	40010400 	.word	0x40010400
 800bcac:	40000400 	.word	0x40000400
 800bcb0:	40000800 	.word	0x40000800
 800bcb4:	40000c00 	.word	0x40000c00
 800bcb8:	40014000 	.word	0x40014000
 800bcbc:	40001800 	.word	0x40001800
 800bcc0:	00010007 	.word	0x00010007

0800bcc4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b086      	sub	sp, #24
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d101      	bne.n	800bcd8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	e08f      	b.n	800bdf8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bcde:	b2db      	uxtb	r3, r3
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d106      	bne.n	800bcf2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f7fc fa55 	bl	800819c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2202      	movs	r2, #2
 800bcf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	6899      	ldr	r1, [r3, #8]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681a      	ldr	r2, [r3, #0]
 800bd04:	4b3e      	ldr	r3, [pc, #248]	@ (800be00 <HAL_TIM_Encoder_Init+0x13c>)
 800bd06:	400b      	ands	r3, r1
 800bd08:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681a      	ldr	r2, [r3, #0]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	3304      	adds	r3, #4
 800bd12:	4619      	mov	r1, r3
 800bd14:	4610      	mov	r0, r2
 800bd16:	f000 fc17 	bl	800c548 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	689b      	ldr	r3, [r3, #8]
 800bd20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	699b      	ldr	r3, [r3, #24]
 800bd28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	6a1b      	ldr	r3, [r3, #32]
 800bd30:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	697a      	ldr	r2, [r7, #20]
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bd3c:	693a      	ldr	r2, [r7, #16]
 800bd3e:	4b31      	ldr	r3, [pc, #196]	@ (800be04 <HAL_TIM_Encoder_Init+0x140>)
 800bd40:	4013      	ands	r3, r2
 800bd42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	689a      	ldr	r2, [r3, #8]
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	699b      	ldr	r3, [r3, #24]
 800bd4c:	021b      	lsls	r3, r3, #8
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	693a      	ldr	r2, [r7, #16]
 800bd52:	4313      	orrs	r3, r2
 800bd54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800bd56:	693a      	ldr	r2, [r7, #16]
 800bd58:	4b2b      	ldr	r3, [pc, #172]	@ (800be08 <HAL_TIM_Encoder_Init+0x144>)
 800bd5a:	4013      	ands	r3, r2
 800bd5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bd5e:	693a      	ldr	r2, [r7, #16]
 800bd60:	4b2a      	ldr	r3, [pc, #168]	@ (800be0c <HAL_TIM_Encoder_Init+0x148>)
 800bd62:	4013      	ands	r3, r2
 800bd64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	68da      	ldr	r2, [r3, #12]
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	69db      	ldr	r3, [r3, #28]
 800bd6e:	021b      	lsls	r3, r3, #8
 800bd70:	4313      	orrs	r3, r2
 800bd72:	693a      	ldr	r2, [r7, #16]
 800bd74:	4313      	orrs	r3, r2
 800bd76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	691b      	ldr	r3, [r3, #16]
 800bd7c:	011a      	lsls	r2, r3, #4
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	6a1b      	ldr	r3, [r3, #32]
 800bd82:	031b      	lsls	r3, r3, #12
 800bd84:	4313      	orrs	r3, r2
 800bd86:	693a      	ldr	r2, [r7, #16]
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800bd92:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800bd9a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	685a      	ldr	r2, [r3, #4]
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	695b      	ldr	r3, [r3, #20]
 800bda4:	011b      	lsls	r3, r3, #4
 800bda6:	4313      	orrs	r3, r2
 800bda8:	68fa      	ldr	r2, [r7, #12]
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	697a      	ldr	r2, [r7, #20]
 800bdb4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	693a      	ldr	r2, [r7, #16]
 800bdbc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	68fa      	ldr	r2, [r7, #12]
 800bdc4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2201      	movs	r2, #1
 800bdca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2201      	movs	r2, #1
 800bdd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2201      	movs	r2, #1
 800bdda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2201      	movs	r2, #1
 800bde2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2201      	movs	r2, #1
 800bdea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bdf6:	2300      	movs	r3, #0
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3718      	adds	r7, #24
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	fffebff8 	.word	0xfffebff8
 800be04:	fffffcfc 	.word	0xfffffcfc
 800be08:	fffff3f3 	.word	0xfffff3f3
 800be0c:	ffff0f0f 	.word	0xffff0f0f

0800be10 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b084      	sub	sp, #16
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800be20:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800be28:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be30:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800be38:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d110      	bne.n	800be62 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800be40:	7bfb      	ldrb	r3, [r7, #15]
 800be42:	2b01      	cmp	r3, #1
 800be44:	d102      	bne.n	800be4c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800be46:	7b7b      	ldrb	r3, [r7, #13]
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d001      	beq.n	800be50 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800be4c:	2301      	movs	r3, #1
 800be4e:	e069      	b.n	800bf24 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2202      	movs	r2, #2
 800be54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2202      	movs	r2, #2
 800be5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be60:	e031      	b.n	800bec6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	2b04      	cmp	r3, #4
 800be66:	d110      	bne.n	800be8a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800be68:	7bbb      	ldrb	r3, [r7, #14]
 800be6a:	2b01      	cmp	r3, #1
 800be6c:	d102      	bne.n	800be74 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800be6e:	7b3b      	ldrb	r3, [r7, #12]
 800be70:	2b01      	cmp	r3, #1
 800be72:	d001      	beq.n	800be78 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800be74:	2301      	movs	r3, #1
 800be76:	e055      	b.n	800bf24 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2202      	movs	r2, #2
 800be7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2202      	movs	r2, #2
 800be84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be88:	e01d      	b.n	800bec6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800be8a:	7bfb      	ldrb	r3, [r7, #15]
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d108      	bne.n	800bea2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800be90:	7bbb      	ldrb	r3, [r7, #14]
 800be92:	2b01      	cmp	r3, #1
 800be94:	d105      	bne.n	800bea2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800be96:	7b7b      	ldrb	r3, [r7, #13]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d102      	bne.n	800bea2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800be9c:	7b3b      	ldrb	r3, [r7, #12]
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d001      	beq.n	800bea6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	e03e      	b.n	800bf24 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2202      	movs	r2, #2
 800beaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2202      	movs	r2, #2
 800beb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2202      	movs	r2, #2
 800beba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2202      	movs	r2, #2
 800bec2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d003      	beq.n	800bed4 <HAL_TIM_Encoder_Start+0xc4>
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	2b04      	cmp	r3, #4
 800bed0:	d008      	beq.n	800bee4 <HAL_TIM_Encoder_Start+0xd4>
 800bed2:	e00f      	b.n	800bef4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	2201      	movs	r2, #1
 800beda:	2100      	movs	r1, #0
 800bedc:	4618      	mov	r0, r3
 800bede:	f000 fed1 	bl	800cc84 <TIM_CCxChannelCmd>
      break;
 800bee2:	e016      	b.n	800bf12 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	2201      	movs	r2, #1
 800beea:	2104      	movs	r1, #4
 800beec:	4618      	mov	r0, r3
 800beee:	f000 fec9 	bl	800cc84 <TIM_CCxChannelCmd>
      break;
 800bef2:	e00e      	b.n	800bf12 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2201      	movs	r2, #1
 800befa:	2100      	movs	r1, #0
 800befc:	4618      	mov	r0, r3
 800befe:	f000 fec1 	bl	800cc84 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	2201      	movs	r2, #1
 800bf08:	2104      	movs	r1, #4
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	f000 feba 	bl	800cc84 <TIM_CCxChannelCmd>
      break;
 800bf10:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	681a      	ldr	r2, [r3, #0]
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f042 0201 	orr.w	r2, r2, #1
 800bf20:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bf22:	2300      	movs	r3, #0
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	3710      	adds	r7, #16
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b084      	sub	sp, #16
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	68db      	ldr	r3, [r3, #12]
 800bf3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	691b      	ldr	r3, [r3, #16]
 800bf42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	f003 0302 	and.w	r3, r3, #2
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d020      	beq.n	800bf90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f003 0302 	and.w	r3, r3, #2
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d01b      	beq.n	800bf90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f06f 0202 	mvn.w	r2, #2
 800bf60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2201      	movs	r2, #1
 800bf66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	699b      	ldr	r3, [r3, #24]
 800bf6e:	f003 0303 	and.w	r3, r3, #3
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d003      	beq.n	800bf7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f000 fac8 	bl	800c50c <HAL_TIM_IC_CaptureCallback>
 800bf7c:	e005      	b.n	800bf8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 faba 	bl	800c4f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f000 facb 	bl	800c520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	f003 0304 	and.w	r3, r3, #4
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d020      	beq.n	800bfdc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	f003 0304 	and.w	r3, r3, #4
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d01b      	beq.n	800bfdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f06f 0204 	mvn.w	r2, #4
 800bfac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2202      	movs	r2, #2
 800bfb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	699b      	ldr	r3, [r3, #24]
 800bfba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d003      	beq.n	800bfca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f000 faa2 	bl	800c50c <HAL_TIM_IC_CaptureCallback>
 800bfc8:	e005      	b.n	800bfd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f000 fa94 	bl	800c4f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f000 faa5 	bl	800c520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	f003 0308 	and.w	r3, r3, #8
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d020      	beq.n	800c028 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	f003 0308 	and.w	r3, r3, #8
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d01b      	beq.n	800c028 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f06f 0208 	mvn.w	r2, #8
 800bff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2204      	movs	r2, #4
 800bffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	69db      	ldr	r3, [r3, #28]
 800c006:	f003 0303 	and.w	r3, r3, #3
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d003      	beq.n	800c016 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 fa7c 	bl	800c50c <HAL_TIM_IC_CaptureCallback>
 800c014:	e005      	b.n	800c022 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c016:	6878      	ldr	r0, [r7, #4]
 800c018:	f000 fa6e 	bl	800c4f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c01c:	6878      	ldr	r0, [r7, #4]
 800c01e:	f000 fa7f 	bl	800c520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2200      	movs	r2, #0
 800c026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	f003 0310 	and.w	r3, r3, #16
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d020      	beq.n	800c074 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	f003 0310 	and.w	r3, r3, #16
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d01b      	beq.n	800c074 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	f06f 0210 	mvn.w	r2, #16
 800c044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2208      	movs	r2, #8
 800c04a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	69db      	ldr	r3, [r3, #28]
 800c052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c056:	2b00      	cmp	r3, #0
 800c058:	d003      	beq.n	800c062 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f000 fa56 	bl	800c50c <HAL_TIM_IC_CaptureCallback>
 800c060:	e005      	b.n	800c06e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f000 fa48 	bl	800c4f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f000 fa59 	bl	800c520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2200      	movs	r2, #0
 800c072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	f003 0301 	and.w	r3, r3, #1
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d00c      	beq.n	800c098 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	f003 0301 	and.w	r3, r3, #1
 800c084:	2b00      	cmp	r3, #0
 800c086:	d007      	beq.n	800c098 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f06f 0201 	mvn.w	r2, #1
 800c090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f7f9 ffd0 	bl	8006038 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d104      	bne.n	800c0ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d00c      	beq.n	800c0c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d007      	beq.n	800c0c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c0be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f000 fe9d 	bl	800ce00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d00c      	beq.n	800c0ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d007      	beq.n	800c0ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c0e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 fe95 	bl	800ce14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d00c      	beq.n	800c10e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d007      	beq.n	800c10e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 fa13 	bl	800c534 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	f003 0320 	and.w	r3, r3, #32
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00c      	beq.n	800c132 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f003 0320 	and.w	r3, r3, #32
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d007      	beq.n	800c132 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	f06f 0220 	mvn.w	r2, #32
 800c12a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 fe5d 	bl	800cdec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c132:	bf00      	nop
 800c134:	3710      	adds	r7, #16
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}
	...

0800c13c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b086      	sub	sp, #24
 800c140:	af00      	add	r7, sp, #0
 800c142:	60f8      	str	r0, [r7, #12]
 800c144:	60b9      	str	r1, [r7, #8]
 800c146:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c148:	2300      	movs	r3, #0
 800c14a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c152:	2b01      	cmp	r3, #1
 800c154:	d101      	bne.n	800c15a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c156:	2302      	movs	r3, #2
 800c158:	e0ff      	b.n	800c35a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	2201      	movs	r2, #1
 800c15e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2b14      	cmp	r3, #20
 800c166:	f200 80f0 	bhi.w	800c34a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c16a:	a201      	add	r2, pc, #4	@ (adr r2, 800c170 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c16c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c170:	0800c1c5 	.word	0x0800c1c5
 800c174:	0800c34b 	.word	0x0800c34b
 800c178:	0800c34b 	.word	0x0800c34b
 800c17c:	0800c34b 	.word	0x0800c34b
 800c180:	0800c205 	.word	0x0800c205
 800c184:	0800c34b 	.word	0x0800c34b
 800c188:	0800c34b 	.word	0x0800c34b
 800c18c:	0800c34b 	.word	0x0800c34b
 800c190:	0800c247 	.word	0x0800c247
 800c194:	0800c34b 	.word	0x0800c34b
 800c198:	0800c34b 	.word	0x0800c34b
 800c19c:	0800c34b 	.word	0x0800c34b
 800c1a0:	0800c287 	.word	0x0800c287
 800c1a4:	0800c34b 	.word	0x0800c34b
 800c1a8:	0800c34b 	.word	0x0800c34b
 800c1ac:	0800c34b 	.word	0x0800c34b
 800c1b0:	0800c2c9 	.word	0x0800c2c9
 800c1b4:	0800c34b 	.word	0x0800c34b
 800c1b8:	0800c34b 	.word	0x0800c34b
 800c1bc:	0800c34b 	.word	0x0800c34b
 800c1c0:	0800c309 	.word	0x0800c309
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	68b9      	ldr	r1, [r7, #8]
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f000 fa62 	bl	800c694 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	699a      	ldr	r2, [r3, #24]
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f042 0208 	orr.w	r2, r2, #8
 800c1de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	699a      	ldr	r2, [r3, #24]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f022 0204 	bic.w	r2, r2, #4
 800c1ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	6999      	ldr	r1, [r3, #24]
 800c1f6:	68bb      	ldr	r3, [r7, #8]
 800c1f8:	691a      	ldr	r2, [r3, #16]
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	430a      	orrs	r2, r1
 800c200:	619a      	str	r2, [r3, #24]
      break;
 800c202:	e0a5      	b.n	800c350 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	68b9      	ldr	r1, [r7, #8]
 800c20a:	4618      	mov	r0, r3
 800c20c:	f000 fab4 	bl	800c778 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	699a      	ldr	r2, [r3, #24]
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c21e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	699a      	ldr	r2, [r3, #24]
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c22e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	6999      	ldr	r1, [r3, #24]
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	691b      	ldr	r3, [r3, #16]
 800c23a:	021a      	lsls	r2, r3, #8
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	430a      	orrs	r2, r1
 800c242:	619a      	str	r2, [r3, #24]
      break;
 800c244:	e084      	b.n	800c350 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	68b9      	ldr	r1, [r7, #8]
 800c24c:	4618      	mov	r0, r3
 800c24e:	f000 fb0b 	bl	800c868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	69da      	ldr	r2, [r3, #28]
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f042 0208 	orr.w	r2, r2, #8
 800c260:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	69da      	ldr	r2, [r3, #28]
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f022 0204 	bic.w	r2, r2, #4
 800c270:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	69d9      	ldr	r1, [r3, #28]
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	691a      	ldr	r2, [r3, #16]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	430a      	orrs	r2, r1
 800c282:	61da      	str	r2, [r3, #28]
      break;
 800c284:	e064      	b.n	800c350 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	68b9      	ldr	r1, [r7, #8]
 800c28c:	4618      	mov	r0, r3
 800c28e:	f000 fb61 	bl	800c954 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	69da      	ldr	r2, [r3, #28]
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c2a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	69da      	ldr	r2, [r3, #28]
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c2b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	69d9      	ldr	r1, [r3, #28]
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	691b      	ldr	r3, [r3, #16]
 800c2bc:	021a      	lsls	r2, r3, #8
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	430a      	orrs	r2, r1
 800c2c4:	61da      	str	r2, [r3, #28]
      break;
 800c2c6:	e043      	b.n	800c350 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	68b9      	ldr	r1, [r7, #8]
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f000 fb98 	bl	800ca04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f042 0208 	orr.w	r2, r2, #8
 800c2e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	f022 0204 	bic.w	r2, r2, #4
 800c2f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	691a      	ldr	r2, [r3, #16]
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	430a      	orrs	r2, r1
 800c304:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c306:	e023      	b.n	800c350 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	68b9      	ldr	r1, [r7, #8]
 800c30e:	4618      	mov	r0, r3
 800c310:	f000 fbca 	bl	800caa8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c322:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c332:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	691b      	ldr	r3, [r3, #16]
 800c33e:	021a      	lsls	r2, r3, #8
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	430a      	orrs	r2, r1
 800c346:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c348:	e002      	b.n	800c350 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c34a:	2301      	movs	r3, #1
 800c34c:	75fb      	strb	r3, [r7, #23]
      break;
 800c34e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2200      	movs	r2, #0
 800c354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c358:	7dfb      	ldrb	r3, [r7, #23]
}
 800c35a:	4618      	mov	r0, r3
 800c35c:	3718      	adds	r7, #24
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop

0800c364 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b084      	sub	sp, #16
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
 800c36c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c36e:	2300      	movs	r3, #0
 800c370:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c378:	2b01      	cmp	r3, #1
 800c37a:	d101      	bne.n	800c380 <HAL_TIM_ConfigClockSource+0x1c>
 800c37c:	2302      	movs	r3, #2
 800c37e:	e0b4      	b.n	800c4ea <HAL_TIM_ConfigClockSource+0x186>
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2201      	movs	r2, #1
 800c384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2202      	movs	r2, #2
 800c38c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c398:	68ba      	ldr	r2, [r7, #8]
 800c39a:	4b56      	ldr	r3, [pc, #344]	@ (800c4f4 <HAL_TIM_ConfigClockSource+0x190>)
 800c39c:	4013      	ands	r3, r2
 800c39e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c3a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	68ba      	ldr	r2, [r7, #8]
 800c3ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3b8:	d03e      	beq.n	800c438 <HAL_TIM_ConfigClockSource+0xd4>
 800c3ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3be:	f200 8087 	bhi.w	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3c6:	f000 8086 	beq.w	800c4d6 <HAL_TIM_ConfigClockSource+0x172>
 800c3ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3ce:	d87f      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3d0:	2b70      	cmp	r3, #112	@ 0x70
 800c3d2:	d01a      	beq.n	800c40a <HAL_TIM_ConfigClockSource+0xa6>
 800c3d4:	2b70      	cmp	r3, #112	@ 0x70
 800c3d6:	d87b      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3d8:	2b60      	cmp	r3, #96	@ 0x60
 800c3da:	d050      	beq.n	800c47e <HAL_TIM_ConfigClockSource+0x11a>
 800c3dc:	2b60      	cmp	r3, #96	@ 0x60
 800c3de:	d877      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3e0:	2b50      	cmp	r3, #80	@ 0x50
 800c3e2:	d03c      	beq.n	800c45e <HAL_TIM_ConfigClockSource+0xfa>
 800c3e4:	2b50      	cmp	r3, #80	@ 0x50
 800c3e6:	d873      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3e8:	2b40      	cmp	r3, #64	@ 0x40
 800c3ea:	d058      	beq.n	800c49e <HAL_TIM_ConfigClockSource+0x13a>
 800c3ec:	2b40      	cmp	r3, #64	@ 0x40
 800c3ee:	d86f      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3f0:	2b30      	cmp	r3, #48	@ 0x30
 800c3f2:	d064      	beq.n	800c4be <HAL_TIM_ConfigClockSource+0x15a>
 800c3f4:	2b30      	cmp	r3, #48	@ 0x30
 800c3f6:	d86b      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3f8:	2b20      	cmp	r3, #32
 800c3fa:	d060      	beq.n	800c4be <HAL_TIM_ConfigClockSource+0x15a>
 800c3fc:	2b20      	cmp	r3, #32
 800c3fe:	d867      	bhi.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
 800c400:	2b00      	cmp	r3, #0
 800c402:	d05c      	beq.n	800c4be <HAL_TIM_ConfigClockSource+0x15a>
 800c404:	2b10      	cmp	r3, #16
 800c406:	d05a      	beq.n	800c4be <HAL_TIM_ConfigClockSource+0x15a>
 800c408:	e062      	b.n	800c4d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c41a:	f000 fc13 	bl	800cc44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	689b      	ldr	r3, [r3, #8]
 800c424:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c42c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	68ba      	ldr	r2, [r7, #8]
 800c434:	609a      	str	r2, [r3, #8]
      break;
 800c436:	e04f      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c448:	f000 fbfc 	bl	800cc44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	689a      	ldr	r2, [r3, #8]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c45a:	609a      	str	r2, [r3, #8]
      break;
 800c45c:	e03c      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c46a:	461a      	mov	r2, r3
 800c46c:	f000 fb70 	bl	800cb50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	2150      	movs	r1, #80	@ 0x50
 800c476:	4618      	mov	r0, r3
 800c478:	f000 fbc9 	bl	800cc0e <TIM_ITRx_SetConfig>
      break;
 800c47c:	e02c      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c48a:	461a      	mov	r2, r3
 800c48c:	f000 fb8f 	bl	800cbae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	2160      	movs	r1, #96	@ 0x60
 800c496:	4618      	mov	r0, r3
 800c498:	f000 fbb9 	bl	800cc0e <TIM_ITRx_SetConfig>
      break;
 800c49c:	e01c      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c4aa:	461a      	mov	r2, r3
 800c4ac:	f000 fb50 	bl	800cb50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2140      	movs	r1, #64	@ 0x40
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f000 fba9 	bl	800cc0e <TIM_ITRx_SetConfig>
      break;
 800c4bc:	e00c      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681a      	ldr	r2, [r3, #0]
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	4610      	mov	r0, r2
 800c4ca:	f000 fba0 	bl	800cc0e <TIM_ITRx_SetConfig>
      break;
 800c4ce:	e003      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	73fb      	strb	r3, [r7, #15]
      break;
 800c4d4:	e000      	b.n	800c4d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c4d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c4e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3710      	adds	r7, #16
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
 800c4f2:	bf00      	nop
 800c4f4:	fffeff88 	.word	0xfffeff88

0800c4f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b083      	sub	sp, #12
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c500:	bf00      	nop
 800c502:	370c      	adds	r7, #12
 800c504:	46bd      	mov	sp, r7
 800c506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50a:	4770      	bx	lr

0800c50c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c514:	bf00      	nop
 800c516:	370c      	adds	r7, #12
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr

0800c520 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c520:	b480      	push	{r7}
 800c522:	b083      	sub	sp, #12
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c528:	bf00      	nop
 800c52a:	370c      	adds	r7, #12
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c534:	b480      	push	{r7}
 800c536:	b083      	sub	sp, #12
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c53c:	bf00      	nop
 800c53e:	370c      	adds	r7, #12
 800c540:	46bd      	mov	sp, r7
 800c542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c546:	4770      	bx	lr

0800c548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c548:	b480      	push	{r7}
 800c54a:	b085      	sub	sp, #20
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
 800c550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	4a43      	ldr	r2, [pc, #268]	@ (800c668 <TIM_Base_SetConfig+0x120>)
 800c55c:	4293      	cmp	r3, r2
 800c55e:	d013      	beq.n	800c588 <TIM_Base_SetConfig+0x40>
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c566:	d00f      	beq.n	800c588 <TIM_Base_SetConfig+0x40>
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	4a40      	ldr	r2, [pc, #256]	@ (800c66c <TIM_Base_SetConfig+0x124>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d00b      	beq.n	800c588 <TIM_Base_SetConfig+0x40>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	4a3f      	ldr	r2, [pc, #252]	@ (800c670 <TIM_Base_SetConfig+0x128>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d007      	beq.n	800c588 <TIM_Base_SetConfig+0x40>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	4a3e      	ldr	r2, [pc, #248]	@ (800c674 <TIM_Base_SetConfig+0x12c>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d003      	beq.n	800c588 <TIM_Base_SetConfig+0x40>
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	4a3d      	ldr	r2, [pc, #244]	@ (800c678 <TIM_Base_SetConfig+0x130>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d108      	bne.n	800c59a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c58e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	68fa      	ldr	r2, [r7, #12]
 800c596:	4313      	orrs	r3, r2
 800c598:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	4a32      	ldr	r2, [pc, #200]	@ (800c668 <TIM_Base_SetConfig+0x120>)
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	d02b      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5a8:	d027      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	4a2f      	ldr	r2, [pc, #188]	@ (800c66c <TIM_Base_SetConfig+0x124>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d023      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	4a2e      	ldr	r2, [pc, #184]	@ (800c670 <TIM_Base_SetConfig+0x128>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d01f      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	4a2d      	ldr	r2, [pc, #180]	@ (800c674 <TIM_Base_SetConfig+0x12c>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d01b      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	4a2c      	ldr	r2, [pc, #176]	@ (800c678 <TIM_Base_SetConfig+0x130>)
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	d017      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	4a2b      	ldr	r2, [pc, #172]	@ (800c67c <TIM_Base_SetConfig+0x134>)
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	d013      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	4a2a      	ldr	r2, [pc, #168]	@ (800c680 <TIM_Base_SetConfig+0x138>)
 800c5d6:	4293      	cmp	r3, r2
 800c5d8:	d00f      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	4a29      	ldr	r2, [pc, #164]	@ (800c684 <TIM_Base_SetConfig+0x13c>)
 800c5de:	4293      	cmp	r3, r2
 800c5e0:	d00b      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	4a28      	ldr	r2, [pc, #160]	@ (800c688 <TIM_Base_SetConfig+0x140>)
 800c5e6:	4293      	cmp	r3, r2
 800c5e8:	d007      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	4a27      	ldr	r2, [pc, #156]	@ (800c68c <TIM_Base_SetConfig+0x144>)
 800c5ee:	4293      	cmp	r3, r2
 800c5f0:	d003      	beq.n	800c5fa <TIM_Base_SetConfig+0xb2>
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	4a26      	ldr	r2, [pc, #152]	@ (800c690 <TIM_Base_SetConfig+0x148>)
 800c5f6:	4293      	cmp	r3, r2
 800c5f8:	d108      	bne.n	800c60c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	68db      	ldr	r3, [r3, #12]
 800c606:	68fa      	ldr	r2, [r7, #12]
 800c608:	4313      	orrs	r3, r2
 800c60a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	695b      	ldr	r3, [r3, #20]
 800c616:	4313      	orrs	r3, r2
 800c618:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	689a      	ldr	r2, [r3, #8]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	4a0e      	ldr	r2, [pc, #56]	@ (800c668 <TIM_Base_SetConfig+0x120>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	d003      	beq.n	800c63a <TIM_Base_SetConfig+0xf2>
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	4a10      	ldr	r2, [pc, #64]	@ (800c678 <TIM_Base_SetConfig+0x130>)
 800c636:	4293      	cmp	r3, r2
 800c638:	d103      	bne.n	800c642 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	691a      	ldr	r2, [r3, #16]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f043 0204 	orr.w	r2, r3, #4
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2201      	movs	r2, #1
 800c652:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	68fa      	ldr	r2, [r7, #12]
 800c658:	601a      	str	r2, [r3, #0]
}
 800c65a:	bf00      	nop
 800c65c:	3714      	adds	r7, #20
 800c65e:	46bd      	mov	sp, r7
 800c660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c664:	4770      	bx	lr
 800c666:	bf00      	nop
 800c668:	40010000 	.word	0x40010000
 800c66c:	40000400 	.word	0x40000400
 800c670:	40000800 	.word	0x40000800
 800c674:	40000c00 	.word	0x40000c00
 800c678:	40010400 	.word	0x40010400
 800c67c:	40014000 	.word	0x40014000
 800c680:	40014400 	.word	0x40014400
 800c684:	40014800 	.word	0x40014800
 800c688:	40001800 	.word	0x40001800
 800c68c:	40001c00 	.word	0x40001c00
 800c690:	40002000 	.word	0x40002000

0800c694 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c694:	b480      	push	{r7}
 800c696:	b087      	sub	sp, #28
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6a1b      	ldr	r3, [r3, #32]
 800c6a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	6a1b      	ldr	r3, [r3, #32]
 800c6a8:	f023 0201 	bic.w	r2, r3, #1
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	685b      	ldr	r3, [r3, #4]
 800c6b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	699b      	ldr	r3, [r3, #24]
 800c6ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	4b2b      	ldr	r3, [pc, #172]	@ (800c76c <TIM_OC1_SetConfig+0xd8>)
 800c6c0:	4013      	ands	r3, r2
 800c6c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f023 0303 	bic.w	r3, r3, #3
 800c6ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	f023 0302 	bic.w	r3, r3, #2
 800c6dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	697a      	ldr	r2, [r7, #20]
 800c6e4:	4313      	orrs	r3, r2
 800c6e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	4a21      	ldr	r2, [pc, #132]	@ (800c770 <TIM_OC1_SetConfig+0xdc>)
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	d003      	beq.n	800c6f8 <TIM_OC1_SetConfig+0x64>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	4a20      	ldr	r2, [pc, #128]	@ (800c774 <TIM_OC1_SetConfig+0xe0>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d10c      	bne.n	800c712 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	f023 0308 	bic.w	r3, r3, #8
 800c6fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	68db      	ldr	r3, [r3, #12]
 800c704:	697a      	ldr	r2, [r7, #20]
 800c706:	4313      	orrs	r3, r2
 800c708:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c70a:	697b      	ldr	r3, [r7, #20]
 800c70c:	f023 0304 	bic.w	r3, r3, #4
 800c710:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	4a16      	ldr	r2, [pc, #88]	@ (800c770 <TIM_OC1_SetConfig+0xdc>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d003      	beq.n	800c722 <TIM_OC1_SetConfig+0x8e>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	4a15      	ldr	r2, [pc, #84]	@ (800c774 <TIM_OC1_SetConfig+0xe0>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d111      	bne.n	800c746 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c728:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c730:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	695b      	ldr	r3, [r3, #20]
 800c736:	693a      	ldr	r2, [r7, #16]
 800c738:	4313      	orrs	r3, r2
 800c73a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	699b      	ldr	r3, [r3, #24]
 800c740:	693a      	ldr	r2, [r7, #16]
 800c742:	4313      	orrs	r3, r2
 800c744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	693a      	ldr	r2, [r7, #16]
 800c74a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	68fa      	ldr	r2, [r7, #12]
 800c750:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	685a      	ldr	r2, [r3, #4]
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	697a      	ldr	r2, [r7, #20]
 800c75e:	621a      	str	r2, [r3, #32]
}
 800c760:	bf00      	nop
 800c762:	371c      	adds	r7, #28
 800c764:	46bd      	mov	sp, r7
 800c766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76a:	4770      	bx	lr
 800c76c:	fffeff8f 	.word	0xfffeff8f
 800c770:	40010000 	.word	0x40010000
 800c774:	40010400 	.word	0x40010400

0800c778 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c778:	b480      	push	{r7}
 800c77a:	b087      	sub	sp, #28
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	6a1b      	ldr	r3, [r3, #32]
 800c786:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	6a1b      	ldr	r3, [r3, #32]
 800c78c:	f023 0210 	bic.w	r2, r3, #16
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	685b      	ldr	r3, [r3, #4]
 800c798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	699b      	ldr	r3, [r3, #24]
 800c79e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c7a0:	68fa      	ldr	r2, [r7, #12]
 800c7a2:	4b2e      	ldr	r3, [pc, #184]	@ (800c85c <TIM_OC2_SetConfig+0xe4>)
 800c7a4:	4013      	ands	r3, r2
 800c7a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c7ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	021b      	lsls	r3, r3, #8
 800c7b6:	68fa      	ldr	r2, [r7, #12]
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	f023 0320 	bic.w	r3, r3, #32
 800c7c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	689b      	ldr	r3, [r3, #8]
 800c7c8:	011b      	lsls	r3, r3, #4
 800c7ca:	697a      	ldr	r2, [r7, #20]
 800c7cc:	4313      	orrs	r3, r2
 800c7ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	4a23      	ldr	r2, [pc, #140]	@ (800c860 <TIM_OC2_SetConfig+0xe8>)
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d003      	beq.n	800c7e0 <TIM_OC2_SetConfig+0x68>
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	4a22      	ldr	r2, [pc, #136]	@ (800c864 <TIM_OC2_SetConfig+0xec>)
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	d10d      	bne.n	800c7fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c7e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	68db      	ldr	r3, [r3, #12]
 800c7ec:	011b      	lsls	r3, r3, #4
 800c7ee:	697a      	ldr	r2, [r7, #20]
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	4a18      	ldr	r2, [pc, #96]	@ (800c860 <TIM_OC2_SetConfig+0xe8>)
 800c800:	4293      	cmp	r3, r2
 800c802:	d003      	beq.n	800c80c <TIM_OC2_SetConfig+0x94>
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	4a17      	ldr	r2, [pc, #92]	@ (800c864 <TIM_OC2_SetConfig+0xec>)
 800c808:	4293      	cmp	r3, r2
 800c80a:	d113      	bne.n	800c834 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c812:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c81a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	695b      	ldr	r3, [r3, #20]
 800c820:	009b      	lsls	r3, r3, #2
 800c822:	693a      	ldr	r2, [r7, #16]
 800c824:	4313      	orrs	r3, r2
 800c826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	699b      	ldr	r3, [r3, #24]
 800c82c:	009b      	lsls	r3, r3, #2
 800c82e:	693a      	ldr	r2, [r7, #16]
 800c830:	4313      	orrs	r3, r2
 800c832:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	693a      	ldr	r2, [r7, #16]
 800c838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	68fa      	ldr	r2, [r7, #12]
 800c83e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	685a      	ldr	r2, [r3, #4]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	621a      	str	r2, [r3, #32]
}
 800c84e:	bf00      	nop
 800c850:	371c      	adds	r7, #28
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr
 800c85a:	bf00      	nop
 800c85c:	feff8fff 	.word	0xfeff8fff
 800c860:	40010000 	.word	0x40010000
 800c864:	40010400 	.word	0x40010400

0800c868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c868:	b480      	push	{r7}
 800c86a:	b087      	sub	sp, #28
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
 800c870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6a1b      	ldr	r3, [r3, #32]
 800c876:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6a1b      	ldr	r3, [r3, #32]
 800c87c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	69db      	ldr	r3, [r3, #28]
 800c88e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c890:	68fa      	ldr	r2, [r7, #12]
 800c892:	4b2d      	ldr	r3, [pc, #180]	@ (800c948 <TIM_OC3_SetConfig+0xe0>)
 800c894:	4013      	ands	r3, r2
 800c896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	f023 0303 	bic.w	r3, r3, #3
 800c89e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	68fa      	ldr	r2, [r7, #12]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c8aa:	697b      	ldr	r3, [r7, #20]
 800c8ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c8b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	021b      	lsls	r3, r3, #8
 800c8b8:	697a      	ldr	r2, [r7, #20]
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	4a22      	ldr	r2, [pc, #136]	@ (800c94c <TIM_OC3_SetConfig+0xe4>)
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d003      	beq.n	800c8ce <TIM_OC3_SetConfig+0x66>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	4a21      	ldr	r2, [pc, #132]	@ (800c950 <TIM_OC3_SetConfig+0xe8>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d10d      	bne.n	800c8ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c8d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	68db      	ldr	r3, [r3, #12]
 800c8da:	021b      	lsls	r3, r3, #8
 800c8dc:	697a      	ldr	r2, [r7, #20]
 800c8de:	4313      	orrs	r3, r2
 800c8e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c8e2:	697b      	ldr	r3, [r7, #20]
 800c8e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c8e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	4a17      	ldr	r2, [pc, #92]	@ (800c94c <TIM_OC3_SetConfig+0xe4>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d003      	beq.n	800c8fa <TIM_OC3_SetConfig+0x92>
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	4a16      	ldr	r2, [pc, #88]	@ (800c950 <TIM_OC3_SetConfig+0xe8>)
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d113      	bne.n	800c922 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c8fa:	693b      	ldr	r3, [r7, #16]
 800c8fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	695b      	ldr	r3, [r3, #20]
 800c90e:	011b      	lsls	r3, r3, #4
 800c910:	693a      	ldr	r2, [r7, #16]
 800c912:	4313      	orrs	r3, r2
 800c914:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	699b      	ldr	r3, [r3, #24]
 800c91a:	011b      	lsls	r3, r3, #4
 800c91c:	693a      	ldr	r2, [r7, #16]
 800c91e:	4313      	orrs	r3, r2
 800c920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	693a      	ldr	r2, [r7, #16]
 800c926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	68fa      	ldr	r2, [r7, #12]
 800c92c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	685a      	ldr	r2, [r3, #4]
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	697a      	ldr	r2, [r7, #20]
 800c93a:	621a      	str	r2, [r3, #32]
}
 800c93c:	bf00      	nop
 800c93e:	371c      	adds	r7, #28
 800c940:	46bd      	mov	sp, r7
 800c942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c946:	4770      	bx	lr
 800c948:	fffeff8f 	.word	0xfffeff8f
 800c94c:	40010000 	.word	0x40010000
 800c950:	40010400 	.word	0x40010400

0800c954 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c954:	b480      	push	{r7}
 800c956:	b087      	sub	sp, #28
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6a1b      	ldr	r3, [r3, #32]
 800c962:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	6a1b      	ldr	r3, [r3, #32]
 800c968:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	685b      	ldr	r3, [r3, #4]
 800c974:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	69db      	ldr	r3, [r3, #28]
 800c97a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c97c:	68fa      	ldr	r2, [r7, #12]
 800c97e:	4b1e      	ldr	r3, [pc, #120]	@ (800c9f8 <TIM_OC4_SetConfig+0xa4>)
 800c980:	4013      	ands	r3, r2
 800c982:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c98a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	021b      	lsls	r3, r3, #8
 800c992:	68fa      	ldr	r2, [r7, #12]
 800c994:	4313      	orrs	r3, r2
 800c996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c99e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	689b      	ldr	r3, [r3, #8]
 800c9a4:	031b      	lsls	r3, r3, #12
 800c9a6:	693a      	ldr	r2, [r7, #16]
 800c9a8:	4313      	orrs	r3, r2
 800c9aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	4a13      	ldr	r2, [pc, #76]	@ (800c9fc <TIM_OC4_SetConfig+0xa8>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d003      	beq.n	800c9bc <TIM_OC4_SetConfig+0x68>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	4a12      	ldr	r2, [pc, #72]	@ (800ca00 <TIM_OC4_SetConfig+0xac>)
 800c9b8:	4293      	cmp	r3, r2
 800c9ba:	d109      	bne.n	800c9d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c9bc:	697b      	ldr	r3, [r7, #20]
 800c9be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	695b      	ldr	r3, [r3, #20]
 800c9c8:	019b      	lsls	r3, r3, #6
 800c9ca:	697a      	ldr	r2, [r7, #20]
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	697a      	ldr	r2, [r7, #20]
 800c9d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	68fa      	ldr	r2, [r7, #12]
 800c9da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	685a      	ldr	r2, [r3, #4]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	693a      	ldr	r2, [r7, #16]
 800c9e8:	621a      	str	r2, [r3, #32]
}
 800c9ea:	bf00      	nop
 800c9ec:	371c      	adds	r7, #28
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f4:	4770      	bx	lr
 800c9f6:	bf00      	nop
 800c9f8:	feff8fff 	.word	0xfeff8fff
 800c9fc:	40010000 	.word	0x40010000
 800ca00:	40010400 	.word	0x40010400

0800ca04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b087      	sub	sp, #28
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6a1b      	ldr	r3, [r3, #32]
 800ca12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	6a1b      	ldr	r3, [r3, #32]
 800ca18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	685b      	ldr	r3, [r3, #4]
 800ca24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ca2c:	68fa      	ldr	r2, [r7, #12]
 800ca2e:	4b1b      	ldr	r3, [pc, #108]	@ (800ca9c <TIM_OC5_SetConfig+0x98>)
 800ca30:	4013      	ands	r3, r2
 800ca32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	68fa      	ldr	r2, [r7, #12]
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ca44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	689b      	ldr	r3, [r3, #8]
 800ca4a:	041b      	lsls	r3, r3, #16
 800ca4c:	693a      	ldr	r2, [r7, #16]
 800ca4e:	4313      	orrs	r3, r2
 800ca50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	4a12      	ldr	r2, [pc, #72]	@ (800caa0 <TIM_OC5_SetConfig+0x9c>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d003      	beq.n	800ca62 <TIM_OC5_SetConfig+0x5e>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	4a11      	ldr	r2, [pc, #68]	@ (800caa4 <TIM_OC5_SetConfig+0xa0>)
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d109      	bne.n	800ca76 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ca62:	697b      	ldr	r3, [r7, #20]
 800ca64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ca68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	695b      	ldr	r3, [r3, #20]
 800ca6e:	021b      	lsls	r3, r3, #8
 800ca70:	697a      	ldr	r2, [r7, #20]
 800ca72:	4313      	orrs	r3, r2
 800ca74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	697a      	ldr	r2, [r7, #20]
 800ca7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	68fa      	ldr	r2, [r7, #12]
 800ca80:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	685a      	ldr	r2, [r3, #4]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	693a      	ldr	r2, [r7, #16]
 800ca8e:	621a      	str	r2, [r3, #32]
}
 800ca90:	bf00      	nop
 800ca92:	371c      	adds	r7, #28
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr
 800ca9c:	fffeff8f 	.word	0xfffeff8f
 800caa0:	40010000 	.word	0x40010000
 800caa4:	40010400 	.word	0x40010400

0800caa8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800caa8:	b480      	push	{r7}
 800caaa:	b087      	sub	sp, #28
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
 800cab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	6a1b      	ldr	r3, [r3, #32]
 800cab6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6a1b      	ldr	r3, [r3, #32]
 800cabc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cad0:	68fa      	ldr	r2, [r7, #12]
 800cad2:	4b1c      	ldr	r3, [pc, #112]	@ (800cb44 <TIM_OC6_SetConfig+0x9c>)
 800cad4:	4013      	ands	r3, r2
 800cad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	021b      	lsls	r3, r3, #8
 800cade:	68fa      	ldr	r2, [r7, #12]
 800cae0:	4313      	orrs	r3, r2
 800cae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800caea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	689b      	ldr	r3, [r3, #8]
 800caf0:	051b      	lsls	r3, r3, #20
 800caf2:	693a      	ldr	r2, [r7, #16]
 800caf4:	4313      	orrs	r3, r2
 800caf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	4a13      	ldr	r2, [pc, #76]	@ (800cb48 <TIM_OC6_SetConfig+0xa0>)
 800cafc:	4293      	cmp	r3, r2
 800cafe:	d003      	beq.n	800cb08 <TIM_OC6_SetConfig+0x60>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	4a12      	ldr	r2, [pc, #72]	@ (800cb4c <TIM_OC6_SetConfig+0xa4>)
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d109      	bne.n	800cb1c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cb08:	697b      	ldr	r3, [r7, #20]
 800cb0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cb0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	695b      	ldr	r3, [r3, #20]
 800cb14:	029b      	lsls	r3, r3, #10
 800cb16:	697a      	ldr	r2, [r7, #20]
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	697a      	ldr	r2, [r7, #20]
 800cb20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	685a      	ldr	r2, [r3, #4]
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	693a      	ldr	r2, [r7, #16]
 800cb34:	621a      	str	r2, [r3, #32]
}
 800cb36:	bf00      	nop
 800cb38:	371c      	adds	r7, #28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr
 800cb42:	bf00      	nop
 800cb44:	feff8fff 	.word	0xfeff8fff
 800cb48:	40010000 	.word	0x40010000
 800cb4c:	40010400 	.word	0x40010400

0800cb50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb50:	b480      	push	{r7}
 800cb52:	b087      	sub	sp, #28
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	60f8      	str	r0, [r7, #12]
 800cb58:	60b9      	str	r1, [r7, #8]
 800cb5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6a1b      	ldr	r3, [r3, #32]
 800cb60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	6a1b      	ldr	r3, [r3, #32]
 800cb66:	f023 0201 	bic.w	r2, r3, #1
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	699b      	ldr	r3, [r3, #24]
 800cb72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cb7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	011b      	lsls	r3, r3, #4
 800cb80:	693a      	ldr	r2, [r7, #16]
 800cb82:	4313      	orrs	r3, r2
 800cb84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	f023 030a 	bic.w	r3, r3, #10
 800cb8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cb8e:	697a      	ldr	r2, [r7, #20]
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	4313      	orrs	r3, r2
 800cb94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	693a      	ldr	r2, [r7, #16]
 800cb9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	697a      	ldr	r2, [r7, #20]
 800cba0:	621a      	str	r2, [r3, #32]
}
 800cba2:	bf00      	nop
 800cba4:	371c      	adds	r7, #28
 800cba6:	46bd      	mov	sp, r7
 800cba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbac:	4770      	bx	lr

0800cbae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cbae:	b480      	push	{r7}
 800cbb0:	b087      	sub	sp, #28
 800cbb2:	af00      	add	r7, sp, #0
 800cbb4:	60f8      	str	r0, [r7, #12]
 800cbb6:	60b9      	str	r1, [r7, #8]
 800cbb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	6a1b      	ldr	r3, [r3, #32]
 800cbbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	6a1b      	ldr	r3, [r3, #32]
 800cbc4:	f023 0210 	bic.w	r2, r3, #16
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cbd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	031b      	lsls	r3, r3, #12
 800cbde:	693a      	ldr	r2, [r7, #16]
 800cbe0:	4313      	orrs	r3, r2
 800cbe2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cbe4:	697b      	ldr	r3, [r7, #20]
 800cbe6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cbea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	011b      	lsls	r3, r3, #4
 800cbf0:	697a      	ldr	r2, [r7, #20]
 800cbf2:	4313      	orrs	r3, r2
 800cbf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	693a      	ldr	r2, [r7, #16]
 800cbfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	697a      	ldr	r2, [r7, #20]
 800cc00:	621a      	str	r2, [r3, #32]
}
 800cc02:	bf00      	nop
 800cc04:	371c      	adds	r7, #28
 800cc06:	46bd      	mov	sp, r7
 800cc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0c:	4770      	bx	lr

0800cc0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cc0e:	b480      	push	{r7}
 800cc10:	b085      	sub	sp, #20
 800cc12:	af00      	add	r7, sp, #0
 800cc14:	6078      	str	r0, [r7, #4]
 800cc16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	689b      	ldr	r3, [r3, #8]
 800cc1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cc26:	683a      	ldr	r2, [r7, #0]
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	f043 0307 	orr.w	r3, r3, #7
 800cc30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	68fa      	ldr	r2, [r7, #12]
 800cc36:	609a      	str	r2, [r3, #8]
}
 800cc38:	bf00      	nop
 800cc3a:	3714      	adds	r7, #20
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc42:	4770      	bx	lr

0800cc44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cc44:	b480      	push	{r7}
 800cc46:	b087      	sub	sp, #28
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	60f8      	str	r0, [r7, #12]
 800cc4c:	60b9      	str	r1, [r7, #8]
 800cc4e:	607a      	str	r2, [r7, #4]
 800cc50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	689b      	ldr	r3, [r3, #8]
 800cc56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cc5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	021a      	lsls	r2, r3, #8
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	431a      	orrs	r2, r3
 800cc68:	68bb      	ldr	r3, [r7, #8]
 800cc6a:	4313      	orrs	r3, r2
 800cc6c:	697a      	ldr	r2, [r7, #20]
 800cc6e:	4313      	orrs	r3, r2
 800cc70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	697a      	ldr	r2, [r7, #20]
 800cc76:	609a      	str	r2, [r3, #8]
}
 800cc78:	bf00      	nop
 800cc7a:	371c      	adds	r7, #28
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr

0800cc84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b087      	sub	sp, #28
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	60f8      	str	r0, [r7, #12]
 800cc8c:	60b9      	str	r1, [r7, #8]
 800cc8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	f003 031f 	and.w	r3, r3, #31
 800cc96:	2201      	movs	r2, #1
 800cc98:	fa02 f303 	lsl.w	r3, r2, r3
 800cc9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	6a1a      	ldr	r2, [r3, #32]
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	43db      	mvns	r3, r3
 800cca6:	401a      	ands	r2, r3
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	6a1a      	ldr	r2, [r3, #32]
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	f003 031f 	and.w	r3, r3, #31
 800ccb6:	6879      	ldr	r1, [r7, #4]
 800ccb8:	fa01 f303 	lsl.w	r3, r1, r3
 800ccbc:	431a      	orrs	r2, r3
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	621a      	str	r2, [r3, #32]
}
 800ccc2:	bf00      	nop
 800ccc4:	371c      	adds	r7, #28
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
	...

0800ccd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b085      	sub	sp, #20
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cce0:	2b01      	cmp	r3, #1
 800cce2:	d101      	bne.n	800cce8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cce4:	2302      	movs	r3, #2
 800cce6:	e06d      	b.n	800cdc4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2201      	movs	r2, #1
 800ccec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2202      	movs	r2, #2
 800ccf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	685b      	ldr	r3, [r3, #4]
 800ccfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	689b      	ldr	r3, [r3, #8]
 800cd06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a30      	ldr	r2, [pc, #192]	@ (800cdd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d004      	beq.n	800cd1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4a2f      	ldr	r2, [pc, #188]	@ (800cdd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d108      	bne.n	800cd2e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cd22:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	685b      	ldr	r3, [r3, #4]
 800cd28:	68fa      	ldr	r2, [r7, #12]
 800cd2a:	4313      	orrs	r3, r2
 800cd2c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	68fa      	ldr	r2, [r7, #12]
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	68fa      	ldr	r2, [r7, #12]
 800cd46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	4a20      	ldr	r2, [pc, #128]	@ (800cdd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d022      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd5a:	d01d      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a1d      	ldr	r2, [pc, #116]	@ (800cdd8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d018      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	4a1c      	ldr	r2, [pc, #112]	@ (800cddc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d013      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	4a1a      	ldr	r2, [pc, #104]	@ (800cde0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d00e      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	4a15      	ldr	r2, [pc, #84]	@ (800cdd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cd80:	4293      	cmp	r3, r2
 800cd82:	d009      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4a16      	ldr	r2, [pc, #88]	@ (800cde4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d004      	beq.n	800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a15      	ldr	r2, [pc, #84]	@ (800cde8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d10c      	bne.n	800cdb2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	689b      	ldr	r3, [r3, #8]
 800cda4:	68ba      	ldr	r2, [r7, #8]
 800cda6:	4313      	orrs	r3, r2
 800cda8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	68ba      	ldr	r2, [r7, #8]
 800cdb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2201      	movs	r2, #1
 800cdb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cdc2:	2300      	movs	r3, #0
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3714      	adds	r7, #20
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdce:	4770      	bx	lr
 800cdd0:	40010000 	.word	0x40010000
 800cdd4:	40010400 	.word	0x40010400
 800cdd8:	40000400 	.word	0x40000400
 800cddc:	40000800 	.word	0x40000800
 800cde0:	40000c00 	.word	0x40000c00
 800cde4:	40014000 	.word	0x40014000
 800cde8:	40001800 	.word	0x40001800

0800cdec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cdec:	b480      	push	{r7}
 800cdee:	b083      	sub	sp, #12
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cdf4:	bf00      	nop
 800cdf6:	370c      	adds	r7, #12
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfe:	4770      	bx	lr

0800ce00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ce08:	bf00      	nop
 800ce0a:	370c      	adds	r7, #12
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr

0800ce14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ce1c:	bf00      	nop
 800ce1e:	370c      	adds	r7, #12
 800ce20:	46bd      	mov	sp, r7
 800ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce26:	4770      	bx	lr

0800ce28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b082      	sub	sp, #8
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d101      	bne.n	800ce3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ce36:	2301      	movs	r3, #1
 800ce38:	e040      	b.n	800cebc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d106      	bne.n	800ce50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2200      	movs	r2, #0
 800ce46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f7fb faf8 	bl	8008440 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2224      	movs	r2, #36	@ 0x24
 800ce54:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	681a      	ldr	r2, [r3, #0]
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f022 0201 	bic.w	r2, r2, #1
 800ce64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d002      	beq.n	800ce74 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f000 ff08 	bl	800dc84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f000 fca1 	bl	800d7bc <UART_SetConfig>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d101      	bne.n	800ce84 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800ce80:	2301      	movs	r3, #1
 800ce82:	e01b      	b.n	800cebc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	685a      	ldr	r2, [r3, #4]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ce92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	689a      	ldr	r2, [r3, #8]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cea2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f042 0201 	orr.w	r2, r2, #1
 800ceb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f000 ff87 	bl	800ddc8 <UART_CheckIdleState>
 800ceba:	4603      	mov	r3, r0
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3708      	adds	r7, #8
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}

0800cec4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b08a      	sub	sp, #40	@ 0x28
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	60f8      	str	r0, [r7, #12]
 800cecc:	60b9      	str	r1, [r7, #8]
 800cece:	4613      	mov	r3, r2
 800ced0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ced6:	2b20      	cmp	r3, #32
 800ced8:	d165      	bne.n	800cfa6 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d002      	beq.n	800cee6 <HAL_UART_Transmit_DMA+0x22>
 800cee0:	88fb      	ldrh	r3, [r7, #6]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d101      	bne.n	800ceea <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800cee6:	2301      	movs	r3, #1
 800cee8:	e05e      	b.n	800cfa8 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	68ba      	ldr	r2, [r7, #8]
 800ceee:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	88fa      	ldrh	r2, [r7, #6]
 800cef4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	88fa      	ldrh	r2, [r7, #6]
 800cefc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	2200      	movs	r2, #0
 800cf04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2221      	movs	r2, #33	@ 0x21
 800cf0c:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d027      	beq.n	800cf66 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf1a:	4a25      	ldr	r2, [pc, #148]	@ (800cfb0 <HAL_UART_Transmit_DMA+0xec>)
 800cf1c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf22:	4a24      	ldr	r2, [pc, #144]	@ (800cfb4 <HAL_UART_Transmit_DMA+0xf0>)
 800cf24:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf2a:	4a23      	ldr	r2, [pc, #140]	@ (800cfb8 <HAL_UART_Transmit_DMA+0xf4>)
 800cf2c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf32:	2200      	movs	r2, #0
 800cf34:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cf3e:	4619      	mov	r1, r3
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	3328      	adds	r3, #40	@ 0x28
 800cf46:	461a      	mov	r2, r3
 800cf48:	88fb      	ldrh	r3, [r7, #6]
 800cf4a:	f7fc f87f 	bl	800904c <HAL_DMA_Start_IT>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d008      	beq.n	800cf66 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	2210      	movs	r2, #16
 800cf58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	2220      	movs	r2, #32
 800cf60:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800cf62:	2301      	movs	r3, #1
 800cf64:	e020      	b.n	800cfa8 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	2240      	movs	r2, #64	@ 0x40
 800cf6c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	3308      	adds	r3, #8
 800cf74:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf76:	697b      	ldr	r3, [r7, #20]
 800cf78:	e853 3f00 	ldrex	r3, [r3]
 800cf7c:	613b      	str	r3, [r7, #16]
   return(result);
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf84:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	3308      	adds	r3, #8
 800cf8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf8e:	623a      	str	r2, [r7, #32]
 800cf90:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf92:	69f9      	ldr	r1, [r7, #28]
 800cf94:	6a3a      	ldr	r2, [r7, #32]
 800cf96:	e841 2300 	strex	r3, r2, [r1]
 800cf9a:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf9c:	69bb      	ldr	r3, [r7, #24]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d1e5      	bne.n	800cf6e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	e000      	b.n	800cfa8 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800cfa6:	2302      	movs	r3, #2
  }
}
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	3728      	adds	r7, #40	@ 0x28
 800cfac:	46bd      	mov	sp, r7
 800cfae:	bd80      	pop	{r7, pc}
 800cfb0:	0800e1a5 	.word	0x0800e1a5
 800cfb4:	0800e23b 	.word	0x0800e23b
 800cfb8:	0800e427 	.word	0x0800e427

0800cfbc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b08a      	sub	sp, #40	@ 0x28
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	60f8      	str	r0, [r7, #12]
 800cfc4:	60b9      	str	r1, [r7, #8]
 800cfc6:	4613      	mov	r3, r2
 800cfc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfd0:	2b20      	cmp	r3, #32
 800cfd2:	d132      	bne.n	800d03a <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d002      	beq.n	800cfe0 <HAL_UART_Receive_DMA+0x24>
 800cfda:	88fb      	ldrh	r3, [r7, #6]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d101      	bne.n	800cfe4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	e02b      	b.n	800d03c <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	685b      	ldr	r3, [r3, #4]
 800cff0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d018      	beq.n	800d02a <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffe:	697b      	ldr	r3, [r7, #20]
 800d000:	e853 3f00 	ldrex	r3, [r3]
 800d004:	613b      	str	r3, [r7, #16]
   return(result);
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d00c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	461a      	mov	r2, r3
 800d014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d016:	623b      	str	r3, [r7, #32]
 800d018:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d01a:	69f9      	ldr	r1, [r7, #28]
 800d01c:	6a3a      	ldr	r2, [r7, #32]
 800d01e:	e841 2300 	strex	r3, r2, [r1]
 800d022:	61bb      	str	r3, [r7, #24]
   return(result);
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d1e6      	bne.n	800cff8 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d02a:	88fb      	ldrh	r3, [r7, #6]
 800d02c:	461a      	mov	r2, r3
 800d02e:	68b9      	ldr	r1, [r7, #8]
 800d030:	68f8      	ldr	r0, [r7, #12]
 800d032:	f000 ff8d 	bl	800df50 <UART_Start_Receive_DMA>
 800d036:	4603      	mov	r3, r0
 800d038:	e000      	b.n	800d03c <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800d03a:	2302      	movs	r3, #2
  }
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3728      	adds	r7, #40	@ 0x28
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b090      	sub	sp, #64	@ 0x40
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d050:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d058:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	689b      	ldr	r3, [r3, #8]
 800d060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d064:	2b80      	cmp	r3, #128	@ 0x80
 800d066:	d139      	bne.n	800d0dc <HAL_UART_DMAStop+0x98>
 800d068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d06a:	2b21      	cmp	r3, #33	@ 0x21
 800d06c:	d136      	bne.n	800d0dc <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	3308      	adds	r3, #8
 800d074:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d076:	6a3b      	ldr	r3, [r7, #32]
 800d078:	e853 3f00 	ldrex	r3, [r3]
 800d07c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d084:	637b      	str	r3, [r7, #52]	@ 0x34
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	3308      	adds	r3, #8
 800d08c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d08e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d090:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d092:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d094:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d096:	e841 2300 	strex	r3, r2, [r1]
 800d09a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d1e5      	bne.n	800d06e <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d015      	beq.n	800d0d6 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f7fc f82c 	bl	800910c <HAL_DMA_Abort>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00d      	beq.n	800d0d6 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f7fc fa40 	bl	8009544 <HAL_DMA_GetError>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	2b20      	cmp	r3, #32
 800d0c8:	d105      	bne.n	800d0d6 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2210      	movs	r2, #16
 800d0ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d0d2:	2303      	movs	r3, #3
 800d0d4:	e044      	b.n	800d160 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800d0d6:	6878      	ldr	r0, [r7, #4]
 800d0d8:	f000 ffda 	bl	800e090 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	689b      	ldr	r3, [r3, #8]
 800d0e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0e6:	2b40      	cmp	r3, #64	@ 0x40
 800d0e8:	d139      	bne.n	800d15e <HAL_UART_DMAStop+0x11a>
 800d0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ec:	2b22      	cmp	r3, #34	@ 0x22
 800d0ee:	d136      	bne.n	800d15e <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	3308      	adds	r3, #8
 800d0f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	e853 3f00 	ldrex	r3, [r3]
 800d0fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d106:	633b      	str	r3, [r7, #48]	@ 0x30
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	3308      	adds	r3, #8
 800d10e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d110:	61ba      	str	r2, [r7, #24]
 800d112:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d114:	6979      	ldr	r1, [r7, #20]
 800d116:	69ba      	ldr	r2, [r7, #24]
 800d118:	e841 2300 	strex	r3, r2, [r1]
 800d11c:	613b      	str	r3, [r7, #16]
   return(result);
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d1e5      	bne.n	800d0f0 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d015      	beq.n	800d158 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d130:	4618      	mov	r0, r3
 800d132:	f7fb ffeb 	bl	800910c <HAL_DMA_Abort>
 800d136:	4603      	mov	r3, r0
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d00d      	beq.n	800d158 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d140:	4618      	mov	r0, r3
 800d142:	f7fc f9ff 	bl	8009544 <HAL_DMA_GetError>
 800d146:	4603      	mov	r3, r0
 800d148:	2b20      	cmp	r3, #32
 800d14a:	d105      	bne.n	800d158 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2210      	movs	r2, #16
 800d150:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d154:	2303      	movs	r3, #3
 800d156:	e003      	b.n	800d160 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f000 ffbf 	bl	800e0dc <UART_EndRxTransfer>
  }

  return HAL_OK;
 800d15e:	2300      	movs	r3, #0
}
 800d160:	4618      	mov	r0, r3
 800d162:	3740      	adds	r7, #64	@ 0x40
 800d164:	46bd      	mov	sp, r7
 800d166:	bd80      	pop	{r7, pc}

0800d168 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b0ba      	sub	sp, #232	@ 0xe8
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	69db      	ldr	r3, [r3, #28]
 800d176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	689b      	ldr	r3, [r3, #8]
 800d18a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d18e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d192:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d196:	4013      	ands	r3, r2
 800d198:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d19c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d115      	bne.n	800d1d0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d1a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1a8:	f003 0320 	and.w	r3, r3, #32
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d00f      	beq.n	800d1d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d1b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1b4:	f003 0320 	and.w	r3, r3, #32
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d009      	beq.n	800d1d0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	f000 82b1 	beq.w	800d728 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	4798      	blx	r3
      }
      return;
 800d1ce:	e2ab      	b.n	800d728 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d1d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	f000 8117 	beq.w	800d408 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d1da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d106      	bne.n	800d1f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800d1e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d1ea:	4b85      	ldr	r3, [pc, #532]	@ (800d400 <HAL_UART_IRQHandler+0x298>)
 800d1ec:	4013      	ands	r3, r2
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	f000 810a 	beq.w	800d408 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d1f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1f8:	f003 0301 	and.w	r3, r3, #1
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d011      	beq.n	800d224 <HAL_UART_IRQHandler+0xbc>
 800d200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d00b      	beq.n	800d224 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	2201      	movs	r2, #1
 800d212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d21a:	f043 0201 	orr.w	r2, r3, #1
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d228:	f003 0302 	and.w	r3, r3, #2
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d011      	beq.n	800d254 <HAL_UART_IRQHandler+0xec>
 800d230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d234:	f003 0301 	and.w	r3, r3, #1
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00b      	beq.n	800d254 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	2202      	movs	r2, #2
 800d242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d24a:	f043 0204 	orr.w	r2, r3, #4
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d258:	f003 0304 	and.w	r3, r3, #4
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d011      	beq.n	800d284 <HAL_UART_IRQHandler+0x11c>
 800d260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d264:	f003 0301 	and.w	r3, r3, #1
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00b      	beq.n	800d284 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	2204      	movs	r2, #4
 800d272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d27a:	f043 0202 	orr.w	r2, r3, #2
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d288:	f003 0308 	and.w	r3, r3, #8
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d017      	beq.n	800d2c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d294:	f003 0320 	and.w	r3, r3, #32
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d105      	bne.n	800d2a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800d29c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d2a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d00b      	beq.n	800d2c0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	2208      	movs	r2, #8
 800d2ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2b6:	f043 0208 	orr.w	r2, r3, #8
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d2c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d2c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d012      	beq.n	800d2f2 <HAL_UART_IRQHandler+0x18a>
 800d2cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d2d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d00c      	beq.n	800d2f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d2e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2e8:	f043 0220 	orr.w	r2, r3, #32
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	f000 8217 	beq.w	800d72c <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800d2fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d302:	f003 0320 	and.w	r3, r3, #32
 800d306:	2b00      	cmp	r3, #0
 800d308:	d00d      	beq.n	800d326 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d30a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d30e:	f003 0320 	and.w	r3, r3, #32
 800d312:	2b00      	cmp	r3, #0
 800d314:	d007      	beq.n	800d326 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d003      	beq.n	800d326 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d32c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d33a:	2b40      	cmp	r3, #64	@ 0x40
 800d33c:	d005      	beq.n	800d34a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d33e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d342:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d346:	2b00      	cmp	r3, #0
 800d348:	d04f      	beq.n	800d3ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f000 fec6 	bl	800e0dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	689b      	ldr	r3, [r3, #8]
 800d356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d35a:	2b40      	cmp	r3, #64	@ 0x40
 800d35c:	d141      	bne.n	800d3e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	3308      	adds	r3, #8
 800d364:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d368:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d36c:	e853 3f00 	ldrex	r3, [r3]
 800d370:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d374:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d37c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	3308      	adds	r3, #8
 800d386:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d38a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d38e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d392:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d396:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d39a:	e841 2300 	strex	r3, r2, [r1]
 800d39e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d3a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d1d9      	bne.n	800d35e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d013      	beq.n	800d3da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d3b6:	4a13      	ldr	r2, [pc, #76]	@ (800d404 <HAL_UART_IRQHandler+0x29c>)
 800d3b8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d3be:	4618      	mov	r0, r3
 800d3c0:	f7fb ff14 	bl	80091ec <HAL_DMA_Abort_IT>
 800d3c4:	4603      	mov	r3, r0
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d017      	beq.n	800d3fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d3ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d3d0:	687a      	ldr	r2, [r7, #4]
 800d3d2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800d3d4:	4610      	mov	r0, r2
 800d3d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3d8:	e00f      	b.n	800d3fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f000 f9d8 	bl	800d790 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3e0:	e00b      	b.n	800d3fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f000 f9d4 	bl	800d790 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3e8:	e007      	b.n	800d3fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d3ea:	6878      	ldr	r0, [r7, #4]
 800d3ec:	f000 f9d0 	bl	800d790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800d3f8:	e198      	b.n	800d72c <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3fa:	bf00      	nop
    return;
 800d3fc:	e196      	b.n	800d72c <HAL_UART_IRQHandler+0x5c4>
 800d3fe:	bf00      	nop
 800d400:	04000120 	.word	0x04000120
 800d404:	0800e4a5 	.word	0x0800e4a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d40c:	2b01      	cmp	r3, #1
 800d40e:	f040 8166 	bne.w	800d6de <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d416:	f003 0310 	and.w	r3, r3, #16
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	f000 815f 	beq.w	800d6de <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d424:	f003 0310 	and.w	r3, r3, #16
 800d428:	2b00      	cmp	r3, #0
 800d42a:	f000 8158 	beq.w	800d6de <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	2210      	movs	r2, #16
 800d434:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	689b      	ldr	r3, [r3, #8]
 800d43c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d440:	2b40      	cmp	r3, #64	@ 0x40
 800d442:	f040 80d0 	bne.w	800d5e6 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	685b      	ldr	r3, [r3, #4]
 800d44e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d452:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d456:	2b00      	cmp	r3, #0
 800d458:	f000 80ab 	beq.w	800d5b2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d466:	429a      	cmp	r2, r3
 800d468:	f080 80a3 	bcs.w	800d5b2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d472:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d47a:	69db      	ldr	r3, [r3, #28]
 800d47c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d480:	f000 8086 	beq.w	800d590 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d48c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d490:	e853 3f00 	ldrex	r3, [r3]
 800d494:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d498:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d49c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d4a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d4ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d4b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d4ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d4be:	e841 2300 	strex	r3, r2, [r1]
 800d4c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d4c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d1da      	bne.n	800d484 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	3308      	adds	r3, #8
 800d4d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d4d8:	e853 3f00 	ldrex	r3, [r3]
 800d4dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d4de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d4e0:	f023 0301 	bic.w	r3, r3, #1
 800d4e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	3308      	adds	r3, #8
 800d4ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d4f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d4f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d4fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d4fe:	e841 2300 	strex	r3, r2, [r1]
 800d502:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d504:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d506:	2b00      	cmp	r3, #0
 800d508:	d1e1      	bne.n	800d4ce <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	3308      	adds	r3, #8
 800d510:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d512:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d514:	e853 3f00 	ldrex	r3, [r3]
 800d518:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d51a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d51c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d520:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	3308      	adds	r3, #8
 800d52a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d52e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d530:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d532:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d534:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d536:	e841 2300 	strex	r3, r2, [r1]
 800d53a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d53c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d1e3      	bne.n	800d50a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	2220      	movs	r2, #32
 800d546:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2200      	movs	r2, #0
 800d54e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d558:	e853 3f00 	ldrex	r3, [r3]
 800d55c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d55e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d560:	f023 0310 	bic.w	r3, r3, #16
 800d564:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	461a      	mov	r2, r3
 800d56e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d572:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d574:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d576:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d578:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d57a:	e841 2300 	strex	r3, r2, [r1]
 800d57e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d580:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d582:	2b00      	cmp	r3, #0
 800d584:	d1e4      	bne.n	800d550 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d58a:	4618      	mov	r0, r3
 800d58c:	f7fb fdbe 	bl	800910c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2202      	movs	r2, #2
 800d594:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d5a2:	b29b      	uxth	r3, r3
 800d5a4:	1ad3      	subs	r3, r2, r3
 800d5a6:	b29b      	uxth	r3, r3
 800d5a8:	4619      	mov	r1, r3
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 f8fa 	bl	800d7a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d5b0:	e0be      	b.n	800d730 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d5b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	f040 80b7 	bne.w	800d730 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5c6:	69db      	ldr	r3, [r3, #28]
 800d5c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d5cc:	f040 80b0 	bne.w	800d730 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2202      	movs	r2, #2
 800d5d4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d5dc:	4619      	mov	r1, r3
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f000 f8e0 	bl	800d7a4 <HAL_UARTEx_RxEventCallback>
      return;
 800d5e4:	e0a4      	b.n	800d730 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d5f2:	b29b      	uxth	r3, r3
 800d5f4:	1ad3      	subs	r3, r2, r3
 800d5f6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d600:	b29b      	uxth	r3, r3
 800d602:	2b00      	cmp	r3, #0
 800d604:	f000 8096 	beq.w	800d734 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800d608:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	f000 8091 	beq.w	800d734 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d61a:	e853 3f00 	ldrex	r3, [r3]
 800d61e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d622:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d626:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	461a      	mov	r2, r3
 800d630:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d634:	647b      	str	r3, [r7, #68]	@ 0x44
 800d636:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d638:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d63a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d63c:	e841 2300 	strex	r3, r2, [r1]
 800d640:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d644:	2b00      	cmp	r3, #0
 800d646:	d1e4      	bne.n	800d612 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	3308      	adds	r3, #8
 800d64e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d652:	e853 3f00 	ldrex	r3, [r3]
 800d656:	623b      	str	r3, [r7, #32]
   return(result);
 800d658:	6a3b      	ldr	r3, [r7, #32]
 800d65a:	f023 0301 	bic.w	r3, r3, #1
 800d65e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	3308      	adds	r3, #8
 800d668:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d66c:	633a      	str	r2, [r7, #48]	@ 0x30
 800d66e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d670:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d674:	e841 2300 	strex	r3, r2, [r1]
 800d678:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d67a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d1e3      	bne.n	800d648 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2220      	movs	r2, #32
 800d684:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2200      	movs	r2, #0
 800d68c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	2200      	movs	r2, #0
 800d692:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	e853 3f00 	ldrex	r3, [r3]
 800d6a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	f023 0310 	bic.w	r3, r3, #16
 800d6a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d6b6:	61fb      	str	r3, [r7, #28]
 800d6b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6ba:	69b9      	ldr	r1, [r7, #24]
 800d6bc:	69fa      	ldr	r2, [r7, #28]
 800d6be:	e841 2300 	strex	r3, r2, [r1]
 800d6c2:	617b      	str	r3, [r7, #20]
   return(result);
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d1e4      	bne.n	800d694 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2202      	movs	r2, #2
 800d6ce:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d6d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f000 f864 	bl	800d7a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d6dc:	e02a      	b.n	800d734 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800d6de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d00e      	beq.n	800d708 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800d6ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d008      	beq.n	800d708 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d01c      	beq.n	800d738 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	4798      	blx	r3
    }
    return;
 800d706:	e017      	b.n	800d738 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d70c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d710:	2b00      	cmp	r3, #0
 800d712:	d012      	beq.n	800d73a <HAL_UART_IRQHandler+0x5d2>
 800d714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d00c      	beq.n	800d73a <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800d720:	6878      	ldr	r0, [r7, #4]
 800d722:	f000 fed1 	bl	800e4c8 <UART_EndTransmit_IT>
    return;
 800d726:	e008      	b.n	800d73a <HAL_UART_IRQHandler+0x5d2>
      return;
 800d728:	bf00      	nop
 800d72a:	e006      	b.n	800d73a <HAL_UART_IRQHandler+0x5d2>
    return;
 800d72c:	bf00      	nop
 800d72e:	e004      	b.n	800d73a <HAL_UART_IRQHandler+0x5d2>
      return;
 800d730:	bf00      	nop
 800d732:	e002      	b.n	800d73a <HAL_UART_IRQHandler+0x5d2>
      return;
 800d734:	bf00      	nop
 800d736:	e000      	b.n	800d73a <HAL_UART_IRQHandler+0x5d2>
    return;
 800d738:	bf00      	nop
  }

}
 800d73a:	37e8      	adds	r7, #232	@ 0xe8
 800d73c:	46bd      	mov	sp, r7
 800d73e:	bd80      	pop	{r7, pc}

0800d740 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d740:	b480      	push	{r7}
 800d742:	b083      	sub	sp, #12
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d748:	bf00      	nop
 800d74a:	370c      	adds	r7, #12
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d754:	b480      	push	{r7}
 800d756:	b083      	sub	sp, #12
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d75c:	bf00      	nop
 800d75e:	370c      	adds	r7, #12
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr

0800d768 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800d770:	bf00      	nop
 800d772:	370c      	adds	r7, #12
 800d774:	46bd      	mov	sp, r7
 800d776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77a:	4770      	bx	lr

0800d77c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d784:	bf00      	nop
 800d786:	370c      	adds	r7, #12
 800d788:	46bd      	mov	sp, r7
 800d78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78e:	4770      	bx	lr

0800d790 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d790:	b480      	push	{r7}
 800d792:	b083      	sub	sp, #12
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d798:	bf00      	nop
 800d79a:	370c      	adds	r7, #12
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr

0800d7a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b083      	sub	sp, #12
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	460b      	mov	r3, r1
 800d7ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d7b0:	bf00      	nop
 800d7b2:	370c      	adds	r7, #12
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b088      	sub	sp, #32
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	689a      	ldr	r2, [r3, #8]
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	691b      	ldr	r3, [r3, #16]
 800d7d0:	431a      	orrs	r2, r3
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	695b      	ldr	r3, [r3, #20]
 800d7d6:	431a      	orrs	r2, r3
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	69db      	ldr	r3, [r3, #28]
 800d7dc:	4313      	orrs	r3, r2
 800d7de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	681a      	ldr	r2, [r3, #0]
 800d7e6:	4ba6      	ldr	r3, [pc, #664]	@ (800da80 <UART_SetConfig+0x2c4>)
 800d7e8:	4013      	ands	r3, r2
 800d7ea:	687a      	ldr	r2, [r7, #4]
 800d7ec:	6812      	ldr	r2, [r2, #0]
 800d7ee:	6979      	ldr	r1, [r7, #20]
 800d7f0:	430b      	orrs	r3, r1
 800d7f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	685b      	ldr	r3, [r3, #4]
 800d7fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	68da      	ldr	r2, [r3, #12]
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	430a      	orrs	r2, r1
 800d808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	699b      	ldr	r3, [r3, #24]
 800d80e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6a1b      	ldr	r3, [r3, #32]
 800d814:	697a      	ldr	r2, [r7, #20]
 800d816:	4313      	orrs	r3, r2
 800d818:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	689b      	ldr	r3, [r3, #8]
 800d820:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	697a      	ldr	r2, [r7, #20]
 800d82a:	430a      	orrs	r2, r1
 800d82c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	4a94      	ldr	r2, [pc, #592]	@ (800da84 <UART_SetConfig+0x2c8>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d120      	bne.n	800d87a <UART_SetConfig+0xbe>
 800d838:	4b93      	ldr	r3, [pc, #588]	@ (800da88 <UART_SetConfig+0x2cc>)
 800d83a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d83e:	f003 0303 	and.w	r3, r3, #3
 800d842:	2b03      	cmp	r3, #3
 800d844:	d816      	bhi.n	800d874 <UART_SetConfig+0xb8>
 800d846:	a201      	add	r2, pc, #4	@ (adr r2, 800d84c <UART_SetConfig+0x90>)
 800d848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d84c:	0800d85d 	.word	0x0800d85d
 800d850:	0800d869 	.word	0x0800d869
 800d854:	0800d863 	.word	0x0800d863
 800d858:	0800d86f 	.word	0x0800d86f
 800d85c:	2301      	movs	r3, #1
 800d85e:	77fb      	strb	r3, [r7, #31]
 800d860:	e150      	b.n	800db04 <UART_SetConfig+0x348>
 800d862:	2302      	movs	r3, #2
 800d864:	77fb      	strb	r3, [r7, #31]
 800d866:	e14d      	b.n	800db04 <UART_SetConfig+0x348>
 800d868:	2304      	movs	r3, #4
 800d86a:	77fb      	strb	r3, [r7, #31]
 800d86c:	e14a      	b.n	800db04 <UART_SetConfig+0x348>
 800d86e:	2308      	movs	r3, #8
 800d870:	77fb      	strb	r3, [r7, #31]
 800d872:	e147      	b.n	800db04 <UART_SetConfig+0x348>
 800d874:	2310      	movs	r3, #16
 800d876:	77fb      	strb	r3, [r7, #31]
 800d878:	e144      	b.n	800db04 <UART_SetConfig+0x348>
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	4a83      	ldr	r2, [pc, #524]	@ (800da8c <UART_SetConfig+0x2d0>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d132      	bne.n	800d8ea <UART_SetConfig+0x12e>
 800d884:	4b80      	ldr	r3, [pc, #512]	@ (800da88 <UART_SetConfig+0x2cc>)
 800d886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d88a:	f003 030c 	and.w	r3, r3, #12
 800d88e:	2b0c      	cmp	r3, #12
 800d890:	d828      	bhi.n	800d8e4 <UART_SetConfig+0x128>
 800d892:	a201      	add	r2, pc, #4	@ (adr r2, 800d898 <UART_SetConfig+0xdc>)
 800d894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d898:	0800d8cd 	.word	0x0800d8cd
 800d89c:	0800d8e5 	.word	0x0800d8e5
 800d8a0:	0800d8e5 	.word	0x0800d8e5
 800d8a4:	0800d8e5 	.word	0x0800d8e5
 800d8a8:	0800d8d9 	.word	0x0800d8d9
 800d8ac:	0800d8e5 	.word	0x0800d8e5
 800d8b0:	0800d8e5 	.word	0x0800d8e5
 800d8b4:	0800d8e5 	.word	0x0800d8e5
 800d8b8:	0800d8d3 	.word	0x0800d8d3
 800d8bc:	0800d8e5 	.word	0x0800d8e5
 800d8c0:	0800d8e5 	.word	0x0800d8e5
 800d8c4:	0800d8e5 	.word	0x0800d8e5
 800d8c8:	0800d8df 	.word	0x0800d8df
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	77fb      	strb	r3, [r7, #31]
 800d8d0:	e118      	b.n	800db04 <UART_SetConfig+0x348>
 800d8d2:	2302      	movs	r3, #2
 800d8d4:	77fb      	strb	r3, [r7, #31]
 800d8d6:	e115      	b.n	800db04 <UART_SetConfig+0x348>
 800d8d8:	2304      	movs	r3, #4
 800d8da:	77fb      	strb	r3, [r7, #31]
 800d8dc:	e112      	b.n	800db04 <UART_SetConfig+0x348>
 800d8de:	2308      	movs	r3, #8
 800d8e0:	77fb      	strb	r3, [r7, #31]
 800d8e2:	e10f      	b.n	800db04 <UART_SetConfig+0x348>
 800d8e4:	2310      	movs	r3, #16
 800d8e6:	77fb      	strb	r3, [r7, #31]
 800d8e8:	e10c      	b.n	800db04 <UART_SetConfig+0x348>
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	4a68      	ldr	r2, [pc, #416]	@ (800da90 <UART_SetConfig+0x2d4>)
 800d8f0:	4293      	cmp	r3, r2
 800d8f2:	d120      	bne.n	800d936 <UART_SetConfig+0x17a>
 800d8f4:	4b64      	ldr	r3, [pc, #400]	@ (800da88 <UART_SetConfig+0x2cc>)
 800d8f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d8fe:	2b30      	cmp	r3, #48	@ 0x30
 800d900:	d013      	beq.n	800d92a <UART_SetConfig+0x16e>
 800d902:	2b30      	cmp	r3, #48	@ 0x30
 800d904:	d814      	bhi.n	800d930 <UART_SetConfig+0x174>
 800d906:	2b20      	cmp	r3, #32
 800d908:	d009      	beq.n	800d91e <UART_SetConfig+0x162>
 800d90a:	2b20      	cmp	r3, #32
 800d90c:	d810      	bhi.n	800d930 <UART_SetConfig+0x174>
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d002      	beq.n	800d918 <UART_SetConfig+0x15c>
 800d912:	2b10      	cmp	r3, #16
 800d914:	d006      	beq.n	800d924 <UART_SetConfig+0x168>
 800d916:	e00b      	b.n	800d930 <UART_SetConfig+0x174>
 800d918:	2300      	movs	r3, #0
 800d91a:	77fb      	strb	r3, [r7, #31]
 800d91c:	e0f2      	b.n	800db04 <UART_SetConfig+0x348>
 800d91e:	2302      	movs	r3, #2
 800d920:	77fb      	strb	r3, [r7, #31]
 800d922:	e0ef      	b.n	800db04 <UART_SetConfig+0x348>
 800d924:	2304      	movs	r3, #4
 800d926:	77fb      	strb	r3, [r7, #31]
 800d928:	e0ec      	b.n	800db04 <UART_SetConfig+0x348>
 800d92a:	2308      	movs	r3, #8
 800d92c:	77fb      	strb	r3, [r7, #31]
 800d92e:	e0e9      	b.n	800db04 <UART_SetConfig+0x348>
 800d930:	2310      	movs	r3, #16
 800d932:	77fb      	strb	r3, [r7, #31]
 800d934:	e0e6      	b.n	800db04 <UART_SetConfig+0x348>
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	4a56      	ldr	r2, [pc, #344]	@ (800da94 <UART_SetConfig+0x2d8>)
 800d93c:	4293      	cmp	r3, r2
 800d93e:	d120      	bne.n	800d982 <UART_SetConfig+0x1c6>
 800d940:	4b51      	ldr	r3, [pc, #324]	@ (800da88 <UART_SetConfig+0x2cc>)
 800d942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d946:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d94a:	2bc0      	cmp	r3, #192	@ 0xc0
 800d94c:	d013      	beq.n	800d976 <UART_SetConfig+0x1ba>
 800d94e:	2bc0      	cmp	r3, #192	@ 0xc0
 800d950:	d814      	bhi.n	800d97c <UART_SetConfig+0x1c0>
 800d952:	2b80      	cmp	r3, #128	@ 0x80
 800d954:	d009      	beq.n	800d96a <UART_SetConfig+0x1ae>
 800d956:	2b80      	cmp	r3, #128	@ 0x80
 800d958:	d810      	bhi.n	800d97c <UART_SetConfig+0x1c0>
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d002      	beq.n	800d964 <UART_SetConfig+0x1a8>
 800d95e:	2b40      	cmp	r3, #64	@ 0x40
 800d960:	d006      	beq.n	800d970 <UART_SetConfig+0x1b4>
 800d962:	e00b      	b.n	800d97c <UART_SetConfig+0x1c0>
 800d964:	2300      	movs	r3, #0
 800d966:	77fb      	strb	r3, [r7, #31]
 800d968:	e0cc      	b.n	800db04 <UART_SetConfig+0x348>
 800d96a:	2302      	movs	r3, #2
 800d96c:	77fb      	strb	r3, [r7, #31]
 800d96e:	e0c9      	b.n	800db04 <UART_SetConfig+0x348>
 800d970:	2304      	movs	r3, #4
 800d972:	77fb      	strb	r3, [r7, #31]
 800d974:	e0c6      	b.n	800db04 <UART_SetConfig+0x348>
 800d976:	2308      	movs	r3, #8
 800d978:	77fb      	strb	r3, [r7, #31]
 800d97a:	e0c3      	b.n	800db04 <UART_SetConfig+0x348>
 800d97c:	2310      	movs	r3, #16
 800d97e:	77fb      	strb	r3, [r7, #31]
 800d980:	e0c0      	b.n	800db04 <UART_SetConfig+0x348>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a44      	ldr	r2, [pc, #272]	@ (800da98 <UART_SetConfig+0x2dc>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d125      	bne.n	800d9d8 <UART_SetConfig+0x21c>
 800d98c:	4b3e      	ldr	r3, [pc, #248]	@ (800da88 <UART_SetConfig+0x2cc>)
 800d98e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d996:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d99a:	d017      	beq.n	800d9cc <UART_SetConfig+0x210>
 800d99c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d9a0:	d817      	bhi.n	800d9d2 <UART_SetConfig+0x216>
 800d9a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9a6:	d00b      	beq.n	800d9c0 <UART_SetConfig+0x204>
 800d9a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9ac:	d811      	bhi.n	800d9d2 <UART_SetConfig+0x216>
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d003      	beq.n	800d9ba <UART_SetConfig+0x1fe>
 800d9b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d9b6:	d006      	beq.n	800d9c6 <UART_SetConfig+0x20a>
 800d9b8:	e00b      	b.n	800d9d2 <UART_SetConfig+0x216>
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	77fb      	strb	r3, [r7, #31]
 800d9be:	e0a1      	b.n	800db04 <UART_SetConfig+0x348>
 800d9c0:	2302      	movs	r3, #2
 800d9c2:	77fb      	strb	r3, [r7, #31]
 800d9c4:	e09e      	b.n	800db04 <UART_SetConfig+0x348>
 800d9c6:	2304      	movs	r3, #4
 800d9c8:	77fb      	strb	r3, [r7, #31]
 800d9ca:	e09b      	b.n	800db04 <UART_SetConfig+0x348>
 800d9cc:	2308      	movs	r3, #8
 800d9ce:	77fb      	strb	r3, [r7, #31]
 800d9d0:	e098      	b.n	800db04 <UART_SetConfig+0x348>
 800d9d2:	2310      	movs	r3, #16
 800d9d4:	77fb      	strb	r3, [r7, #31]
 800d9d6:	e095      	b.n	800db04 <UART_SetConfig+0x348>
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	4a2f      	ldr	r2, [pc, #188]	@ (800da9c <UART_SetConfig+0x2e0>)
 800d9de:	4293      	cmp	r3, r2
 800d9e0:	d125      	bne.n	800da2e <UART_SetConfig+0x272>
 800d9e2:	4b29      	ldr	r3, [pc, #164]	@ (800da88 <UART_SetConfig+0x2cc>)
 800d9e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d9ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d9f0:	d017      	beq.n	800da22 <UART_SetConfig+0x266>
 800d9f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d9f6:	d817      	bhi.n	800da28 <UART_SetConfig+0x26c>
 800d9f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d9fc:	d00b      	beq.n	800da16 <UART_SetConfig+0x25a>
 800d9fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da02:	d811      	bhi.n	800da28 <UART_SetConfig+0x26c>
 800da04:	2b00      	cmp	r3, #0
 800da06:	d003      	beq.n	800da10 <UART_SetConfig+0x254>
 800da08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da0c:	d006      	beq.n	800da1c <UART_SetConfig+0x260>
 800da0e:	e00b      	b.n	800da28 <UART_SetConfig+0x26c>
 800da10:	2301      	movs	r3, #1
 800da12:	77fb      	strb	r3, [r7, #31]
 800da14:	e076      	b.n	800db04 <UART_SetConfig+0x348>
 800da16:	2302      	movs	r3, #2
 800da18:	77fb      	strb	r3, [r7, #31]
 800da1a:	e073      	b.n	800db04 <UART_SetConfig+0x348>
 800da1c:	2304      	movs	r3, #4
 800da1e:	77fb      	strb	r3, [r7, #31]
 800da20:	e070      	b.n	800db04 <UART_SetConfig+0x348>
 800da22:	2308      	movs	r3, #8
 800da24:	77fb      	strb	r3, [r7, #31]
 800da26:	e06d      	b.n	800db04 <UART_SetConfig+0x348>
 800da28:	2310      	movs	r3, #16
 800da2a:	77fb      	strb	r3, [r7, #31]
 800da2c:	e06a      	b.n	800db04 <UART_SetConfig+0x348>
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	4a1b      	ldr	r2, [pc, #108]	@ (800daa0 <UART_SetConfig+0x2e4>)
 800da34:	4293      	cmp	r3, r2
 800da36:	d138      	bne.n	800daaa <UART_SetConfig+0x2ee>
 800da38:	4b13      	ldr	r3, [pc, #76]	@ (800da88 <UART_SetConfig+0x2cc>)
 800da3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da3e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800da42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800da46:	d017      	beq.n	800da78 <UART_SetConfig+0x2bc>
 800da48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800da4c:	d82a      	bhi.n	800daa4 <UART_SetConfig+0x2e8>
 800da4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800da52:	d00b      	beq.n	800da6c <UART_SetConfig+0x2b0>
 800da54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800da58:	d824      	bhi.n	800daa4 <UART_SetConfig+0x2e8>
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d003      	beq.n	800da66 <UART_SetConfig+0x2aa>
 800da5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da62:	d006      	beq.n	800da72 <UART_SetConfig+0x2b6>
 800da64:	e01e      	b.n	800daa4 <UART_SetConfig+0x2e8>
 800da66:	2300      	movs	r3, #0
 800da68:	77fb      	strb	r3, [r7, #31]
 800da6a:	e04b      	b.n	800db04 <UART_SetConfig+0x348>
 800da6c:	2302      	movs	r3, #2
 800da6e:	77fb      	strb	r3, [r7, #31]
 800da70:	e048      	b.n	800db04 <UART_SetConfig+0x348>
 800da72:	2304      	movs	r3, #4
 800da74:	77fb      	strb	r3, [r7, #31]
 800da76:	e045      	b.n	800db04 <UART_SetConfig+0x348>
 800da78:	2308      	movs	r3, #8
 800da7a:	77fb      	strb	r3, [r7, #31]
 800da7c:	e042      	b.n	800db04 <UART_SetConfig+0x348>
 800da7e:	bf00      	nop
 800da80:	efff69f3 	.word	0xefff69f3
 800da84:	40011000 	.word	0x40011000
 800da88:	40023800 	.word	0x40023800
 800da8c:	40004400 	.word	0x40004400
 800da90:	40004800 	.word	0x40004800
 800da94:	40004c00 	.word	0x40004c00
 800da98:	40005000 	.word	0x40005000
 800da9c:	40011400 	.word	0x40011400
 800daa0:	40007800 	.word	0x40007800
 800daa4:	2310      	movs	r3, #16
 800daa6:	77fb      	strb	r3, [r7, #31]
 800daa8:	e02c      	b.n	800db04 <UART_SetConfig+0x348>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	4a72      	ldr	r2, [pc, #456]	@ (800dc78 <UART_SetConfig+0x4bc>)
 800dab0:	4293      	cmp	r3, r2
 800dab2:	d125      	bne.n	800db00 <UART_SetConfig+0x344>
 800dab4:	4b71      	ldr	r3, [pc, #452]	@ (800dc7c <UART_SetConfig+0x4c0>)
 800dab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800dabe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800dac2:	d017      	beq.n	800daf4 <UART_SetConfig+0x338>
 800dac4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800dac8:	d817      	bhi.n	800dafa <UART_SetConfig+0x33e>
 800daca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dace:	d00b      	beq.n	800dae8 <UART_SetConfig+0x32c>
 800dad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dad4:	d811      	bhi.n	800dafa <UART_SetConfig+0x33e>
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d003      	beq.n	800dae2 <UART_SetConfig+0x326>
 800dada:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dade:	d006      	beq.n	800daee <UART_SetConfig+0x332>
 800dae0:	e00b      	b.n	800dafa <UART_SetConfig+0x33e>
 800dae2:	2300      	movs	r3, #0
 800dae4:	77fb      	strb	r3, [r7, #31]
 800dae6:	e00d      	b.n	800db04 <UART_SetConfig+0x348>
 800dae8:	2302      	movs	r3, #2
 800daea:	77fb      	strb	r3, [r7, #31]
 800daec:	e00a      	b.n	800db04 <UART_SetConfig+0x348>
 800daee:	2304      	movs	r3, #4
 800daf0:	77fb      	strb	r3, [r7, #31]
 800daf2:	e007      	b.n	800db04 <UART_SetConfig+0x348>
 800daf4:	2308      	movs	r3, #8
 800daf6:	77fb      	strb	r3, [r7, #31]
 800daf8:	e004      	b.n	800db04 <UART_SetConfig+0x348>
 800dafa:	2310      	movs	r3, #16
 800dafc:	77fb      	strb	r3, [r7, #31]
 800dafe:	e001      	b.n	800db04 <UART_SetConfig+0x348>
 800db00:	2310      	movs	r3, #16
 800db02:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	69db      	ldr	r3, [r3, #28]
 800db08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db0c:	d15b      	bne.n	800dbc6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800db0e:	7ffb      	ldrb	r3, [r7, #31]
 800db10:	2b08      	cmp	r3, #8
 800db12:	d828      	bhi.n	800db66 <UART_SetConfig+0x3aa>
 800db14:	a201      	add	r2, pc, #4	@ (adr r2, 800db1c <UART_SetConfig+0x360>)
 800db16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db1a:	bf00      	nop
 800db1c:	0800db41 	.word	0x0800db41
 800db20:	0800db49 	.word	0x0800db49
 800db24:	0800db51 	.word	0x0800db51
 800db28:	0800db67 	.word	0x0800db67
 800db2c:	0800db57 	.word	0x0800db57
 800db30:	0800db67 	.word	0x0800db67
 800db34:	0800db67 	.word	0x0800db67
 800db38:	0800db67 	.word	0x0800db67
 800db3c:	0800db5f 	.word	0x0800db5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800db40:	f7fc fdb0 	bl	800a6a4 <HAL_RCC_GetPCLK1Freq>
 800db44:	61b8      	str	r0, [r7, #24]
        break;
 800db46:	e013      	b.n	800db70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800db48:	f7fc fdc0 	bl	800a6cc <HAL_RCC_GetPCLK2Freq>
 800db4c:	61b8      	str	r0, [r7, #24]
        break;
 800db4e:	e00f      	b.n	800db70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800db50:	4b4b      	ldr	r3, [pc, #300]	@ (800dc80 <UART_SetConfig+0x4c4>)
 800db52:	61bb      	str	r3, [r7, #24]
        break;
 800db54:	e00c      	b.n	800db70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800db56:	f7fc fc93 	bl	800a480 <HAL_RCC_GetSysClockFreq>
 800db5a:	61b8      	str	r0, [r7, #24]
        break;
 800db5c:	e008      	b.n	800db70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800db5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800db62:	61bb      	str	r3, [r7, #24]
        break;
 800db64:	e004      	b.n	800db70 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800db66:	2300      	movs	r3, #0
 800db68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800db6a:	2301      	movs	r3, #1
 800db6c:	77bb      	strb	r3, [r7, #30]
        break;
 800db6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800db70:	69bb      	ldr	r3, [r7, #24]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d074      	beq.n	800dc60 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800db76:	69bb      	ldr	r3, [r7, #24]
 800db78:	005a      	lsls	r2, r3, #1
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	685b      	ldr	r3, [r3, #4]
 800db7e:	085b      	lsrs	r3, r3, #1
 800db80:	441a      	add	r2, r3
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	685b      	ldr	r3, [r3, #4]
 800db86:	fbb2 f3f3 	udiv	r3, r2, r3
 800db8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800db8c:	693b      	ldr	r3, [r7, #16]
 800db8e:	2b0f      	cmp	r3, #15
 800db90:	d916      	bls.n	800dbc0 <UART_SetConfig+0x404>
 800db92:	693b      	ldr	r3, [r7, #16]
 800db94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db98:	d212      	bcs.n	800dbc0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800db9a:	693b      	ldr	r3, [r7, #16]
 800db9c:	b29b      	uxth	r3, r3
 800db9e:	f023 030f 	bic.w	r3, r3, #15
 800dba2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	085b      	lsrs	r3, r3, #1
 800dba8:	b29b      	uxth	r3, r3
 800dbaa:	f003 0307 	and.w	r3, r3, #7
 800dbae:	b29a      	uxth	r2, r3
 800dbb0:	89fb      	ldrh	r3, [r7, #14]
 800dbb2:	4313      	orrs	r3, r2
 800dbb4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	89fa      	ldrh	r2, [r7, #14]
 800dbbc:	60da      	str	r2, [r3, #12]
 800dbbe:	e04f      	b.n	800dc60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800dbc0:	2301      	movs	r3, #1
 800dbc2:	77bb      	strb	r3, [r7, #30]
 800dbc4:	e04c      	b.n	800dc60 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800dbc6:	7ffb      	ldrb	r3, [r7, #31]
 800dbc8:	2b08      	cmp	r3, #8
 800dbca:	d828      	bhi.n	800dc1e <UART_SetConfig+0x462>
 800dbcc:	a201      	add	r2, pc, #4	@ (adr r2, 800dbd4 <UART_SetConfig+0x418>)
 800dbce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbd2:	bf00      	nop
 800dbd4:	0800dbf9 	.word	0x0800dbf9
 800dbd8:	0800dc01 	.word	0x0800dc01
 800dbdc:	0800dc09 	.word	0x0800dc09
 800dbe0:	0800dc1f 	.word	0x0800dc1f
 800dbe4:	0800dc0f 	.word	0x0800dc0f
 800dbe8:	0800dc1f 	.word	0x0800dc1f
 800dbec:	0800dc1f 	.word	0x0800dc1f
 800dbf0:	0800dc1f 	.word	0x0800dc1f
 800dbf4:	0800dc17 	.word	0x0800dc17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dbf8:	f7fc fd54 	bl	800a6a4 <HAL_RCC_GetPCLK1Freq>
 800dbfc:	61b8      	str	r0, [r7, #24]
        break;
 800dbfe:	e013      	b.n	800dc28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dc00:	f7fc fd64 	bl	800a6cc <HAL_RCC_GetPCLK2Freq>
 800dc04:	61b8      	str	r0, [r7, #24]
        break;
 800dc06:	e00f      	b.n	800dc28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dc08:	4b1d      	ldr	r3, [pc, #116]	@ (800dc80 <UART_SetConfig+0x4c4>)
 800dc0a:	61bb      	str	r3, [r7, #24]
        break;
 800dc0c:	e00c      	b.n	800dc28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dc0e:	f7fc fc37 	bl	800a480 <HAL_RCC_GetSysClockFreq>
 800dc12:	61b8      	str	r0, [r7, #24]
        break;
 800dc14:	e008      	b.n	800dc28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dc16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc1a:	61bb      	str	r3, [r7, #24]
        break;
 800dc1c:	e004      	b.n	800dc28 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800dc22:	2301      	movs	r3, #1
 800dc24:	77bb      	strb	r3, [r7, #30]
        break;
 800dc26:	bf00      	nop
    }

    if (pclk != 0U)
 800dc28:	69bb      	ldr	r3, [r7, #24]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d018      	beq.n	800dc60 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	685b      	ldr	r3, [r3, #4]
 800dc32:	085a      	lsrs	r2, r3, #1
 800dc34:	69bb      	ldr	r3, [r7, #24]
 800dc36:	441a      	add	r2, r3
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	2b0f      	cmp	r3, #15
 800dc46:	d909      	bls.n	800dc5c <UART_SetConfig+0x4a0>
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc4e:	d205      	bcs.n	800dc5c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	b29a      	uxth	r2, r3
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	60da      	str	r2, [r3, #12]
 800dc5a:	e001      	b.n	800dc60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800dc5c:	2301      	movs	r3, #1
 800dc5e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2200      	movs	r2, #0
 800dc64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800dc6c:	7fbb      	ldrb	r3, [r7, #30]
}
 800dc6e:	4618      	mov	r0, r3
 800dc70:	3720      	adds	r7, #32
 800dc72:	46bd      	mov	sp, r7
 800dc74:	bd80      	pop	{r7, pc}
 800dc76:	bf00      	nop
 800dc78:	40007c00 	.word	0x40007c00
 800dc7c:	40023800 	.word	0x40023800
 800dc80:	00f42400 	.word	0x00f42400

0800dc84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dc84:	b480      	push	{r7}
 800dc86:	b083      	sub	sp, #12
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc90:	f003 0308 	and.w	r3, r3, #8
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d00a      	beq.n	800dcae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	685b      	ldr	r3, [r3, #4]
 800dc9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	430a      	orrs	r2, r1
 800dcac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcb2:	f003 0301 	and.w	r3, r3, #1
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d00a      	beq.n	800dcd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	685b      	ldr	r3, [r3, #4]
 800dcc0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	430a      	orrs	r2, r1
 800dcce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcd4:	f003 0302 	and.w	r3, r3, #2
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d00a      	beq.n	800dcf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	685b      	ldr	r3, [r3, #4]
 800dce2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	430a      	orrs	r2, r1
 800dcf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcf6:	f003 0304 	and.w	r3, r3, #4
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00a      	beq.n	800dd14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	685b      	ldr	r3, [r3, #4]
 800dd04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	430a      	orrs	r2, r1
 800dd12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd18:	f003 0310 	and.w	r3, r3, #16
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d00a      	beq.n	800dd36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	689b      	ldr	r3, [r3, #8]
 800dd26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	430a      	orrs	r2, r1
 800dd34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd3a:	f003 0320 	and.w	r3, r3, #32
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00a      	beq.n	800dd58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	689b      	ldr	r3, [r3, #8]
 800dd48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	430a      	orrs	r2, r1
 800dd56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d01a      	beq.n	800dd9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	685b      	ldr	r3, [r3, #4]
 800dd6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	430a      	orrs	r2, r1
 800dd78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd82:	d10a      	bne.n	800dd9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	685b      	ldr	r3, [r3, #4]
 800dd8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	430a      	orrs	r2, r1
 800dd98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d00a      	beq.n	800ddbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	685b      	ldr	r3, [r3, #4]
 800ddac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	430a      	orrs	r2, r1
 800ddba:	605a      	str	r2, [r3, #4]
  }
}
 800ddbc:	bf00      	nop
 800ddbe:	370c      	adds	r7, #12
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc6:	4770      	bx	lr

0800ddc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b08c      	sub	sp, #48	@ 0x30
 800ddcc:	af02      	add	r7, sp, #8
 800ddce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ddd8:	f7fa ff00 	bl	8008bdc <HAL_GetTick>
 800dddc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f003 0308 	and.w	r3, r3, #8
 800dde8:	2b08      	cmp	r3, #8
 800ddea:	d12e      	bne.n	800de4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ddec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ddf0:	9300      	str	r3, [sp, #0]
 800ddf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f000 f83b 	bl	800de76 <UART_WaitOnFlagUntilTimeout>
 800de00:	4603      	mov	r3, r0
 800de02:	2b00      	cmp	r3, #0
 800de04:	d021      	beq.n	800de4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	e853 3f00 	ldrex	r3, [r3]
 800de12:	60fb      	str	r3, [r7, #12]
   return(result);
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800de1a:	623b      	str	r3, [r7, #32]
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	461a      	mov	r2, r3
 800de22:	6a3b      	ldr	r3, [r7, #32]
 800de24:	61fb      	str	r3, [r7, #28]
 800de26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de28:	69b9      	ldr	r1, [r7, #24]
 800de2a:	69fa      	ldr	r2, [r7, #28]
 800de2c:	e841 2300 	strex	r3, r2, [r1]
 800de30:	617b      	str	r3, [r7, #20]
   return(result);
 800de32:	697b      	ldr	r3, [r7, #20]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d1e6      	bne.n	800de06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2220      	movs	r2, #32
 800de3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2200      	movs	r2, #0
 800de42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800de46:	2303      	movs	r3, #3
 800de48:	e011      	b.n	800de6e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	2220      	movs	r2, #32
 800de4e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2220      	movs	r2, #32
 800de54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	2200      	movs	r2, #0
 800de5c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2200      	movs	r2, #0
 800de62:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2200      	movs	r2, #0
 800de68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800de6c:	2300      	movs	r3, #0
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3728      	adds	r7, #40	@ 0x28
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}

0800de76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800de76:	b580      	push	{r7, lr}
 800de78:	b084      	sub	sp, #16
 800de7a:	af00      	add	r7, sp, #0
 800de7c:	60f8      	str	r0, [r7, #12]
 800de7e:	60b9      	str	r1, [r7, #8]
 800de80:	603b      	str	r3, [r7, #0]
 800de82:	4613      	mov	r3, r2
 800de84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800de86:	e04f      	b.n	800df28 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800de88:	69bb      	ldr	r3, [r7, #24]
 800de8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de8e:	d04b      	beq.n	800df28 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800de90:	f7fa fea4 	bl	8008bdc <HAL_GetTick>
 800de94:	4602      	mov	r2, r0
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	1ad3      	subs	r3, r2, r3
 800de9a:	69ba      	ldr	r2, [r7, #24]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d302      	bcc.n	800dea6 <UART_WaitOnFlagUntilTimeout+0x30>
 800dea0:	69bb      	ldr	r3, [r7, #24]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d101      	bne.n	800deaa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dea6:	2303      	movs	r3, #3
 800dea8:	e04e      	b.n	800df48 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	f003 0304 	and.w	r3, r3, #4
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d037      	beq.n	800df28 <UART_WaitOnFlagUntilTimeout+0xb2>
 800deb8:	68bb      	ldr	r3, [r7, #8]
 800deba:	2b80      	cmp	r3, #128	@ 0x80
 800debc:	d034      	beq.n	800df28 <UART_WaitOnFlagUntilTimeout+0xb2>
 800debe:	68bb      	ldr	r3, [r7, #8]
 800dec0:	2b40      	cmp	r3, #64	@ 0x40
 800dec2:	d031      	beq.n	800df28 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	69db      	ldr	r3, [r3, #28]
 800deca:	f003 0308 	and.w	r3, r3, #8
 800dece:	2b08      	cmp	r3, #8
 800ded0:	d110      	bne.n	800def4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	2208      	movs	r2, #8
 800ded8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800deda:	68f8      	ldr	r0, [r7, #12]
 800dedc:	f000 f8fe 	bl	800e0dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	2208      	movs	r2, #8
 800dee4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	2200      	movs	r2, #0
 800deec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800def0:	2301      	movs	r3, #1
 800def2:	e029      	b.n	800df48 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	69db      	ldr	r3, [r3, #28]
 800defa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800defe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800df02:	d111      	bne.n	800df28 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800df0c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df0e:	68f8      	ldr	r0, [r7, #12]
 800df10:	f000 f8e4 	bl	800e0dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	2220      	movs	r2, #32
 800df18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2200      	movs	r2, #0
 800df20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800df24:	2303      	movs	r3, #3
 800df26:	e00f      	b.n	800df48 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	69da      	ldr	r2, [r3, #28]
 800df2e:	68bb      	ldr	r3, [r7, #8]
 800df30:	4013      	ands	r3, r2
 800df32:	68ba      	ldr	r2, [r7, #8]
 800df34:	429a      	cmp	r2, r3
 800df36:	bf0c      	ite	eq
 800df38:	2301      	moveq	r3, #1
 800df3a:	2300      	movne	r3, #0
 800df3c:	b2db      	uxtb	r3, r3
 800df3e:	461a      	mov	r2, r3
 800df40:	79fb      	ldrb	r3, [r7, #7]
 800df42:	429a      	cmp	r2, r3
 800df44:	d0a0      	beq.n	800de88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800df46:	2300      	movs	r3, #0
}
 800df48:	4618      	mov	r0, r3
 800df4a:	3710      	adds	r7, #16
 800df4c:	46bd      	mov	sp, r7
 800df4e:	bd80      	pop	{r7, pc}

0800df50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b096      	sub	sp, #88	@ 0x58
 800df54:	af00      	add	r7, sp, #0
 800df56:	60f8      	str	r0, [r7, #12]
 800df58:	60b9      	str	r1, [r7, #8]
 800df5a:	4613      	mov	r3, r2
 800df5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	68ba      	ldr	r2, [r7, #8]
 800df62:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	88fa      	ldrh	r2, [r7, #6]
 800df68:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2200      	movs	r2, #0
 800df70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2222      	movs	r2, #34	@ 0x22
 800df78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df80:	2b00      	cmp	r3, #0
 800df82:	d028      	beq.n	800dfd6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df88:	4a3e      	ldr	r2, [pc, #248]	@ (800e084 <UART_Start_Receive_DMA+0x134>)
 800df8a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df90:	4a3d      	ldr	r2, [pc, #244]	@ (800e088 <UART_Start_Receive_DMA+0x138>)
 800df92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df98:	4a3c      	ldr	r2, [pc, #240]	@ (800e08c <UART_Start_Receive_DMA+0x13c>)
 800df9a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	3324      	adds	r3, #36	@ 0x24
 800dfae:	4619      	mov	r1, r3
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dfb4:	461a      	mov	r2, r3
 800dfb6:	88fb      	ldrh	r3, [r7, #6]
 800dfb8:	f7fb f848 	bl	800904c <HAL_DMA_Start_IT>
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d009      	beq.n	800dfd6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	2210      	movs	r2, #16
 800dfc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	2220      	movs	r2, #32
 800dfce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800dfd2:	2301      	movs	r3, #1
 800dfd4:	e051      	b.n	800e07a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	691b      	ldr	r3, [r3, #16]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d018      	beq.n	800e010 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfe6:	e853 3f00 	ldrex	r3, [r3]
 800dfea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dfec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dff2:	657b      	str	r3, [r7, #84]	@ 0x54
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	461a      	mov	r2, r3
 800dffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dffe:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e000:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e004:	e841 2300 	strex	r3, r2, [r1]
 800e008:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e00a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d1e6      	bne.n	800dfde <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	3308      	adds	r3, #8
 800e016:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01a:	e853 3f00 	ldrex	r3, [r3]
 800e01e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e022:	f043 0301 	orr.w	r3, r3, #1
 800e026:	653b      	str	r3, [r7, #80]	@ 0x50
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	3308      	adds	r3, #8
 800e02e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e030:	637a      	str	r2, [r7, #52]	@ 0x34
 800e032:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e034:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e036:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e038:	e841 2300 	strex	r3, r2, [r1]
 800e03c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e040:	2b00      	cmp	r3, #0
 800e042:	d1e5      	bne.n	800e010 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	3308      	adds	r3, #8
 800e04a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e04c:	697b      	ldr	r3, [r7, #20]
 800e04e:	e853 3f00 	ldrex	r3, [r3]
 800e052:	613b      	str	r3, [r7, #16]
   return(result);
 800e054:	693b      	ldr	r3, [r7, #16]
 800e056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e05a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	3308      	adds	r3, #8
 800e062:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e064:	623a      	str	r2, [r7, #32]
 800e066:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e068:	69f9      	ldr	r1, [r7, #28]
 800e06a:	6a3a      	ldr	r2, [r7, #32]
 800e06c:	e841 2300 	strex	r3, r2, [r1]
 800e070:	61bb      	str	r3, [r7, #24]
   return(result);
 800e072:	69bb      	ldr	r3, [r7, #24]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d1e5      	bne.n	800e044 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800e078:	2300      	movs	r3, #0
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3758      	adds	r7, #88	@ 0x58
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	0800e257 	.word	0x0800e257
 800e088:	0800e3b5 	.word	0x0800e3b5
 800e08c:	0800e427 	.word	0x0800e427

0800e090 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e090:	b480      	push	{r7}
 800e092:	b089      	sub	sp, #36	@ 0x24
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	e853 3f00 	ldrex	r3, [r3]
 800e0a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e0ac:	61fb      	str	r3, [r7, #28]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	461a      	mov	r2, r3
 800e0b4:	69fb      	ldr	r3, [r7, #28]
 800e0b6:	61bb      	str	r3, [r7, #24]
 800e0b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0ba:	6979      	ldr	r1, [r7, #20]
 800e0bc:	69ba      	ldr	r2, [r7, #24]
 800e0be:	e841 2300 	strex	r3, r2, [r1]
 800e0c2:	613b      	str	r3, [r7, #16]
   return(result);
 800e0c4:	693b      	ldr	r3, [r7, #16]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d1e6      	bne.n	800e098 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2220      	movs	r2, #32
 800e0ce:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800e0d0:	bf00      	nop
 800e0d2:	3724      	adds	r7, #36	@ 0x24
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0da:	4770      	bx	lr

0800e0dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b095      	sub	sp, #84	@ 0x54
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0ec:	e853 3f00 	ldrex	r3, [r3]
 800e0f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e0f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	461a      	mov	r2, r3
 800e100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e102:	643b      	str	r3, [r7, #64]	@ 0x40
 800e104:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e106:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e108:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e10a:	e841 2300 	strex	r3, r2, [r1]
 800e10e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e112:	2b00      	cmp	r3, #0
 800e114:	d1e6      	bne.n	800e0e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	3308      	adds	r3, #8
 800e11c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e11e:	6a3b      	ldr	r3, [r7, #32]
 800e120:	e853 3f00 	ldrex	r3, [r3]
 800e124:	61fb      	str	r3, [r7, #28]
   return(result);
 800e126:	69fb      	ldr	r3, [r7, #28]
 800e128:	f023 0301 	bic.w	r3, r3, #1
 800e12c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	3308      	adds	r3, #8
 800e134:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e136:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e138:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e13a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e13c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e13e:	e841 2300 	strex	r3, r2, [r1]
 800e142:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e146:	2b00      	cmp	r3, #0
 800e148:	d1e5      	bne.n	800e116 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d118      	bne.n	800e184 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	e853 3f00 	ldrex	r3, [r3]
 800e15e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	f023 0310 	bic.w	r3, r3, #16
 800e166:	647b      	str	r3, [r7, #68]	@ 0x44
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	461a      	mov	r2, r3
 800e16e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e170:	61bb      	str	r3, [r7, #24]
 800e172:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e174:	6979      	ldr	r1, [r7, #20]
 800e176:	69ba      	ldr	r2, [r7, #24]
 800e178:	e841 2300 	strex	r3, r2, [r1]
 800e17c:	613b      	str	r3, [r7, #16]
   return(result);
 800e17e:	693b      	ldr	r3, [r7, #16]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d1e6      	bne.n	800e152 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2220      	movs	r2, #32
 800e188:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2200      	movs	r2, #0
 800e190:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2200      	movs	r2, #0
 800e196:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800e198:	bf00      	nop
 800e19a:	3754      	adds	r7, #84	@ 0x54
 800e19c:	46bd      	mov	sp, r7
 800e19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a2:	4770      	bx	lr

0800e1a4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b090      	sub	sp, #64	@ 0x40
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	69db      	ldr	r3, [r3, #28]
 800e1b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e1ba:	d037      	beq.n	800e22c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800e1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1be:	2200      	movs	r2, #0
 800e1c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e1c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	3308      	adds	r3, #8
 800e1ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ce:	e853 3f00 	ldrex	r3, [r3]
 800e1d2:	623b      	str	r3, [r7, #32]
   return(result);
 800e1d4:	6a3b      	ldr	r3, [r7, #32]
 800e1d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e1da:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e1dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	3308      	adds	r3, #8
 800e1e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1e4:	633a      	str	r2, [r7, #48]	@ 0x30
 800e1e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e1ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1ec:	e841 2300 	strex	r3, r2, [r1]
 800e1f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d1e5      	bne.n	800e1c4 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1fe:	693b      	ldr	r3, [r7, #16]
 800e200:	e853 3f00 	ldrex	r3, [r3]
 800e204:	60fb      	str	r3, [r7, #12]
   return(result);
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e20c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e20e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	461a      	mov	r2, r3
 800e214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e216:	61fb      	str	r3, [r7, #28]
 800e218:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e21a:	69b9      	ldr	r1, [r7, #24]
 800e21c:	69fa      	ldr	r2, [r7, #28]
 800e21e:	e841 2300 	strex	r3, r2, [r1]
 800e222:	617b      	str	r3, [r7, #20]
   return(result);
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d1e6      	bne.n	800e1f8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e22a:	e002      	b.n	800e232 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800e22c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e22e:	f7ff fa87 	bl	800d740 <HAL_UART_TxCpltCallback>
}
 800e232:	bf00      	nop
 800e234:	3740      	adds	r7, #64	@ 0x40
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}

0800e23a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b084      	sub	sp, #16
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e246:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e248:	68f8      	ldr	r0, [r7, #12]
 800e24a:	f7ff fa83 	bl	800d754 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e24e:	bf00      	nop
 800e250:	3710      	adds	r7, #16
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}

0800e256 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e256:	b580      	push	{r7, lr}
 800e258:	b09c      	sub	sp, #112	@ 0x70
 800e25a:	af00      	add	r7, sp, #0
 800e25c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e262:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	69db      	ldr	r3, [r3, #28]
 800e268:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e26c:	d071      	beq.n	800e352 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800e26e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e270:	2200      	movs	r2, #0
 800e272:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e27c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e27e:	e853 3f00 	ldrex	r3, [r3]
 800e282:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e286:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e28a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e28c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	461a      	mov	r2, r3
 800e292:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e294:	657b      	str	r3, [r7, #84]	@ 0x54
 800e296:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e298:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e29a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e29c:	e841 2300 	strex	r3, r2, [r1]
 800e2a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e2a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d1e6      	bne.n	800e276 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	3308      	adds	r3, #8
 800e2ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2b2:	e853 3f00 	ldrex	r3, [r3]
 800e2b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2ba:	f023 0301 	bic.w	r3, r3, #1
 800e2be:	667b      	str	r3, [r7, #100]	@ 0x64
 800e2c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	3308      	adds	r3, #8
 800e2c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e2c8:	643a      	str	r2, [r7, #64]	@ 0x40
 800e2ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e2ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e2d0:	e841 2300 	strex	r3, r2, [r1]
 800e2d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e2d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d1e5      	bne.n	800e2a8 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e2dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	3308      	adds	r3, #8
 800e2e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2e4:	6a3b      	ldr	r3, [r7, #32]
 800e2e6:	e853 3f00 	ldrex	r3, [r3]
 800e2ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800e2ec:	69fb      	ldr	r3, [r7, #28]
 800e2ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2f2:	663b      	str	r3, [r7, #96]	@ 0x60
 800e2f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	3308      	adds	r3, #8
 800e2fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e2fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e2fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e300:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e304:	e841 2300 	strex	r3, r2, [r1]
 800e308:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d1e5      	bne.n	800e2dc <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e312:	2220      	movs	r2, #32
 800e314:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e318:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e31a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e31c:	2b01      	cmp	r3, #1
 800e31e:	d118      	bne.n	800e352 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	e853 3f00 	ldrex	r3, [r3]
 800e32c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e32e:	68bb      	ldr	r3, [r7, #8]
 800e330:	f023 0310 	bic.w	r3, r3, #16
 800e334:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	461a      	mov	r2, r3
 800e33c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e33e:	61bb      	str	r3, [r7, #24]
 800e340:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e342:	6979      	ldr	r1, [r7, #20]
 800e344:	69ba      	ldr	r2, [r7, #24]
 800e346:	e841 2300 	strex	r3, r2, [r1]
 800e34a:	613b      	str	r3, [r7, #16]
   return(result);
 800e34c:	693b      	ldr	r3, [r7, #16]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d1e6      	bne.n	800e320 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e352:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e354:	2200      	movs	r2, #0
 800e356:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e35a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e35c:	2b01      	cmp	r3, #1
 800e35e:	d122      	bne.n	800e3a6 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800e360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e362:	2200      	movs	r2, #0
 800e364:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	685b      	ldr	r3, [r3, #4]
 800e36e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800e372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e374:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e378:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800e37c:	429a      	cmp	r2, r3
 800e37e:	d204      	bcs.n	800e38a <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800e380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e382:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800e386:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e38a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e38c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800e390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e392:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800e396:	b29b      	uxth	r3, r3
 800e398:	1ad3      	subs	r3, r2, r3
 800e39a:	b29b      	uxth	r3, r3
 800e39c:	4619      	mov	r1, r3
 800e39e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e3a0:	f7ff fa00 	bl	800d7a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e3a4:	e002      	b.n	800e3ac <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800e3a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e3a8:	f7ff f9de 	bl	800d768 <HAL_UART_RxCpltCallback>
}
 800e3ac:	bf00      	nop
 800e3ae:	3770      	adds	r7, #112	@ 0x70
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}

0800e3b4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b084      	sub	sp, #16
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3c0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	2201      	movs	r2, #1
 800e3c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d123      	bne.n	800e418 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e3d6:	085b      	lsrs	r3, r3, #1
 800e3d8:	b29a      	uxth	r2, r3
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	685b      	ldr	r3, [r3, #4]
 800e3e6:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e3ee:	897a      	ldrh	r2, [r7, #10]
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d803      	bhi.n	800e3fc <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	897a      	ldrh	r2, [r7, #10]
 800e3f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800e408:	b29b      	uxth	r3, r3
 800e40a:	1ad3      	subs	r3, r2, r3
 800e40c:	b29b      	uxth	r3, r3
 800e40e:	4619      	mov	r1, r3
 800e410:	68f8      	ldr	r0, [r7, #12]
 800e412:	f7ff f9c7 	bl	800d7a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e416:	e002      	b.n	800e41e <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800e418:	68f8      	ldr	r0, [r7, #12]
 800e41a:	f7ff f9af 	bl	800d77c <HAL_UART_RxHalfCpltCallback>
}
 800e41e:	bf00      	nop
 800e420:	3710      	adds	r7, #16
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}

0800e426 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e426:	b580      	push	{r7, lr}
 800e428:	b086      	sub	sp, #24
 800e42a:	af00      	add	r7, sp, #0
 800e42c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e432:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e434:	697b      	ldr	r3, [r7, #20]
 800e436:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e438:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e43a:	697b      	ldr	r3, [r7, #20]
 800e43c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e440:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	689b      	ldr	r3, [r3, #8]
 800e448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e44c:	2b80      	cmp	r3, #128	@ 0x80
 800e44e:	d109      	bne.n	800e464 <UART_DMAError+0x3e>
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	2b21      	cmp	r3, #33	@ 0x21
 800e454:	d106      	bne.n	800e464 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e456:	697b      	ldr	r3, [r7, #20]
 800e458:	2200      	movs	r2, #0
 800e45a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800e45e:	6978      	ldr	r0, [r7, #20]
 800e460:	f7ff fe16 	bl	800e090 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	689b      	ldr	r3, [r3, #8]
 800e46a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e46e:	2b40      	cmp	r3, #64	@ 0x40
 800e470:	d109      	bne.n	800e486 <UART_DMAError+0x60>
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	2b22      	cmp	r3, #34	@ 0x22
 800e476:	d106      	bne.n	800e486 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	2200      	movs	r2, #0
 800e47c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800e480:	6978      	ldr	r0, [r7, #20]
 800e482:	f7ff fe2b 	bl	800e0dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e486:	697b      	ldr	r3, [r7, #20]
 800e488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e48c:	f043 0210 	orr.w	r2, r3, #16
 800e490:	697b      	ldr	r3, [r7, #20]
 800e492:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e496:	6978      	ldr	r0, [r7, #20]
 800e498:	f7ff f97a 	bl	800d790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e49c:	bf00      	nop
 800e49e:	3718      	adds	r7, #24
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bd80      	pop	{r7, pc}

0800e4a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b084      	sub	sp, #16
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e4ba:	68f8      	ldr	r0, [r7, #12]
 800e4bc:	f7ff f968 	bl	800d790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e4c0:	bf00      	nop
 800e4c2:	3710      	adds	r7, #16
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b088      	sub	sp, #32
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	e853 3f00 	ldrex	r3, [r3]
 800e4dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800e4de:	68bb      	ldr	r3, [r7, #8]
 800e4e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e4e4:	61fb      	str	r3, [r7, #28]
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	461a      	mov	r2, r3
 800e4ec:	69fb      	ldr	r3, [r7, #28]
 800e4ee:	61bb      	str	r3, [r7, #24]
 800e4f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f2:	6979      	ldr	r1, [r7, #20]
 800e4f4:	69ba      	ldr	r2, [r7, #24]
 800e4f6:	e841 2300 	strex	r3, r2, [r1]
 800e4fa:	613b      	str	r3, [r7, #16]
   return(result);
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d1e6      	bne.n	800e4d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	2220      	movs	r2, #32
 800e506:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2200      	movs	r2, #0
 800e50c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e50e:	6878      	ldr	r0, [r7, #4]
 800e510:	f7ff f916 	bl	800d740 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e514:	bf00      	nop
 800e516:	3720      	adds	r7, #32
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 800e51c:	b480      	push	{r7}
 800e51e:	b087      	sub	sp, #28
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	681a      	ldr	r2, [r3, #0]
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e530:	683a      	ldr	r2, [r7, #0]
 800e532:	6812      	ldr	r2, [r2, #0]
 800e534:	f023 0101 	bic.w	r1, r3, #1
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	689b      	ldr	r3, [r3, #8]
 800e542:	2b08      	cmp	r3, #8
 800e544:	d102      	bne.n	800e54c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800e546:	2340      	movs	r3, #64	@ 0x40
 800e548:	617b      	str	r3, [r7, #20]
 800e54a:	e001      	b.n	800e550 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800e54c:	2300      	movs	r3, #0
 800e54e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800e554:	697b      	ldr	r3, [r7, #20]
 800e556:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800e55c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800e562:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800e564:	683b      	ldr	r3, [r7, #0]
 800e566:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800e568:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800e56a:	683b      	ldr	r3, [r7, #0]
 800e56c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800e56e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800e570:	683b      	ldr	r3, [r7, #0]
 800e572:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800e574:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800e57a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800e580:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 800e586:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 800e58c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 800e592:	4313      	orrs	r3, r2
 800e594:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e59a:	693a      	ldr	r2, [r7, #16]
 800e59c:	4313      	orrs	r3, r2
 800e59e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5a4:	693a      	ldr	r2, [r7, #16]
 800e5a6:	4313      	orrs	r3, r2
 800e5a8:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5ae:	693a      	ldr	r2, [r7, #16]
 800e5b0:	4313      	orrs	r3, r2
 800e5b2:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCR1_MBKEN                |
 800e5b4:	4b20      	ldr	r3, [pc, #128]	@ (800e638 <FMC_NORSRAM_Init+0x11c>)
 800e5b6:	60fb      	str	r3, [r7, #12]
          FMC_BCR1_WAITEN               |
          FMC_BCR1_EXTMOD               |
          FMC_BCR1_ASYNCWAIT            |
          FMC_BCR1_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5be:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e5c6:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_CPSIZE;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800e5ce:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	681a      	ldr	r2, [r3, #0]
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	43db      	mvns	r3, r3
 800e5de:	ea02 0103 	and.w	r1, r2, r3
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	681a      	ldr	r2, [r3, #0]
 800e5e6:	693b      	ldr	r3, [r7, #16]
 800e5e8:	4319      	orrs	r1, r3
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e5f8:	d10c      	bne.n	800e614 <FMC_NORSRAM_Init+0xf8>
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d008      	beq.n	800e614 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e60a:	683b      	ldr	r3, [r7, #0]
 800e60c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e60e:	431a      	orrs	r2, r3
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d006      	beq.n	800e62a <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681a      	ldr	r2, [r3, #0]
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e624:	431a      	orrs	r2, r3
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800e62a:	2300      	movs	r3, #0
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	371c      	adds	r7, #28
 800e630:	46bd      	mov	sp, r7
 800e632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e636:	4770      	bx	lr
 800e638:	0008fb7f 	.word	0x0008fb7f

0800e63c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800e63c:	b480      	push	{r7}
 800e63e:	b087      	sub	sp, #28
 800e640:	af00      	add	r7, sp, #0
 800e642:	60f8      	str	r0, [r7, #12]
 800e644:	60b9      	str	r1, [r7, #8]
 800e646:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 800e648:	68bb      	ldr	r3, [r7, #8]
 800e64a:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTR1_ADDHLD_Pos) |
 800e64c:	68bb      	ldr	r3, [r7, #8]
 800e64e:	685b      	ldr	r3, [r3, #4]
 800e650:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTR1_ADDSET_Pos) |
 800e652:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTR1_DATAST_Pos) |
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	689b      	ldr	r3, [r3, #8]
 800e658:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTR1_ADDHLD_Pos) |
 800e65a:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTR1_BUSTURN_Pos) |
 800e65c:	68bb      	ldr	r3, [r7, #8]
 800e65e:	68db      	ldr	r3, [r3, #12]
 800e660:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTR1_DATAST_Pos) |
 800e662:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTR1_CLKDIV_Pos) |
 800e664:	68bb      	ldr	r3, [r7, #8]
 800e666:	691b      	ldr	r3, [r3, #16]
 800e668:	3b01      	subs	r3, #1
 800e66a:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTR1_BUSTURN_Pos) |
 800e66c:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTR1_DATLAT_Pos) |
 800e66e:	68bb      	ldr	r3, [r7, #8]
 800e670:	695b      	ldr	r3, [r3, #20]
 800e672:	3b02      	subs	r3, #2
 800e674:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTR1_CLKDIV_Pos) |
 800e676:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 800e67a:	68bb      	ldr	r3, [r7, #8]
 800e67c:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 800e67e:	687a      	ldr	r2, [r7, #4]
 800e680:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTR1_DATLAT_Pos) |
 800e682:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e696:	d113      	bne.n	800e6c0 <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTR1_CLKDIV_Pos));
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	685b      	ldr	r3, [r3, #4]
 800e69c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e6a0:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTR1_CLKDIV_Pos);
 800e6a2:	68bb      	ldr	r3, [r7, #8]
 800e6a4:	691b      	ldr	r3, [r3, #16]
 800e6a6:	3b01      	subs	r3, #1
 800e6a8:	051b      	lsls	r3, r3, #20
 800e6aa:	697a      	ldr	r2, [r7, #20]
 800e6ac:	4313      	orrs	r3, r2
 800e6ae:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTR1_CLKDIV, tmpr);
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	685b      	ldr	r3, [r3, #4]
 800e6b4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e6b8:	697b      	ldr	r3, [r7, #20]
 800e6ba:	431a      	orrs	r2, r3
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800e6c0:	2300      	movs	r3, #0
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	371c      	adds	r7, #28
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6cc:	4770      	bx	lr
	...

0800e6d0 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800e6d0:	b480      	push	{r7}
 800e6d2:	b085      	sub	sp, #20
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	60f8      	str	r0, [r7, #12]
 800e6d8:	60b9      	str	r1, [r7, #8]
 800e6da:	607a      	str	r2, [r7, #4]
 800e6dc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e6e4:	d11d      	bne.n	800e722 <FMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	687a      	ldr	r2, [r7, #4]
 800e6ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e6ee:	4b13      	ldr	r3, [pc, #76]	@ (800e73c <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800e6f0:	4013      	ands	r3, r2
 800e6f2:	68ba      	ldr	r2, [r7, #8]
 800e6f4:	6811      	ldr	r1, [r2, #0]
 800e6f6:	68ba      	ldr	r2, [r7, #8]
 800e6f8:	6852      	ldr	r2, [r2, #4]
 800e6fa:	0112      	lsls	r2, r2, #4
 800e6fc:	4311      	orrs	r1, r2
 800e6fe:	68ba      	ldr	r2, [r7, #8]
 800e700:	6892      	ldr	r2, [r2, #8]
 800e702:	0212      	lsls	r2, r2, #8
 800e704:	4311      	orrs	r1, r2
 800e706:	68ba      	ldr	r2, [r7, #8]
 800e708:	6992      	ldr	r2, [r2, #24]
 800e70a:	4311      	orrs	r1, r2
 800e70c:	68ba      	ldr	r2, [r7, #8]
 800e70e:	68d2      	ldr	r2, [r2, #12]
 800e710:	0412      	lsls	r2, r2, #16
 800e712:	430a      	orrs	r2, r1
 800e714:	ea43 0102 	orr.w	r1, r3, r2
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	687a      	ldr	r2, [r7, #4]
 800e71c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800e720:	e005      	b.n	800e72e <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	687a      	ldr	r2, [r7, #4]
 800e726:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800e72a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800e72e:	2300      	movs	r3, #0
}
 800e730:	4618      	mov	r0, r3
 800e732:	3714      	adds	r7, #20
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr
 800e73c:	cff00000 	.word	0xcff00000

0800e740 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e740:	b480      	push	{r7}
 800e742:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800e744:	bf00      	nop
 800e746:	46bd      	mov	sp, r7
 800e748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74c:	4770      	bx	lr
	...

0800e750 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e750:	b480      	push	{r7}
 800e752:	b085      	sub	sp, #20
 800e754:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e756:	f3ef 8305 	mrs	r3, IPSR
 800e75a:	60bb      	str	r3, [r7, #8]
  return(result);
 800e75c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d10f      	bne.n	800e782 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e762:	f3ef 8310 	mrs	r3, PRIMASK
 800e766:	607b      	str	r3, [r7, #4]
  return(result);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d105      	bne.n	800e77a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e76e:	f3ef 8311 	mrs	r3, BASEPRI
 800e772:	603b      	str	r3, [r7, #0]
  return(result);
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d007      	beq.n	800e78a <osKernelInitialize+0x3a>
 800e77a:	4b0e      	ldr	r3, [pc, #56]	@ (800e7b4 <osKernelInitialize+0x64>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	2b02      	cmp	r3, #2
 800e780:	d103      	bne.n	800e78a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800e782:	f06f 0305 	mvn.w	r3, #5
 800e786:	60fb      	str	r3, [r7, #12]
 800e788:	e00c      	b.n	800e7a4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e78a:	4b0a      	ldr	r3, [pc, #40]	@ (800e7b4 <osKernelInitialize+0x64>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d105      	bne.n	800e79e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e792:	4b08      	ldr	r3, [pc, #32]	@ (800e7b4 <osKernelInitialize+0x64>)
 800e794:	2201      	movs	r2, #1
 800e796:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e798:	2300      	movs	r3, #0
 800e79a:	60fb      	str	r3, [r7, #12]
 800e79c:	e002      	b.n	800e7a4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800e79e:	f04f 33ff 	mov.w	r3, #4294967295
 800e7a2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e7a4:	68fb      	ldr	r3, [r7, #12]
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3714      	adds	r7, #20
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr
 800e7b2:	bf00      	nop
 800e7b4:	20013700 	.word	0x20013700

0800e7b8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b084      	sub	sp, #16
 800e7bc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e7be:	f3ef 8305 	mrs	r3, IPSR
 800e7c2:	60bb      	str	r3, [r7, #8]
  return(result);
 800e7c4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d10f      	bne.n	800e7ea <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e7ca:	f3ef 8310 	mrs	r3, PRIMASK
 800e7ce:	607b      	str	r3, [r7, #4]
  return(result);
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d105      	bne.n	800e7e2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e7d6:	f3ef 8311 	mrs	r3, BASEPRI
 800e7da:	603b      	str	r3, [r7, #0]
  return(result);
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d007      	beq.n	800e7f2 <osKernelStart+0x3a>
 800e7e2:	4b0f      	ldr	r3, [pc, #60]	@ (800e820 <osKernelStart+0x68>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	2b02      	cmp	r3, #2
 800e7e8:	d103      	bne.n	800e7f2 <osKernelStart+0x3a>
    stat = osErrorISR;
 800e7ea:	f06f 0305 	mvn.w	r3, #5
 800e7ee:	60fb      	str	r3, [r7, #12]
 800e7f0:	e010      	b.n	800e814 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e7f2:	4b0b      	ldr	r3, [pc, #44]	@ (800e820 <osKernelStart+0x68>)
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	2b01      	cmp	r3, #1
 800e7f8:	d109      	bne.n	800e80e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e7fa:	f7ff ffa1 	bl	800e740 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e7fe:	4b08      	ldr	r3, [pc, #32]	@ (800e820 <osKernelStart+0x68>)
 800e800:	2202      	movs	r2, #2
 800e802:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e804:	f001 fcf0 	bl	80101e8 <vTaskStartScheduler>
      stat = osOK;
 800e808:	2300      	movs	r3, #0
 800e80a:	60fb      	str	r3, [r7, #12]
 800e80c:	e002      	b.n	800e814 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800e80e:	f04f 33ff 	mov.w	r3, #4294967295
 800e812:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e814:	68fb      	ldr	r3, [r7, #12]
}
 800e816:	4618      	mov	r0, r3
 800e818:	3710      	adds	r7, #16
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	bf00      	nop
 800e820:	20013700 	.word	0x20013700

0800e824 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800e824:	b580      	push	{r7, lr}
 800e826:	b084      	sub	sp, #16
 800e828:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e82a:	f3ef 8305 	mrs	r3, IPSR
 800e82e:	60bb      	str	r3, [r7, #8]
  return(result);
 800e830:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800e832:	2b00      	cmp	r3, #0
 800e834:	d10f      	bne.n	800e856 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e836:	f3ef 8310 	mrs	r3, PRIMASK
 800e83a:	607b      	str	r3, [r7, #4]
  return(result);
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d105      	bne.n	800e84e <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e842:	f3ef 8311 	mrs	r3, BASEPRI
 800e846:	603b      	str	r3, [r7, #0]
  return(result);
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d007      	beq.n	800e85e <osKernelGetTickCount+0x3a>
 800e84e:	4b08      	ldr	r3, [pc, #32]	@ (800e870 <osKernelGetTickCount+0x4c>)
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	2b02      	cmp	r3, #2
 800e854:	d103      	bne.n	800e85e <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800e856:	f001 fdf1 	bl	801043c <xTaskGetTickCountFromISR>
 800e85a:	60f8      	str	r0, [r7, #12]
 800e85c:	e002      	b.n	800e864 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800e85e:	f001 fddd 	bl	801041c <xTaskGetTickCount>
 800e862:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800e864:	68fb      	ldr	r3, [r7, #12]
}
 800e866:	4618      	mov	r0, r3
 800e868:	3710      	adds	r7, #16
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bd80      	pop	{r7, pc}
 800e86e:	bf00      	nop
 800e870:	20013700 	.word	0x20013700

0800e874 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e874:	b580      	push	{r7, lr}
 800e876:	b090      	sub	sp, #64	@ 0x40
 800e878:	af04      	add	r7, sp, #16
 800e87a:	60f8      	str	r0, [r7, #12]
 800e87c:	60b9      	str	r1, [r7, #8]
 800e87e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e880:	2300      	movs	r3, #0
 800e882:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e884:	f3ef 8305 	mrs	r3, IPSR
 800e888:	61fb      	str	r3, [r7, #28]
  return(result);
 800e88a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	f040 8090 	bne.w	800e9b2 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e892:	f3ef 8310 	mrs	r3, PRIMASK
 800e896:	61bb      	str	r3, [r7, #24]
  return(result);
 800e898:	69bb      	ldr	r3, [r7, #24]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d105      	bne.n	800e8aa <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e89e:	f3ef 8311 	mrs	r3, BASEPRI
 800e8a2:	617b      	str	r3, [r7, #20]
  return(result);
 800e8a4:	697b      	ldr	r3, [r7, #20]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d003      	beq.n	800e8b2 <osThreadNew+0x3e>
 800e8aa:	4b44      	ldr	r3, [pc, #272]	@ (800e9bc <osThreadNew+0x148>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	2b02      	cmp	r3, #2
 800e8b0:	d07f      	beq.n	800e9b2 <osThreadNew+0x13e>
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d07c      	beq.n	800e9b2 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800e8b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e8bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800e8be:	2318      	movs	r3, #24
 800e8c0:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800e8c6:	f04f 33ff 	mov.w	r3, #4294967295
 800e8ca:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d045      	beq.n	800e95e <osThreadNew+0xea>
      if (attr->name != NULL) {
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d002      	beq.n	800e8e0 <osThreadNew+0x6c>
        name = attr->name;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	699b      	ldr	r3, [r3, #24]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d002      	beq.n	800e8ee <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	699b      	ldr	r3, [r3, #24]
 800e8ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d008      	beq.n	800e906 <osThreadNew+0x92>
 800e8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f6:	2b38      	cmp	r3, #56	@ 0x38
 800e8f8:	d805      	bhi.n	800e906 <osThreadNew+0x92>
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	f003 0301 	and.w	r3, r3, #1
 800e902:	2b00      	cmp	r3, #0
 800e904:	d001      	beq.n	800e90a <osThreadNew+0x96>
        return (NULL);
 800e906:	2300      	movs	r3, #0
 800e908:	e054      	b.n	800e9b4 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	695b      	ldr	r3, [r3, #20]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d003      	beq.n	800e91a <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	695b      	ldr	r3, [r3, #20]
 800e916:	089b      	lsrs	r3, r3, #2
 800e918:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	689b      	ldr	r3, [r3, #8]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d00e      	beq.n	800e940 <osThreadNew+0xcc>
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	68db      	ldr	r3, [r3, #12]
 800e926:	2b5b      	cmp	r3, #91	@ 0x5b
 800e928:	d90a      	bls.n	800e940 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d006      	beq.n	800e940 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	695b      	ldr	r3, [r3, #20]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d002      	beq.n	800e940 <osThreadNew+0xcc>
        mem = 1;
 800e93a:	2301      	movs	r3, #1
 800e93c:	623b      	str	r3, [r7, #32]
 800e93e:	e010      	b.n	800e962 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	689b      	ldr	r3, [r3, #8]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d10c      	bne.n	800e962 <osThreadNew+0xee>
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	68db      	ldr	r3, [r3, #12]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d108      	bne.n	800e962 <osThreadNew+0xee>
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	691b      	ldr	r3, [r3, #16]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d104      	bne.n	800e962 <osThreadNew+0xee>
          mem = 0;
 800e958:	2300      	movs	r3, #0
 800e95a:	623b      	str	r3, [r7, #32]
 800e95c:	e001      	b.n	800e962 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800e95e:	2300      	movs	r3, #0
 800e960:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800e962:	6a3b      	ldr	r3, [r7, #32]
 800e964:	2b01      	cmp	r3, #1
 800e966:	d110      	bne.n	800e98a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800e96c:	687a      	ldr	r2, [r7, #4]
 800e96e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e970:	9202      	str	r2, [sp, #8]
 800e972:	9301      	str	r3, [sp, #4]
 800e974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e976:	9300      	str	r3, [sp, #0]
 800e978:	68bb      	ldr	r3, [r7, #8]
 800e97a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e97c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e97e:	68f8      	ldr	r0, [r7, #12]
 800e980:	f001 f9c6 	bl	800fd10 <xTaskCreateStatic>
 800e984:	4603      	mov	r3, r0
 800e986:	613b      	str	r3, [r7, #16]
 800e988:	e013      	b.n	800e9b2 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800e98a:	6a3b      	ldr	r3, [r7, #32]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d110      	bne.n	800e9b2 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e992:	b29a      	uxth	r2, r3
 800e994:	f107 0310 	add.w	r3, r7, #16
 800e998:	9301      	str	r3, [sp, #4]
 800e99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e99c:	9300      	str	r3, [sp, #0]
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e9a2:	68f8      	ldr	r0, [r7, #12]
 800e9a4:	f001 fa1a 	bl	800fddc <xTaskCreate>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b01      	cmp	r3, #1
 800e9ac:	d001      	beq.n	800e9b2 <osThreadNew+0x13e>
          hTask = NULL;
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e9b2:	693b      	ldr	r3, [r7, #16]
}
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	3730      	adds	r7, #48	@ 0x30
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	bd80      	pop	{r7, pc}
 800e9bc:	20013700 	.word	0x20013700

0800e9c0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b086      	sub	sp, #24
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9c8:	f3ef 8305 	mrs	r3, IPSR
 800e9cc:	613b      	str	r3, [r7, #16]
  return(result);
 800e9ce:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d10f      	bne.n	800e9f4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e9d4:	f3ef 8310 	mrs	r3, PRIMASK
 800e9d8:	60fb      	str	r3, [r7, #12]
  return(result);
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d105      	bne.n	800e9ec <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e9e0:	f3ef 8311 	mrs	r3, BASEPRI
 800e9e4:	60bb      	str	r3, [r7, #8]
  return(result);
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d007      	beq.n	800e9fc <osDelay+0x3c>
 800e9ec:	4b0a      	ldr	r3, [pc, #40]	@ (800ea18 <osDelay+0x58>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	2b02      	cmp	r3, #2
 800e9f2:	d103      	bne.n	800e9fc <osDelay+0x3c>
    stat = osErrorISR;
 800e9f4:	f06f 0305 	mvn.w	r3, #5
 800e9f8:	617b      	str	r3, [r7, #20]
 800e9fa:	e007      	b.n	800ea0c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d002      	beq.n	800ea0c <osDelay+0x4c>
      vTaskDelay(ticks);
 800ea06:	6878      	ldr	r0, [r7, #4]
 800ea08:	f001 fbb6 	bl	8010178 <vTaskDelay>
    }
  }

  return (stat);
 800ea0c:	697b      	ldr	r3, [r7, #20]
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	3718      	adds	r7, #24
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}
 800ea16:	bf00      	nop
 800ea18:	20013700 	.word	0x20013700

0800ea1c <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b08a      	sub	sp, #40	@ 0x28
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ea24:	2300      	movs	r3, #0
 800ea26:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea28:	f3ef 8305 	mrs	r3, IPSR
 800ea2c:	613b      	str	r3, [r7, #16]
  return(result);
 800ea2e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	f040 8085 	bne.w	800eb40 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea36:	f3ef 8310 	mrs	r3, PRIMASK
 800ea3a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d105      	bne.n	800ea4e <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ea42:	f3ef 8311 	mrs	r3, BASEPRI
 800ea46:	60bb      	str	r3, [r7, #8]
  return(result);
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d003      	beq.n	800ea56 <osMutexNew+0x3a>
 800ea4e:	4b3f      	ldr	r3, [pc, #252]	@ (800eb4c <osMutexNew+0x130>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	2b02      	cmp	r3, #2
 800ea54:	d074      	beq.n	800eb40 <osMutexNew+0x124>
    if (attr != NULL) {
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d003      	beq.n	800ea64 <osMutexNew+0x48>
      type = attr->attr_bits;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	685b      	ldr	r3, [r3, #4]
 800ea60:	623b      	str	r3, [r7, #32]
 800ea62:	e001      	b.n	800ea68 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800ea64:	2300      	movs	r3, #0
 800ea66:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ea68:	6a3b      	ldr	r3, [r7, #32]
 800ea6a:	f003 0301 	and.w	r3, r3, #1
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d002      	beq.n	800ea78 <osMutexNew+0x5c>
      rmtx = 1U;
 800ea72:	2301      	movs	r3, #1
 800ea74:	61fb      	str	r3, [r7, #28]
 800ea76:	e001      	b.n	800ea7c <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ea7c:	6a3b      	ldr	r3, [r7, #32]
 800ea7e:	f003 0308 	and.w	r3, r3, #8
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d15c      	bne.n	800eb40 <osMutexNew+0x124>
      mem = -1;
 800ea86:	f04f 33ff 	mov.w	r3, #4294967295
 800ea8a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d015      	beq.n	800eabe <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	689b      	ldr	r3, [r3, #8]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d006      	beq.n	800eaa8 <osMutexNew+0x8c>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	68db      	ldr	r3, [r3, #12]
 800ea9e:	2b4f      	cmp	r3, #79	@ 0x4f
 800eaa0:	d902      	bls.n	800eaa8 <osMutexNew+0x8c>
          mem = 1;
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	61bb      	str	r3, [r7, #24]
 800eaa6:	e00c      	b.n	800eac2 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	689b      	ldr	r3, [r3, #8]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d108      	bne.n	800eac2 <osMutexNew+0xa6>
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	68db      	ldr	r3, [r3, #12]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d104      	bne.n	800eac2 <osMutexNew+0xa6>
            mem = 0;
 800eab8:	2300      	movs	r3, #0
 800eaba:	61bb      	str	r3, [r7, #24]
 800eabc:	e001      	b.n	800eac2 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800eabe:	2300      	movs	r3, #0
 800eac0:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800eac2:	69bb      	ldr	r3, [r7, #24]
 800eac4:	2b01      	cmp	r3, #1
 800eac6:	d112      	bne.n	800eaee <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800eac8:	69fb      	ldr	r3, [r7, #28]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d007      	beq.n	800eade <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	689b      	ldr	r3, [r3, #8]
 800ead2:	4619      	mov	r1, r3
 800ead4:	2004      	movs	r0, #4
 800ead6:	f000 fb5c 	bl	800f192 <xQueueCreateMutexStatic>
 800eada:	6278      	str	r0, [r7, #36]	@ 0x24
 800eadc:	e016      	b.n	800eb0c <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	689b      	ldr	r3, [r3, #8]
 800eae2:	4619      	mov	r1, r3
 800eae4:	2001      	movs	r0, #1
 800eae6:	f000 fb54 	bl	800f192 <xQueueCreateMutexStatic>
 800eaea:	6278      	str	r0, [r7, #36]	@ 0x24
 800eaec:	e00e      	b.n	800eb0c <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800eaee:	69bb      	ldr	r3, [r7, #24]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d10b      	bne.n	800eb0c <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800eaf4:	69fb      	ldr	r3, [r7, #28]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d004      	beq.n	800eb04 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800eafa:	2004      	movs	r0, #4
 800eafc:	f000 fb31 	bl	800f162 <xQueueCreateMutex>
 800eb00:	6278      	str	r0, [r7, #36]	@ 0x24
 800eb02:	e003      	b.n	800eb0c <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800eb04:	2001      	movs	r0, #1
 800eb06:	f000 fb2c 	bl	800f162 <xQueueCreateMutex>
 800eb0a:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800eb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d00c      	beq.n	800eb2c <osMutexNew+0x110>
        if (attr != NULL) {
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d003      	beq.n	800eb20 <osMutexNew+0x104>
          name = attr->name;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	617b      	str	r3, [r7, #20]
 800eb1e:	e001      	b.n	800eb24 <osMutexNew+0x108>
        } else {
          name = NULL;
 800eb20:	2300      	movs	r3, #0
 800eb22:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800eb24:	6979      	ldr	r1, [r7, #20]
 800eb26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800eb28:	f001 f894 	bl	800fc54 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800eb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d006      	beq.n	800eb40 <osMutexNew+0x124>
 800eb32:	69fb      	ldr	r3, [r7, #28]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d003      	beq.n	800eb40 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800eb38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb3a:	f043 0301 	orr.w	r3, r3, #1
 800eb3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800eb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3728      	adds	r7, #40	@ 0x28
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	20013700 	.word	0x20013700

0800eb50 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b088      	sub	sp, #32
 800eb54:	af00      	add	r7, sp, #0
 800eb56:	6078      	str	r0, [r7, #4]
 800eb58:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f023 0301 	bic.w	r3, r3, #1
 800eb60:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	f003 0301 	and.w	r3, r3, #1
 800eb68:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb6e:	f3ef 8305 	mrs	r3, IPSR
 800eb72:	613b      	str	r3, [r7, #16]
  return(result);
 800eb74:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d10f      	bne.n	800eb9a <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb7a:	f3ef 8310 	mrs	r3, PRIMASK
 800eb7e:	60fb      	str	r3, [r7, #12]
  return(result);
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d105      	bne.n	800eb92 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800eb86:	f3ef 8311 	mrs	r3, BASEPRI
 800eb8a:	60bb      	str	r3, [r7, #8]
  return(result);
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d007      	beq.n	800eba2 <osMutexAcquire+0x52>
 800eb92:	4b1d      	ldr	r3, [pc, #116]	@ (800ec08 <osMutexAcquire+0xb8>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	2b02      	cmp	r3, #2
 800eb98:	d103      	bne.n	800eba2 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800eb9a:	f06f 0305 	mvn.w	r3, #5
 800eb9e:	61fb      	str	r3, [r7, #28]
 800eba0:	e02c      	b.n	800ebfc <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800eba2:	69bb      	ldr	r3, [r7, #24]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d103      	bne.n	800ebb0 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800eba8:	f06f 0303 	mvn.w	r3, #3
 800ebac:	61fb      	str	r3, [r7, #28]
 800ebae:	e025      	b.n	800ebfc <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d011      	beq.n	800ebda <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ebb6:	6839      	ldr	r1, [r7, #0]
 800ebb8:	69b8      	ldr	r0, [r7, #24]
 800ebba:	f000 fb3c 	bl	800f236 <xQueueTakeMutexRecursive>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	2b01      	cmp	r3, #1
 800ebc2:	d01b      	beq.n	800ebfc <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d003      	beq.n	800ebd2 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800ebca:	f06f 0301 	mvn.w	r3, #1
 800ebce:	61fb      	str	r3, [r7, #28]
 800ebd0:	e014      	b.n	800ebfc <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800ebd2:	f06f 0302 	mvn.w	r3, #2
 800ebd6:	61fb      	str	r3, [r7, #28]
 800ebd8:	e010      	b.n	800ebfc <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ebda:	6839      	ldr	r1, [r7, #0]
 800ebdc:	69b8      	ldr	r0, [r7, #24]
 800ebde:	f000 fdf9 	bl	800f7d4 <xQueueSemaphoreTake>
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	2b01      	cmp	r3, #1
 800ebe6:	d009      	beq.n	800ebfc <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800ebe8:	683b      	ldr	r3, [r7, #0]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d003      	beq.n	800ebf6 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800ebee:	f06f 0301 	mvn.w	r3, #1
 800ebf2:	61fb      	str	r3, [r7, #28]
 800ebf4:	e002      	b.n	800ebfc <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800ebf6:	f06f 0302 	mvn.w	r3, #2
 800ebfa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ebfc:	69fb      	ldr	r3, [r7, #28]
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3720      	adds	r7, #32
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	20013700 	.word	0x20013700

0800ec0c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b088      	sub	sp, #32
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f023 0301 	bic.w	r3, r3, #1
 800ec1a:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f003 0301 	and.w	r3, r3, #1
 800ec22:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800ec24:	2300      	movs	r3, #0
 800ec26:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec28:	f3ef 8305 	mrs	r3, IPSR
 800ec2c:	613b      	str	r3, [r7, #16]
  return(result);
 800ec2e:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d10f      	bne.n	800ec54 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec34:	f3ef 8310 	mrs	r3, PRIMASK
 800ec38:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d105      	bne.n	800ec4c <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ec40:	f3ef 8311 	mrs	r3, BASEPRI
 800ec44:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec46:	68bb      	ldr	r3, [r7, #8]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d007      	beq.n	800ec5c <osMutexRelease+0x50>
 800ec4c:	4b16      	ldr	r3, [pc, #88]	@ (800eca8 <osMutexRelease+0x9c>)
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	2b02      	cmp	r3, #2
 800ec52:	d103      	bne.n	800ec5c <osMutexRelease+0x50>
    stat = osErrorISR;
 800ec54:	f06f 0305 	mvn.w	r3, #5
 800ec58:	61fb      	str	r3, [r7, #28]
 800ec5a:	e01f      	b.n	800ec9c <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800ec5c:	69bb      	ldr	r3, [r7, #24]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d103      	bne.n	800ec6a <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800ec62:	f06f 0303 	mvn.w	r3, #3
 800ec66:	61fb      	str	r3, [r7, #28]
 800ec68:	e018      	b.n	800ec9c <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800ec6a:	697b      	ldr	r3, [r7, #20]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d009      	beq.n	800ec84 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ec70:	69b8      	ldr	r0, [r7, #24]
 800ec72:	f000 faa9 	bl	800f1c8 <xQueueGiveMutexRecursive>
 800ec76:	4603      	mov	r3, r0
 800ec78:	2b01      	cmp	r3, #1
 800ec7a:	d00f      	beq.n	800ec9c <osMutexRelease+0x90>
        stat = osErrorResource;
 800ec7c:	f06f 0302 	mvn.w	r3, #2
 800ec80:	61fb      	str	r3, [r7, #28]
 800ec82:	e00b      	b.n	800ec9c <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ec84:	2300      	movs	r3, #0
 800ec86:	2200      	movs	r2, #0
 800ec88:	2100      	movs	r1, #0
 800ec8a:	69b8      	ldr	r0, [r7, #24]
 800ec8c:	f000 fb0c 	bl	800f2a8 <xQueueGenericSend>
 800ec90:	4603      	mov	r3, r0
 800ec92:	2b01      	cmp	r3, #1
 800ec94:	d002      	beq.n	800ec9c <osMutexRelease+0x90>
        stat = osErrorResource;
 800ec96:	f06f 0302 	mvn.w	r3, #2
 800ec9a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800ec9c:	69fb      	ldr	r3, [r7, #28]
}
 800ec9e:	4618      	mov	r0, r3
 800eca0:	3720      	adds	r7, #32
 800eca2:	46bd      	mov	sp, r7
 800eca4:	bd80      	pop	{r7, pc}
 800eca6:	bf00      	nop
 800eca8:	20013700 	.word	0x20013700

0800ecac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ecac:	b480      	push	{r7}
 800ecae:	b085      	sub	sp, #20
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	60f8      	str	r0, [r7, #12]
 800ecb4:	60b9      	str	r1, [r7, #8]
 800ecb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	4a07      	ldr	r2, [pc, #28]	@ (800ecd8 <vApplicationGetIdleTaskMemory+0x2c>)
 800ecbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ecbe:	68bb      	ldr	r3, [r7, #8]
 800ecc0:	4a06      	ldr	r2, [pc, #24]	@ (800ecdc <vApplicationGetIdleTaskMemory+0x30>)
 800ecc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ecca:	601a      	str	r2, [r3, #0]
}
 800eccc:	bf00      	nop
 800ecce:	3714      	adds	r7, #20
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd6:	4770      	bx	lr
 800ecd8:	20013704 	.word	0x20013704
 800ecdc:	20013760 	.word	0x20013760

0800ece0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ece0:	b480      	push	{r7}
 800ece2:	b085      	sub	sp, #20
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60f8      	str	r0, [r7, #12]
 800ece8:	60b9      	str	r1, [r7, #8]
 800ecea:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	4a07      	ldr	r2, [pc, #28]	@ (800ed0c <vApplicationGetTimerTaskMemory+0x2c>)
 800ecf0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ecf2:	68bb      	ldr	r3, [r7, #8]
 800ecf4:	4a06      	ldr	r2, [pc, #24]	@ (800ed10 <vApplicationGetTimerTaskMemory+0x30>)
 800ecf6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ecfe:	601a      	str	r2, [r3, #0]
}
 800ed00:	bf00      	nop
 800ed02:	3714      	adds	r7, #20
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr
 800ed0c:	20013b60 	.word	0x20013b60
 800ed10:	20013bbc 	.word	0x20013bbc

0800ed14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ed14:	b480      	push	{r7}
 800ed16:	b083      	sub	sp, #12
 800ed18:	af00      	add	r7, sp, #0
 800ed1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	f103 0208 	add.w	r2, r3, #8
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	f04f 32ff 	mov.w	r2, #4294967295
 800ed2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f103 0208 	add.w	r2, r3, #8
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	f103 0208 	add.w	r2, r3, #8
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	2200      	movs	r2, #0
 800ed46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ed48:	bf00      	nop
 800ed4a:	370c      	adds	r7, #12
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed52:	4770      	bx	lr

0800ed54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ed54:	b480      	push	{r7}
 800ed56:	b083      	sub	sp, #12
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2200      	movs	r2, #0
 800ed60:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ed62:	bf00      	nop
 800ed64:	370c      	adds	r7, #12
 800ed66:	46bd      	mov	sp, r7
 800ed68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6c:	4770      	bx	lr

0800ed6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ed6e:	b480      	push	{r7}
 800ed70:	b085      	sub	sp, #20
 800ed72:	af00      	add	r7, sp, #0
 800ed74:	6078      	str	r0, [r7, #4]
 800ed76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	685b      	ldr	r3, [r3, #4]
 800ed7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	68fa      	ldr	r2, [r7, #12]
 800ed82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	689a      	ldr	r2, [r3, #8]
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	689b      	ldr	r3, [r3, #8]
 800ed90:	683a      	ldr	r2, [r7, #0]
 800ed92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	683a      	ldr	r2, [r7, #0]
 800ed98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ed9a:	683b      	ldr	r3, [r7, #0]
 800ed9c:	687a      	ldr	r2, [r7, #4]
 800ed9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	1c5a      	adds	r2, r3, #1
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	601a      	str	r2, [r3, #0]
}
 800edaa:	bf00      	nop
 800edac:	3714      	adds	r7, #20
 800edae:	46bd      	mov	sp, r7
 800edb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb4:	4770      	bx	lr

0800edb6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800edb6:	b480      	push	{r7}
 800edb8:	b085      	sub	sp, #20
 800edba:	af00      	add	r7, sp, #0
 800edbc:	6078      	str	r0, [r7, #4]
 800edbe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edcc:	d103      	bne.n	800edd6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	691b      	ldr	r3, [r3, #16]
 800edd2:	60fb      	str	r3, [r7, #12]
 800edd4:	e00c      	b.n	800edf0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	3308      	adds	r3, #8
 800edda:	60fb      	str	r3, [r7, #12]
 800eddc:	e002      	b.n	800ede4 <vListInsert+0x2e>
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	685b      	ldr	r3, [r3, #4]
 800ede2:	60fb      	str	r3, [r7, #12]
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	685b      	ldr	r3, [r3, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	68ba      	ldr	r2, [r7, #8]
 800edec:	429a      	cmp	r2, r3
 800edee:	d2f6      	bcs.n	800edde <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	685a      	ldr	r2, [r3, #4]
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	685b      	ldr	r3, [r3, #4]
 800edfc:	683a      	ldr	r2, [r7, #0]
 800edfe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ee00:	683b      	ldr	r3, [r7, #0]
 800ee02:	68fa      	ldr	r2, [r7, #12]
 800ee04:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	683a      	ldr	r2, [r7, #0]
 800ee0a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	687a      	ldr	r2, [r7, #4]
 800ee10:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	1c5a      	adds	r2, r3, #1
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	601a      	str	r2, [r3, #0]
}
 800ee1c:	bf00      	nop
 800ee1e:	3714      	adds	r7, #20
 800ee20:	46bd      	mov	sp, r7
 800ee22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee26:	4770      	bx	lr

0800ee28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ee28:	b480      	push	{r7}
 800ee2a:	b085      	sub	sp, #20
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	691b      	ldr	r3, [r3, #16]
 800ee34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	685b      	ldr	r3, [r3, #4]
 800ee3a:	687a      	ldr	r2, [r7, #4]
 800ee3c:	6892      	ldr	r2, [r2, #8]
 800ee3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	689b      	ldr	r3, [r3, #8]
 800ee44:	687a      	ldr	r2, [r7, #4]
 800ee46:	6852      	ldr	r2, [r2, #4]
 800ee48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	685b      	ldr	r3, [r3, #4]
 800ee4e:	687a      	ldr	r2, [r7, #4]
 800ee50:	429a      	cmp	r2, r3
 800ee52:	d103      	bne.n	800ee5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	689a      	ldr	r2, [r3, #8]
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	1e5a      	subs	r2, r3, #1
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3714      	adds	r7, #20
 800ee74:	46bd      	mov	sp, r7
 800ee76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7a:	4770      	bx	lr

0800ee7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b084      	sub	sp, #16
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d10d      	bne.n	800eeac <xQueueGenericReset+0x30>
	__asm volatile
 800ee90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee94:	b672      	cpsid	i
 800ee96:	f383 8811 	msr	BASEPRI, r3
 800ee9a:	f3bf 8f6f 	isb	sy
 800ee9e:	f3bf 8f4f 	dsb	sy
 800eea2:	b662      	cpsie	i
 800eea4:	60bb      	str	r3, [r7, #8]
}
 800eea6:	bf00      	nop
 800eea8:	bf00      	nop
 800eeaa:	e7fd      	b.n	800eea8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800eeac:	f002 fd46 	bl	801193c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	681a      	ldr	r2, [r3, #0]
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eeb8:	68f9      	ldr	r1, [r7, #12]
 800eeba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800eebc:	fb01 f303 	mul.w	r3, r1, r3
 800eec0:	441a      	add	r2, r3
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	2200      	movs	r2, #0
 800eeca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	681a      	ldr	r2, [r3, #0]
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	681a      	ldr	r2, [r3, #0]
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eedc:	3b01      	subs	r3, #1
 800eede:	68f9      	ldr	r1, [r7, #12]
 800eee0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800eee2:	fb01 f303 	mul.w	r3, r1, r3
 800eee6:	441a      	add	r2, r3
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	22ff      	movs	r2, #255	@ 0xff
 800eef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	22ff      	movs	r2, #255	@ 0xff
 800eef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d114      	bne.n	800ef2c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	691b      	ldr	r3, [r3, #16]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d01a      	beq.n	800ef40 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	3310      	adds	r3, #16
 800ef0e:	4618      	mov	r0, r3
 800ef10:	f001 fc18 	bl	8010744 <xTaskRemoveFromEventList>
 800ef14:	4603      	mov	r3, r0
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d012      	beq.n	800ef40 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ef1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ef50 <xQueueGenericReset+0xd4>)
 800ef1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef20:	601a      	str	r2, [r3, #0]
 800ef22:	f3bf 8f4f 	dsb	sy
 800ef26:	f3bf 8f6f 	isb	sy
 800ef2a:	e009      	b.n	800ef40 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	3310      	adds	r3, #16
 800ef30:	4618      	mov	r0, r3
 800ef32:	f7ff feef 	bl	800ed14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	3324      	adds	r3, #36	@ 0x24
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f7ff feea 	bl	800ed14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ef40:	f002 fd32 	bl	80119a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ef44:	2301      	movs	r3, #1
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	3710      	adds	r7, #16
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd80      	pop	{r7, pc}
 800ef4e:	bf00      	nop
 800ef50:	e000ed04 	.word	0xe000ed04

0800ef54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b08e      	sub	sp, #56	@ 0x38
 800ef58:	af02      	add	r7, sp, #8
 800ef5a:	60f8      	str	r0, [r7, #12]
 800ef5c:	60b9      	str	r1, [r7, #8]
 800ef5e:	607a      	str	r2, [r7, #4]
 800ef60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d10d      	bne.n	800ef84 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800ef68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef6c:	b672      	cpsid	i
 800ef6e:	f383 8811 	msr	BASEPRI, r3
 800ef72:	f3bf 8f6f 	isb	sy
 800ef76:	f3bf 8f4f 	dsb	sy
 800ef7a:	b662      	cpsie	i
 800ef7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ef7e:	bf00      	nop
 800ef80:	bf00      	nop
 800ef82:	e7fd      	b.n	800ef80 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d10d      	bne.n	800efa6 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800ef8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef8e:	b672      	cpsid	i
 800ef90:	f383 8811 	msr	BASEPRI, r3
 800ef94:	f3bf 8f6f 	isb	sy
 800ef98:	f3bf 8f4f 	dsb	sy
 800ef9c:	b662      	cpsie	i
 800ef9e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800efa0:	bf00      	nop
 800efa2:	bf00      	nop
 800efa4:	e7fd      	b.n	800efa2 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d002      	beq.n	800efb2 <xQueueGenericCreateStatic+0x5e>
 800efac:	68bb      	ldr	r3, [r7, #8]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d001      	beq.n	800efb6 <xQueueGenericCreateStatic+0x62>
 800efb2:	2301      	movs	r3, #1
 800efb4:	e000      	b.n	800efb8 <xQueueGenericCreateStatic+0x64>
 800efb6:	2300      	movs	r3, #0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d10d      	bne.n	800efd8 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800efbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efc0:	b672      	cpsid	i
 800efc2:	f383 8811 	msr	BASEPRI, r3
 800efc6:	f3bf 8f6f 	isb	sy
 800efca:	f3bf 8f4f 	dsb	sy
 800efce:	b662      	cpsie	i
 800efd0:	623b      	str	r3, [r7, #32]
}
 800efd2:	bf00      	nop
 800efd4:	bf00      	nop
 800efd6:	e7fd      	b.n	800efd4 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d102      	bne.n	800efe4 <xQueueGenericCreateStatic+0x90>
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d101      	bne.n	800efe8 <xQueueGenericCreateStatic+0x94>
 800efe4:	2301      	movs	r3, #1
 800efe6:	e000      	b.n	800efea <xQueueGenericCreateStatic+0x96>
 800efe8:	2300      	movs	r3, #0
 800efea:	2b00      	cmp	r3, #0
 800efec:	d10d      	bne.n	800f00a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800efee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eff2:	b672      	cpsid	i
 800eff4:	f383 8811 	msr	BASEPRI, r3
 800eff8:	f3bf 8f6f 	isb	sy
 800effc:	f3bf 8f4f 	dsb	sy
 800f000:	b662      	cpsie	i
 800f002:	61fb      	str	r3, [r7, #28]
}
 800f004:	bf00      	nop
 800f006:	bf00      	nop
 800f008:	e7fd      	b.n	800f006 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f00a:	2350      	movs	r3, #80	@ 0x50
 800f00c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	2b50      	cmp	r3, #80	@ 0x50
 800f012:	d00d      	beq.n	800f030 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800f014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f018:	b672      	cpsid	i
 800f01a:	f383 8811 	msr	BASEPRI, r3
 800f01e:	f3bf 8f6f 	isb	sy
 800f022:	f3bf 8f4f 	dsb	sy
 800f026:	b662      	cpsie	i
 800f028:	61bb      	str	r3, [r7, #24]
}
 800f02a:	bf00      	nop
 800f02c:	bf00      	nop
 800f02e:	e7fd      	b.n	800f02c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f030:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f032:	683b      	ldr	r3, [r7, #0]
 800f034:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d00d      	beq.n	800f058 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f03e:	2201      	movs	r2, #1
 800f040:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f044:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f04a:	9300      	str	r3, [sp, #0]
 800f04c:	4613      	mov	r3, r2
 800f04e:	687a      	ldr	r2, [r7, #4]
 800f050:	68b9      	ldr	r1, [r7, #8]
 800f052:	68f8      	ldr	r0, [r7, #12]
 800f054:	f000 f848 	bl	800f0e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f05a:	4618      	mov	r0, r3
 800f05c:	3730      	adds	r7, #48	@ 0x30
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}

0800f062 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f062:	b580      	push	{r7, lr}
 800f064:	b08a      	sub	sp, #40	@ 0x28
 800f066:	af02      	add	r7, sp, #8
 800f068:	60f8      	str	r0, [r7, #12]
 800f06a:	60b9      	str	r1, [r7, #8]
 800f06c:	4613      	mov	r3, r2
 800f06e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d10d      	bne.n	800f092 <xQueueGenericCreate+0x30>
	__asm volatile
 800f076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f07a:	b672      	cpsid	i
 800f07c:	f383 8811 	msr	BASEPRI, r3
 800f080:	f3bf 8f6f 	isb	sy
 800f084:	f3bf 8f4f 	dsb	sy
 800f088:	b662      	cpsie	i
 800f08a:	613b      	str	r3, [r7, #16]
}
 800f08c:	bf00      	nop
 800f08e:	bf00      	nop
 800f090:	e7fd      	b.n	800f08e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f092:	68bb      	ldr	r3, [r7, #8]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d102      	bne.n	800f09e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f098:	2300      	movs	r3, #0
 800f09a:	61fb      	str	r3, [r7, #28]
 800f09c:	e004      	b.n	800f0a8 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	68ba      	ldr	r2, [r7, #8]
 800f0a2:	fb02 f303 	mul.w	r3, r2, r3
 800f0a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f0a8:	69fb      	ldr	r3, [r7, #28]
 800f0aa:	3350      	adds	r3, #80	@ 0x50
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	f002 fd73 	bl	8011b98 <pvPortMalloc>
 800f0b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f0b4:	69bb      	ldr	r3, [r7, #24]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d011      	beq.n	800f0de <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f0ba:	69bb      	ldr	r3, [r7, #24]
 800f0bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	3350      	adds	r3, #80	@ 0x50
 800f0c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f0c4:	69bb      	ldr	r3, [r7, #24]
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f0cc:	79fa      	ldrb	r2, [r7, #7]
 800f0ce:	69bb      	ldr	r3, [r7, #24]
 800f0d0:	9300      	str	r3, [sp, #0]
 800f0d2:	4613      	mov	r3, r2
 800f0d4:	697a      	ldr	r2, [r7, #20]
 800f0d6:	68b9      	ldr	r1, [r7, #8]
 800f0d8:	68f8      	ldr	r0, [r7, #12]
 800f0da:	f000 f805 	bl	800f0e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f0de:	69bb      	ldr	r3, [r7, #24]
	}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3720      	adds	r7, #32
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}

0800f0e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b084      	sub	sp, #16
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	60f8      	str	r0, [r7, #12]
 800f0f0:	60b9      	str	r1, [r7, #8]
 800f0f2:	607a      	str	r2, [r7, #4]
 800f0f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f0f6:	68bb      	ldr	r3, [r7, #8]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d103      	bne.n	800f104 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f0fc:	69bb      	ldr	r3, [r7, #24]
 800f0fe:	69ba      	ldr	r2, [r7, #24]
 800f100:	601a      	str	r2, [r3, #0]
 800f102:	e002      	b.n	800f10a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f104:	69bb      	ldr	r3, [r7, #24]
 800f106:	687a      	ldr	r2, [r7, #4]
 800f108:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f10a:	69bb      	ldr	r3, [r7, #24]
 800f10c:	68fa      	ldr	r2, [r7, #12]
 800f10e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f110:	69bb      	ldr	r3, [r7, #24]
 800f112:	68ba      	ldr	r2, [r7, #8]
 800f114:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f116:	2101      	movs	r1, #1
 800f118:	69b8      	ldr	r0, [r7, #24]
 800f11a:	f7ff feaf 	bl	800ee7c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f11e:	69bb      	ldr	r3, [r7, #24]
 800f120:	78fa      	ldrb	r2, [r7, #3]
 800f122:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f126:	bf00      	nop
 800f128:	3710      	adds	r7, #16
 800f12a:	46bd      	mov	sp, r7
 800f12c:	bd80      	pop	{r7, pc}

0800f12e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f12e:	b580      	push	{r7, lr}
 800f130:	b082      	sub	sp, #8
 800f132:	af00      	add	r7, sp, #0
 800f134:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d00e      	beq.n	800f15a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	2200      	movs	r2, #0
 800f140:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2200      	movs	r2, #0
 800f146:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2200      	movs	r2, #0
 800f14c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f14e:	2300      	movs	r3, #0
 800f150:	2200      	movs	r2, #0
 800f152:	2100      	movs	r1, #0
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 f8a7 	bl	800f2a8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f15a:	bf00      	nop
 800f15c:	3708      	adds	r7, #8
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}

0800f162 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f162:	b580      	push	{r7, lr}
 800f164:	b086      	sub	sp, #24
 800f166:	af00      	add	r7, sp, #0
 800f168:	4603      	mov	r3, r0
 800f16a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f16c:	2301      	movs	r3, #1
 800f16e:	617b      	str	r3, [r7, #20]
 800f170:	2300      	movs	r3, #0
 800f172:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f174:	79fb      	ldrb	r3, [r7, #7]
 800f176:	461a      	mov	r2, r3
 800f178:	6939      	ldr	r1, [r7, #16]
 800f17a:	6978      	ldr	r0, [r7, #20]
 800f17c:	f7ff ff71 	bl	800f062 <xQueueGenericCreate>
 800f180:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f182:	68f8      	ldr	r0, [r7, #12]
 800f184:	f7ff ffd3 	bl	800f12e <prvInitialiseMutex>

		return xNewQueue;
 800f188:	68fb      	ldr	r3, [r7, #12]
	}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3718      	adds	r7, #24
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}

0800f192 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f192:	b580      	push	{r7, lr}
 800f194:	b088      	sub	sp, #32
 800f196:	af02      	add	r7, sp, #8
 800f198:	4603      	mov	r3, r0
 800f19a:	6039      	str	r1, [r7, #0]
 800f19c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f19e:	2301      	movs	r3, #1
 800f1a0:	617b      	str	r3, [r7, #20]
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f1a6:	79fb      	ldrb	r3, [r7, #7]
 800f1a8:	9300      	str	r3, [sp, #0]
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	2200      	movs	r2, #0
 800f1ae:	6939      	ldr	r1, [r7, #16]
 800f1b0:	6978      	ldr	r0, [r7, #20]
 800f1b2:	f7ff fecf 	bl	800ef54 <xQueueGenericCreateStatic>
 800f1b6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f1b8:	68f8      	ldr	r0, [r7, #12]
 800f1ba:	f7ff ffb8 	bl	800f12e <prvInitialiseMutex>

		return xNewQueue;
 800f1be:	68fb      	ldr	r3, [r7, #12]
	}
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	3718      	adds	r7, #24
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bd80      	pop	{r7, pc}

0800f1c8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800f1c8:	b590      	push	{r4, r7, lr}
 800f1ca:	b087      	sub	sp, #28
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f1d4:	693b      	ldr	r3, [r7, #16]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d10d      	bne.n	800f1f6 <xQueueGiveMutexRecursive+0x2e>
	__asm volatile
 800f1da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1de:	b672      	cpsid	i
 800f1e0:	f383 8811 	msr	BASEPRI, r3
 800f1e4:	f3bf 8f6f 	isb	sy
 800f1e8:	f3bf 8f4f 	dsb	sy
 800f1ec:	b662      	cpsie	i
 800f1ee:	60fb      	str	r3, [r7, #12]
}
 800f1f0:	bf00      	nop
 800f1f2:	bf00      	nop
 800f1f4:	e7fd      	b.n	800f1f2 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f1f6:	693b      	ldr	r3, [r7, #16]
 800f1f8:	689c      	ldr	r4, [r3, #8]
 800f1fa:	f001 fc95 	bl	8010b28 <xTaskGetCurrentTaskHandle>
 800f1fe:	4603      	mov	r3, r0
 800f200:	429c      	cmp	r4, r3
 800f202:	d111      	bne.n	800f228 <xQueueGiveMutexRecursive+0x60>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800f204:	693b      	ldr	r3, [r7, #16]
 800f206:	68db      	ldr	r3, [r3, #12]
 800f208:	1e5a      	subs	r2, r3, #1
 800f20a:	693b      	ldr	r3, [r7, #16]
 800f20c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800f20e:	693b      	ldr	r3, [r7, #16]
 800f210:	68db      	ldr	r3, [r3, #12]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d105      	bne.n	800f222 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800f216:	2300      	movs	r3, #0
 800f218:	2200      	movs	r2, #0
 800f21a:	2100      	movs	r1, #0
 800f21c:	6938      	ldr	r0, [r7, #16]
 800f21e:	f000 f843 	bl	800f2a8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800f222:	2301      	movs	r3, #1
 800f224:	617b      	str	r3, [r7, #20]
 800f226:	e001      	b.n	800f22c <xQueueGiveMutexRecursive+0x64>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800f228:	2300      	movs	r3, #0
 800f22a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800f22c:	697b      	ldr	r3, [r7, #20]
	}
 800f22e:	4618      	mov	r0, r3
 800f230:	371c      	adds	r7, #28
 800f232:	46bd      	mov	sp, r7
 800f234:	bd90      	pop	{r4, r7, pc}

0800f236 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800f236:	b590      	push	{r4, r7, lr}
 800f238:	b087      	sub	sp, #28
 800f23a:	af00      	add	r7, sp, #0
 800f23c:	6078      	str	r0, [r7, #4]
 800f23e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f244:	693b      	ldr	r3, [r7, #16]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d10d      	bne.n	800f266 <xQueueTakeMutexRecursive+0x30>
	__asm volatile
 800f24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f24e:	b672      	cpsid	i
 800f250:	f383 8811 	msr	BASEPRI, r3
 800f254:	f3bf 8f6f 	isb	sy
 800f258:	f3bf 8f4f 	dsb	sy
 800f25c:	b662      	cpsie	i
 800f25e:	60fb      	str	r3, [r7, #12]
}
 800f260:	bf00      	nop
 800f262:	bf00      	nop
 800f264:	e7fd      	b.n	800f262 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f266:	693b      	ldr	r3, [r7, #16]
 800f268:	689c      	ldr	r4, [r3, #8]
 800f26a:	f001 fc5d 	bl	8010b28 <xTaskGetCurrentTaskHandle>
 800f26e:	4603      	mov	r3, r0
 800f270:	429c      	cmp	r4, r3
 800f272:	d107      	bne.n	800f284 <xQueueTakeMutexRecursive+0x4e>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	68db      	ldr	r3, [r3, #12]
 800f278:	1c5a      	adds	r2, r3, #1
 800f27a:	693b      	ldr	r3, [r7, #16]
 800f27c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800f27e:	2301      	movs	r3, #1
 800f280:	617b      	str	r3, [r7, #20]
 800f282:	e00c      	b.n	800f29e <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800f284:	6839      	ldr	r1, [r7, #0]
 800f286:	6938      	ldr	r0, [r7, #16]
 800f288:	f000 faa4 	bl	800f7d4 <xQueueSemaphoreTake>
 800f28c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800f28e:	697b      	ldr	r3, [r7, #20]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d004      	beq.n	800f29e <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f294:	693b      	ldr	r3, [r7, #16]
 800f296:	68db      	ldr	r3, [r3, #12]
 800f298:	1c5a      	adds	r2, r3, #1
 800f29a:	693b      	ldr	r3, [r7, #16]
 800f29c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800f29e:	697b      	ldr	r3, [r7, #20]
	}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	371c      	adds	r7, #28
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	bd90      	pop	{r4, r7, pc}

0800f2a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b08e      	sub	sp, #56	@ 0x38
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	60f8      	str	r0, [r7, #12]
 800f2b0:	60b9      	str	r1, [r7, #8]
 800f2b2:	607a      	str	r2, [r7, #4]
 800f2b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d10d      	bne.n	800f2e0 <xQueueGenericSend+0x38>
	__asm volatile
 800f2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2c8:	b672      	cpsid	i
 800f2ca:	f383 8811 	msr	BASEPRI, r3
 800f2ce:	f3bf 8f6f 	isb	sy
 800f2d2:	f3bf 8f4f 	dsb	sy
 800f2d6:	b662      	cpsie	i
 800f2d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f2da:	bf00      	nop
 800f2dc:	bf00      	nop
 800f2de:	e7fd      	b.n	800f2dc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d103      	bne.n	800f2ee <xQueueGenericSend+0x46>
 800f2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d101      	bne.n	800f2f2 <xQueueGenericSend+0x4a>
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	e000      	b.n	800f2f4 <xQueueGenericSend+0x4c>
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d10d      	bne.n	800f314 <xQueueGenericSend+0x6c>
	__asm volatile
 800f2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2fc:	b672      	cpsid	i
 800f2fe:	f383 8811 	msr	BASEPRI, r3
 800f302:	f3bf 8f6f 	isb	sy
 800f306:	f3bf 8f4f 	dsb	sy
 800f30a:	b662      	cpsie	i
 800f30c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f30e:	bf00      	nop
 800f310:	bf00      	nop
 800f312:	e7fd      	b.n	800f310 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	2b02      	cmp	r3, #2
 800f318:	d103      	bne.n	800f322 <xQueueGenericSend+0x7a>
 800f31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f31c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f31e:	2b01      	cmp	r3, #1
 800f320:	d101      	bne.n	800f326 <xQueueGenericSend+0x7e>
 800f322:	2301      	movs	r3, #1
 800f324:	e000      	b.n	800f328 <xQueueGenericSend+0x80>
 800f326:	2300      	movs	r3, #0
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d10d      	bne.n	800f348 <xQueueGenericSend+0xa0>
	__asm volatile
 800f32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f330:	b672      	cpsid	i
 800f332:	f383 8811 	msr	BASEPRI, r3
 800f336:	f3bf 8f6f 	isb	sy
 800f33a:	f3bf 8f4f 	dsb	sy
 800f33e:	b662      	cpsie	i
 800f340:	623b      	str	r3, [r7, #32]
}
 800f342:	bf00      	nop
 800f344:	bf00      	nop
 800f346:	e7fd      	b.n	800f344 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f348:	f001 fbfe 	bl	8010b48 <xTaskGetSchedulerState>
 800f34c:	4603      	mov	r3, r0
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d102      	bne.n	800f358 <xQueueGenericSend+0xb0>
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d101      	bne.n	800f35c <xQueueGenericSend+0xb4>
 800f358:	2301      	movs	r3, #1
 800f35a:	e000      	b.n	800f35e <xQueueGenericSend+0xb6>
 800f35c:	2300      	movs	r3, #0
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d10d      	bne.n	800f37e <xQueueGenericSend+0xd6>
	__asm volatile
 800f362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f366:	b672      	cpsid	i
 800f368:	f383 8811 	msr	BASEPRI, r3
 800f36c:	f3bf 8f6f 	isb	sy
 800f370:	f3bf 8f4f 	dsb	sy
 800f374:	b662      	cpsie	i
 800f376:	61fb      	str	r3, [r7, #28]
}
 800f378:	bf00      	nop
 800f37a:	bf00      	nop
 800f37c:	e7fd      	b.n	800f37a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f37e:	f002 fadd 	bl	801193c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f38a:	429a      	cmp	r2, r3
 800f38c:	d302      	bcc.n	800f394 <xQueueGenericSend+0xec>
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	2b02      	cmp	r3, #2
 800f392:	d129      	bne.n	800f3e8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f394:	683a      	ldr	r2, [r7, #0]
 800f396:	68b9      	ldr	r1, [r7, #8]
 800f398:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f39a:	f000 fb4b 	bl	800fa34 <prvCopyDataToQueue>
 800f39e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d010      	beq.n	800f3ca <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3aa:	3324      	adds	r3, #36	@ 0x24
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	f001 f9c9 	bl	8010744 <xTaskRemoveFromEventList>
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d013      	beq.n	800f3e0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f3b8:	4b3f      	ldr	r3, [pc, #252]	@ (800f4b8 <xQueueGenericSend+0x210>)
 800f3ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3be:	601a      	str	r2, [r3, #0]
 800f3c0:	f3bf 8f4f 	dsb	sy
 800f3c4:	f3bf 8f6f 	isb	sy
 800f3c8:	e00a      	b.n	800f3e0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d007      	beq.n	800f3e0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f3d0:	4b39      	ldr	r3, [pc, #228]	@ (800f4b8 <xQueueGenericSend+0x210>)
 800f3d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3d6:	601a      	str	r2, [r3, #0]
 800f3d8:	f3bf 8f4f 	dsb	sy
 800f3dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f3e0:	f002 fae2 	bl	80119a8 <vPortExitCritical>
				return pdPASS;
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	e063      	b.n	800f4b0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d103      	bne.n	800f3f6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f3ee:	f002 fadb 	bl	80119a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	e05c      	b.n	800f4b0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f3f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d106      	bne.n	800f40a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f3fc:	f107 0314 	add.w	r3, r7, #20
 800f400:	4618      	mov	r0, r3
 800f402:	f001 fa2f 	bl	8010864 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f406:	2301      	movs	r3, #1
 800f408:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f40a:	f002 facd 	bl	80119a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f40e:	f000 ff57 	bl	80102c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f412:	f002 fa93 	bl	801193c <vPortEnterCritical>
 800f416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f418:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f41c:	b25b      	sxtb	r3, r3
 800f41e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f422:	d103      	bne.n	800f42c <xQueueGenericSend+0x184>
 800f424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f426:	2200      	movs	r2, #0
 800f428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f42e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f432:	b25b      	sxtb	r3, r3
 800f434:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f438:	d103      	bne.n	800f442 <xQueueGenericSend+0x19a>
 800f43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f43c:	2200      	movs	r2, #0
 800f43e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f442:	f002 fab1 	bl	80119a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f446:	1d3a      	adds	r2, r7, #4
 800f448:	f107 0314 	add.w	r3, r7, #20
 800f44c:	4611      	mov	r1, r2
 800f44e:	4618      	mov	r0, r3
 800f450:	f001 fa1e 	bl	8010890 <xTaskCheckForTimeOut>
 800f454:	4603      	mov	r3, r0
 800f456:	2b00      	cmp	r3, #0
 800f458:	d124      	bne.n	800f4a4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f45a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f45c:	f000 fbe2 	bl	800fc24 <prvIsQueueFull>
 800f460:	4603      	mov	r3, r0
 800f462:	2b00      	cmp	r3, #0
 800f464:	d018      	beq.n	800f498 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f468:	3310      	adds	r3, #16
 800f46a:	687a      	ldr	r2, [r7, #4]
 800f46c:	4611      	mov	r1, r2
 800f46e:	4618      	mov	r0, r3
 800f470:	f001 f912 	bl	8010698 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f476:	f000 fb6d 	bl	800fb54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f47a:	f000 ff2f 	bl	80102dc <xTaskResumeAll>
 800f47e:	4603      	mov	r3, r0
 800f480:	2b00      	cmp	r3, #0
 800f482:	f47f af7c 	bne.w	800f37e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800f486:	4b0c      	ldr	r3, [pc, #48]	@ (800f4b8 <xQueueGenericSend+0x210>)
 800f488:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f48c:	601a      	str	r2, [r3, #0]
 800f48e:	f3bf 8f4f 	dsb	sy
 800f492:	f3bf 8f6f 	isb	sy
 800f496:	e772      	b.n	800f37e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f498:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f49a:	f000 fb5b 	bl	800fb54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f49e:	f000 ff1d 	bl	80102dc <xTaskResumeAll>
 800f4a2:	e76c      	b.n	800f37e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f4a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4a6:	f000 fb55 	bl	800fb54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f4aa:	f000 ff17 	bl	80102dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f4ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	3738      	adds	r7, #56	@ 0x38
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	bd80      	pop	{r7, pc}
 800f4b8:	e000ed04 	.word	0xe000ed04

0800f4bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b08e      	sub	sp, #56	@ 0x38
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	60f8      	str	r0, [r7, #12]
 800f4c4:	60b9      	str	r1, [r7, #8]
 800f4c6:	607a      	str	r2, [r7, #4]
 800f4c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d10d      	bne.n	800f4f0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800f4d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4d8:	b672      	cpsid	i
 800f4da:	f383 8811 	msr	BASEPRI, r3
 800f4de:	f3bf 8f6f 	isb	sy
 800f4e2:	f3bf 8f4f 	dsb	sy
 800f4e6:	b662      	cpsie	i
 800f4e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f4ea:	bf00      	nop
 800f4ec:	bf00      	nop
 800f4ee:	e7fd      	b.n	800f4ec <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d103      	bne.n	800f4fe <xQueueGenericSendFromISR+0x42>
 800f4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d101      	bne.n	800f502 <xQueueGenericSendFromISR+0x46>
 800f4fe:	2301      	movs	r3, #1
 800f500:	e000      	b.n	800f504 <xQueueGenericSendFromISR+0x48>
 800f502:	2300      	movs	r3, #0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d10d      	bne.n	800f524 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800f508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f50c:	b672      	cpsid	i
 800f50e:	f383 8811 	msr	BASEPRI, r3
 800f512:	f3bf 8f6f 	isb	sy
 800f516:	f3bf 8f4f 	dsb	sy
 800f51a:	b662      	cpsie	i
 800f51c:	623b      	str	r3, [r7, #32]
}
 800f51e:	bf00      	nop
 800f520:	bf00      	nop
 800f522:	e7fd      	b.n	800f520 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	2b02      	cmp	r3, #2
 800f528:	d103      	bne.n	800f532 <xQueueGenericSendFromISR+0x76>
 800f52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f52e:	2b01      	cmp	r3, #1
 800f530:	d101      	bne.n	800f536 <xQueueGenericSendFromISR+0x7a>
 800f532:	2301      	movs	r3, #1
 800f534:	e000      	b.n	800f538 <xQueueGenericSendFromISR+0x7c>
 800f536:	2300      	movs	r3, #0
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d10d      	bne.n	800f558 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800f53c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f540:	b672      	cpsid	i
 800f542:	f383 8811 	msr	BASEPRI, r3
 800f546:	f3bf 8f6f 	isb	sy
 800f54a:	f3bf 8f4f 	dsb	sy
 800f54e:	b662      	cpsie	i
 800f550:	61fb      	str	r3, [r7, #28]
}
 800f552:	bf00      	nop
 800f554:	bf00      	nop
 800f556:	e7fd      	b.n	800f554 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f558:	f002 fad8 	bl	8011b0c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f55c:	f3ef 8211 	mrs	r2, BASEPRI
 800f560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f564:	b672      	cpsid	i
 800f566:	f383 8811 	msr	BASEPRI, r3
 800f56a:	f3bf 8f6f 	isb	sy
 800f56e:	f3bf 8f4f 	dsb	sy
 800f572:	b662      	cpsie	i
 800f574:	61ba      	str	r2, [r7, #24]
 800f576:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f578:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f57a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f57e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f584:	429a      	cmp	r2, r3
 800f586:	d302      	bcc.n	800f58e <xQueueGenericSendFromISR+0xd2>
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	2b02      	cmp	r3, #2
 800f58c:	d12c      	bne.n	800f5e8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f590:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f594:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f598:	683a      	ldr	r2, [r7, #0]
 800f59a:	68b9      	ldr	r1, [r7, #8]
 800f59c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f59e:	f000 fa49 	bl	800fa34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f5a2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800f5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5aa:	d112      	bne.n	800f5d2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d016      	beq.n	800f5e2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f5b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5b6:	3324      	adds	r3, #36	@ 0x24
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	f001 f8c3 	bl	8010744 <xTaskRemoveFromEventList>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d00e      	beq.n	800f5e2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d00b      	beq.n	800f5e2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	2201      	movs	r2, #1
 800f5ce:	601a      	str	r2, [r3, #0]
 800f5d0:	e007      	b.n	800f5e2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f5d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f5d6:	3301      	adds	r3, #1
 800f5d8:	b2db      	uxtb	r3, r3
 800f5da:	b25a      	sxtb	r2, r3
 800f5dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f5e2:	2301      	movs	r3, #1
 800f5e4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800f5e6:	e001      	b.n	800f5ec <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5ee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f5f0:	693b      	ldr	r3, [r7, #16]
 800f5f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f5f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f5f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	3738      	adds	r7, #56	@ 0x38
 800f5fe:	46bd      	mov	sp, r7
 800f600:	bd80      	pop	{r7, pc}
	...

0800f604 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b08c      	sub	sp, #48	@ 0x30
 800f608:	af00      	add	r7, sp, #0
 800f60a:	60f8      	str	r0, [r7, #12]
 800f60c:	60b9      	str	r1, [r7, #8]
 800f60e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f610:	2300      	movs	r3, #0
 800f612:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d10d      	bne.n	800f63a <xQueueReceive+0x36>
	__asm volatile
 800f61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f622:	b672      	cpsid	i
 800f624:	f383 8811 	msr	BASEPRI, r3
 800f628:	f3bf 8f6f 	isb	sy
 800f62c:	f3bf 8f4f 	dsb	sy
 800f630:	b662      	cpsie	i
 800f632:	623b      	str	r3, [r7, #32]
}
 800f634:	bf00      	nop
 800f636:	bf00      	nop
 800f638:	e7fd      	b.n	800f636 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d103      	bne.n	800f648 <xQueueReceive+0x44>
 800f640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f644:	2b00      	cmp	r3, #0
 800f646:	d101      	bne.n	800f64c <xQueueReceive+0x48>
 800f648:	2301      	movs	r3, #1
 800f64a:	e000      	b.n	800f64e <xQueueReceive+0x4a>
 800f64c:	2300      	movs	r3, #0
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d10d      	bne.n	800f66e <xQueueReceive+0x6a>
	__asm volatile
 800f652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f656:	b672      	cpsid	i
 800f658:	f383 8811 	msr	BASEPRI, r3
 800f65c:	f3bf 8f6f 	isb	sy
 800f660:	f3bf 8f4f 	dsb	sy
 800f664:	b662      	cpsie	i
 800f666:	61fb      	str	r3, [r7, #28]
}
 800f668:	bf00      	nop
 800f66a:	bf00      	nop
 800f66c:	e7fd      	b.n	800f66a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f66e:	f001 fa6b 	bl	8010b48 <xTaskGetSchedulerState>
 800f672:	4603      	mov	r3, r0
 800f674:	2b00      	cmp	r3, #0
 800f676:	d102      	bne.n	800f67e <xQueueReceive+0x7a>
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d101      	bne.n	800f682 <xQueueReceive+0x7e>
 800f67e:	2301      	movs	r3, #1
 800f680:	e000      	b.n	800f684 <xQueueReceive+0x80>
 800f682:	2300      	movs	r3, #0
 800f684:	2b00      	cmp	r3, #0
 800f686:	d10d      	bne.n	800f6a4 <xQueueReceive+0xa0>
	__asm volatile
 800f688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f68c:	b672      	cpsid	i
 800f68e:	f383 8811 	msr	BASEPRI, r3
 800f692:	f3bf 8f6f 	isb	sy
 800f696:	f3bf 8f4f 	dsb	sy
 800f69a:	b662      	cpsie	i
 800f69c:	61bb      	str	r3, [r7, #24]
}
 800f69e:	bf00      	nop
 800f6a0:	bf00      	nop
 800f6a2:	e7fd      	b.n	800f6a0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f6a4:	f002 f94a 	bl	801193c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d01f      	beq.n	800f6f4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f6b4:	68b9      	ldr	r1, [r7, #8]
 800f6b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f6b8:	f000 fa26 	bl	800fb08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6be:	1e5a      	subs	r2, r3, #1
 800f6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6c6:	691b      	ldr	r3, [r3, #16]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d00f      	beq.n	800f6ec <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ce:	3310      	adds	r3, #16
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f001 f837 	bl	8010744 <xTaskRemoveFromEventList>
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d007      	beq.n	800f6ec <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f6dc:	4b3c      	ldr	r3, [pc, #240]	@ (800f7d0 <xQueueReceive+0x1cc>)
 800f6de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6e2:	601a      	str	r2, [r3, #0]
 800f6e4:	f3bf 8f4f 	dsb	sy
 800f6e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f6ec:	f002 f95c 	bl	80119a8 <vPortExitCritical>
				return pdPASS;
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	e069      	b.n	800f7c8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d103      	bne.n	800f702 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f6fa:	f002 f955 	bl	80119a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f6fe:	2300      	movs	r3, #0
 800f700:	e062      	b.n	800f7c8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f704:	2b00      	cmp	r3, #0
 800f706:	d106      	bne.n	800f716 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f708:	f107 0310 	add.w	r3, r7, #16
 800f70c:	4618      	mov	r0, r3
 800f70e:	f001 f8a9 	bl	8010864 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f712:	2301      	movs	r3, #1
 800f714:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f716:	f002 f947 	bl	80119a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f71a:	f000 fdd1 	bl	80102c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f71e:	f002 f90d 	bl	801193c <vPortEnterCritical>
 800f722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f728:	b25b      	sxtb	r3, r3
 800f72a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f72e:	d103      	bne.n	800f738 <xQueueReceive+0x134>
 800f730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f732:	2200      	movs	r2, #0
 800f734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f73a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f73e:	b25b      	sxtb	r3, r3
 800f740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f744:	d103      	bne.n	800f74e <xQueueReceive+0x14a>
 800f746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f748:	2200      	movs	r2, #0
 800f74a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f74e:	f002 f92b 	bl	80119a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f752:	1d3a      	adds	r2, r7, #4
 800f754:	f107 0310 	add.w	r3, r7, #16
 800f758:	4611      	mov	r1, r2
 800f75a:	4618      	mov	r0, r3
 800f75c:	f001 f898 	bl	8010890 <xTaskCheckForTimeOut>
 800f760:	4603      	mov	r3, r0
 800f762:	2b00      	cmp	r3, #0
 800f764:	d123      	bne.n	800f7ae <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f768:	f000 fa46 	bl	800fbf8 <prvIsQueueEmpty>
 800f76c:	4603      	mov	r3, r0
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d017      	beq.n	800f7a2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f774:	3324      	adds	r3, #36	@ 0x24
 800f776:	687a      	ldr	r2, [r7, #4]
 800f778:	4611      	mov	r1, r2
 800f77a:	4618      	mov	r0, r3
 800f77c:	f000 ff8c 	bl	8010698 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f782:	f000 f9e7 	bl	800fb54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f786:	f000 fda9 	bl	80102dc <xTaskResumeAll>
 800f78a:	4603      	mov	r3, r0
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d189      	bne.n	800f6a4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800f790:	4b0f      	ldr	r3, [pc, #60]	@ (800f7d0 <xQueueReceive+0x1cc>)
 800f792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f796:	601a      	str	r2, [r3, #0]
 800f798:	f3bf 8f4f 	dsb	sy
 800f79c:	f3bf 8f6f 	isb	sy
 800f7a0:	e780      	b.n	800f6a4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f7a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f7a4:	f000 f9d6 	bl	800fb54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f7a8:	f000 fd98 	bl	80102dc <xTaskResumeAll>
 800f7ac:	e77a      	b.n	800f6a4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f7ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f7b0:	f000 f9d0 	bl	800fb54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f7b4:	f000 fd92 	bl	80102dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f7b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f7ba:	f000 fa1d 	bl	800fbf8 <prvIsQueueEmpty>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	f43f af6f 	beq.w	800f6a4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f7c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	3730      	adds	r7, #48	@ 0x30
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}
 800f7d0:	e000ed04 	.word	0xe000ed04

0800f7d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b08e      	sub	sp, #56	@ 0x38
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
 800f7dc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f7ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d10d      	bne.n	800f80c <xQueueSemaphoreTake+0x38>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7f4:	b672      	cpsid	i
 800f7f6:	f383 8811 	msr	BASEPRI, r3
 800f7fa:	f3bf 8f6f 	isb	sy
 800f7fe:	f3bf 8f4f 	dsb	sy
 800f802:	b662      	cpsie	i
 800f804:	623b      	str	r3, [r7, #32]
}
 800f806:	bf00      	nop
 800f808:	bf00      	nop
 800f80a:	e7fd      	b.n	800f808 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f80c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f80e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f810:	2b00      	cmp	r3, #0
 800f812:	d00d      	beq.n	800f830 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800f814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f818:	b672      	cpsid	i
 800f81a:	f383 8811 	msr	BASEPRI, r3
 800f81e:	f3bf 8f6f 	isb	sy
 800f822:	f3bf 8f4f 	dsb	sy
 800f826:	b662      	cpsie	i
 800f828:	61fb      	str	r3, [r7, #28]
}
 800f82a:	bf00      	nop
 800f82c:	bf00      	nop
 800f82e:	e7fd      	b.n	800f82c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f830:	f001 f98a 	bl	8010b48 <xTaskGetSchedulerState>
 800f834:	4603      	mov	r3, r0
 800f836:	2b00      	cmp	r3, #0
 800f838:	d102      	bne.n	800f840 <xQueueSemaphoreTake+0x6c>
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d101      	bne.n	800f844 <xQueueSemaphoreTake+0x70>
 800f840:	2301      	movs	r3, #1
 800f842:	e000      	b.n	800f846 <xQueueSemaphoreTake+0x72>
 800f844:	2300      	movs	r3, #0
 800f846:	2b00      	cmp	r3, #0
 800f848:	d10d      	bne.n	800f866 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800f84a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f84e:	b672      	cpsid	i
 800f850:	f383 8811 	msr	BASEPRI, r3
 800f854:	f3bf 8f6f 	isb	sy
 800f858:	f3bf 8f4f 	dsb	sy
 800f85c:	b662      	cpsie	i
 800f85e:	61bb      	str	r3, [r7, #24]
}
 800f860:	bf00      	nop
 800f862:	bf00      	nop
 800f864:	e7fd      	b.n	800f862 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f866:	f002 f869 	bl	801193c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f86a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f86c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f86e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f872:	2b00      	cmp	r3, #0
 800f874:	d024      	beq.n	800f8c0 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f878:	1e5a      	subs	r2, r3, #1
 800f87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f87c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	2b00      	cmp	r3, #0
 800f884:	d104      	bne.n	800f890 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f886:	f001 fae1 	bl	8010e4c <pvTaskIncrementMutexHeldCount>
 800f88a:	4602      	mov	r2, r0
 800f88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f88e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f892:	691b      	ldr	r3, [r3, #16]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d00f      	beq.n	800f8b8 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f89a:	3310      	adds	r3, #16
 800f89c:	4618      	mov	r0, r3
 800f89e:	f000 ff51 	bl	8010744 <xTaskRemoveFromEventList>
 800f8a2:	4603      	mov	r3, r0
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d007      	beq.n	800f8b8 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f8a8:	4b55      	ldr	r3, [pc, #340]	@ (800fa00 <xQueueSemaphoreTake+0x22c>)
 800f8aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8ae:	601a      	str	r2, [r3, #0]
 800f8b0:	f3bf 8f4f 	dsb	sy
 800f8b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f8b8:	f002 f876 	bl	80119a8 <vPortExitCritical>
				return pdPASS;
 800f8bc:	2301      	movs	r3, #1
 800f8be:	e09a      	b.n	800f9f6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d114      	bne.n	800f8f0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d00d      	beq.n	800f8e8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800f8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8d0:	b672      	cpsid	i
 800f8d2:	f383 8811 	msr	BASEPRI, r3
 800f8d6:	f3bf 8f6f 	isb	sy
 800f8da:	f3bf 8f4f 	dsb	sy
 800f8de:	b662      	cpsie	i
 800f8e0:	617b      	str	r3, [r7, #20]
}
 800f8e2:	bf00      	nop
 800f8e4:	bf00      	nop
 800f8e6:	e7fd      	b.n	800f8e4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f8e8:	f002 f85e 	bl	80119a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	e082      	b.n	800f9f6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d106      	bne.n	800f904 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f8f6:	f107 030c 	add.w	r3, r7, #12
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	f000 ffb2 	bl	8010864 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f900:	2301      	movs	r3, #1
 800f902:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f904:	f002 f850 	bl	80119a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f908:	f000 fcda 	bl	80102c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f90c:	f002 f816 	bl	801193c <vPortEnterCritical>
 800f910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f912:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f916:	b25b      	sxtb	r3, r3
 800f918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f91c:	d103      	bne.n	800f926 <xQueueSemaphoreTake+0x152>
 800f91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f920:	2200      	movs	r2, #0
 800f922:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f928:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f92c:	b25b      	sxtb	r3, r3
 800f92e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f932:	d103      	bne.n	800f93c <xQueueSemaphoreTake+0x168>
 800f934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f936:	2200      	movs	r2, #0
 800f938:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f93c:	f002 f834 	bl	80119a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f940:	463a      	mov	r2, r7
 800f942:	f107 030c 	add.w	r3, r7, #12
 800f946:	4611      	mov	r1, r2
 800f948:	4618      	mov	r0, r3
 800f94a:	f000 ffa1 	bl	8010890 <xTaskCheckForTimeOut>
 800f94e:	4603      	mov	r3, r0
 800f950:	2b00      	cmp	r3, #0
 800f952:	d132      	bne.n	800f9ba <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f954:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f956:	f000 f94f 	bl	800fbf8 <prvIsQueueEmpty>
 800f95a:	4603      	mov	r3, r0
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d026      	beq.n	800f9ae <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	2b00      	cmp	r3, #0
 800f966:	d109      	bne.n	800f97c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800f968:	f001 ffe8 	bl	801193c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f96e:	689b      	ldr	r3, [r3, #8]
 800f970:	4618      	mov	r0, r3
 800f972:	f001 f907 	bl	8010b84 <xTaskPriorityInherit>
 800f976:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f978:	f002 f816 	bl	80119a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f97e:	3324      	adds	r3, #36	@ 0x24
 800f980:	683a      	ldr	r2, [r7, #0]
 800f982:	4611      	mov	r1, r2
 800f984:	4618      	mov	r0, r3
 800f986:	f000 fe87 	bl	8010698 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f98a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f98c:	f000 f8e2 	bl	800fb54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f990:	f000 fca4 	bl	80102dc <xTaskResumeAll>
 800f994:	4603      	mov	r3, r0
 800f996:	2b00      	cmp	r3, #0
 800f998:	f47f af65 	bne.w	800f866 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800f99c:	4b18      	ldr	r3, [pc, #96]	@ (800fa00 <xQueueSemaphoreTake+0x22c>)
 800f99e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9a2:	601a      	str	r2, [r3, #0]
 800f9a4:	f3bf 8f4f 	dsb	sy
 800f9a8:	f3bf 8f6f 	isb	sy
 800f9ac:	e75b      	b.n	800f866 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f9ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9b0:	f000 f8d0 	bl	800fb54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f9b4:	f000 fc92 	bl	80102dc <xTaskResumeAll>
 800f9b8:	e755      	b.n	800f866 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f9ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9bc:	f000 f8ca 	bl	800fb54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f9c0:	f000 fc8c 	bl	80102dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9c6:	f000 f917 	bl	800fbf8 <prvIsQueueEmpty>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	f43f af4a 	beq.w	800f866 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d00d      	beq.n	800f9f4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800f9d8:	f001 ffb0 	bl	801193c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f9dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9de:	f000 f811 	bl	800fa04 <prvGetDisinheritPriorityAfterTimeout>
 800f9e2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f9e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9e6:	689b      	ldr	r3, [r3, #8]
 800f9e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	f001 f9a6 	bl	8010d3c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f9f0:	f001 ffda 	bl	80119a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f9f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	3738      	adds	r7, #56	@ 0x38
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}
 800f9fe:	bf00      	nop
 800fa00:	e000ed04 	.word	0xe000ed04

0800fa04 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800fa04:	b480      	push	{r7}
 800fa06:	b085      	sub	sp, #20
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d006      	beq.n	800fa22 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800fa1e:	60fb      	str	r3, [r7, #12]
 800fa20:	e001      	b.n	800fa26 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800fa22:	2300      	movs	r3, #0
 800fa24:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800fa26:	68fb      	ldr	r3, [r7, #12]
	}
 800fa28:	4618      	mov	r0, r3
 800fa2a:	3714      	adds	r7, #20
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa32:	4770      	bx	lr

0800fa34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b086      	sub	sp, #24
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	60f8      	str	r0, [r7, #12]
 800fa3c:	60b9      	str	r1, [r7, #8]
 800fa3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fa40:	2300      	movs	r3, #0
 800fa42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d10d      	bne.n	800fa6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d14d      	bne.n	800faf6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	689b      	ldr	r3, [r3, #8]
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f001 f8f8 	bl	8010c54 <xTaskPriorityDisinherit>
 800fa64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	609a      	str	r2, [r3, #8]
 800fa6c:	e043      	b.n	800faf6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d119      	bne.n	800faa8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	6858      	ldr	r0, [r3, #4]
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa7c:	461a      	mov	r2, r3
 800fa7e:	68b9      	ldr	r1, [r7, #8]
 800fa80:	f012 fd77 	bl	8022572 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	685a      	ldr	r2, [r3, #4]
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa8c:	441a      	add	r2, r3
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	685a      	ldr	r2, [r3, #4]
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	689b      	ldr	r3, [r3, #8]
 800fa9a:	429a      	cmp	r2, r3
 800fa9c:	d32b      	bcc.n	800faf6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	681a      	ldr	r2, [r3, #0]
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	605a      	str	r2, [r3, #4]
 800faa6:	e026      	b.n	800faf6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	68d8      	ldr	r0, [r3, #12]
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fab0:	461a      	mov	r2, r3
 800fab2:	68b9      	ldr	r1, [r7, #8]
 800fab4:	f012 fd5d 	bl	8022572 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	68da      	ldr	r2, [r3, #12]
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fac0:	425b      	negs	r3, r3
 800fac2:	441a      	add	r2, r3
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	68da      	ldr	r2, [r3, #12]
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	429a      	cmp	r2, r3
 800fad2:	d207      	bcs.n	800fae4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	689a      	ldr	r2, [r3, #8]
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fadc:	425b      	negs	r3, r3
 800fade:	441a      	add	r2, r3
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2b02      	cmp	r3, #2
 800fae8:	d105      	bne.n	800faf6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800faea:	693b      	ldr	r3, [r7, #16]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d002      	beq.n	800faf6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800faf0:	693b      	ldr	r3, [r7, #16]
 800faf2:	3b01      	subs	r3, #1
 800faf4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800faf6:	693b      	ldr	r3, [r7, #16]
 800faf8:	1c5a      	adds	r2, r3, #1
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fafe:	697b      	ldr	r3, [r7, #20]
}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3718      	adds	r7, #24
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b082      	sub	sp, #8
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d018      	beq.n	800fb4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	68da      	ldr	r2, [r3, #12]
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb22:	441a      	add	r2, r3
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	68da      	ldr	r2, [r3, #12]
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	689b      	ldr	r3, [r3, #8]
 800fb30:	429a      	cmp	r2, r3
 800fb32:	d303      	bcc.n	800fb3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681a      	ldr	r2, [r3, #0]
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	68d9      	ldr	r1, [r3, #12]
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb44:	461a      	mov	r2, r3
 800fb46:	6838      	ldr	r0, [r7, #0]
 800fb48:	f012 fd13 	bl	8022572 <memcpy>
	}
}
 800fb4c:	bf00      	nop
 800fb4e:	3708      	adds	r7, #8
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}

0800fb54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b084      	sub	sp, #16
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fb5c:	f001 feee 	bl	801193c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fb66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb68:	e011      	b.n	800fb8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d012      	beq.n	800fb98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	3324      	adds	r3, #36	@ 0x24
 800fb76:	4618      	mov	r0, r3
 800fb78:	f000 fde4 	bl	8010744 <xTaskRemoveFromEventList>
 800fb7c:	4603      	mov	r3, r0
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d001      	beq.n	800fb86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fb82:	f000 feed 	bl	8010960 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fb86:	7bfb      	ldrb	r3, [r7, #15]
 800fb88:	3b01      	subs	r3, #1
 800fb8a:	b2db      	uxtb	r3, r3
 800fb8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	dce9      	bgt.n	800fb6a <prvUnlockQueue+0x16>
 800fb96:	e000      	b.n	800fb9a <prvUnlockQueue+0x46>
					break;
 800fb98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	22ff      	movs	r2, #255	@ 0xff
 800fb9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fba2:	f001 ff01 	bl	80119a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fba6:	f001 fec9 	bl	801193c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fbb0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbb2:	e011      	b.n	800fbd8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	691b      	ldr	r3, [r3, #16]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d012      	beq.n	800fbe2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	3310      	adds	r3, #16
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	f000 fdbf 	bl	8010744 <xTaskRemoveFromEventList>
 800fbc6:	4603      	mov	r3, r0
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d001      	beq.n	800fbd0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fbcc:	f000 fec8 	bl	8010960 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fbd0:	7bbb      	ldrb	r3, [r7, #14]
 800fbd2:	3b01      	subs	r3, #1
 800fbd4:	b2db      	uxtb	r3, r3
 800fbd6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	dce9      	bgt.n	800fbb4 <prvUnlockQueue+0x60>
 800fbe0:	e000      	b.n	800fbe4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fbe2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	22ff      	movs	r2, #255	@ 0xff
 800fbe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800fbec:	f001 fedc 	bl	80119a8 <vPortExitCritical>
}
 800fbf0:	bf00      	nop
 800fbf2:	3710      	adds	r7, #16
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	bd80      	pop	{r7, pc}

0800fbf8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b084      	sub	sp, #16
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc00:	f001 fe9c 	bl	801193c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d102      	bne.n	800fc12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	60fb      	str	r3, [r7, #12]
 800fc10:	e001      	b.n	800fc16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fc12:	2300      	movs	r3, #0
 800fc14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc16:	f001 fec7 	bl	80119a8 <vPortExitCritical>

	return xReturn;
 800fc1a:	68fb      	ldr	r3, [r7, #12]
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3710      	adds	r7, #16
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc2c:	f001 fe86 	bl	801193c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d102      	bne.n	800fc42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fc3c:	2301      	movs	r3, #1
 800fc3e:	60fb      	str	r3, [r7, #12]
 800fc40:	e001      	b.n	800fc46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fc42:	2300      	movs	r3, #0
 800fc44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc46:	f001 feaf 	bl	80119a8 <vPortExitCritical>

	return xReturn;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
}
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	3710      	adds	r7, #16
 800fc50:	46bd      	mov	sp, r7
 800fc52:	bd80      	pop	{r7, pc}

0800fc54 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fc54:	b480      	push	{r7}
 800fc56:	b085      	sub	sp, #20
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
 800fc5c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc5e:	2300      	movs	r3, #0
 800fc60:	60fb      	str	r3, [r7, #12]
 800fc62:	e014      	b.n	800fc8e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fc64:	4a0f      	ldr	r2, [pc, #60]	@ (800fca4 <vQueueAddToRegistry+0x50>)
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d10b      	bne.n	800fc88 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fc70:	490c      	ldr	r1, [pc, #48]	@ (800fca4 <vQueueAddToRegistry+0x50>)
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	683a      	ldr	r2, [r7, #0]
 800fc76:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fc7a:	4a0a      	ldr	r2, [pc, #40]	@ (800fca4 <vQueueAddToRegistry+0x50>)
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	00db      	lsls	r3, r3, #3
 800fc80:	4413      	add	r3, r2
 800fc82:	687a      	ldr	r2, [r7, #4]
 800fc84:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fc86:	e006      	b.n	800fc96 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	3301      	adds	r3, #1
 800fc8c:	60fb      	str	r3, [r7, #12]
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	2b07      	cmp	r3, #7
 800fc92:	d9e7      	bls.n	800fc64 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fc94:	bf00      	nop
 800fc96:	bf00      	nop
 800fc98:	3714      	adds	r7, #20
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca0:	4770      	bx	lr
 800fca2:	bf00      	nop
 800fca4:	200143bc 	.word	0x200143bc

0800fca8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b086      	sub	sp, #24
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	60f8      	str	r0, [r7, #12]
 800fcb0:	60b9      	str	r1, [r7, #8]
 800fcb2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fcb8:	f001 fe40 	bl	801193c <vPortEnterCritical>
 800fcbc:	697b      	ldr	r3, [r7, #20]
 800fcbe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fcc2:	b25b      	sxtb	r3, r3
 800fcc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcc8:	d103      	bne.n	800fcd2 <vQueueWaitForMessageRestricted+0x2a>
 800fcca:	697b      	ldr	r3, [r7, #20]
 800fccc:	2200      	movs	r2, #0
 800fcce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fcd2:	697b      	ldr	r3, [r7, #20]
 800fcd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fcd8:	b25b      	sxtb	r3, r3
 800fcda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcde:	d103      	bne.n	800fce8 <vQueueWaitForMessageRestricted+0x40>
 800fce0:	697b      	ldr	r3, [r7, #20]
 800fce2:	2200      	movs	r2, #0
 800fce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fce8:	f001 fe5e 	bl	80119a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fcec:	697b      	ldr	r3, [r7, #20]
 800fcee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d106      	bne.n	800fd02 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fcf4:	697b      	ldr	r3, [r7, #20]
 800fcf6:	3324      	adds	r3, #36	@ 0x24
 800fcf8:	687a      	ldr	r2, [r7, #4]
 800fcfa:	68b9      	ldr	r1, [r7, #8]
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f000 fcf3 	bl	80106e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fd02:	6978      	ldr	r0, [r7, #20]
 800fd04:	f7ff ff26 	bl	800fb54 <prvUnlockQueue>
	}
 800fd08:	bf00      	nop
 800fd0a:	3718      	adds	r7, #24
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bd80      	pop	{r7, pc}

0800fd10 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b08e      	sub	sp, #56	@ 0x38
 800fd14:	af04      	add	r7, sp, #16
 800fd16:	60f8      	str	r0, [r7, #12]
 800fd18:	60b9      	str	r1, [r7, #8]
 800fd1a:	607a      	str	r2, [r7, #4]
 800fd1c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fd1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d10d      	bne.n	800fd40 <xTaskCreateStatic+0x30>
	__asm volatile
 800fd24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd28:	b672      	cpsid	i
 800fd2a:	f383 8811 	msr	BASEPRI, r3
 800fd2e:	f3bf 8f6f 	isb	sy
 800fd32:	f3bf 8f4f 	dsb	sy
 800fd36:	b662      	cpsie	i
 800fd38:	623b      	str	r3, [r7, #32]
}
 800fd3a:	bf00      	nop
 800fd3c:	bf00      	nop
 800fd3e:	e7fd      	b.n	800fd3c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800fd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d10d      	bne.n	800fd62 <xTaskCreateStatic+0x52>
	__asm volatile
 800fd46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd4a:	b672      	cpsid	i
 800fd4c:	f383 8811 	msr	BASEPRI, r3
 800fd50:	f3bf 8f6f 	isb	sy
 800fd54:	f3bf 8f4f 	dsb	sy
 800fd58:	b662      	cpsie	i
 800fd5a:	61fb      	str	r3, [r7, #28]
}
 800fd5c:	bf00      	nop
 800fd5e:	bf00      	nop
 800fd60:	e7fd      	b.n	800fd5e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fd62:	235c      	movs	r3, #92	@ 0x5c
 800fd64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fd66:	693b      	ldr	r3, [r7, #16]
 800fd68:	2b5c      	cmp	r3, #92	@ 0x5c
 800fd6a:	d00d      	beq.n	800fd88 <xTaskCreateStatic+0x78>
	__asm volatile
 800fd6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd70:	b672      	cpsid	i
 800fd72:	f383 8811 	msr	BASEPRI, r3
 800fd76:	f3bf 8f6f 	isb	sy
 800fd7a:	f3bf 8f4f 	dsb	sy
 800fd7e:	b662      	cpsie	i
 800fd80:	61bb      	str	r3, [r7, #24]
}
 800fd82:	bf00      	nop
 800fd84:	bf00      	nop
 800fd86:	e7fd      	b.n	800fd84 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fd88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fd8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d01e      	beq.n	800fdce <xTaskCreateStatic+0xbe>
 800fd90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d01b      	beq.n	800fdce <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fd96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd98:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fd9e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fda0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fda2:	2202      	movs	r2, #2
 800fda4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fda8:	2300      	movs	r3, #0
 800fdaa:	9303      	str	r3, [sp, #12]
 800fdac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdae:	9302      	str	r3, [sp, #8]
 800fdb0:	f107 0314 	add.w	r3, r7, #20
 800fdb4:	9301      	str	r3, [sp, #4]
 800fdb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdb8:	9300      	str	r3, [sp, #0]
 800fdba:	683b      	ldr	r3, [r7, #0]
 800fdbc:	687a      	ldr	r2, [r7, #4]
 800fdbe:	68b9      	ldr	r1, [r7, #8]
 800fdc0:	68f8      	ldr	r0, [r7, #12]
 800fdc2:	f000 f850 	bl	800fe66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fdc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fdc8:	f000 f8e0 	bl	800ff8c <prvAddNewTaskToReadyList>
 800fdcc:	e001      	b.n	800fdd2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800fdce:	2300      	movs	r3, #0
 800fdd0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fdd2:	697b      	ldr	r3, [r7, #20]
	}
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	3728      	adds	r7, #40	@ 0x28
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	bd80      	pop	{r7, pc}

0800fddc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b08c      	sub	sp, #48	@ 0x30
 800fde0:	af04      	add	r7, sp, #16
 800fde2:	60f8      	str	r0, [r7, #12]
 800fde4:	60b9      	str	r1, [r7, #8]
 800fde6:	603b      	str	r3, [r7, #0]
 800fde8:	4613      	mov	r3, r2
 800fdea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fdec:	88fb      	ldrh	r3, [r7, #6]
 800fdee:	009b      	lsls	r3, r3, #2
 800fdf0:	4618      	mov	r0, r3
 800fdf2:	f001 fed1 	bl	8011b98 <pvPortMalloc>
 800fdf6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fdf8:	697b      	ldr	r3, [r7, #20]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d00e      	beq.n	800fe1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fdfe:	205c      	movs	r0, #92	@ 0x5c
 800fe00:	f001 feca 	bl	8011b98 <pvPortMalloc>
 800fe04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fe06:	69fb      	ldr	r3, [r7, #28]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d003      	beq.n	800fe14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fe0c:	69fb      	ldr	r3, [r7, #28]
 800fe0e:	697a      	ldr	r2, [r7, #20]
 800fe10:	631a      	str	r2, [r3, #48]	@ 0x30
 800fe12:	e005      	b.n	800fe20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fe14:	6978      	ldr	r0, [r7, #20]
 800fe16:	f001 ff05 	bl	8011c24 <vPortFree>
 800fe1a:	e001      	b.n	800fe20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fe20:	69fb      	ldr	r3, [r7, #28]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d017      	beq.n	800fe56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fe26:	69fb      	ldr	r3, [r7, #28]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fe2e:	88fa      	ldrh	r2, [r7, #6]
 800fe30:	2300      	movs	r3, #0
 800fe32:	9303      	str	r3, [sp, #12]
 800fe34:	69fb      	ldr	r3, [r7, #28]
 800fe36:	9302      	str	r3, [sp, #8]
 800fe38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe3a:	9301      	str	r3, [sp, #4]
 800fe3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3e:	9300      	str	r3, [sp, #0]
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	68b9      	ldr	r1, [r7, #8]
 800fe44:	68f8      	ldr	r0, [r7, #12]
 800fe46:	f000 f80e 	bl	800fe66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe4a:	69f8      	ldr	r0, [r7, #28]
 800fe4c:	f000 f89e 	bl	800ff8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fe50:	2301      	movs	r3, #1
 800fe52:	61bb      	str	r3, [r7, #24]
 800fe54:	e002      	b.n	800fe5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fe56:	f04f 33ff 	mov.w	r3, #4294967295
 800fe5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fe5c:	69bb      	ldr	r3, [r7, #24]
	}
 800fe5e:	4618      	mov	r0, r3
 800fe60:	3720      	adds	r7, #32
 800fe62:	46bd      	mov	sp, r7
 800fe64:	bd80      	pop	{r7, pc}

0800fe66 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fe66:	b580      	push	{r7, lr}
 800fe68:	b088      	sub	sp, #32
 800fe6a:	af00      	add	r7, sp, #0
 800fe6c:	60f8      	str	r0, [r7, #12]
 800fe6e:	60b9      	str	r1, [r7, #8]
 800fe70:	607a      	str	r2, [r7, #4]
 800fe72:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fe74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe76:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	009b      	lsls	r3, r3, #2
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	21a5      	movs	r1, #165	@ 0xa5
 800fe80:	f012 fa98 	bl	80223b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fe84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe88:	6879      	ldr	r1, [r7, #4]
 800fe8a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800fe8e:	440b      	add	r3, r1
 800fe90:	009b      	lsls	r3, r3, #2
 800fe92:	4413      	add	r3, r2
 800fe94:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fe96:	69bb      	ldr	r3, [r7, #24]
 800fe98:	f023 0307 	bic.w	r3, r3, #7
 800fe9c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fe9e:	69bb      	ldr	r3, [r7, #24]
 800fea0:	f003 0307 	and.w	r3, r3, #7
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d00d      	beq.n	800fec4 <prvInitialiseNewTask+0x5e>
	__asm volatile
 800fea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feac:	b672      	cpsid	i
 800feae:	f383 8811 	msr	BASEPRI, r3
 800feb2:	f3bf 8f6f 	isb	sy
 800feb6:	f3bf 8f4f 	dsb	sy
 800feba:	b662      	cpsie	i
 800febc:	617b      	str	r3, [r7, #20]
}
 800febe:	bf00      	nop
 800fec0:	bf00      	nop
 800fec2:	e7fd      	b.n	800fec0 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d01f      	beq.n	800ff0a <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800feca:	2300      	movs	r3, #0
 800fecc:	61fb      	str	r3, [r7, #28]
 800fece:	e012      	b.n	800fef6 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fed0:	68ba      	ldr	r2, [r7, #8]
 800fed2:	69fb      	ldr	r3, [r7, #28]
 800fed4:	4413      	add	r3, r2
 800fed6:	7819      	ldrb	r1, [r3, #0]
 800fed8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800feda:	69fb      	ldr	r3, [r7, #28]
 800fedc:	4413      	add	r3, r2
 800fede:	3334      	adds	r3, #52	@ 0x34
 800fee0:	460a      	mov	r2, r1
 800fee2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fee4:	68ba      	ldr	r2, [r7, #8]
 800fee6:	69fb      	ldr	r3, [r7, #28]
 800fee8:	4413      	add	r3, r2
 800feea:	781b      	ldrb	r3, [r3, #0]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d006      	beq.n	800fefe <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fef0:	69fb      	ldr	r3, [r7, #28]
 800fef2:	3301      	adds	r3, #1
 800fef4:	61fb      	str	r3, [r7, #28]
 800fef6:	69fb      	ldr	r3, [r7, #28]
 800fef8:	2b0f      	cmp	r3, #15
 800fefa:	d9e9      	bls.n	800fed0 <prvInitialiseNewTask+0x6a>
 800fefc:	e000      	b.n	800ff00 <prvInitialiseNewTask+0x9a>
			{
				break;
 800fefe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ff00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff02:	2200      	movs	r2, #0
 800ff04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ff08:	e003      	b.n	800ff12 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ff0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ff12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff14:	2b37      	cmp	r3, #55	@ 0x37
 800ff16:	d901      	bls.n	800ff1c <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ff18:	2337      	movs	r3, #55	@ 0x37
 800ff1a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ff1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff20:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ff22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff26:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ff28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff2a:	2200      	movs	r2, #0
 800ff2c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ff2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff30:	3304      	adds	r3, #4
 800ff32:	4618      	mov	r0, r3
 800ff34:	f7fe ff0e 	bl	800ed54 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ff38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff3a:	3318      	adds	r3, #24
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	f7fe ff09 	bl	800ed54 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ff42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff4a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ff4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ff52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff56:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ff58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ff5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff60:	2200      	movs	r2, #0
 800ff62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ff66:	683a      	ldr	r2, [r7, #0]
 800ff68:	68f9      	ldr	r1, [r7, #12]
 800ff6a:	69b8      	ldr	r0, [r7, #24]
 800ff6c:	f001 fbd8 	bl	8011720 <pxPortInitialiseStack>
 800ff70:	4602      	mov	r2, r0
 800ff72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ff76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d002      	beq.n	800ff82 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ff7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ff82:	bf00      	nop
 800ff84:	3720      	adds	r7, #32
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}
	...

0800ff8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ff8c:	b580      	push	{r7, lr}
 800ff8e:	b082      	sub	sp, #8
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ff94:	f001 fcd2 	bl	801193c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ff98:	4b2d      	ldr	r3, [pc, #180]	@ (8010050 <prvAddNewTaskToReadyList+0xc4>)
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	3301      	adds	r3, #1
 800ff9e:	4a2c      	ldr	r2, [pc, #176]	@ (8010050 <prvAddNewTaskToReadyList+0xc4>)
 800ffa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ffa2:	4b2c      	ldr	r3, [pc, #176]	@ (8010054 <prvAddNewTaskToReadyList+0xc8>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d109      	bne.n	800ffbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ffaa:	4a2a      	ldr	r2, [pc, #168]	@ (8010054 <prvAddNewTaskToReadyList+0xc8>)
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ffb0:	4b27      	ldr	r3, [pc, #156]	@ (8010050 <prvAddNewTaskToReadyList+0xc4>)
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	2b01      	cmp	r3, #1
 800ffb6:	d110      	bne.n	800ffda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ffb8:	f000 fcf6 	bl	80109a8 <prvInitialiseTaskLists>
 800ffbc:	e00d      	b.n	800ffda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ffbe:	4b26      	ldr	r3, [pc, #152]	@ (8010058 <prvAddNewTaskToReadyList+0xcc>)
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d109      	bne.n	800ffda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ffc6:	4b23      	ldr	r3, [pc, #140]	@ (8010054 <prvAddNewTaskToReadyList+0xc8>)
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffd0:	429a      	cmp	r2, r3
 800ffd2:	d802      	bhi.n	800ffda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ffd4:	4a1f      	ldr	r2, [pc, #124]	@ (8010054 <prvAddNewTaskToReadyList+0xc8>)
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ffda:	4b20      	ldr	r3, [pc, #128]	@ (801005c <prvAddNewTaskToReadyList+0xd0>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	3301      	adds	r3, #1
 800ffe0:	4a1e      	ldr	r2, [pc, #120]	@ (801005c <prvAddNewTaskToReadyList+0xd0>)
 800ffe2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ffe4:	4b1d      	ldr	r3, [pc, #116]	@ (801005c <prvAddNewTaskToReadyList+0xd0>)
 800ffe6:	681a      	ldr	r2, [r3, #0]
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fff0:	4b1b      	ldr	r3, [pc, #108]	@ (8010060 <prvAddNewTaskToReadyList+0xd4>)
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	429a      	cmp	r2, r3
 800fff6:	d903      	bls.n	8010000 <prvAddNewTaskToReadyList+0x74>
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fffc:	4a18      	ldr	r2, [pc, #96]	@ (8010060 <prvAddNewTaskToReadyList+0xd4>)
 800fffe:	6013      	str	r3, [r2, #0]
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010004:	4613      	mov	r3, r2
 8010006:	009b      	lsls	r3, r3, #2
 8010008:	4413      	add	r3, r2
 801000a:	009b      	lsls	r3, r3, #2
 801000c:	4a15      	ldr	r2, [pc, #84]	@ (8010064 <prvAddNewTaskToReadyList+0xd8>)
 801000e:	441a      	add	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	3304      	adds	r3, #4
 8010014:	4619      	mov	r1, r3
 8010016:	4610      	mov	r0, r2
 8010018:	f7fe fea9 	bl	800ed6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801001c:	f001 fcc4 	bl	80119a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010020:	4b0d      	ldr	r3, [pc, #52]	@ (8010058 <prvAddNewTaskToReadyList+0xcc>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	2b00      	cmp	r3, #0
 8010026:	d00e      	beq.n	8010046 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010028:	4b0a      	ldr	r3, [pc, #40]	@ (8010054 <prvAddNewTaskToReadyList+0xc8>)
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010032:	429a      	cmp	r2, r3
 8010034:	d207      	bcs.n	8010046 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010036:	4b0c      	ldr	r3, [pc, #48]	@ (8010068 <prvAddNewTaskToReadyList+0xdc>)
 8010038:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801003c:	601a      	str	r2, [r3, #0]
 801003e:	f3bf 8f4f 	dsb	sy
 8010042:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010046:	bf00      	nop
 8010048:	3708      	adds	r7, #8
 801004a:	46bd      	mov	sp, r7
 801004c:	bd80      	pop	{r7, pc}
 801004e:	bf00      	nop
 8010050:	200148d0 	.word	0x200148d0
 8010054:	200143fc 	.word	0x200143fc
 8010058:	200148dc 	.word	0x200148dc
 801005c:	200148ec 	.word	0x200148ec
 8010060:	200148d8 	.word	0x200148d8
 8010064:	20014400 	.word	0x20014400
 8010068:	e000ed04 	.word	0xe000ed04

0801006c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801006c:	b580      	push	{r7, lr}
 801006e:	b08a      	sub	sp, #40	@ 0x28
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
 8010074:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8010076:	2300      	movs	r3, #0
 8010078:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d10d      	bne.n	801009c <vTaskDelayUntil+0x30>
	__asm volatile
 8010080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010084:	b672      	cpsid	i
 8010086:	f383 8811 	msr	BASEPRI, r3
 801008a:	f3bf 8f6f 	isb	sy
 801008e:	f3bf 8f4f 	dsb	sy
 8010092:	b662      	cpsie	i
 8010094:	617b      	str	r3, [r7, #20]
}
 8010096:	bf00      	nop
 8010098:	bf00      	nop
 801009a:	e7fd      	b.n	8010098 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d10d      	bne.n	80100be <vTaskDelayUntil+0x52>
	__asm volatile
 80100a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a6:	b672      	cpsid	i
 80100a8:	f383 8811 	msr	BASEPRI, r3
 80100ac:	f3bf 8f6f 	isb	sy
 80100b0:	f3bf 8f4f 	dsb	sy
 80100b4:	b662      	cpsie	i
 80100b6:	613b      	str	r3, [r7, #16]
}
 80100b8:	bf00      	nop
 80100ba:	bf00      	nop
 80100bc:	e7fd      	b.n	80100ba <vTaskDelayUntil+0x4e>
		configASSERT( uxSchedulerSuspended == 0 );
 80100be:	4b2b      	ldr	r3, [pc, #172]	@ (801016c <vTaskDelayUntil+0x100>)
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d00d      	beq.n	80100e2 <vTaskDelayUntil+0x76>
	__asm volatile
 80100c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100ca:	b672      	cpsid	i
 80100cc:	f383 8811 	msr	BASEPRI, r3
 80100d0:	f3bf 8f6f 	isb	sy
 80100d4:	f3bf 8f4f 	dsb	sy
 80100d8:	b662      	cpsie	i
 80100da:	60fb      	str	r3, [r7, #12]
}
 80100dc:	bf00      	nop
 80100de:	bf00      	nop
 80100e0:	e7fd      	b.n	80100de <vTaskDelayUntil+0x72>

		vTaskSuspendAll();
 80100e2:	f000 f8ed 	bl	80102c0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80100e6:	4b22      	ldr	r3, [pc, #136]	@ (8010170 <vTaskDelayUntil+0x104>)
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	683a      	ldr	r2, [r7, #0]
 80100f2:	4413      	add	r3, r2
 80100f4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	6a3a      	ldr	r2, [r7, #32]
 80100fc:	429a      	cmp	r2, r3
 80100fe:	d20b      	bcs.n	8010118 <vTaskDelayUntil+0xac>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	69fa      	ldr	r2, [r7, #28]
 8010106:	429a      	cmp	r2, r3
 8010108:	d211      	bcs.n	801012e <vTaskDelayUntil+0xc2>
 801010a:	69fa      	ldr	r2, [r7, #28]
 801010c:	6a3b      	ldr	r3, [r7, #32]
 801010e:	429a      	cmp	r2, r3
 8010110:	d90d      	bls.n	801012e <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 8010112:	2301      	movs	r3, #1
 8010114:	627b      	str	r3, [r7, #36]	@ 0x24
 8010116:	e00a      	b.n	801012e <vTaskDelayUntil+0xc2>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	69fa      	ldr	r2, [r7, #28]
 801011e:	429a      	cmp	r2, r3
 8010120:	d303      	bcc.n	801012a <vTaskDelayUntil+0xbe>
 8010122:	69fa      	ldr	r2, [r7, #28]
 8010124:	6a3b      	ldr	r3, [r7, #32]
 8010126:	429a      	cmp	r2, r3
 8010128:	d901      	bls.n	801012e <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 801012a:	2301      	movs	r3, #1
 801012c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	69fa      	ldr	r2, [r7, #28]
 8010132:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8010134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010136:	2b00      	cmp	r3, #0
 8010138:	d006      	beq.n	8010148 <vTaskDelayUntil+0xdc>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801013a:	69fa      	ldr	r2, [r7, #28]
 801013c:	6a3b      	ldr	r3, [r7, #32]
 801013e:	1ad3      	subs	r3, r2, r3
 8010140:	2100      	movs	r1, #0
 8010142:	4618      	mov	r0, r3
 8010144:	f000 ff30 	bl	8010fa8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8010148:	f000 f8c8 	bl	80102dc <xTaskResumeAll>
 801014c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801014e:	69bb      	ldr	r3, [r7, #24]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d107      	bne.n	8010164 <vTaskDelayUntil+0xf8>
		{
			portYIELD_WITHIN_API();
 8010154:	4b07      	ldr	r3, [pc, #28]	@ (8010174 <vTaskDelayUntil+0x108>)
 8010156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801015a:	601a      	str	r2, [r3, #0]
 801015c:	f3bf 8f4f 	dsb	sy
 8010160:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010164:	bf00      	nop
 8010166:	3728      	adds	r7, #40	@ 0x28
 8010168:	46bd      	mov	sp, r7
 801016a:	bd80      	pop	{r7, pc}
 801016c:	200148f8 	.word	0x200148f8
 8010170:	200148d4 	.word	0x200148d4
 8010174:	e000ed04 	.word	0xe000ed04

08010178 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010178:	b580      	push	{r7, lr}
 801017a:	b084      	sub	sp, #16
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010180:	2300      	movs	r3, #0
 8010182:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d01a      	beq.n	80101c0 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801018a:	4b15      	ldr	r3, [pc, #84]	@ (80101e0 <vTaskDelay+0x68>)
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d00d      	beq.n	80101ae <vTaskDelay+0x36>
	__asm volatile
 8010192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010196:	b672      	cpsid	i
 8010198:	f383 8811 	msr	BASEPRI, r3
 801019c:	f3bf 8f6f 	isb	sy
 80101a0:	f3bf 8f4f 	dsb	sy
 80101a4:	b662      	cpsie	i
 80101a6:	60bb      	str	r3, [r7, #8]
}
 80101a8:	bf00      	nop
 80101aa:	bf00      	nop
 80101ac:	e7fd      	b.n	80101aa <vTaskDelay+0x32>
			vTaskSuspendAll();
 80101ae:	f000 f887 	bl	80102c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80101b2:	2100      	movs	r1, #0
 80101b4:	6878      	ldr	r0, [r7, #4]
 80101b6:	f000 fef7 	bl	8010fa8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80101ba:	f000 f88f 	bl	80102dc <xTaskResumeAll>
 80101be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d107      	bne.n	80101d6 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80101c6:	4b07      	ldr	r3, [pc, #28]	@ (80101e4 <vTaskDelay+0x6c>)
 80101c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101cc:	601a      	str	r2, [r3, #0]
 80101ce:	f3bf 8f4f 	dsb	sy
 80101d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80101d6:	bf00      	nop
 80101d8:	3710      	adds	r7, #16
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}
 80101de:	bf00      	nop
 80101e0:	200148f8 	.word	0x200148f8
 80101e4:	e000ed04 	.word	0xe000ed04

080101e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80101e8:	b580      	push	{r7, lr}
 80101ea:	b08a      	sub	sp, #40	@ 0x28
 80101ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80101ee:	2300      	movs	r3, #0
 80101f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80101f2:	2300      	movs	r3, #0
 80101f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80101f6:	463a      	mov	r2, r7
 80101f8:	1d39      	adds	r1, r7, #4
 80101fa:	f107 0308 	add.w	r3, r7, #8
 80101fe:	4618      	mov	r0, r3
 8010200:	f7fe fd54 	bl	800ecac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010204:	6839      	ldr	r1, [r7, #0]
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	68ba      	ldr	r2, [r7, #8]
 801020a:	9202      	str	r2, [sp, #8]
 801020c:	9301      	str	r3, [sp, #4]
 801020e:	2300      	movs	r3, #0
 8010210:	9300      	str	r3, [sp, #0]
 8010212:	2300      	movs	r3, #0
 8010214:	460a      	mov	r2, r1
 8010216:	4924      	ldr	r1, [pc, #144]	@ (80102a8 <vTaskStartScheduler+0xc0>)
 8010218:	4824      	ldr	r0, [pc, #144]	@ (80102ac <vTaskStartScheduler+0xc4>)
 801021a:	f7ff fd79 	bl	800fd10 <xTaskCreateStatic>
 801021e:	4603      	mov	r3, r0
 8010220:	4a23      	ldr	r2, [pc, #140]	@ (80102b0 <vTaskStartScheduler+0xc8>)
 8010222:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010224:	4b22      	ldr	r3, [pc, #136]	@ (80102b0 <vTaskStartScheduler+0xc8>)
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d002      	beq.n	8010232 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801022c:	2301      	movs	r3, #1
 801022e:	617b      	str	r3, [r7, #20]
 8010230:	e001      	b.n	8010236 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010232:	2300      	movs	r3, #0
 8010234:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010236:	697b      	ldr	r3, [r7, #20]
 8010238:	2b01      	cmp	r3, #1
 801023a:	d102      	bne.n	8010242 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801023c:	f000 ff08 	bl	8011050 <xTimerCreateTimerTask>
 8010240:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	2b01      	cmp	r3, #1
 8010246:	d118      	bne.n	801027a <vTaskStartScheduler+0x92>
	__asm volatile
 8010248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801024c:	b672      	cpsid	i
 801024e:	f383 8811 	msr	BASEPRI, r3
 8010252:	f3bf 8f6f 	isb	sy
 8010256:	f3bf 8f4f 	dsb	sy
 801025a:	b662      	cpsie	i
 801025c:	613b      	str	r3, [r7, #16]
}
 801025e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010260:	4b14      	ldr	r3, [pc, #80]	@ (80102b4 <vTaskStartScheduler+0xcc>)
 8010262:	f04f 32ff 	mov.w	r2, #4294967295
 8010266:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010268:	4b13      	ldr	r3, [pc, #76]	@ (80102b8 <vTaskStartScheduler+0xd0>)
 801026a:	2201      	movs	r2, #1
 801026c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801026e:	4b13      	ldr	r3, [pc, #76]	@ (80102bc <vTaskStartScheduler+0xd4>)
 8010270:	2200      	movs	r2, #0
 8010272:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010274:	f001 fae4 	bl	8011840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010278:	e011      	b.n	801029e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010280:	d10d      	bne.n	801029e <vTaskStartScheduler+0xb6>
	__asm volatile
 8010282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010286:	b672      	cpsid	i
 8010288:	f383 8811 	msr	BASEPRI, r3
 801028c:	f3bf 8f6f 	isb	sy
 8010290:	f3bf 8f4f 	dsb	sy
 8010294:	b662      	cpsie	i
 8010296:	60fb      	str	r3, [r7, #12]
}
 8010298:	bf00      	nop
 801029a:	bf00      	nop
 801029c:	e7fd      	b.n	801029a <vTaskStartScheduler+0xb2>
}
 801029e:	bf00      	nop
 80102a0:	3718      	adds	r7, #24
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
 80102a6:	bf00      	nop
 80102a8:	080250dc 	.word	0x080250dc
 80102ac:	08010979 	.word	0x08010979
 80102b0:	200148f4 	.word	0x200148f4
 80102b4:	200148f0 	.word	0x200148f0
 80102b8:	200148dc 	.word	0x200148dc
 80102bc:	200148d4 	.word	0x200148d4

080102c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80102c0:	b480      	push	{r7}
 80102c2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80102c4:	4b04      	ldr	r3, [pc, #16]	@ (80102d8 <vTaskSuspendAll+0x18>)
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	3301      	adds	r3, #1
 80102ca:	4a03      	ldr	r2, [pc, #12]	@ (80102d8 <vTaskSuspendAll+0x18>)
 80102cc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80102ce:	bf00      	nop
 80102d0:	46bd      	mov	sp, r7
 80102d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d6:	4770      	bx	lr
 80102d8:	200148f8 	.word	0x200148f8

080102dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b084      	sub	sp, #16
 80102e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80102e2:	2300      	movs	r3, #0
 80102e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80102e6:	2300      	movs	r3, #0
 80102e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80102ea:	4b43      	ldr	r3, [pc, #268]	@ (80103f8 <xTaskResumeAll+0x11c>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d10d      	bne.n	801030e <xTaskResumeAll+0x32>
	__asm volatile
 80102f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102f6:	b672      	cpsid	i
 80102f8:	f383 8811 	msr	BASEPRI, r3
 80102fc:	f3bf 8f6f 	isb	sy
 8010300:	f3bf 8f4f 	dsb	sy
 8010304:	b662      	cpsie	i
 8010306:	603b      	str	r3, [r7, #0]
}
 8010308:	bf00      	nop
 801030a:	bf00      	nop
 801030c:	e7fd      	b.n	801030a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801030e:	f001 fb15 	bl	801193c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010312:	4b39      	ldr	r3, [pc, #228]	@ (80103f8 <xTaskResumeAll+0x11c>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	3b01      	subs	r3, #1
 8010318:	4a37      	ldr	r2, [pc, #220]	@ (80103f8 <xTaskResumeAll+0x11c>)
 801031a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801031c:	4b36      	ldr	r3, [pc, #216]	@ (80103f8 <xTaskResumeAll+0x11c>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d162      	bne.n	80103ea <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010324:	4b35      	ldr	r3, [pc, #212]	@ (80103fc <xTaskResumeAll+0x120>)
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d05e      	beq.n	80103ea <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801032c:	e02f      	b.n	801038e <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801032e:	4b34      	ldr	r3, [pc, #208]	@ (8010400 <xTaskResumeAll+0x124>)
 8010330:	68db      	ldr	r3, [r3, #12]
 8010332:	68db      	ldr	r3, [r3, #12]
 8010334:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	3318      	adds	r3, #24
 801033a:	4618      	mov	r0, r3
 801033c:	f7fe fd74 	bl	800ee28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	3304      	adds	r3, #4
 8010344:	4618      	mov	r0, r3
 8010346:	f7fe fd6f 	bl	800ee28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801034e:	4b2d      	ldr	r3, [pc, #180]	@ (8010404 <xTaskResumeAll+0x128>)
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	429a      	cmp	r2, r3
 8010354:	d903      	bls.n	801035e <xTaskResumeAll+0x82>
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801035a:	4a2a      	ldr	r2, [pc, #168]	@ (8010404 <xTaskResumeAll+0x128>)
 801035c:	6013      	str	r3, [r2, #0]
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010362:	4613      	mov	r3, r2
 8010364:	009b      	lsls	r3, r3, #2
 8010366:	4413      	add	r3, r2
 8010368:	009b      	lsls	r3, r3, #2
 801036a:	4a27      	ldr	r2, [pc, #156]	@ (8010408 <xTaskResumeAll+0x12c>)
 801036c:	441a      	add	r2, r3
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	3304      	adds	r3, #4
 8010372:	4619      	mov	r1, r3
 8010374:	4610      	mov	r0, r2
 8010376:	f7fe fcfa 	bl	800ed6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801037e:	4b23      	ldr	r3, [pc, #140]	@ (801040c <xTaskResumeAll+0x130>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010384:	429a      	cmp	r2, r3
 8010386:	d302      	bcc.n	801038e <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8010388:	4b21      	ldr	r3, [pc, #132]	@ (8010410 <xTaskResumeAll+0x134>)
 801038a:	2201      	movs	r2, #1
 801038c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801038e:	4b1c      	ldr	r3, [pc, #112]	@ (8010400 <xTaskResumeAll+0x124>)
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	2b00      	cmp	r3, #0
 8010394:	d1cb      	bne.n	801032e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d001      	beq.n	80103a0 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801039c:	f000 fba4 	bl	8010ae8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80103a0:	4b1c      	ldr	r3, [pc, #112]	@ (8010414 <xTaskResumeAll+0x138>)
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d010      	beq.n	80103ce <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80103ac:	f000 f858 	bl	8010460 <xTaskIncrementTick>
 80103b0:	4603      	mov	r3, r0
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d002      	beq.n	80103bc <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 80103b6:	4b16      	ldr	r3, [pc, #88]	@ (8010410 <xTaskResumeAll+0x134>)
 80103b8:	2201      	movs	r2, #1
 80103ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	3b01      	subs	r3, #1
 80103c0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d1f1      	bne.n	80103ac <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 80103c8:	4b12      	ldr	r3, [pc, #72]	@ (8010414 <xTaskResumeAll+0x138>)
 80103ca:	2200      	movs	r2, #0
 80103cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80103ce:	4b10      	ldr	r3, [pc, #64]	@ (8010410 <xTaskResumeAll+0x134>)
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d009      	beq.n	80103ea <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80103d6:	2301      	movs	r3, #1
 80103d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80103da:	4b0f      	ldr	r3, [pc, #60]	@ (8010418 <xTaskResumeAll+0x13c>)
 80103dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103e0:	601a      	str	r2, [r3, #0]
 80103e2:	f3bf 8f4f 	dsb	sy
 80103e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80103ea:	f001 fadd 	bl	80119a8 <vPortExitCritical>

	return xAlreadyYielded;
 80103ee:	68bb      	ldr	r3, [r7, #8]
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3710      	adds	r7, #16
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}
 80103f8:	200148f8 	.word	0x200148f8
 80103fc:	200148d0 	.word	0x200148d0
 8010400:	20014890 	.word	0x20014890
 8010404:	200148d8 	.word	0x200148d8
 8010408:	20014400 	.word	0x20014400
 801040c:	200143fc 	.word	0x200143fc
 8010410:	200148e4 	.word	0x200148e4
 8010414:	200148e0 	.word	0x200148e0
 8010418:	e000ed04 	.word	0xe000ed04

0801041c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801041c:	b480      	push	{r7}
 801041e:	b083      	sub	sp, #12
 8010420:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010422:	4b05      	ldr	r3, [pc, #20]	@ (8010438 <xTaskGetTickCount+0x1c>)
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010428:	687b      	ldr	r3, [r7, #4]
}
 801042a:	4618      	mov	r0, r3
 801042c:	370c      	adds	r7, #12
 801042e:	46bd      	mov	sp, r7
 8010430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010434:	4770      	bx	lr
 8010436:	bf00      	nop
 8010438:	200148d4 	.word	0x200148d4

0801043c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801043c:	b580      	push	{r7, lr}
 801043e:	b082      	sub	sp, #8
 8010440:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010442:	f001 fb63 	bl	8011b0c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010446:	2300      	movs	r3, #0
 8010448:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801044a:	4b04      	ldr	r3, [pc, #16]	@ (801045c <xTaskGetTickCountFromISR+0x20>)
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010450:	683b      	ldr	r3, [r7, #0]
}
 8010452:	4618      	mov	r0, r3
 8010454:	3708      	adds	r7, #8
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}
 801045a:	bf00      	nop
 801045c:	200148d4 	.word	0x200148d4

08010460 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010460:	b580      	push	{r7, lr}
 8010462:	b086      	sub	sp, #24
 8010464:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010466:	2300      	movs	r3, #0
 8010468:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801046a:	4b50      	ldr	r3, [pc, #320]	@ (80105ac <xTaskIncrementTick+0x14c>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	2b00      	cmp	r3, #0
 8010470:	f040 808c 	bne.w	801058c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010474:	4b4e      	ldr	r3, [pc, #312]	@ (80105b0 <xTaskIncrementTick+0x150>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	3301      	adds	r3, #1
 801047a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801047c:	4a4c      	ldr	r2, [pc, #304]	@ (80105b0 <xTaskIncrementTick+0x150>)
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d123      	bne.n	80104d0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8010488:	4b4a      	ldr	r3, [pc, #296]	@ (80105b4 <xTaskIncrementTick+0x154>)
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d00d      	beq.n	80104ae <xTaskIncrementTick+0x4e>
	__asm volatile
 8010492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010496:	b672      	cpsid	i
 8010498:	f383 8811 	msr	BASEPRI, r3
 801049c:	f3bf 8f6f 	isb	sy
 80104a0:	f3bf 8f4f 	dsb	sy
 80104a4:	b662      	cpsie	i
 80104a6:	603b      	str	r3, [r7, #0]
}
 80104a8:	bf00      	nop
 80104aa:	bf00      	nop
 80104ac:	e7fd      	b.n	80104aa <xTaskIncrementTick+0x4a>
 80104ae:	4b41      	ldr	r3, [pc, #260]	@ (80105b4 <xTaskIncrementTick+0x154>)
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	60fb      	str	r3, [r7, #12]
 80104b4:	4b40      	ldr	r3, [pc, #256]	@ (80105b8 <xTaskIncrementTick+0x158>)
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	4a3e      	ldr	r2, [pc, #248]	@ (80105b4 <xTaskIncrementTick+0x154>)
 80104ba:	6013      	str	r3, [r2, #0]
 80104bc:	4a3e      	ldr	r2, [pc, #248]	@ (80105b8 <xTaskIncrementTick+0x158>)
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	6013      	str	r3, [r2, #0]
 80104c2:	4b3e      	ldr	r3, [pc, #248]	@ (80105bc <xTaskIncrementTick+0x15c>)
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	3301      	adds	r3, #1
 80104c8:	4a3c      	ldr	r2, [pc, #240]	@ (80105bc <xTaskIncrementTick+0x15c>)
 80104ca:	6013      	str	r3, [r2, #0]
 80104cc:	f000 fb0c 	bl	8010ae8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80104d0:	4b3b      	ldr	r3, [pc, #236]	@ (80105c0 <xTaskIncrementTick+0x160>)
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	693a      	ldr	r2, [r7, #16]
 80104d6:	429a      	cmp	r2, r3
 80104d8:	d349      	bcc.n	801056e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80104da:	4b36      	ldr	r3, [pc, #216]	@ (80105b4 <xTaskIncrementTick+0x154>)
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d104      	bne.n	80104ee <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104e4:	4b36      	ldr	r3, [pc, #216]	@ (80105c0 <xTaskIncrementTick+0x160>)
 80104e6:	f04f 32ff 	mov.w	r2, #4294967295
 80104ea:	601a      	str	r2, [r3, #0]
					break;
 80104ec:	e03f      	b.n	801056e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104ee:	4b31      	ldr	r3, [pc, #196]	@ (80105b4 <xTaskIncrementTick+0x154>)
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	68db      	ldr	r3, [r3, #12]
 80104f4:	68db      	ldr	r3, [r3, #12]
 80104f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	685b      	ldr	r3, [r3, #4]
 80104fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80104fe:	693a      	ldr	r2, [r7, #16]
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	429a      	cmp	r2, r3
 8010504:	d203      	bcs.n	801050e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010506:	4a2e      	ldr	r2, [pc, #184]	@ (80105c0 <xTaskIncrementTick+0x160>)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801050c:	e02f      	b.n	801056e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	3304      	adds	r3, #4
 8010512:	4618      	mov	r0, r3
 8010514:	f7fe fc88 	bl	800ee28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010518:	68bb      	ldr	r3, [r7, #8]
 801051a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801051c:	2b00      	cmp	r3, #0
 801051e:	d004      	beq.n	801052a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010520:	68bb      	ldr	r3, [r7, #8]
 8010522:	3318      	adds	r3, #24
 8010524:	4618      	mov	r0, r3
 8010526:	f7fe fc7f 	bl	800ee28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801052a:	68bb      	ldr	r3, [r7, #8]
 801052c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801052e:	4b25      	ldr	r3, [pc, #148]	@ (80105c4 <xTaskIncrementTick+0x164>)
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	429a      	cmp	r2, r3
 8010534:	d903      	bls.n	801053e <xTaskIncrementTick+0xde>
 8010536:	68bb      	ldr	r3, [r7, #8]
 8010538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801053a:	4a22      	ldr	r2, [pc, #136]	@ (80105c4 <xTaskIncrementTick+0x164>)
 801053c:	6013      	str	r3, [r2, #0]
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010542:	4613      	mov	r3, r2
 8010544:	009b      	lsls	r3, r3, #2
 8010546:	4413      	add	r3, r2
 8010548:	009b      	lsls	r3, r3, #2
 801054a:	4a1f      	ldr	r2, [pc, #124]	@ (80105c8 <xTaskIncrementTick+0x168>)
 801054c:	441a      	add	r2, r3
 801054e:	68bb      	ldr	r3, [r7, #8]
 8010550:	3304      	adds	r3, #4
 8010552:	4619      	mov	r1, r3
 8010554:	4610      	mov	r0, r2
 8010556:	f7fe fc0a 	bl	800ed6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801055a:	68bb      	ldr	r3, [r7, #8]
 801055c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801055e:	4b1b      	ldr	r3, [pc, #108]	@ (80105cc <xTaskIncrementTick+0x16c>)
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010564:	429a      	cmp	r2, r3
 8010566:	d3b8      	bcc.n	80104da <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8010568:	2301      	movs	r3, #1
 801056a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801056c:	e7b5      	b.n	80104da <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801056e:	4b17      	ldr	r3, [pc, #92]	@ (80105cc <xTaskIncrementTick+0x16c>)
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010574:	4914      	ldr	r1, [pc, #80]	@ (80105c8 <xTaskIncrementTick+0x168>)
 8010576:	4613      	mov	r3, r2
 8010578:	009b      	lsls	r3, r3, #2
 801057a:	4413      	add	r3, r2
 801057c:	009b      	lsls	r3, r3, #2
 801057e:	440b      	add	r3, r1
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	2b01      	cmp	r3, #1
 8010584:	d907      	bls.n	8010596 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8010586:	2301      	movs	r3, #1
 8010588:	617b      	str	r3, [r7, #20]
 801058a:	e004      	b.n	8010596 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801058c:	4b10      	ldr	r3, [pc, #64]	@ (80105d0 <xTaskIncrementTick+0x170>)
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	3301      	adds	r3, #1
 8010592:	4a0f      	ldr	r2, [pc, #60]	@ (80105d0 <xTaskIncrementTick+0x170>)
 8010594:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010596:	4b0f      	ldr	r3, [pc, #60]	@ (80105d4 <xTaskIncrementTick+0x174>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d001      	beq.n	80105a2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 801059e:	2301      	movs	r3, #1
 80105a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80105a2:	697b      	ldr	r3, [r7, #20]
}
 80105a4:	4618      	mov	r0, r3
 80105a6:	3718      	adds	r7, #24
 80105a8:	46bd      	mov	sp, r7
 80105aa:	bd80      	pop	{r7, pc}
 80105ac:	200148f8 	.word	0x200148f8
 80105b0:	200148d4 	.word	0x200148d4
 80105b4:	20014888 	.word	0x20014888
 80105b8:	2001488c 	.word	0x2001488c
 80105bc:	200148e8 	.word	0x200148e8
 80105c0:	200148f0 	.word	0x200148f0
 80105c4:	200148d8 	.word	0x200148d8
 80105c8:	20014400 	.word	0x20014400
 80105cc:	200143fc 	.word	0x200143fc
 80105d0:	200148e0 	.word	0x200148e0
 80105d4:	200148e4 	.word	0x200148e4

080105d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80105d8:	b480      	push	{r7}
 80105da:	b085      	sub	sp, #20
 80105dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80105de:	4b29      	ldr	r3, [pc, #164]	@ (8010684 <vTaskSwitchContext+0xac>)
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d003      	beq.n	80105ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80105e6:	4b28      	ldr	r3, [pc, #160]	@ (8010688 <vTaskSwitchContext+0xb0>)
 80105e8:	2201      	movs	r2, #1
 80105ea:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80105ec:	e044      	b.n	8010678 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80105ee:	4b26      	ldr	r3, [pc, #152]	@ (8010688 <vTaskSwitchContext+0xb0>)
 80105f0:	2200      	movs	r2, #0
 80105f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105f4:	4b25      	ldr	r3, [pc, #148]	@ (801068c <vTaskSwitchContext+0xb4>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	60fb      	str	r3, [r7, #12]
 80105fa:	e013      	b.n	8010624 <vTaskSwitchContext+0x4c>
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d10d      	bne.n	801061e <vTaskSwitchContext+0x46>
	__asm volatile
 8010602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010606:	b672      	cpsid	i
 8010608:	f383 8811 	msr	BASEPRI, r3
 801060c:	f3bf 8f6f 	isb	sy
 8010610:	f3bf 8f4f 	dsb	sy
 8010614:	b662      	cpsie	i
 8010616:	607b      	str	r3, [r7, #4]
}
 8010618:	bf00      	nop
 801061a:	bf00      	nop
 801061c:	e7fd      	b.n	801061a <vTaskSwitchContext+0x42>
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	3b01      	subs	r3, #1
 8010622:	60fb      	str	r3, [r7, #12]
 8010624:	491a      	ldr	r1, [pc, #104]	@ (8010690 <vTaskSwitchContext+0xb8>)
 8010626:	68fa      	ldr	r2, [r7, #12]
 8010628:	4613      	mov	r3, r2
 801062a:	009b      	lsls	r3, r3, #2
 801062c:	4413      	add	r3, r2
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	440b      	add	r3, r1
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d0e1      	beq.n	80105fc <vTaskSwitchContext+0x24>
 8010638:	68fa      	ldr	r2, [r7, #12]
 801063a:	4613      	mov	r3, r2
 801063c:	009b      	lsls	r3, r3, #2
 801063e:	4413      	add	r3, r2
 8010640:	009b      	lsls	r3, r3, #2
 8010642:	4a13      	ldr	r2, [pc, #76]	@ (8010690 <vTaskSwitchContext+0xb8>)
 8010644:	4413      	add	r3, r2
 8010646:	60bb      	str	r3, [r7, #8]
 8010648:	68bb      	ldr	r3, [r7, #8]
 801064a:	685b      	ldr	r3, [r3, #4]
 801064c:	685a      	ldr	r2, [r3, #4]
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	605a      	str	r2, [r3, #4]
 8010652:	68bb      	ldr	r3, [r7, #8]
 8010654:	685a      	ldr	r2, [r3, #4]
 8010656:	68bb      	ldr	r3, [r7, #8]
 8010658:	3308      	adds	r3, #8
 801065a:	429a      	cmp	r2, r3
 801065c:	d104      	bne.n	8010668 <vTaskSwitchContext+0x90>
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	685b      	ldr	r3, [r3, #4]
 8010662:	685a      	ldr	r2, [r3, #4]
 8010664:	68bb      	ldr	r3, [r7, #8]
 8010666:	605a      	str	r2, [r3, #4]
 8010668:	68bb      	ldr	r3, [r7, #8]
 801066a:	685b      	ldr	r3, [r3, #4]
 801066c:	68db      	ldr	r3, [r3, #12]
 801066e:	4a09      	ldr	r2, [pc, #36]	@ (8010694 <vTaskSwitchContext+0xbc>)
 8010670:	6013      	str	r3, [r2, #0]
 8010672:	4a06      	ldr	r2, [pc, #24]	@ (801068c <vTaskSwitchContext+0xb4>)
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	6013      	str	r3, [r2, #0]
}
 8010678:	bf00      	nop
 801067a:	3714      	adds	r7, #20
 801067c:	46bd      	mov	sp, r7
 801067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010682:	4770      	bx	lr
 8010684:	200148f8 	.word	0x200148f8
 8010688:	200148e4 	.word	0x200148e4
 801068c:	200148d8 	.word	0x200148d8
 8010690:	20014400 	.word	0x20014400
 8010694:	200143fc 	.word	0x200143fc

08010698 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010698:	b580      	push	{r7, lr}
 801069a:	b084      	sub	sp, #16
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d10d      	bne.n	80106c4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80106a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ac:	b672      	cpsid	i
 80106ae:	f383 8811 	msr	BASEPRI, r3
 80106b2:	f3bf 8f6f 	isb	sy
 80106b6:	f3bf 8f4f 	dsb	sy
 80106ba:	b662      	cpsie	i
 80106bc:	60fb      	str	r3, [r7, #12]
}
 80106be:	bf00      	nop
 80106c0:	bf00      	nop
 80106c2:	e7fd      	b.n	80106c0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80106c4:	4b07      	ldr	r3, [pc, #28]	@ (80106e4 <vTaskPlaceOnEventList+0x4c>)
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	3318      	adds	r3, #24
 80106ca:	4619      	mov	r1, r3
 80106cc:	6878      	ldr	r0, [r7, #4]
 80106ce:	f7fe fb72 	bl	800edb6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80106d2:	2101      	movs	r1, #1
 80106d4:	6838      	ldr	r0, [r7, #0]
 80106d6:	f000 fc67 	bl	8010fa8 <prvAddCurrentTaskToDelayedList>
}
 80106da:	bf00      	nop
 80106dc:	3710      	adds	r7, #16
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}
 80106e2:	bf00      	nop
 80106e4:	200143fc 	.word	0x200143fc

080106e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b086      	sub	sp, #24
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	60f8      	str	r0, [r7, #12]
 80106f0:	60b9      	str	r1, [r7, #8]
 80106f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d10d      	bne.n	8010716 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 80106fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106fe:	b672      	cpsid	i
 8010700:	f383 8811 	msr	BASEPRI, r3
 8010704:	f3bf 8f6f 	isb	sy
 8010708:	f3bf 8f4f 	dsb	sy
 801070c:	b662      	cpsie	i
 801070e:	617b      	str	r3, [r7, #20]
}
 8010710:	bf00      	nop
 8010712:	bf00      	nop
 8010714:	e7fd      	b.n	8010712 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010716:	4b0a      	ldr	r3, [pc, #40]	@ (8010740 <vTaskPlaceOnEventListRestricted+0x58>)
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	3318      	adds	r3, #24
 801071c:	4619      	mov	r1, r3
 801071e:	68f8      	ldr	r0, [r7, #12]
 8010720:	f7fe fb25 	bl	800ed6e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d002      	beq.n	8010730 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 801072a:	f04f 33ff 	mov.w	r3, #4294967295
 801072e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010730:	6879      	ldr	r1, [r7, #4]
 8010732:	68b8      	ldr	r0, [r7, #8]
 8010734:	f000 fc38 	bl	8010fa8 <prvAddCurrentTaskToDelayedList>
	}
 8010738:	bf00      	nop
 801073a:	3718      	adds	r7, #24
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}
 8010740:	200143fc 	.word	0x200143fc

08010744 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b086      	sub	sp, #24
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	68db      	ldr	r3, [r3, #12]
 8010750:	68db      	ldr	r3, [r3, #12]
 8010752:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010754:	693b      	ldr	r3, [r7, #16]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d10d      	bne.n	8010776 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801075a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801075e:	b672      	cpsid	i
 8010760:	f383 8811 	msr	BASEPRI, r3
 8010764:	f3bf 8f6f 	isb	sy
 8010768:	f3bf 8f4f 	dsb	sy
 801076c:	b662      	cpsie	i
 801076e:	60fb      	str	r3, [r7, #12]
}
 8010770:	bf00      	nop
 8010772:	bf00      	nop
 8010774:	e7fd      	b.n	8010772 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010776:	693b      	ldr	r3, [r7, #16]
 8010778:	3318      	adds	r3, #24
 801077a:	4618      	mov	r0, r3
 801077c:	f7fe fb54 	bl	800ee28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010780:	4b1d      	ldr	r3, [pc, #116]	@ (80107f8 <xTaskRemoveFromEventList+0xb4>)
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d11d      	bne.n	80107c4 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	3304      	adds	r3, #4
 801078c:	4618      	mov	r0, r3
 801078e:	f7fe fb4b 	bl	800ee28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010792:	693b      	ldr	r3, [r7, #16]
 8010794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010796:	4b19      	ldr	r3, [pc, #100]	@ (80107fc <xTaskRemoveFromEventList+0xb8>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	429a      	cmp	r2, r3
 801079c:	d903      	bls.n	80107a6 <xTaskRemoveFromEventList+0x62>
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107a2:	4a16      	ldr	r2, [pc, #88]	@ (80107fc <xTaskRemoveFromEventList+0xb8>)
 80107a4:	6013      	str	r3, [r2, #0]
 80107a6:	693b      	ldr	r3, [r7, #16]
 80107a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107aa:	4613      	mov	r3, r2
 80107ac:	009b      	lsls	r3, r3, #2
 80107ae:	4413      	add	r3, r2
 80107b0:	009b      	lsls	r3, r3, #2
 80107b2:	4a13      	ldr	r2, [pc, #76]	@ (8010800 <xTaskRemoveFromEventList+0xbc>)
 80107b4:	441a      	add	r2, r3
 80107b6:	693b      	ldr	r3, [r7, #16]
 80107b8:	3304      	adds	r3, #4
 80107ba:	4619      	mov	r1, r3
 80107bc:	4610      	mov	r0, r2
 80107be:	f7fe fad6 	bl	800ed6e <vListInsertEnd>
 80107c2:	e005      	b.n	80107d0 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80107c4:	693b      	ldr	r3, [r7, #16]
 80107c6:	3318      	adds	r3, #24
 80107c8:	4619      	mov	r1, r3
 80107ca:	480e      	ldr	r0, [pc, #56]	@ (8010804 <xTaskRemoveFromEventList+0xc0>)
 80107cc:	f7fe facf 	bl	800ed6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80107d0:	693b      	ldr	r3, [r7, #16]
 80107d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107d4:	4b0c      	ldr	r3, [pc, #48]	@ (8010808 <xTaskRemoveFromEventList+0xc4>)
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107da:	429a      	cmp	r2, r3
 80107dc:	d905      	bls.n	80107ea <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80107de:	2301      	movs	r3, #1
 80107e0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80107e2:	4b0a      	ldr	r3, [pc, #40]	@ (801080c <xTaskRemoveFromEventList+0xc8>)
 80107e4:	2201      	movs	r2, #1
 80107e6:	601a      	str	r2, [r3, #0]
 80107e8:	e001      	b.n	80107ee <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 80107ea:	2300      	movs	r3, #0
 80107ec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80107ee:	697b      	ldr	r3, [r7, #20]
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3718      	adds	r7, #24
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}
 80107f8:	200148f8 	.word	0x200148f8
 80107fc:	200148d8 	.word	0x200148d8
 8010800:	20014400 	.word	0x20014400
 8010804:	20014890 	.word	0x20014890
 8010808:	200143fc 	.word	0x200143fc
 801080c:	200148e4 	.word	0x200148e4

08010810 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010810:	b580      	push	{r7, lr}
 8010812:	b084      	sub	sp, #16
 8010814:	af00      	add	r7, sp, #0
 8010816:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d10d      	bne.n	801083a <vTaskSetTimeOutState+0x2a>
	__asm volatile
 801081e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010822:	b672      	cpsid	i
 8010824:	f383 8811 	msr	BASEPRI, r3
 8010828:	f3bf 8f6f 	isb	sy
 801082c:	f3bf 8f4f 	dsb	sy
 8010830:	b662      	cpsie	i
 8010832:	60fb      	str	r3, [r7, #12]
}
 8010834:	bf00      	nop
 8010836:	bf00      	nop
 8010838:	e7fd      	b.n	8010836 <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 801083a:	f001 f87f 	bl	801193c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 801083e:	4b07      	ldr	r3, [pc, #28]	@ (801085c <vTaskSetTimeOutState+0x4c>)
 8010840:	681a      	ldr	r2, [r3, #0]
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8010846:	4b06      	ldr	r3, [pc, #24]	@ (8010860 <vTaskSetTimeOutState+0x50>)
 8010848:	681a      	ldr	r2, [r3, #0]
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 801084e:	f001 f8ab 	bl	80119a8 <vPortExitCritical>
}
 8010852:	bf00      	nop
 8010854:	3710      	adds	r7, #16
 8010856:	46bd      	mov	sp, r7
 8010858:	bd80      	pop	{r7, pc}
 801085a:	bf00      	nop
 801085c:	200148e8 	.word	0x200148e8
 8010860:	200148d4 	.word	0x200148d4

08010864 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010864:	b480      	push	{r7}
 8010866:	b083      	sub	sp, #12
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801086c:	4b06      	ldr	r3, [pc, #24]	@ (8010888 <vTaskInternalSetTimeOutState+0x24>)
 801086e:	681a      	ldr	r2, [r3, #0]
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010874:	4b05      	ldr	r3, [pc, #20]	@ (801088c <vTaskInternalSetTimeOutState+0x28>)
 8010876:	681a      	ldr	r2, [r3, #0]
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	605a      	str	r2, [r3, #4]
}
 801087c:	bf00      	nop
 801087e:	370c      	adds	r7, #12
 8010880:	46bd      	mov	sp, r7
 8010882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010886:	4770      	bx	lr
 8010888:	200148e8 	.word	0x200148e8
 801088c:	200148d4 	.word	0x200148d4

08010890 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010890:	b580      	push	{r7, lr}
 8010892:	b088      	sub	sp, #32
 8010894:	af00      	add	r7, sp, #0
 8010896:	6078      	str	r0, [r7, #4]
 8010898:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d10d      	bne.n	80108bc <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80108a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108a4:	b672      	cpsid	i
 80108a6:	f383 8811 	msr	BASEPRI, r3
 80108aa:	f3bf 8f6f 	isb	sy
 80108ae:	f3bf 8f4f 	dsb	sy
 80108b2:	b662      	cpsie	i
 80108b4:	613b      	str	r3, [r7, #16]
}
 80108b6:	bf00      	nop
 80108b8:	bf00      	nop
 80108ba:	e7fd      	b.n	80108b8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d10d      	bne.n	80108de <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80108c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108c6:	b672      	cpsid	i
 80108c8:	f383 8811 	msr	BASEPRI, r3
 80108cc:	f3bf 8f6f 	isb	sy
 80108d0:	f3bf 8f4f 	dsb	sy
 80108d4:	b662      	cpsie	i
 80108d6:	60fb      	str	r3, [r7, #12]
}
 80108d8:	bf00      	nop
 80108da:	bf00      	nop
 80108dc:	e7fd      	b.n	80108da <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80108de:	f001 f82d 	bl	801193c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80108e2:	4b1d      	ldr	r3, [pc, #116]	@ (8010958 <xTaskCheckForTimeOut+0xc8>)
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	685b      	ldr	r3, [r3, #4]
 80108ec:	69ba      	ldr	r2, [r7, #24]
 80108ee:	1ad3      	subs	r3, r2, r3
 80108f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80108f2:	683b      	ldr	r3, [r7, #0]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108fa:	d102      	bne.n	8010902 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80108fc:	2300      	movs	r3, #0
 80108fe:	61fb      	str	r3, [r7, #28]
 8010900:	e023      	b.n	801094a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681a      	ldr	r2, [r3, #0]
 8010906:	4b15      	ldr	r3, [pc, #84]	@ (801095c <xTaskCheckForTimeOut+0xcc>)
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	429a      	cmp	r2, r3
 801090c:	d007      	beq.n	801091e <xTaskCheckForTimeOut+0x8e>
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	685b      	ldr	r3, [r3, #4]
 8010912:	69ba      	ldr	r2, [r7, #24]
 8010914:	429a      	cmp	r2, r3
 8010916:	d302      	bcc.n	801091e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010918:	2301      	movs	r3, #1
 801091a:	61fb      	str	r3, [r7, #28]
 801091c:	e015      	b.n	801094a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	697a      	ldr	r2, [r7, #20]
 8010924:	429a      	cmp	r2, r3
 8010926:	d20b      	bcs.n	8010940 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010928:	683b      	ldr	r3, [r7, #0]
 801092a:	681a      	ldr	r2, [r3, #0]
 801092c:	697b      	ldr	r3, [r7, #20]
 801092e:	1ad2      	subs	r2, r2, r3
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010934:	6878      	ldr	r0, [r7, #4]
 8010936:	f7ff ff95 	bl	8010864 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801093a:	2300      	movs	r3, #0
 801093c:	61fb      	str	r3, [r7, #28]
 801093e:	e004      	b.n	801094a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	2200      	movs	r2, #0
 8010944:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010946:	2301      	movs	r3, #1
 8010948:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801094a:	f001 f82d 	bl	80119a8 <vPortExitCritical>

	return xReturn;
 801094e:	69fb      	ldr	r3, [r7, #28]
}
 8010950:	4618      	mov	r0, r3
 8010952:	3720      	adds	r7, #32
 8010954:	46bd      	mov	sp, r7
 8010956:	bd80      	pop	{r7, pc}
 8010958:	200148d4 	.word	0x200148d4
 801095c:	200148e8 	.word	0x200148e8

08010960 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010960:	b480      	push	{r7}
 8010962:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010964:	4b03      	ldr	r3, [pc, #12]	@ (8010974 <vTaskMissedYield+0x14>)
 8010966:	2201      	movs	r2, #1
 8010968:	601a      	str	r2, [r3, #0]
}
 801096a:	bf00      	nop
 801096c:	46bd      	mov	sp, r7
 801096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010972:	4770      	bx	lr
 8010974:	200148e4 	.word	0x200148e4

08010978 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010978:	b580      	push	{r7, lr}
 801097a:	b082      	sub	sp, #8
 801097c:	af00      	add	r7, sp, #0
 801097e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010980:	f000 f852 	bl	8010a28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010984:	4b06      	ldr	r3, [pc, #24]	@ (80109a0 <prvIdleTask+0x28>)
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	2b01      	cmp	r3, #1
 801098a:	d9f9      	bls.n	8010980 <prvIdleTask+0x8>
			{
				taskYIELD();
 801098c:	4b05      	ldr	r3, [pc, #20]	@ (80109a4 <prvIdleTask+0x2c>)
 801098e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010992:	601a      	str	r2, [r3, #0]
 8010994:	f3bf 8f4f 	dsb	sy
 8010998:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801099c:	e7f0      	b.n	8010980 <prvIdleTask+0x8>
 801099e:	bf00      	nop
 80109a0:	20014400 	.word	0x20014400
 80109a4:	e000ed04 	.word	0xe000ed04

080109a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80109a8:	b580      	push	{r7, lr}
 80109aa:	b082      	sub	sp, #8
 80109ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80109ae:	2300      	movs	r3, #0
 80109b0:	607b      	str	r3, [r7, #4]
 80109b2:	e00c      	b.n	80109ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80109b4:	687a      	ldr	r2, [r7, #4]
 80109b6:	4613      	mov	r3, r2
 80109b8:	009b      	lsls	r3, r3, #2
 80109ba:	4413      	add	r3, r2
 80109bc:	009b      	lsls	r3, r3, #2
 80109be:	4a12      	ldr	r2, [pc, #72]	@ (8010a08 <prvInitialiseTaskLists+0x60>)
 80109c0:	4413      	add	r3, r2
 80109c2:	4618      	mov	r0, r3
 80109c4:	f7fe f9a6 	bl	800ed14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	3301      	adds	r3, #1
 80109cc:	607b      	str	r3, [r7, #4]
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	2b37      	cmp	r3, #55	@ 0x37
 80109d2:	d9ef      	bls.n	80109b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80109d4:	480d      	ldr	r0, [pc, #52]	@ (8010a0c <prvInitialiseTaskLists+0x64>)
 80109d6:	f7fe f99d 	bl	800ed14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80109da:	480d      	ldr	r0, [pc, #52]	@ (8010a10 <prvInitialiseTaskLists+0x68>)
 80109dc:	f7fe f99a 	bl	800ed14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80109e0:	480c      	ldr	r0, [pc, #48]	@ (8010a14 <prvInitialiseTaskLists+0x6c>)
 80109e2:	f7fe f997 	bl	800ed14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80109e6:	480c      	ldr	r0, [pc, #48]	@ (8010a18 <prvInitialiseTaskLists+0x70>)
 80109e8:	f7fe f994 	bl	800ed14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80109ec:	480b      	ldr	r0, [pc, #44]	@ (8010a1c <prvInitialiseTaskLists+0x74>)
 80109ee:	f7fe f991 	bl	800ed14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80109f2:	4b0b      	ldr	r3, [pc, #44]	@ (8010a20 <prvInitialiseTaskLists+0x78>)
 80109f4:	4a05      	ldr	r2, [pc, #20]	@ (8010a0c <prvInitialiseTaskLists+0x64>)
 80109f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80109f8:	4b0a      	ldr	r3, [pc, #40]	@ (8010a24 <prvInitialiseTaskLists+0x7c>)
 80109fa:	4a05      	ldr	r2, [pc, #20]	@ (8010a10 <prvInitialiseTaskLists+0x68>)
 80109fc:	601a      	str	r2, [r3, #0]
}
 80109fe:	bf00      	nop
 8010a00:	3708      	adds	r7, #8
 8010a02:	46bd      	mov	sp, r7
 8010a04:	bd80      	pop	{r7, pc}
 8010a06:	bf00      	nop
 8010a08:	20014400 	.word	0x20014400
 8010a0c:	20014860 	.word	0x20014860
 8010a10:	20014874 	.word	0x20014874
 8010a14:	20014890 	.word	0x20014890
 8010a18:	200148a4 	.word	0x200148a4
 8010a1c:	200148bc 	.word	0x200148bc
 8010a20:	20014888 	.word	0x20014888
 8010a24:	2001488c 	.word	0x2001488c

08010a28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b082      	sub	sp, #8
 8010a2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010a2e:	e019      	b.n	8010a64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010a30:	f000 ff84 	bl	801193c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a34:	4b10      	ldr	r3, [pc, #64]	@ (8010a78 <prvCheckTasksWaitingTermination+0x50>)
 8010a36:	68db      	ldr	r3, [r3, #12]
 8010a38:	68db      	ldr	r3, [r3, #12]
 8010a3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	3304      	adds	r3, #4
 8010a40:	4618      	mov	r0, r3
 8010a42:	f7fe f9f1 	bl	800ee28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010a46:	4b0d      	ldr	r3, [pc, #52]	@ (8010a7c <prvCheckTasksWaitingTermination+0x54>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	3b01      	subs	r3, #1
 8010a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8010a7c <prvCheckTasksWaitingTermination+0x54>)
 8010a4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010a50:	4b0b      	ldr	r3, [pc, #44]	@ (8010a80 <prvCheckTasksWaitingTermination+0x58>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	3b01      	subs	r3, #1
 8010a56:	4a0a      	ldr	r2, [pc, #40]	@ (8010a80 <prvCheckTasksWaitingTermination+0x58>)
 8010a58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010a5a:	f000 ffa5 	bl	80119a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010a5e:	6878      	ldr	r0, [r7, #4]
 8010a60:	f000 f810 	bl	8010a84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010a64:	4b06      	ldr	r3, [pc, #24]	@ (8010a80 <prvCheckTasksWaitingTermination+0x58>)
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d1e1      	bne.n	8010a30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010a6c:	bf00      	nop
 8010a6e:	bf00      	nop
 8010a70:	3708      	adds	r7, #8
 8010a72:	46bd      	mov	sp, r7
 8010a74:	bd80      	pop	{r7, pc}
 8010a76:	bf00      	nop
 8010a78:	200148a4 	.word	0x200148a4
 8010a7c:	200148d0 	.word	0x200148d0
 8010a80:	200148b8 	.word	0x200148b8

08010a84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b084      	sub	sp, #16
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d108      	bne.n	8010aa8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	f001 f8c2 	bl	8011c24 <vPortFree>
				vPortFree( pxTCB );
 8010aa0:	6878      	ldr	r0, [r7, #4]
 8010aa2:	f001 f8bf 	bl	8011c24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010aa6:	e01b      	b.n	8010ae0 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8010aae:	2b01      	cmp	r3, #1
 8010ab0:	d103      	bne.n	8010aba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f001 f8b6 	bl	8011c24 <vPortFree>
	}
 8010ab8:	e012      	b.n	8010ae0 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8010ac0:	2b02      	cmp	r3, #2
 8010ac2:	d00d      	beq.n	8010ae0 <prvDeleteTCB+0x5c>
	__asm volatile
 8010ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ac8:	b672      	cpsid	i
 8010aca:	f383 8811 	msr	BASEPRI, r3
 8010ace:	f3bf 8f6f 	isb	sy
 8010ad2:	f3bf 8f4f 	dsb	sy
 8010ad6:	b662      	cpsie	i
 8010ad8:	60fb      	str	r3, [r7, #12]
}
 8010ada:	bf00      	nop
 8010adc:	bf00      	nop
 8010ade:	e7fd      	b.n	8010adc <prvDeleteTCB+0x58>
	}
 8010ae0:	bf00      	nop
 8010ae2:	3710      	adds	r7, #16
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	bd80      	pop	{r7, pc}

08010ae8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010ae8:	b480      	push	{r7}
 8010aea:	b083      	sub	sp, #12
 8010aec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010aee:	4b0c      	ldr	r3, [pc, #48]	@ (8010b20 <prvResetNextTaskUnblockTime+0x38>)
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d104      	bne.n	8010b02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010af8:	4b0a      	ldr	r3, [pc, #40]	@ (8010b24 <prvResetNextTaskUnblockTime+0x3c>)
 8010afa:	f04f 32ff 	mov.w	r2, #4294967295
 8010afe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010b00:	e008      	b.n	8010b14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b02:	4b07      	ldr	r3, [pc, #28]	@ (8010b20 <prvResetNextTaskUnblockTime+0x38>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	68db      	ldr	r3, [r3, #12]
 8010b08:	68db      	ldr	r3, [r3, #12]
 8010b0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	685b      	ldr	r3, [r3, #4]
 8010b10:	4a04      	ldr	r2, [pc, #16]	@ (8010b24 <prvResetNextTaskUnblockTime+0x3c>)
 8010b12:	6013      	str	r3, [r2, #0]
}
 8010b14:	bf00      	nop
 8010b16:	370c      	adds	r7, #12
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1e:	4770      	bx	lr
 8010b20:	20014888 	.word	0x20014888
 8010b24:	200148f0 	.word	0x200148f0

08010b28 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010b28:	b480      	push	{r7}
 8010b2a:	b083      	sub	sp, #12
 8010b2c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010b2e:	4b05      	ldr	r3, [pc, #20]	@ (8010b44 <xTaskGetCurrentTaskHandle+0x1c>)
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010b34:	687b      	ldr	r3, [r7, #4]
	}
 8010b36:	4618      	mov	r0, r3
 8010b38:	370c      	adds	r7, #12
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b40:	4770      	bx	lr
 8010b42:	bf00      	nop
 8010b44:	200143fc 	.word	0x200143fc

08010b48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010b48:	b480      	push	{r7}
 8010b4a:	b083      	sub	sp, #12
 8010b4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8010b7c <xTaskGetSchedulerState+0x34>)
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d102      	bne.n	8010b5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010b56:	2301      	movs	r3, #1
 8010b58:	607b      	str	r3, [r7, #4]
 8010b5a:	e008      	b.n	8010b6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010b5c:	4b08      	ldr	r3, [pc, #32]	@ (8010b80 <xTaskGetSchedulerState+0x38>)
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d102      	bne.n	8010b6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010b64:	2302      	movs	r3, #2
 8010b66:	607b      	str	r3, [r7, #4]
 8010b68:	e001      	b.n	8010b6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010b6e:	687b      	ldr	r3, [r7, #4]
	}
 8010b70:	4618      	mov	r0, r3
 8010b72:	370c      	adds	r7, #12
 8010b74:	46bd      	mov	sp, r7
 8010b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7a:	4770      	bx	lr
 8010b7c:	200148dc 	.word	0x200148dc
 8010b80:	200148f8 	.word	0x200148f8

08010b84 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010b84:	b580      	push	{r7, lr}
 8010b86:	b084      	sub	sp, #16
 8010b88:	af00      	add	r7, sp, #0
 8010b8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010b90:	2300      	movs	r3, #0
 8010b92:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d051      	beq.n	8010c3e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010b9a:	68bb      	ldr	r3, [r7, #8]
 8010b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8010c48 <xTaskPriorityInherit+0xc4>)
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ba4:	429a      	cmp	r2, r3
 8010ba6:	d241      	bcs.n	8010c2c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010ba8:	68bb      	ldr	r3, [r7, #8]
 8010baa:	699b      	ldr	r3, [r3, #24]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	db06      	blt.n	8010bbe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010bb0:	4b25      	ldr	r3, [pc, #148]	@ (8010c48 <xTaskPriorityInherit+0xc4>)
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bb6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010bba:	68bb      	ldr	r3, [r7, #8]
 8010bbc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010bbe:	68bb      	ldr	r3, [r7, #8]
 8010bc0:	6959      	ldr	r1, [r3, #20]
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bc6:	4613      	mov	r3, r2
 8010bc8:	009b      	lsls	r3, r3, #2
 8010bca:	4413      	add	r3, r2
 8010bcc:	009b      	lsls	r3, r3, #2
 8010bce:	4a1f      	ldr	r2, [pc, #124]	@ (8010c4c <xTaskPriorityInherit+0xc8>)
 8010bd0:	4413      	add	r3, r2
 8010bd2:	4299      	cmp	r1, r3
 8010bd4:	d122      	bne.n	8010c1c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010bd6:	68bb      	ldr	r3, [r7, #8]
 8010bd8:	3304      	adds	r3, #4
 8010bda:	4618      	mov	r0, r3
 8010bdc:	f7fe f924 	bl	800ee28 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010be0:	4b19      	ldr	r3, [pc, #100]	@ (8010c48 <xTaskPriorityInherit+0xc4>)
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010bea:	68bb      	ldr	r3, [r7, #8]
 8010bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bee:	4b18      	ldr	r3, [pc, #96]	@ (8010c50 <xTaskPriorityInherit+0xcc>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	429a      	cmp	r2, r3
 8010bf4:	d903      	bls.n	8010bfe <xTaskPriorityInherit+0x7a>
 8010bf6:	68bb      	ldr	r3, [r7, #8]
 8010bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bfa:	4a15      	ldr	r2, [pc, #84]	@ (8010c50 <xTaskPriorityInherit+0xcc>)
 8010bfc:	6013      	str	r3, [r2, #0]
 8010bfe:	68bb      	ldr	r3, [r7, #8]
 8010c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c02:	4613      	mov	r3, r2
 8010c04:	009b      	lsls	r3, r3, #2
 8010c06:	4413      	add	r3, r2
 8010c08:	009b      	lsls	r3, r3, #2
 8010c0a:	4a10      	ldr	r2, [pc, #64]	@ (8010c4c <xTaskPriorityInherit+0xc8>)
 8010c0c:	441a      	add	r2, r3
 8010c0e:	68bb      	ldr	r3, [r7, #8]
 8010c10:	3304      	adds	r3, #4
 8010c12:	4619      	mov	r1, r3
 8010c14:	4610      	mov	r0, r2
 8010c16:	f7fe f8aa 	bl	800ed6e <vListInsertEnd>
 8010c1a:	e004      	b.n	8010c26 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8010c48 <xTaskPriorityInherit+0xc4>)
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c22:	68bb      	ldr	r3, [r7, #8]
 8010c24:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010c26:	2301      	movs	r3, #1
 8010c28:	60fb      	str	r3, [r7, #12]
 8010c2a:	e008      	b.n	8010c3e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010c2c:	68bb      	ldr	r3, [r7, #8]
 8010c2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010c30:	4b05      	ldr	r3, [pc, #20]	@ (8010c48 <xTaskPriorityInherit+0xc4>)
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c36:	429a      	cmp	r2, r3
 8010c38:	d201      	bcs.n	8010c3e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010c3a:	2301      	movs	r3, #1
 8010c3c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010c3e:	68fb      	ldr	r3, [r7, #12]
	}
 8010c40:	4618      	mov	r0, r3
 8010c42:	3710      	adds	r7, #16
 8010c44:	46bd      	mov	sp, r7
 8010c46:	bd80      	pop	{r7, pc}
 8010c48:	200143fc 	.word	0x200143fc
 8010c4c:	20014400 	.word	0x20014400
 8010c50:	200148d8 	.word	0x200148d8

08010c54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b086      	sub	sp, #24
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010c60:	2300      	movs	r3, #0
 8010c62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d05c      	beq.n	8010d24 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010c6a:	4b31      	ldr	r3, [pc, #196]	@ (8010d30 <xTaskPriorityDisinherit+0xdc>)
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	693a      	ldr	r2, [r7, #16]
 8010c70:	429a      	cmp	r2, r3
 8010c72:	d00d      	beq.n	8010c90 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8010c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c78:	b672      	cpsid	i
 8010c7a:	f383 8811 	msr	BASEPRI, r3
 8010c7e:	f3bf 8f6f 	isb	sy
 8010c82:	f3bf 8f4f 	dsb	sy
 8010c86:	b662      	cpsie	i
 8010c88:	60fb      	str	r3, [r7, #12]
}
 8010c8a:	bf00      	nop
 8010c8c:	bf00      	nop
 8010c8e:	e7fd      	b.n	8010c8c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d10d      	bne.n	8010cb4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8010c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c9c:	b672      	cpsid	i
 8010c9e:	f383 8811 	msr	BASEPRI, r3
 8010ca2:	f3bf 8f6f 	isb	sy
 8010ca6:	f3bf 8f4f 	dsb	sy
 8010caa:	b662      	cpsie	i
 8010cac:	60bb      	str	r3, [r7, #8]
}
 8010cae:	bf00      	nop
 8010cb0:	bf00      	nop
 8010cb2:	e7fd      	b.n	8010cb0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8010cb4:	693b      	ldr	r3, [r7, #16]
 8010cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010cb8:	1e5a      	subs	r2, r3, #1
 8010cba:	693b      	ldr	r3, [r7, #16]
 8010cbc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010cbe:	693b      	ldr	r3, [r7, #16]
 8010cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cc2:	693b      	ldr	r3, [r7, #16]
 8010cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010cc6:	429a      	cmp	r2, r3
 8010cc8:	d02c      	beq.n	8010d24 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010cca:	693b      	ldr	r3, [r7, #16]
 8010ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d128      	bne.n	8010d24 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010cd2:	693b      	ldr	r3, [r7, #16]
 8010cd4:	3304      	adds	r3, #4
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	f7fe f8a6 	bl	800ee28 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010cdc:	693b      	ldr	r3, [r7, #16]
 8010cde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010ce0:	693b      	ldr	r3, [r7, #16]
 8010ce2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ce4:	693b      	ldr	r3, [r7, #16]
 8010ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ce8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010cec:	693b      	ldr	r3, [r7, #16]
 8010cee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010cf0:	693b      	ldr	r3, [r7, #16]
 8010cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8010d34 <xTaskPriorityDisinherit+0xe0>)
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	429a      	cmp	r2, r3
 8010cfa:	d903      	bls.n	8010d04 <xTaskPriorityDisinherit+0xb0>
 8010cfc:	693b      	ldr	r3, [r7, #16]
 8010cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d00:	4a0c      	ldr	r2, [pc, #48]	@ (8010d34 <xTaskPriorityDisinherit+0xe0>)
 8010d02:	6013      	str	r3, [r2, #0]
 8010d04:	693b      	ldr	r3, [r7, #16]
 8010d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d08:	4613      	mov	r3, r2
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	4413      	add	r3, r2
 8010d0e:	009b      	lsls	r3, r3, #2
 8010d10:	4a09      	ldr	r2, [pc, #36]	@ (8010d38 <xTaskPriorityDisinherit+0xe4>)
 8010d12:	441a      	add	r2, r3
 8010d14:	693b      	ldr	r3, [r7, #16]
 8010d16:	3304      	adds	r3, #4
 8010d18:	4619      	mov	r1, r3
 8010d1a:	4610      	mov	r0, r2
 8010d1c:	f7fe f827 	bl	800ed6e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010d20:	2301      	movs	r3, #1
 8010d22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010d24:	697b      	ldr	r3, [r7, #20]
	}
 8010d26:	4618      	mov	r0, r3
 8010d28:	3718      	adds	r7, #24
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd80      	pop	{r7, pc}
 8010d2e:	bf00      	nop
 8010d30:	200143fc 	.word	0x200143fc
 8010d34:	200148d8 	.word	0x200148d8
 8010d38:	20014400 	.word	0x20014400

08010d3c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b088      	sub	sp, #32
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
 8010d44:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d070      	beq.n	8010e36 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010d54:	69bb      	ldr	r3, [r7, #24]
 8010d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d10d      	bne.n	8010d78 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8010d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d60:	b672      	cpsid	i
 8010d62:	f383 8811 	msr	BASEPRI, r3
 8010d66:	f3bf 8f6f 	isb	sy
 8010d6a:	f3bf 8f4f 	dsb	sy
 8010d6e:	b662      	cpsie	i
 8010d70:	60fb      	str	r3, [r7, #12]
}
 8010d72:	bf00      	nop
 8010d74:	bf00      	nop
 8010d76:	e7fd      	b.n	8010d74 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010d78:	69bb      	ldr	r3, [r7, #24]
 8010d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d7c:	683a      	ldr	r2, [r7, #0]
 8010d7e:	429a      	cmp	r2, r3
 8010d80:	d902      	bls.n	8010d88 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010d82:	683b      	ldr	r3, [r7, #0]
 8010d84:	61fb      	str	r3, [r7, #28]
 8010d86:	e002      	b.n	8010d8e <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010d88:	69bb      	ldr	r3, [r7, #24]
 8010d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d8c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010d8e:	69bb      	ldr	r3, [r7, #24]
 8010d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d92:	69fa      	ldr	r2, [r7, #28]
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d04e      	beq.n	8010e36 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010d98:	69bb      	ldr	r3, [r7, #24]
 8010d9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d9c:	697a      	ldr	r2, [r7, #20]
 8010d9e:	429a      	cmp	r2, r3
 8010da0:	d149      	bne.n	8010e36 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010da2:	4b27      	ldr	r3, [pc, #156]	@ (8010e40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	69ba      	ldr	r2, [r7, #24]
 8010da8:	429a      	cmp	r2, r3
 8010daa:	d10d      	bne.n	8010dc8 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8010dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010db0:	b672      	cpsid	i
 8010db2:	f383 8811 	msr	BASEPRI, r3
 8010db6:	f3bf 8f6f 	isb	sy
 8010dba:	f3bf 8f4f 	dsb	sy
 8010dbe:	b662      	cpsie	i
 8010dc0:	60bb      	str	r3, [r7, #8]
}
 8010dc2:	bf00      	nop
 8010dc4:	bf00      	nop
 8010dc6:	e7fd      	b.n	8010dc4 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010dc8:	69bb      	ldr	r3, [r7, #24]
 8010dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010dcc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010dce:	69bb      	ldr	r3, [r7, #24]
 8010dd0:	69fa      	ldr	r2, [r7, #28]
 8010dd2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010dd4:	69bb      	ldr	r3, [r7, #24]
 8010dd6:	699b      	ldr	r3, [r3, #24]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	db04      	blt.n	8010de6 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ddc:	69fb      	ldr	r3, [r7, #28]
 8010dde:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010de2:	69bb      	ldr	r3, [r7, #24]
 8010de4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010de6:	69bb      	ldr	r3, [r7, #24]
 8010de8:	6959      	ldr	r1, [r3, #20]
 8010dea:	693a      	ldr	r2, [r7, #16]
 8010dec:	4613      	mov	r3, r2
 8010dee:	009b      	lsls	r3, r3, #2
 8010df0:	4413      	add	r3, r2
 8010df2:	009b      	lsls	r3, r3, #2
 8010df4:	4a13      	ldr	r2, [pc, #76]	@ (8010e44 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8010df6:	4413      	add	r3, r2
 8010df8:	4299      	cmp	r1, r3
 8010dfa:	d11c      	bne.n	8010e36 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	3304      	adds	r3, #4
 8010e00:	4618      	mov	r0, r3
 8010e02:	f7fe f811 	bl	800ee28 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010e06:	69bb      	ldr	r3, [r7, #24]
 8010e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8010e48 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	429a      	cmp	r2, r3
 8010e10:	d903      	bls.n	8010e1a <vTaskPriorityDisinheritAfterTimeout+0xde>
 8010e12:	69bb      	ldr	r3, [r7, #24]
 8010e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e16:	4a0c      	ldr	r2, [pc, #48]	@ (8010e48 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8010e18:	6013      	str	r3, [r2, #0]
 8010e1a:	69bb      	ldr	r3, [r7, #24]
 8010e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e1e:	4613      	mov	r3, r2
 8010e20:	009b      	lsls	r3, r3, #2
 8010e22:	4413      	add	r3, r2
 8010e24:	009b      	lsls	r3, r3, #2
 8010e26:	4a07      	ldr	r2, [pc, #28]	@ (8010e44 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8010e28:	441a      	add	r2, r3
 8010e2a:	69bb      	ldr	r3, [r7, #24]
 8010e2c:	3304      	adds	r3, #4
 8010e2e:	4619      	mov	r1, r3
 8010e30:	4610      	mov	r0, r2
 8010e32:	f7fd ff9c 	bl	800ed6e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010e36:	bf00      	nop
 8010e38:	3720      	adds	r7, #32
 8010e3a:	46bd      	mov	sp, r7
 8010e3c:	bd80      	pop	{r7, pc}
 8010e3e:	bf00      	nop
 8010e40:	200143fc 	.word	0x200143fc
 8010e44:	20014400 	.word	0x20014400
 8010e48:	200148d8 	.word	0x200148d8

08010e4c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010e4c:	b480      	push	{r7}
 8010e4e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010e50:	4b07      	ldr	r3, [pc, #28]	@ (8010e70 <pvTaskIncrementMutexHeldCount+0x24>)
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d004      	beq.n	8010e62 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010e58:	4b05      	ldr	r3, [pc, #20]	@ (8010e70 <pvTaskIncrementMutexHeldCount+0x24>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010e5e:	3201      	adds	r2, #1
 8010e60:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8010e62:	4b03      	ldr	r3, [pc, #12]	@ (8010e70 <pvTaskIncrementMutexHeldCount+0x24>)
 8010e64:	681b      	ldr	r3, [r3, #0]
	}
 8010e66:	4618      	mov	r0, r3
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr
 8010e70:	200143fc 	.word	0x200143fc

08010e74 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b08a      	sub	sp, #40	@ 0x28
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	6078      	str	r0, [r7, #4]
 8010e7c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d10d      	bne.n	8010ea0 <vTaskNotifyGiveFromISR+0x2c>
	__asm volatile
 8010e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e88:	b672      	cpsid	i
 8010e8a:	f383 8811 	msr	BASEPRI, r3
 8010e8e:	f3bf 8f6f 	isb	sy
 8010e92:	f3bf 8f4f 	dsb	sy
 8010e96:	b662      	cpsie	i
 8010e98:	61bb      	str	r3, [r7, #24]
}
 8010e9a:	bf00      	nop
 8010e9c:	bf00      	nop
 8010e9e:	e7fd      	b.n	8010e9c <vTaskNotifyGiveFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010ea0:	f000 fe34 	bl	8011b0c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8010ea8:	f3ef 8211 	mrs	r2, BASEPRI
 8010eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010eb0:	b672      	cpsid	i
 8010eb2:	f383 8811 	msr	BASEPRI, r3
 8010eb6:	f3bf 8f6f 	isb	sy
 8010eba:	f3bf 8f4f 	dsb	sy
 8010ebe:	b662      	cpsie	i
 8010ec0:	617a      	str	r2, [r7, #20]
 8010ec2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010ec4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010ec6:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8010ece:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed2:	2202      	movs	r2, #2
 8010ed4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010edc:	1c5a      	adds	r2, r3, #1
 8010ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee0:	655a      	str	r2, [r3, #84]	@ 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010ee2:	7ffb      	ldrb	r3, [r7, #31]
 8010ee4:	2b01      	cmp	r3, #1
 8010ee6:	d149      	bne.n	8010f7c <vTaskNotifyGiveFromISR+0x108>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d00d      	beq.n	8010f0c <vTaskNotifyGiveFromISR+0x98>
	__asm volatile
 8010ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ef4:	b672      	cpsid	i
 8010ef6:	f383 8811 	msr	BASEPRI, r3
 8010efa:	f3bf 8f6f 	isb	sy
 8010efe:	f3bf 8f4f 	dsb	sy
 8010f02:	b662      	cpsie	i
 8010f04:	60fb      	str	r3, [r7, #12]
}
 8010f06:	bf00      	nop
 8010f08:	bf00      	nop
 8010f0a:	e7fd      	b.n	8010f08 <vTaskNotifyGiveFromISR+0x94>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f0c:	4b20      	ldr	r3, [pc, #128]	@ (8010f90 <vTaskNotifyGiveFromISR+0x11c>)
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d11d      	bne.n	8010f50 <vTaskNotifyGiveFromISR+0xdc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f16:	3304      	adds	r3, #4
 8010f18:	4618      	mov	r0, r3
 8010f1a:	f7fd ff85 	bl	800ee28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f22:	4b1c      	ldr	r3, [pc, #112]	@ (8010f94 <vTaskNotifyGiveFromISR+0x120>)
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	429a      	cmp	r2, r3
 8010f28:	d903      	bls.n	8010f32 <vTaskNotifyGiveFromISR+0xbe>
 8010f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f2e:	4a19      	ldr	r2, [pc, #100]	@ (8010f94 <vTaskNotifyGiveFromISR+0x120>)
 8010f30:	6013      	str	r3, [r2, #0]
 8010f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f36:	4613      	mov	r3, r2
 8010f38:	009b      	lsls	r3, r3, #2
 8010f3a:	4413      	add	r3, r2
 8010f3c:	009b      	lsls	r3, r3, #2
 8010f3e:	4a16      	ldr	r2, [pc, #88]	@ (8010f98 <vTaskNotifyGiveFromISR+0x124>)
 8010f40:	441a      	add	r2, r3
 8010f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f44:	3304      	adds	r3, #4
 8010f46:	4619      	mov	r1, r3
 8010f48:	4610      	mov	r0, r2
 8010f4a:	f7fd ff10 	bl	800ed6e <vListInsertEnd>
 8010f4e:	e005      	b.n	8010f5c <vTaskNotifyGiveFromISR+0xe8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f52:	3318      	adds	r3, #24
 8010f54:	4619      	mov	r1, r3
 8010f56:	4811      	ldr	r0, [pc, #68]	@ (8010f9c <vTaskNotifyGiveFromISR+0x128>)
 8010f58:	f7fd ff09 	bl	800ed6e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f60:	4b0f      	ldr	r3, [pc, #60]	@ (8010fa0 <vTaskNotifyGiveFromISR+0x12c>)
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d908      	bls.n	8010f7c <vTaskNotifyGiveFromISR+0x108>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010f6a:	683b      	ldr	r3, [r7, #0]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d002      	beq.n	8010f76 <vTaskNotifyGiveFromISR+0x102>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	2201      	movs	r2, #1
 8010f74:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010f76:	4b0b      	ldr	r3, [pc, #44]	@ (8010fa4 <vTaskNotifyGiveFromISR+0x130>)
 8010f78:	2201      	movs	r2, #1
 8010f7a:	601a      	str	r2, [r3, #0]
 8010f7c:	6a3b      	ldr	r3, [r7, #32]
 8010f7e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8010f80:	68bb      	ldr	r3, [r7, #8]
 8010f82:	f383 8811 	msr	BASEPRI, r3
}
 8010f86:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8010f88:	bf00      	nop
 8010f8a:	3728      	adds	r7, #40	@ 0x28
 8010f8c:	46bd      	mov	sp, r7
 8010f8e:	bd80      	pop	{r7, pc}
 8010f90:	200148f8 	.word	0x200148f8
 8010f94:	200148d8 	.word	0x200148d8
 8010f98:	20014400 	.word	0x20014400
 8010f9c:	20014890 	.word	0x20014890
 8010fa0:	200143fc 	.word	0x200143fc
 8010fa4:	200148e4 	.word	0x200148e4

08010fa8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b084      	sub	sp, #16
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
 8010fb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010fb2:	4b21      	ldr	r3, [pc, #132]	@ (8011038 <prvAddCurrentTaskToDelayedList+0x90>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010fb8:	4b20      	ldr	r3, [pc, #128]	@ (801103c <prvAddCurrentTaskToDelayedList+0x94>)
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	3304      	adds	r3, #4
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	f7fd ff32 	bl	800ee28 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fca:	d10a      	bne.n	8010fe2 <prvAddCurrentTaskToDelayedList+0x3a>
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d007      	beq.n	8010fe2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010fd2:	4b1a      	ldr	r3, [pc, #104]	@ (801103c <prvAddCurrentTaskToDelayedList+0x94>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	3304      	adds	r3, #4
 8010fd8:	4619      	mov	r1, r3
 8010fda:	4819      	ldr	r0, [pc, #100]	@ (8011040 <prvAddCurrentTaskToDelayedList+0x98>)
 8010fdc:	f7fd fec7 	bl	800ed6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010fe0:	e026      	b.n	8011030 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010fe2:	68fa      	ldr	r2, [r7, #12]
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	4413      	add	r3, r2
 8010fe8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010fea:	4b14      	ldr	r3, [pc, #80]	@ (801103c <prvAddCurrentTaskToDelayedList+0x94>)
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	68ba      	ldr	r2, [r7, #8]
 8010ff0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010ff2:	68ba      	ldr	r2, [r7, #8]
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	429a      	cmp	r2, r3
 8010ff8:	d209      	bcs.n	801100e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010ffa:	4b12      	ldr	r3, [pc, #72]	@ (8011044 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010ffc:	681a      	ldr	r2, [r3, #0]
 8010ffe:	4b0f      	ldr	r3, [pc, #60]	@ (801103c <prvAddCurrentTaskToDelayedList+0x94>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	3304      	adds	r3, #4
 8011004:	4619      	mov	r1, r3
 8011006:	4610      	mov	r0, r2
 8011008:	f7fd fed5 	bl	800edb6 <vListInsert>
}
 801100c:	e010      	b.n	8011030 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801100e:	4b0e      	ldr	r3, [pc, #56]	@ (8011048 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011010:	681a      	ldr	r2, [r3, #0]
 8011012:	4b0a      	ldr	r3, [pc, #40]	@ (801103c <prvAddCurrentTaskToDelayedList+0x94>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	3304      	adds	r3, #4
 8011018:	4619      	mov	r1, r3
 801101a:	4610      	mov	r0, r2
 801101c:	f7fd fecb 	bl	800edb6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011020:	4b0a      	ldr	r3, [pc, #40]	@ (801104c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	68ba      	ldr	r2, [r7, #8]
 8011026:	429a      	cmp	r2, r3
 8011028:	d202      	bcs.n	8011030 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801102a:	4a08      	ldr	r2, [pc, #32]	@ (801104c <prvAddCurrentTaskToDelayedList+0xa4>)
 801102c:	68bb      	ldr	r3, [r7, #8]
 801102e:	6013      	str	r3, [r2, #0]
}
 8011030:	bf00      	nop
 8011032:	3710      	adds	r7, #16
 8011034:	46bd      	mov	sp, r7
 8011036:	bd80      	pop	{r7, pc}
 8011038:	200148d4 	.word	0x200148d4
 801103c:	200143fc 	.word	0x200143fc
 8011040:	200148bc 	.word	0x200148bc
 8011044:	2001488c 	.word	0x2001488c
 8011048:	20014888 	.word	0x20014888
 801104c:	200148f0 	.word	0x200148f0

08011050 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b08a      	sub	sp, #40	@ 0x28
 8011054:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011056:	2300      	movs	r3, #0
 8011058:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801105a:	f000 fb21 	bl	80116a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801105e:	4b1e      	ldr	r3, [pc, #120]	@ (80110d8 <xTimerCreateTimerTask+0x88>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d021      	beq.n	80110aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011066:	2300      	movs	r3, #0
 8011068:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801106a:	2300      	movs	r3, #0
 801106c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801106e:	1d3a      	adds	r2, r7, #4
 8011070:	f107 0108 	add.w	r1, r7, #8
 8011074:	f107 030c 	add.w	r3, r7, #12
 8011078:	4618      	mov	r0, r3
 801107a:	f7fd fe31 	bl	800ece0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801107e:	6879      	ldr	r1, [r7, #4]
 8011080:	68bb      	ldr	r3, [r7, #8]
 8011082:	68fa      	ldr	r2, [r7, #12]
 8011084:	9202      	str	r2, [sp, #8]
 8011086:	9301      	str	r3, [sp, #4]
 8011088:	2302      	movs	r3, #2
 801108a:	9300      	str	r3, [sp, #0]
 801108c:	2300      	movs	r3, #0
 801108e:	460a      	mov	r2, r1
 8011090:	4912      	ldr	r1, [pc, #72]	@ (80110dc <xTimerCreateTimerTask+0x8c>)
 8011092:	4813      	ldr	r0, [pc, #76]	@ (80110e0 <xTimerCreateTimerTask+0x90>)
 8011094:	f7fe fe3c 	bl	800fd10 <xTaskCreateStatic>
 8011098:	4603      	mov	r3, r0
 801109a:	4a12      	ldr	r2, [pc, #72]	@ (80110e4 <xTimerCreateTimerTask+0x94>)
 801109c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801109e:	4b11      	ldr	r3, [pc, #68]	@ (80110e4 <xTimerCreateTimerTask+0x94>)
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d001      	beq.n	80110aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80110a6:	2301      	movs	r3, #1
 80110a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d10d      	bne.n	80110cc <xTimerCreateTimerTask+0x7c>
	__asm volatile
 80110b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110b4:	b672      	cpsid	i
 80110b6:	f383 8811 	msr	BASEPRI, r3
 80110ba:	f3bf 8f6f 	isb	sy
 80110be:	f3bf 8f4f 	dsb	sy
 80110c2:	b662      	cpsie	i
 80110c4:	613b      	str	r3, [r7, #16]
}
 80110c6:	bf00      	nop
 80110c8:	bf00      	nop
 80110ca:	e7fd      	b.n	80110c8 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80110cc:	697b      	ldr	r3, [r7, #20]
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	3718      	adds	r7, #24
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}
 80110d6:	bf00      	nop
 80110d8:	2001492c 	.word	0x2001492c
 80110dc:	080250e4 	.word	0x080250e4
 80110e0:	08011229 	.word	0x08011229
 80110e4:	20014930 	.word	0x20014930

080110e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	b08a      	sub	sp, #40	@ 0x28
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	60f8      	str	r0, [r7, #12]
 80110f0:	60b9      	str	r1, [r7, #8]
 80110f2:	607a      	str	r2, [r7, #4]
 80110f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80110f6:	2300      	movs	r3, #0
 80110f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d10d      	bne.n	801111c <xTimerGenericCommand+0x34>
	__asm volatile
 8011100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011104:	b672      	cpsid	i
 8011106:	f383 8811 	msr	BASEPRI, r3
 801110a:	f3bf 8f6f 	isb	sy
 801110e:	f3bf 8f4f 	dsb	sy
 8011112:	b662      	cpsie	i
 8011114:	623b      	str	r3, [r7, #32]
}
 8011116:	bf00      	nop
 8011118:	bf00      	nop
 801111a:	e7fd      	b.n	8011118 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801111c:	4b19      	ldr	r3, [pc, #100]	@ (8011184 <xTimerGenericCommand+0x9c>)
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d02a      	beq.n	801117a <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011130:	68bb      	ldr	r3, [r7, #8]
 8011132:	2b05      	cmp	r3, #5
 8011134:	dc18      	bgt.n	8011168 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011136:	f7ff fd07 	bl	8010b48 <xTaskGetSchedulerState>
 801113a:	4603      	mov	r3, r0
 801113c:	2b02      	cmp	r3, #2
 801113e:	d109      	bne.n	8011154 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011140:	4b10      	ldr	r3, [pc, #64]	@ (8011184 <xTimerGenericCommand+0x9c>)
 8011142:	6818      	ldr	r0, [r3, #0]
 8011144:	f107 0110 	add.w	r1, r7, #16
 8011148:	2300      	movs	r3, #0
 801114a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801114c:	f7fe f8ac 	bl	800f2a8 <xQueueGenericSend>
 8011150:	6278      	str	r0, [r7, #36]	@ 0x24
 8011152:	e012      	b.n	801117a <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011154:	4b0b      	ldr	r3, [pc, #44]	@ (8011184 <xTimerGenericCommand+0x9c>)
 8011156:	6818      	ldr	r0, [r3, #0]
 8011158:	f107 0110 	add.w	r1, r7, #16
 801115c:	2300      	movs	r3, #0
 801115e:	2200      	movs	r2, #0
 8011160:	f7fe f8a2 	bl	800f2a8 <xQueueGenericSend>
 8011164:	6278      	str	r0, [r7, #36]	@ 0x24
 8011166:	e008      	b.n	801117a <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011168:	4b06      	ldr	r3, [pc, #24]	@ (8011184 <xTimerGenericCommand+0x9c>)
 801116a:	6818      	ldr	r0, [r3, #0]
 801116c:	f107 0110 	add.w	r1, r7, #16
 8011170:	2300      	movs	r3, #0
 8011172:	683a      	ldr	r2, [r7, #0]
 8011174:	f7fe f9a2 	bl	800f4bc <xQueueGenericSendFromISR>
 8011178:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801117c:	4618      	mov	r0, r3
 801117e:	3728      	adds	r7, #40	@ 0x28
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	2001492c 	.word	0x2001492c

08011188 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011188:	b580      	push	{r7, lr}
 801118a:	b088      	sub	sp, #32
 801118c:	af02      	add	r7, sp, #8
 801118e:	6078      	str	r0, [r7, #4]
 8011190:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011192:	4b24      	ldr	r3, [pc, #144]	@ (8011224 <prvProcessExpiredTimer+0x9c>)
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	68db      	ldr	r3, [r3, #12]
 8011198:	68db      	ldr	r3, [r3, #12]
 801119a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801119c:	697b      	ldr	r3, [r7, #20]
 801119e:	3304      	adds	r3, #4
 80111a0:	4618      	mov	r0, r3
 80111a2:	f7fd fe41 	bl	800ee28 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80111a6:	697b      	ldr	r3, [r7, #20]
 80111a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80111ac:	f003 0304 	and.w	r3, r3, #4
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d025      	beq.n	8011200 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80111b4:	697b      	ldr	r3, [r7, #20]
 80111b6:	699a      	ldr	r2, [r3, #24]
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	18d1      	adds	r1, r2, r3
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	683a      	ldr	r2, [r7, #0]
 80111c0:	6978      	ldr	r0, [r7, #20]
 80111c2:	f000 f8d7 	bl	8011374 <prvInsertTimerInActiveList>
 80111c6:	4603      	mov	r3, r0
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d022      	beq.n	8011212 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80111cc:	2300      	movs	r3, #0
 80111ce:	9300      	str	r3, [sp, #0]
 80111d0:	2300      	movs	r3, #0
 80111d2:	687a      	ldr	r2, [r7, #4]
 80111d4:	2100      	movs	r1, #0
 80111d6:	6978      	ldr	r0, [r7, #20]
 80111d8:	f7ff ff86 	bl	80110e8 <xTimerGenericCommand>
 80111dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80111de:	693b      	ldr	r3, [r7, #16]
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d116      	bne.n	8011212 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 80111e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111e8:	b672      	cpsid	i
 80111ea:	f383 8811 	msr	BASEPRI, r3
 80111ee:	f3bf 8f6f 	isb	sy
 80111f2:	f3bf 8f4f 	dsb	sy
 80111f6:	b662      	cpsie	i
 80111f8:	60fb      	str	r3, [r7, #12]
}
 80111fa:	bf00      	nop
 80111fc:	bf00      	nop
 80111fe:	e7fd      	b.n	80111fc <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011200:	697b      	ldr	r3, [r7, #20]
 8011202:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011206:	f023 0301 	bic.w	r3, r3, #1
 801120a:	b2da      	uxtb	r2, r3
 801120c:	697b      	ldr	r3, [r7, #20]
 801120e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011212:	697b      	ldr	r3, [r7, #20]
 8011214:	6a1b      	ldr	r3, [r3, #32]
 8011216:	6978      	ldr	r0, [r7, #20]
 8011218:	4798      	blx	r3
}
 801121a:	bf00      	nop
 801121c:	3718      	adds	r7, #24
 801121e:	46bd      	mov	sp, r7
 8011220:	bd80      	pop	{r7, pc}
 8011222:	bf00      	nop
 8011224:	20014924 	.word	0x20014924

08011228 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011228:	b580      	push	{r7, lr}
 801122a:	b084      	sub	sp, #16
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011230:	f107 0308 	add.w	r3, r7, #8
 8011234:	4618      	mov	r0, r3
 8011236:	f000 f859 	bl	80112ec <prvGetNextExpireTime>
 801123a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801123c:	68bb      	ldr	r3, [r7, #8]
 801123e:	4619      	mov	r1, r3
 8011240:	68f8      	ldr	r0, [r7, #12]
 8011242:	f000 f805 	bl	8011250 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011246:	f000 f8d7 	bl	80113f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801124a:	bf00      	nop
 801124c:	e7f0      	b.n	8011230 <prvTimerTask+0x8>
	...

08011250 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b084      	sub	sp, #16
 8011254:	af00      	add	r7, sp, #0
 8011256:	6078      	str	r0, [r7, #4]
 8011258:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801125a:	f7ff f831 	bl	80102c0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801125e:	f107 0308 	add.w	r3, r7, #8
 8011262:	4618      	mov	r0, r3
 8011264:	f000 f866 	bl	8011334 <prvSampleTimeNow>
 8011268:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801126a:	68bb      	ldr	r3, [r7, #8]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d130      	bne.n	80112d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d10a      	bne.n	801128c <prvProcessTimerOrBlockTask+0x3c>
 8011276:	687a      	ldr	r2, [r7, #4]
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	429a      	cmp	r2, r3
 801127c:	d806      	bhi.n	801128c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801127e:	f7ff f82d 	bl	80102dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011282:	68f9      	ldr	r1, [r7, #12]
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f7ff ff7f 	bl	8011188 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801128a:	e024      	b.n	80112d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d008      	beq.n	80112a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011292:	4b13      	ldr	r3, [pc, #76]	@ (80112e0 <prvProcessTimerOrBlockTask+0x90>)
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d101      	bne.n	80112a0 <prvProcessTimerOrBlockTask+0x50>
 801129c:	2301      	movs	r3, #1
 801129e:	e000      	b.n	80112a2 <prvProcessTimerOrBlockTask+0x52>
 80112a0:	2300      	movs	r3, #0
 80112a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80112a4:	4b0f      	ldr	r3, [pc, #60]	@ (80112e4 <prvProcessTimerOrBlockTask+0x94>)
 80112a6:	6818      	ldr	r0, [r3, #0]
 80112a8:	687a      	ldr	r2, [r7, #4]
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	1ad3      	subs	r3, r2, r3
 80112ae:	683a      	ldr	r2, [r7, #0]
 80112b0:	4619      	mov	r1, r3
 80112b2:	f7fe fcf9 	bl	800fca8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80112b6:	f7ff f811 	bl	80102dc <xTaskResumeAll>
 80112ba:	4603      	mov	r3, r0
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d10a      	bne.n	80112d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80112c0:	4b09      	ldr	r3, [pc, #36]	@ (80112e8 <prvProcessTimerOrBlockTask+0x98>)
 80112c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80112c6:	601a      	str	r2, [r3, #0]
 80112c8:	f3bf 8f4f 	dsb	sy
 80112cc:	f3bf 8f6f 	isb	sy
}
 80112d0:	e001      	b.n	80112d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80112d2:	f7ff f803 	bl	80102dc <xTaskResumeAll>
}
 80112d6:	bf00      	nop
 80112d8:	3710      	adds	r7, #16
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	bf00      	nop
 80112e0:	20014928 	.word	0x20014928
 80112e4:	2001492c 	.word	0x2001492c
 80112e8:	e000ed04 	.word	0xe000ed04

080112ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80112ec:	b480      	push	{r7}
 80112ee:	b085      	sub	sp, #20
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80112f4:	4b0e      	ldr	r3, [pc, #56]	@ (8011330 <prvGetNextExpireTime+0x44>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d101      	bne.n	8011302 <prvGetNextExpireTime+0x16>
 80112fe:	2201      	movs	r2, #1
 8011300:	e000      	b.n	8011304 <prvGetNextExpireTime+0x18>
 8011302:	2200      	movs	r2, #0
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d105      	bne.n	801131c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011310:	4b07      	ldr	r3, [pc, #28]	@ (8011330 <prvGetNextExpireTime+0x44>)
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	68db      	ldr	r3, [r3, #12]
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	60fb      	str	r3, [r7, #12]
 801131a:	e001      	b.n	8011320 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801131c:	2300      	movs	r3, #0
 801131e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011320:	68fb      	ldr	r3, [r7, #12]
}
 8011322:	4618      	mov	r0, r3
 8011324:	3714      	adds	r7, #20
 8011326:	46bd      	mov	sp, r7
 8011328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801132c:	4770      	bx	lr
 801132e:	bf00      	nop
 8011330:	20014924 	.word	0x20014924

08011334 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011334:	b580      	push	{r7, lr}
 8011336:	b084      	sub	sp, #16
 8011338:	af00      	add	r7, sp, #0
 801133a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801133c:	f7ff f86e 	bl	801041c <xTaskGetTickCount>
 8011340:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011342:	4b0b      	ldr	r3, [pc, #44]	@ (8011370 <prvSampleTimeNow+0x3c>)
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	68fa      	ldr	r2, [r7, #12]
 8011348:	429a      	cmp	r2, r3
 801134a:	d205      	bcs.n	8011358 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801134c:	f000 f940 	bl	80115d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	2201      	movs	r2, #1
 8011354:	601a      	str	r2, [r3, #0]
 8011356:	e002      	b.n	801135e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	2200      	movs	r2, #0
 801135c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801135e:	4a04      	ldr	r2, [pc, #16]	@ (8011370 <prvSampleTimeNow+0x3c>)
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011364:	68fb      	ldr	r3, [r7, #12]
}
 8011366:	4618      	mov	r0, r3
 8011368:	3710      	adds	r7, #16
 801136a:	46bd      	mov	sp, r7
 801136c:	bd80      	pop	{r7, pc}
 801136e:	bf00      	nop
 8011370:	20014934 	.word	0x20014934

08011374 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b086      	sub	sp, #24
 8011378:	af00      	add	r7, sp, #0
 801137a:	60f8      	str	r0, [r7, #12]
 801137c:	60b9      	str	r1, [r7, #8]
 801137e:	607a      	str	r2, [r7, #4]
 8011380:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011382:	2300      	movs	r3, #0
 8011384:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	68ba      	ldr	r2, [r7, #8]
 801138a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	68fa      	ldr	r2, [r7, #12]
 8011390:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011392:	68ba      	ldr	r2, [r7, #8]
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	429a      	cmp	r2, r3
 8011398:	d812      	bhi.n	80113c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801139a:	687a      	ldr	r2, [r7, #4]
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	1ad2      	subs	r2, r2, r3
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	699b      	ldr	r3, [r3, #24]
 80113a4:	429a      	cmp	r2, r3
 80113a6:	d302      	bcc.n	80113ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80113a8:	2301      	movs	r3, #1
 80113aa:	617b      	str	r3, [r7, #20]
 80113ac:	e01b      	b.n	80113e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80113ae:	4b10      	ldr	r3, [pc, #64]	@ (80113f0 <prvInsertTimerInActiveList+0x7c>)
 80113b0:	681a      	ldr	r2, [r3, #0]
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	3304      	adds	r3, #4
 80113b6:	4619      	mov	r1, r3
 80113b8:	4610      	mov	r0, r2
 80113ba:	f7fd fcfc 	bl	800edb6 <vListInsert>
 80113be:	e012      	b.n	80113e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	429a      	cmp	r2, r3
 80113c6:	d206      	bcs.n	80113d6 <prvInsertTimerInActiveList+0x62>
 80113c8:	68ba      	ldr	r2, [r7, #8]
 80113ca:	683b      	ldr	r3, [r7, #0]
 80113cc:	429a      	cmp	r2, r3
 80113ce:	d302      	bcc.n	80113d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80113d0:	2301      	movs	r3, #1
 80113d2:	617b      	str	r3, [r7, #20]
 80113d4:	e007      	b.n	80113e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80113d6:	4b07      	ldr	r3, [pc, #28]	@ (80113f4 <prvInsertTimerInActiveList+0x80>)
 80113d8:	681a      	ldr	r2, [r3, #0]
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	3304      	adds	r3, #4
 80113de:	4619      	mov	r1, r3
 80113e0:	4610      	mov	r0, r2
 80113e2:	f7fd fce8 	bl	800edb6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80113e6:	697b      	ldr	r3, [r7, #20]
}
 80113e8:	4618      	mov	r0, r3
 80113ea:	3718      	adds	r7, #24
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}
 80113f0:	20014928 	.word	0x20014928
 80113f4:	20014924 	.word	0x20014924

080113f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b08e      	sub	sp, #56	@ 0x38
 80113fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80113fe:	e0d4      	b.n	80115aa <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2b00      	cmp	r3, #0
 8011404:	da1b      	bge.n	801143e <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011406:	1d3b      	adds	r3, r7, #4
 8011408:	3304      	adds	r3, #4
 801140a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801140c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801140e:	2b00      	cmp	r3, #0
 8011410:	d10d      	bne.n	801142e <prvProcessReceivedCommands+0x36>
	__asm volatile
 8011412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011416:	b672      	cpsid	i
 8011418:	f383 8811 	msr	BASEPRI, r3
 801141c:	f3bf 8f6f 	isb	sy
 8011420:	f3bf 8f4f 	dsb	sy
 8011424:	b662      	cpsie	i
 8011426:	61fb      	str	r3, [r7, #28]
}
 8011428:	bf00      	nop
 801142a:	bf00      	nop
 801142c:	e7fd      	b.n	801142a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801142e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011434:	6850      	ldr	r0, [r2, #4]
 8011436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011438:	6892      	ldr	r2, [r2, #8]
 801143a:	4611      	mov	r1, r2
 801143c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	2b00      	cmp	r3, #0
 8011442:	f2c0 80b2 	blt.w	80115aa <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801144a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801144c:	695b      	ldr	r3, [r3, #20]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d004      	beq.n	801145c <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011454:	3304      	adds	r3, #4
 8011456:	4618      	mov	r0, r3
 8011458:	f7fd fce6 	bl	800ee28 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801145c:	463b      	mov	r3, r7
 801145e:	4618      	mov	r0, r3
 8011460:	f7ff ff68 	bl	8011334 <prvSampleTimeNow>
 8011464:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	2b09      	cmp	r3, #9
 801146a:	f200 809b 	bhi.w	80115a4 <prvProcessReceivedCommands+0x1ac>
 801146e:	a201      	add	r2, pc, #4	@ (adr r2, 8011474 <prvProcessReceivedCommands+0x7c>)
 8011470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011474:	0801149d 	.word	0x0801149d
 8011478:	0801149d 	.word	0x0801149d
 801147c:	0801149d 	.word	0x0801149d
 8011480:	08011517 	.word	0x08011517
 8011484:	0801152b 	.word	0x0801152b
 8011488:	0801157b 	.word	0x0801157b
 801148c:	0801149d 	.word	0x0801149d
 8011490:	0801149d 	.word	0x0801149d
 8011494:	08011517 	.word	0x08011517
 8011498:	0801152b 	.word	0x0801152b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801149c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801149e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80114a2:	f043 0301 	orr.w	r3, r3, #1
 80114a6:	b2da      	uxtb	r2, r3
 80114a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80114ae:	68ba      	ldr	r2, [r7, #8]
 80114b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114b2:	699b      	ldr	r3, [r3, #24]
 80114b4:	18d1      	adds	r1, r2, r3
 80114b6:	68bb      	ldr	r3, [r7, #8]
 80114b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80114ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80114bc:	f7ff ff5a 	bl	8011374 <prvInsertTimerInActiveList>
 80114c0:	4603      	mov	r3, r0
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d070      	beq.n	80115a8 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80114c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114c8:	6a1b      	ldr	r3, [r3, #32]
 80114ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80114cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80114ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80114d4:	f003 0304 	and.w	r3, r3, #4
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d065      	beq.n	80115a8 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80114dc:	68ba      	ldr	r2, [r7, #8]
 80114de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114e0:	699b      	ldr	r3, [r3, #24]
 80114e2:	441a      	add	r2, r3
 80114e4:	2300      	movs	r3, #0
 80114e6:	9300      	str	r3, [sp, #0]
 80114e8:	2300      	movs	r3, #0
 80114ea:	2100      	movs	r1, #0
 80114ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80114ee:	f7ff fdfb 	bl	80110e8 <xTimerGenericCommand>
 80114f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80114f4:	6a3b      	ldr	r3, [r7, #32]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d156      	bne.n	80115a8 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 80114fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114fe:	b672      	cpsid	i
 8011500:	f383 8811 	msr	BASEPRI, r3
 8011504:	f3bf 8f6f 	isb	sy
 8011508:	f3bf 8f4f 	dsb	sy
 801150c:	b662      	cpsie	i
 801150e:	61bb      	str	r3, [r7, #24]
}
 8011510:	bf00      	nop
 8011512:	bf00      	nop
 8011514:	e7fd      	b.n	8011512 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011518:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801151c:	f023 0301 	bic.w	r3, r3, #1
 8011520:	b2da      	uxtb	r2, r3
 8011522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011524:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011528:	e03f      	b.n	80115aa <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801152a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801152c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011530:	f043 0301 	orr.w	r3, r3, #1
 8011534:	b2da      	uxtb	r2, r3
 8011536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011538:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801153c:	68ba      	ldr	r2, [r7, #8]
 801153e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011540:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011544:	699b      	ldr	r3, [r3, #24]
 8011546:	2b00      	cmp	r3, #0
 8011548:	d10d      	bne.n	8011566 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 801154a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801154e:	b672      	cpsid	i
 8011550:	f383 8811 	msr	BASEPRI, r3
 8011554:	f3bf 8f6f 	isb	sy
 8011558:	f3bf 8f4f 	dsb	sy
 801155c:	b662      	cpsie	i
 801155e:	617b      	str	r3, [r7, #20]
}
 8011560:	bf00      	nop
 8011562:	bf00      	nop
 8011564:	e7fd      	b.n	8011562 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011568:	699a      	ldr	r2, [r3, #24]
 801156a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801156c:	18d1      	adds	r1, r2, r3
 801156e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011572:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011574:	f7ff fefe 	bl	8011374 <prvInsertTimerInActiveList>
					break;
 8011578:	e017      	b.n	80115aa <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801157a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801157c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011580:	f003 0302 	and.w	r3, r3, #2
 8011584:	2b00      	cmp	r3, #0
 8011586:	d103      	bne.n	8011590 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8011588:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801158a:	f000 fb4b 	bl	8011c24 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801158e:	e00c      	b.n	80115aa <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011596:	f023 0301 	bic.w	r3, r3, #1
 801159a:	b2da      	uxtb	r2, r3
 801159c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801159e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80115a2:	e002      	b.n	80115aa <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 80115a4:	bf00      	nop
 80115a6:	e000      	b.n	80115aa <prvProcessReceivedCommands+0x1b2>
					break;
 80115a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80115aa:	4b08      	ldr	r3, [pc, #32]	@ (80115cc <prvProcessReceivedCommands+0x1d4>)
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	1d39      	adds	r1, r7, #4
 80115b0:	2200      	movs	r2, #0
 80115b2:	4618      	mov	r0, r3
 80115b4:	f7fe f826 	bl	800f604 <xQueueReceive>
 80115b8:	4603      	mov	r3, r0
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	f47f af20 	bne.w	8011400 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80115c0:	bf00      	nop
 80115c2:	bf00      	nop
 80115c4:	3730      	adds	r7, #48	@ 0x30
 80115c6:	46bd      	mov	sp, r7
 80115c8:	bd80      	pop	{r7, pc}
 80115ca:	bf00      	nop
 80115cc:	2001492c 	.word	0x2001492c

080115d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80115d0:	b580      	push	{r7, lr}
 80115d2:	b088      	sub	sp, #32
 80115d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80115d6:	e04b      	b.n	8011670 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80115d8:	4b2f      	ldr	r3, [pc, #188]	@ (8011698 <prvSwitchTimerLists+0xc8>)
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	68db      	ldr	r3, [r3, #12]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80115e2:	4b2d      	ldr	r3, [pc, #180]	@ (8011698 <prvSwitchTimerLists+0xc8>)
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	68db      	ldr	r3, [r3, #12]
 80115e8:	68db      	ldr	r3, [r3, #12]
 80115ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	3304      	adds	r3, #4
 80115f0:	4618      	mov	r0, r3
 80115f2:	f7fd fc19 	bl	800ee28 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	6a1b      	ldr	r3, [r3, #32]
 80115fa:	68f8      	ldr	r0, [r7, #12]
 80115fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011604:	f003 0304 	and.w	r3, r3, #4
 8011608:	2b00      	cmp	r3, #0
 801160a:	d031      	beq.n	8011670 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	699b      	ldr	r3, [r3, #24]
 8011610:	693a      	ldr	r2, [r7, #16]
 8011612:	4413      	add	r3, r2
 8011614:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011616:	68ba      	ldr	r2, [r7, #8]
 8011618:	693b      	ldr	r3, [r7, #16]
 801161a:	429a      	cmp	r2, r3
 801161c:	d90e      	bls.n	801163c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	68ba      	ldr	r2, [r7, #8]
 8011622:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	68fa      	ldr	r2, [r7, #12]
 8011628:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801162a:	4b1b      	ldr	r3, [pc, #108]	@ (8011698 <prvSwitchTimerLists+0xc8>)
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	3304      	adds	r3, #4
 8011632:	4619      	mov	r1, r3
 8011634:	4610      	mov	r0, r2
 8011636:	f7fd fbbe 	bl	800edb6 <vListInsert>
 801163a:	e019      	b.n	8011670 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801163c:	2300      	movs	r3, #0
 801163e:	9300      	str	r3, [sp, #0]
 8011640:	2300      	movs	r3, #0
 8011642:	693a      	ldr	r2, [r7, #16]
 8011644:	2100      	movs	r1, #0
 8011646:	68f8      	ldr	r0, [r7, #12]
 8011648:	f7ff fd4e 	bl	80110e8 <xTimerGenericCommand>
 801164c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2b00      	cmp	r3, #0
 8011652:	d10d      	bne.n	8011670 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8011654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011658:	b672      	cpsid	i
 801165a:	f383 8811 	msr	BASEPRI, r3
 801165e:	f3bf 8f6f 	isb	sy
 8011662:	f3bf 8f4f 	dsb	sy
 8011666:	b662      	cpsie	i
 8011668:	603b      	str	r3, [r7, #0]
}
 801166a:	bf00      	nop
 801166c:	bf00      	nop
 801166e:	e7fd      	b.n	801166c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011670:	4b09      	ldr	r3, [pc, #36]	@ (8011698 <prvSwitchTimerLists+0xc8>)
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d1ae      	bne.n	80115d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801167a:	4b07      	ldr	r3, [pc, #28]	@ (8011698 <prvSwitchTimerLists+0xc8>)
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011680:	4b06      	ldr	r3, [pc, #24]	@ (801169c <prvSwitchTimerLists+0xcc>)
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	4a04      	ldr	r2, [pc, #16]	@ (8011698 <prvSwitchTimerLists+0xc8>)
 8011686:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011688:	4a04      	ldr	r2, [pc, #16]	@ (801169c <prvSwitchTimerLists+0xcc>)
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	6013      	str	r3, [r2, #0]
}
 801168e:	bf00      	nop
 8011690:	3718      	adds	r7, #24
 8011692:	46bd      	mov	sp, r7
 8011694:	bd80      	pop	{r7, pc}
 8011696:	bf00      	nop
 8011698:	20014924 	.word	0x20014924
 801169c:	20014928 	.word	0x20014928

080116a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b082      	sub	sp, #8
 80116a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80116a6:	f000 f949 	bl	801193c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80116aa:	4b15      	ldr	r3, [pc, #84]	@ (8011700 <prvCheckForValidListAndQueue+0x60>)
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d120      	bne.n	80116f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80116b2:	4814      	ldr	r0, [pc, #80]	@ (8011704 <prvCheckForValidListAndQueue+0x64>)
 80116b4:	f7fd fb2e 	bl	800ed14 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80116b8:	4813      	ldr	r0, [pc, #76]	@ (8011708 <prvCheckForValidListAndQueue+0x68>)
 80116ba:	f7fd fb2b 	bl	800ed14 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80116be:	4b13      	ldr	r3, [pc, #76]	@ (801170c <prvCheckForValidListAndQueue+0x6c>)
 80116c0:	4a10      	ldr	r2, [pc, #64]	@ (8011704 <prvCheckForValidListAndQueue+0x64>)
 80116c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80116c4:	4b12      	ldr	r3, [pc, #72]	@ (8011710 <prvCheckForValidListAndQueue+0x70>)
 80116c6:	4a10      	ldr	r2, [pc, #64]	@ (8011708 <prvCheckForValidListAndQueue+0x68>)
 80116c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80116ca:	2300      	movs	r3, #0
 80116cc:	9300      	str	r3, [sp, #0]
 80116ce:	4b11      	ldr	r3, [pc, #68]	@ (8011714 <prvCheckForValidListAndQueue+0x74>)
 80116d0:	4a11      	ldr	r2, [pc, #68]	@ (8011718 <prvCheckForValidListAndQueue+0x78>)
 80116d2:	2110      	movs	r1, #16
 80116d4:	200a      	movs	r0, #10
 80116d6:	f7fd fc3d 	bl	800ef54 <xQueueGenericCreateStatic>
 80116da:	4603      	mov	r3, r0
 80116dc:	4a08      	ldr	r2, [pc, #32]	@ (8011700 <prvCheckForValidListAndQueue+0x60>)
 80116de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80116e0:	4b07      	ldr	r3, [pc, #28]	@ (8011700 <prvCheckForValidListAndQueue+0x60>)
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d005      	beq.n	80116f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80116e8:	4b05      	ldr	r3, [pc, #20]	@ (8011700 <prvCheckForValidListAndQueue+0x60>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	490b      	ldr	r1, [pc, #44]	@ (801171c <prvCheckForValidListAndQueue+0x7c>)
 80116ee:	4618      	mov	r0, r3
 80116f0:	f7fe fab0 	bl	800fc54 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80116f4:	f000 f958 	bl	80119a8 <vPortExitCritical>
}
 80116f8:	bf00      	nop
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}
 80116fe:	bf00      	nop
 8011700:	2001492c 	.word	0x2001492c
 8011704:	200148fc 	.word	0x200148fc
 8011708:	20014910 	.word	0x20014910
 801170c:	20014924 	.word	0x20014924
 8011710:	20014928 	.word	0x20014928
 8011714:	200149d8 	.word	0x200149d8
 8011718:	20014938 	.word	0x20014938
 801171c:	080250ec 	.word	0x080250ec

08011720 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011720:	b480      	push	{r7}
 8011722:	b085      	sub	sp, #20
 8011724:	af00      	add	r7, sp, #0
 8011726:	60f8      	str	r0, [r7, #12]
 8011728:	60b9      	str	r1, [r7, #8]
 801172a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	3b04      	subs	r3, #4
 8011730:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011732:	68fb      	ldr	r3, [r7, #12]
 8011734:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011738:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	3b04      	subs	r3, #4
 801173e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011740:	68bb      	ldr	r3, [r7, #8]
 8011742:	f023 0201 	bic.w	r2, r3, #1
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	3b04      	subs	r3, #4
 801174e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011750:	4a0c      	ldr	r2, [pc, #48]	@ (8011784 <pxPortInitialiseStack+0x64>)
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	3b14      	subs	r3, #20
 801175a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801175c:	687a      	ldr	r2, [r7, #4]
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011762:	68fb      	ldr	r3, [r7, #12]
 8011764:	3b04      	subs	r3, #4
 8011766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	f06f 0202 	mvn.w	r2, #2
 801176e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	3b20      	subs	r3, #32
 8011774:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011776:	68fb      	ldr	r3, [r7, #12]
}
 8011778:	4618      	mov	r0, r3
 801177a:	3714      	adds	r7, #20
 801177c:	46bd      	mov	sp, r7
 801177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011782:	4770      	bx	lr
 8011784:	08011789 	.word	0x08011789

08011788 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011788:	b480      	push	{r7}
 801178a:	b085      	sub	sp, #20
 801178c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801178e:	2300      	movs	r3, #0
 8011790:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011792:	4b15      	ldr	r3, [pc, #84]	@ (80117e8 <prvTaskExitError+0x60>)
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	f1b3 3fff 	cmp.w	r3, #4294967295
 801179a:	d00d      	beq.n	80117b8 <prvTaskExitError+0x30>
	__asm volatile
 801179c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117a0:	b672      	cpsid	i
 80117a2:	f383 8811 	msr	BASEPRI, r3
 80117a6:	f3bf 8f6f 	isb	sy
 80117aa:	f3bf 8f4f 	dsb	sy
 80117ae:	b662      	cpsie	i
 80117b0:	60fb      	str	r3, [r7, #12]
}
 80117b2:	bf00      	nop
 80117b4:	bf00      	nop
 80117b6:	e7fd      	b.n	80117b4 <prvTaskExitError+0x2c>
	__asm volatile
 80117b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117bc:	b672      	cpsid	i
 80117be:	f383 8811 	msr	BASEPRI, r3
 80117c2:	f3bf 8f6f 	isb	sy
 80117c6:	f3bf 8f4f 	dsb	sy
 80117ca:	b662      	cpsie	i
 80117cc:	60bb      	str	r3, [r7, #8]
}
 80117ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80117d0:	bf00      	nop
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d0fc      	beq.n	80117d2 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80117d8:	bf00      	nop
 80117da:	bf00      	nop
 80117dc:	3714      	adds	r7, #20
 80117de:	46bd      	mov	sp, r7
 80117e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e4:	4770      	bx	lr
 80117e6:	bf00      	nop
 80117e8:	20000060 	.word	0x20000060
 80117ec:	00000000 	.word	0x00000000

080117f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80117f0:	4b07      	ldr	r3, [pc, #28]	@ (8011810 <pxCurrentTCBConst2>)
 80117f2:	6819      	ldr	r1, [r3, #0]
 80117f4:	6808      	ldr	r0, [r1, #0]
 80117f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117fa:	f380 8809 	msr	PSP, r0
 80117fe:	f3bf 8f6f 	isb	sy
 8011802:	f04f 0000 	mov.w	r0, #0
 8011806:	f380 8811 	msr	BASEPRI, r0
 801180a:	4770      	bx	lr
 801180c:	f3af 8000 	nop.w

08011810 <pxCurrentTCBConst2>:
 8011810:	200143fc 	.word	0x200143fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011814:	bf00      	nop
 8011816:	bf00      	nop

08011818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011818:	4808      	ldr	r0, [pc, #32]	@ (801183c <prvPortStartFirstTask+0x24>)
 801181a:	6800      	ldr	r0, [r0, #0]
 801181c:	6800      	ldr	r0, [r0, #0]
 801181e:	f380 8808 	msr	MSP, r0
 8011822:	f04f 0000 	mov.w	r0, #0
 8011826:	f380 8814 	msr	CONTROL, r0
 801182a:	b662      	cpsie	i
 801182c:	b661      	cpsie	f
 801182e:	f3bf 8f4f 	dsb	sy
 8011832:	f3bf 8f6f 	isb	sy
 8011836:	df00      	svc	0
 8011838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801183a:	bf00      	nop
 801183c:	e000ed08 	.word	0xe000ed08

08011840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b084      	sub	sp, #16
 8011844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011846:	4b37      	ldr	r3, [pc, #220]	@ (8011924 <xPortStartScheduler+0xe4>)
 8011848:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	781b      	ldrb	r3, [r3, #0]
 801184e:	b2db      	uxtb	r3, r3
 8011850:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	22ff      	movs	r2, #255	@ 0xff
 8011856:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	781b      	ldrb	r3, [r3, #0]
 801185c:	b2db      	uxtb	r3, r3
 801185e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011860:	78fb      	ldrb	r3, [r7, #3]
 8011862:	b2db      	uxtb	r3, r3
 8011864:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011868:	b2da      	uxtb	r2, r3
 801186a:	4b2f      	ldr	r3, [pc, #188]	@ (8011928 <xPortStartScheduler+0xe8>)
 801186c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801186e:	4b2f      	ldr	r3, [pc, #188]	@ (801192c <xPortStartScheduler+0xec>)
 8011870:	2207      	movs	r2, #7
 8011872:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011874:	e009      	b.n	801188a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8011876:	4b2d      	ldr	r3, [pc, #180]	@ (801192c <xPortStartScheduler+0xec>)
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	3b01      	subs	r3, #1
 801187c:	4a2b      	ldr	r2, [pc, #172]	@ (801192c <xPortStartScheduler+0xec>)
 801187e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011880:	78fb      	ldrb	r3, [r7, #3]
 8011882:	b2db      	uxtb	r3, r3
 8011884:	005b      	lsls	r3, r3, #1
 8011886:	b2db      	uxtb	r3, r3
 8011888:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801188a:	78fb      	ldrb	r3, [r7, #3]
 801188c:	b2db      	uxtb	r3, r3
 801188e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011892:	2b80      	cmp	r3, #128	@ 0x80
 8011894:	d0ef      	beq.n	8011876 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011896:	4b25      	ldr	r3, [pc, #148]	@ (801192c <xPortStartScheduler+0xec>)
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	f1c3 0307 	rsb	r3, r3, #7
 801189e:	2b04      	cmp	r3, #4
 80118a0:	d00d      	beq.n	80118be <xPortStartScheduler+0x7e>
	__asm volatile
 80118a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118a6:	b672      	cpsid	i
 80118a8:	f383 8811 	msr	BASEPRI, r3
 80118ac:	f3bf 8f6f 	isb	sy
 80118b0:	f3bf 8f4f 	dsb	sy
 80118b4:	b662      	cpsie	i
 80118b6:	60bb      	str	r3, [r7, #8]
}
 80118b8:	bf00      	nop
 80118ba:	bf00      	nop
 80118bc:	e7fd      	b.n	80118ba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80118be:	4b1b      	ldr	r3, [pc, #108]	@ (801192c <xPortStartScheduler+0xec>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	021b      	lsls	r3, r3, #8
 80118c4:	4a19      	ldr	r2, [pc, #100]	@ (801192c <xPortStartScheduler+0xec>)
 80118c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80118c8:	4b18      	ldr	r3, [pc, #96]	@ (801192c <xPortStartScheduler+0xec>)
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80118d0:	4a16      	ldr	r2, [pc, #88]	@ (801192c <xPortStartScheduler+0xec>)
 80118d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	b2da      	uxtb	r2, r3
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80118dc:	4b14      	ldr	r3, [pc, #80]	@ (8011930 <xPortStartScheduler+0xf0>)
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	4a13      	ldr	r2, [pc, #76]	@ (8011930 <xPortStartScheduler+0xf0>)
 80118e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80118e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80118e8:	4b11      	ldr	r3, [pc, #68]	@ (8011930 <xPortStartScheduler+0xf0>)
 80118ea:	681b      	ldr	r3, [r3, #0]
 80118ec:	4a10      	ldr	r2, [pc, #64]	@ (8011930 <xPortStartScheduler+0xf0>)
 80118ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80118f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80118f4:	f000 f8dc 	bl	8011ab0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80118f8:	4b0e      	ldr	r3, [pc, #56]	@ (8011934 <xPortStartScheduler+0xf4>)
 80118fa:	2200      	movs	r2, #0
 80118fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80118fe:	f000 f8fb 	bl	8011af8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011902:	4b0d      	ldr	r3, [pc, #52]	@ (8011938 <xPortStartScheduler+0xf8>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	4a0c      	ldr	r2, [pc, #48]	@ (8011938 <xPortStartScheduler+0xf8>)
 8011908:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801190c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801190e:	f7ff ff83 	bl	8011818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011912:	f7fe fe61 	bl	80105d8 <vTaskSwitchContext>
	prvTaskExitError();
 8011916:	f7ff ff37 	bl	8011788 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801191a:	2300      	movs	r3, #0
}
 801191c:	4618      	mov	r0, r3
 801191e:	3710      	adds	r7, #16
 8011920:	46bd      	mov	sp, r7
 8011922:	bd80      	pop	{r7, pc}
 8011924:	e000e400 	.word	0xe000e400
 8011928:	20014a28 	.word	0x20014a28
 801192c:	20014a2c 	.word	0x20014a2c
 8011930:	e000ed20 	.word	0xe000ed20
 8011934:	20000060 	.word	0x20000060
 8011938:	e000ef34 	.word	0xe000ef34

0801193c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801193c:	b480      	push	{r7}
 801193e:	b083      	sub	sp, #12
 8011940:	af00      	add	r7, sp, #0
	__asm volatile
 8011942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011946:	b672      	cpsid	i
 8011948:	f383 8811 	msr	BASEPRI, r3
 801194c:	f3bf 8f6f 	isb	sy
 8011950:	f3bf 8f4f 	dsb	sy
 8011954:	b662      	cpsie	i
 8011956:	607b      	str	r3, [r7, #4]
}
 8011958:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801195a:	4b11      	ldr	r3, [pc, #68]	@ (80119a0 <vPortEnterCritical+0x64>)
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	3301      	adds	r3, #1
 8011960:	4a0f      	ldr	r2, [pc, #60]	@ (80119a0 <vPortEnterCritical+0x64>)
 8011962:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011964:	4b0e      	ldr	r3, [pc, #56]	@ (80119a0 <vPortEnterCritical+0x64>)
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	2b01      	cmp	r3, #1
 801196a:	d112      	bne.n	8011992 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801196c:	4b0d      	ldr	r3, [pc, #52]	@ (80119a4 <vPortEnterCritical+0x68>)
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	b2db      	uxtb	r3, r3
 8011972:	2b00      	cmp	r3, #0
 8011974:	d00d      	beq.n	8011992 <vPortEnterCritical+0x56>
	__asm volatile
 8011976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801197a:	b672      	cpsid	i
 801197c:	f383 8811 	msr	BASEPRI, r3
 8011980:	f3bf 8f6f 	isb	sy
 8011984:	f3bf 8f4f 	dsb	sy
 8011988:	b662      	cpsie	i
 801198a:	603b      	str	r3, [r7, #0]
}
 801198c:	bf00      	nop
 801198e:	bf00      	nop
 8011990:	e7fd      	b.n	801198e <vPortEnterCritical+0x52>
	}
}
 8011992:	bf00      	nop
 8011994:	370c      	adds	r7, #12
 8011996:	46bd      	mov	sp, r7
 8011998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199c:	4770      	bx	lr
 801199e:	bf00      	nop
 80119a0:	20000060 	.word	0x20000060
 80119a4:	e000ed04 	.word	0xe000ed04

080119a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80119a8:	b480      	push	{r7}
 80119aa:	b083      	sub	sp, #12
 80119ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80119ae:	4b13      	ldr	r3, [pc, #76]	@ (80119fc <vPortExitCritical+0x54>)
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d10d      	bne.n	80119d2 <vPortExitCritical+0x2a>
	__asm volatile
 80119b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ba:	b672      	cpsid	i
 80119bc:	f383 8811 	msr	BASEPRI, r3
 80119c0:	f3bf 8f6f 	isb	sy
 80119c4:	f3bf 8f4f 	dsb	sy
 80119c8:	b662      	cpsie	i
 80119ca:	607b      	str	r3, [r7, #4]
}
 80119cc:	bf00      	nop
 80119ce:	bf00      	nop
 80119d0:	e7fd      	b.n	80119ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80119d2:	4b0a      	ldr	r3, [pc, #40]	@ (80119fc <vPortExitCritical+0x54>)
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	3b01      	subs	r3, #1
 80119d8:	4a08      	ldr	r2, [pc, #32]	@ (80119fc <vPortExitCritical+0x54>)
 80119da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80119dc:	4b07      	ldr	r3, [pc, #28]	@ (80119fc <vPortExitCritical+0x54>)
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d105      	bne.n	80119f0 <vPortExitCritical+0x48>
 80119e4:	2300      	movs	r3, #0
 80119e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80119e8:	683b      	ldr	r3, [r7, #0]
 80119ea:	f383 8811 	msr	BASEPRI, r3
}
 80119ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80119f0:	bf00      	nop
 80119f2:	370c      	adds	r7, #12
 80119f4:	46bd      	mov	sp, r7
 80119f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fa:	4770      	bx	lr
 80119fc:	20000060 	.word	0x20000060

08011a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011a00:	f3ef 8009 	mrs	r0, PSP
 8011a04:	f3bf 8f6f 	isb	sy
 8011a08:	4b15      	ldr	r3, [pc, #84]	@ (8011a60 <pxCurrentTCBConst>)
 8011a0a:	681a      	ldr	r2, [r3, #0]
 8011a0c:	f01e 0f10 	tst.w	lr, #16
 8011a10:	bf08      	it	eq
 8011a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a1a:	6010      	str	r0, [r2, #0]
 8011a1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011a20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011a24:	b672      	cpsid	i
 8011a26:	f380 8811 	msr	BASEPRI, r0
 8011a2a:	f3bf 8f4f 	dsb	sy
 8011a2e:	f3bf 8f6f 	isb	sy
 8011a32:	b662      	cpsie	i
 8011a34:	f7fe fdd0 	bl	80105d8 <vTaskSwitchContext>
 8011a38:	f04f 0000 	mov.w	r0, #0
 8011a3c:	f380 8811 	msr	BASEPRI, r0
 8011a40:	bc09      	pop	{r0, r3}
 8011a42:	6819      	ldr	r1, [r3, #0]
 8011a44:	6808      	ldr	r0, [r1, #0]
 8011a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a4a:	f01e 0f10 	tst.w	lr, #16
 8011a4e:	bf08      	it	eq
 8011a50:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011a54:	f380 8809 	msr	PSP, r0
 8011a58:	f3bf 8f6f 	isb	sy
 8011a5c:	4770      	bx	lr
 8011a5e:	bf00      	nop

08011a60 <pxCurrentTCBConst>:
 8011a60:	200143fc 	.word	0x200143fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011a64:	bf00      	nop
 8011a66:	bf00      	nop

08011a68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8011a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a72:	b672      	cpsid	i
 8011a74:	f383 8811 	msr	BASEPRI, r3
 8011a78:	f3bf 8f6f 	isb	sy
 8011a7c:	f3bf 8f4f 	dsb	sy
 8011a80:	b662      	cpsie	i
 8011a82:	607b      	str	r3, [r7, #4]
}
 8011a84:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011a86:	f7fe fceb 	bl	8010460 <xTaskIncrementTick>
 8011a8a:	4603      	mov	r3, r0
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d003      	beq.n	8011a98 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011a90:	4b06      	ldr	r3, [pc, #24]	@ (8011aac <SysTick_Handler+0x44>)
 8011a92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a96:	601a      	str	r2, [r3, #0]
 8011a98:	2300      	movs	r3, #0
 8011a9a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011a9c:	683b      	ldr	r3, [r7, #0]
 8011a9e:	f383 8811 	msr	BASEPRI, r3
}
 8011aa2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011aa4:	bf00      	nop
 8011aa6:	3708      	adds	r7, #8
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}
 8011aac:	e000ed04 	.word	0xe000ed04

08011ab0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011ab0:	b480      	push	{r7}
 8011ab2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8011ae4 <vPortSetupTimerInterrupt+0x34>)
 8011ab6:	2200      	movs	r2, #0
 8011ab8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011aba:	4b0b      	ldr	r3, [pc, #44]	@ (8011ae8 <vPortSetupTimerInterrupt+0x38>)
 8011abc:	2200      	movs	r2, #0
 8011abe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8011aec <vPortSetupTimerInterrupt+0x3c>)
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8011af0 <vPortSetupTimerInterrupt+0x40>)
 8011ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8011aca:	099b      	lsrs	r3, r3, #6
 8011acc:	4a09      	ldr	r2, [pc, #36]	@ (8011af4 <vPortSetupTimerInterrupt+0x44>)
 8011ace:	3b01      	subs	r3, #1
 8011ad0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011ad2:	4b04      	ldr	r3, [pc, #16]	@ (8011ae4 <vPortSetupTimerInterrupt+0x34>)
 8011ad4:	2207      	movs	r2, #7
 8011ad6:	601a      	str	r2, [r3, #0]
}
 8011ad8:	bf00      	nop
 8011ada:	46bd      	mov	sp, r7
 8011adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae0:	4770      	bx	lr
 8011ae2:	bf00      	nop
 8011ae4:	e000e010 	.word	0xe000e010
 8011ae8:	e000e018 	.word	0xe000e018
 8011aec:	2000004c 	.word	0x2000004c
 8011af0:	10624dd3 	.word	0x10624dd3
 8011af4:	e000e014 	.word	0xe000e014

08011af8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011af8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011b08 <vPortEnableVFP+0x10>
 8011afc:	6801      	ldr	r1, [r0, #0]
 8011afe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011b02:	6001      	str	r1, [r0, #0]
 8011b04:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011b06:	bf00      	nop
 8011b08:	e000ed88 	.word	0xe000ed88

08011b0c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011b0c:	b480      	push	{r7}
 8011b0e:	b085      	sub	sp, #20
 8011b10:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011b12:	f3ef 8305 	mrs	r3, IPSR
 8011b16:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	2b0f      	cmp	r3, #15
 8011b1c:	d917      	bls.n	8011b4e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8011b88 <vPortValidateInterruptPriority+0x7c>)
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	4413      	add	r3, r2
 8011b24:	781b      	ldrb	r3, [r3, #0]
 8011b26:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011b28:	4b18      	ldr	r3, [pc, #96]	@ (8011b8c <vPortValidateInterruptPriority+0x80>)
 8011b2a:	781b      	ldrb	r3, [r3, #0]
 8011b2c:	7afa      	ldrb	r2, [r7, #11]
 8011b2e:	429a      	cmp	r2, r3
 8011b30:	d20d      	bcs.n	8011b4e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8011b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b36:	b672      	cpsid	i
 8011b38:	f383 8811 	msr	BASEPRI, r3
 8011b3c:	f3bf 8f6f 	isb	sy
 8011b40:	f3bf 8f4f 	dsb	sy
 8011b44:	b662      	cpsie	i
 8011b46:	607b      	str	r3, [r7, #4]
}
 8011b48:	bf00      	nop
 8011b4a:	bf00      	nop
 8011b4c:	e7fd      	b.n	8011b4a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011b4e:	4b10      	ldr	r3, [pc, #64]	@ (8011b90 <vPortValidateInterruptPriority+0x84>)
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011b56:	4b0f      	ldr	r3, [pc, #60]	@ (8011b94 <vPortValidateInterruptPriority+0x88>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d90d      	bls.n	8011b7a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8011b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b62:	b672      	cpsid	i
 8011b64:	f383 8811 	msr	BASEPRI, r3
 8011b68:	f3bf 8f6f 	isb	sy
 8011b6c:	f3bf 8f4f 	dsb	sy
 8011b70:	b662      	cpsie	i
 8011b72:	603b      	str	r3, [r7, #0]
}
 8011b74:	bf00      	nop
 8011b76:	bf00      	nop
 8011b78:	e7fd      	b.n	8011b76 <vPortValidateInterruptPriority+0x6a>
	}
 8011b7a:	bf00      	nop
 8011b7c:	3714      	adds	r7, #20
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b84:	4770      	bx	lr
 8011b86:	bf00      	nop
 8011b88:	e000e3f0 	.word	0xe000e3f0
 8011b8c:	20014a28 	.word	0x20014a28
 8011b90:	e000ed0c 	.word	0xe000ed0c
 8011b94:	20014a2c 	.word	0x20014a2c

08011b98 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	b084      	sub	sp, #16
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	f003 0307 	and.w	r3, r3, #7
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d004      	beq.n	8011bb8 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	f023 0307 	bic.w	r3, r3, #7
 8011bb4:	3308      	adds	r3, #8
 8011bb6:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8011bb8:	f7fe fb82 	bl	80102c0 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8011bbc:	4b16      	ldr	r3, [pc, #88]	@ (8011c18 <pvPortMalloc+0x80>)
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d105      	bne.n	8011bd0 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8011bc4:	4b15      	ldr	r3, [pc, #84]	@ (8011c1c <pvPortMalloc+0x84>)
 8011bc6:	f023 0307 	bic.w	r3, r3, #7
 8011bca:	461a      	mov	r2, r3
 8011bcc:	4b12      	ldr	r3, [pc, #72]	@ (8011c18 <pvPortMalloc+0x80>)
 8011bce:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8011bd0:	4b13      	ldr	r3, [pc, #76]	@ (8011c20 <pvPortMalloc+0x88>)
 8011bd2:	681a      	ldr	r2, [r3, #0]
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	4413      	add	r3, r2
 8011bd8:	f64e 72f7 	movw	r2, #61431	@ 0xeff7
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	d813      	bhi.n	8011c08 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8011be0:	4b0f      	ldr	r3, [pc, #60]	@ (8011c20 <pvPortMalloc+0x88>)
 8011be2:	681a      	ldr	r2, [r3, #0]
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	441a      	add	r2, r3
 8011be8:	4b0d      	ldr	r3, [pc, #52]	@ (8011c20 <pvPortMalloc+0x88>)
 8011bea:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8011bec:	429a      	cmp	r2, r3
 8011bee:	d90b      	bls.n	8011c08 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8011bf0:	4b09      	ldr	r3, [pc, #36]	@ (8011c18 <pvPortMalloc+0x80>)
 8011bf2:	681a      	ldr	r2, [r3, #0]
 8011bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8011c20 <pvPortMalloc+0x88>)
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	4413      	add	r3, r2
 8011bfa:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 8011bfc:	4b08      	ldr	r3, [pc, #32]	@ (8011c20 <pvPortMalloc+0x88>)
 8011bfe:	681a      	ldr	r2, [r3, #0]
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	4413      	add	r3, r2
 8011c04:	4a06      	ldr	r2, [pc, #24]	@ (8011c20 <pvPortMalloc+0x88>)
 8011c06:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011c08:	f7fe fb68 	bl	80102dc <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8011c0c:	68fb      	ldr	r3, [r7, #12]
}
 8011c0e:	4618      	mov	r0, r3
 8011c10:	3710      	adds	r7, #16
 8011c12:	46bd      	mov	sp, r7
 8011c14:	bd80      	pop	{r7, pc}
 8011c16:	bf00      	nop
 8011c18:	20023a34 	.word	0x20023a34
 8011c1c:	20014a38 	.word	0x20014a38
 8011c20:	20023a30 	.word	0x20023a30

08011c24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011c24:	b480      	push	{r7}
 8011c26:	b085      	sub	sp, #20
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d00d      	beq.n	8011c4e <vPortFree+0x2a>
	__asm volatile
 8011c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c36:	b672      	cpsid	i
 8011c38:	f383 8811 	msr	BASEPRI, r3
 8011c3c:	f3bf 8f6f 	isb	sy
 8011c40:	f3bf 8f4f 	dsb	sy
 8011c44:	b662      	cpsie	i
 8011c46:	60fb      	str	r3, [r7, #12]
}
 8011c48:	bf00      	nop
 8011c4a:	bf00      	nop
 8011c4c:	e7fd      	b.n	8011c4a <vPortFree+0x26>
}
 8011c4e:	bf00      	nop
 8011c50:	3714      	adds	r7, #20
 8011c52:	46bd      	mov	sp, r7
 8011c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c58:	4770      	bx	lr
	...

08011c5c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8011c5c:	4b04      	ldr	r3, [pc, #16]	@ (8011c70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8011c5e:	681a      	ldr	r2, [r3, #0]
 8011c60:	b10a      	cbz	r2, 8011c66 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 8011c62:	4803      	ldr	r0, [pc, #12]	@ (8011c70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8011c64:	4770      	bx	lr
 8011c66:	4a03      	ldr	r2, [pc, #12]	@ (8011c74 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 8011c68:	4801      	ldr	r0, [pc, #4]	@ (8011c70 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8011c6a:	6812      	ldr	r2, [r2, #0]
 8011c6c:	601a      	str	r2, [r3, #0]
 8011c6e:	4770      	bx	lr
 8011c70:	20000064 	.word	0x20000064
 8011c74:	200003b8 	.word	0x200003b8

08011c78 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8011c78:	4a02      	ldr	r2, [pc, #8]	@ (8011c84 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 8011c7a:	4b03      	ldr	r3, [pc, #12]	@ (8011c88 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 8011c7c:	6812      	ldr	r2, [r2, #0]
 8011c7e:	601a      	str	r2, [r3, #0]
 8011c80:	4770      	bx	lr
 8011c82:	bf00      	nop
 8011c84:	200003b8 	.word	0x200003b8
 8011c88:	20000064 	.word	0x20000064

08011c8c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 8011c8c:	f004 b880 	b.w	8015d90 <geometry_msgs__msg__Twist__init>

08011c90 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 8011c90:	f004 b89e 	b.w	8015dd0 <geometry_msgs__msg__Twist__fini>

08011c94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8011c94:	b510      	push	{r4, lr}
 8011c96:	4c08      	ldr	r4, [pc, #32]	@ (8011cb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 8011c98:	f000 f818 	bl	8011ccc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8011c9c:	60e0      	str	r0, [r4, #12]
 8011c9e:	f000 f815 	bl	8011ccc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8011ca2:	4b06      	ldr	r3, [pc, #24]	@ (8011cbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8011ca4:	64a0      	str	r0, [r4, #72]	@ 0x48
 8011ca6:	681a      	ldr	r2, [r3, #0]
 8011ca8:	b10a      	cbz	r2, 8011cae <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 8011caa:	4804      	ldr	r0, [pc, #16]	@ (8011cbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8011cac:	bd10      	pop	{r4, pc}
 8011cae:	4a04      	ldr	r2, [pc, #16]	@ (8011cc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 8011cb0:	4802      	ldr	r0, [pc, #8]	@ (8011cbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8011cb2:	6812      	ldr	r2, [r2, #0]
 8011cb4:	601a      	str	r2, [r3, #0]
 8011cb6:	bd10      	pop	{r4, pc}
 8011cb8:	2000009c 	.word	0x2000009c
 8011cbc:	20000084 	.word	0x20000084
 8011cc0:	200003bc 	.word	0x200003bc

08011cc4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 8011cc4:	f004 b8d2 	b.w	8015e6c <geometry_msgs__msg__Vector3__init>

08011cc8 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 8011cc8:	f004 b8d4 	b.w	8015e74 <geometry_msgs__msg__Vector3__fini>

08011ccc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8011ccc:	4b04      	ldr	r3, [pc, #16]	@ (8011ce0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8011cce:	681a      	ldr	r2, [r3, #0]
 8011cd0:	b10a      	cbz	r2, 8011cd6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 8011cd2:	4803      	ldr	r0, [pc, #12]	@ (8011ce0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8011cd4:	4770      	bx	lr
 8011cd6:	4a03      	ldr	r2, [pc, #12]	@ (8011ce4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 8011cd8:	4801      	ldr	r0, [pc, #4]	@ (8011ce0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 8011cda:	6812      	ldr	r2, [r2, #0]
 8011cdc:	601a      	str	r2, [r3, #0]
 8011cde:	4770      	bx	lr
 8011ce0:	20000114 	.word	0x20000114
 8011ce4:	200003bc 	.word	0x200003bc

08011ce8 <get_serialized_size_geometry_msgs__msg__Twist>:
 8011ce8:	b538      	push	{r3, r4, r5, lr}
 8011cea:	4604      	mov	r4, r0
 8011cec:	b150      	cbz	r0, 8011d04 <get_serialized_size_geometry_msgs__msg__Twist+0x1c>
 8011cee:	460d      	mov	r5, r1
 8011cf0:	f000 f870 	bl	8011dd4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8011cf4:	4603      	mov	r3, r0
 8011cf6:	f104 0018 	add.w	r0, r4, #24
 8011cfa:	461c      	mov	r4, r3
 8011cfc:	18e9      	adds	r1, r5, r3
 8011cfe:	f000 f869 	bl	8011dd4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8011d02:	4420      	add	r0, r4
 8011d04:	bd38      	pop	{r3, r4, r5, pc}
 8011d06:	bf00      	nop

08011d08 <_Twist__cdr_deserialize>:
 8011d08:	b570      	push	{r4, r5, r6, lr}
 8011d0a:	460c      	mov	r4, r1
 8011d0c:	b199      	cbz	r1, 8011d36 <_Twist__cdr_deserialize+0x2e>
 8011d0e:	4605      	mov	r5, r0
 8011d10:	f000 f8e8 	bl	8011ee4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8011d14:	4603      	mov	r3, r0
 8011d16:	4621      	mov	r1, r4
 8011d18:	4628      	mov	r0, r5
 8011d1a:	685b      	ldr	r3, [r3, #4]
 8011d1c:	68db      	ldr	r3, [r3, #12]
 8011d1e:	4798      	blx	r3
 8011d20:	f000 f8e0 	bl	8011ee4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8011d24:	4603      	mov	r3, r0
 8011d26:	f104 0118 	add.w	r1, r4, #24
 8011d2a:	4628      	mov	r0, r5
 8011d2c:	685b      	ldr	r3, [r3, #4]
 8011d2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d32:	68db      	ldr	r3, [r3, #12]
 8011d34:	4718      	bx	r3
 8011d36:	4608      	mov	r0, r1
 8011d38:	bd70      	pop	{r4, r5, r6, pc}
 8011d3a:	bf00      	nop

08011d3c <_Twist__cdr_serialize>:
 8011d3c:	b1a8      	cbz	r0, 8011d6a <_Twist__cdr_serialize+0x2e>
 8011d3e:	b570      	push	{r4, r5, r6, lr}
 8011d40:	4604      	mov	r4, r0
 8011d42:	460d      	mov	r5, r1
 8011d44:	f000 f8ce 	bl	8011ee4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	4629      	mov	r1, r5
 8011d4c:	4620      	mov	r0, r4
 8011d4e:	685b      	ldr	r3, [r3, #4]
 8011d50:	689b      	ldr	r3, [r3, #8]
 8011d52:	4798      	blx	r3
 8011d54:	f000 f8c6 	bl	8011ee4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8011d58:	4603      	mov	r3, r0
 8011d5a:	4629      	mov	r1, r5
 8011d5c:	f104 0018 	add.w	r0, r4, #24
 8011d60:	685b      	ldr	r3, [r3, #4]
 8011d62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d66:	689b      	ldr	r3, [r3, #8]
 8011d68:	4718      	bx	r3
 8011d6a:	4770      	bx	lr

08011d6c <_Twist__get_serialized_size>:
 8011d6c:	b510      	push	{r4, lr}
 8011d6e:	4604      	mov	r4, r0
 8011d70:	b148      	cbz	r0, 8011d86 <_Twist__get_serialized_size+0x1a>
 8011d72:	2100      	movs	r1, #0
 8011d74:	f000 f82e 	bl	8011dd4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8011d78:	4601      	mov	r1, r0
 8011d7a:	f104 0018 	add.w	r0, r4, #24
 8011d7e:	460c      	mov	r4, r1
 8011d80:	f000 f828 	bl	8011dd4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8011d84:	4420      	add	r0, r4
 8011d86:	bd10      	pop	{r4, pc}

08011d88 <_Twist__max_serialized_size>:
 8011d88:	b510      	push	{r4, lr}
 8011d8a:	b082      	sub	sp, #8
 8011d8c:	2301      	movs	r3, #1
 8011d8e:	2100      	movs	r1, #0
 8011d90:	f10d 0007 	add.w	r0, sp, #7
 8011d94:	f88d 3007 	strb.w	r3, [sp, #7]
 8011d98:	f000 f88a 	bl	8011eb0 <max_serialized_size_geometry_msgs__msg__Vector3>
 8011d9c:	4604      	mov	r4, r0
 8011d9e:	f10d 0007 	add.w	r0, sp, #7
 8011da2:	4621      	mov	r1, r4
 8011da4:	f000 f884 	bl	8011eb0 <max_serialized_size_geometry_msgs__msg__Vector3>
 8011da8:	4420      	add	r0, r4
 8011daa:	b002      	add	sp, #8
 8011dac:	bd10      	pop	{r4, pc}
 8011dae:	bf00      	nop

08011db0 <max_serialized_size_geometry_msgs__msg__Twist>:
 8011db0:	2301      	movs	r3, #1
 8011db2:	b570      	push	{r4, r5, r6, lr}
 8011db4:	7003      	strb	r3, [r0, #0]
 8011db6:	4605      	mov	r5, r0
 8011db8:	460e      	mov	r6, r1
 8011dba:	f000 f879 	bl	8011eb0 <max_serialized_size_geometry_msgs__msg__Vector3>
 8011dbe:	4604      	mov	r4, r0
 8011dc0:	4628      	mov	r0, r5
 8011dc2:	1931      	adds	r1, r6, r4
 8011dc4:	f000 f874 	bl	8011eb0 <max_serialized_size_geometry_msgs__msg__Vector3>
 8011dc8:	4420      	add	r0, r4
 8011dca:	bd70      	pop	{r4, r5, r6, pc}

08011dcc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8011dcc:	4800      	ldr	r0, [pc, #0]	@ (8011dd0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 8011dce:	4770      	bx	lr
 8011dd0:	200001e0 	.word	0x200001e0

08011dd4 <get_serialized_size_geometry_msgs__msg__Vector3>:
 8011dd4:	b1b8      	cbz	r0, 8011e06 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 8011dd6:	b570      	push	{r4, r5, r6, lr}
 8011dd8:	460d      	mov	r5, r1
 8011dda:	2108      	movs	r1, #8
 8011ddc:	f105 0608 	add.w	r6, r5, #8
 8011de0:	4628      	mov	r0, r5
 8011de2:	f001 fb8b 	bl	80134fc <ucdr_alignment>
 8011de6:	2108      	movs	r1, #8
 8011de8:	4406      	add	r6, r0
 8011dea:	f1c5 0508 	rsb	r5, r5, #8
 8011dee:	4630      	mov	r0, r6
 8011df0:	f001 fb84 	bl	80134fc <ucdr_alignment>
 8011df4:	2108      	movs	r1, #8
 8011df6:	1844      	adds	r4, r0, r1
 8011df8:	4434      	add	r4, r6
 8011dfa:	4620      	mov	r0, r4
 8011dfc:	f001 fb7e 	bl	80134fc <ucdr_alignment>
 8011e00:	4405      	add	r5, r0
 8011e02:	1928      	adds	r0, r5, r4
 8011e04:	bd70      	pop	{r4, r5, r6, pc}
 8011e06:	4770      	bx	lr

08011e08 <_Vector3__cdr_deserialize>:
 8011e08:	b538      	push	{r3, r4, r5, lr}
 8011e0a:	460c      	mov	r4, r1
 8011e0c:	b171      	cbz	r1, 8011e2c <_Vector3__cdr_deserialize+0x24>
 8011e0e:	4605      	mov	r5, r0
 8011e10:	f001 f992 	bl	8013138 <ucdr_deserialize_double>
 8011e14:	f104 0108 	add.w	r1, r4, #8
 8011e18:	4628      	mov	r0, r5
 8011e1a:	f001 f98d 	bl	8013138 <ucdr_deserialize_double>
 8011e1e:	f104 0110 	add.w	r1, r4, #16
 8011e22:	4628      	mov	r0, r5
 8011e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e28:	f001 b986 	b.w	8013138 <ucdr_deserialize_double>
 8011e2c:	4608      	mov	r0, r1
 8011e2e:	bd38      	pop	{r3, r4, r5, pc}

08011e30 <_Vector3__cdr_serialize>:
 8011e30:	b198      	cbz	r0, 8011e5a <_Vector3__cdr_serialize+0x2a>
 8011e32:	b538      	push	{r3, r4, r5, lr}
 8011e34:	460d      	mov	r5, r1
 8011e36:	4604      	mov	r4, r0
 8011e38:	ed90 0b00 	vldr	d0, [r0]
 8011e3c:	4608      	mov	r0, r1
 8011e3e:	f000 ffeb 	bl	8012e18 <ucdr_serialize_double>
 8011e42:	4628      	mov	r0, r5
 8011e44:	ed94 0b02 	vldr	d0, [r4, #8]
 8011e48:	f000 ffe6 	bl	8012e18 <ucdr_serialize_double>
 8011e4c:	4628      	mov	r0, r5
 8011e4e:	ed94 0b04 	vldr	d0, [r4, #16]
 8011e52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e56:	f000 bfdf 	b.w	8012e18 <ucdr_serialize_double>
 8011e5a:	4770      	bx	lr

08011e5c <_Vector3__get_serialized_size>:
 8011e5c:	b190      	cbz	r0, 8011e84 <_Vector3__get_serialized_size+0x28>
 8011e5e:	2108      	movs	r1, #8
 8011e60:	2000      	movs	r0, #0
 8011e62:	b538      	push	{r3, r4, r5, lr}
 8011e64:	f001 fb4a 	bl	80134fc <ucdr_alignment>
 8011e68:	2108      	movs	r1, #8
 8011e6a:	1845      	adds	r5, r0, r1
 8011e6c:	4628      	mov	r0, r5
 8011e6e:	f001 fb45 	bl	80134fc <ucdr_alignment>
 8011e72:	2108      	movs	r1, #8
 8011e74:	1844      	adds	r4, r0, r1
 8011e76:	442c      	add	r4, r5
 8011e78:	4620      	mov	r0, r4
 8011e7a:	f001 fb3f 	bl	80134fc <ucdr_alignment>
 8011e7e:	3008      	adds	r0, #8
 8011e80:	4420      	add	r0, r4
 8011e82:	bd38      	pop	{r3, r4, r5, pc}
 8011e84:	4770      	bx	lr
 8011e86:	bf00      	nop

08011e88 <_Vector3__max_serialized_size>:
 8011e88:	b538      	push	{r3, r4, r5, lr}
 8011e8a:	2108      	movs	r1, #8
 8011e8c:	2000      	movs	r0, #0
 8011e8e:	f001 fb35 	bl	80134fc <ucdr_alignment>
 8011e92:	2108      	movs	r1, #8
 8011e94:	1845      	adds	r5, r0, r1
 8011e96:	4628      	mov	r0, r5
 8011e98:	f001 fb30 	bl	80134fc <ucdr_alignment>
 8011e9c:	2108      	movs	r1, #8
 8011e9e:	1844      	adds	r4, r0, r1
 8011ea0:	442c      	add	r4, r5
 8011ea2:	4620      	mov	r0, r4
 8011ea4:	f001 fb2a 	bl	80134fc <ucdr_alignment>
 8011ea8:	3008      	adds	r0, #8
 8011eaa:	4420      	add	r0, r4
 8011eac:	bd38      	pop	{r3, r4, r5, pc}
 8011eae:	bf00      	nop

08011eb0 <max_serialized_size_geometry_msgs__msg__Vector3>:
 8011eb0:	b570      	push	{r4, r5, r6, lr}
 8011eb2:	2301      	movs	r3, #1
 8011eb4:	460c      	mov	r4, r1
 8011eb6:	2108      	movs	r1, #8
 8011eb8:	7003      	strb	r3, [r0, #0]
 8011eba:	4620      	mov	r0, r4
 8011ebc:	f001 fb1e 	bl	80134fc <ucdr_alignment>
 8011ec0:	f104 0308 	add.w	r3, r4, #8
 8011ec4:	2108      	movs	r1, #8
 8011ec6:	f1c4 0408 	rsb	r4, r4, #8
 8011eca:	18c6      	adds	r6, r0, r3
 8011ecc:	4630      	mov	r0, r6
 8011ece:	f001 fb15 	bl	80134fc <ucdr_alignment>
 8011ed2:	2108      	movs	r1, #8
 8011ed4:	1845      	adds	r5, r0, r1
 8011ed6:	4435      	add	r5, r6
 8011ed8:	4628      	mov	r0, r5
 8011eda:	f001 fb0f 	bl	80134fc <ucdr_alignment>
 8011ede:	4420      	add	r0, r4
 8011ee0:	4428      	add	r0, r5
 8011ee2:	bd70      	pop	{r4, r5, r6, pc}

08011ee4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 8011ee4:	4800      	ldr	r0, [pc, #0]	@ (8011ee8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 8011ee6:	4770      	bx	lr
 8011ee8:	20000214 	.word	0x20000214

08011eec <ucdr_serialize_bool>:
 8011eec:	b538      	push	{r3, r4, r5, lr}
 8011eee:	460d      	mov	r5, r1
 8011ef0:	2101      	movs	r1, #1
 8011ef2:	4604      	mov	r4, r0
 8011ef4:	f001 fab6 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8011ef8:	b148      	cbz	r0, 8011f0e <ucdr_serialize_bool+0x22>
 8011efa:	68a3      	ldr	r3, [r4, #8]
 8011efc:	2101      	movs	r1, #1
 8011efe:	701d      	strb	r5, [r3, #0]
 8011f00:	68a2      	ldr	r2, [r4, #8]
 8011f02:	6923      	ldr	r3, [r4, #16]
 8011f04:	440a      	add	r2, r1
 8011f06:	7561      	strb	r1, [r4, #21]
 8011f08:	440b      	add	r3, r1
 8011f0a:	60a2      	str	r2, [r4, #8]
 8011f0c:	6123      	str	r3, [r4, #16]
 8011f0e:	7da0      	ldrb	r0, [r4, #22]
 8011f10:	f080 0001 	eor.w	r0, r0, #1
 8011f14:	bd38      	pop	{r3, r4, r5, pc}
 8011f16:	bf00      	nop

08011f18 <ucdr_deserialize_bool>:
 8011f18:	b538      	push	{r3, r4, r5, lr}
 8011f1a:	460d      	mov	r5, r1
 8011f1c:	2101      	movs	r1, #1
 8011f1e:	4604      	mov	r4, r0
 8011f20:	f001 faa0 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8011f24:	b160      	cbz	r0, 8011f40 <ucdr_deserialize_bool+0x28>
 8011f26:	68a2      	ldr	r2, [r4, #8]
 8011f28:	2101      	movs	r1, #1
 8011f2a:	6923      	ldr	r3, [r4, #16]
 8011f2c:	f812 0b01 	ldrb.w	r0, [r2], #1
 8011f30:	440b      	add	r3, r1
 8011f32:	3800      	subs	r0, #0
 8011f34:	bf18      	it	ne
 8011f36:	2001      	movne	r0, #1
 8011f38:	7028      	strb	r0, [r5, #0]
 8011f3a:	60a2      	str	r2, [r4, #8]
 8011f3c:	6123      	str	r3, [r4, #16]
 8011f3e:	7561      	strb	r1, [r4, #21]
 8011f40:	7da0      	ldrb	r0, [r4, #22]
 8011f42:	f080 0001 	eor.w	r0, r0, #1
 8011f46:	bd38      	pop	{r3, r4, r5, pc}

08011f48 <ucdr_serialize_uint8_t>:
 8011f48:	b538      	push	{r3, r4, r5, lr}
 8011f4a:	460d      	mov	r5, r1
 8011f4c:	2101      	movs	r1, #1
 8011f4e:	4604      	mov	r4, r0
 8011f50:	f001 fa88 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8011f54:	b148      	cbz	r0, 8011f6a <ucdr_serialize_uint8_t+0x22>
 8011f56:	68a3      	ldr	r3, [r4, #8]
 8011f58:	2101      	movs	r1, #1
 8011f5a:	701d      	strb	r5, [r3, #0]
 8011f5c:	68a2      	ldr	r2, [r4, #8]
 8011f5e:	6923      	ldr	r3, [r4, #16]
 8011f60:	440a      	add	r2, r1
 8011f62:	7561      	strb	r1, [r4, #21]
 8011f64:	440b      	add	r3, r1
 8011f66:	60a2      	str	r2, [r4, #8]
 8011f68:	6123      	str	r3, [r4, #16]
 8011f6a:	7da0      	ldrb	r0, [r4, #22]
 8011f6c:	f080 0001 	eor.w	r0, r0, #1
 8011f70:	bd38      	pop	{r3, r4, r5, pc}
 8011f72:	bf00      	nop

08011f74 <ucdr_deserialize_uint8_t>:
 8011f74:	b538      	push	{r3, r4, r5, lr}
 8011f76:	460d      	mov	r5, r1
 8011f78:	2101      	movs	r1, #1
 8011f7a:	4604      	mov	r4, r0
 8011f7c:	f001 fa72 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8011f80:	b150      	cbz	r0, 8011f98 <ucdr_deserialize_uint8_t+0x24>
 8011f82:	68a3      	ldr	r3, [r4, #8]
 8011f84:	2101      	movs	r1, #1
 8011f86:	781b      	ldrb	r3, [r3, #0]
 8011f88:	702b      	strb	r3, [r5, #0]
 8011f8a:	68a2      	ldr	r2, [r4, #8]
 8011f8c:	6923      	ldr	r3, [r4, #16]
 8011f8e:	440a      	add	r2, r1
 8011f90:	7561      	strb	r1, [r4, #21]
 8011f92:	440b      	add	r3, r1
 8011f94:	60a2      	str	r2, [r4, #8]
 8011f96:	6123      	str	r3, [r4, #16]
 8011f98:	7da0      	ldrb	r0, [r4, #22]
 8011f9a:	f080 0001 	eor.w	r0, r0, #1
 8011f9e:	bd38      	pop	{r3, r4, r5, pc}

08011fa0 <ucdr_serialize_uint16_t>:
 8011fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fa4:	460b      	mov	r3, r1
 8011fa6:	b082      	sub	sp, #8
 8011fa8:	4604      	mov	r4, r0
 8011faa:	2102      	movs	r1, #2
 8011fac:	f8ad 3006 	strh.w	r3, [sp, #6]
 8011fb0:	f001 faac 	bl	801350c <ucdr_buffer_alignment>
 8011fb4:	4601      	mov	r1, r0
 8011fb6:	4620      	mov	r0, r4
 8011fb8:	7d67      	ldrb	r7, [r4, #21]
 8011fba:	f001 faef 	bl	801359c <ucdr_advance_buffer>
 8011fbe:	2102      	movs	r1, #2
 8011fc0:	4620      	mov	r0, r4
 8011fc2:	f001 fa43 	bl	801344c <ucdr_check_buffer_available_for>
 8011fc6:	b1c0      	cbz	r0, 8011ffa <ucdr_serialize_uint16_t+0x5a>
 8011fc8:	7d22      	ldrb	r2, [r4, #20]
 8011fca:	68a3      	ldr	r3, [r4, #8]
 8011fcc:	2a01      	cmp	r2, #1
 8011fce:	d04e      	beq.n	801206e <ucdr_serialize_uint16_t+0xce>
 8011fd0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8011fd4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011fd8:	7019      	strb	r1, [r3, #0]
 8011fda:	68a3      	ldr	r3, [r4, #8]
 8011fdc:	705a      	strb	r2, [r3, #1]
 8011fde:	2102      	movs	r1, #2
 8011fe0:	68a2      	ldr	r2, [r4, #8]
 8011fe2:	6923      	ldr	r3, [r4, #16]
 8011fe4:	440a      	add	r2, r1
 8011fe6:	7561      	strb	r1, [r4, #21]
 8011fe8:	440b      	add	r3, r1
 8011fea:	60a2      	str	r2, [r4, #8]
 8011fec:	6123      	str	r3, [r4, #16]
 8011fee:	7da0      	ldrb	r0, [r4, #22]
 8011ff0:	f080 0001 	eor.w	r0, r0, #1
 8011ff4:	b002      	add	sp, #8
 8011ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ffa:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011ffe:	42ab      	cmp	r3, r5
 8012000:	d923      	bls.n	801204a <ucdr_serialize_uint16_t+0xaa>
 8012002:	1b5e      	subs	r6, r3, r5
 8012004:	60a3      	str	r3, [r4, #8]
 8012006:	6923      	ldr	r3, [r4, #16]
 8012008:	4620      	mov	r0, r4
 801200a:	f1c6 0802 	rsb	r8, r6, #2
 801200e:	4433      	add	r3, r6
 8012010:	4641      	mov	r1, r8
 8012012:	6123      	str	r3, [r4, #16]
 8012014:	f001 fa26 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012018:	b368      	cbz	r0, 8012076 <ucdr_serialize_uint16_t+0xd6>
 801201a:	7d23      	ldrb	r3, [r4, #20]
 801201c:	2b01      	cmp	r3, #1
 801201e:	d03b      	beq.n	8012098 <ucdr_serialize_uint16_t+0xf8>
 8012020:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012024:	702b      	strb	r3, [r5, #0]
 8012026:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801202a:	706b      	strb	r3, [r5, #1]
 801202c:	6923      	ldr	r3, [r4, #16]
 801202e:	2102      	movs	r1, #2
 8012030:	68a2      	ldr	r2, [r4, #8]
 8012032:	7da0      	ldrb	r0, [r4, #22]
 8012034:	3302      	adds	r3, #2
 8012036:	4442      	add	r2, r8
 8012038:	7561      	strb	r1, [r4, #21]
 801203a:	1b9b      	subs	r3, r3, r6
 801203c:	f080 0001 	eor.w	r0, r0, #1
 8012040:	60a2      	str	r2, [r4, #8]
 8012042:	6123      	str	r3, [r4, #16]
 8012044:	b002      	add	sp, #8
 8012046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801204a:	2102      	movs	r1, #2
 801204c:	4620      	mov	r0, r4
 801204e:	f001 fa09 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012052:	2800      	cmp	r0, #0
 8012054:	d0cb      	beq.n	8011fee <ucdr_serialize_uint16_t+0x4e>
 8012056:	7d23      	ldrb	r3, [r4, #20]
 8012058:	68a2      	ldr	r2, [r4, #8]
 801205a:	2b01      	cmp	r3, #1
 801205c:	d018      	beq.n	8012090 <ucdr_serialize_uint16_t+0xf0>
 801205e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012062:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8012066:	7013      	strb	r3, [r2, #0]
 8012068:	68a3      	ldr	r3, [r4, #8]
 801206a:	7059      	strb	r1, [r3, #1]
 801206c:	e7b7      	b.n	8011fde <ucdr_serialize_uint16_t+0x3e>
 801206e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012072:	801a      	strh	r2, [r3, #0]
 8012074:	e7b3      	b.n	8011fde <ucdr_serialize_uint16_t+0x3e>
 8012076:	68a2      	ldr	r2, [r4, #8]
 8012078:	6923      	ldr	r3, [r4, #16]
 801207a:	7da0      	ldrb	r0, [r4, #22]
 801207c:	1b92      	subs	r2, r2, r6
 801207e:	1b9b      	subs	r3, r3, r6
 8012080:	7567      	strb	r7, [r4, #21]
 8012082:	f080 0001 	eor.w	r0, r0, #1
 8012086:	60a2      	str	r2, [r4, #8]
 8012088:	6123      	str	r3, [r4, #16]
 801208a:	b002      	add	sp, #8
 801208c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012090:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8012094:	8013      	strh	r3, [r2, #0]
 8012096:	e7a2      	b.n	8011fde <ucdr_serialize_uint16_t+0x3e>
 8012098:	4628      	mov	r0, r5
 801209a:	f10d 0506 	add.w	r5, sp, #6
 801209e:	4632      	mov	r2, r6
 80120a0:	4629      	mov	r1, r5
 80120a2:	f010 fa66 	bl	8022572 <memcpy>
 80120a6:	4642      	mov	r2, r8
 80120a8:	19a9      	adds	r1, r5, r6
 80120aa:	68a0      	ldr	r0, [r4, #8]
 80120ac:	f010 fa61 	bl	8022572 <memcpy>
 80120b0:	e7bc      	b.n	801202c <ucdr_serialize_uint16_t+0x8c>
 80120b2:	bf00      	nop

080120b4 <ucdr_serialize_endian_uint16_t>:
 80120b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80120b8:	4604      	mov	r4, r0
 80120ba:	b083      	sub	sp, #12
 80120bc:	460d      	mov	r5, r1
 80120be:	2102      	movs	r1, #2
 80120c0:	f8ad 2006 	strh.w	r2, [sp, #6]
 80120c4:	f001 fa22 	bl	801350c <ucdr_buffer_alignment>
 80120c8:	4601      	mov	r1, r0
 80120ca:	4620      	mov	r0, r4
 80120cc:	f894 8015 	ldrb.w	r8, [r4, #21]
 80120d0:	f001 fa64 	bl	801359c <ucdr_advance_buffer>
 80120d4:	2102      	movs	r1, #2
 80120d6:	4620      	mov	r0, r4
 80120d8:	f001 f9b8 	bl	801344c <ucdr_check_buffer_available_for>
 80120dc:	bb60      	cbnz	r0, 8012138 <ucdr_serialize_endian_uint16_t+0x84>
 80120de:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80120e2:	42be      	cmp	r6, r7
 80120e4:	d923      	bls.n	801212e <ucdr_serialize_endian_uint16_t+0x7a>
 80120e6:	6923      	ldr	r3, [r4, #16]
 80120e8:	4620      	mov	r0, r4
 80120ea:	60a6      	str	r6, [r4, #8]
 80120ec:	1bf6      	subs	r6, r6, r7
 80120ee:	4433      	add	r3, r6
 80120f0:	f1c6 0902 	rsb	r9, r6, #2
 80120f4:	6123      	str	r3, [r4, #16]
 80120f6:	4649      	mov	r1, r9
 80120f8:	f001 f9b4 	bl	8013464 <ucdr_check_final_buffer_behavior>
 80120fc:	2800      	cmp	r0, #0
 80120fe:	d037      	beq.n	8012170 <ucdr_serialize_endian_uint16_t+0xbc>
 8012100:	2d01      	cmp	r5, #1
 8012102:	d043      	beq.n	801218c <ucdr_serialize_endian_uint16_t+0xd8>
 8012104:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012108:	703b      	strb	r3, [r7, #0]
 801210a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801210e:	707b      	strb	r3, [r7, #1]
 8012110:	6923      	ldr	r3, [r4, #16]
 8012112:	2102      	movs	r1, #2
 8012114:	68a2      	ldr	r2, [r4, #8]
 8012116:	7da0      	ldrb	r0, [r4, #22]
 8012118:	3302      	adds	r3, #2
 801211a:	444a      	add	r2, r9
 801211c:	7561      	strb	r1, [r4, #21]
 801211e:	1b9b      	subs	r3, r3, r6
 8012120:	f080 0001 	eor.w	r0, r0, #1
 8012124:	60a2      	str	r2, [r4, #8]
 8012126:	6123      	str	r3, [r4, #16]
 8012128:	b003      	add	sp, #12
 801212a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801212e:	2102      	movs	r1, #2
 8012130:	4620      	mov	r0, r4
 8012132:	f001 f997 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012136:	b188      	cbz	r0, 801215c <ucdr_serialize_endian_uint16_t+0xa8>
 8012138:	2d01      	cmp	r5, #1
 801213a:	68a3      	ldr	r3, [r4, #8]
 801213c:	d014      	beq.n	8012168 <ucdr_serialize_endian_uint16_t+0xb4>
 801213e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8012142:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012146:	7019      	strb	r1, [r3, #0]
 8012148:	68a3      	ldr	r3, [r4, #8]
 801214a:	705a      	strb	r2, [r3, #1]
 801214c:	2102      	movs	r1, #2
 801214e:	68a2      	ldr	r2, [r4, #8]
 8012150:	6923      	ldr	r3, [r4, #16]
 8012152:	440a      	add	r2, r1
 8012154:	7561      	strb	r1, [r4, #21]
 8012156:	440b      	add	r3, r1
 8012158:	60a2      	str	r2, [r4, #8]
 801215a:	6123      	str	r3, [r4, #16]
 801215c:	7da0      	ldrb	r0, [r4, #22]
 801215e:	f080 0001 	eor.w	r0, r0, #1
 8012162:	b003      	add	sp, #12
 8012164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012168:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 801216c:	801a      	strh	r2, [r3, #0]
 801216e:	e7ed      	b.n	801214c <ucdr_serialize_endian_uint16_t+0x98>
 8012170:	68a2      	ldr	r2, [r4, #8]
 8012172:	6923      	ldr	r3, [r4, #16]
 8012174:	7da0      	ldrb	r0, [r4, #22]
 8012176:	1b92      	subs	r2, r2, r6
 8012178:	1b9b      	subs	r3, r3, r6
 801217a:	f884 8015 	strb.w	r8, [r4, #21]
 801217e:	f080 0001 	eor.w	r0, r0, #1
 8012182:	60a2      	str	r2, [r4, #8]
 8012184:	6123      	str	r3, [r4, #16]
 8012186:	b003      	add	sp, #12
 8012188:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801218c:	f10d 0506 	add.w	r5, sp, #6
 8012190:	4632      	mov	r2, r6
 8012192:	4638      	mov	r0, r7
 8012194:	4629      	mov	r1, r5
 8012196:	f010 f9ec 	bl	8022572 <memcpy>
 801219a:	464a      	mov	r2, r9
 801219c:	19a9      	adds	r1, r5, r6
 801219e:	68a0      	ldr	r0, [r4, #8]
 80121a0:	f010 f9e7 	bl	8022572 <memcpy>
 80121a4:	e7b4      	b.n	8012110 <ucdr_serialize_endian_uint16_t+0x5c>
 80121a6:	bf00      	nop

080121a8 <ucdr_deserialize_uint16_t>:
 80121a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121ac:	4604      	mov	r4, r0
 80121ae:	460d      	mov	r5, r1
 80121b0:	2102      	movs	r1, #2
 80121b2:	f001 f9ab 	bl	801350c <ucdr_buffer_alignment>
 80121b6:	4601      	mov	r1, r0
 80121b8:	4620      	mov	r0, r4
 80121ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 80121be:	f001 f9ed 	bl	801359c <ucdr_advance_buffer>
 80121c2:	2102      	movs	r1, #2
 80121c4:	4620      	mov	r0, r4
 80121c6:	f001 f941 	bl	801344c <ucdr_check_buffer_available_for>
 80121ca:	b1a8      	cbz	r0, 80121f8 <ucdr_deserialize_uint16_t+0x50>
 80121cc:	7d22      	ldrb	r2, [r4, #20]
 80121ce:	68a3      	ldr	r3, [r4, #8]
 80121d0:	2a01      	cmp	r2, #1
 80121d2:	d046      	beq.n	8012262 <ucdr_deserialize_uint16_t+0xba>
 80121d4:	785b      	ldrb	r3, [r3, #1]
 80121d6:	702b      	strb	r3, [r5, #0]
 80121d8:	68a3      	ldr	r3, [r4, #8]
 80121da:	781b      	ldrb	r3, [r3, #0]
 80121dc:	706b      	strb	r3, [r5, #1]
 80121de:	2102      	movs	r1, #2
 80121e0:	68a2      	ldr	r2, [r4, #8]
 80121e2:	6923      	ldr	r3, [r4, #16]
 80121e4:	440a      	add	r2, r1
 80121e6:	7561      	strb	r1, [r4, #21]
 80121e8:	440b      	add	r3, r1
 80121ea:	60a2      	str	r2, [r4, #8]
 80121ec:	6123      	str	r3, [r4, #16]
 80121ee:	7da0      	ldrb	r0, [r4, #22]
 80121f0:	f080 0001 	eor.w	r0, r0, #1
 80121f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121f8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80121fc:	42be      	cmp	r6, r7
 80121fe:	d920      	bls.n	8012242 <ucdr_deserialize_uint16_t+0x9a>
 8012200:	6923      	ldr	r3, [r4, #16]
 8012202:	4620      	mov	r0, r4
 8012204:	60a6      	str	r6, [r4, #8]
 8012206:	1bf6      	subs	r6, r6, r7
 8012208:	4433      	add	r3, r6
 801220a:	f1c6 0902 	rsb	r9, r6, #2
 801220e:	6123      	str	r3, [r4, #16]
 8012210:	4649      	mov	r1, r9
 8012212:	f001 f927 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012216:	b338      	cbz	r0, 8012268 <ucdr_deserialize_uint16_t+0xc0>
 8012218:	7d23      	ldrb	r3, [r4, #20]
 801221a:	2b01      	cmp	r3, #1
 801221c:	d034      	beq.n	8012288 <ucdr_deserialize_uint16_t+0xe0>
 801221e:	787b      	ldrb	r3, [r7, #1]
 8012220:	702b      	strb	r3, [r5, #0]
 8012222:	783b      	ldrb	r3, [r7, #0]
 8012224:	706b      	strb	r3, [r5, #1]
 8012226:	6923      	ldr	r3, [r4, #16]
 8012228:	2102      	movs	r1, #2
 801222a:	68a2      	ldr	r2, [r4, #8]
 801222c:	3302      	adds	r3, #2
 801222e:	7da0      	ldrb	r0, [r4, #22]
 8012230:	444a      	add	r2, r9
 8012232:	7561      	strb	r1, [r4, #21]
 8012234:	1b9b      	subs	r3, r3, r6
 8012236:	f080 0001 	eor.w	r0, r0, #1
 801223a:	60a2      	str	r2, [r4, #8]
 801223c:	6123      	str	r3, [r4, #16]
 801223e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012242:	2102      	movs	r1, #2
 8012244:	4620      	mov	r0, r4
 8012246:	f001 f90d 	bl	8013464 <ucdr_check_final_buffer_behavior>
 801224a:	2800      	cmp	r0, #0
 801224c:	d0cf      	beq.n	80121ee <ucdr_deserialize_uint16_t+0x46>
 801224e:	7d23      	ldrb	r3, [r4, #20]
 8012250:	68a2      	ldr	r2, [r4, #8]
 8012252:	2b01      	cmp	r3, #1
 8012254:	d015      	beq.n	8012282 <ucdr_deserialize_uint16_t+0xda>
 8012256:	7853      	ldrb	r3, [r2, #1]
 8012258:	702b      	strb	r3, [r5, #0]
 801225a:	68a3      	ldr	r3, [r4, #8]
 801225c:	781b      	ldrb	r3, [r3, #0]
 801225e:	706b      	strb	r3, [r5, #1]
 8012260:	e7bd      	b.n	80121de <ucdr_deserialize_uint16_t+0x36>
 8012262:	881b      	ldrh	r3, [r3, #0]
 8012264:	802b      	strh	r3, [r5, #0]
 8012266:	e7ba      	b.n	80121de <ucdr_deserialize_uint16_t+0x36>
 8012268:	68a2      	ldr	r2, [r4, #8]
 801226a:	6923      	ldr	r3, [r4, #16]
 801226c:	1b92      	subs	r2, r2, r6
 801226e:	7da0      	ldrb	r0, [r4, #22]
 8012270:	1b9b      	subs	r3, r3, r6
 8012272:	f884 8015 	strb.w	r8, [r4, #21]
 8012276:	f080 0001 	eor.w	r0, r0, #1
 801227a:	60a2      	str	r2, [r4, #8]
 801227c:	6123      	str	r3, [r4, #16]
 801227e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012282:	8813      	ldrh	r3, [r2, #0]
 8012284:	802b      	strh	r3, [r5, #0]
 8012286:	e7aa      	b.n	80121de <ucdr_deserialize_uint16_t+0x36>
 8012288:	4639      	mov	r1, r7
 801228a:	4632      	mov	r2, r6
 801228c:	4628      	mov	r0, r5
 801228e:	f010 f970 	bl	8022572 <memcpy>
 8012292:	464a      	mov	r2, r9
 8012294:	19a8      	adds	r0, r5, r6
 8012296:	68a1      	ldr	r1, [r4, #8]
 8012298:	f010 f96b 	bl	8022572 <memcpy>
 801229c:	e7c3      	b.n	8012226 <ucdr_deserialize_uint16_t+0x7e>
 801229e:	bf00      	nop

080122a0 <ucdr_deserialize_endian_uint16_t>:
 80122a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122a4:	4604      	mov	r4, r0
 80122a6:	460e      	mov	r6, r1
 80122a8:	2102      	movs	r1, #2
 80122aa:	4615      	mov	r5, r2
 80122ac:	f001 f92e 	bl	801350c <ucdr_buffer_alignment>
 80122b0:	4601      	mov	r1, r0
 80122b2:	4620      	mov	r0, r4
 80122b4:	f894 8015 	ldrb.w	r8, [r4, #21]
 80122b8:	f001 f970 	bl	801359c <ucdr_advance_buffer>
 80122bc:	2102      	movs	r1, #2
 80122be:	4620      	mov	r0, r4
 80122c0:	f001 f8c4 	bl	801344c <ucdr_check_buffer_available_for>
 80122c4:	bb60      	cbnz	r0, 8012320 <ucdr_deserialize_endian_uint16_t+0x80>
 80122c6:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 80122ca:	454f      	cmp	r7, r9
 80122cc:	d923      	bls.n	8012316 <ucdr_deserialize_endian_uint16_t+0x76>
 80122ce:	6923      	ldr	r3, [r4, #16]
 80122d0:	4620      	mov	r0, r4
 80122d2:	60a7      	str	r7, [r4, #8]
 80122d4:	eba7 0709 	sub.w	r7, r7, r9
 80122d8:	443b      	add	r3, r7
 80122da:	f1c7 0a02 	rsb	sl, r7, #2
 80122de:	6123      	str	r3, [r4, #16]
 80122e0:	4651      	mov	r1, sl
 80122e2:	f001 f8bf 	bl	8013464 <ucdr_check_final_buffer_behavior>
 80122e6:	2800      	cmp	r0, #0
 80122e8:	d032      	beq.n	8012350 <ucdr_deserialize_endian_uint16_t+0xb0>
 80122ea:	2e01      	cmp	r6, #1
 80122ec:	d03d      	beq.n	801236a <ucdr_deserialize_endian_uint16_t+0xca>
 80122ee:	f899 3001 	ldrb.w	r3, [r9, #1]
 80122f2:	702b      	strb	r3, [r5, #0]
 80122f4:	f899 3000 	ldrb.w	r3, [r9]
 80122f8:	706b      	strb	r3, [r5, #1]
 80122fa:	6923      	ldr	r3, [r4, #16]
 80122fc:	2102      	movs	r1, #2
 80122fe:	68a2      	ldr	r2, [r4, #8]
 8012300:	3302      	adds	r3, #2
 8012302:	7da0      	ldrb	r0, [r4, #22]
 8012304:	4452      	add	r2, sl
 8012306:	7561      	strb	r1, [r4, #21]
 8012308:	1bdb      	subs	r3, r3, r7
 801230a:	f080 0001 	eor.w	r0, r0, #1
 801230e:	60a2      	str	r2, [r4, #8]
 8012310:	6123      	str	r3, [r4, #16]
 8012312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012316:	2102      	movs	r1, #2
 8012318:	4620      	mov	r0, r4
 801231a:	f001 f8a3 	bl	8013464 <ucdr_check_final_buffer_behavior>
 801231e:	b178      	cbz	r0, 8012340 <ucdr_deserialize_endian_uint16_t+0xa0>
 8012320:	2e01      	cmp	r6, #1
 8012322:	68a3      	ldr	r3, [r4, #8]
 8012324:	d011      	beq.n	801234a <ucdr_deserialize_endian_uint16_t+0xaa>
 8012326:	785b      	ldrb	r3, [r3, #1]
 8012328:	702b      	strb	r3, [r5, #0]
 801232a:	68a3      	ldr	r3, [r4, #8]
 801232c:	781b      	ldrb	r3, [r3, #0]
 801232e:	706b      	strb	r3, [r5, #1]
 8012330:	2102      	movs	r1, #2
 8012332:	68a2      	ldr	r2, [r4, #8]
 8012334:	6923      	ldr	r3, [r4, #16]
 8012336:	440a      	add	r2, r1
 8012338:	7561      	strb	r1, [r4, #21]
 801233a:	440b      	add	r3, r1
 801233c:	60a2      	str	r2, [r4, #8]
 801233e:	6123      	str	r3, [r4, #16]
 8012340:	7da0      	ldrb	r0, [r4, #22]
 8012342:	f080 0001 	eor.w	r0, r0, #1
 8012346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801234a:	881b      	ldrh	r3, [r3, #0]
 801234c:	802b      	strh	r3, [r5, #0]
 801234e:	e7ef      	b.n	8012330 <ucdr_deserialize_endian_uint16_t+0x90>
 8012350:	68a2      	ldr	r2, [r4, #8]
 8012352:	6923      	ldr	r3, [r4, #16]
 8012354:	1bd2      	subs	r2, r2, r7
 8012356:	7da0      	ldrb	r0, [r4, #22]
 8012358:	1bdb      	subs	r3, r3, r7
 801235a:	f884 8015 	strb.w	r8, [r4, #21]
 801235e:	f080 0001 	eor.w	r0, r0, #1
 8012362:	60a2      	str	r2, [r4, #8]
 8012364:	6123      	str	r3, [r4, #16]
 8012366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801236a:	4649      	mov	r1, r9
 801236c:	463a      	mov	r2, r7
 801236e:	4628      	mov	r0, r5
 8012370:	f010 f8ff 	bl	8022572 <memcpy>
 8012374:	4652      	mov	r2, sl
 8012376:	19e8      	adds	r0, r5, r7
 8012378:	68a1      	ldr	r1, [r4, #8]
 801237a:	f010 f8fa 	bl	8022572 <memcpy>
 801237e:	e7bc      	b.n	80122fa <ucdr_deserialize_endian_uint16_t+0x5a>

08012380 <ucdr_serialize_uint32_t>:
 8012380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012384:	b082      	sub	sp, #8
 8012386:	4604      	mov	r4, r0
 8012388:	9101      	str	r1, [sp, #4]
 801238a:	2104      	movs	r1, #4
 801238c:	f001 f8be 	bl	801350c <ucdr_buffer_alignment>
 8012390:	4601      	mov	r1, r0
 8012392:	4620      	mov	r0, r4
 8012394:	7d67      	ldrb	r7, [r4, #21]
 8012396:	f001 f901 	bl	801359c <ucdr_advance_buffer>
 801239a:	2104      	movs	r1, #4
 801239c:	4620      	mov	r0, r4
 801239e:	f001 f855 	bl	801344c <ucdr_check_buffer_available_for>
 80123a2:	b300      	cbz	r0, 80123e6 <ucdr_serialize_uint32_t+0x66>
 80123a4:	7d22      	ldrb	r2, [r4, #20]
 80123a6:	68a3      	ldr	r3, [r4, #8]
 80123a8:	2a01      	cmp	r2, #1
 80123aa:	d064      	beq.n	8012476 <ucdr_serialize_uint32_t+0xf6>
 80123ac:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80123b0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80123b4:	7018      	strb	r0, [r3, #0]
 80123b6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80123ba:	68a3      	ldr	r3, [r4, #8]
 80123bc:	705a      	strb	r2, [r3, #1]
 80123be:	68a3      	ldr	r3, [r4, #8]
 80123c0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80123c4:	7099      	strb	r1, [r3, #2]
 80123c6:	68a3      	ldr	r3, [r4, #8]
 80123c8:	70da      	strb	r2, [r3, #3]
 80123ca:	2104      	movs	r1, #4
 80123cc:	68a2      	ldr	r2, [r4, #8]
 80123ce:	6923      	ldr	r3, [r4, #16]
 80123d0:	440a      	add	r2, r1
 80123d2:	7561      	strb	r1, [r4, #21]
 80123d4:	440b      	add	r3, r1
 80123d6:	60a2      	str	r2, [r4, #8]
 80123d8:	6123      	str	r3, [r4, #16]
 80123da:	7da0      	ldrb	r0, [r4, #22]
 80123dc:	f080 0001 	eor.w	r0, r0, #1
 80123e0:	b002      	add	sp, #8
 80123e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123e6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80123ea:	42ab      	cmp	r3, r5
 80123ec:	d92f      	bls.n	801244e <ucdr_serialize_uint32_t+0xce>
 80123ee:	1b5e      	subs	r6, r3, r5
 80123f0:	60a3      	str	r3, [r4, #8]
 80123f2:	6923      	ldr	r3, [r4, #16]
 80123f4:	4620      	mov	r0, r4
 80123f6:	f1c6 0804 	rsb	r8, r6, #4
 80123fa:	4433      	add	r3, r6
 80123fc:	4641      	mov	r1, r8
 80123fe:	6123      	str	r3, [r4, #16]
 8012400:	f001 f830 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012404:	2800      	cmp	r0, #0
 8012406:	d039      	beq.n	801247c <ucdr_serialize_uint32_t+0xfc>
 8012408:	7d23      	ldrb	r3, [r4, #20]
 801240a:	2b01      	cmp	r3, #1
 801240c:	d04c      	beq.n	80124a8 <ucdr_serialize_uint32_t+0x128>
 801240e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012412:	2e01      	cmp	r6, #1
 8012414:	702b      	strb	r3, [r5, #0]
 8012416:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801241a:	706b      	strb	r3, [r5, #1]
 801241c:	d03b      	beq.n	8012496 <ucdr_serialize_uint32_t+0x116>
 801241e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012422:	2e02      	cmp	r6, #2
 8012424:	70ab      	strb	r3, [r5, #2]
 8012426:	d03a      	beq.n	801249e <ucdr_serialize_uint32_t+0x11e>
 8012428:	3503      	adds	r5, #3
 801242a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801242e:	702b      	strb	r3, [r5, #0]
 8012430:	6923      	ldr	r3, [r4, #16]
 8012432:	2104      	movs	r1, #4
 8012434:	68a2      	ldr	r2, [r4, #8]
 8012436:	7da0      	ldrb	r0, [r4, #22]
 8012438:	3304      	adds	r3, #4
 801243a:	4442      	add	r2, r8
 801243c:	7561      	strb	r1, [r4, #21]
 801243e:	1b9b      	subs	r3, r3, r6
 8012440:	f080 0001 	eor.w	r0, r0, #1
 8012444:	60a2      	str	r2, [r4, #8]
 8012446:	6123      	str	r3, [r4, #16]
 8012448:	b002      	add	sp, #8
 801244a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801244e:	2104      	movs	r1, #4
 8012450:	4620      	mov	r0, r4
 8012452:	f001 f807 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012456:	2800      	cmp	r0, #0
 8012458:	d0bf      	beq.n	80123da <ucdr_serialize_uint32_t+0x5a>
 801245a:	7d23      	ldrb	r3, [r4, #20]
 801245c:	68a2      	ldr	r2, [r4, #8]
 801245e:	2b01      	cmp	r3, #1
 8012460:	d01f      	beq.n	80124a2 <ucdr_serialize_uint32_t+0x122>
 8012462:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012466:	f89d 0006 	ldrb.w	r0, [sp, #6]
 801246a:	7013      	strb	r3, [r2, #0]
 801246c:	68a3      	ldr	r3, [r4, #8]
 801246e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8012472:	7058      	strb	r0, [r3, #1]
 8012474:	e7a3      	b.n	80123be <ucdr_serialize_uint32_t+0x3e>
 8012476:	9a01      	ldr	r2, [sp, #4]
 8012478:	601a      	str	r2, [r3, #0]
 801247a:	e7a6      	b.n	80123ca <ucdr_serialize_uint32_t+0x4a>
 801247c:	68a2      	ldr	r2, [r4, #8]
 801247e:	6923      	ldr	r3, [r4, #16]
 8012480:	7da0      	ldrb	r0, [r4, #22]
 8012482:	1b92      	subs	r2, r2, r6
 8012484:	1b9b      	subs	r3, r3, r6
 8012486:	7567      	strb	r7, [r4, #21]
 8012488:	f080 0001 	eor.w	r0, r0, #1
 801248c:	60a2      	str	r2, [r4, #8]
 801248e:	6123      	str	r3, [r4, #16]
 8012490:	b002      	add	sp, #8
 8012492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012496:	68a3      	ldr	r3, [r4, #8]
 8012498:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801249c:	701a      	strb	r2, [r3, #0]
 801249e:	68a5      	ldr	r5, [r4, #8]
 80124a0:	e7c3      	b.n	801242a <ucdr_serialize_uint32_t+0xaa>
 80124a2:	9b01      	ldr	r3, [sp, #4]
 80124a4:	6013      	str	r3, [r2, #0]
 80124a6:	e790      	b.n	80123ca <ucdr_serialize_uint32_t+0x4a>
 80124a8:	4628      	mov	r0, r5
 80124aa:	ad01      	add	r5, sp, #4
 80124ac:	4632      	mov	r2, r6
 80124ae:	4629      	mov	r1, r5
 80124b0:	f010 f85f 	bl	8022572 <memcpy>
 80124b4:	4642      	mov	r2, r8
 80124b6:	19a9      	adds	r1, r5, r6
 80124b8:	68a0      	ldr	r0, [r4, #8]
 80124ba:	f010 f85a 	bl	8022572 <memcpy>
 80124be:	e7b7      	b.n	8012430 <ucdr_serialize_uint32_t+0xb0>

080124c0 <ucdr_serialize_endian_uint32_t>:
 80124c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80124c4:	4604      	mov	r4, r0
 80124c6:	b083      	sub	sp, #12
 80124c8:	460d      	mov	r5, r1
 80124ca:	2104      	movs	r1, #4
 80124cc:	9201      	str	r2, [sp, #4]
 80124ce:	f001 f81d 	bl	801350c <ucdr_buffer_alignment>
 80124d2:	4601      	mov	r1, r0
 80124d4:	4620      	mov	r0, r4
 80124d6:	f894 8015 	ldrb.w	r8, [r4, #21]
 80124da:	f001 f85f 	bl	801359c <ucdr_advance_buffer>
 80124de:	2104      	movs	r1, #4
 80124e0:	4620      	mov	r0, r4
 80124e2:	f000 ffb3 	bl	801344c <ucdr_check_buffer_available_for>
 80124e6:	2800      	cmp	r0, #0
 80124e8:	d137      	bne.n	801255a <ucdr_serialize_endian_uint32_t+0x9a>
 80124ea:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80124ee:	42b7      	cmp	r7, r6
 80124f0:	d92e      	bls.n	8012550 <ucdr_serialize_endian_uint32_t+0x90>
 80124f2:	6923      	ldr	r3, [r4, #16]
 80124f4:	4620      	mov	r0, r4
 80124f6:	60a7      	str	r7, [r4, #8]
 80124f8:	1bbf      	subs	r7, r7, r6
 80124fa:	443b      	add	r3, r7
 80124fc:	f1c7 0904 	rsb	r9, r7, #4
 8012500:	6123      	str	r3, [r4, #16]
 8012502:	4649      	mov	r1, r9
 8012504:	f000 ffae 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012508:	2800      	cmp	r0, #0
 801250a:	d049      	beq.n	80125a0 <ucdr_serialize_endian_uint32_t+0xe0>
 801250c:	2d01      	cmp	r5, #1
 801250e:	d05b      	beq.n	80125c8 <ucdr_serialize_endian_uint32_t+0x108>
 8012510:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012514:	2f01      	cmp	r7, #1
 8012516:	7033      	strb	r3, [r6, #0]
 8012518:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801251c:	7073      	strb	r3, [r6, #1]
 801251e:	d04d      	beq.n	80125bc <ucdr_serialize_endian_uint32_t+0xfc>
 8012520:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012524:	2f02      	cmp	r7, #2
 8012526:	70b3      	strb	r3, [r6, #2]
 8012528:	d04c      	beq.n	80125c4 <ucdr_serialize_endian_uint32_t+0x104>
 801252a:	3603      	adds	r6, #3
 801252c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012530:	7033      	strb	r3, [r6, #0]
 8012532:	6923      	ldr	r3, [r4, #16]
 8012534:	2104      	movs	r1, #4
 8012536:	68a2      	ldr	r2, [r4, #8]
 8012538:	7da0      	ldrb	r0, [r4, #22]
 801253a:	3304      	adds	r3, #4
 801253c:	444a      	add	r2, r9
 801253e:	7561      	strb	r1, [r4, #21]
 8012540:	1bdb      	subs	r3, r3, r7
 8012542:	f080 0001 	eor.w	r0, r0, #1
 8012546:	60a2      	str	r2, [r4, #8]
 8012548:	6123      	str	r3, [r4, #16]
 801254a:	b003      	add	sp, #12
 801254c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012550:	2104      	movs	r1, #4
 8012552:	4620      	mov	r0, r4
 8012554:	f000 ff86 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012558:	b1c8      	cbz	r0, 801258e <ucdr_serialize_endian_uint32_t+0xce>
 801255a:	2d01      	cmp	r5, #1
 801255c:	68a3      	ldr	r3, [r4, #8]
 801255e:	d01c      	beq.n	801259a <ucdr_serialize_endian_uint32_t+0xda>
 8012560:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012564:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012568:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801256c:	7018      	strb	r0, [r3, #0]
 801256e:	68a3      	ldr	r3, [r4, #8]
 8012570:	705a      	strb	r2, [r3, #1]
 8012572:	68a3      	ldr	r3, [r4, #8]
 8012574:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012578:	7099      	strb	r1, [r3, #2]
 801257a:	68a3      	ldr	r3, [r4, #8]
 801257c:	70da      	strb	r2, [r3, #3]
 801257e:	2104      	movs	r1, #4
 8012580:	68a2      	ldr	r2, [r4, #8]
 8012582:	6923      	ldr	r3, [r4, #16]
 8012584:	440a      	add	r2, r1
 8012586:	7561      	strb	r1, [r4, #21]
 8012588:	440b      	add	r3, r1
 801258a:	60a2      	str	r2, [r4, #8]
 801258c:	6123      	str	r3, [r4, #16]
 801258e:	7da0      	ldrb	r0, [r4, #22]
 8012590:	f080 0001 	eor.w	r0, r0, #1
 8012594:	b003      	add	sp, #12
 8012596:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801259a:	9a01      	ldr	r2, [sp, #4]
 801259c:	601a      	str	r2, [r3, #0]
 801259e:	e7ee      	b.n	801257e <ucdr_serialize_endian_uint32_t+0xbe>
 80125a0:	68a2      	ldr	r2, [r4, #8]
 80125a2:	6923      	ldr	r3, [r4, #16]
 80125a4:	7da0      	ldrb	r0, [r4, #22]
 80125a6:	1bd2      	subs	r2, r2, r7
 80125a8:	1bdb      	subs	r3, r3, r7
 80125aa:	f884 8015 	strb.w	r8, [r4, #21]
 80125ae:	f080 0001 	eor.w	r0, r0, #1
 80125b2:	60a2      	str	r2, [r4, #8]
 80125b4:	6123      	str	r3, [r4, #16]
 80125b6:	b003      	add	sp, #12
 80125b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80125bc:	68a3      	ldr	r3, [r4, #8]
 80125be:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80125c2:	701a      	strb	r2, [r3, #0]
 80125c4:	68a6      	ldr	r6, [r4, #8]
 80125c6:	e7b1      	b.n	801252c <ucdr_serialize_endian_uint32_t+0x6c>
 80125c8:	ad01      	add	r5, sp, #4
 80125ca:	463a      	mov	r2, r7
 80125cc:	4630      	mov	r0, r6
 80125ce:	4629      	mov	r1, r5
 80125d0:	f00f ffcf 	bl	8022572 <memcpy>
 80125d4:	464a      	mov	r2, r9
 80125d6:	19e9      	adds	r1, r5, r7
 80125d8:	68a0      	ldr	r0, [r4, #8]
 80125da:	f00f ffca 	bl	8022572 <memcpy>
 80125de:	e7a8      	b.n	8012532 <ucdr_serialize_endian_uint32_t+0x72>

080125e0 <ucdr_deserialize_uint32_t>:
 80125e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125e4:	4604      	mov	r4, r0
 80125e6:	460d      	mov	r5, r1
 80125e8:	2104      	movs	r1, #4
 80125ea:	f000 ff8f 	bl	801350c <ucdr_buffer_alignment>
 80125ee:	4601      	mov	r1, r0
 80125f0:	4620      	mov	r0, r4
 80125f2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80125f6:	f000 ffd1 	bl	801359c <ucdr_advance_buffer>
 80125fa:	2104      	movs	r1, #4
 80125fc:	4620      	mov	r0, r4
 80125fe:	f000 ff25 	bl	801344c <ucdr_check_buffer_available_for>
 8012602:	b1d8      	cbz	r0, 801263c <ucdr_deserialize_uint32_t+0x5c>
 8012604:	7d22      	ldrb	r2, [r4, #20]
 8012606:	68a3      	ldr	r3, [r4, #8]
 8012608:	2a01      	cmp	r2, #1
 801260a:	d053      	beq.n	80126b4 <ucdr_deserialize_uint32_t+0xd4>
 801260c:	78db      	ldrb	r3, [r3, #3]
 801260e:	702b      	strb	r3, [r5, #0]
 8012610:	68a3      	ldr	r3, [r4, #8]
 8012612:	789b      	ldrb	r3, [r3, #2]
 8012614:	706b      	strb	r3, [r5, #1]
 8012616:	68a3      	ldr	r3, [r4, #8]
 8012618:	785b      	ldrb	r3, [r3, #1]
 801261a:	70ab      	strb	r3, [r5, #2]
 801261c:	68a3      	ldr	r3, [r4, #8]
 801261e:	781b      	ldrb	r3, [r3, #0]
 8012620:	70eb      	strb	r3, [r5, #3]
 8012622:	2104      	movs	r1, #4
 8012624:	68a2      	ldr	r2, [r4, #8]
 8012626:	6923      	ldr	r3, [r4, #16]
 8012628:	440a      	add	r2, r1
 801262a:	7561      	strb	r1, [r4, #21]
 801262c:	440b      	add	r3, r1
 801262e:	60a2      	str	r2, [r4, #8]
 8012630:	6123      	str	r3, [r4, #16]
 8012632:	7da0      	ldrb	r0, [r4, #22]
 8012634:	f080 0001 	eor.w	r0, r0, #1
 8012638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801263c:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8012640:	42b7      	cmp	r7, r6
 8012642:	d92b      	bls.n	801269c <ucdr_deserialize_uint32_t+0xbc>
 8012644:	6923      	ldr	r3, [r4, #16]
 8012646:	4620      	mov	r0, r4
 8012648:	60a7      	str	r7, [r4, #8]
 801264a:	1bbf      	subs	r7, r7, r6
 801264c:	443b      	add	r3, r7
 801264e:	f1c7 0904 	rsb	r9, r7, #4
 8012652:	6123      	str	r3, [r4, #16]
 8012654:	4649      	mov	r1, r9
 8012656:	f000 ff05 	bl	8013464 <ucdr_check_final_buffer_behavior>
 801265a:	b370      	cbz	r0, 80126ba <ucdr_deserialize_uint32_t+0xda>
 801265c:	7d23      	ldrb	r3, [r4, #20]
 801265e:	2b01      	cmp	r3, #1
 8012660:	d042      	beq.n	80126e8 <ucdr_deserialize_uint32_t+0x108>
 8012662:	78f3      	ldrb	r3, [r6, #3]
 8012664:	2f01      	cmp	r7, #1
 8012666:	702b      	strb	r3, [r5, #0]
 8012668:	78b3      	ldrb	r3, [r6, #2]
 801266a:	706b      	strb	r3, [r5, #1]
 801266c:	d032      	beq.n	80126d4 <ucdr_deserialize_uint32_t+0xf4>
 801266e:	7873      	ldrb	r3, [r6, #1]
 8012670:	2f02      	cmp	r7, #2
 8012672:	f105 0503 	add.w	r5, r5, #3
 8012676:	f805 3c01 	strb.w	r3, [r5, #-1]
 801267a:	d030      	beq.n	80126de <ucdr_deserialize_uint32_t+0xfe>
 801267c:	7833      	ldrb	r3, [r6, #0]
 801267e:	702b      	strb	r3, [r5, #0]
 8012680:	6923      	ldr	r3, [r4, #16]
 8012682:	2104      	movs	r1, #4
 8012684:	68a2      	ldr	r2, [r4, #8]
 8012686:	3304      	adds	r3, #4
 8012688:	7da0      	ldrb	r0, [r4, #22]
 801268a:	444a      	add	r2, r9
 801268c:	7561      	strb	r1, [r4, #21]
 801268e:	1bdb      	subs	r3, r3, r7
 8012690:	f080 0001 	eor.w	r0, r0, #1
 8012694:	60a2      	str	r2, [r4, #8]
 8012696:	6123      	str	r3, [r4, #16]
 8012698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801269c:	2104      	movs	r1, #4
 801269e:	4620      	mov	r0, r4
 80126a0:	f000 fee0 	bl	8013464 <ucdr_check_final_buffer_behavior>
 80126a4:	2800      	cmp	r0, #0
 80126a6:	d0c4      	beq.n	8012632 <ucdr_deserialize_uint32_t+0x52>
 80126a8:	7d23      	ldrb	r3, [r4, #20]
 80126aa:	68a2      	ldr	r2, [r4, #8]
 80126ac:	2b01      	cmp	r3, #1
 80126ae:	d018      	beq.n	80126e2 <ucdr_deserialize_uint32_t+0x102>
 80126b0:	78d3      	ldrb	r3, [r2, #3]
 80126b2:	e7ac      	b.n	801260e <ucdr_deserialize_uint32_t+0x2e>
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	602b      	str	r3, [r5, #0]
 80126b8:	e7b3      	b.n	8012622 <ucdr_deserialize_uint32_t+0x42>
 80126ba:	68a2      	ldr	r2, [r4, #8]
 80126bc:	6923      	ldr	r3, [r4, #16]
 80126be:	1bd2      	subs	r2, r2, r7
 80126c0:	7da0      	ldrb	r0, [r4, #22]
 80126c2:	1bdb      	subs	r3, r3, r7
 80126c4:	f884 8015 	strb.w	r8, [r4, #21]
 80126c8:	f080 0001 	eor.w	r0, r0, #1
 80126cc:	60a2      	str	r2, [r4, #8]
 80126ce:	6123      	str	r3, [r4, #16]
 80126d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126d4:	68a3      	ldr	r3, [r4, #8]
 80126d6:	3503      	adds	r5, #3
 80126d8:	785b      	ldrb	r3, [r3, #1]
 80126da:	f805 3c01 	strb.w	r3, [r5, #-1]
 80126de:	68a6      	ldr	r6, [r4, #8]
 80126e0:	e7cc      	b.n	801267c <ucdr_deserialize_uint32_t+0x9c>
 80126e2:	6813      	ldr	r3, [r2, #0]
 80126e4:	602b      	str	r3, [r5, #0]
 80126e6:	e79c      	b.n	8012622 <ucdr_deserialize_uint32_t+0x42>
 80126e8:	4631      	mov	r1, r6
 80126ea:	463a      	mov	r2, r7
 80126ec:	4628      	mov	r0, r5
 80126ee:	f00f ff40 	bl	8022572 <memcpy>
 80126f2:	464a      	mov	r2, r9
 80126f4:	19e8      	adds	r0, r5, r7
 80126f6:	68a1      	ldr	r1, [r4, #8]
 80126f8:	f00f ff3b 	bl	8022572 <memcpy>
 80126fc:	e7c0      	b.n	8012680 <ucdr_deserialize_uint32_t+0xa0>
 80126fe:	bf00      	nop

08012700 <ucdr_deserialize_endian_uint32_t>:
 8012700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012704:	4604      	mov	r4, r0
 8012706:	460e      	mov	r6, r1
 8012708:	2104      	movs	r1, #4
 801270a:	4615      	mov	r5, r2
 801270c:	f000 fefe 	bl	801350c <ucdr_buffer_alignment>
 8012710:	4601      	mov	r1, r0
 8012712:	4620      	mov	r0, r4
 8012714:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012718:	f000 ff40 	bl	801359c <ucdr_advance_buffer>
 801271c:	2104      	movs	r1, #4
 801271e:	4620      	mov	r0, r4
 8012720:	f000 fe94 	bl	801344c <ucdr_check_buffer_available_for>
 8012724:	2800      	cmp	r0, #0
 8012726:	d138      	bne.n	801279a <ucdr_deserialize_endian_uint32_t+0x9a>
 8012728:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 801272c:	42bb      	cmp	r3, r7
 801272e:	d92f      	bls.n	8012790 <ucdr_deserialize_endian_uint32_t+0x90>
 8012730:	eba3 0907 	sub.w	r9, r3, r7
 8012734:	60a3      	str	r3, [r4, #8]
 8012736:	6923      	ldr	r3, [r4, #16]
 8012738:	4620      	mov	r0, r4
 801273a:	f1c9 0a04 	rsb	sl, r9, #4
 801273e:	444b      	add	r3, r9
 8012740:	4651      	mov	r1, sl
 8012742:	6123      	str	r3, [r4, #16]
 8012744:	f000 fe8e 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012748:	2800      	cmp	r0, #0
 801274a:	d044      	beq.n	80127d6 <ucdr_deserialize_endian_uint32_t+0xd6>
 801274c:	2e01      	cmp	r6, #1
 801274e:	d058      	beq.n	8012802 <ucdr_deserialize_endian_uint32_t+0x102>
 8012750:	78fb      	ldrb	r3, [r7, #3]
 8012752:	f1b9 0f01 	cmp.w	r9, #1
 8012756:	702b      	strb	r3, [r5, #0]
 8012758:	78bb      	ldrb	r3, [r7, #2]
 801275a:	706b      	strb	r3, [r5, #1]
 801275c:	d04a      	beq.n	80127f4 <ucdr_deserialize_endian_uint32_t+0xf4>
 801275e:	787b      	ldrb	r3, [r7, #1]
 8012760:	f1b9 0f02 	cmp.w	r9, #2
 8012764:	f105 0503 	add.w	r5, r5, #3
 8012768:	f805 3c01 	strb.w	r3, [r5, #-1]
 801276c:	d047      	beq.n	80127fe <ucdr_deserialize_endian_uint32_t+0xfe>
 801276e:	783b      	ldrb	r3, [r7, #0]
 8012770:	702b      	strb	r3, [r5, #0]
 8012772:	6923      	ldr	r3, [r4, #16]
 8012774:	2104      	movs	r1, #4
 8012776:	68a2      	ldr	r2, [r4, #8]
 8012778:	3304      	adds	r3, #4
 801277a:	7da0      	ldrb	r0, [r4, #22]
 801277c:	4452      	add	r2, sl
 801277e:	7561      	strb	r1, [r4, #21]
 8012780:	eba3 0309 	sub.w	r3, r3, r9
 8012784:	f080 0001 	eor.w	r0, r0, #1
 8012788:	60a2      	str	r2, [r4, #8]
 801278a:	6123      	str	r3, [r4, #16]
 801278c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012790:	2104      	movs	r1, #4
 8012792:	4620      	mov	r0, r4
 8012794:	f000 fe66 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012798:	b1a8      	cbz	r0, 80127c6 <ucdr_deserialize_endian_uint32_t+0xc6>
 801279a:	2e01      	cmp	r6, #1
 801279c:	68a3      	ldr	r3, [r4, #8]
 801279e:	d017      	beq.n	80127d0 <ucdr_deserialize_endian_uint32_t+0xd0>
 80127a0:	78db      	ldrb	r3, [r3, #3]
 80127a2:	702b      	strb	r3, [r5, #0]
 80127a4:	68a3      	ldr	r3, [r4, #8]
 80127a6:	789b      	ldrb	r3, [r3, #2]
 80127a8:	706b      	strb	r3, [r5, #1]
 80127aa:	68a3      	ldr	r3, [r4, #8]
 80127ac:	785b      	ldrb	r3, [r3, #1]
 80127ae:	70ab      	strb	r3, [r5, #2]
 80127b0:	68a3      	ldr	r3, [r4, #8]
 80127b2:	781b      	ldrb	r3, [r3, #0]
 80127b4:	70eb      	strb	r3, [r5, #3]
 80127b6:	2104      	movs	r1, #4
 80127b8:	68a2      	ldr	r2, [r4, #8]
 80127ba:	6923      	ldr	r3, [r4, #16]
 80127bc:	440a      	add	r2, r1
 80127be:	7561      	strb	r1, [r4, #21]
 80127c0:	440b      	add	r3, r1
 80127c2:	60a2      	str	r2, [r4, #8]
 80127c4:	6123      	str	r3, [r4, #16]
 80127c6:	7da0      	ldrb	r0, [r4, #22]
 80127c8:	f080 0001 	eor.w	r0, r0, #1
 80127cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	602b      	str	r3, [r5, #0]
 80127d4:	e7ef      	b.n	80127b6 <ucdr_deserialize_endian_uint32_t+0xb6>
 80127d6:	68a2      	ldr	r2, [r4, #8]
 80127d8:	6923      	ldr	r3, [r4, #16]
 80127da:	eba2 0209 	sub.w	r2, r2, r9
 80127de:	7da0      	ldrb	r0, [r4, #22]
 80127e0:	eba3 0309 	sub.w	r3, r3, r9
 80127e4:	f884 8015 	strb.w	r8, [r4, #21]
 80127e8:	f080 0001 	eor.w	r0, r0, #1
 80127ec:	60a2      	str	r2, [r4, #8]
 80127ee:	6123      	str	r3, [r4, #16]
 80127f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127f4:	68a3      	ldr	r3, [r4, #8]
 80127f6:	3503      	adds	r5, #3
 80127f8:	785b      	ldrb	r3, [r3, #1]
 80127fa:	f805 3c01 	strb.w	r3, [r5, #-1]
 80127fe:	68a7      	ldr	r7, [r4, #8]
 8012800:	e7b5      	b.n	801276e <ucdr_deserialize_endian_uint32_t+0x6e>
 8012802:	4639      	mov	r1, r7
 8012804:	464a      	mov	r2, r9
 8012806:	4628      	mov	r0, r5
 8012808:	f00f feb3 	bl	8022572 <memcpy>
 801280c:	4652      	mov	r2, sl
 801280e:	eb05 0009 	add.w	r0, r5, r9
 8012812:	68a1      	ldr	r1, [r4, #8]
 8012814:	f00f fead 	bl	8022572 <memcpy>
 8012818:	e7ab      	b.n	8012772 <ucdr_deserialize_endian_uint32_t+0x72>
 801281a:	bf00      	nop

0801281c <ucdr_serialize_uint64_t>:
 801281c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012820:	4604      	mov	r4, r0
 8012822:	b082      	sub	sp, #8
 8012824:	2108      	movs	r1, #8
 8012826:	e9cd 2300 	strd	r2, r3, [sp]
 801282a:	f000 fe6f 	bl	801350c <ucdr_buffer_alignment>
 801282e:	4601      	mov	r1, r0
 8012830:	4620      	mov	r0, r4
 8012832:	7d67      	ldrb	r7, [r4, #21]
 8012834:	f000 feb2 	bl	801359c <ucdr_advance_buffer>
 8012838:	2108      	movs	r1, #8
 801283a:	4620      	mov	r0, r4
 801283c:	f000 fe06 	bl	801344c <ucdr_check_buffer_available_for>
 8012840:	2800      	cmp	r0, #0
 8012842:	d14d      	bne.n	80128e0 <ucdr_serialize_uint64_t+0xc4>
 8012844:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012848:	42ab      	cmp	r3, r5
 801284a:	d944      	bls.n	80128d6 <ucdr_serialize_uint64_t+0xba>
 801284c:	1b5e      	subs	r6, r3, r5
 801284e:	60a3      	str	r3, [r4, #8]
 8012850:	6923      	ldr	r3, [r4, #16]
 8012852:	4620      	mov	r0, r4
 8012854:	f1c6 0808 	rsb	r8, r6, #8
 8012858:	4433      	add	r3, r6
 801285a:	4641      	mov	r1, r8
 801285c:	6123      	str	r3, [r4, #16]
 801285e:	f000 fe01 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012862:	2800      	cmp	r0, #0
 8012864:	d072      	beq.n	801294c <ucdr_serialize_uint64_t+0x130>
 8012866:	7d23      	ldrb	r3, [r4, #20]
 8012868:	2b01      	cmp	r3, #1
 801286a:	f000 8092 	beq.w	8012992 <ucdr_serialize_uint64_t+0x176>
 801286e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012872:	2e01      	cmp	r6, #1
 8012874:	702b      	strb	r3, [r5, #0]
 8012876:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801287a:	706b      	strb	r3, [r5, #1]
 801287c:	d073      	beq.n	8012966 <ucdr_serialize_uint64_t+0x14a>
 801287e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012882:	2e02      	cmp	r6, #2
 8012884:	70ab      	strb	r3, [r5, #2]
 8012886:	d072      	beq.n	801296e <ucdr_serialize_uint64_t+0x152>
 8012888:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801288c:	2e03      	cmp	r6, #3
 801288e:	70eb      	strb	r3, [r5, #3]
 8012890:	d071      	beq.n	8012976 <ucdr_serialize_uint64_t+0x15a>
 8012892:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8012896:	2e04      	cmp	r6, #4
 8012898:	712b      	strb	r3, [r5, #4]
 801289a:	d070      	beq.n	801297e <ucdr_serialize_uint64_t+0x162>
 801289c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80128a0:	2e05      	cmp	r6, #5
 80128a2:	716b      	strb	r3, [r5, #5]
 80128a4:	d06f      	beq.n	8012986 <ucdr_serialize_uint64_t+0x16a>
 80128a6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80128aa:	2e06      	cmp	r6, #6
 80128ac:	71ab      	strb	r3, [r5, #6]
 80128ae:	d06e      	beq.n	801298e <ucdr_serialize_uint64_t+0x172>
 80128b0:	3507      	adds	r5, #7
 80128b2:	f89d 3000 	ldrb.w	r3, [sp]
 80128b6:	702b      	strb	r3, [r5, #0]
 80128b8:	6923      	ldr	r3, [r4, #16]
 80128ba:	2108      	movs	r1, #8
 80128bc:	68a2      	ldr	r2, [r4, #8]
 80128be:	7da0      	ldrb	r0, [r4, #22]
 80128c0:	3308      	adds	r3, #8
 80128c2:	4442      	add	r2, r8
 80128c4:	7561      	strb	r1, [r4, #21]
 80128c6:	1b9b      	subs	r3, r3, r6
 80128c8:	f080 0001 	eor.w	r0, r0, #1
 80128cc:	60a2      	str	r2, [r4, #8]
 80128ce:	6123      	str	r3, [r4, #16]
 80128d0:	b002      	add	sp, #8
 80128d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128d6:	2108      	movs	r1, #8
 80128d8:	4620      	mov	r0, r4
 80128da:	f000 fdc3 	bl	8013464 <ucdr_check_final_buffer_behavior>
 80128de:	b350      	cbz	r0, 8012936 <ucdr_serialize_uint64_t+0x11a>
 80128e0:	7d22      	ldrb	r2, [r4, #20]
 80128e2:	68a3      	ldr	r3, [r4, #8]
 80128e4:	2a01      	cmp	r2, #1
 80128e6:	d02c      	beq.n	8012942 <ucdr_serialize_uint64_t+0x126>
 80128e8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80128ec:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80128f0:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80128f4:	7018      	strb	r0, [r3, #0]
 80128f6:	68a3      	ldr	r3, [r4, #8]
 80128f8:	705a      	strb	r2, [r3, #1]
 80128fa:	68a3      	ldr	r3, [r4, #8]
 80128fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012900:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8012904:	7099      	strb	r1, [r3, #2]
 8012906:	68a3      	ldr	r3, [r4, #8]
 8012908:	70da      	strb	r2, [r3, #3]
 801290a:	68a3      	ldr	r3, [r4, #8]
 801290c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012910:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8012914:	7118      	strb	r0, [r3, #4]
 8012916:	68a3      	ldr	r3, [r4, #8]
 8012918:	715a      	strb	r2, [r3, #5]
 801291a:	68a3      	ldr	r3, [r4, #8]
 801291c:	f89d 2000 	ldrb.w	r2, [sp]
 8012920:	7199      	strb	r1, [r3, #6]
 8012922:	68a3      	ldr	r3, [r4, #8]
 8012924:	71da      	strb	r2, [r3, #7]
 8012926:	2108      	movs	r1, #8
 8012928:	68a2      	ldr	r2, [r4, #8]
 801292a:	6923      	ldr	r3, [r4, #16]
 801292c:	440a      	add	r2, r1
 801292e:	7561      	strb	r1, [r4, #21]
 8012930:	440b      	add	r3, r1
 8012932:	60a2      	str	r2, [r4, #8]
 8012934:	6123      	str	r3, [r4, #16]
 8012936:	7da0      	ldrb	r0, [r4, #22]
 8012938:	f080 0001 	eor.w	r0, r0, #1
 801293c:	b002      	add	sp, #8
 801293e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012942:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012946:	6019      	str	r1, [r3, #0]
 8012948:	605a      	str	r2, [r3, #4]
 801294a:	e7ec      	b.n	8012926 <ucdr_serialize_uint64_t+0x10a>
 801294c:	68a2      	ldr	r2, [r4, #8]
 801294e:	6923      	ldr	r3, [r4, #16]
 8012950:	7da0      	ldrb	r0, [r4, #22]
 8012952:	1b92      	subs	r2, r2, r6
 8012954:	1b9b      	subs	r3, r3, r6
 8012956:	7567      	strb	r7, [r4, #21]
 8012958:	f080 0001 	eor.w	r0, r0, #1
 801295c:	60a2      	str	r2, [r4, #8]
 801295e:	6123      	str	r3, [r4, #16]
 8012960:	b002      	add	sp, #8
 8012962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012966:	68a3      	ldr	r3, [r4, #8]
 8012968:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801296c:	701a      	strb	r2, [r3, #0]
 801296e:	68a3      	ldr	r3, [r4, #8]
 8012970:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012974:	701a      	strb	r2, [r3, #0]
 8012976:	68a3      	ldr	r3, [r4, #8]
 8012978:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801297c:	701a      	strb	r2, [r3, #0]
 801297e:	68a3      	ldr	r3, [r4, #8]
 8012980:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012984:	701a      	strb	r2, [r3, #0]
 8012986:	68a3      	ldr	r3, [r4, #8]
 8012988:	f89d 2001 	ldrb.w	r2, [sp, #1]
 801298c:	701a      	strb	r2, [r3, #0]
 801298e:	68a5      	ldr	r5, [r4, #8]
 8012990:	e78f      	b.n	80128b2 <ucdr_serialize_uint64_t+0x96>
 8012992:	4628      	mov	r0, r5
 8012994:	466d      	mov	r5, sp
 8012996:	4632      	mov	r2, r6
 8012998:	4629      	mov	r1, r5
 801299a:	f00f fdea 	bl	8022572 <memcpy>
 801299e:	4642      	mov	r2, r8
 80129a0:	19a9      	adds	r1, r5, r6
 80129a2:	68a0      	ldr	r0, [r4, #8]
 80129a4:	f00f fde5 	bl	8022572 <memcpy>
 80129a8:	e786      	b.n	80128b8 <ucdr_serialize_uint64_t+0x9c>
 80129aa:	bf00      	nop

080129ac <ucdr_serialize_int16_t>:
 80129ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129b0:	460b      	mov	r3, r1
 80129b2:	b082      	sub	sp, #8
 80129b4:	4604      	mov	r4, r0
 80129b6:	2102      	movs	r1, #2
 80129b8:	f8ad 3006 	strh.w	r3, [sp, #6]
 80129bc:	f000 fda6 	bl	801350c <ucdr_buffer_alignment>
 80129c0:	4601      	mov	r1, r0
 80129c2:	4620      	mov	r0, r4
 80129c4:	7d67      	ldrb	r7, [r4, #21]
 80129c6:	f000 fde9 	bl	801359c <ucdr_advance_buffer>
 80129ca:	2102      	movs	r1, #2
 80129cc:	4620      	mov	r0, r4
 80129ce:	f000 fd3d 	bl	801344c <ucdr_check_buffer_available_for>
 80129d2:	b1c0      	cbz	r0, 8012a06 <ucdr_serialize_int16_t+0x5a>
 80129d4:	7d22      	ldrb	r2, [r4, #20]
 80129d6:	68a3      	ldr	r3, [r4, #8]
 80129d8:	2a01      	cmp	r2, #1
 80129da:	d04e      	beq.n	8012a7a <ucdr_serialize_int16_t+0xce>
 80129dc:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80129e0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80129e4:	7019      	strb	r1, [r3, #0]
 80129e6:	68a3      	ldr	r3, [r4, #8]
 80129e8:	705a      	strb	r2, [r3, #1]
 80129ea:	2102      	movs	r1, #2
 80129ec:	68a2      	ldr	r2, [r4, #8]
 80129ee:	6923      	ldr	r3, [r4, #16]
 80129f0:	440a      	add	r2, r1
 80129f2:	7561      	strb	r1, [r4, #21]
 80129f4:	440b      	add	r3, r1
 80129f6:	60a2      	str	r2, [r4, #8]
 80129f8:	6123      	str	r3, [r4, #16]
 80129fa:	7da0      	ldrb	r0, [r4, #22]
 80129fc:	f080 0001 	eor.w	r0, r0, #1
 8012a00:	b002      	add	sp, #8
 8012a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a06:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012a0a:	42ab      	cmp	r3, r5
 8012a0c:	d923      	bls.n	8012a56 <ucdr_serialize_int16_t+0xaa>
 8012a0e:	1b5e      	subs	r6, r3, r5
 8012a10:	60a3      	str	r3, [r4, #8]
 8012a12:	6923      	ldr	r3, [r4, #16]
 8012a14:	4620      	mov	r0, r4
 8012a16:	f1c6 0802 	rsb	r8, r6, #2
 8012a1a:	4433      	add	r3, r6
 8012a1c:	4641      	mov	r1, r8
 8012a1e:	6123      	str	r3, [r4, #16]
 8012a20:	f000 fd20 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012a24:	b368      	cbz	r0, 8012a82 <ucdr_serialize_int16_t+0xd6>
 8012a26:	7d23      	ldrb	r3, [r4, #20]
 8012a28:	2b01      	cmp	r3, #1
 8012a2a:	d03b      	beq.n	8012aa4 <ucdr_serialize_int16_t+0xf8>
 8012a2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012a30:	702b      	strb	r3, [r5, #0]
 8012a32:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012a36:	706b      	strb	r3, [r5, #1]
 8012a38:	6923      	ldr	r3, [r4, #16]
 8012a3a:	2102      	movs	r1, #2
 8012a3c:	68a2      	ldr	r2, [r4, #8]
 8012a3e:	7da0      	ldrb	r0, [r4, #22]
 8012a40:	3302      	adds	r3, #2
 8012a42:	4442      	add	r2, r8
 8012a44:	7561      	strb	r1, [r4, #21]
 8012a46:	1b9b      	subs	r3, r3, r6
 8012a48:	f080 0001 	eor.w	r0, r0, #1
 8012a4c:	60a2      	str	r2, [r4, #8]
 8012a4e:	6123      	str	r3, [r4, #16]
 8012a50:	b002      	add	sp, #8
 8012a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a56:	2102      	movs	r1, #2
 8012a58:	4620      	mov	r0, r4
 8012a5a:	f000 fd03 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012a5e:	2800      	cmp	r0, #0
 8012a60:	d0cb      	beq.n	80129fa <ucdr_serialize_int16_t+0x4e>
 8012a62:	7d23      	ldrb	r3, [r4, #20]
 8012a64:	68a2      	ldr	r2, [r4, #8]
 8012a66:	2b01      	cmp	r3, #1
 8012a68:	d018      	beq.n	8012a9c <ucdr_serialize_int16_t+0xf0>
 8012a6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012a6e:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8012a72:	7013      	strb	r3, [r2, #0]
 8012a74:	68a3      	ldr	r3, [r4, #8]
 8012a76:	7059      	strb	r1, [r3, #1]
 8012a78:	e7b7      	b.n	80129ea <ucdr_serialize_int16_t+0x3e>
 8012a7a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012a7e:	801a      	strh	r2, [r3, #0]
 8012a80:	e7b3      	b.n	80129ea <ucdr_serialize_int16_t+0x3e>
 8012a82:	68a2      	ldr	r2, [r4, #8]
 8012a84:	6923      	ldr	r3, [r4, #16]
 8012a86:	7da0      	ldrb	r0, [r4, #22]
 8012a88:	1b92      	subs	r2, r2, r6
 8012a8a:	1b9b      	subs	r3, r3, r6
 8012a8c:	7567      	strb	r7, [r4, #21]
 8012a8e:	f080 0001 	eor.w	r0, r0, #1
 8012a92:	60a2      	str	r2, [r4, #8]
 8012a94:	6123      	str	r3, [r4, #16]
 8012a96:	b002      	add	sp, #8
 8012a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a9c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8012aa0:	8013      	strh	r3, [r2, #0]
 8012aa2:	e7a2      	b.n	80129ea <ucdr_serialize_int16_t+0x3e>
 8012aa4:	4628      	mov	r0, r5
 8012aa6:	f10d 0506 	add.w	r5, sp, #6
 8012aaa:	4632      	mov	r2, r6
 8012aac:	4629      	mov	r1, r5
 8012aae:	f00f fd60 	bl	8022572 <memcpy>
 8012ab2:	4642      	mov	r2, r8
 8012ab4:	19a9      	adds	r1, r5, r6
 8012ab6:	68a0      	ldr	r0, [r4, #8]
 8012ab8:	f00f fd5b 	bl	8022572 <memcpy>
 8012abc:	e7bc      	b.n	8012a38 <ucdr_serialize_int16_t+0x8c>
 8012abe:	bf00      	nop

08012ac0 <ucdr_deserialize_int16_t>:
 8012ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ac4:	4604      	mov	r4, r0
 8012ac6:	460d      	mov	r5, r1
 8012ac8:	2102      	movs	r1, #2
 8012aca:	f000 fd1f 	bl	801350c <ucdr_buffer_alignment>
 8012ace:	4601      	mov	r1, r0
 8012ad0:	4620      	mov	r0, r4
 8012ad2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012ad6:	f000 fd61 	bl	801359c <ucdr_advance_buffer>
 8012ada:	2102      	movs	r1, #2
 8012adc:	4620      	mov	r0, r4
 8012ade:	f000 fcb5 	bl	801344c <ucdr_check_buffer_available_for>
 8012ae2:	b1a8      	cbz	r0, 8012b10 <ucdr_deserialize_int16_t+0x50>
 8012ae4:	7d22      	ldrb	r2, [r4, #20]
 8012ae6:	68a3      	ldr	r3, [r4, #8]
 8012ae8:	2a01      	cmp	r2, #1
 8012aea:	d046      	beq.n	8012b7a <ucdr_deserialize_int16_t+0xba>
 8012aec:	785b      	ldrb	r3, [r3, #1]
 8012aee:	702b      	strb	r3, [r5, #0]
 8012af0:	68a3      	ldr	r3, [r4, #8]
 8012af2:	781b      	ldrb	r3, [r3, #0]
 8012af4:	706b      	strb	r3, [r5, #1]
 8012af6:	2102      	movs	r1, #2
 8012af8:	68a2      	ldr	r2, [r4, #8]
 8012afa:	6923      	ldr	r3, [r4, #16]
 8012afc:	440a      	add	r2, r1
 8012afe:	7561      	strb	r1, [r4, #21]
 8012b00:	440b      	add	r3, r1
 8012b02:	60a2      	str	r2, [r4, #8]
 8012b04:	6123      	str	r3, [r4, #16]
 8012b06:	7da0      	ldrb	r0, [r4, #22]
 8012b08:	f080 0001 	eor.w	r0, r0, #1
 8012b0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b10:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012b14:	42be      	cmp	r6, r7
 8012b16:	d920      	bls.n	8012b5a <ucdr_deserialize_int16_t+0x9a>
 8012b18:	6923      	ldr	r3, [r4, #16]
 8012b1a:	4620      	mov	r0, r4
 8012b1c:	60a6      	str	r6, [r4, #8]
 8012b1e:	1bf6      	subs	r6, r6, r7
 8012b20:	4433      	add	r3, r6
 8012b22:	f1c6 0902 	rsb	r9, r6, #2
 8012b26:	6123      	str	r3, [r4, #16]
 8012b28:	4649      	mov	r1, r9
 8012b2a:	f000 fc9b 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012b2e:	b338      	cbz	r0, 8012b80 <ucdr_deserialize_int16_t+0xc0>
 8012b30:	7d23      	ldrb	r3, [r4, #20]
 8012b32:	2b01      	cmp	r3, #1
 8012b34:	d034      	beq.n	8012ba0 <ucdr_deserialize_int16_t+0xe0>
 8012b36:	787b      	ldrb	r3, [r7, #1]
 8012b38:	702b      	strb	r3, [r5, #0]
 8012b3a:	783b      	ldrb	r3, [r7, #0]
 8012b3c:	706b      	strb	r3, [r5, #1]
 8012b3e:	6923      	ldr	r3, [r4, #16]
 8012b40:	2102      	movs	r1, #2
 8012b42:	68a2      	ldr	r2, [r4, #8]
 8012b44:	3302      	adds	r3, #2
 8012b46:	7da0      	ldrb	r0, [r4, #22]
 8012b48:	444a      	add	r2, r9
 8012b4a:	7561      	strb	r1, [r4, #21]
 8012b4c:	1b9b      	subs	r3, r3, r6
 8012b4e:	f080 0001 	eor.w	r0, r0, #1
 8012b52:	60a2      	str	r2, [r4, #8]
 8012b54:	6123      	str	r3, [r4, #16]
 8012b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b5a:	2102      	movs	r1, #2
 8012b5c:	4620      	mov	r0, r4
 8012b5e:	f000 fc81 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012b62:	2800      	cmp	r0, #0
 8012b64:	d0cf      	beq.n	8012b06 <ucdr_deserialize_int16_t+0x46>
 8012b66:	7d23      	ldrb	r3, [r4, #20]
 8012b68:	68a2      	ldr	r2, [r4, #8]
 8012b6a:	2b01      	cmp	r3, #1
 8012b6c:	d015      	beq.n	8012b9a <ucdr_deserialize_int16_t+0xda>
 8012b6e:	7853      	ldrb	r3, [r2, #1]
 8012b70:	702b      	strb	r3, [r5, #0]
 8012b72:	68a3      	ldr	r3, [r4, #8]
 8012b74:	781b      	ldrb	r3, [r3, #0]
 8012b76:	706b      	strb	r3, [r5, #1]
 8012b78:	e7bd      	b.n	8012af6 <ucdr_deserialize_int16_t+0x36>
 8012b7a:	881b      	ldrh	r3, [r3, #0]
 8012b7c:	802b      	strh	r3, [r5, #0]
 8012b7e:	e7ba      	b.n	8012af6 <ucdr_deserialize_int16_t+0x36>
 8012b80:	68a2      	ldr	r2, [r4, #8]
 8012b82:	6923      	ldr	r3, [r4, #16]
 8012b84:	1b92      	subs	r2, r2, r6
 8012b86:	7da0      	ldrb	r0, [r4, #22]
 8012b88:	1b9b      	subs	r3, r3, r6
 8012b8a:	f884 8015 	strb.w	r8, [r4, #21]
 8012b8e:	f080 0001 	eor.w	r0, r0, #1
 8012b92:	60a2      	str	r2, [r4, #8]
 8012b94:	6123      	str	r3, [r4, #16]
 8012b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b9a:	8813      	ldrh	r3, [r2, #0]
 8012b9c:	802b      	strh	r3, [r5, #0]
 8012b9e:	e7aa      	b.n	8012af6 <ucdr_deserialize_int16_t+0x36>
 8012ba0:	4639      	mov	r1, r7
 8012ba2:	4632      	mov	r2, r6
 8012ba4:	4628      	mov	r0, r5
 8012ba6:	f00f fce4 	bl	8022572 <memcpy>
 8012baa:	464a      	mov	r2, r9
 8012bac:	19a8      	adds	r0, r5, r6
 8012bae:	68a1      	ldr	r1, [r4, #8]
 8012bb0:	f00f fcdf 	bl	8022572 <memcpy>
 8012bb4:	e7c3      	b.n	8012b3e <ucdr_deserialize_int16_t+0x7e>
 8012bb6:	bf00      	nop

08012bb8 <ucdr_serialize_int32_t>:
 8012bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bbc:	b082      	sub	sp, #8
 8012bbe:	4604      	mov	r4, r0
 8012bc0:	9101      	str	r1, [sp, #4]
 8012bc2:	2104      	movs	r1, #4
 8012bc4:	f000 fca2 	bl	801350c <ucdr_buffer_alignment>
 8012bc8:	4601      	mov	r1, r0
 8012bca:	4620      	mov	r0, r4
 8012bcc:	7d67      	ldrb	r7, [r4, #21]
 8012bce:	f000 fce5 	bl	801359c <ucdr_advance_buffer>
 8012bd2:	2104      	movs	r1, #4
 8012bd4:	4620      	mov	r0, r4
 8012bd6:	f000 fc39 	bl	801344c <ucdr_check_buffer_available_for>
 8012bda:	b300      	cbz	r0, 8012c1e <ucdr_serialize_int32_t+0x66>
 8012bdc:	7d22      	ldrb	r2, [r4, #20]
 8012bde:	68a3      	ldr	r3, [r4, #8]
 8012be0:	2a01      	cmp	r2, #1
 8012be2:	d064      	beq.n	8012cae <ucdr_serialize_int32_t+0xf6>
 8012be4:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012be8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012bec:	7018      	strb	r0, [r3, #0]
 8012bee:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8012bf2:	68a3      	ldr	r3, [r4, #8]
 8012bf4:	705a      	strb	r2, [r3, #1]
 8012bf6:	68a3      	ldr	r3, [r4, #8]
 8012bf8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012bfc:	7099      	strb	r1, [r3, #2]
 8012bfe:	68a3      	ldr	r3, [r4, #8]
 8012c00:	70da      	strb	r2, [r3, #3]
 8012c02:	2104      	movs	r1, #4
 8012c04:	68a2      	ldr	r2, [r4, #8]
 8012c06:	6923      	ldr	r3, [r4, #16]
 8012c08:	440a      	add	r2, r1
 8012c0a:	7561      	strb	r1, [r4, #21]
 8012c0c:	440b      	add	r3, r1
 8012c0e:	60a2      	str	r2, [r4, #8]
 8012c10:	6123      	str	r3, [r4, #16]
 8012c12:	7da0      	ldrb	r0, [r4, #22]
 8012c14:	f080 0001 	eor.w	r0, r0, #1
 8012c18:	b002      	add	sp, #8
 8012c1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c1e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012c22:	42ab      	cmp	r3, r5
 8012c24:	d92f      	bls.n	8012c86 <ucdr_serialize_int32_t+0xce>
 8012c26:	1b5e      	subs	r6, r3, r5
 8012c28:	60a3      	str	r3, [r4, #8]
 8012c2a:	6923      	ldr	r3, [r4, #16]
 8012c2c:	4620      	mov	r0, r4
 8012c2e:	f1c6 0804 	rsb	r8, r6, #4
 8012c32:	4433      	add	r3, r6
 8012c34:	4641      	mov	r1, r8
 8012c36:	6123      	str	r3, [r4, #16]
 8012c38:	f000 fc14 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012c3c:	2800      	cmp	r0, #0
 8012c3e:	d039      	beq.n	8012cb4 <ucdr_serialize_int32_t+0xfc>
 8012c40:	7d23      	ldrb	r3, [r4, #20]
 8012c42:	2b01      	cmp	r3, #1
 8012c44:	d04c      	beq.n	8012ce0 <ucdr_serialize_int32_t+0x128>
 8012c46:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012c4a:	2e01      	cmp	r6, #1
 8012c4c:	702b      	strb	r3, [r5, #0]
 8012c4e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012c52:	706b      	strb	r3, [r5, #1]
 8012c54:	d03b      	beq.n	8012cce <ucdr_serialize_int32_t+0x116>
 8012c56:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012c5a:	2e02      	cmp	r6, #2
 8012c5c:	70ab      	strb	r3, [r5, #2]
 8012c5e:	d03a      	beq.n	8012cd6 <ucdr_serialize_int32_t+0x11e>
 8012c60:	3503      	adds	r5, #3
 8012c62:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012c66:	702b      	strb	r3, [r5, #0]
 8012c68:	6923      	ldr	r3, [r4, #16]
 8012c6a:	2104      	movs	r1, #4
 8012c6c:	68a2      	ldr	r2, [r4, #8]
 8012c6e:	7da0      	ldrb	r0, [r4, #22]
 8012c70:	3304      	adds	r3, #4
 8012c72:	4442      	add	r2, r8
 8012c74:	7561      	strb	r1, [r4, #21]
 8012c76:	1b9b      	subs	r3, r3, r6
 8012c78:	f080 0001 	eor.w	r0, r0, #1
 8012c7c:	60a2      	str	r2, [r4, #8]
 8012c7e:	6123      	str	r3, [r4, #16]
 8012c80:	b002      	add	sp, #8
 8012c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c86:	2104      	movs	r1, #4
 8012c88:	4620      	mov	r0, r4
 8012c8a:	f000 fbeb 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012c8e:	2800      	cmp	r0, #0
 8012c90:	d0bf      	beq.n	8012c12 <ucdr_serialize_int32_t+0x5a>
 8012c92:	7d23      	ldrb	r3, [r4, #20]
 8012c94:	68a2      	ldr	r2, [r4, #8]
 8012c96:	2b01      	cmp	r3, #1
 8012c98:	d01f      	beq.n	8012cda <ucdr_serialize_int32_t+0x122>
 8012c9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012c9e:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8012ca2:	7013      	strb	r3, [r2, #0]
 8012ca4:	68a3      	ldr	r3, [r4, #8]
 8012ca6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8012caa:	7058      	strb	r0, [r3, #1]
 8012cac:	e7a3      	b.n	8012bf6 <ucdr_serialize_int32_t+0x3e>
 8012cae:	9a01      	ldr	r2, [sp, #4]
 8012cb0:	601a      	str	r2, [r3, #0]
 8012cb2:	e7a6      	b.n	8012c02 <ucdr_serialize_int32_t+0x4a>
 8012cb4:	68a2      	ldr	r2, [r4, #8]
 8012cb6:	6923      	ldr	r3, [r4, #16]
 8012cb8:	7da0      	ldrb	r0, [r4, #22]
 8012cba:	1b92      	subs	r2, r2, r6
 8012cbc:	1b9b      	subs	r3, r3, r6
 8012cbe:	7567      	strb	r7, [r4, #21]
 8012cc0:	f080 0001 	eor.w	r0, r0, #1
 8012cc4:	60a2      	str	r2, [r4, #8]
 8012cc6:	6123      	str	r3, [r4, #16]
 8012cc8:	b002      	add	sp, #8
 8012cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cce:	68a3      	ldr	r3, [r4, #8]
 8012cd0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012cd4:	701a      	strb	r2, [r3, #0]
 8012cd6:	68a5      	ldr	r5, [r4, #8]
 8012cd8:	e7c3      	b.n	8012c62 <ucdr_serialize_int32_t+0xaa>
 8012cda:	9b01      	ldr	r3, [sp, #4]
 8012cdc:	6013      	str	r3, [r2, #0]
 8012cde:	e790      	b.n	8012c02 <ucdr_serialize_int32_t+0x4a>
 8012ce0:	4628      	mov	r0, r5
 8012ce2:	ad01      	add	r5, sp, #4
 8012ce4:	4632      	mov	r2, r6
 8012ce6:	4629      	mov	r1, r5
 8012ce8:	f00f fc43 	bl	8022572 <memcpy>
 8012cec:	4642      	mov	r2, r8
 8012cee:	19a9      	adds	r1, r5, r6
 8012cf0:	68a0      	ldr	r0, [r4, #8]
 8012cf2:	f00f fc3e 	bl	8022572 <memcpy>
 8012cf6:	e7b7      	b.n	8012c68 <ucdr_serialize_int32_t+0xb0>

08012cf8 <ucdr_deserialize_int32_t>:
 8012cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cfc:	4604      	mov	r4, r0
 8012cfe:	460d      	mov	r5, r1
 8012d00:	2104      	movs	r1, #4
 8012d02:	f000 fc03 	bl	801350c <ucdr_buffer_alignment>
 8012d06:	4601      	mov	r1, r0
 8012d08:	4620      	mov	r0, r4
 8012d0a:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012d0e:	f000 fc45 	bl	801359c <ucdr_advance_buffer>
 8012d12:	2104      	movs	r1, #4
 8012d14:	4620      	mov	r0, r4
 8012d16:	f000 fb99 	bl	801344c <ucdr_check_buffer_available_for>
 8012d1a:	b1d8      	cbz	r0, 8012d54 <ucdr_deserialize_int32_t+0x5c>
 8012d1c:	7d22      	ldrb	r2, [r4, #20]
 8012d1e:	68a3      	ldr	r3, [r4, #8]
 8012d20:	2a01      	cmp	r2, #1
 8012d22:	d053      	beq.n	8012dcc <ucdr_deserialize_int32_t+0xd4>
 8012d24:	78db      	ldrb	r3, [r3, #3]
 8012d26:	702b      	strb	r3, [r5, #0]
 8012d28:	68a3      	ldr	r3, [r4, #8]
 8012d2a:	789b      	ldrb	r3, [r3, #2]
 8012d2c:	706b      	strb	r3, [r5, #1]
 8012d2e:	68a3      	ldr	r3, [r4, #8]
 8012d30:	785b      	ldrb	r3, [r3, #1]
 8012d32:	70ab      	strb	r3, [r5, #2]
 8012d34:	68a3      	ldr	r3, [r4, #8]
 8012d36:	781b      	ldrb	r3, [r3, #0]
 8012d38:	70eb      	strb	r3, [r5, #3]
 8012d3a:	2104      	movs	r1, #4
 8012d3c:	68a2      	ldr	r2, [r4, #8]
 8012d3e:	6923      	ldr	r3, [r4, #16]
 8012d40:	440a      	add	r2, r1
 8012d42:	7561      	strb	r1, [r4, #21]
 8012d44:	440b      	add	r3, r1
 8012d46:	60a2      	str	r2, [r4, #8]
 8012d48:	6123      	str	r3, [r4, #16]
 8012d4a:	7da0      	ldrb	r0, [r4, #22]
 8012d4c:	f080 0001 	eor.w	r0, r0, #1
 8012d50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d54:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8012d58:	42b7      	cmp	r7, r6
 8012d5a:	d92b      	bls.n	8012db4 <ucdr_deserialize_int32_t+0xbc>
 8012d5c:	6923      	ldr	r3, [r4, #16]
 8012d5e:	4620      	mov	r0, r4
 8012d60:	60a7      	str	r7, [r4, #8]
 8012d62:	1bbf      	subs	r7, r7, r6
 8012d64:	443b      	add	r3, r7
 8012d66:	f1c7 0904 	rsb	r9, r7, #4
 8012d6a:	6123      	str	r3, [r4, #16]
 8012d6c:	4649      	mov	r1, r9
 8012d6e:	f000 fb79 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012d72:	b370      	cbz	r0, 8012dd2 <ucdr_deserialize_int32_t+0xda>
 8012d74:	7d23      	ldrb	r3, [r4, #20]
 8012d76:	2b01      	cmp	r3, #1
 8012d78:	d042      	beq.n	8012e00 <ucdr_deserialize_int32_t+0x108>
 8012d7a:	78f3      	ldrb	r3, [r6, #3]
 8012d7c:	2f01      	cmp	r7, #1
 8012d7e:	702b      	strb	r3, [r5, #0]
 8012d80:	78b3      	ldrb	r3, [r6, #2]
 8012d82:	706b      	strb	r3, [r5, #1]
 8012d84:	d032      	beq.n	8012dec <ucdr_deserialize_int32_t+0xf4>
 8012d86:	7873      	ldrb	r3, [r6, #1]
 8012d88:	2f02      	cmp	r7, #2
 8012d8a:	f105 0503 	add.w	r5, r5, #3
 8012d8e:	f805 3c01 	strb.w	r3, [r5, #-1]
 8012d92:	d030      	beq.n	8012df6 <ucdr_deserialize_int32_t+0xfe>
 8012d94:	7833      	ldrb	r3, [r6, #0]
 8012d96:	702b      	strb	r3, [r5, #0]
 8012d98:	6923      	ldr	r3, [r4, #16]
 8012d9a:	2104      	movs	r1, #4
 8012d9c:	68a2      	ldr	r2, [r4, #8]
 8012d9e:	3304      	adds	r3, #4
 8012da0:	7da0      	ldrb	r0, [r4, #22]
 8012da2:	444a      	add	r2, r9
 8012da4:	7561      	strb	r1, [r4, #21]
 8012da6:	1bdb      	subs	r3, r3, r7
 8012da8:	f080 0001 	eor.w	r0, r0, #1
 8012dac:	60a2      	str	r2, [r4, #8]
 8012dae:	6123      	str	r3, [r4, #16]
 8012db0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012db4:	2104      	movs	r1, #4
 8012db6:	4620      	mov	r0, r4
 8012db8:	f000 fb54 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012dbc:	2800      	cmp	r0, #0
 8012dbe:	d0c4      	beq.n	8012d4a <ucdr_deserialize_int32_t+0x52>
 8012dc0:	7d23      	ldrb	r3, [r4, #20]
 8012dc2:	68a2      	ldr	r2, [r4, #8]
 8012dc4:	2b01      	cmp	r3, #1
 8012dc6:	d018      	beq.n	8012dfa <ucdr_deserialize_int32_t+0x102>
 8012dc8:	78d3      	ldrb	r3, [r2, #3]
 8012dca:	e7ac      	b.n	8012d26 <ucdr_deserialize_int32_t+0x2e>
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	602b      	str	r3, [r5, #0]
 8012dd0:	e7b3      	b.n	8012d3a <ucdr_deserialize_int32_t+0x42>
 8012dd2:	68a2      	ldr	r2, [r4, #8]
 8012dd4:	6923      	ldr	r3, [r4, #16]
 8012dd6:	1bd2      	subs	r2, r2, r7
 8012dd8:	7da0      	ldrb	r0, [r4, #22]
 8012dda:	1bdb      	subs	r3, r3, r7
 8012ddc:	f884 8015 	strb.w	r8, [r4, #21]
 8012de0:	f080 0001 	eor.w	r0, r0, #1
 8012de4:	60a2      	str	r2, [r4, #8]
 8012de6:	6123      	str	r3, [r4, #16]
 8012de8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dec:	68a3      	ldr	r3, [r4, #8]
 8012dee:	3503      	adds	r5, #3
 8012df0:	785b      	ldrb	r3, [r3, #1]
 8012df2:	f805 3c01 	strb.w	r3, [r5, #-1]
 8012df6:	68a6      	ldr	r6, [r4, #8]
 8012df8:	e7cc      	b.n	8012d94 <ucdr_deserialize_int32_t+0x9c>
 8012dfa:	6813      	ldr	r3, [r2, #0]
 8012dfc:	602b      	str	r3, [r5, #0]
 8012dfe:	e79c      	b.n	8012d3a <ucdr_deserialize_int32_t+0x42>
 8012e00:	4631      	mov	r1, r6
 8012e02:	463a      	mov	r2, r7
 8012e04:	4628      	mov	r0, r5
 8012e06:	f00f fbb4 	bl	8022572 <memcpy>
 8012e0a:	464a      	mov	r2, r9
 8012e0c:	19e8      	adds	r0, r5, r7
 8012e0e:	68a1      	ldr	r1, [r4, #8]
 8012e10:	f00f fbaf 	bl	8022572 <memcpy>
 8012e14:	e7c0      	b.n	8012d98 <ucdr_deserialize_int32_t+0xa0>
 8012e16:	bf00      	nop

08012e18 <ucdr_serialize_double>:
 8012e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e1c:	4604      	mov	r4, r0
 8012e1e:	b082      	sub	sp, #8
 8012e20:	2108      	movs	r1, #8
 8012e22:	ed8d 0b00 	vstr	d0, [sp]
 8012e26:	f000 fb71 	bl	801350c <ucdr_buffer_alignment>
 8012e2a:	4601      	mov	r1, r0
 8012e2c:	4620      	mov	r0, r4
 8012e2e:	7d67      	ldrb	r7, [r4, #21]
 8012e30:	f000 fbb4 	bl	801359c <ucdr_advance_buffer>
 8012e34:	2108      	movs	r1, #8
 8012e36:	4620      	mov	r0, r4
 8012e38:	f000 fb08 	bl	801344c <ucdr_check_buffer_available_for>
 8012e3c:	2800      	cmp	r0, #0
 8012e3e:	d14d      	bne.n	8012edc <ucdr_serialize_double+0xc4>
 8012e40:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012e44:	42ab      	cmp	r3, r5
 8012e46:	d944      	bls.n	8012ed2 <ucdr_serialize_double+0xba>
 8012e48:	1b5e      	subs	r6, r3, r5
 8012e4a:	60a3      	str	r3, [r4, #8]
 8012e4c:	6923      	ldr	r3, [r4, #16]
 8012e4e:	4620      	mov	r0, r4
 8012e50:	f1c6 0808 	rsb	r8, r6, #8
 8012e54:	4433      	add	r3, r6
 8012e56:	4641      	mov	r1, r8
 8012e58:	6123      	str	r3, [r4, #16]
 8012e5a:	f000 fb03 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012e5e:	2800      	cmp	r0, #0
 8012e60:	d072      	beq.n	8012f48 <ucdr_serialize_double+0x130>
 8012e62:	7d23      	ldrb	r3, [r4, #20]
 8012e64:	2b01      	cmp	r3, #1
 8012e66:	f000 8092 	beq.w	8012f8e <ucdr_serialize_double+0x176>
 8012e6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012e6e:	2e01      	cmp	r6, #1
 8012e70:	702b      	strb	r3, [r5, #0]
 8012e72:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012e76:	706b      	strb	r3, [r5, #1]
 8012e78:	d073      	beq.n	8012f62 <ucdr_serialize_double+0x14a>
 8012e7a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012e7e:	2e02      	cmp	r6, #2
 8012e80:	70ab      	strb	r3, [r5, #2]
 8012e82:	d072      	beq.n	8012f6a <ucdr_serialize_double+0x152>
 8012e84:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012e88:	2e03      	cmp	r6, #3
 8012e8a:	70eb      	strb	r3, [r5, #3]
 8012e8c:	d071      	beq.n	8012f72 <ucdr_serialize_double+0x15a>
 8012e8e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8012e92:	2e04      	cmp	r6, #4
 8012e94:	712b      	strb	r3, [r5, #4]
 8012e96:	d070      	beq.n	8012f7a <ucdr_serialize_double+0x162>
 8012e98:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012e9c:	2e05      	cmp	r6, #5
 8012e9e:	716b      	strb	r3, [r5, #5]
 8012ea0:	d06f      	beq.n	8012f82 <ucdr_serialize_double+0x16a>
 8012ea2:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012ea6:	2e06      	cmp	r6, #6
 8012ea8:	71ab      	strb	r3, [r5, #6]
 8012eaa:	d06e      	beq.n	8012f8a <ucdr_serialize_double+0x172>
 8012eac:	3507      	adds	r5, #7
 8012eae:	f89d 3000 	ldrb.w	r3, [sp]
 8012eb2:	702b      	strb	r3, [r5, #0]
 8012eb4:	6923      	ldr	r3, [r4, #16]
 8012eb6:	2108      	movs	r1, #8
 8012eb8:	68a2      	ldr	r2, [r4, #8]
 8012eba:	7da0      	ldrb	r0, [r4, #22]
 8012ebc:	3308      	adds	r3, #8
 8012ebe:	4442      	add	r2, r8
 8012ec0:	7561      	strb	r1, [r4, #21]
 8012ec2:	1b9b      	subs	r3, r3, r6
 8012ec4:	f080 0001 	eor.w	r0, r0, #1
 8012ec8:	60a2      	str	r2, [r4, #8]
 8012eca:	6123      	str	r3, [r4, #16]
 8012ecc:	b002      	add	sp, #8
 8012ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ed2:	2108      	movs	r1, #8
 8012ed4:	4620      	mov	r0, r4
 8012ed6:	f000 fac5 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012eda:	b350      	cbz	r0, 8012f32 <ucdr_serialize_double+0x11a>
 8012edc:	7d22      	ldrb	r2, [r4, #20]
 8012ede:	68a3      	ldr	r3, [r4, #8]
 8012ee0:	2a01      	cmp	r2, #1
 8012ee2:	d02c      	beq.n	8012f3e <ucdr_serialize_double+0x126>
 8012ee4:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012ee8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012eec:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8012ef0:	7018      	strb	r0, [r3, #0]
 8012ef2:	68a3      	ldr	r3, [r4, #8]
 8012ef4:	705a      	strb	r2, [r3, #1]
 8012ef6:	68a3      	ldr	r3, [r4, #8]
 8012ef8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012efc:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8012f00:	7099      	strb	r1, [r3, #2]
 8012f02:	68a3      	ldr	r3, [r4, #8]
 8012f04:	70da      	strb	r2, [r3, #3]
 8012f06:	68a3      	ldr	r3, [r4, #8]
 8012f08:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012f0c:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8012f10:	7118      	strb	r0, [r3, #4]
 8012f12:	68a3      	ldr	r3, [r4, #8]
 8012f14:	715a      	strb	r2, [r3, #5]
 8012f16:	68a3      	ldr	r3, [r4, #8]
 8012f18:	f89d 2000 	ldrb.w	r2, [sp]
 8012f1c:	7199      	strb	r1, [r3, #6]
 8012f1e:	68a3      	ldr	r3, [r4, #8]
 8012f20:	71da      	strb	r2, [r3, #7]
 8012f22:	2108      	movs	r1, #8
 8012f24:	68a2      	ldr	r2, [r4, #8]
 8012f26:	6923      	ldr	r3, [r4, #16]
 8012f28:	440a      	add	r2, r1
 8012f2a:	7561      	strb	r1, [r4, #21]
 8012f2c:	440b      	add	r3, r1
 8012f2e:	60a2      	str	r2, [r4, #8]
 8012f30:	6123      	str	r3, [r4, #16]
 8012f32:	7da0      	ldrb	r0, [r4, #22]
 8012f34:	f080 0001 	eor.w	r0, r0, #1
 8012f38:	b002      	add	sp, #8
 8012f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012f42:	6019      	str	r1, [r3, #0]
 8012f44:	605a      	str	r2, [r3, #4]
 8012f46:	e7ec      	b.n	8012f22 <ucdr_serialize_double+0x10a>
 8012f48:	68a2      	ldr	r2, [r4, #8]
 8012f4a:	6923      	ldr	r3, [r4, #16]
 8012f4c:	7da0      	ldrb	r0, [r4, #22]
 8012f4e:	1b92      	subs	r2, r2, r6
 8012f50:	1b9b      	subs	r3, r3, r6
 8012f52:	7567      	strb	r7, [r4, #21]
 8012f54:	f080 0001 	eor.w	r0, r0, #1
 8012f58:	60a2      	str	r2, [r4, #8]
 8012f5a:	6123      	str	r3, [r4, #16]
 8012f5c:	b002      	add	sp, #8
 8012f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f62:	68a3      	ldr	r3, [r4, #8]
 8012f64:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012f68:	701a      	strb	r2, [r3, #0]
 8012f6a:	68a3      	ldr	r3, [r4, #8]
 8012f6c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012f70:	701a      	strb	r2, [r3, #0]
 8012f72:	68a3      	ldr	r3, [r4, #8]
 8012f74:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012f78:	701a      	strb	r2, [r3, #0]
 8012f7a:	68a3      	ldr	r3, [r4, #8]
 8012f7c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012f80:	701a      	strb	r2, [r3, #0]
 8012f82:	68a3      	ldr	r3, [r4, #8]
 8012f84:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012f88:	701a      	strb	r2, [r3, #0]
 8012f8a:	68a5      	ldr	r5, [r4, #8]
 8012f8c:	e78f      	b.n	8012eae <ucdr_serialize_double+0x96>
 8012f8e:	4628      	mov	r0, r5
 8012f90:	466d      	mov	r5, sp
 8012f92:	4632      	mov	r2, r6
 8012f94:	4629      	mov	r1, r5
 8012f96:	f00f faec 	bl	8022572 <memcpy>
 8012f9a:	4642      	mov	r2, r8
 8012f9c:	19a9      	adds	r1, r5, r6
 8012f9e:	68a0      	ldr	r0, [r4, #8]
 8012fa0:	f00f fae7 	bl	8022572 <memcpy>
 8012fa4:	e786      	b.n	8012eb4 <ucdr_serialize_double+0x9c>
 8012fa6:	bf00      	nop

08012fa8 <ucdr_serialize_endian_double>:
 8012fa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012fac:	4604      	mov	r4, r0
 8012fae:	b083      	sub	sp, #12
 8012fb0:	460e      	mov	r6, r1
 8012fb2:	2108      	movs	r1, #8
 8012fb4:	ed8d 0b00 	vstr	d0, [sp]
 8012fb8:	f000 faa8 	bl	801350c <ucdr_buffer_alignment>
 8012fbc:	4601      	mov	r1, r0
 8012fbe:	4620      	mov	r0, r4
 8012fc0:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012fc4:	f000 faea 	bl	801359c <ucdr_advance_buffer>
 8012fc8:	2108      	movs	r1, #8
 8012fca:	4620      	mov	r0, r4
 8012fcc:	f000 fa3e 	bl	801344c <ucdr_check_buffer_available_for>
 8012fd0:	2800      	cmp	r0, #0
 8012fd2:	d14c      	bne.n	801306e <ucdr_serialize_endian_double+0xc6>
 8012fd4:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 8012fd8:	42bd      	cmp	r5, r7
 8012fda:	d943      	bls.n	8013064 <ucdr_serialize_endian_double+0xbc>
 8012fdc:	6923      	ldr	r3, [r4, #16]
 8012fde:	4620      	mov	r0, r4
 8012fe0:	60a5      	str	r5, [r4, #8]
 8012fe2:	1bed      	subs	r5, r5, r7
 8012fe4:	442b      	add	r3, r5
 8012fe6:	f1c5 0908 	rsb	r9, r5, #8
 8012fea:	6123      	str	r3, [r4, #16]
 8012fec:	4649      	mov	r1, r9
 8012fee:	f000 fa39 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8012ff2:	2800      	cmp	r0, #0
 8012ff4:	d070      	beq.n	80130d8 <ucdr_serialize_endian_double+0x130>
 8012ff6:	2e01      	cmp	r6, #1
 8012ff8:	f000 8092 	beq.w	8013120 <ucdr_serialize_endian_double+0x178>
 8012ffc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013000:	2d01      	cmp	r5, #1
 8013002:	703b      	strb	r3, [r7, #0]
 8013004:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013008:	707b      	strb	r3, [r7, #1]
 801300a:	d073      	beq.n	80130f4 <ucdr_serialize_endian_double+0x14c>
 801300c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013010:	2d02      	cmp	r5, #2
 8013012:	70bb      	strb	r3, [r7, #2]
 8013014:	d072      	beq.n	80130fc <ucdr_serialize_endian_double+0x154>
 8013016:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801301a:	2d03      	cmp	r5, #3
 801301c:	70fb      	strb	r3, [r7, #3]
 801301e:	d071      	beq.n	8013104 <ucdr_serialize_endian_double+0x15c>
 8013020:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8013024:	2d04      	cmp	r5, #4
 8013026:	713b      	strb	r3, [r7, #4]
 8013028:	d070      	beq.n	801310c <ucdr_serialize_endian_double+0x164>
 801302a:	f89d 3002 	ldrb.w	r3, [sp, #2]
 801302e:	2d05      	cmp	r5, #5
 8013030:	717b      	strb	r3, [r7, #5]
 8013032:	d06f      	beq.n	8013114 <ucdr_serialize_endian_double+0x16c>
 8013034:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8013038:	2d06      	cmp	r5, #6
 801303a:	71bb      	strb	r3, [r7, #6]
 801303c:	d06e      	beq.n	801311c <ucdr_serialize_endian_double+0x174>
 801303e:	3707      	adds	r7, #7
 8013040:	f89d 3000 	ldrb.w	r3, [sp]
 8013044:	703b      	strb	r3, [r7, #0]
 8013046:	6923      	ldr	r3, [r4, #16]
 8013048:	2108      	movs	r1, #8
 801304a:	68a2      	ldr	r2, [r4, #8]
 801304c:	7da0      	ldrb	r0, [r4, #22]
 801304e:	3308      	adds	r3, #8
 8013050:	444a      	add	r2, r9
 8013052:	7561      	strb	r1, [r4, #21]
 8013054:	1b5b      	subs	r3, r3, r5
 8013056:	f080 0001 	eor.w	r0, r0, #1
 801305a:	60a2      	str	r2, [r4, #8]
 801305c:	6123      	str	r3, [r4, #16]
 801305e:	b003      	add	sp, #12
 8013060:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013064:	2108      	movs	r1, #8
 8013066:	4620      	mov	r0, r4
 8013068:	f000 f9fc 	bl	8013464 <ucdr_check_final_buffer_behavior>
 801306c:	b348      	cbz	r0, 80130c2 <ucdr_serialize_endian_double+0x11a>
 801306e:	2e01      	cmp	r6, #1
 8013070:	68a3      	ldr	r3, [r4, #8]
 8013072:	d02c      	beq.n	80130ce <ucdr_serialize_endian_double+0x126>
 8013074:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8013078:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801307c:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8013080:	7018      	strb	r0, [r3, #0]
 8013082:	68a3      	ldr	r3, [r4, #8]
 8013084:	705a      	strb	r2, [r3, #1]
 8013086:	68a3      	ldr	r3, [r4, #8]
 8013088:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801308c:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8013090:	7099      	strb	r1, [r3, #2]
 8013092:	68a3      	ldr	r3, [r4, #8]
 8013094:	70da      	strb	r2, [r3, #3]
 8013096:	68a3      	ldr	r3, [r4, #8]
 8013098:	f89d 2002 	ldrb.w	r2, [sp, #2]
 801309c:	f89d 1001 	ldrb.w	r1, [sp, #1]
 80130a0:	7118      	strb	r0, [r3, #4]
 80130a2:	68a3      	ldr	r3, [r4, #8]
 80130a4:	715a      	strb	r2, [r3, #5]
 80130a6:	68a3      	ldr	r3, [r4, #8]
 80130a8:	f89d 2000 	ldrb.w	r2, [sp]
 80130ac:	7199      	strb	r1, [r3, #6]
 80130ae:	68a3      	ldr	r3, [r4, #8]
 80130b0:	71da      	strb	r2, [r3, #7]
 80130b2:	2108      	movs	r1, #8
 80130b4:	68a2      	ldr	r2, [r4, #8]
 80130b6:	6923      	ldr	r3, [r4, #16]
 80130b8:	440a      	add	r2, r1
 80130ba:	7561      	strb	r1, [r4, #21]
 80130bc:	440b      	add	r3, r1
 80130be:	60a2      	str	r2, [r4, #8]
 80130c0:	6123      	str	r3, [r4, #16]
 80130c2:	7da0      	ldrb	r0, [r4, #22]
 80130c4:	f080 0001 	eor.w	r0, r0, #1
 80130c8:	b003      	add	sp, #12
 80130ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80130ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80130d2:	6019      	str	r1, [r3, #0]
 80130d4:	605a      	str	r2, [r3, #4]
 80130d6:	e7ec      	b.n	80130b2 <ucdr_serialize_endian_double+0x10a>
 80130d8:	68a2      	ldr	r2, [r4, #8]
 80130da:	6923      	ldr	r3, [r4, #16]
 80130dc:	7da0      	ldrb	r0, [r4, #22]
 80130de:	1b52      	subs	r2, r2, r5
 80130e0:	1b5b      	subs	r3, r3, r5
 80130e2:	f884 8015 	strb.w	r8, [r4, #21]
 80130e6:	f080 0001 	eor.w	r0, r0, #1
 80130ea:	60a2      	str	r2, [r4, #8]
 80130ec:	6123      	str	r3, [r4, #16]
 80130ee:	b003      	add	sp, #12
 80130f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80130f4:	68a3      	ldr	r3, [r4, #8]
 80130f6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80130fa:	701a      	strb	r2, [r3, #0]
 80130fc:	68a3      	ldr	r3, [r4, #8]
 80130fe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013102:	701a      	strb	r2, [r3, #0]
 8013104:	68a3      	ldr	r3, [r4, #8]
 8013106:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801310a:	701a      	strb	r2, [r3, #0]
 801310c:	68a3      	ldr	r3, [r4, #8]
 801310e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8013112:	701a      	strb	r2, [r3, #0]
 8013114:	68a3      	ldr	r3, [r4, #8]
 8013116:	f89d 2001 	ldrb.w	r2, [sp, #1]
 801311a:	701a      	strb	r2, [r3, #0]
 801311c:	68a7      	ldr	r7, [r4, #8]
 801311e:	e78f      	b.n	8013040 <ucdr_serialize_endian_double+0x98>
 8013120:	466e      	mov	r6, sp
 8013122:	462a      	mov	r2, r5
 8013124:	4638      	mov	r0, r7
 8013126:	4631      	mov	r1, r6
 8013128:	f00f fa23 	bl	8022572 <memcpy>
 801312c:	464a      	mov	r2, r9
 801312e:	1971      	adds	r1, r6, r5
 8013130:	68a0      	ldr	r0, [r4, #8]
 8013132:	f00f fa1e 	bl	8022572 <memcpy>
 8013136:	e786      	b.n	8013046 <ucdr_serialize_endian_double+0x9e>

08013138 <ucdr_deserialize_double>:
 8013138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801313c:	4604      	mov	r4, r0
 801313e:	460d      	mov	r5, r1
 8013140:	2108      	movs	r1, #8
 8013142:	f000 f9e3 	bl	801350c <ucdr_buffer_alignment>
 8013146:	4601      	mov	r1, r0
 8013148:	4620      	mov	r0, r4
 801314a:	f894 8015 	ldrb.w	r8, [r4, #21]
 801314e:	f000 fa25 	bl	801359c <ucdr_advance_buffer>
 8013152:	2108      	movs	r1, #8
 8013154:	4620      	mov	r0, r4
 8013156:	f000 f979 	bl	801344c <ucdr_check_buffer_available_for>
 801315a:	2800      	cmp	r0, #0
 801315c:	d148      	bne.n	80131f0 <ucdr_deserialize_double+0xb8>
 801315e:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8013162:	42be      	cmp	r6, r7
 8013164:	d93f      	bls.n	80131e6 <ucdr_deserialize_double+0xae>
 8013166:	6923      	ldr	r3, [r4, #16]
 8013168:	4620      	mov	r0, r4
 801316a:	60a6      	str	r6, [r4, #8]
 801316c:	1bf6      	subs	r6, r6, r7
 801316e:	4433      	add	r3, r6
 8013170:	f1c6 0908 	rsb	r9, r6, #8
 8013174:	6123      	str	r3, [r4, #16]
 8013176:	4649      	mov	r1, r9
 8013178:	f000 f974 	bl	8013464 <ucdr_check_final_buffer_behavior>
 801317c:	2800      	cmp	r0, #0
 801317e:	d064      	beq.n	801324a <ucdr_deserialize_double+0x112>
 8013180:	7d23      	ldrb	r3, [r4, #20]
 8013182:	2b01      	cmp	r3, #1
 8013184:	f000 8085 	beq.w	8013292 <ucdr_deserialize_double+0x15a>
 8013188:	79fb      	ldrb	r3, [r7, #7]
 801318a:	2e01      	cmp	r6, #1
 801318c:	702b      	strb	r3, [r5, #0]
 801318e:	79bb      	ldrb	r3, [r7, #6]
 8013190:	706b      	strb	r3, [r5, #1]
 8013192:	d067      	beq.n	8013264 <ucdr_deserialize_double+0x12c>
 8013194:	797b      	ldrb	r3, [r7, #5]
 8013196:	2e02      	cmp	r6, #2
 8013198:	70ab      	strb	r3, [r5, #2]
 801319a:	f000 808b 	beq.w	80132b4 <ucdr_deserialize_double+0x17c>
 801319e:	793b      	ldrb	r3, [r7, #4]
 80131a0:	2e03      	cmp	r6, #3
 80131a2:	70eb      	strb	r3, [r5, #3]
 80131a4:	f000 8084 	beq.w	80132b0 <ucdr_deserialize_double+0x178>
 80131a8:	78fb      	ldrb	r3, [r7, #3]
 80131aa:	2e04      	cmp	r6, #4
 80131ac:	712b      	strb	r3, [r5, #4]
 80131ae:	d07d      	beq.n	80132ac <ucdr_deserialize_double+0x174>
 80131b0:	78bb      	ldrb	r3, [r7, #2]
 80131b2:	2e05      	cmp	r6, #5
 80131b4:	716b      	strb	r3, [r5, #5]
 80131b6:	d077      	beq.n	80132a8 <ucdr_deserialize_double+0x170>
 80131b8:	787b      	ldrb	r3, [r7, #1]
 80131ba:	2e06      	cmp	r6, #6
 80131bc:	f105 0507 	add.w	r5, r5, #7
 80131c0:	f805 3c01 	strb.w	r3, [r5, #-1]
 80131c4:	d063      	beq.n	801328e <ucdr_deserialize_double+0x156>
 80131c6:	783b      	ldrb	r3, [r7, #0]
 80131c8:	702b      	strb	r3, [r5, #0]
 80131ca:	6923      	ldr	r3, [r4, #16]
 80131cc:	2108      	movs	r1, #8
 80131ce:	68a2      	ldr	r2, [r4, #8]
 80131d0:	3308      	adds	r3, #8
 80131d2:	7da0      	ldrb	r0, [r4, #22]
 80131d4:	444a      	add	r2, r9
 80131d6:	7561      	strb	r1, [r4, #21]
 80131d8:	1b9b      	subs	r3, r3, r6
 80131da:	f080 0001 	eor.w	r0, r0, #1
 80131de:	60a2      	str	r2, [r4, #8]
 80131e0:	6123      	str	r3, [r4, #16]
 80131e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131e6:	2108      	movs	r1, #8
 80131e8:	4620      	mov	r0, r4
 80131ea:	f000 f93b 	bl	8013464 <ucdr_check_final_buffer_behavior>
 80131ee:	b310      	cbz	r0, 8013236 <ucdr_deserialize_double+0xfe>
 80131f0:	7d22      	ldrb	r2, [r4, #20]
 80131f2:	68a3      	ldr	r3, [r4, #8]
 80131f4:	2a01      	cmp	r2, #1
 80131f6:	d023      	beq.n	8013240 <ucdr_deserialize_double+0x108>
 80131f8:	79db      	ldrb	r3, [r3, #7]
 80131fa:	702b      	strb	r3, [r5, #0]
 80131fc:	68a3      	ldr	r3, [r4, #8]
 80131fe:	799b      	ldrb	r3, [r3, #6]
 8013200:	706b      	strb	r3, [r5, #1]
 8013202:	68a3      	ldr	r3, [r4, #8]
 8013204:	795b      	ldrb	r3, [r3, #5]
 8013206:	70ab      	strb	r3, [r5, #2]
 8013208:	68a3      	ldr	r3, [r4, #8]
 801320a:	791b      	ldrb	r3, [r3, #4]
 801320c:	70eb      	strb	r3, [r5, #3]
 801320e:	68a3      	ldr	r3, [r4, #8]
 8013210:	78db      	ldrb	r3, [r3, #3]
 8013212:	712b      	strb	r3, [r5, #4]
 8013214:	68a3      	ldr	r3, [r4, #8]
 8013216:	789b      	ldrb	r3, [r3, #2]
 8013218:	716b      	strb	r3, [r5, #5]
 801321a:	68a3      	ldr	r3, [r4, #8]
 801321c:	785b      	ldrb	r3, [r3, #1]
 801321e:	71ab      	strb	r3, [r5, #6]
 8013220:	68a3      	ldr	r3, [r4, #8]
 8013222:	781b      	ldrb	r3, [r3, #0]
 8013224:	71eb      	strb	r3, [r5, #7]
 8013226:	2108      	movs	r1, #8
 8013228:	68a2      	ldr	r2, [r4, #8]
 801322a:	6923      	ldr	r3, [r4, #16]
 801322c:	440a      	add	r2, r1
 801322e:	7561      	strb	r1, [r4, #21]
 8013230:	440b      	add	r3, r1
 8013232:	60a2      	str	r2, [r4, #8]
 8013234:	6123      	str	r3, [r4, #16]
 8013236:	7da0      	ldrb	r0, [r4, #22]
 8013238:	f080 0001 	eor.w	r0, r0, #1
 801323c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013240:	681a      	ldr	r2, [r3, #0]
 8013242:	685b      	ldr	r3, [r3, #4]
 8013244:	602a      	str	r2, [r5, #0]
 8013246:	606b      	str	r3, [r5, #4]
 8013248:	e7ed      	b.n	8013226 <ucdr_deserialize_double+0xee>
 801324a:	68a2      	ldr	r2, [r4, #8]
 801324c:	6923      	ldr	r3, [r4, #16]
 801324e:	1b92      	subs	r2, r2, r6
 8013250:	7da0      	ldrb	r0, [r4, #22]
 8013252:	1b9b      	subs	r3, r3, r6
 8013254:	f884 8015 	strb.w	r8, [r4, #21]
 8013258:	f080 0001 	eor.w	r0, r0, #1
 801325c:	60a2      	str	r2, [r4, #8]
 801325e:	6123      	str	r3, [r4, #16]
 8013260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013264:	68a3      	ldr	r3, [r4, #8]
 8013266:	3503      	adds	r5, #3
 8013268:	795b      	ldrb	r3, [r3, #5]
 801326a:	f805 3c01 	strb.w	r3, [r5, #-1]
 801326e:	68a3      	ldr	r3, [r4, #8]
 8013270:	791b      	ldrb	r3, [r3, #4]
 8013272:	f805 3b01 	strb.w	r3, [r5], #1
 8013276:	68a3      	ldr	r3, [r4, #8]
 8013278:	78db      	ldrb	r3, [r3, #3]
 801327a:	f805 3b01 	strb.w	r3, [r5], #1
 801327e:	68a3      	ldr	r3, [r4, #8]
 8013280:	789b      	ldrb	r3, [r3, #2]
 8013282:	f805 3b01 	strb.w	r3, [r5], #1
 8013286:	68a3      	ldr	r3, [r4, #8]
 8013288:	785b      	ldrb	r3, [r3, #1]
 801328a:	f805 3b01 	strb.w	r3, [r5], #1
 801328e:	68a7      	ldr	r7, [r4, #8]
 8013290:	e799      	b.n	80131c6 <ucdr_deserialize_double+0x8e>
 8013292:	4639      	mov	r1, r7
 8013294:	4632      	mov	r2, r6
 8013296:	4628      	mov	r0, r5
 8013298:	f00f f96b 	bl	8022572 <memcpy>
 801329c:	464a      	mov	r2, r9
 801329e:	19a8      	adds	r0, r5, r6
 80132a0:	68a1      	ldr	r1, [r4, #8]
 80132a2:	f00f f966 	bl	8022572 <memcpy>
 80132a6:	e790      	b.n	80131ca <ucdr_deserialize_double+0x92>
 80132a8:	3506      	adds	r5, #6
 80132aa:	e7ec      	b.n	8013286 <ucdr_deserialize_double+0x14e>
 80132ac:	3505      	adds	r5, #5
 80132ae:	e7e6      	b.n	801327e <ucdr_deserialize_double+0x146>
 80132b0:	3504      	adds	r5, #4
 80132b2:	e7e0      	b.n	8013276 <ucdr_deserialize_double+0x13e>
 80132b4:	3503      	adds	r5, #3
 80132b6:	e7da      	b.n	801326e <ucdr_deserialize_double+0x136>

080132b8 <ucdr_deserialize_endian_double>:
 80132b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80132bc:	4604      	mov	r4, r0
 80132be:	460f      	mov	r7, r1
 80132c0:	2108      	movs	r1, #8
 80132c2:	4615      	mov	r5, r2
 80132c4:	f000 f922 	bl	801350c <ucdr_buffer_alignment>
 80132c8:	4601      	mov	r1, r0
 80132ca:	4620      	mov	r0, r4
 80132cc:	f894 9015 	ldrb.w	r9, [r4, #21]
 80132d0:	f000 f964 	bl	801359c <ucdr_advance_buffer>
 80132d4:	2108      	movs	r1, #8
 80132d6:	4620      	mov	r0, r4
 80132d8:	f000 f8b8 	bl	801344c <ucdr_check_buffer_available_for>
 80132dc:	2800      	cmp	r0, #0
 80132de:	d151      	bne.n	8013384 <ucdr_deserialize_endian_double+0xcc>
 80132e0:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 80132e4:	4546      	cmp	r6, r8
 80132e6:	d948      	bls.n	801337a <ucdr_deserialize_endian_double+0xc2>
 80132e8:	6923      	ldr	r3, [r4, #16]
 80132ea:	4620      	mov	r0, r4
 80132ec:	60a6      	str	r6, [r4, #8]
 80132ee:	eba6 0608 	sub.w	r6, r6, r8
 80132f2:	4433      	add	r3, r6
 80132f4:	f1c6 0a08 	rsb	sl, r6, #8
 80132f8:	6123      	str	r3, [r4, #16]
 80132fa:	4651      	mov	r1, sl
 80132fc:	f000 f8b2 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8013300:	2800      	cmp	r0, #0
 8013302:	d06b      	beq.n	80133dc <ucdr_deserialize_endian_double+0x124>
 8013304:	2f01      	cmp	r7, #1
 8013306:	f000 808e 	beq.w	8013426 <ucdr_deserialize_endian_double+0x16e>
 801330a:	f898 3007 	ldrb.w	r3, [r8, #7]
 801330e:	2e01      	cmp	r6, #1
 8013310:	702b      	strb	r3, [r5, #0]
 8013312:	f898 3006 	ldrb.w	r3, [r8, #6]
 8013316:	706b      	strb	r3, [r5, #1]
 8013318:	d06d      	beq.n	80133f6 <ucdr_deserialize_endian_double+0x13e>
 801331a:	f898 3005 	ldrb.w	r3, [r8, #5]
 801331e:	2e02      	cmp	r6, #2
 8013320:	70ab      	strb	r3, [r5, #2]
 8013322:	f000 8091 	beq.w	8013448 <ucdr_deserialize_endian_double+0x190>
 8013326:	f898 3004 	ldrb.w	r3, [r8, #4]
 801332a:	2e03      	cmp	r6, #3
 801332c:	70eb      	strb	r3, [r5, #3]
 801332e:	f000 8089 	beq.w	8013444 <ucdr_deserialize_endian_double+0x18c>
 8013332:	f898 3003 	ldrb.w	r3, [r8, #3]
 8013336:	2e04      	cmp	r6, #4
 8013338:	712b      	strb	r3, [r5, #4]
 801333a:	f000 8081 	beq.w	8013440 <ucdr_deserialize_endian_double+0x188>
 801333e:	f898 3002 	ldrb.w	r3, [r8, #2]
 8013342:	2e05      	cmp	r6, #5
 8013344:	716b      	strb	r3, [r5, #5]
 8013346:	d079      	beq.n	801343c <ucdr_deserialize_endian_double+0x184>
 8013348:	f898 3001 	ldrb.w	r3, [r8, #1]
 801334c:	2e06      	cmp	r6, #6
 801334e:	f105 0507 	add.w	r5, r5, #7
 8013352:	f805 3c01 	strb.w	r3, [r5, #-1]
 8013356:	d063      	beq.n	8013420 <ucdr_deserialize_endian_double+0x168>
 8013358:	f898 3000 	ldrb.w	r3, [r8]
 801335c:	702b      	strb	r3, [r5, #0]
 801335e:	6923      	ldr	r3, [r4, #16]
 8013360:	2108      	movs	r1, #8
 8013362:	68a2      	ldr	r2, [r4, #8]
 8013364:	3308      	adds	r3, #8
 8013366:	7da0      	ldrb	r0, [r4, #22]
 8013368:	4452      	add	r2, sl
 801336a:	7561      	strb	r1, [r4, #21]
 801336c:	1b9b      	subs	r3, r3, r6
 801336e:	f080 0001 	eor.w	r0, r0, #1
 8013372:	60a2      	str	r2, [r4, #8]
 8013374:	6123      	str	r3, [r4, #16]
 8013376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801337a:	2108      	movs	r1, #8
 801337c:	4620      	mov	r0, r4
 801337e:	f000 f871 	bl	8013464 <ucdr_check_final_buffer_behavior>
 8013382:	b308      	cbz	r0, 80133c8 <ucdr_deserialize_endian_double+0x110>
 8013384:	2f01      	cmp	r7, #1
 8013386:	68a3      	ldr	r3, [r4, #8]
 8013388:	d023      	beq.n	80133d2 <ucdr_deserialize_endian_double+0x11a>
 801338a:	79db      	ldrb	r3, [r3, #7]
 801338c:	702b      	strb	r3, [r5, #0]
 801338e:	68a3      	ldr	r3, [r4, #8]
 8013390:	799b      	ldrb	r3, [r3, #6]
 8013392:	706b      	strb	r3, [r5, #1]
 8013394:	68a3      	ldr	r3, [r4, #8]
 8013396:	795b      	ldrb	r3, [r3, #5]
 8013398:	70ab      	strb	r3, [r5, #2]
 801339a:	68a3      	ldr	r3, [r4, #8]
 801339c:	791b      	ldrb	r3, [r3, #4]
 801339e:	70eb      	strb	r3, [r5, #3]
 80133a0:	68a3      	ldr	r3, [r4, #8]
 80133a2:	78db      	ldrb	r3, [r3, #3]
 80133a4:	712b      	strb	r3, [r5, #4]
 80133a6:	68a3      	ldr	r3, [r4, #8]
 80133a8:	789b      	ldrb	r3, [r3, #2]
 80133aa:	716b      	strb	r3, [r5, #5]
 80133ac:	68a3      	ldr	r3, [r4, #8]
 80133ae:	785b      	ldrb	r3, [r3, #1]
 80133b0:	71ab      	strb	r3, [r5, #6]
 80133b2:	68a3      	ldr	r3, [r4, #8]
 80133b4:	781b      	ldrb	r3, [r3, #0]
 80133b6:	71eb      	strb	r3, [r5, #7]
 80133b8:	2108      	movs	r1, #8
 80133ba:	68a2      	ldr	r2, [r4, #8]
 80133bc:	6923      	ldr	r3, [r4, #16]
 80133be:	440a      	add	r2, r1
 80133c0:	7561      	strb	r1, [r4, #21]
 80133c2:	440b      	add	r3, r1
 80133c4:	60a2      	str	r2, [r4, #8]
 80133c6:	6123      	str	r3, [r4, #16]
 80133c8:	7da0      	ldrb	r0, [r4, #22]
 80133ca:	f080 0001 	eor.w	r0, r0, #1
 80133ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133d2:	681a      	ldr	r2, [r3, #0]
 80133d4:	685b      	ldr	r3, [r3, #4]
 80133d6:	602a      	str	r2, [r5, #0]
 80133d8:	606b      	str	r3, [r5, #4]
 80133da:	e7ed      	b.n	80133b8 <ucdr_deserialize_endian_double+0x100>
 80133dc:	68a2      	ldr	r2, [r4, #8]
 80133de:	6923      	ldr	r3, [r4, #16]
 80133e0:	1b92      	subs	r2, r2, r6
 80133e2:	7da0      	ldrb	r0, [r4, #22]
 80133e4:	1b9b      	subs	r3, r3, r6
 80133e6:	f884 9015 	strb.w	r9, [r4, #21]
 80133ea:	f080 0001 	eor.w	r0, r0, #1
 80133ee:	60a2      	str	r2, [r4, #8]
 80133f0:	6123      	str	r3, [r4, #16]
 80133f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133f6:	68a3      	ldr	r3, [r4, #8]
 80133f8:	3503      	adds	r5, #3
 80133fa:	795b      	ldrb	r3, [r3, #5]
 80133fc:	f805 3c01 	strb.w	r3, [r5, #-1]
 8013400:	68a3      	ldr	r3, [r4, #8]
 8013402:	791b      	ldrb	r3, [r3, #4]
 8013404:	f805 3b01 	strb.w	r3, [r5], #1
 8013408:	68a3      	ldr	r3, [r4, #8]
 801340a:	78db      	ldrb	r3, [r3, #3]
 801340c:	f805 3b01 	strb.w	r3, [r5], #1
 8013410:	68a3      	ldr	r3, [r4, #8]
 8013412:	789b      	ldrb	r3, [r3, #2]
 8013414:	f805 3b01 	strb.w	r3, [r5], #1
 8013418:	68a3      	ldr	r3, [r4, #8]
 801341a:	785b      	ldrb	r3, [r3, #1]
 801341c:	f805 3b01 	strb.w	r3, [r5], #1
 8013420:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8013424:	e798      	b.n	8013358 <ucdr_deserialize_endian_double+0xa0>
 8013426:	4641      	mov	r1, r8
 8013428:	4632      	mov	r2, r6
 801342a:	4628      	mov	r0, r5
 801342c:	f00f f8a1 	bl	8022572 <memcpy>
 8013430:	4652      	mov	r2, sl
 8013432:	19a8      	adds	r0, r5, r6
 8013434:	68a1      	ldr	r1, [r4, #8]
 8013436:	f00f f89c 	bl	8022572 <memcpy>
 801343a:	e790      	b.n	801335e <ucdr_deserialize_endian_double+0xa6>
 801343c:	3506      	adds	r5, #6
 801343e:	e7eb      	b.n	8013418 <ucdr_deserialize_endian_double+0x160>
 8013440:	3505      	adds	r5, #5
 8013442:	e7e5      	b.n	8013410 <ucdr_deserialize_endian_double+0x158>
 8013444:	3504      	adds	r5, #4
 8013446:	e7df      	b.n	8013408 <ucdr_deserialize_endian_double+0x150>
 8013448:	3503      	adds	r5, #3
 801344a:	e7d9      	b.n	8013400 <ucdr_deserialize_endian_double+0x148>

0801344c <ucdr_check_buffer_available_for>:
 801344c:	7d83      	ldrb	r3, [r0, #22]
 801344e:	b93b      	cbnz	r3, 8013460 <ucdr_check_buffer_available_for+0x14>
 8013450:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8013454:	440b      	add	r3, r1
 8013456:	4298      	cmp	r0, r3
 8013458:	bf34      	ite	cc
 801345a:	2000      	movcc	r0, #0
 801345c:	2001      	movcs	r0, #1
 801345e:	4770      	bx	lr
 8013460:	2000      	movs	r0, #0
 8013462:	4770      	bx	lr

08013464 <ucdr_check_final_buffer_behavior>:
 8013464:	7d83      	ldrb	r3, [r0, #22]
 8013466:	b943      	cbnz	r3, 801347a <ucdr_check_final_buffer_behavior+0x16>
 8013468:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 801346c:	b510      	push	{r4, lr}
 801346e:	4291      	cmp	r1, r2
 8013470:	4604      	mov	r4, r0
 8013472:	d205      	bcs.n	8013480 <ucdr_check_final_buffer_behavior+0x1c>
 8013474:	2301      	movs	r3, #1
 8013476:	4618      	mov	r0, r3
 8013478:	bd10      	pop	{r4, pc}
 801347a:	2300      	movs	r3, #0
 801347c:	4618      	mov	r0, r3
 801347e:	4770      	bx	lr
 8013480:	6982      	ldr	r2, [r0, #24]
 8013482:	b13a      	cbz	r2, 8013494 <ucdr_check_final_buffer_behavior+0x30>
 8013484:	69c1      	ldr	r1, [r0, #28]
 8013486:	4790      	blx	r2
 8013488:	f080 0301 	eor.w	r3, r0, #1
 801348c:	75a0      	strb	r0, [r4, #22]
 801348e:	b2db      	uxtb	r3, r3
 8013490:	4618      	mov	r0, r3
 8013492:	bd10      	pop	{r4, pc}
 8013494:	2001      	movs	r0, #1
 8013496:	75a0      	strb	r0, [r4, #22]
 8013498:	e7fa      	b.n	8013490 <ucdr_check_final_buffer_behavior+0x2c>
 801349a:	bf00      	nop

0801349c <ucdr_set_on_full_buffer_callback>:
 801349c:	e9c0 1206 	strd	r1, r2, [r0, #24]
 80134a0:	4770      	bx	lr
 80134a2:	bf00      	nop

080134a4 <ucdr_init_buffer_origin_offset_endian>:
 80134a4:	b410      	push	{r4}
 80134a6:	9c01      	ldr	r4, [sp, #4]
 80134a8:	440a      	add	r2, r1
 80134aa:	6001      	str	r1, [r0, #0]
 80134ac:	6042      	str	r2, [r0, #4]
 80134ae:	190a      	adds	r2, r1, r4
 80134b0:	441c      	add	r4, r3
 80134b2:	6082      	str	r2, [r0, #8]
 80134b4:	2200      	movs	r2, #0
 80134b6:	e9c0 3403 	strd	r3, r4, [r0, #12]
 80134ba:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80134be:	7542      	strb	r2, [r0, #21]
 80134c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134c4:	7582      	strb	r2, [r0, #22]
 80134c6:	7503      	strb	r3, [r0, #20]
 80134c8:	e9c0 2206 	strd	r2, r2, [r0, #24]
 80134cc:	4770      	bx	lr
 80134ce:	bf00      	nop

080134d0 <ucdr_init_buffer_origin_offset>:
 80134d0:	b510      	push	{r4, lr}
 80134d2:	b082      	sub	sp, #8
 80134d4:	9c04      	ldr	r4, [sp, #16]
 80134d6:	9400      	str	r4, [sp, #0]
 80134d8:	2401      	movs	r4, #1
 80134da:	9401      	str	r4, [sp, #4]
 80134dc:	f7ff ffe2 	bl	80134a4 <ucdr_init_buffer_origin_offset_endian>
 80134e0:	b002      	add	sp, #8
 80134e2:	bd10      	pop	{r4, pc}

080134e4 <ucdr_init_buffer_origin>:
 80134e4:	b510      	push	{r4, lr}
 80134e6:	2400      	movs	r4, #0
 80134e8:	b082      	sub	sp, #8
 80134ea:	9400      	str	r4, [sp, #0]
 80134ec:	f7ff fff0 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 80134f0:	b002      	add	sp, #8
 80134f2:	bd10      	pop	{r4, pc}

080134f4 <ucdr_init_buffer>:
 80134f4:	2300      	movs	r3, #0
 80134f6:	f7ff bff5 	b.w	80134e4 <ucdr_init_buffer_origin>
 80134fa:	bf00      	nop

080134fc <ucdr_alignment>:
 80134fc:	fbb0 f2f1 	udiv	r2, r0, r1
 8013500:	fb02 0011 	mls	r0, r2, r1, r0
 8013504:	1e4b      	subs	r3, r1, #1
 8013506:	1a08      	subs	r0, r1, r0
 8013508:	4018      	ands	r0, r3
 801350a:	4770      	bx	lr

0801350c <ucdr_buffer_alignment>:
 801350c:	7d43      	ldrb	r3, [r0, #21]
 801350e:	428b      	cmp	r3, r1
 8013510:	d209      	bcs.n	8013526 <ucdr_buffer_alignment+0x1a>
 8013512:	6903      	ldr	r3, [r0, #16]
 8013514:	1e4a      	subs	r2, r1, #1
 8013516:	fbb3 f0f1 	udiv	r0, r3, r1
 801351a:	fb01 3310 	mls	r3, r1, r0, r3
 801351e:	1ac9      	subs	r1, r1, r3
 8013520:	ea01 0002 	and.w	r0, r1, r2
 8013524:	4770      	bx	lr
 8013526:	2000      	movs	r0, #0
 8013528:	4770      	bx	lr
 801352a:	bf00      	nop

0801352c <ucdr_align_to>:
 801352c:	b538      	push	{r3, r4, r5, lr}
 801352e:	4604      	mov	r4, r0
 8013530:	460d      	mov	r5, r1
 8013532:	f7ff ffeb 	bl	801350c <ucdr_buffer_alignment>
 8013536:	68a3      	ldr	r3, [r4, #8]
 8013538:	6861      	ldr	r1, [r4, #4]
 801353a:	4403      	add	r3, r0
 801353c:	6922      	ldr	r2, [r4, #16]
 801353e:	7565      	strb	r5, [r4, #21]
 8013540:	428b      	cmp	r3, r1
 8013542:	4402      	add	r2, r0
 8013544:	bf28      	it	cs
 8013546:	460b      	movcs	r3, r1
 8013548:	6122      	str	r2, [r4, #16]
 801354a:	60a3      	str	r3, [r4, #8]
 801354c:	bd38      	pop	{r3, r4, r5, pc}
 801354e:	bf00      	nop

08013550 <ucdr_buffer_length>:
 8013550:	6882      	ldr	r2, [r0, #8]
 8013552:	6800      	ldr	r0, [r0, #0]
 8013554:	1a10      	subs	r0, r2, r0
 8013556:	4770      	bx	lr

08013558 <ucdr_buffer_remaining>:
 8013558:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 801355c:	1a10      	subs	r0, r2, r0
 801355e:	4770      	bx	lr

08013560 <ucdr_check_final_buffer_behavior_array>:
 8013560:	b538      	push	{r3, r4, r5, lr}
 8013562:	7d83      	ldrb	r3, [r0, #22]
 8013564:	b9a3      	cbnz	r3, 8013590 <ucdr_check_final_buffer_behavior_array+0x30>
 8013566:	4604      	mov	r4, r0
 8013568:	460d      	mov	r5, r1
 801356a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 801356e:	429a      	cmp	r2, r3
 8013570:	d300      	bcc.n	8013574 <ucdr_check_final_buffer_behavior_array+0x14>
 8013572:	b931      	cbnz	r1, 8013582 <ucdr_check_final_buffer_behavior_array+0x22>
 8013574:	4620      	mov	r0, r4
 8013576:	f7ff ffef 	bl	8013558 <ucdr_buffer_remaining>
 801357a:	42a8      	cmp	r0, r5
 801357c:	bf28      	it	cs
 801357e:	4628      	movcs	r0, r5
 8013580:	bd38      	pop	{r3, r4, r5, pc}
 8013582:	6983      	ldr	r3, [r0, #24]
 8013584:	b133      	cbz	r3, 8013594 <ucdr_check_final_buffer_behavior_array+0x34>
 8013586:	69c1      	ldr	r1, [r0, #28]
 8013588:	4798      	blx	r3
 801358a:	75a0      	strb	r0, [r4, #22]
 801358c:	2800      	cmp	r0, #0
 801358e:	d0f1      	beq.n	8013574 <ucdr_check_final_buffer_behavior_array+0x14>
 8013590:	2000      	movs	r0, #0
 8013592:	bd38      	pop	{r3, r4, r5, pc}
 8013594:	2301      	movs	r3, #1
 8013596:	7583      	strb	r3, [r0, #22]
 8013598:	e7fa      	b.n	8013590 <ucdr_check_final_buffer_behavior_array+0x30>
 801359a:	bf00      	nop

0801359c <ucdr_advance_buffer>:
 801359c:	b538      	push	{r3, r4, r5, lr}
 801359e:	4604      	mov	r4, r0
 80135a0:	460d      	mov	r5, r1
 80135a2:	f7ff ff53 	bl	801344c <ucdr_check_buffer_available_for>
 80135a6:	b178      	cbz	r0, 80135c8 <ucdr_advance_buffer+0x2c>
 80135a8:	6923      	ldr	r3, [r4, #16]
 80135aa:	68a2      	ldr	r2, [r4, #8]
 80135ac:	442b      	add	r3, r5
 80135ae:	442a      	add	r2, r5
 80135b0:	6123      	str	r3, [r4, #16]
 80135b2:	2301      	movs	r3, #1
 80135b4:	60a2      	str	r2, [r4, #8]
 80135b6:	7563      	strb	r3, [r4, #21]
 80135b8:	bd38      	pop	{r3, r4, r5, pc}
 80135ba:	68a2      	ldr	r2, [r4, #8]
 80135bc:	1a2d      	subs	r5, r5, r0
 80135be:	6923      	ldr	r3, [r4, #16]
 80135c0:	4402      	add	r2, r0
 80135c2:	4403      	add	r3, r0
 80135c4:	60a2      	str	r2, [r4, #8]
 80135c6:	6123      	str	r3, [r4, #16]
 80135c8:	2201      	movs	r2, #1
 80135ca:	4629      	mov	r1, r5
 80135cc:	4620      	mov	r0, r4
 80135ce:	f7ff ffc7 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 80135d2:	2800      	cmp	r0, #0
 80135d4:	d1f1      	bne.n	80135ba <ucdr_advance_buffer+0x1e>
 80135d6:	2301      	movs	r3, #1
 80135d8:	7563      	strb	r3, [r4, #21]
 80135da:	bd38      	pop	{r3, r4, r5, pc}

080135dc <nav_msgs__msg__Odometry__init>:
 80135dc:	b3d8      	cbz	r0, 8013656 <nav_msgs__msg__Odometry__init+0x7a>
 80135de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135e0:	4604      	mov	r4, r0
 80135e2:	f002 f839 	bl	8015658 <std_msgs__msg__Header__init>
 80135e6:	b190      	cbz	r0, 801360e <nav_msgs__msg__Odometry__init+0x32>
 80135e8:	f104 0514 	add.w	r5, r4, #20
 80135ec:	4628      	mov	r0, r5
 80135ee:	f001 ff71 	bl	80154d4 <rosidl_runtime_c__String__init>
 80135f2:	b358      	cbz	r0, 801364c <nav_msgs__msg__Odometry__init+0x70>
 80135f4:	f104 0620 	add.w	r6, r4, #32
 80135f8:	4630      	mov	r0, r6
 80135fa:	f002 fb6f 	bl	8015cdc <geometry_msgs__msg__PoseWithCovariance__init>
 80135fe:	b1b8      	cbz	r0, 8013630 <nav_msgs__msg__Odometry__init+0x54>
 8013600:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8013604:	4638      	mov	r0, r7
 8013606:	f002 fbef 	bl	8015de8 <geometry_msgs__msg__TwistWithCovariance__init>
 801360a:	b330      	cbz	r0, 801365a <nav_msgs__msg__Odometry__init+0x7e>
 801360c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801360e:	4620      	mov	r0, r4
 8013610:	f002 f842 	bl	8015698 <std_msgs__msg__Header__fini>
 8013614:	f104 0014 	add.w	r0, r4, #20
 8013618:	f001 ff78 	bl	801550c <rosidl_runtime_c__String__fini>
 801361c:	f104 0020 	add.w	r0, r4, #32
 8013620:	f002 fb6a 	bl	8015cf8 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013624:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013628:	f002 fbec 	bl	8015e04 <geometry_msgs__msg__TwistWithCovariance__fini>
 801362c:	2000      	movs	r0, #0
 801362e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013630:	4620      	mov	r0, r4
 8013632:	f002 f831 	bl	8015698 <std_msgs__msg__Header__fini>
 8013636:	4628      	mov	r0, r5
 8013638:	f001 ff68 	bl	801550c <rosidl_runtime_c__String__fini>
 801363c:	4630      	mov	r0, r6
 801363e:	f002 fb5b 	bl	8015cf8 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013642:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013646:	f002 fbdd 	bl	8015e04 <geometry_msgs__msg__TwistWithCovariance__fini>
 801364a:	e7ef      	b.n	801362c <nav_msgs__msg__Odometry__init+0x50>
 801364c:	4620      	mov	r0, r4
 801364e:	f002 f823 	bl	8015698 <std_msgs__msg__Header__fini>
 8013652:	4628      	mov	r0, r5
 8013654:	e7e0      	b.n	8013618 <nav_msgs__msg__Odometry__init+0x3c>
 8013656:	2000      	movs	r0, #0
 8013658:	4770      	bx	lr
 801365a:	4620      	mov	r0, r4
 801365c:	f002 f81c 	bl	8015698 <std_msgs__msg__Header__fini>
 8013660:	4628      	mov	r0, r5
 8013662:	f001 ff53 	bl	801550c <rosidl_runtime_c__String__fini>
 8013666:	4630      	mov	r0, r6
 8013668:	f002 fb46 	bl	8015cf8 <geometry_msgs__msg__PoseWithCovariance__fini>
 801366c:	4638      	mov	r0, r7
 801366e:	f002 fbc9 	bl	8015e04 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013672:	e7db      	b.n	801362c <nav_msgs__msg__Odometry__init+0x50>

08013674 <nav_msgs__msg__Odometry__fini>:
 8013674:	b188      	cbz	r0, 801369a <nav_msgs__msg__Odometry__fini+0x26>
 8013676:	b510      	push	{r4, lr}
 8013678:	4604      	mov	r4, r0
 801367a:	f002 f80d 	bl	8015698 <std_msgs__msg__Header__fini>
 801367e:	f104 0014 	add.w	r0, r4, #20
 8013682:	f001 ff43 	bl	801550c <rosidl_runtime_c__String__fini>
 8013686:	f104 0020 	add.w	r0, r4, #32
 801368a:	f002 fb35 	bl	8015cf8 <geometry_msgs__msg__PoseWithCovariance__fini>
 801368e:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013696:	f002 bbb5 	b.w	8015e04 <geometry_msgs__msg__TwistWithCovariance__fini>
 801369a:	4770      	bx	lr

0801369c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 801369c:	4b04      	ldr	r3, [pc, #16]	@ (80136b0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 801369e:	681a      	ldr	r2, [r3, #0]
 80136a0:	b10a      	cbz	r2, 80136a6 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 80136a2:	4803      	ldr	r0, [pc, #12]	@ (80136b0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 80136a4:	4770      	bx	lr
 80136a6:	4a03      	ldr	r2, [pc, #12]	@ (80136b4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 80136a8:	4801      	ldr	r0, [pc, #4]	@ (80136b0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 80136aa:	6812      	ldr	r2, [r2, #0]
 80136ac:	601a      	str	r2, [r3, #0]
 80136ae:	4770      	bx	lr
 80136b0:	20000248 	.word	0x20000248
 80136b4:	200003b8 	.word	0x200003b8

080136b8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 80136b8:	4a02      	ldr	r2, [pc, #8]	@ (80136c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 80136ba:	4b03      	ldr	r3, [pc, #12]	@ (80136c8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 80136bc:	6812      	ldr	r2, [r2, #0]
 80136be:	601a      	str	r2, [r3, #0]
 80136c0:	4770      	bx	lr
 80136c2:	bf00      	nop
 80136c4:	200003b8 	.word	0x200003b8
 80136c8:	20000248 	.word	0x20000248

080136cc <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 80136cc:	f7ff bf86 	b.w	80135dc <nav_msgs__msg__Odometry__init>

080136d0 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 80136d0:	f7ff bfd0 	b.w	8013674 <nav_msgs__msg__Odometry__fini>

080136d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 80136d4:	b510      	push	{r4, lr}
 80136d6:	4c0b      	ldr	r4, [pc, #44]	@ (8013704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 80136d8:	f002 f848 	bl	801576c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 80136dc:	60e0      	str	r0, [r4, #12]
 80136de:	f002 fbe9 	bl	8015eb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 80136e2:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 80136e6:	f002 fc19 	bl	8015f1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 80136ea:	4b07      	ldr	r3, [pc, #28]	@ (8013708 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 80136ec:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 80136f0:	681a      	ldr	r2, [r3, #0]
 80136f2:	b10a      	cbz	r2, 80136f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 80136f4:	4804      	ldr	r0, [pc, #16]	@ (8013708 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 80136f6:	bd10      	pop	{r4, pc}
 80136f8:	4a04      	ldr	r2, [pc, #16]	@ (801370c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 80136fa:	4803      	ldr	r0, [pc, #12]	@ (8013708 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 80136fc:	6812      	ldr	r2, [r2, #0]
 80136fe:	601a      	str	r2, [r3, #0]
 8013700:	bd10      	pop	{r4, pc}
 8013702:	bf00      	nop
 8013704:	20000280 	.word	0x20000280
 8013708:	20000268 	.word	0x20000268
 801370c:	200003bc 	.word	0x200003bc

08013710 <get_serialized_size_nav_msgs__msg__Odometry>:
 8013710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013712:	4604      	mov	r4, r0
 8013714:	b1c8      	cbz	r0, 801374a <get_serialized_size_nav_msgs__msg__Odometry+0x3a>
 8013716:	460e      	mov	r6, r1
 8013718:	f002 f932 	bl	8015980 <get_serialized_size_std_msgs__msg__Header>
 801371c:	2104      	movs	r1, #4
 801371e:	1837      	adds	r7, r6, r0
 8013720:	4638      	mov	r0, r7
 8013722:	f7ff feeb 	bl	80134fc <ucdr_alignment>
 8013726:	69a5      	ldr	r5, [r4, #24]
 8013728:	3505      	adds	r5, #5
 801372a:	4405      	add	r5, r0
 801372c:	f104 0020 	add.w	r0, r4, #32
 8013730:	443d      	add	r5, r7
 8013732:	4629      	mov	r1, r5
 8013734:	f002 fc08 	bl	8015f48 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 8013738:	4603      	mov	r3, r0
 801373a:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801373e:	441d      	add	r5, r3
 8013740:	4629      	mov	r1, r5
 8013742:	f002 fc73 	bl	801602c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 8013746:	1b80      	subs	r0, r0, r6
 8013748:	4428      	add	r0, r5
 801374a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801374c <_Odometry__cdr_deserialize>:
 801374c:	b570      	push	{r4, r5, r6, lr}
 801374e:	460c      	mov	r4, r1
 8013750:	b082      	sub	sp, #8
 8013752:	b361      	cbz	r1, 80137ae <_Odometry__cdr_deserialize+0x62>
 8013754:	4605      	mov	r5, r0
 8013756:	f002 f997 	bl	8015a88 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801375a:	4603      	mov	r3, r0
 801375c:	4621      	mov	r1, r4
 801375e:	4628      	mov	r0, r5
 8013760:	685b      	ldr	r3, [r3, #4]
 8013762:	68db      	ldr	r3, [r3, #12]
 8013764:	4798      	blx	r3
 8013766:	69e6      	ldr	r6, [r4, #28]
 8013768:	ab01      	add	r3, sp, #4
 801376a:	6961      	ldr	r1, [r4, #20]
 801376c:	4632      	mov	r2, r6
 801376e:	4628      	mov	r0, r5
 8013770:	f002 ff64 	bl	801663c <ucdr_deserialize_sequence_char>
 8013774:	9b01      	ldr	r3, [sp, #4]
 8013776:	b9b0      	cbnz	r0, 80137a6 <_Odometry__cdr_deserialize+0x5a>
 8013778:	429e      	cmp	r6, r3
 801377a:	d31b      	bcc.n	80137b4 <_Odometry__cdr_deserialize+0x68>
 801377c:	f002 fc52 	bl	8016024 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 8013780:	4603      	mov	r3, r0
 8013782:	f104 0120 	add.w	r1, r4, #32
 8013786:	4628      	mov	r0, r5
 8013788:	685b      	ldr	r3, [r3, #4]
 801378a:	68db      	ldr	r3, [r3, #12]
 801378c:	4798      	blx	r3
 801378e:	f002 fcbb 	bl	8016108 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 8013792:	4603      	mov	r3, r0
 8013794:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 8013798:	4628      	mov	r0, r5
 801379a:	685b      	ldr	r3, [r3, #4]
 801379c:	68db      	ldr	r3, [r3, #12]
 801379e:	b002      	add	sp, #8
 80137a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80137a4:	4718      	bx	r3
 80137a6:	b103      	cbz	r3, 80137aa <_Odometry__cdr_deserialize+0x5e>
 80137a8:	3b01      	subs	r3, #1
 80137aa:	61a3      	str	r3, [r4, #24]
 80137ac:	e7e6      	b.n	801377c <_Odometry__cdr_deserialize+0x30>
 80137ae:	4608      	mov	r0, r1
 80137b0:	b002      	add	sp, #8
 80137b2:	bd70      	pop	{r4, r5, r6, pc}
 80137b4:	2101      	movs	r1, #1
 80137b6:	75a8      	strb	r0, [r5, #22]
 80137b8:	7569      	strb	r1, [r5, #21]
 80137ba:	61a0      	str	r0, [r4, #24]
 80137bc:	4628      	mov	r0, r5
 80137be:	f7ff feb5 	bl	801352c <ucdr_align_to>
 80137c2:	9901      	ldr	r1, [sp, #4]
 80137c4:	4628      	mov	r0, r5
 80137c6:	f7ff fee9 	bl	801359c <ucdr_advance_buffer>
 80137ca:	e7d7      	b.n	801377c <_Odometry__cdr_deserialize+0x30>

080137cc <_Odometry__cdr_serialize>:
 80137cc:	b360      	cbz	r0, 8013828 <_Odometry__cdr_serialize+0x5c>
 80137ce:	b570      	push	{r4, r5, r6, lr}
 80137d0:	4604      	mov	r4, r0
 80137d2:	460d      	mov	r5, r1
 80137d4:	f002 f958 	bl	8015a88 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80137d8:	4603      	mov	r3, r0
 80137da:	4629      	mov	r1, r5
 80137dc:	4620      	mov	r0, r4
 80137de:	685b      	ldr	r3, [r3, #4]
 80137e0:	689b      	ldr	r3, [r3, #8]
 80137e2:	4798      	blx	r3
 80137e4:	6966      	ldr	r6, [r4, #20]
 80137e6:	b1e6      	cbz	r6, 8013822 <_Odometry__cdr_serialize+0x56>
 80137e8:	4630      	mov	r0, r6
 80137ea:	f7ec fd71 	bl	80002d0 <strlen>
 80137ee:	1c42      	adds	r2, r0, #1
 80137f0:	4631      	mov	r1, r6
 80137f2:	61a0      	str	r0, [r4, #24]
 80137f4:	4628      	mov	r0, r5
 80137f6:	f002 ff0f 	bl	8016618 <ucdr_serialize_sequence_char>
 80137fa:	f002 fc13 	bl	8016024 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 80137fe:	4603      	mov	r3, r0
 8013800:	4629      	mov	r1, r5
 8013802:	f104 0020 	add.w	r0, r4, #32
 8013806:	685b      	ldr	r3, [r3, #4]
 8013808:	689b      	ldr	r3, [r3, #8]
 801380a:	4798      	blx	r3
 801380c:	f002 fc7c 	bl	8016108 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 8013810:	4603      	mov	r3, r0
 8013812:	4629      	mov	r1, r5
 8013814:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013818:	685b      	ldr	r3, [r3, #4]
 801381a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801381e:	689b      	ldr	r3, [r3, #8]
 8013820:	4718      	bx	r3
 8013822:	4632      	mov	r2, r6
 8013824:	4630      	mov	r0, r6
 8013826:	e7e3      	b.n	80137f0 <_Odometry__cdr_serialize+0x24>
 8013828:	4770      	bx	lr
 801382a:	bf00      	nop

0801382c <_Odometry__max_serialized_size>:
 801382c:	b510      	push	{r4, lr}
 801382e:	b082      	sub	sp, #8
 8013830:	2301      	movs	r3, #1
 8013832:	2100      	movs	r1, #0
 8013834:	f10d 0007 	add.w	r0, sp, #7
 8013838:	f88d 3007 	strb.w	r3, [sp, #7]
 801383c:	f002 f91a 	bl	8015a74 <max_serialized_size_std_msgs__msg__Header>
 8013840:	4604      	mov	r4, r0
 8013842:	2300      	movs	r3, #0
 8013844:	f10d 0007 	add.w	r0, sp, #7
 8013848:	4621      	mov	r1, r4
 801384a:	f88d 3007 	strb.w	r3, [sp, #7]
 801384e:	f002 fbd9 	bl	8016004 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 8013852:	4603      	mov	r3, r0
 8013854:	f10d 0007 	add.w	r0, sp, #7
 8013858:	441c      	add	r4, r3
 801385a:	4621      	mov	r1, r4
 801385c:	f002 fc44 	bl	80160e8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 8013860:	4420      	add	r0, r4
 8013862:	b002      	add	sp, #8
 8013864:	bd10      	pop	{r4, pc}
 8013866:	bf00      	nop

08013868 <_Odometry__get_serialized_size>:
 8013868:	b570      	push	{r4, r5, r6, lr}
 801386a:	4604      	mov	r4, r0
 801386c:	b1c0      	cbz	r0, 80138a0 <_Odometry__get_serialized_size+0x38>
 801386e:	2100      	movs	r1, #0
 8013870:	f002 f886 	bl	8015980 <get_serialized_size_std_msgs__msg__Header>
 8013874:	2104      	movs	r1, #4
 8013876:	4606      	mov	r6, r0
 8013878:	f7ff fe40 	bl	80134fc <ucdr_alignment>
 801387c:	69a5      	ldr	r5, [r4, #24]
 801387e:	4603      	mov	r3, r0
 8013880:	f104 0020 	add.w	r0, r4, #32
 8013884:	3505      	adds	r5, #5
 8013886:	4435      	add	r5, r6
 8013888:	441d      	add	r5, r3
 801388a:	4629      	mov	r1, r5
 801388c:	f002 fb5c 	bl	8015f48 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 8013890:	4603      	mov	r3, r0
 8013892:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013896:	441d      	add	r5, r3
 8013898:	4629      	mov	r1, r5
 801389a:	f002 fbc7 	bl	801602c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 801389e:	4428      	add	r0, r5
 80138a0:	bd70      	pop	{r4, r5, r6, pc}
 80138a2:	bf00      	nop

080138a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 80138a4:	4800      	ldr	r0, [pc, #0]	@ (80138a8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 80138a6:	4770      	bx	lr
 80138a8:	20000370 	.word	0x20000370

080138ac <rcl_get_zero_initialized_publisher>:
 80138ac:	4b01      	ldr	r3, [pc, #4]	@ (80138b4 <rcl_get_zero_initialized_publisher+0x8>)
 80138ae:	6818      	ldr	r0, [r3, #0]
 80138b0:	4770      	bx	lr
 80138b2:	bf00      	nop
 80138b4:	0802622c 	.word	0x0802622c

080138b8 <rcl_publisher_init>:
 80138b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80138bc:	b089      	sub	sp, #36	@ 0x24
 80138be:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80138c0:	2d00      	cmp	r5, #0
 80138c2:	d06b      	beq.n	801399c <rcl_publisher_init+0xe4>
 80138c4:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 80138c8:	4604      	mov	r4, r0
 80138ca:	460e      	mov	r6, r1
 80138cc:	4617      	mov	r7, r2
 80138ce:	4648      	mov	r0, r9
 80138d0:	4698      	mov	r8, r3
 80138d2:	f001 f813 	bl	80148fc <rcutils_allocator_is_valid>
 80138d6:	2c00      	cmp	r4, #0
 80138d8:	d060      	beq.n	801399c <rcl_publisher_init+0xe4>
 80138da:	f080 0001 	eor.w	r0, r0, #1
 80138de:	b2c0      	uxtb	r0, r0
 80138e0:	2800      	cmp	r0, #0
 80138e2:	d15b      	bne.n	801399c <rcl_publisher_init+0xe4>
 80138e4:	6823      	ldr	r3, [r4, #0]
 80138e6:	b123      	cbz	r3, 80138f2 <rcl_publisher_init+0x3a>
 80138e8:	2764      	movs	r7, #100	@ 0x64
 80138ea:	4638      	mov	r0, r7
 80138ec:	b009      	add	sp, #36	@ 0x24
 80138ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80138f2:	4630      	mov	r0, r6
 80138f4:	f006 fb28 	bl	8019f48 <rcl_node_is_valid>
 80138f8:	2800      	cmp	r0, #0
 80138fa:	d054      	beq.n	80139a6 <rcl_publisher_init+0xee>
 80138fc:	f1b8 0f00 	cmp.w	r8, #0
 8013900:	d04c      	beq.n	801399c <rcl_publisher_init+0xe4>
 8013902:	fab7 f387 	clz	r3, r7
 8013906:	095b      	lsrs	r3, r3, #5
 8013908:	2f00      	cmp	r7, #0
 801390a:	d047      	beq.n	801399c <rcl_publisher_init+0xe4>
 801390c:	aa07      	add	r2, sp, #28
 801390e:	9307      	str	r3, [sp, #28]
 8013910:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8013914:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 8013918:	9205      	str	r2, [sp, #20]
 801391a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801391e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013922:	4641      	mov	r1, r8
 8013924:	4630      	mov	r0, r6
 8013926:	e899 000c 	ldmia.w	r9, {r2, r3}
 801392a:	f006 fba1 	bl	801a070 <rcl_node_resolve_name>
 801392e:	2800      	cmp	r0, #0
 8013930:	d150      	bne.n	80139d4 <rcl_publisher_init+0x11c>
 8013932:	21c8      	movs	r1, #200	@ 0xc8
 8013934:	2001      	movs	r0, #1
 8013936:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 801393a:	4798      	blx	r3
 801393c:	6020      	str	r0, [r4, #0]
 801393e:	2800      	cmp	r0, #0
 8013940:	d04e      	beq.n	80139e0 <rcl_publisher_init+0x128>
 8013942:	4630      	mov	r0, r6
 8013944:	f006 fb22 	bl	8019f8c <rcl_node_get_rmw_handle>
 8013948:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 801394c:	4639      	mov	r1, r7
 801394e:	9a07      	ldr	r2, [sp, #28]
 8013950:	9300      	str	r3, [sp, #0]
 8013952:	462b      	mov	r3, r5
 8013954:	6827      	ldr	r7, [r4, #0]
 8013956:	f001 f8e1 	bl	8014b1c <rmw_create_publisher>
 801395a:	6823      	ldr	r3, [r4, #0]
 801395c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 8013960:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8013964:	b370      	cbz	r0, 80139c4 <rcl_publisher_init+0x10c>
 8013966:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 801396a:	f001 f9b5 	bl	8014cd8 <rmw_publisher_get_actual_qos>
 801396e:	6823      	ldr	r3, [r4, #0]
 8013970:	4607      	mov	r7, r0
 8013972:	b9d0      	cbnz	r0, 80139aa <rcl_publisher_init+0xf2>
 8013974:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 8013978:	4629      	mov	r1, r5
 801397a:	4618      	mov	r0, r3
 801397c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 8013980:	2270      	movs	r2, #112	@ 0x70
 8013982:	f00e fdf6 	bl	8022572 <memcpy>
 8013986:	6832      	ldr	r2, [r6, #0]
 8013988:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 801398c:	9807      	ldr	r0, [sp, #28]
 801398e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8013990:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8013992:	4798      	blx	r3
 8013994:	4638      	mov	r0, r7
 8013996:	b009      	add	sp, #36	@ 0x24
 8013998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801399c:	270b      	movs	r7, #11
 801399e:	4638      	mov	r0, r7
 80139a0:	b009      	add	sp, #36	@ 0x24
 80139a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80139a6:	27c8      	movs	r7, #200	@ 0xc8
 80139a8:	e79f      	b.n	80138ea <rcl_publisher_init+0x32>
 80139aa:	b18b      	cbz	r3, 80139d0 <rcl_publisher_init+0x118>
 80139ac:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 80139b0:	b142      	cbz	r2, 80139c4 <rcl_publisher_init+0x10c>
 80139b2:	4630      	mov	r0, r6
 80139b4:	f006 faea 	bl	8019f8c <rcl_node_get_rmw_handle>
 80139b8:	6823      	ldr	r3, [r4, #0]
 80139ba:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 80139be:	f001 f99f 	bl	8014d00 <rmw_destroy_publisher>
 80139c2:	6823      	ldr	r3, [r4, #0]
 80139c4:	4618      	mov	r0, r3
 80139c6:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80139c8:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 80139ca:	4790      	blx	r2
 80139cc:	2300      	movs	r3, #0
 80139ce:	6023      	str	r3, [r4, #0]
 80139d0:	2701      	movs	r7, #1
 80139d2:	e7db      	b.n	801398c <rcl_publisher_init+0xd4>
 80139d4:	2867      	cmp	r0, #103	@ 0x67
 80139d6:	d005      	beq.n	80139e4 <rcl_publisher_init+0x12c>
 80139d8:	2869      	cmp	r0, #105	@ 0x69
 80139da:	d003      	beq.n	80139e4 <rcl_publisher_init+0x12c>
 80139dc:	280a      	cmp	r0, #10
 80139de:	d1f7      	bne.n	80139d0 <rcl_publisher_init+0x118>
 80139e0:	270a      	movs	r7, #10
 80139e2:	e7d3      	b.n	801398c <rcl_publisher_init+0xd4>
 80139e4:	2767      	movs	r7, #103	@ 0x67
 80139e6:	e7d1      	b.n	801398c <rcl_publisher_init+0xd4>

080139e8 <rcl_publisher_get_default_options>:
 80139e8:	b570      	push	{r4, r5, r6, lr}
 80139ea:	b08a      	sub	sp, #40	@ 0x28
 80139ec:	2250      	movs	r2, #80	@ 0x50
 80139ee:	4918      	ldr	r1, [pc, #96]	@ (8013a50 <rcl_publisher_get_default_options+0x68>)
 80139f0:	4605      	mov	r5, r0
 80139f2:	4818      	ldr	r0, [pc, #96]	@ (8013a54 <rcl_publisher_get_default_options+0x6c>)
 80139f4:	466e      	mov	r6, sp
 80139f6:	f00e fdbc 	bl	8022572 <memcpy>
 80139fa:	a802      	add	r0, sp, #8
 80139fc:	f000 ff52 	bl	80148a4 <rcutils_get_default_allocator>
 8013a00:	f10d 0c08 	add.w	ip, sp, #8
 8013a04:	4c14      	ldr	r4, [pc, #80]	@ (8013a58 <rcl_publisher_get_default_options+0x70>)
 8013a06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013a0c:	f8dc 3000 	ldr.w	r3, [ip]
 8013a10:	4630      	mov	r0, r6
 8013a12:	f844 3b04 	str.w	r3, [r4], #4
 8013a16:	f001 f803 	bl	8014a20 <rmw_get_default_publisher_options>
 8013a1a:	e896 0003 	ldmia.w	r6, {r0, r1}
 8013a1e:	2600      	movs	r6, #0
 8013a20:	e884 0003 	stmia.w	r4, {r0, r1}
 8013a24:	f10d 0027 	add.w	r0, sp, #39	@ 0x27
 8013a28:	f88d 6027 	strb.w	r6, [sp, #39]	@ 0x27
 8013a2c:	f006 fab4 	bl	8019f98 <rcl_get_disable_loaned_message>
 8013a30:	b958      	cbnz	r0, 8013a4a <rcl_publisher_get_default_options+0x62>
 8013a32:	f89d 6027 	ldrb.w	r6, [sp, #39]	@ 0x27
 8013a36:	4907      	ldr	r1, [pc, #28]	@ (8013a54 <rcl_publisher_get_default_options+0x6c>)
 8013a38:	2270      	movs	r2, #112	@ 0x70
 8013a3a:	4628      	mov	r0, r5
 8013a3c:	f881 606c 	strb.w	r6, [r1, #108]	@ 0x6c
 8013a40:	f00e fd97 	bl	8022572 <memcpy>
 8013a44:	4628      	mov	r0, r5
 8013a46:	b00a      	add	sp, #40	@ 0x28
 8013a48:	bd70      	pop	{r4, r5, r6, pc}
 8013a4a:	f000 ff7d 	bl	8014948 <rcutils_reset_error>
 8013a4e:	e7f2      	b.n	8013a36 <rcl_publisher_get_default_options+0x4e>
 8013a50:	08026230 	.word	0x08026230
 8013a54:	20023a38 	.word	0x20023a38
 8013a58:	20023a88 	.word	0x20023a88

08013a5c <rcl_publish>:
 8013a5c:	b1f8      	cbz	r0, 8013a9e <rcl_publish+0x42>
 8013a5e:	6803      	ldr	r3, [r0, #0]
 8013a60:	b570      	push	{r4, r5, r6, lr}
 8013a62:	4604      	mov	r4, r0
 8013a64:	b1b3      	cbz	r3, 8013a94 <rcl_publish+0x38>
 8013a66:	4616      	mov	r6, r2
 8013a68:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8013a6c:	b192      	cbz	r2, 8013a94 <rcl_publish+0x38>
 8013a6e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8013a72:	460d      	mov	r5, r1
 8013a74:	f005 fe62 	bl	801973c <rcl_context_is_valid>
 8013a78:	b160      	cbz	r0, 8013a94 <rcl_publish+0x38>
 8013a7a:	6823      	ldr	r3, [r4, #0]
 8013a7c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8013a80:	b140      	cbz	r0, 8013a94 <rcl_publish+0x38>
 8013a82:	b155      	cbz	r5, 8013a9a <rcl_publish+0x3e>
 8013a84:	4632      	mov	r2, r6
 8013a86:	4629      	mov	r1, r5
 8013a88:	f000 ffe8 	bl	8014a5c <rmw_publish>
 8013a8c:	3800      	subs	r0, #0
 8013a8e:	bf18      	it	ne
 8013a90:	2001      	movne	r0, #1
 8013a92:	bd70      	pop	{r4, r5, r6, pc}
 8013a94:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8013a98:	bd70      	pop	{r4, r5, r6, pc}
 8013a9a:	200b      	movs	r0, #11
 8013a9c:	bd70      	pop	{r4, r5, r6, pc}
 8013a9e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8013aa2:	4770      	bx	lr

08013aa4 <rcl_publisher_is_valid>:
 8013aa4:	b1a0      	cbz	r0, 8013ad0 <rcl_publisher_is_valid+0x2c>
 8013aa6:	6803      	ldr	r3, [r0, #0]
 8013aa8:	b510      	push	{r4, lr}
 8013aaa:	4604      	mov	r4, r0
 8013aac:	b173      	cbz	r3, 8013acc <rcl_publisher_is_valid+0x28>
 8013aae:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8013ab2:	b15a      	cbz	r2, 8013acc <rcl_publisher_is_valid+0x28>
 8013ab4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8013ab8:	f005 fe40 	bl	801973c <rcl_context_is_valid>
 8013abc:	b130      	cbz	r0, 8013acc <rcl_publisher_is_valid+0x28>
 8013abe:	6823      	ldr	r3, [r4, #0]
 8013ac0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8013ac4:	3800      	subs	r0, #0
 8013ac6:	bf18      	it	ne
 8013ac8:	2001      	movne	r0, #1
 8013aca:	bd10      	pop	{r4, pc}
 8013acc:	2000      	movs	r0, #0
 8013ace:	bd10      	pop	{r4, pc}
 8013ad0:	2000      	movs	r0, #0
 8013ad2:	4770      	bx	lr

08013ad4 <rcl_publisher_is_valid_except_context>:
 8013ad4:	b130      	cbz	r0, 8013ae4 <rcl_publisher_is_valid_except_context+0x10>
 8013ad6:	6800      	ldr	r0, [r0, #0]
 8013ad8:	b120      	cbz	r0, 8013ae4 <rcl_publisher_is_valid_except_context+0x10>
 8013ada:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 8013ade:	3800      	subs	r0, #0
 8013ae0:	bf18      	it	ne
 8013ae2:	2001      	movne	r0, #1
 8013ae4:	4770      	bx	lr
 8013ae6:	bf00      	nop

08013ae8 <_rclc_check_for_new_data>:
 8013ae8:	2800      	cmp	r0, #0
 8013aea:	d046      	beq.n	8013b7a <_rclc_check_for_new_data+0x92>
 8013aec:	4603      	mov	r3, r0
 8013aee:	b530      	push	{r4, r5, lr}
 8013af0:	7802      	ldrb	r2, [r0, #0]
 8013af2:	b085      	sub	sp, #20
 8013af4:	2a0a      	cmp	r2, #10
 8013af6:	d842      	bhi.n	8013b7e <_rclc_check_for_new_data+0x96>
 8013af8:	e8df f002 	tbb	[pc, r2]
 8013afc:	14181212 	.word	0x14181212
 8013b00:	06060614 	.word	0x06060614
 8013b04:	2e1a      	.short	0x2e1a
 8013b06:	16          	.byte	0x16
 8013b07:	00          	.byte	0x00
 8013b08:	6a0a      	ldr	r2, [r1, #32]
 8013b0a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8013b0c:	2000      	movs	r0, #0
 8013b0e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8013b12:	3a00      	subs	r2, #0
 8013b14:	bf18      	it	ne
 8013b16:	2201      	movne	r2, #1
 8013b18:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8013b1c:	b005      	add	sp, #20
 8013b1e:	bd30      	pop	{r4, r5, pc}
 8013b20:	680a      	ldr	r2, [r1, #0]
 8013b22:	e7f2      	b.n	8013b0a <_rclc_check_for_new_data+0x22>
 8013b24:	698a      	ldr	r2, [r1, #24]
 8013b26:	e7f0      	b.n	8013b0a <_rclc_check_for_new_data+0x22>
 8013b28:	688a      	ldr	r2, [r1, #8]
 8013b2a:	e7ee      	b.n	8013b0a <_rclc_check_for_new_data+0x22>
 8013b2c:	690a      	ldr	r2, [r1, #16]
 8013b2e:	e7ec      	b.n	8013b0a <_rclc_check_for_new_data+0x22>
 8013b30:	685c      	ldr	r4, [r3, #4]
 8013b32:	4608      	mov	r0, r1
 8013b34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013b38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013b3c:	f104 0542 	add.w	r5, r4, #66	@ 0x42
 8013b40:	f104 0110 	add.w	r1, r4, #16
 8013b44:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8013b48:	9500      	str	r5, [sp, #0]
 8013b4a:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 8013b4e:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 8013b52:	f007 ff65 	bl	801ba20 <rcl_action_client_wait_set_get_entities_ready>
 8013b56:	e7e1      	b.n	8013b1c <_rclc_check_for_new_data+0x34>
 8013b58:	685c      	ldr	r4, [r3, #4]
 8013b5a:	4608      	mov	r0, r1
 8013b5c:	f104 0222 	add.w	r2, r4, #34	@ 0x22
 8013b60:	f104 0123 	add.w	r1, r4, #35	@ 0x23
 8013b64:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8013b68:	e9cd 2100 	strd	r2, r1, [sp]
 8013b6c:	f104 0220 	add.w	r2, r4, #32
 8013b70:	f104 0110 	add.w	r1, r4, #16
 8013b74:	f008 f95c 	bl	801be30 <rcl_action_server_wait_set_get_entities_ready>
 8013b78:	e7d0      	b.n	8013b1c <_rclc_check_for_new_data+0x34>
 8013b7a:	200b      	movs	r0, #11
 8013b7c:	4770      	bx	lr
 8013b7e:	2001      	movs	r0, #1
 8013b80:	e7cc      	b.n	8013b1c <_rclc_check_for_new_data+0x34>
 8013b82:	bf00      	nop

08013b84 <_rclc_take_new_data>:
 8013b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013b86:	b099      	sub	sp, #100	@ 0x64
 8013b88:	2800      	cmp	r0, #0
 8013b8a:	f000 8082 	beq.w	8013c92 <_rclc_take_new_data+0x10e>
 8013b8e:	7803      	ldrb	r3, [r0, #0]
 8013b90:	4604      	mov	r4, r0
 8013b92:	2b0a      	cmp	r3, #10
 8013b94:	f200 815d 	bhi.w	8013e52 <_rclc_take_new_data+0x2ce>
 8013b98:	e8df f003 	tbb	[pc, r3]
 8013b9c:	31531f1f 	.word	0x31531f1f
 8013ba0:	06060631 	.word	0x06060631
 8013ba4:	4555      	.short	0x4555
 8013ba6:	53          	.byte	0x53
 8013ba7:	00          	.byte	0x00
 8013ba8:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8013baa:	6a0b      	ldr	r3, [r1, #32]
 8013bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d046      	beq.n	8013c42 <_rclc_take_new_data+0xbe>
 8013bb4:	6882      	ldr	r2, [r0, #8]
 8013bb6:	f100 0110 	add.w	r1, r0, #16
 8013bba:	6840      	ldr	r0, [r0, #4]
 8013bbc:	f006 fb26 	bl	801a20c <rcl_take_request>
 8013bc0:	4605      	mov	r5, r0
 8013bc2:	2800      	cmp	r0, #0
 8013bc4:	d03d      	beq.n	8013c42 <_rclc_take_new_data+0xbe>
 8013bc6:	f240 2359 	movw	r3, #601	@ 0x259
 8013bca:	4298      	cmp	r0, r3
 8013bcc:	d128      	bne.n	8013c20 <_rclc_take_new_data+0x9c>
 8013bce:	2300      	movs	r3, #0
 8013bd0:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	b019      	add	sp, #100	@ 0x64
 8013bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bda:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8013bdc:	680b      	ldr	r3, [r1, #0]
 8013bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013be2:	b373      	cbz	r3, 8013c42 <_rclc_take_new_data+0xbe>
 8013be4:	2300      	movs	r3, #0
 8013be6:	aa0a      	add	r2, sp, #40	@ 0x28
 8013be8:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 8013bec:	f006 fd02 	bl	801a5f4 <rcl_take>
 8013bf0:	4605      	mov	r5, r0
 8013bf2:	b330      	cbz	r0, 8013c42 <_rclc_take_new_data+0xbe>
 8013bf4:	f240 1391 	movw	r3, #401	@ 0x191
 8013bf8:	4298      	cmp	r0, r3
 8013bfa:	d0e8      	beq.n	8013bce <_rclc_take_new_data+0x4a>
 8013bfc:	e010      	b.n	8013c20 <_rclc_take_new_data+0x9c>
 8013bfe:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8013c00:	698b      	ldr	r3, [r1, #24]
 8013c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c06:	b1e3      	cbz	r3, 8013c42 <_rclc_take_new_data+0xbe>
 8013c08:	6882      	ldr	r2, [r0, #8]
 8013c0a:	f100 0110 	add.w	r1, r0, #16
 8013c0e:	6840      	ldr	r0, [r0, #4]
 8013c10:	f005 fcfe 	bl	8019610 <rcl_take_response>
 8013c14:	4605      	mov	r5, r0
 8013c16:	b1a0      	cbz	r0, 8013c42 <_rclc_take_new_data+0xbe>
 8013c18:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013c1c:	4298      	cmp	r0, r3
 8013c1e:	d0d9      	beq.n	8013bd4 <_rclc_take_new_data+0x50>
 8013c20:	f000 fe92 	bl	8014948 <rcutils_reset_error>
 8013c24:	e7d6      	b.n	8013bd4 <_rclc_take_new_data+0x50>
 8013c26:	6840      	ldr	r0, [r0, #4]
 8013c28:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d15f      	bne.n	8013cf0 <_rclc_take_new_data+0x16c>
 8013c30:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d179      	bne.n	8013d2c <_rclc_take_new_data+0x1a8>
 8013c38:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	f040 8096 	bne.w	8013d6e <_rclc_take_new_data+0x1ea>
 8013c42:	2500      	movs	r5, #0
 8013c44:	e7c6      	b.n	8013bd4 <_rclc_take_new_data+0x50>
 8013c46:	6840      	ldr	r0, [r0, #4]
 8013c48:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d138      	bne.n	8013cc2 <_rclc_take_new_data+0x13e>
 8013c50:	69c3      	ldr	r3, [r0, #28]
 8013c52:	b113      	cbz	r3, 8013c5a <_rclc_take_new_data+0xd6>
 8013c54:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8013c58:	b9fb      	cbnz	r3, 8013c9a <_rclc_take_new_data+0x116>
 8013c5a:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	f040 80a8 	bne.w	8013db4 <_rclc_take_new_data+0x230>
 8013c64:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d0ea      	beq.n	8013c42 <_rclc_take_new_data+0xbe>
 8013c6c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8013c6e:	a90a      	add	r1, sp, #40	@ 0x28
 8013c70:	3010      	adds	r0, #16
 8013c72:	f007 fdb9 	bl	801b7e8 <rcl_action_take_result_response>
 8013c76:	4605      	mov	r5, r0
 8013c78:	2800      	cmp	r0, #0
 8013c7a:	d1d1      	bne.n	8013c20 <_rclc_take_new_data+0x9c>
 8013c7c:	6860      	ldr	r0, [r4, #4]
 8013c7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013c82:	f008 fa07 	bl	801c094 <rclc_action_find_handle_by_result_request_sequence_number>
 8013c86:	2800      	cmp	r0, #0
 8013c88:	d0db      	beq.n	8013c42 <_rclc_take_new_data+0xbe>
 8013c8a:	2301      	movs	r3, #1
 8013c8c:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 8013c90:	e7d7      	b.n	8013c42 <_rclc_take_new_data+0xbe>
 8013c92:	250b      	movs	r5, #11
 8013c94:	4628      	mov	r0, r5
 8013c96:	b019      	add	sp, #100	@ 0x64
 8013c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c9a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8013c9c:	3010      	adds	r0, #16
 8013c9e:	f007 fe1f 	bl	801b8e0 <rcl_action_take_feedback>
 8013ca2:	4605      	mov	r5, r0
 8013ca4:	2800      	cmp	r0, #0
 8013ca6:	d1bb      	bne.n	8013c20 <_rclc_take_new_data+0x9c>
 8013ca8:	6860      	ldr	r0, [r4, #4]
 8013caa:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8013cac:	f008 f9b2 	bl	801c014 <rclc_action_find_goal_handle_by_uuid>
 8013cb0:	4603      	mov	r3, r0
 8013cb2:	2800      	cmp	r0, #0
 8013cb4:	f000 80c4 	beq.w	8013e40 <_rclc_take_new_data+0x2bc>
 8013cb8:	2201      	movs	r2, #1
 8013cba:	6860      	ldr	r0, [r4, #4]
 8013cbc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8013cc0:	e7cb      	b.n	8013c5a <_rclc_take_new_data+0xd6>
 8013cc2:	aa04      	add	r2, sp, #16
 8013cc4:	a90a      	add	r1, sp, #40	@ 0x28
 8013cc6:	3010      	adds	r0, #16
 8013cc8:	f007 fd1e 	bl	801b708 <rcl_action_take_goal_response>
 8013ccc:	4605      	mov	r5, r0
 8013cce:	2800      	cmp	r0, #0
 8013cd0:	d1a6      	bne.n	8013c20 <_rclc_take_new_data+0x9c>
 8013cd2:	6860      	ldr	r0, [r4, #4]
 8013cd4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013cd8:	f008 f9ca 	bl	801c070 <rclc_action_find_handle_by_goal_request_sequence_number>
 8013cdc:	b130      	cbz	r0, 8013cec <_rclc_take_new_data+0x168>
 8013cde:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8013ce2:	2201      	movs	r2, #1
 8013ce4:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 8013ce8:	f880 2020 	strb.w	r2, [r0, #32]
 8013cec:	6860      	ldr	r0, [r4, #4]
 8013cee:	e7af      	b.n	8013c50 <_rclc_take_new_data+0xcc>
 8013cf0:	f008 f96a 	bl	801bfc8 <rclc_action_take_goal_handle>
 8013cf4:	4606      	mov	r6, r0
 8013cf6:	6860      	ldr	r0, [r4, #4]
 8013cf8:	2e00      	cmp	r6, #0
 8013cfa:	d099      	beq.n	8013c30 <_rclc_take_new_data+0xac>
 8013cfc:	6070      	str	r0, [r6, #4]
 8013cfe:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 8013d02:	69f2      	ldr	r2, [r6, #28]
 8013d04:	3010      	adds	r0, #16
 8013d06:	f007 ff1d 	bl	801bb44 <rcl_action_take_goal_request>
 8013d0a:	4605      	mov	r5, r0
 8013d0c:	2800      	cmp	r0, #0
 8013d0e:	f040 8099 	bne.w	8013e44 <_rclc_take_new_data+0x2c0>
 8013d12:	69f7      	ldr	r7, [r6, #28]
 8013d14:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013d16:	7235      	strb	r5, [r6, #8]
 8013d18:	f8c6 0009 	str.w	r0, [r6, #9]
 8013d1c:	f8c6 100d 	str.w	r1, [r6, #13]
 8013d20:	6860      	ldr	r0, [r4, #4]
 8013d22:	f8c6 2011 	str.w	r2, [r6, #17]
 8013d26:	f8c6 3015 	str.w	r3, [r6, #21]
 8013d2a:	e781      	b.n	8013c30 <_rclc_take_new_data+0xac>
 8013d2c:	3010      	adds	r0, #16
 8013d2e:	aa04      	add	r2, sp, #16
 8013d30:	a90a      	add	r1, sp, #40	@ 0x28
 8013d32:	f007 ff77 	bl	801bc24 <rcl_action_take_result_request>
 8013d36:	4605      	mov	r5, r0
 8013d38:	2800      	cmp	r0, #0
 8013d3a:	f47f af71 	bne.w	8013c20 <_rclc_take_new_data+0x9c>
 8013d3e:	a904      	add	r1, sp, #16
 8013d40:	6860      	ldr	r0, [r4, #4]
 8013d42:	f008 f967 	bl	801c014 <rclc_action_find_goal_handle_by_uuid>
 8013d46:	4607      	mov	r7, r0
 8013d48:	b160      	cbz	r0, 8013d64 <_rclc_take_new_data+0x1e0>
 8013d4a:	ad0a      	add	r5, sp, #40	@ 0x28
 8013d4c:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 8013d50:	f04f 0c02 	mov.w	ip, #2
 8013d54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013d56:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013d58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013d5c:	e886 0003 	stmia.w	r6, {r0, r1}
 8013d60:	f887 c008 	strb.w	ip, [r7, #8]
 8013d64:	6860      	ldr	r0, [r4, #4]
 8013d66:	2300      	movs	r3, #0
 8013d68:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 8013d6c:	e764      	b.n	8013c38 <_rclc_take_new_data+0xb4>
 8013d6e:	ae04      	add	r6, sp, #16
 8013d70:	3010      	adds	r0, #16
 8013d72:	aa0a      	add	r2, sp, #40	@ 0x28
 8013d74:	4631      	mov	r1, r6
 8013d76:	f007 ff93 	bl	801bca0 <rcl_action_take_cancel_request>
 8013d7a:	4605      	mov	r5, r0
 8013d7c:	2800      	cmp	r0, #0
 8013d7e:	f47f af4f 	bne.w	8013c20 <_rclc_take_new_data+0x9c>
 8013d82:	a90a      	add	r1, sp, #40	@ 0x28
 8013d84:	6860      	ldr	r0, [r4, #4]
 8013d86:	f008 f945 	bl	801c014 <rclc_action_find_goal_handle_by_uuid>
 8013d8a:	4605      	mov	r5, r0
 8013d8c:	2800      	cmp	r0, #0
 8013d8e:	d04c      	beq.n	8013e2a <_rclc_take_new_data+0x2a6>
 8013d90:	2101      	movs	r1, #1
 8013d92:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8013d96:	f008 f8c5 	bl	801bf24 <rcl_action_transition_goal_state>
 8013d9a:	2803      	cmp	r0, #3
 8013d9c:	4607      	mov	r7, r0
 8013d9e:	d139      	bne.n	8013e14 <_rclc_take_new_data+0x290>
 8013da0:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 8013da4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8013da6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013da8:	e896 0003 	ldmia.w	r6, {r0, r1}
 8013dac:	e884 0003 	stmia.w	r4, {r0, r1}
 8013db0:	722f      	strb	r7, [r5, #8]
 8013db2:	e746      	b.n	8013c42 <_rclc_take_new_data+0xbe>
 8013db4:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 8013db8:	a90a      	add	r1, sp, #40	@ 0x28
 8013dba:	3010      	adds	r0, #16
 8013dbc:	f007 fd52 	bl	801b864 <rcl_action_take_cancel_response>
 8013dc0:	4605      	mov	r5, r0
 8013dc2:	2800      	cmp	r0, #0
 8013dc4:	f47f af2c 	bne.w	8013c20 <_rclc_take_new_data+0x9c>
 8013dc8:	6860      	ldr	r0, [r4, #4]
 8013dca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013dce:	f008 f973 	bl	801c0b8 <rclc_action_find_handle_by_cancel_request_sequence_number>
 8013dd2:	4606      	mov	r6, r0
 8013dd4:	6860      	ldr	r0, [r4, #4]
 8013dd6:	2e00      	cmp	r6, #0
 8013dd8:	f43f af44 	beq.w	8013c64 <_rclc_take_new_data+0xe0>
 8013ddc:	2701      	movs	r7, #1
 8013dde:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8013de0:	84b7      	strh	r7, [r6, #36]	@ 0x24
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	f43f af3e 	beq.w	8013c64 <_rclc_take_new_data+0xe0>
 8013de8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8013dec:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8013dee:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8013df2:	f008 f90f 	bl	801c014 <rclc_action_find_goal_handle_by_uuid>
 8013df6:	b138      	cbz	r0, 8013e08 <_rclc_take_new_data+0x284>
 8013df8:	6860      	ldr	r0, [r4, #4]
 8013dfa:	3501      	adds	r5, #1
 8013dfc:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 8013e00:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8013e02:	42ab      	cmp	r3, r5
 8013e04:	d8f0      	bhi.n	8013de8 <_rclc_take_new_data+0x264>
 8013e06:	e72d      	b.n	8013c64 <_rclc_take_new_data+0xe0>
 8013e08:	6860      	ldr	r0, [r4, #4]
 8013e0a:	3501      	adds	r5, #1
 8013e0c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8013e0e:	42ab      	cmp	r3, r5
 8013e10:	d8ea      	bhi.n	8013de8 <_rclc_take_new_data+0x264>
 8013e12:	e727      	b.n	8013c64 <_rclc_take_new_data+0xe0>
 8013e14:	ab06      	add	r3, sp, #24
 8013e16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013e18:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013e1c:	2103      	movs	r1, #3
 8013e1e:	6860      	ldr	r0, [r4, #4]
 8013e20:	e896 000c 	ldmia.w	r6, {r2, r3}
 8013e24:	f008 f9bc 	bl	801c1a0 <rclc_action_server_goal_cancel_reject>
 8013e28:	e70b      	b.n	8013c42 <_rclc_take_new_data+0xbe>
 8013e2a:	ab06      	add	r3, sp, #24
 8013e2c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013e2e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013e32:	2102      	movs	r1, #2
 8013e34:	6860      	ldr	r0, [r4, #4]
 8013e36:	e896 000c 	ldmia.w	r6, {r2, r3}
 8013e3a:	f008 f9b1 	bl	801c1a0 <rclc_action_server_goal_cancel_reject>
 8013e3e:	e700      	b.n	8013c42 <_rclc_take_new_data+0xbe>
 8013e40:	6860      	ldr	r0, [r4, #4]
 8013e42:	e70a      	b.n	8013c5a <_rclc_take_new_data+0xd6>
 8013e44:	4631      	mov	r1, r6
 8013e46:	6860      	ldr	r0, [r4, #4]
 8013e48:	f008 f8ce 	bl	801bfe8 <rclc_action_remove_used_goal_handle>
 8013e4c:	f000 fd7c 	bl	8014948 <rcutils_reset_error>
 8013e50:	e6c0      	b.n	8013bd4 <_rclc_take_new_data+0x50>
 8013e52:	2501      	movs	r5, #1
 8013e54:	e6be      	b.n	8013bd4 <_rclc_take_new_data+0x50>
 8013e56:	bf00      	nop

08013e58 <rclc_executor_trigger_any>:
 8013e58:	4603      	mov	r3, r0
 8013e5a:	b368      	cbz	r0, 8013eb8 <rclc_executor_trigger_any+0x60>
 8013e5c:	b371      	cbz	r1, 8013ebc <rclc_executor_trigger_any+0x64>
 8013e5e:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 8013e62:	2200      	movs	r2, #0
 8013e64:	b348      	cbz	r0, 8013eba <rclc_executor_trigger_any+0x62>
 8013e66:	b430      	push	{r4, r5}
 8013e68:	f893 c000 	ldrb.w	ip, [r3]
 8013e6c:	f1bc 0f08 	cmp.w	ip, #8
 8013e70:	d016      	beq.n	8013ea0 <rclc_executor_trigger_any+0x48>
 8013e72:	f1bc 0f09 	cmp.w	ip, #9
 8013e76:	d00c      	beq.n	8013e92 <rclc_executor_trigger_any+0x3a>
 8013e78:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 8013e7c:	b938      	cbnz	r0, 8013e8e <rclc_executor_trigger_any+0x36>
 8013e7e:	3201      	adds	r2, #1
 8013e80:	3340      	adds	r3, #64	@ 0x40
 8013e82:	4291      	cmp	r1, r2
 8013e84:	d003      	beq.n	8013e8e <rclc_executor_trigger_any+0x36>
 8013e86:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 8013e8a:	2800      	cmp	r0, #0
 8013e8c:	d1ec      	bne.n	8013e68 <rclc_executor_trigger_any+0x10>
 8013e8e:	bc30      	pop	{r4, r5}
 8013e90:	4770      	bx	lr
 8013e92:	685c      	ldr	r4, [r3, #4]
 8013e94:	6a25      	ldr	r5, [r4, #32]
 8013e96:	2d00      	cmp	r5, #0
 8013e98:	d1f9      	bne.n	8013e8e <rclc_executor_trigger_any+0x36>
 8013e9a:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 8013e9e:	e7ed      	b.n	8013e7c <rclc_executor_trigger_any+0x24>
 8013ea0:	685c      	ldr	r4, [r3, #4]
 8013ea2:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8013ea4:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 8013ea8:	d1f1      	bne.n	8013e8e <rclc_executor_trigger_any+0x36>
 8013eaa:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 8013eae:	2800      	cmp	r0, #0
 8013eb0:	d1ed      	bne.n	8013e8e <rclc_executor_trigger_any+0x36>
 8013eb2:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 8013eb6:	e7e1      	b.n	8013e7c <rclc_executor_trigger_any+0x24>
 8013eb8:	4770      	bx	lr
 8013eba:	4770      	bx	lr
 8013ebc:	4608      	mov	r0, r1
 8013ebe:	4770      	bx	lr

08013ec0 <_rclc_execute>:
 8013ec0:	2800      	cmp	r0, #0
 8013ec2:	f000 80d4 	beq.w	801406e <_rclc_execute+0x1ae>
 8013ec6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ec8:	7843      	ldrb	r3, [r0, #1]
 8013eca:	b087      	sub	sp, #28
 8013ecc:	4604      	mov	r4, r0
 8013ece:	b9c3      	cbnz	r3, 8013f02 <_rclc_execute+0x42>
 8013ed0:	7803      	ldrb	r3, [r0, #0]
 8013ed2:	2b08      	cmp	r3, #8
 8013ed4:	f000 809d 	beq.w	8014012 <_rclc_execute+0x152>
 8013ed8:	2b09      	cmp	r3, #9
 8013eda:	d028      	beq.n	8013f2e <_rclc_execute+0x6e>
 8013edc:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 8013ee0:	b188      	cbz	r0, 8013f06 <_rclc_execute+0x46>
 8013ee2:	2b0a      	cmp	r3, #10
 8013ee4:	f200 8158 	bhi.w	8014198 <_rclc_execute+0x2d8>
 8013ee8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013eec:	008e0075 	.word	0x008e0075
 8013ef0:	00750082 	.word	0x00750082
 8013ef4:	005d0079 	.word	0x005d0079
 8013ef8:	005d005d 	.word	0x005d005d
 8013efc:	01560156 	.word	0x01560156
 8013f00:	007f      	.short	0x007f
 8013f02:	2b01      	cmp	r3, #1
 8013f04:	d002      	beq.n	8013f0c <_rclc_execute+0x4c>
 8013f06:	2000      	movs	r0, #0
 8013f08:	b007      	add	sp, #28
 8013f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f0c:	7803      	ldrb	r3, [r0, #0]
 8013f0e:	2b0a      	cmp	r3, #10
 8013f10:	f200 8142 	bhi.w	8014198 <_rclc_execute+0x2d8>
 8013f14:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013f18:	007600f2 	.word	0x007600f2
 8013f1c:	005f006c 	.word	0x005f006c
 8013f20:	00470063 	.word	0x00470063
 8013f24:	00470047 	.word	0x00470047
 8013f28:	00fb00f9 	.word	0x00fb00f9
 8013f2c:	0069      	.short	0x0069
 8013f2e:	6840      	ldr	r0, [r0, #4]
 8013f30:	6a02      	ldr	r2, [r0, #32]
 8013f32:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8013f36:	2a00      	cmp	r2, #0
 8013f38:	f040 80ec 	bne.w	8014114 <_rclc_execute+0x254>
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d0e2      	beq.n	8013f06 <_rclc_execute+0x46>
 8013f40:	e003      	b.n	8013f4a <_rclc_execute+0x8a>
 8013f42:	6848      	ldr	r0, [r1, #4]
 8013f44:	f008 f850 	bl	801bfe8 <rclc_action_remove_used_goal_handle>
 8013f48:	6860      	ldr	r0, [r4, #4]
 8013f4a:	f008 f885 	bl	801c058 <rclc_action_find_first_terminated_handle>
 8013f4e:	4601      	mov	r1, r0
 8013f50:	2800      	cmp	r0, #0
 8013f52:	d1f6      	bne.n	8013f42 <_rclc_execute+0x82>
 8013f54:	6860      	ldr	r0, [r4, #4]
 8013f56:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 8013f5a:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	f000 80e5 	beq.w	801412e <_rclc_execute+0x26e>
 8013f64:	f640 0634 	movw	r6, #2100	@ 0x834
 8013f68:	2701      	movs	r7, #1
 8013f6a:	e007      	b.n	8013f7c <_rclc_execute+0xbc>
 8013f6c:	4628      	mov	r0, r5
 8013f6e:	f008 f8cd 	bl	801c10c <rclc_action_server_response_goal_request>
 8013f72:	4629      	mov	r1, r5
 8013f74:	6860      	ldr	r0, [r4, #4]
 8013f76:	f008 f837 	bl	801bfe8 <rclc_action_remove_used_goal_handle>
 8013f7a:	6860      	ldr	r0, [r4, #4]
 8013f7c:	2100      	movs	r1, #0
 8013f7e:	f008 f85f 	bl	801c040 <rclc_action_find_first_handle_by_status>
 8013f82:	4605      	mov	r5, r0
 8013f84:	2800      	cmp	r0, #0
 8013f86:	f000 80cf 	beq.w	8014128 <_rclc_execute+0x268>
 8013f8a:	6863      	ldr	r3, [r4, #4]
 8013f8c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013f8e:	699b      	ldr	r3, [r3, #24]
 8013f90:	4798      	blx	r3
 8013f92:	42b0      	cmp	r0, r6
 8013f94:	f04f 0100 	mov.w	r1, #0
 8013f98:	d1e8      	bne.n	8013f6c <_rclc_execute+0xac>
 8013f9a:	2101      	movs	r1, #1
 8013f9c:	4628      	mov	r0, r5
 8013f9e:	f008 f8b5 	bl	801c10c <rclc_action_server_response_goal_request>
 8013fa2:	722f      	strb	r7, [r5, #8]
 8013fa4:	e7e9      	b.n	8013f7a <_rclc_execute+0xba>
 8013fa6:	2b06      	cmp	r3, #6
 8013fa8:	68a0      	ldr	r0, [r4, #8]
 8013faa:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8013fac:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8013fae:	f000 80b5 	beq.w	801411c <_rclc_execute+0x25c>
 8013fb2:	2b07      	cmp	r3, #7
 8013fb4:	f000 80eb 	beq.w	801418e <_rclc_execute+0x2ce>
 8013fb8:	f104 0510 	add.w	r5, r4, #16
 8013fbc:	47b0      	blx	r6
 8013fbe:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8013fc0:	4629      	mov	r1, r5
 8013fc2:	6860      	ldr	r0, [r4, #4]
 8013fc4:	f006 f972 	bl	801a2ac <rcl_send_response>
 8013fc8:	2800      	cmp	r0, #0
 8013fca:	d09d      	beq.n	8013f08 <_rclc_execute+0x48>
 8013fcc:	9005      	str	r0, [sp, #20]
 8013fce:	f000 fcbb 	bl	8014948 <rcutils_reset_error>
 8013fd2:	9805      	ldr	r0, [sp, #20]
 8013fd4:	e798      	b.n	8013f08 <_rclc_execute+0x48>
 8013fd6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013fd8:	68a0      	ldr	r0, [r4, #8]
 8013fda:	4798      	blx	r3
 8013fdc:	e793      	b.n	8013f06 <_rclc_execute+0x46>
 8013fde:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013fe0:	f104 0110 	add.w	r1, r4, #16
 8013fe4:	68a0      	ldr	r0, [r4, #8]
 8013fe6:	4798      	blx	r3
 8013fe8:	e78d      	b.n	8013f06 <_rclc_execute+0x46>
 8013fea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013fec:	4798      	blx	r3
 8013fee:	e78a      	b.n	8013f06 <_rclc_execute+0x46>
 8013ff0:	6860      	ldr	r0, [r4, #4]
 8013ff2:	f006 fc39 	bl	801a868 <rcl_timer_call>
 8013ff6:	f240 3321 	movw	r3, #801	@ 0x321
 8013ffa:	4298      	cmp	r0, r3
 8013ffc:	d083      	beq.n	8013f06 <_rclc_execute+0x46>
 8013ffe:	2800      	cmp	r0, #0
 8014000:	d081      	beq.n	8013f06 <_rclc_execute+0x46>
 8014002:	e7e3      	b.n	8013fcc <_rclc_execute+0x10c>
 8014004:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 8014008:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 801400c:	2800      	cmp	r0, #0
 801400e:	d0ea      	beq.n	8013fe6 <_rclc_execute+0x126>
 8014010:	e7e8      	b.n	8013fe4 <_rclc_execute+0x124>
 8014012:	6840      	ldr	r0, [r0, #4]
 8014014:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8014016:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 801401a:	d107      	bne.n	801402c <_rclc_execute+0x16c>
 801401c:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8014020:	b923      	cbnz	r3, 801402c <_rclc_execute+0x16c>
 8014022:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8014026:	2b00      	cmp	r3, #0
 8014028:	f43f af6d 	beq.w	8013f06 <_rclc_execute+0x46>
 801402c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8014030:	b303      	cbz	r3, 8014074 <_rclc_execute+0x1b4>
 8014032:	2600      	movs	r6, #0
 8014034:	2701      	movs	r7, #1
 8014036:	e004      	b.n	8014042 <_rclc_execute+0x182>
 8014038:	f007 ffa0 	bl	801bf7c <rclc_action_send_result_request>
 801403c:	b990      	cbnz	r0, 8014064 <_rclc_execute+0x1a4>
 801403e:	722f      	strb	r7, [r5, #8]
 8014040:	6860      	ldr	r0, [r4, #4]
 8014042:	f008 f84b 	bl	801c0dc <rclc_action_find_first_handle_with_goal_response>
 8014046:	4605      	mov	r5, r0
 8014048:	b198      	cbz	r0, 8014072 <_rclc_execute+0x1b2>
 801404a:	6863      	ldr	r3, [r4, #4]
 801404c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801404e:	699b      	ldr	r3, [r3, #24]
 8014050:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 8014054:	f885 6020 	strb.w	r6, [r5, #32]
 8014058:	4798      	blx	r3
 801405a:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 801405e:	4628      	mov	r0, r5
 8014060:	2b00      	cmp	r3, #0
 8014062:	d1e9      	bne.n	8014038 <_rclc_execute+0x178>
 8014064:	4629      	mov	r1, r5
 8014066:	6860      	ldr	r0, [r4, #4]
 8014068:	f007 ffbe 	bl	801bfe8 <rclc_action_remove_used_goal_handle>
 801406c:	e7e8      	b.n	8014040 <_rclc_execute+0x180>
 801406e:	200b      	movs	r0, #11
 8014070:	4770      	bx	lr
 8014072:	6860      	ldr	r0, [r4, #4]
 8014074:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8014078:	b18b      	cbz	r3, 801409e <_rclc_execute+0x1de>
 801407a:	68c5      	ldr	r5, [r0, #12]
 801407c:	b32d      	cbz	r5, 80140ca <_rclc_execute+0x20a>
 801407e:	2600      	movs	r6, #0
 8014080:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 8014084:	b143      	cbz	r3, 8014098 <_rclc_execute+0x1d8>
 8014086:	69c3      	ldr	r3, [r0, #28]
 8014088:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 801408c:	b123      	cbz	r3, 8014098 <_rclc_execute+0x1d8>
 801408e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8014090:	4628      	mov	r0, r5
 8014092:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014094:	4798      	blx	r3
 8014096:	6860      	ldr	r0, [r4, #4]
 8014098:	682d      	ldr	r5, [r5, #0]
 801409a:	2d00      	cmp	r5, #0
 801409c:	d1f0      	bne.n	8014080 <_rclc_execute+0x1c0>
 801409e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80140a2:	b193      	cbz	r3, 80140ca <_rclc_execute+0x20a>
 80140a4:	68c5      	ldr	r5, [r0, #12]
 80140a6:	b185      	cbz	r5, 80140ca <_rclc_execute+0x20a>
 80140a8:	2600      	movs	r6, #0
 80140aa:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 80140ae:	b14b      	cbz	r3, 80140c4 <_rclc_execute+0x204>
 80140b0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80140b2:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 80140b6:	b12b      	cbz	r3, 80140c4 <_rclc_execute+0x204>
 80140b8:	4628      	mov	r0, r5
 80140ba:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80140bc:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 80140c0:	4798      	blx	r3
 80140c2:	6860      	ldr	r0, [r4, #4]
 80140c4:	682d      	ldr	r5, [r5, #0]
 80140c6:	2d00      	cmp	r5, #0
 80140c8:	d1ef      	bne.n	80140aa <_rclc_execute+0x1ea>
 80140ca:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	f43f af19 	beq.w	8013f06 <_rclc_execute+0x46>
 80140d4:	2700      	movs	r7, #0
 80140d6:	e00b      	b.n	80140f0 <_rclc_execute+0x230>
 80140d8:	6863      	ldr	r3, [r4, #4]
 80140da:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80140dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80140de:	6a1e      	ldr	r6, [r3, #32]
 80140e0:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 80140e4:	47b0      	blx	r6
 80140e6:	6860      	ldr	r0, [r4, #4]
 80140e8:	4629      	mov	r1, r5
 80140ea:	f007 ff7d 	bl	801bfe8 <rclc_action_remove_used_goal_handle>
 80140ee:	6860      	ldr	r0, [r4, #4]
 80140f0:	f008 f800 	bl	801c0f4 <rclc_action_find_first_handle_with_result_response>
 80140f4:	4605      	mov	r5, r0
 80140f6:	2800      	cmp	r0, #0
 80140f8:	d1ee      	bne.n	80140d8 <_rclc_execute+0x218>
 80140fa:	e704      	b.n	8013f06 <_rclc_execute+0x46>
 80140fc:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 8014100:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014102:	2800      	cmp	r0, #0
 8014104:	f43f af69 	beq.w	8013fda <_rclc_execute+0x11a>
 8014108:	e766      	b.n	8013fd8 <_rclc_execute+0x118>
 801410a:	6840      	ldr	r0, [r0, #4]
 801410c:	e78e      	b.n	801402c <_rclc_execute+0x16c>
 801410e:	6840      	ldr	r0, [r0, #4]
 8014110:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8014114:	2b00      	cmp	r3, #0
 8014116:	f43f af20 	beq.w	8013f5a <_rclc_execute+0x9a>
 801411a:	e716      	b.n	8013f4a <_rclc_execute+0x8a>
 801411c:	f104 0510 	add.w	r5, r4, #16
 8014120:	460a      	mov	r2, r1
 8014122:	4629      	mov	r1, r5
 8014124:	47b0      	blx	r6
 8014126:	e74a      	b.n	8013fbe <_rclc_execute+0xfe>
 8014128:	6860      	ldr	r0, [r4, #4]
 801412a:	f880 5020 	strb.w	r5, [r0, #32]
 801412e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8014132:	2b00      	cmp	r3, #0
 8014134:	f43f aee7 	beq.w	8013f06 <_rclc_execute+0x46>
 8014138:	68c5      	ldr	r5, [r0, #12]
 801413a:	b325      	cbz	r5, 8014186 <_rclc_execute+0x2c6>
 801413c:	2602      	movs	r6, #2
 801413e:	e001      	b.n	8014144 <_rclc_execute+0x284>
 8014140:	682d      	ldr	r5, [r5, #0]
 8014142:	b305      	cbz	r5, 8014186 <_rclc_execute+0x2c6>
 8014144:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8014148:	2b03      	cmp	r3, #3
 801414a:	d1f9      	bne.n	8014140 <_rclc_execute+0x280>
 801414c:	69c3      	ldr	r3, [r0, #28]
 801414e:	4628      	mov	r0, r5
 8014150:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014152:	4798      	blx	r3
 8014154:	4603      	mov	r3, r0
 8014156:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 801415a:	4628      	mov	r0, r5
 801415c:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 8014160:	b11b      	cbz	r3, 801416a <_rclc_execute+0x2aa>
 8014162:	f007 fff1 	bl	801c148 <rclc_action_server_goal_cancel_accept>
 8014166:	6860      	ldr	r0, [r4, #4]
 8014168:	e7ea      	b.n	8014140 <_rclc_execute+0x280>
 801416a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 801416c:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 8014170:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014174:	2101      	movs	r1, #1
 8014176:	6860      	ldr	r0, [r4, #4]
 8014178:	e9d7 2300 	ldrd	r2, r3, [r7]
 801417c:	f008 f810 	bl	801c1a0 <rclc_action_server_goal_cancel_reject>
 8014180:	722e      	strb	r6, [r5, #8]
 8014182:	6860      	ldr	r0, [r4, #4]
 8014184:	e7dc      	b.n	8014140 <_rclc_execute+0x280>
 8014186:	2300      	movs	r3, #0
 8014188:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 801418c:	e6bb      	b.n	8013f06 <_rclc_execute+0x46>
 801418e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014190:	f104 0510 	add.w	r5, r4, #16
 8014194:	47b0      	blx	r6
 8014196:	e712      	b.n	8013fbe <_rclc_execute+0xfe>
 8014198:	2001      	movs	r0, #1
 801419a:	e6b5      	b.n	8013f08 <_rclc_execute+0x48>
 801419c:	0000      	movs	r0, r0
	...

080141a0 <rclc_executor_init>:
 80141a0:	2800      	cmp	r0, #0
 80141a2:	d066      	beq.n	8014272 <rclc_executor_init+0xd2>
 80141a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141a8:	4688      	mov	r8, r1
 80141aa:	b0b2      	sub	sp, #200	@ 0xc8
 80141ac:	2900      	cmp	r1, #0
 80141ae:	d05c      	beq.n	801426a <rclc_executor_init+0xca>
 80141b0:	4616      	mov	r6, r2
 80141b2:	4605      	mov	r5, r0
 80141b4:	4618      	mov	r0, r3
 80141b6:	461f      	mov	r7, r3
 80141b8:	f000 fba0 	bl	80148fc <rcutils_allocator_is_valid>
 80141bc:	2e00      	cmp	r6, #0
 80141be:	d054      	beq.n	801426a <rclc_executor_init+0xca>
 80141c0:	f080 0401 	eor.w	r4, r0, #1
 80141c4:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 80141c8:	d14f      	bne.n	801426a <rclc_executor_init+0xca>
 80141ca:	2290      	movs	r2, #144	@ 0x90
 80141cc:	492e      	ldr	r1, [pc, #184]	@ (8014288 <rclc_executor_init+0xe8>)
 80141ce:	a80e      	add	r0, sp, #56	@ 0x38
 80141d0:	f00e f9cf 	bl	8022572 <memcpy>
 80141d4:	a90e      	add	r1, sp, #56	@ 0x38
 80141d6:	2290      	movs	r2, #144	@ 0x90
 80141d8:	4628      	mov	r0, r5
 80141da:	f00e f9ca 	bl	8022572 <memcpy>
 80141de:	4668      	mov	r0, sp
 80141e0:	f8c5 8004 	str.w	r8, [r5, #4]
 80141e4:	60ee      	str	r6, [r5, #12]
 80141e6:	f006 fc31 	bl	801aa4c <rcl_get_zero_initialized_wait_set>
 80141ea:	46ec      	mov	ip, sp
 80141ec:	f105 0e18 	add.w	lr, r5, #24
 80141f0:	f8d7 8000 	ldr.w	r8, [r7]
 80141f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80141f8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80141fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014200:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014204:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014208:	ed9f 7b1d 	vldr	d7, [pc, #116]	@ 8014280 <rclc_executor_init+0xe0>
 801420c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014210:	f8dc 3000 	ldr.w	r3, [ip]
 8014214:	01b0      	lsls	r0, r6, #6
 8014216:	6939      	ldr	r1, [r7, #16]
 8014218:	f8ce 3000 	str.w	r3, [lr]
 801421c:	616f      	str	r7, [r5, #20]
 801421e:	ed85 7b1c 	vstr	d7, [r5, #112]	@ 0x70
 8014222:	47c0      	blx	r8
 8014224:	60a8      	str	r0, [r5, #8]
 8014226:	b908      	cbnz	r0, 801422c <rclc_executor_init+0x8c>
 8014228:	e025      	b.n	8014276 <rclc_executor_init+0xd6>
 801422a:	68a8      	ldr	r0, [r5, #8]
 801422c:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 8014230:	3401      	adds	r4, #1
 8014232:	4631      	mov	r1, r6
 8014234:	f000 fa0e 	bl	8014654 <rclc_executor_handle_init>
 8014238:	42a6      	cmp	r6, r4
 801423a:	d8f6      	bhi.n	801422a <rclc_executor_init+0x8a>
 801423c:	f105 004c 	add.w	r0, r5, #76	@ 0x4c
 8014240:	f000 f9fe 	bl	8014640 <rclc_executor_handle_counters_zero_init>
 8014244:	4911      	ldr	r1, [pc, #68]	@ (801428c <rclc_executor_init+0xec>)
 8014246:	2200      	movs	r2, #0
 8014248:	68ab      	ldr	r3, [r5, #8]
 801424a:	e9c5 1220 	strd	r1, r2, [r5, #128]	@ 0x80
 801424e:	b143      	cbz	r3, 8014262 <rclc_executor_init+0xc2>
 8014250:	696b      	ldr	r3, [r5, #20]
 8014252:	b133      	cbz	r3, 8014262 <rclc_executor_init+0xc2>
 8014254:	68ea      	ldr	r2, [r5, #12]
 8014256:	fab2 f382 	clz	r3, r2
 801425a:	095b      	lsrs	r3, r3, #5
 801425c:	b10a      	cbz	r2, 8014262 <rclc_executor_init+0xc2>
 801425e:	f885 3088 	strb.w	r3, [r5, #136]	@ 0x88
 8014262:	2000      	movs	r0, #0
 8014264:	b032      	add	sp, #200	@ 0xc8
 8014266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801426a:	200b      	movs	r0, #11
 801426c:	b032      	add	sp, #200	@ 0xc8
 801426e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014272:	200b      	movs	r0, #11
 8014274:	4770      	bx	lr
 8014276:	200a      	movs	r0, #10
 8014278:	e7f8      	b.n	801426c <rclc_executor_init+0xcc>
 801427a:	bf00      	nop
 801427c:	f3af 8000 	nop.w
 8014280:	3b9aca00 	.word	0x3b9aca00
 8014284:	00000000 	.word	0x00000000
 8014288:	08026280 	.word	0x08026280
 801428c:	08013e59 	.word	0x08013e59

08014290 <rclc_executor_add_subscription>:
 8014290:	2b00      	cmp	r3, #0
 8014292:	bf18      	it	ne
 8014294:	2a00      	cmpne	r2, #0
 8014296:	b570      	push	{r4, r5, r6, lr}
 8014298:	4604      	mov	r4, r0
 801429a:	bf0c      	ite	eq
 801429c:	2001      	moveq	r0, #1
 801429e:	2000      	movne	r0, #0
 80142a0:	f89d c010 	ldrb.w	ip, [sp, #16]
 80142a4:	2900      	cmp	r1, #0
 80142a6:	bf08      	it	eq
 80142a8:	f040 0001 	orreq.w	r0, r0, #1
 80142ac:	bb28      	cbnz	r0, 80142fa <rclc_executor_add_subscription+0x6a>
 80142ae:	fab4 f584 	clz	r5, r4
 80142b2:	096d      	lsrs	r5, r5, #5
 80142b4:	b30c      	cbz	r4, 80142fa <rclc_executor_add_subscription+0x6a>
 80142b6:	e9d4 0603 	ldrd	r0, r6, [r4, #12]
 80142ba:	4286      	cmp	r6, r0
 80142bc:	d301      	bcc.n	80142c2 <rclc_executor_add_subscription+0x32>
 80142be:	2001      	movs	r0, #1
 80142c0:	bd70      	pop	{r4, r5, r6, pc}
 80142c2:	68a0      	ldr	r0, [r4, #8]
 80142c4:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 80142c8:	f800 500e 	strb.w	r5, [r0, lr]
 80142cc:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 80142d0:	3601      	adds	r6, #1
 80142d2:	6303      	str	r3, [r0, #48]	@ 0x30
 80142d4:	2301      	movs	r3, #1
 80142d6:	62c5      	str	r5, [r0, #44]	@ 0x2c
 80142d8:	f104 0518 	add.w	r5, r4, #24
 80142dc:	f880 c001 	strb.w	ip, [r0, #1]
 80142e0:	8703      	strh	r3, [r0, #56]	@ 0x38
 80142e2:	e9c0 1201 	strd	r1, r2, [r0, #4]
 80142e6:	4628      	mov	r0, r5
 80142e8:	6126      	str	r6, [r4, #16]
 80142ea:	f006 fbc3 	bl	801aa74 <rcl_wait_set_is_valid>
 80142ee:	b930      	cbnz	r0, 80142fe <rclc_executor_add_subscription+0x6e>
 80142f0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80142f2:	2000      	movs	r0, #0
 80142f4:	3301      	adds	r3, #1
 80142f6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80142f8:	bd70      	pop	{r4, r5, r6, pc}
 80142fa:	200b      	movs	r0, #11
 80142fc:	bd70      	pop	{r4, r5, r6, pc}
 80142fe:	4628      	mov	r0, r5
 8014300:	f006 fbbe 	bl	801aa80 <rcl_wait_set_fini>
 8014304:	2800      	cmp	r0, #0
 8014306:	d0f3      	beq.n	80142f0 <rclc_executor_add_subscription+0x60>
 8014308:	bd70      	pop	{r4, r5, r6, pc}
 801430a:	bf00      	nop

0801430c <rclc_executor_prepare>:
 801430c:	2800      	cmp	r0, #0
 801430e:	d044      	beq.n	801439a <rclc_executor_prepare+0x8e>
 8014310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014312:	f100 0518 	add.w	r5, r0, #24
 8014316:	b09b      	sub	sp, #108	@ 0x6c
 8014318:	4604      	mov	r4, r0
 801431a:	4628      	mov	r0, r5
 801431c:	f006 fbaa 	bl	801aa74 <rcl_wait_set_is_valid>
 8014320:	b110      	cbz	r0, 8014328 <rclc_executor_prepare+0x1c>
 8014322:	2000      	movs	r0, #0
 8014324:	b01b      	add	sp, #108	@ 0x6c
 8014326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014328:	4628      	mov	r0, r5
 801432a:	f006 fba9 	bl	801aa80 <rcl_wait_set_fini>
 801432e:	2800      	cmp	r0, #0
 8014330:	d130      	bne.n	8014394 <rclc_executor_prepare+0x88>
 8014332:	a80c      	add	r0, sp, #48	@ 0x30
 8014334:	ae04      	add	r6, sp, #16
 8014336:	f006 fb89 	bl	801aa4c <rcl_get_zero_initialized_wait_set>
 801433a:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801433e:	46ae      	mov	lr, r5
 8014340:	6967      	ldr	r7, [r4, #20]
 8014342:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014346:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801434a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801434e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014352:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014356:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801435a:	f8dc 3000 	ldr.w	r3, [ip]
 801435e:	f8ce 3000 	str.w	r3, [lr]
 8014362:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8014364:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014366:	683b      	ldr	r3, [r7, #0]
 8014368:	4628      	mov	r0, r5
 801436a:	6862      	ldr	r2, [r4, #4]
 801436c:	6033      	str	r3, [r6, #0]
 801436e:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8014370:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8014372:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8014376:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 801437a:	e9cd 2100 	strd	r2, r1, [sp]
 801437e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014380:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8014382:	f006 fe97 	bl	801b0b4 <rcl_wait_set_init>
 8014386:	2800      	cmp	r0, #0
 8014388:	d0cc      	beq.n	8014324 <rclc_executor_prepare+0x18>
 801438a:	900b      	str	r0, [sp, #44]	@ 0x2c
 801438c:	f000 fadc 	bl	8014948 <rcutils_reset_error>
 8014390:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8014392:	e7c7      	b.n	8014324 <rclc_executor_prepare+0x18>
 8014394:	f000 fad8 	bl	8014948 <rcutils_reset_error>
 8014398:	e7cb      	b.n	8014332 <rclc_executor_prepare+0x26>
 801439a:	200b      	movs	r0, #11
 801439c:	4770      	bx	lr
 801439e:	bf00      	nop

080143a0 <rclc_executor_spin_some>:
 80143a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143a4:	b083      	sub	sp, #12
 80143a6:	2800      	cmp	r0, #0
 80143a8:	f000 8091 	beq.w	80144ce <rclc_executor_spin_some+0x12e>
 80143ac:	4604      	mov	r4, r0
 80143ae:	6840      	ldr	r0, [r0, #4]
 80143b0:	4690      	mov	r8, r2
 80143b2:	4699      	mov	r9, r3
 80143b4:	f005 f9c2 	bl	801973c <rcl_context_is_valid>
 80143b8:	2800      	cmp	r0, #0
 80143ba:	d037      	beq.n	801442c <rclc_executor_spin_some+0x8c>
 80143bc:	f104 0718 	add.w	r7, r4, #24
 80143c0:	4620      	mov	r0, r4
 80143c2:	f7ff ffa3 	bl	801430c <rclc_executor_prepare>
 80143c6:	4638      	mov	r0, r7
 80143c8:	f006 fc2a 	bl	801ac20 <rcl_wait_set_clear>
 80143cc:	4606      	mov	r6, r0
 80143ce:	2800      	cmp	r0, #0
 80143d0:	d177      	bne.n	80144c2 <rclc_executor_spin_some+0x122>
 80143d2:	68e3      	ldr	r3, [r4, #12]
 80143d4:	b1f3      	cbz	r3, 8014414 <rclc_executor_spin_some+0x74>
 80143d6:	4605      	mov	r5, r0
 80143d8:	68a1      	ldr	r1, [r4, #8]
 80143da:	01aa      	lsls	r2, r5, #6
 80143dc:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 80143e0:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 80143e4:	b1b3      	cbz	r3, 8014414 <rclc_executor_spin_some+0x74>
 80143e6:	5c8b      	ldrb	r3, [r1, r2]
 80143e8:	2b0a      	cmp	r3, #10
 80143ea:	d81f      	bhi.n	801442c <rclc_executor_spin_some+0x8c>
 80143ec:	e8df f003 	tbb	[pc, r3]
 80143f0:	253e3434 	.word	0x253e3434
 80143f4:	06060625 	.word	0x06060625
 80143f8:	525d      	.short	0x525d
 80143fa:	48          	.byte	0x48
 80143fb:	00          	.byte	0x00
 80143fc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014400:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014404:	4638      	mov	r0, r7
 8014406:	f006 ff6d 	bl	801b2e4 <rcl_wait_set_add_service>
 801440a:	b9f8      	cbnz	r0, 801444c <rclc_executor_spin_some+0xac>
 801440c:	3501      	adds	r5, #1
 801440e:	68e3      	ldr	r3, [r4, #12]
 8014410:	42ab      	cmp	r3, r5
 8014412:	d8e1      	bhi.n	80143d8 <rclc_executor_spin_some+0x38>
 8014414:	4642      	mov	r2, r8
 8014416:	464b      	mov	r3, r9
 8014418:	4638      	mov	r0, r7
 801441a:	f006 ff91 	bl	801b340 <rcl_wait>
 801441e:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 8014422:	2d00      	cmp	r5, #0
 8014424:	f000 80ac 	beq.w	8014580 <rclc_executor_spin_some+0x1e0>
 8014428:	2d01      	cmp	r5, #1
 801442a:	d055      	beq.n	80144d8 <rclc_executor_spin_some+0x138>
 801442c:	2601      	movs	r6, #1
 801442e:	f000 fa8b 	bl	8014948 <rcutils_reset_error>
 8014432:	4630      	mov	r0, r6
 8014434:	b003      	add	sp, #12
 8014436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801443a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 801443e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014442:	4638      	mov	r0, r7
 8014444:	f006 ff22 	bl	801b28c <rcl_wait_set_add_client>
 8014448:	2800      	cmp	r0, #0
 801444a:	d0df      	beq.n	801440c <rclc_executor_spin_some+0x6c>
 801444c:	9001      	str	r0, [sp, #4]
 801444e:	f000 fa7b 	bl	8014948 <rcutils_reset_error>
 8014452:	9801      	ldr	r0, [sp, #4]
 8014454:	4606      	mov	r6, r0
 8014456:	e7ec      	b.n	8014432 <rclc_executor_spin_some+0x92>
 8014458:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 801445c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014460:	4638      	mov	r0, r7
 8014462:	f006 fbb1 	bl	801abc8 <rcl_wait_set_add_subscription>
 8014466:	2800      	cmp	r0, #0
 8014468:	d0d0      	beq.n	801440c <rclc_executor_spin_some+0x6c>
 801446a:	e7ef      	b.n	801444c <rclc_executor_spin_some+0xac>
 801446c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014470:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014474:	4638      	mov	r0, r7
 8014476:	f006 fed9 	bl	801b22c <rcl_wait_set_add_timer>
 801447a:	2800      	cmp	r0, #0
 801447c:	d0c6      	beq.n	801440c <rclc_executor_spin_some+0x6c>
 801447e:	e7e5      	b.n	801444c <rclc_executor_spin_some+0xac>
 8014480:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 8014484:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014488:	4638      	mov	r0, r7
 801448a:	f006 fea3 	bl	801b1d4 <rcl_wait_set_add_guard_condition>
 801448e:	2800      	cmp	r0, #0
 8014490:	d0bc      	beq.n	801440c <rclc_executor_spin_some+0x6c>
 8014492:	e7db      	b.n	801444c <rclc_executor_spin_some+0xac>
 8014494:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014498:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 801449c:	4638      	mov	r0, r7
 801449e:	3110      	adds	r1, #16
 80144a0:	f007 fc72 	bl	801bd88 <rcl_action_wait_set_add_action_server>
 80144a4:	2800      	cmp	r0, #0
 80144a6:	d0b1      	beq.n	801440c <rclc_executor_spin_some+0x6c>
 80144a8:	e7d0      	b.n	801444c <rclc_executor_spin_some+0xac>
 80144aa:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80144ae:	2300      	movs	r3, #0
 80144b0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 80144b4:	4638      	mov	r0, r7
 80144b6:	3110      	adds	r1, #16
 80144b8:	f007 fa52 	bl	801b960 <rcl_action_wait_set_add_action_client>
 80144bc:	2800      	cmp	r0, #0
 80144be:	d0a5      	beq.n	801440c <rclc_executor_spin_some+0x6c>
 80144c0:	e7c4      	b.n	801444c <rclc_executor_spin_some+0xac>
 80144c2:	f000 fa41 	bl	8014948 <rcutils_reset_error>
 80144c6:	4630      	mov	r0, r6
 80144c8:	b003      	add	sp, #12
 80144ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144ce:	260b      	movs	r6, #11
 80144d0:	4630      	mov	r0, r6
 80144d2:	b003      	add	sp, #12
 80144d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144d8:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 80144dc:	4663      	mov	r3, ip
 80144de:	2a00      	cmp	r2, #0
 80144e0:	f000 80a9 	beq.w	8014636 <rclc_executor_spin_some+0x296>
 80144e4:	2500      	movs	r5, #0
 80144e6:	f240 1991 	movw	r9, #401	@ 0x191
 80144ea:	46a8      	mov	r8, r5
 80144ec:	e00c      	b.n	8014508 <rclc_executor_spin_some+0x168>
 80144ee:	f7ff fafb 	bl	8013ae8 <_rclc_check_for_new_data>
 80144f2:	f108 0801 	add.w	r8, r8, #1
 80144f6:	4605      	mov	r5, r0
 80144f8:	b108      	cbz	r0, 80144fe <rclc_executor_spin_some+0x15e>
 80144fa:	4548      	cmp	r0, r9
 80144fc:	d13e      	bne.n	801457c <rclc_executor_spin_some+0x1dc>
 80144fe:	68e2      	ldr	r2, [r4, #12]
 8014500:	4590      	cmp	r8, r2
 8014502:	f080 808f 	bcs.w	8014624 <rclc_executor_spin_some+0x284>
 8014506:	68a3      	ldr	r3, [r4, #8]
 8014508:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 801450c:	469c      	mov	ip, r3
 801450e:	4639      	mov	r1, r7
 8014510:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8014514:	2b00      	cmp	r3, #0
 8014516:	d1ea      	bne.n	80144ee <rclc_executor_spin_some+0x14e>
 8014518:	4611      	mov	r1, r2
 801451a:	4660      	mov	r0, ip
 801451c:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 8014520:	4798      	blx	r3
 8014522:	b358      	cbz	r0, 801457c <rclc_executor_spin_some+0x1dc>
 8014524:	68e3      	ldr	r3, [r4, #12]
 8014526:	b34b      	cbz	r3, 801457c <rclc_executor_spin_some+0x1dc>
 8014528:	f04f 0800 	mov.w	r8, #0
 801452c:	f240 1991 	movw	r9, #401	@ 0x191
 8014530:	e00a      	b.n	8014548 <rclc_executor_spin_some+0x1a8>
 8014532:	f7ff fb27 	bl	8013b84 <_rclc_take_new_data>
 8014536:	f108 0801 	add.w	r8, r8, #1
 801453a:	4605      	mov	r5, r0
 801453c:	b108      	cbz	r0, 8014542 <rclc_executor_spin_some+0x1a2>
 801453e:	4548      	cmp	r0, r9
 8014540:	d11c      	bne.n	801457c <rclc_executor_spin_some+0x1dc>
 8014542:	68e3      	ldr	r3, [r4, #12]
 8014544:	4598      	cmp	r8, r3
 8014546:	d270      	bcs.n	801462a <rclc_executor_spin_some+0x28a>
 8014548:	68a3      	ldr	r3, [r4, #8]
 801454a:	4639      	mov	r1, r7
 801454c:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 8014550:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 8014554:	2a00      	cmp	r2, #0
 8014556:	d1ec      	bne.n	8014532 <rclc_executor_spin_some+0x192>
 8014558:	2700      	movs	r7, #0
 801455a:	e009      	b.n	8014570 <rclc_executor_spin_some+0x1d0>
 801455c:	f7ff fcb0 	bl	8013ec0 <_rclc_execute>
 8014560:	3701      	adds	r7, #1
 8014562:	4605      	mov	r5, r0
 8014564:	b950      	cbnz	r0, 801457c <rclc_executor_spin_some+0x1dc>
 8014566:	68e3      	ldr	r3, [r4, #12]
 8014568:	429f      	cmp	r7, r3
 801456a:	f4bf af62 	bcs.w	8014432 <rclc_executor_spin_some+0x92>
 801456e:	68a3      	ldr	r3, [r4, #8]
 8014570:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 8014574:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8014578:	2b00      	cmp	r3, #0
 801457a:	d1ef      	bne.n	801455c <rclc_executor_spin_some+0x1bc>
 801457c:	462e      	mov	r6, r5
 801457e:	e758      	b.n	8014432 <rclc_executor_spin_some+0x92>
 8014580:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 8014584:	4663      	mov	r3, ip
 8014586:	2a00      	cmp	r2, #0
 8014588:	d057      	beq.n	801463a <rclc_executor_spin_some+0x29a>
 801458a:	f240 1991 	movw	r9, #401	@ 0x191
 801458e:	46a8      	mov	r8, r5
 8014590:	e00b      	b.n	80145aa <rclc_executor_spin_some+0x20a>
 8014592:	f7ff faa9 	bl	8013ae8 <_rclc_check_for_new_data>
 8014596:	f108 0801 	add.w	r8, r8, #1
 801459a:	4605      	mov	r5, r0
 801459c:	b108      	cbz	r0, 80145a2 <rclc_executor_spin_some+0x202>
 801459e:	4548      	cmp	r0, r9
 80145a0:	d1ec      	bne.n	801457c <rclc_executor_spin_some+0x1dc>
 80145a2:	68e2      	ldr	r2, [r4, #12]
 80145a4:	4590      	cmp	r8, r2
 80145a6:	d23a      	bcs.n	801461e <rclc_executor_spin_some+0x27e>
 80145a8:	68a3      	ldr	r3, [r4, #8]
 80145aa:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 80145ae:	469c      	mov	ip, r3
 80145b0:	4639      	mov	r1, r7
 80145b2:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d1eb      	bne.n	8014592 <rclc_executor_spin_some+0x1f2>
 80145ba:	4611      	mov	r1, r2
 80145bc:	4660      	mov	r0, ip
 80145be:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 80145c2:	4798      	blx	r3
 80145c4:	2800      	cmp	r0, #0
 80145c6:	d0d9      	beq.n	801457c <rclc_executor_spin_some+0x1dc>
 80145c8:	68e3      	ldr	r3, [r4, #12]
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d0d6      	beq.n	801457c <rclc_executor_spin_some+0x1dc>
 80145ce:	f04f 0a00 	mov.w	sl, #0
 80145d2:	f240 1891 	movw	r8, #401	@ 0x191
 80145d6:	f240 2959 	movw	r9, #601	@ 0x259
 80145da:	e014      	b.n	8014606 <rclc_executor_spin_some+0x266>
 80145dc:	f7ff fad2 	bl	8013b84 <_rclc_take_new_data>
 80145e0:	2800      	cmp	r0, #0
 80145e2:	bf18      	it	ne
 80145e4:	4540      	cmpne	r0, r8
 80145e6:	d001      	beq.n	80145ec <rclc_executor_spin_some+0x24c>
 80145e8:	4548      	cmp	r0, r9
 80145ea:	d122      	bne.n	8014632 <rclc_executor_spin_some+0x292>
 80145ec:	68a0      	ldr	r0, [r4, #8]
 80145ee:	f10a 0a01 	add.w	sl, sl, #1
 80145f2:	4458      	add	r0, fp
 80145f4:	f7ff fc64 	bl	8013ec0 <_rclc_execute>
 80145f8:	4605      	mov	r5, r0
 80145fa:	2800      	cmp	r0, #0
 80145fc:	d1be      	bne.n	801457c <rclc_executor_spin_some+0x1dc>
 80145fe:	68e3      	ldr	r3, [r4, #12]
 8014600:	459a      	cmp	sl, r3
 8014602:	f4bf af16 	bcs.w	8014432 <rclc_executor_spin_some+0x92>
 8014606:	68a0      	ldr	r0, [r4, #8]
 8014608:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 801460c:	4639      	mov	r1, r7
 801460e:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 8014612:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 8014616:	2b00      	cmp	r3, #0
 8014618:	d1e0      	bne.n	80145dc <rclc_executor_spin_some+0x23c>
 801461a:	462e      	mov	r6, r5
 801461c:	e709      	b.n	8014432 <rclc_executor_spin_some+0x92>
 801461e:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8014622:	e7ca      	b.n	80145ba <rclc_executor_spin_some+0x21a>
 8014624:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8014628:	e776      	b.n	8014518 <rclc_executor_spin_some+0x178>
 801462a:	2b00      	cmp	r3, #0
 801462c:	d0a6      	beq.n	801457c <rclc_executor_spin_some+0x1dc>
 801462e:	68a3      	ldr	r3, [r4, #8]
 8014630:	e792      	b.n	8014558 <rclc_executor_spin_some+0x1b8>
 8014632:	4606      	mov	r6, r0
 8014634:	e6fd      	b.n	8014432 <rclc_executor_spin_some+0x92>
 8014636:	4615      	mov	r5, r2
 8014638:	e76e      	b.n	8014518 <rclc_executor_spin_some+0x178>
 801463a:	4615      	mov	r5, r2
 801463c:	e7bd      	b.n	80145ba <rclc_executor_spin_some+0x21a>
 801463e:	bf00      	nop

08014640 <rclc_executor_handle_counters_zero_init>:
 8014640:	b130      	cbz	r0, 8014650 <rclc_executor_handle_counters_zero_init+0x10>
 8014642:	2220      	movs	r2, #32
 8014644:	2100      	movs	r1, #0
 8014646:	b508      	push	{r3, lr}
 8014648:	f00d feb4 	bl	80223b4 <memset>
 801464c:	2000      	movs	r0, #0
 801464e:	bd08      	pop	{r3, pc}
 8014650:	200b      	movs	r0, #11
 8014652:	4770      	bx	lr

08014654 <rclc_executor_handle_init>:
 8014654:	4603      	mov	r3, r0
 8014656:	b168      	cbz	r0, 8014674 <rclc_executor_handle_init+0x20>
 8014658:	2200      	movs	r2, #0
 801465a:	f04f 0c0b 	mov.w	ip, #11
 801465e:	6341      	str	r1, [r0, #52]	@ 0x34
 8014660:	4610      	mov	r0, r2
 8014662:	f8a3 c000 	strh.w	ip, [r3]
 8014666:	631a      	str	r2, [r3, #48]	@ 0x30
 8014668:	871a      	strh	r2, [r3, #56]	@ 0x38
 801466a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 801466e:	e9c3 220a 	strd	r2, r2, [r3, #40]	@ 0x28
 8014672:	4770      	bx	lr
 8014674:	200b      	movs	r0, #11
 8014676:	4770      	bx	lr

08014678 <rclc_support_init>:
 8014678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801467c:	b086      	sub	sp, #24
 801467e:	b3b8      	cbz	r0, 80146f0 <rclc_support_init+0x78>
 8014680:	461c      	mov	r4, r3
 8014682:	b3ab      	cbz	r3, 80146f0 <rclc_support_init+0x78>
 8014684:	f104 050c 	add.w	r5, r4, #12
 8014688:	460f      	mov	r7, r1
 801468a:	4690      	mov	r8, r2
 801468c:	4606      	mov	r6, r0
 801468e:	f005 f9dd 	bl	8019a4c <rcl_get_zero_initialized_init_options>
 8014692:	9005      	str	r0, [sp, #20]
 8014694:	e895 0003 	ldmia.w	r5, {r0, r1}
 8014698:	e88d 0003 	stmia.w	sp, {r0, r1}
 801469c:	a805      	add	r0, sp, #20
 801469e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80146a2:	f005 f9d5 	bl	8019a50 <rcl_init_options_init>
 80146a6:	4605      	mov	r5, r0
 80146a8:	b9e0      	cbnz	r0, 80146e4 <rclc_support_init+0x6c>
 80146aa:	ad02      	add	r5, sp, #8
 80146ac:	4628      	mov	r0, r5
 80146ae:	f005 f83b 	bl	8019728 <rcl_get_zero_initialized_context>
 80146b2:	4633      	mov	r3, r6
 80146b4:	aa05      	add	r2, sp, #20
 80146b6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80146ba:	e886 0003 	stmia.w	r6, {r0, r1}
 80146be:	4641      	mov	r1, r8
 80146c0:	4638      	mov	r0, r7
 80146c2:	f005 f8a1 	bl	8019808 <rcl_init>
 80146c6:	4605      	mov	r5, r0
 80146c8:	b9b8      	cbnz	r0, 80146fa <rclc_support_init+0x82>
 80146ca:	4622      	mov	r2, r4
 80146cc:	f106 010c 	add.w	r1, r6, #12
 80146d0:	2003      	movs	r0, #3
 80146d2:	60b4      	str	r4, [r6, #8]
 80146d4:	f006 f818 	bl	801a708 <rcl_clock_init>
 80146d8:	4605      	mov	r5, r0
 80146da:	b970      	cbnz	r0, 80146fa <rclc_support_init+0x82>
 80146dc:	a805      	add	r0, sp, #20
 80146de:	f005 fa13 	bl	8019b08 <rcl_init_options_fini>
 80146e2:	b108      	cbz	r0, 80146e8 <rclc_support_init+0x70>
 80146e4:	f000 f930 	bl	8014948 <rcutils_reset_error>
 80146e8:	4628      	mov	r0, r5
 80146ea:	b006      	add	sp, #24
 80146ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146f0:	250b      	movs	r5, #11
 80146f2:	4628      	mov	r0, r5
 80146f4:	b006      	add	sp, #24
 80146f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146fa:	f000 f925 	bl	8014948 <rcutils_reset_error>
 80146fe:	a805      	add	r0, sp, #20
 8014700:	f005 fa02 	bl	8019b08 <rcl_init_options_fini>
 8014704:	2800      	cmp	r0, #0
 8014706:	d0ef      	beq.n	80146e8 <rclc_support_init+0x70>
 8014708:	e7ec      	b.n	80146e4 <rclc_support_init+0x6c>
 801470a:	bf00      	nop

0801470c <rclc_node_init_default>:
 801470c:	2a00      	cmp	r2, #0
 801470e:	bf18      	it	ne
 8014710:	2b00      	cmpne	r3, #0
 8014712:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014716:	461f      	mov	r7, r3
 8014718:	bf0c      	ite	eq
 801471a:	2301      	moveq	r3, #1
 801471c:	2300      	movne	r3, #0
 801471e:	b0a1      	sub	sp, #132	@ 0x84
 8014720:	2900      	cmp	r1, #0
 8014722:	bf08      	it	eq
 8014724:	f043 0301 	orreq.w	r3, r3, #1
 8014728:	bb23      	cbnz	r3, 8014774 <rclc_node_init_default+0x68>
 801472a:	4604      	mov	r4, r0
 801472c:	b310      	cbz	r0, 8014774 <rclc_node_init_default+0x68>
 801472e:	f10d 0810 	add.w	r8, sp, #16
 8014732:	4616      	mov	r6, r2
 8014734:	460d      	mov	r5, r1
 8014736:	f10d 0918 	add.w	r9, sp, #24
 801473a:	4640      	mov	r0, r8
 801473c:	f005 fa8e 	bl	8019c5c <rcl_get_zero_initialized_node>
 8014740:	e898 0003 	ldmia.w	r8, {r0, r1}
 8014744:	e884 0003 	stmia.w	r4, {r0, r1}
 8014748:	4648      	mov	r0, r9
 801474a:	f005 fc45 	bl	8019fd8 <rcl_node_get_default_options>
 801474e:	4640      	mov	r0, r8
 8014750:	f005 fa84 	bl	8019c5c <rcl_get_zero_initialized_node>
 8014754:	f8cd 9000 	str.w	r9, [sp]
 8014758:	463b      	mov	r3, r7
 801475a:	4632      	mov	r2, r6
 801475c:	e898 0003 	ldmia.w	r8, {r0, r1}
 8014760:	e884 0003 	stmia.w	r4, {r0, r1}
 8014764:	4629      	mov	r1, r5
 8014766:	4620      	mov	r0, r4
 8014768:	f005 fa82 	bl	8019c70 <rcl_node_init>
 801476c:	b930      	cbnz	r0, 801477c <rclc_node_init_default+0x70>
 801476e:	b021      	add	sp, #132	@ 0x84
 8014770:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014774:	200b      	movs	r0, #11
 8014776:	b021      	add	sp, #132	@ 0x84
 8014778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801477c:	9003      	str	r0, [sp, #12]
 801477e:	f000 f8e3 	bl	8014948 <rcutils_reset_error>
 8014782:	f000 f8e1 	bl	8014948 <rcutils_reset_error>
 8014786:	9803      	ldr	r0, [sp, #12]
 8014788:	b021      	add	sp, #132	@ 0x84
 801478a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801478e:	bf00      	nop

08014790 <rclc_publisher_init_default>:
 8014790:	2a00      	cmp	r2, #0
 8014792:	bf18      	it	ne
 8014794:	2b00      	cmpne	r3, #0
 8014796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801479a:	bf0c      	ite	eq
 801479c:	2501      	moveq	r5, #1
 801479e:	2500      	movne	r5, #0
 80147a0:	4604      	mov	r4, r0
 80147a2:	b0a0      	sub	sp, #128	@ 0x80
 80147a4:	2900      	cmp	r1, #0
 80147a6:	bf14      	ite	ne
 80147a8:	4628      	movne	r0, r5
 80147aa:	f045 0001 	orreq.w	r0, r5, #1
 80147ae:	bb18      	cbnz	r0, 80147f8 <rclc_publisher_init_default+0x68>
 80147b0:	b314      	cbz	r4, 80147f8 <rclc_publisher_init_default+0x68>
 80147b2:	f10d 0810 	add.w	r8, sp, #16
 80147b6:	461f      	mov	r7, r3
 80147b8:	4616      	mov	r6, r2
 80147ba:	460d      	mov	r5, r1
 80147bc:	f7ff f876 	bl	80138ac <rcl_get_zero_initialized_publisher>
 80147c0:	6020      	str	r0, [r4, #0]
 80147c2:	4640      	mov	r0, r8
 80147c4:	f7ff f910 	bl	80139e8 <rcl_publisher_get_default_options>
 80147c8:	2250      	movs	r2, #80	@ 0x50
 80147ca:	490d      	ldr	r1, [pc, #52]	@ (8014800 <rclc_publisher_init_default+0x70>)
 80147cc:	4640      	mov	r0, r8
 80147ce:	f00d fed0 	bl	8022572 <memcpy>
 80147d2:	463b      	mov	r3, r7
 80147d4:	4632      	mov	r2, r6
 80147d6:	4629      	mov	r1, r5
 80147d8:	4620      	mov	r0, r4
 80147da:	f8cd 8000 	str.w	r8, [sp]
 80147de:	f7ff f86b 	bl	80138b8 <rcl_publisher_init>
 80147e2:	b910      	cbnz	r0, 80147ea <rclc_publisher_init_default+0x5a>
 80147e4:	b020      	add	sp, #128	@ 0x80
 80147e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147ea:	9003      	str	r0, [sp, #12]
 80147ec:	f000 f8ac 	bl	8014948 <rcutils_reset_error>
 80147f0:	9803      	ldr	r0, [sp, #12]
 80147f2:	b020      	add	sp, #128	@ 0x80
 80147f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147f8:	200b      	movs	r0, #11
 80147fa:	b020      	add	sp, #128	@ 0x80
 80147fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014800:	08026310 	.word	0x08026310

08014804 <rclc_subscription_init_default>:
 8014804:	2a00      	cmp	r2, #0
 8014806:	bf18      	it	ne
 8014808:	2b00      	cmpne	r3, #0
 801480a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801480e:	bf0c      	ite	eq
 8014810:	2501      	moveq	r5, #1
 8014812:	2500      	movne	r5, #0
 8014814:	4604      	mov	r4, r0
 8014816:	b0a2      	sub	sp, #136	@ 0x88
 8014818:	2900      	cmp	r1, #0
 801481a:	bf14      	ite	ne
 801481c:	4628      	movne	r0, r5
 801481e:	f045 0001 	orreq.w	r0, r5, #1
 8014822:	bb18      	cbnz	r0, 801486c <rclc_subscription_init_default+0x68>
 8014824:	b314      	cbz	r4, 801486c <rclc_subscription_init_default+0x68>
 8014826:	f10d 0810 	add.w	r8, sp, #16
 801482a:	461f      	mov	r7, r3
 801482c:	4616      	mov	r6, r2
 801482e:	460d      	mov	r5, r1
 8014830:	f005 fe02 	bl	801a438 <rcl_get_zero_initialized_subscription>
 8014834:	6020      	str	r0, [r4, #0]
 8014836:	4640      	mov	r0, r8
 8014838:	f005 feae 	bl	801a598 <rcl_subscription_get_default_options>
 801483c:	2250      	movs	r2, #80	@ 0x50
 801483e:	490d      	ldr	r1, [pc, #52]	@ (8014874 <rclc_subscription_init_default+0x70>)
 8014840:	4640      	mov	r0, r8
 8014842:	f00d fe96 	bl	8022572 <memcpy>
 8014846:	463b      	mov	r3, r7
 8014848:	4632      	mov	r2, r6
 801484a:	4629      	mov	r1, r5
 801484c:	4620      	mov	r0, r4
 801484e:	f8cd 8000 	str.w	r8, [sp]
 8014852:	f005 fdf7 	bl	801a444 <rcl_subscription_init>
 8014856:	b910      	cbnz	r0, 801485e <rclc_subscription_init_default+0x5a>
 8014858:	b022      	add	sp, #136	@ 0x88
 801485a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801485e:	9003      	str	r0, [sp, #12]
 8014860:	f000 f872 	bl	8014948 <rcutils_reset_error>
 8014864:	9803      	ldr	r0, [sp, #12]
 8014866:	b022      	add	sp, #136	@ 0x88
 8014868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801486c:	200b      	movs	r0, #11
 801486e:	b022      	add	sp, #136	@ 0x88
 8014870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014874:	08026360 	.word	0x08026360

08014878 <__default_zero_allocate>:
 8014878:	f00c bc36 	b.w	80210e8 <calloc>

0801487c <__default_reallocate>:
 801487c:	f00c bdd4 	b.w	8021428 <realloc>

08014880 <__default_deallocate>:
 8014880:	f00c bcb0 	b.w	80211e4 <free>

08014884 <__default_allocate>:
 8014884:	f00c bca6 	b.w	80211d4 <malloc>

08014888 <rcutils_get_zero_initialized_allocator>:
 8014888:	b510      	push	{r4, lr}
 801488a:	4c05      	ldr	r4, [pc, #20]	@ (80148a0 <rcutils_get_zero_initialized_allocator+0x18>)
 801488c:	4686      	mov	lr, r0
 801488e:	4684      	mov	ip, r0
 8014890:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014892:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014896:	6823      	ldr	r3, [r4, #0]
 8014898:	4670      	mov	r0, lr
 801489a:	f8cc 3000 	str.w	r3, [ip]
 801489e:	bd10      	pop	{r4, pc}
 80148a0:	080263b0 	.word	0x080263b0

080148a4 <rcutils_get_default_allocator>:
 80148a4:	b510      	push	{r4, lr}
 80148a6:	4c05      	ldr	r4, [pc, #20]	@ (80148bc <rcutils_get_default_allocator+0x18>)
 80148a8:	4686      	mov	lr, r0
 80148aa:	4684      	mov	ip, r0
 80148ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80148ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80148b2:	6823      	ldr	r3, [r4, #0]
 80148b4:	4670      	mov	r0, lr
 80148b6:	f8cc 3000 	str.w	r3, [ip]
 80148ba:	bd10      	pop	{r4, pc}
 80148bc:	200003a4 	.word	0x200003a4

080148c0 <rcutils_set_default_allocator>:
 80148c0:	b1a8      	cbz	r0, 80148ee <rcutils_set_default_allocator+0x2e>
 80148c2:	6802      	ldr	r2, [r0, #0]
 80148c4:	b1a2      	cbz	r2, 80148f0 <rcutils_set_default_allocator+0x30>
 80148c6:	6841      	ldr	r1, [r0, #4]
 80148c8:	b1a1      	cbz	r1, 80148f4 <rcutils_set_default_allocator+0x34>
 80148ca:	b410      	push	{r4}
 80148cc:	68c4      	ldr	r4, [r0, #12]
 80148ce:	b164      	cbz	r4, 80148ea <rcutils_set_default_allocator+0x2a>
 80148d0:	6880      	ldr	r0, [r0, #8]
 80148d2:	b138      	cbz	r0, 80148e4 <rcutils_set_default_allocator+0x24>
 80148d4:	4b08      	ldr	r3, [pc, #32]	@ (80148f8 <rcutils_set_default_allocator+0x38>)
 80148d6:	601a      	str	r2, [r3, #0]
 80148d8:	2200      	movs	r2, #0
 80148da:	e9c3 1001 	strd	r1, r0, [r3, #4]
 80148de:	2001      	movs	r0, #1
 80148e0:	e9c3 4203 	strd	r4, r2, [r3, #12]
 80148e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80148e8:	4770      	bx	lr
 80148ea:	4620      	mov	r0, r4
 80148ec:	e7fa      	b.n	80148e4 <rcutils_set_default_allocator+0x24>
 80148ee:	4770      	bx	lr
 80148f0:	4610      	mov	r0, r2
 80148f2:	4770      	bx	lr
 80148f4:	4608      	mov	r0, r1
 80148f6:	4770      	bx	lr
 80148f8:	200003a4 	.word	0x200003a4

080148fc <rcutils_allocator_is_valid>:
 80148fc:	b158      	cbz	r0, 8014916 <rcutils_allocator_is_valid+0x1a>
 80148fe:	6803      	ldr	r3, [r0, #0]
 8014900:	b143      	cbz	r3, 8014914 <rcutils_allocator_is_valid+0x18>
 8014902:	6843      	ldr	r3, [r0, #4]
 8014904:	b133      	cbz	r3, 8014914 <rcutils_allocator_is_valid+0x18>
 8014906:	68c3      	ldr	r3, [r0, #12]
 8014908:	b123      	cbz	r3, 8014914 <rcutils_allocator_is_valid+0x18>
 801490a:	6880      	ldr	r0, [r0, #8]
 801490c:	3800      	subs	r0, #0
 801490e:	bf18      	it	ne
 8014910:	2001      	movne	r0, #1
 8014912:	4770      	bx	lr
 8014914:	4618      	mov	r0, r3
 8014916:	4770      	bx	lr

08014918 <rcutils_get_error_string>:
 8014918:	4b06      	ldr	r3, [pc, #24]	@ (8014934 <rcutils_get_error_string+0x1c>)
 801491a:	781b      	ldrb	r3, [r3, #0]
 801491c:	b13b      	cbz	r3, 801492e <rcutils_get_error_string+0x16>
 801491e:	4b06      	ldr	r3, [pc, #24]	@ (8014938 <rcutils_get_error_string+0x20>)
 8014920:	781a      	ldrb	r2, [r3, #0]
 8014922:	b90a      	cbnz	r2, 8014928 <rcutils_get_error_string+0x10>
 8014924:	2201      	movs	r2, #1
 8014926:	701a      	strb	r2, [r3, #0]
 8014928:	4b04      	ldr	r3, [pc, #16]	@ (801493c <rcutils_get_error_string+0x24>)
 801492a:	7818      	ldrb	r0, [r3, #0]
 801492c:	4770      	bx	lr
 801492e:	4b04      	ldr	r3, [pc, #16]	@ (8014940 <rcutils_get_error_string+0x28>)
 8014930:	7818      	ldrb	r0, [r3, #0]
 8014932:	4770      	bx	lr
 8014934:	20023aa8 	.word	0x20023aa8
 8014938:	20023aad 	.word	0x20023aad
 801493c:	20023aac 	.word	0x20023aac
 8014940:	08025958 	.word	0x08025958
 8014944:	00000000 	.word	0x00000000

08014948 <rcutils_reset_error>:
 8014948:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8014968 <rcutils_reset_error+0x20>
 801494c:	2300      	movs	r3, #0
 801494e:	4a08      	ldr	r2, [pc, #32]	@ (8014970 <rcutils_reset_error+0x28>)
 8014950:	4808      	ldr	r0, [pc, #32]	@ (8014974 <rcutils_reset_error+0x2c>)
 8014952:	8013      	strh	r3, [r2, #0]
 8014954:	4908      	ldr	r1, [pc, #32]	@ (8014978 <rcutils_reset_error+0x30>)
 8014956:	7003      	strb	r3, [r0, #0]
 8014958:	700b      	strb	r3, [r1, #0]
 801495a:	ed82 7b02 	vstr	d7, [r2, #8]
 801495e:	4a07      	ldr	r2, [pc, #28]	@ (801497c <rcutils_reset_error+0x34>)
 8014960:	7013      	strb	r3, [r2, #0]
 8014962:	4770      	bx	lr
 8014964:	f3af 8000 	nop.w
	...
 8014970:	20023ab0 	.word	0x20023ab0
 8014974:	20023aad 	.word	0x20023aad
 8014978:	20023aac 	.word	0x20023aac
 801497c:	20023aa8 	.word	0x20023aa8

08014980 <rcutils_system_time_now>:
 8014980:	b310      	cbz	r0, 80149c8 <rcutils_system_time_now+0x48>
 8014982:	b570      	push	{r4, r5, r6, lr}
 8014984:	b084      	sub	sp, #16
 8014986:	4604      	mov	r4, r0
 8014988:	2001      	movs	r0, #1
 801498a:	4669      	mov	r1, sp
 801498c:	f7f1 fc58 	bl	8006240 <clock_gettime>
 8014990:	2800      	cmp	r0, #0
 8014992:	db16      	blt.n	80149c2 <rcutils_system_time_now+0x42>
 8014994:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014998:	2a00      	cmp	r2, #0
 801499a:	db12      	blt.n	80149c2 <rcutils_system_time_now+0x42>
 801499c:	ea53 0102 	orrs.w	r1, r3, r2
 80149a0:	9d02      	ldr	r5, [sp, #8]
 80149a2:	d101      	bne.n	80149a8 <rcutils_system_time_now+0x28>
 80149a4:	2d00      	cmp	r5, #0
 80149a6:	db0c      	blt.n	80149c2 <rcutils_system_time_now+0x42>
 80149a8:	4e08      	ldr	r6, [pc, #32]	@ (80149cc <rcutils_system_time_now+0x4c>)
 80149aa:	2000      	movs	r0, #0
 80149ac:	fba3 3106 	umull	r3, r1, r3, r6
 80149b0:	195b      	adds	r3, r3, r5
 80149b2:	fb06 1202 	mla	r2, r6, r2, r1
 80149b6:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 80149ba:	e9c4 3200 	strd	r3, r2, [r4]
 80149be:	b004      	add	sp, #16
 80149c0:	bd70      	pop	{r4, r5, r6, pc}
 80149c2:	2002      	movs	r0, #2
 80149c4:	b004      	add	sp, #16
 80149c6:	bd70      	pop	{r4, r5, r6, pc}
 80149c8:	200b      	movs	r0, #11
 80149ca:	4770      	bx	lr
 80149cc:	3b9aca00 	.word	0x3b9aca00

080149d0 <rcutils_steady_time_now>:
 80149d0:	b310      	cbz	r0, 8014a18 <rcutils_steady_time_now+0x48>
 80149d2:	b570      	push	{r4, r5, r6, lr}
 80149d4:	b084      	sub	sp, #16
 80149d6:	4604      	mov	r4, r0
 80149d8:	2000      	movs	r0, #0
 80149da:	4669      	mov	r1, sp
 80149dc:	f7f1 fc30 	bl	8006240 <clock_gettime>
 80149e0:	2800      	cmp	r0, #0
 80149e2:	db16      	blt.n	8014a12 <rcutils_steady_time_now+0x42>
 80149e4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80149e8:	2a00      	cmp	r2, #0
 80149ea:	db12      	blt.n	8014a12 <rcutils_steady_time_now+0x42>
 80149ec:	ea53 0102 	orrs.w	r1, r3, r2
 80149f0:	9d02      	ldr	r5, [sp, #8]
 80149f2:	d101      	bne.n	80149f8 <rcutils_steady_time_now+0x28>
 80149f4:	2d00      	cmp	r5, #0
 80149f6:	db0c      	blt.n	8014a12 <rcutils_steady_time_now+0x42>
 80149f8:	4e08      	ldr	r6, [pc, #32]	@ (8014a1c <rcutils_steady_time_now+0x4c>)
 80149fa:	2000      	movs	r0, #0
 80149fc:	fba3 3106 	umull	r3, r1, r3, r6
 8014a00:	195b      	adds	r3, r3, r5
 8014a02:	fb06 1202 	mla	r2, r6, r2, r1
 8014a06:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8014a0a:	e9c4 3200 	strd	r3, r2, [r4]
 8014a0e:	b004      	add	sp, #16
 8014a10:	bd70      	pop	{r4, r5, r6, pc}
 8014a12:	2002      	movs	r0, #2
 8014a14:	b004      	add	sp, #16
 8014a16:	bd70      	pop	{r4, r5, r6, pc}
 8014a18:	200b      	movs	r0, #11
 8014a1a:	4770      	bx	lr
 8014a1c:	3b9aca00 	.word	0x3b9aca00

08014a20 <rmw_get_default_publisher_options>:
 8014a20:	2200      	movs	r2, #0
 8014a22:	6002      	str	r2, [r0, #0]
 8014a24:	7102      	strb	r2, [r0, #4]
 8014a26:	4770      	bx	lr

08014a28 <rmw_uros_set_custom_transport>:
 8014a28:	b470      	push	{r4, r5, r6}
 8014a2a:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 8014a2e:	b162      	cbz	r2, 8014a4a <rmw_uros_set_custom_transport+0x22>
 8014a30:	b15b      	cbz	r3, 8014a4a <rmw_uros_set_custom_transport+0x22>
 8014a32:	b155      	cbz	r5, 8014a4a <rmw_uros_set_custom_transport+0x22>
 8014a34:	b14e      	cbz	r6, 8014a4a <rmw_uros_set_custom_transport+0x22>
 8014a36:	4c06      	ldr	r4, [pc, #24]	@ (8014a50 <rmw_uros_set_custom_transport+0x28>)
 8014a38:	7020      	strb	r0, [r4, #0]
 8014a3a:	2000      	movs	r0, #0
 8014a3c:	6166      	str	r6, [r4, #20]
 8014a3e:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8014a42:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8014a46:	bc70      	pop	{r4, r5, r6}
 8014a48:	4770      	bx	lr
 8014a4a:	200b      	movs	r0, #11
 8014a4c:	bc70      	pop	{r4, r5, r6}
 8014a4e:	4770      	bx	lr
 8014a50:	20023ac0 	.word	0x20023ac0

08014a54 <flush_session>:
 8014a54:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 8014a56:	f002 bd31 	b.w	80174bc <uxr_run_session_until_confirm_delivery>
 8014a5a:	bf00      	nop

08014a5c <rmw_publish>:
 8014a5c:	2800      	cmp	r0, #0
 8014a5e:	d053      	beq.n	8014b08 <rmw_publish+0xac>
 8014a60:	b570      	push	{r4, r5, r6, lr}
 8014a62:	460d      	mov	r5, r1
 8014a64:	b08e      	sub	sp, #56	@ 0x38
 8014a66:	2900      	cmp	r1, #0
 8014a68:	d04b      	beq.n	8014b02 <rmw_publish+0xa6>
 8014a6a:	4604      	mov	r4, r0
 8014a6c:	6800      	ldr	r0, [r0, #0]
 8014a6e:	f000 fd17 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 8014a72:	2800      	cmp	r0, #0
 8014a74:	d045      	beq.n	8014b02 <rmw_publish+0xa6>
 8014a76:	6866      	ldr	r6, [r4, #4]
 8014a78:	2e00      	cmp	r6, #0
 8014a7a:	d042      	beq.n	8014b02 <rmw_publish+0xa6>
 8014a7c:	69b4      	ldr	r4, [r6, #24]
 8014a7e:	4628      	mov	r0, r5
 8014a80:	6923      	ldr	r3, [r4, #16]
 8014a82:	4798      	blx	r3
 8014a84:	69f3      	ldr	r3, [r6, #28]
 8014a86:	9005      	str	r0, [sp, #20]
 8014a88:	b113      	cbz	r3, 8014a90 <rmw_publish+0x34>
 8014a8a:	a805      	add	r0, sp, #20
 8014a8c:	4798      	blx	r3
 8014a8e:	9805      	ldr	r0, [sp, #20]
 8014a90:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8014a94:	691b      	ldr	r3, [r3, #16]
 8014a96:	9000      	str	r0, [sp, #0]
 8014a98:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8014a9c:	6972      	ldr	r2, [r6, #20]
 8014a9e:	ab06      	add	r3, sp, #24
 8014aa0:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 8014aa2:	f003 faed 	bl	8018080 <uxr_prepare_output_stream>
 8014aa6:	b1d8      	cbz	r0, 8014ae0 <rmw_publish+0x84>
 8014aa8:	68a3      	ldr	r3, [r4, #8]
 8014aaa:	a906      	add	r1, sp, #24
 8014aac:	4628      	mov	r0, r5
 8014aae:	4798      	blx	r3
 8014ab0:	6a33      	ldr	r3, [r6, #32]
 8014ab2:	4604      	mov	r4, r0
 8014ab4:	b10b      	cbz	r3, 8014aba <rmw_publish+0x5e>
 8014ab6:	a806      	add	r0, sp, #24
 8014ab8:	4798      	blx	r3
 8014aba:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 8014abe:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 8014ac2:	2b01      	cmp	r3, #1
 8014ac4:	6910      	ldr	r0, [r2, #16]
 8014ac6:	d021      	beq.n	8014b0c <rmw_publish+0xb0>
 8014ac8:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 8014aca:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014ace:	f002 fcf5 	bl	80174bc <uxr_run_session_until_confirm_delivery>
 8014ad2:	4004      	ands	r4, r0
 8014ad4:	b2e4      	uxtb	r4, r4
 8014ad6:	f084 0001 	eor.w	r0, r4, #1
 8014ada:	b2c0      	uxtb	r0, r0
 8014adc:	b00e      	add	sp, #56	@ 0x38
 8014ade:	bd70      	pop	{r4, r5, r6, pc}
 8014ae0:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8014ae4:	6918      	ldr	r0, [r3, #16]
 8014ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8014b18 <rmw_publish+0xbc>)
 8014ae8:	9602      	str	r6, [sp, #8]
 8014aea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014aee:	9301      	str	r3, [sp, #4]
 8014af0:	9b05      	ldr	r3, [sp, #20]
 8014af2:	9300      	str	r3, [sp, #0]
 8014af4:	ab06      	add	r3, sp, #24
 8014af6:	6972      	ldr	r2, [r6, #20]
 8014af8:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 8014afa:	f003 faf1 	bl	80180e0 <uxr_prepare_output_stream_fragmented>
 8014afe:	2800      	cmp	r0, #0
 8014b00:	d1d2      	bne.n	8014aa8 <rmw_publish+0x4c>
 8014b02:	2001      	movs	r0, #1
 8014b04:	b00e      	add	sp, #56	@ 0x38
 8014b06:	bd70      	pop	{r4, r5, r6, pc}
 8014b08:	2001      	movs	r0, #1
 8014b0a:	4770      	bx	lr
 8014b0c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014b10:	f002 f926 	bl	8016d60 <uxr_flash_output_streams>
 8014b14:	e7df      	b.n	8014ad6 <rmw_publish+0x7a>
 8014b16:	bf00      	nop
 8014b18:	08014a55 	.word	0x08014a55

08014b1c <rmw_create_publisher>:
 8014b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b20:	b087      	sub	sp, #28
 8014b22:	2900      	cmp	r1, #0
 8014b24:	f000 80cc 	beq.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b28:	4604      	mov	r4, r0
 8014b2a:	2800      	cmp	r0, #0
 8014b2c:	f000 80c8 	beq.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b30:	4615      	mov	r5, r2
 8014b32:	6800      	ldr	r0, [r0, #0]
 8014b34:	460e      	mov	r6, r1
 8014b36:	461f      	mov	r7, r3
 8014b38:	f000 fcb2 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 8014b3c:	2d00      	cmp	r5, #0
 8014b3e:	f000 80bf 	beq.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b42:	f080 0001 	eor.w	r0, r0, #1
 8014b46:	b2c0      	uxtb	r0, r0
 8014b48:	2800      	cmp	r0, #0
 8014b4a:	f040 80b9 	bne.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b4e:	782b      	ldrb	r3, [r5, #0]
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	f000 80b5 	beq.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b56:	2f00      	cmp	r7, #0
 8014b58:	f000 80b2 	beq.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b5c:	485b      	ldr	r0, [pc, #364]	@ (8014ccc <rmw_create_publisher+0x1b0>)
 8014b5e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8014b62:	f008 f8cd 	bl	801cd00 <get_memory>
 8014b66:	2800      	cmp	r0, #0
 8014b68:	f000 80aa 	beq.w	8014cc0 <rmw_create_publisher+0x1a4>
 8014b6c:	6884      	ldr	r4, [r0, #8]
 8014b6e:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 8014b72:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 8014b76:	f008 f949 	bl	801ce0c <rmw_get_implementation_identifier>
 8014b7a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8014b7e:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 8014b82:	4628      	mov	r0, r5
 8014b84:	f7eb fba4 	bl	80002d0 <strlen>
 8014b88:	3001      	adds	r0, #1
 8014b8a:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 8014b8e:	283c      	cmp	r0, #60	@ 0x3c
 8014b90:	f200 808f 	bhi.w	8014cb2 <rmw_create_publisher+0x196>
 8014b94:	462b      	mov	r3, r5
 8014b96:	4a4e      	ldr	r2, [pc, #312]	@ (8014cd0 <rmw_create_publisher+0x1b4>)
 8014b98:	213c      	movs	r1, #60	@ 0x3c
 8014b9a:	4650      	mov	r0, sl
 8014b9c:	f00d fa76 	bl	802208c <sniprintf>
 8014ba0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8014ba4:	4639      	mov	r1, r7
 8014ba6:	2250      	movs	r2, #80	@ 0x50
 8014ba8:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8014baa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014bae:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 8014bb2:	f00d fcde 	bl	8022572 <memcpy>
 8014bb6:	7a3b      	ldrb	r3, [r7, #8]
 8014bb8:	4630      	mov	r0, r6
 8014bba:	4946      	ldr	r1, [pc, #280]	@ (8014cd4 <rmw_create_publisher+0x1b8>)
 8014bbc:	2b02      	cmp	r3, #2
 8014bbe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014bc2:	bf0c      	ite	eq
 8014bc4:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 8014bc8:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 8014bcc:	67a3      	str	r3, [r4, #120]	@ 0x78
 8014bce:	2300      	movs	r3, #0
 8014bd0:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8014bd4:	f000 fc72 	bl	80154bc <get_message_typesupport_handle>
 8014bd8:	2800      	cmp	r0, #0
 8014bda:	d06a      	beq.n	8014cb2 <rmw_create_publisher+0x196>
 8014bdc:	6842      	ldr	r2, [r0, #4]
 8014bde:	61a2      	str	r2, [r4, #24]
 8014be0:	2a00      	cmp	r2, #0
 8014be2:	d066      	beq.n	8014cb2 <rmw_create_publisher+0x196>
 8014be4:	4629      	mov	r1, r5
 8014be6:	463b      	mov	r3, r7
 8014be8:	4648      	mov	r0, r9
 8014bea:	f008 fb75 	bl	801d2d8 <create_topic>
 8014bee:	6260      	str	r0, [r4, #36]	@ 0x24
 8014bf0:	2800      	cmp	r0, #0
 8014bf2:	d062      	beq.n	8014cba <rmw_create_publisher+0x19e>
 8014bf4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014bf8:	2103      	movs	r1, #3
 8014bfa:	2506      	movs	r5, #6
 8014bfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014c00:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 8014c04:	1c42      	adds	r2, r0, #1
 8014c06:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 8014c0a:	f001 ff67 	bl	8016adc <uxr_object_id>
 8014c0e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8014c12:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014c16:	6120      	str	r0, [r4, #16]
 8014c18:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8014c1c:	6910      	ldr	r0, [r2, #16]
 8014c1e:	9500      	str	r5, [sp, #0]
 8014c20:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014c24:	6819      	ldr	r1, [r3, #0]
 8014c26:	6922      	ldr	r2, [r4, #16]
 8014c28:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8014c2c:	f001 fe2e 	bl	801688c <uxr_buffer_create_publisher_bin>
 8014c30:	4602      	mov	r2, r0
 8014c32:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8014c36:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8014c3a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8014c3e:	f000 fbad 	bl	801539c <run_xrce_session>
 8014c42:	b3b0      	cbz	r0, 8014cb2 <rmw_create_publisher+0x196>
 8014c44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014c48:	2105      	movs	r1, #5
 8014c4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014c4e:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 8014c52:	1c42      	adds	r2, r0, #1
 8014c54:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 8014c58:	f001 ff40 	bl	8016adc <uxr_object_id>
 8014c5c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014c60:	4639      	mov	r1, r7
 8014c62:	af04      	add	r7, sp, #16
 8014c64:	691e      	ldr	r6, [r3, #16]
 8014c66:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014c6a:	6160      	str	r0, [r4, #20]
 8014c6c:	4638      	mov	r0, r7
 8014c6e:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 8014c72:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 8014c76:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8014c7a:	f000 fbad 	bl	80153d8 <convert_qos_profile>
 8014c7e:	9503      	str	r5, [sp, #12]
 8014c80:	e897 0003 	ldmia.w	r7, {r0, r1}
 8014c84:	9001      	str	r0, [sp, #4]
 8014c86:	4630      	mov	r0, r6
 8014c88:	f8ad 1008 	strh.w	r1, [sp, #8]
 8014c8c:	f8db 3010 	ldr.w	r3, [fp, #16]
 8014c90:	9300      	str	r3, [sp, #0]
 8014c92:	f8da 1000 	ldr.w	r1, [sl]
 8014c96:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8014c9a:	f001 fe55 	bl	8016948 <uxr_buffer_create_datawriter_bin>
 8014c9e:	4602      	mov	r2, r0
 8014ca0:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8014ca4:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8014ca8:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8014cac:	f000 fb76 	bl	801539c <run_xrce_session>
 8014cb0:	b940      	cbnz	r0, 8014cc4 <rmw_create_publisher+0x1a8>
 8014cb2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8014cb4:	b108      	cbz	r0, 8014cba <rmw_create_publisher+0x19e>
 8014cb6:	f000 fa65 	bl	8015184 <rmw_uxrce_fini_topic_memory>
 8014cba:	4640      	mov	r0, r8
 8014cbc:	f000 fa0a 	bl	80150d4 <rmw_uxrce_fini_publisher_memory>
 8014cc0:	f04f 0800 	mov.w	r8, #0
 8014cc4:	4640      	mov	r0, r8
 8014cc6:	b007      	add	sp, #28
 8014cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ccc:	20026db0 	.word	0x20026db0
 8014cd0:	0802596c 	.word	0x0802596c
 8014cd4:	080257dc 	.word	0x080257dc

08014cd8 <rmw_publisher_get_actual_qos>:
 8014cd8:	b179      	cbz	r1, 8014cfa <rmw_publisher_get_actual_qos+0x22>
 8014cda:	4603      	mov	r3, r0
 8014cdc:	b510      	push	{r4, lr}
 8014cde:	fab0 f480 	clz	r4, r0
 8014ce2:	0964      	lsrs	r4, r4, #5
 8014ce4:	b138      	cbz	r0, 8014cf6 <rmw_publisher_get_actual_qos+0x1e>
 8014ce6:	4608      	mov	r0, r1
 8014ce8:	6859      	ldr	r1, [r3, #4]
 8014cea:	2250      	movs	r2, #80	@ 0x50
 8014cec:	3128      	adds	r1, #40	@ 0x28
 8014cee:	f00d fc40 	bl	8022572 <memcpy>
 8014cf2:	4620      	mov	r0, r4
 8014cf4:	bd10      	pop	{r4, pc}
 8014cf6:	200b      	movs	r0, #11
 8014cf8:	bd10      	pop	{r4, pc}
 8014cfa:	200b      	movs	r0, #11
 8014cfc:	4770      	bx	lr
 8014cfe:	bf00      	nop

08014d00 <rmw_destroy_publisher>:
 8014d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d02:	b128      	cbz	r0, 8014d10 <rmw_destroy_publisher+0x10>
 8014d04:	4604      	mov	r4, r0
 8014d06:	6800      	ldr	r0, [r0, #0]
 8014d08:	460d      	mov	r5, r1
 8014d0a:	f000 fbc9 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 8014d0e:	b910      	cbnz	r0, 8014d16 <rmw_destroy_publisher+0x16>
 8014d10:	2401      	movs	r4, #1
 8014d12:	4620      	mov	r0, r4
 8014d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d16:	6863      	ldr	r3, [r4, #4]
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d0f9      	beq.n	8014d10 <rmw_destroy_publisher+0x10>
 8014d1c:	2d00      	cmp	r5, #0
 8014d1e:	d0f7      	beq.n	8014d10 <rmw_destroy_publisher+0x10>
 8014d20:	6828      	ldr	r0, [r5, #0]
 8014d22:	f000 fbbd 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 8014d26:	2800      	cmp	r0, #0
 8014d28:	d0f2      	beq.n	8014d10 <rmw_destroy_publisher+0x10>
 8014d2a:	686c      	ldr	r4, [r5, #4]
 8014d2c:	2c00      	cmp	r4, #0
 8014d2e:	d0ef      	beq.n	8014d10 <rmw_destroy_publisher+0x10>
 8014d30:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8014d32:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 8014d36:	f008 fb23 	bl	801d380 <destroy_topic>
 8014d3a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014d3e:	6962      	ldr	r2, [r4, #20]
 8014d40:	6918      	ldr	r0, [r3, #16]
 8014d42:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014d46:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014d4a:	6819      	ldr	r1, [r3, #0]
 8014d4c:	f001 fcee 	bl	801672c <uxr_buffer_delete_entity>
 8014d50:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014d54:	6922      	ldr	r2, [r4, #16]
 8014d56:	4604      	mov	r4, r0
 8014d58:	6918      	ldr	r0, [r3, #16]
 8014d5a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014d5e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014d62:	6819      	ldr	r1, [r3, #0]
 8014d64:	f001 fce2 	bl	801672c <uxr_buffer_delete_entity>
 8014d68:	4606      	mov	r6, r0
 8014d6a:	6938      	ldr	r0, [r7, #16]
 8014d6c:	4622      	mov	r2, r4
 8014d6e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014d72:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8014d76:	f000 fb11 	bl	801539c <run_xrce_session>
 8014d7a:	4604      	mov	r4, r0
 8014d7c:	6938      	ldr	r0, [r7, #16]
 8014d7e:	4632      	mov	r2, r6
 8014d80:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014d84:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8014d88:	f000 fb08 	bl	801539c <run_xrce_session>
 8014d8c:	4603      	mov	r3, r0
 8014d8e:	4628      	mov	r0, r5
 8014d90:	401c      	ands	r4, r3
 8014d92:	f084 0401 	eor.w	r4, r4, #1
 8014d96:	b2e4      	uxtb	r4, r4
 8014d98:	0064      	lsls	r4, r4, #1
 8014d9a:	f000 f99b 	bl	80150d4 <rmw_uxrce_fini_publisher_memory>
 8014d9e:	e7b8      	b.n	8014d12 <rmw_destroy_publisher+0x12>

08014da0 <rmw_uros_epoch_millis>:
 8014da0:	4b05      	ldr	r3, [pc, #20]	@ (8014db8 <rmw_uros_epoch_millis+0x18>)
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	b123      	cbz	r3, 8014db0 <rmw_uros_epoch_millis+0x10>
 8014da6:	6898      	ldr	r0, [r3, #8]
 8014da8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014dac:	f001 bfbc 	b.w	8016d28 <uxr_epoch_millis>
 8014db0:	2000      	movs	r0, #0
 8014db2:	2100      	movs	r1, #0
 8014db4:	4770      	bx	lr
 8014db6:	bf00      	nop
 8014db8:	20028420 	.word	0x20028420

08014dbc <rmw_uros_epoch_nanos>:
 8014dbc:	4b05      	ldr	r3, [pc, #20]	@ (8014dd4 <rmw_uros_epoch_nanos+0x18>)
 8014dbe:	681b      	ldr	r3, [r3, #0]
 8014dc0:	b123      	cbz	r3, 8014dcc <rmw_uros_epoch_nanos+0x10>
 8014dc2:	6898      	ldr	r0, [r3, #8]
 8014dc4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014dc8:	f001 bfc0 	b.w	8016d4c <uxr_epoch_nanos>
 8014dcc:	2000      	movs	r0, #0
 8014dce:	2100      	movs	r1, #0
 8014dd0:	4770      	bx	lr
 8014dd2:	bf00      	nop
 8014dd4:	20028420 	.word	0x20028420

08014dd8 <rmw_uxrce_init_service_memory>:
 8014dd8:	b1e2      	cbz	r2, 8014e14 <rmw_uxrce_init_service_memory+0x3c>
 8014dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014dde:	7b05      	ldrb	r5, [r0, #12]
 8014de0:	4606      	mov	r6, r0
 8014de2:	b9ad      	cbnz	r5, 8014e10 <rmw_uxrce_init_service_memory+0x38>
 8014de4:	23c8      	movs	r3, #200	@ 0xc8
 8014de6:	4617      	mov	r7, r2
 8014de8:	460c      	mov	r4, r1
 8014dea:	46a8      	mov	r8, r5
 8014dec:	6083      	str	r3, [r0, #8]
 8014dee:	f240 1301 	movw	r3, #257	@ 0x101
 8014df2:	e9c0 5500 	strd	r5, r5, [r0]
 8014df6:	8183      	strh	r3, [r0, #12]
 8014df8:	3501      	adds	r5, #1
 8014dfa:	4621      	mov	r1, r4
 8014dfc:	4630      	mov	r0, r6
 8014dfe:	f007 ff8f 	bl	801cd20 <put_memory>
 8014e02:	42af      	cmp	r7, r5
 8014e04:	60a4      	str	r4, [r4, #8]
 8014e06:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 8014e0a:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8014e0e:	d1f3      	bne.n	8014df8 <rmw_uxrce_init_service_memory+0x20>
 8014e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e14:	4770      	bx	lr
 8014e16:	bf00      	nop

08014e18 <rmw_uxrce_init_client_memory>:
 8014e18:	b1e2      	cbz	r2, 8014e54 <rmw_uxrce_init_client_memory+0x3c>
 8014e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e1e:	7b05      	ldrb	r5, [r0, #12]
 8014e20:	4606      	mov	r6, r0
 8014e22:	b9ad      	cbnz	r5, 8014e50 <rmw_uxrce_init_client_memory+0x38>
 8014e24:	23c8      	movs	r3, #200	@ 0xc8
 8014e26:	4617      	mov	r7, r2
 8014e28:	460c      	mov	r4, r1
 8014e2a:	46a8      	mov	r8, r5
 8014e2c:	6083      	str	r3, [r0, #8]
 8014e2e:	f240 1301 	movw	r3, #257	@ 0x101
 8014e32:	e9c0 5500 	strd	r5, r5, [r0]
 8014e36:	8183      	strh	r3, [r0, #12]
 8014e38:	3501      	adds	r5, #1
 8014e3a:	4621      	mov	r1, r4
 8014e3c:	4630      	mov	r0, r6
 8014e3e:	f007 ff6f 	bl	801cd20 <put_memory>
 8014e42:	42af      	cmp	r7, r5
 8014e44:	60a4      	str	r4, [r4, #8]
 8014e46:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 8014e4a:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8014e4e:	d1f3      	bne.n	8014e38 <rmw_uxrce_init_client_memory+0x20>
 8014e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e54:	4770      	bx	lr
 8014e56:	bf00      	nop

08014e58 <rmw_uxrce_init_publisher_memory>:
 8014e58:	b1e2      	cbz	r2, 8014e94 <rmw_uxrce_init_publisher_memory+0x3c>
 8014e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e5e:	7b05      	ldrb	r5, [r0, #12]
 8014e60:	4606      	mov	r6, r0
 8014e62:	b9ad      	cbnz	r5, 8014e90 <rmw_uxrce_init_publisher_memory+0x38>
 8014e64:	23d8      	movs	r3, #216	@ 0xd8
 8014e66:	4617      	mov	r7, r2
 8014e68:	460c      	mov	r4, r1
 8014e6a:	46a8      	mov	r8, r5
 8014e6c:	6083      	str	r3, [r0, #8]
 8014e6e:	f240 1301 	movw	r3, #257	@ 0x101
 8014e72:	e9c0 5500 	strd	r5, r5, [r0]
 8014e76:	8183      	strh	r3, [r0, #12]
 8014e78:	3501      	adds	r5, #1
 8014e7a:	4621      	mov	r1, r4
 8014e7c:	4630      	mov	r0, r6
 8014e7e:	f007 ff4f 	bl	801cd20 <put_memory>
 8014e82:	42af      	cmp	r7, r5
 8014e84:	60a4      	str	r4, [r4, #8]
 8014e86:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 8014e8a:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8014e8e:	d1f3      	bne.n	8014e78 <rmw_uxrce_init_publisher_memory+0x20>
 8014e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e94:	4770      	bx	lr
 8014e96:	bf00      	nop

08014e98 <rmw_uxrce_init_subscription_memory>:
 8014e98:	b1e2      	cbz	r2, 8014ed4 <rmw_uxrce_init_subscription_memory+0x3c>
 8014e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e9e:	7b05      	ldrb	r5, [r0, #12]
 8014ea0:	4606      	mov	r6, r0
 8014ea2:	b9ad      	cbnz	r5, 8014ed0 <rmw_uxrce_init_subscription_memory+0x38>
 8014ea4:	23d8      	movs	r3, #216	@ 0xd8
 8014ea6:	4617      	mov	r7, r2
 8014ea8:	460c      	mov	r4, r1
 8014eaa:	46a8      	mov	r8, r5
 8014eac:	6083      	str	r3, [r0, #8]
 8014eae:	f240 1301 	movw	r3, #257	@ 0x101
 8014eb2:	e9c0 5500 	strd	r5, r5, [r0]
 8014eb6:	8183      	strh	r3, [r0, #12]
 8014eb8:	3501      	adds	r5, #1
 8014eba:	4621      	mov	r1, r4
 8014ebc:	4630      	mov	r0, r6
 8014ebe:	f007 ff2f 	bl	801cd20 <put_memory>
 8014ec2:	42af      	cmp	r7, r5
 8014ec4:	60a4      	str	r4, [r4, #8]
 8014ec6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 8014eca:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8014ece:	d1f3      	bne.n	8014eb8 <rmw_uxrce_init_subscription_memory+0x20>
 8014ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ed4:	4770      	bx	lr
 8014ed6:	bf00      	nop

08014ed8 <rmw_uxrce_init_node_memory>:
 8014ed8:	b1e2      	cbz	r2, 8014f14 <rmw_uxrce_init_node_memory+0x3c>
 8014eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ede:	7b05      	ldrb	r5, [r0, #12]
 8014ee0:	4606      	mov	r6, r0
 8014ee2:	b9ad      	cbnz	r5, 8014f10 <rmw_uxrce_init_node_memory+0x38>
 8014ee4:	23a4      	movs	r3, #164	@ 0xa4
 8014ee6:	4617      	mov	r7, r2
 8014ee8:	460c      	mov	r4, r1
 8014eea:	46a8      	mov	r8, r5
 8014eec:	6083      	str	r3, [r0, #8]
 8014eee:	f240 1301 	movw	r3, #257	@ 0x101
 8014ef2:	e9c0 5500 	strd	r5, r5, [r0]
 8014ef6:	8183      	strh	r3, [r0, #12]
 8014ef8:	3501      	adds	r5, #1
 8014efa:	4621      	mov	r1, r4
 8014efc:	4630      	mov	r0, r6
 8014efe:	f007 ff0f 	bl	801cd20 <put_memory>
 8014f02:	42af      	cmp	r7, r5
 8014f04:	60a4      	str	r4, [r4, #8]
 8014f06:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 8014f0a:	f804 8c98 	strb.w	r8, [r4, #-152]
 8014f0e:	d1f3      	bne.n	8014ef8 <rmw_uxrce_init_node_memory+0x20>
 8014f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f14:	4770      	bx	lr
 8014f16:	bf00      	nop

08014f18 <rmw_uxrce_init_session_memory>:
 8014f18:	b1ea      	cbz	r2, 8014f56 <rmw_uxrce_init_session_memory+0x3e>
 8014f1a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014f1e:	7b05      	ldrb	r5, [r0, #12]
 8014f20:	4606      	mov	r6, r0
 8014f22:	b9b5      	cbnz	r5, 8014f52 <rmw_uxrce_init_session_memory+0x3a>
 8014f24:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 8014f28:	f240 1301 	movw	r3, #257	@ 0x101
 8014f2c:	4617      	mov	r7, r2
 8014f2e:	460c      	mov	r4, r1
 8014f30:	46a9      	mov	r9, r5
 8014f32:	f8c0 8008 	str.w	r8, [r0, #8]
 8014f36:	8183      	strh	r3, [r0, #12]
 8014f38:	e9c0 5500 	strd	r5, r5, [r0]
 8014f3c:	3501      	adds	r5, #1
 8014f3e:	4621      	mov	r1, r4
 8014f40:	4630      	mov	r0, r6
 8014f42:	f007 feed 	bl	801cd20 <put_memory>
 8014f46:	42af      	cmp	r7, r5
 8014f48:	60a4      	str	r4, [r4, #8]
 8014f4a:	f884 900c 	strb.w	r9, [r4, #12]
 8014f4e:	4444      	add	r4, r8
 8014f50:	d1f4      	bne.n	8014f3c <rmw_uxrce_init_session_memory+0x24>
 8014f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014f56:	4770      	bx	lr

08014f58 <rmw_uxrce_init_topic_memory>:
 8014f58:	b1e2      	cbz	r2, 8014f94 <rmw_uxrce_init_topic_memory+0x3c>
 8014f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f5e:	7b05      	ldrb	r5, [r0, #12]
 8014f60:	4606      	mov	r6, r0
 8014f62:	b9ad      	cbnz	r5, 8014f90 <rmw_uxrce_init_topic_memory+0x38>
 8014f64:	231c      	movs	r3, #28
 8014f66:	4617      	mov	r7, r2
 8014f68:	460c      	mov	r4, r1
 8014f6a:	46a8      	mov	r8, r5
 8014f6c:	6083      	str	r3, [r0, #8]
 8014f6e:	f240 1301 	movw	r3, #257	@ 0x101
 8014f72:	e9c0 5500 	strd	r5, r5, [r0]
 8014f76:	8183      	strh	r3, [r0, #12]
 8014f78:	3501      	adds	r5, #1
 8014f7a:	4621      	mov	r1, r4
 8014f7c:	4630      	mov	r0, r6
 8014f7e:	f007 fecf 	bl	801cd20 <put_memory>
 8014f82:	42af      	cmp	r7, r5
 8014f84:	60a4      	str	r4, [r4, #8]
 8014f86:	f104 041c 	add.w	r4, r4, #28
 8014f8a:	f804 8c10 	strb.w	r8, [r4, #-16]
 8014f8e:	d1f3      	bne.n	8014f78 <rmw_uxrce_init_topic_memory+0x20>
 8014f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f94:	4770      	bx	lr
 8014f96:	bf00      	nop

08014f98 <rmw_uxrce_init_static_input_buffer_memory>:
 8014f98:	b1ea      	cbz	r2, 8014fd6 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 8014f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f9e:	7b05      	ldrb	r5, [r0, #12]
 8014fa0:	4606      	mov	r6, r0
 8014fa2:	b9b5      	cbnz	r5, 8014fd2 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8014fa4:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 8014fa8:	4617      	mov	r7, r2
 8014faa:	460c      	mov	r4, r1
 8014fac:	46a8      	mov	r8, r5
 8014fae:	6083      	str	r3, [r0, #8]
 8014fb0:	f240 1301 	movw	r3, #257	@ 0x101
 8014fb4:	e9c0 5500 	strd	r5, r5, [r0]
 8014fb8:	8183      	strh	r3, [r0, #12]
 8014fba:	3501      	adds	r5, #1
 8014fbc:	4621      	mov	r1, r4
 8014fbe:	4630      	mov	r0, r6
 8014fc0:	f007 feae 	bl	801cd20 <put_memory>
 8014fc4:	42af      	cmp	r7, r5
 8014fc6:	60a4      	str	r4, [r4, #8]
 8014fc8:	f884 800c 	strb.w	r8, [r4, #12]
 8014fcc:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 8014fd0:	d1f3      	bne.n	8014fba <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8014fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fd6:	4770      	bx	lr

08014fd8 <rmw_uxrce_init_init_options_impl_memory>:
 8014fd8:	b1e2      	cbz	r2, 8015014 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 8014fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fde:	7b05      	ldrb	r5, [r0, #12]
 8014fe0:	4606      	mov	r6, r0
 8014fe2:	b9ad      	cbnz	r5, 8015010 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8014fe4:	232c      	movs	r3, #44	@ 0x2c
 8014fe6:	4617      	mov	r7, r2
 8014fe8:	460c      	mov	r4, r1
 8014fea:	46a8      	mov	r8, r5
 8014fec:	6083      	str	r3, [r0, #8]
 8014fee:	f240 1301 	movw	r3, #257	@ 0x101
 8014ff2:	e9c0 5500 	strd	r5, r5, [r0]
 8014ff6:	8183      	strh	r3, [r0, #12]
 8014ff8:	3501      	adds	r5, #1
 8014ffa:	4621      	mov	r1, r4
 8014ffc:	4630      	mov	r0, r6
 8014ffe:	f007 fe8f 	bl	801cd20 <put_memory>
 8015002:	42af      	cmp	r7, r5
 8015004:	60a4      	str	r4, [r4, #8]
 8015006:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 801500a:	f804 8c20 	strb.w	r8, [r4, #-32]
 801500e:	d1f3      	bne.n	8014ff8 <rmw_uxrce_init_init_options_impl_memory+0x20>
 8015010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015014:	4770      	bx	lr
 8015016:	bf00      	nop

08015018 <rmw_uxrce_init_wait_set_memory>:
 8015018:	b1e2      	cbz	r2, 8015054 <rmw_uxrce_init_wait_set_memory+0x3c>
 801501a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801501e:	7b05      	ldrb	r5, [r0, #12]
 8015020:	4606      	mov	r6, r0
 8015022:	b9ad      	cbnz	r5, 8015050 <rmw_uxrce_init_wait_set_memory+0x38>
 8015024:	231c      	movs	r3, #28
 8015026:	4617      	mov	r7, r2
 8015028:	460c      	mov	r4, r1
 801502a:	46a8      	mov	r8, r5
 801502c:	6083      	str	r3, [r0, #8]
 801502e:	f240 1301 	movw	r3, #257	@ 0x101
 8015032:	e9c0 5500 	strd	r5, r5, [r0]
 8015036:	8183      	strh	r3, [r0, #12]
 8015038:	3501      	adds	r5, #1
 801503a:	4621      	mov	r1, r4
 801503c:	4630      	mov	r0, r6
 801503e:	f007 fe6f 	bl	801cd20 <put_memory>
 8015042:	42af      	cmp	r7, r5
 8015044:	60a4      	str	r4, [r4, #8]
 8015046:	f104 041c 	add.w	r4, r4, #28
 801504a:	f804 8c10 	strb.w	r8, [r4, #-16]
 801504e:	d1f3      	bne.n	8015038 <rmw_uxrce_init_wait_set_memory+0x20>
 8015050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015054:	4770      	bx	lr
 8015056:	bf00      	nop

08015058 <rmw_uxrce_init_guard_condition_memory>:
 8015058:	b1e2      	cbz	r2, 8015094 <rmw_uxrce_init_guard_condition_memory+0x3c>
 801505a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801505e:	7b05      	ldrb	r5, [r0, #12]
 8015060:	4606      	mov	r6, r0
 8015062:	b9ad      	cbnz	r5, 8015090 <rmw_uxrce_init_guard_condition_memory+0x38>
 8015064:	2320      	movs	r3, #32
 8015066:	4617      	mov	r7, r2
 8015068:	460c      	mov	r4, r1
 801506a:	46a8      	mov	r8, r5
 801506c:	6083      	str	r3, [r0, #8]
 801506e:	f240 1301 	movw	r3, #257	@ 0x101
 8015072:	e9c0 5500 	strd	r5, r5, [r0]
 8015076:	8183      	strh	r3, [r0, #12]
 8015078:	3501      	adds	r5, #1
 801507a:	4621      	mov	r1, r4
 801507c:	4630      	mov	r0, r6
 801507e:	f007 fe4f 	bl	801cd20 <put_memory>
 8015082:	42af      	cmp	r7, r5
 8015084:	60a4      	str	r4, [r4, #8]
 8015086:	f104 0420 	add.w	r4, r4, #32
 801508a:	f804 8c14 	strb.w	r8, [r4, #-20]
 801508e:	d1f3      	bne.n	8015078 <rmw_uxrce_init_guard_condition_memory+0x20>
 8015090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015094:	4770      	bx	lr
 8015096:	bf00      	nop

08015098 <rmw_uxrce_fini_session_memory>:
 8015098:	4601      	mov	r1, r0
 801509a:	4801      	ldr	r0, [pc, #4]	@ (80150a0 <rmw_uxrce_fini_session_memory+0x8>)
 801509c:	f007 be40 	b.w	801cd20 <put_memory>
 80150a0:	20028420 	.word	0x20028420

080150a4 <rmw_uxrce_fini_node_memory>:
 80150a4:	b538      	push	{r3, r4, r5, lr}
 80150a6:	4604      	mov	r4, r0
 80150a8:	6800      	ldr	r0, [r0, #0]
 80150aa:	b128      	cbz	r0, 80150b8 <rmw_uxrce_fini_node_memory+0x14>
 80150ac:	4b07      	ldr	r3, [pc, #28]	@ (80150cc <rmw_uxrce_fini_node_memory+0x28>)
 80150ae:	6819      	ldr	r1, [r3, #0]
 80150b0:	f7eb f8ae 	bl	8000210 <strcmp>
 80150b4:	b940      	cbnz	r0, 80150c8 <rmw_uxrce_fini_node_memory+0x24>
 80150b6:	6020      	str	r0, [r4, #0]
 80150b8:	6861      	ldr	r1, [r4, #4]
 80150ba:	b129      	cbz	r1, 80150c8 <rmw_uxrce_fini_node_memory+0x24>
 80150bc:	2500      	movs	r5, #0
 80150be:	4804      	ldr	r0, [pc, #16]	@ (80150d0 <rmw_uxrce_fini_node_memory+0x2c>)
 80150c0:	610d      	str	r5, [r1, #16]
 80150c2:	f007 fe2d 	bl	801cd20 <put_memory>
 80150c6:	6065      	str	r5, [r4, #4]
 80150c8:	bd38      	pop	{r3, r4, r5, pc}
 80150ca:	bf00      	nop
 80150cc:	08026728 	.word	0x08026728
 80150d0:	20026e64 	.word	0x20026e64

080150d4 <rmw_uxrce_fini_publisher_memory>:
 80150d4:	b510      	push	{r4, lr}
 80150d6:	4604      	mov	r4, r0
 80150d8:	6800      	ldr	r0, [r0, #0]
 80150da:	b128      	cbz	r0, 80150e8 <rmw_uxrce_fini_publisher_memory+0x14>
 80150dc:	4b06      	ldr	r3, [pc, #24]	@ (80150f8 <rmw_uxrce_fini_publisher_memory+0x24>)
 80150de:	6819      	ldr	r1, [r3, #0]
 80150e0:	f7eb f896 	bl	8000210 <strcmp>
 80150e4:	b938      	cbnz	r0, 80150f6 <rmw_uxrce_fini_publisher_memory+0x22>
 80150e6:	6020      	str	r0, [r4, #0]
 80150e8:	6861      	ldr	r1, [r4, #4]
 80150ea:	b121      	cbz	r1, 80150f6 <rmw_uxrce_fini_publisher_memory+0x22>
 80150ec:	4803      	ldr	r0, [pc, #12]	@ (80150fc <rmw_uxrce_fini_publisher_memory+0x28>)
 80150ee:	f007 fe17 	bl	801cd20 <put_memory>
 80150f2:	2300      	movs	r3, #0
 80150f4:	6063      	str	r3, [r4, #4]
 80150f6:	bd10      	pop	{r4, pc}
 80150f8:	08026728 	.word	0x08026728
 80150fc:	20026db0 	.word	0x20026db0

08015100 <rmw_uxrce_fini_subscription_memory>:
 8015100:	b510      	push	{r4, lr}
 8015102:	4604      	mov	r4, r0
 8015104:	6800      	ldr	r0, [r0, #0]
 8015106:	b128      	cbz	r0, 8015114 <rmw_uxrce_fini_subscription_memory+0x14>
 8015108:	4b06      	ldr	r3, [pc, #24]	@ (8015124 <rmw_uxrce_fini_subscription_memory+0x24>)
 801510a:	6819      	ldr	r1, [r3, #0]
 801510c:	f7eb f880 	bl	8000210 <strcmp>
 8015110:	b938      	cbnz	r0, 8015122 <rmw_uxrce_fini_subscription_memory+0x22>
 8015112:	6020      	str	r0, [r4, #0]
 8015114:	6861      	ldr	r1, [r4, #4]
 8015116:	b121      	cbz	r1, 8015122 <rmw_uxrce_fini_subscription_memory+0x22>
 8015118:	4803      	ldr	r0, [pc, #12]	@ (8015128 <rmw_uxrce_fini_subscription_memory+0x28>)
 801511a:	f007 fe01 	bl	801cd20 <put_memory>
 801511e:	2300      	movs	r3, #0
 8015120:	6063      	str	r3, [r4, #4]
 8015122:	bd10      	pop	{r4, pc}
 8015124:	08026728 	.word	0x08026728
 8015128:	20026530 	.word	0x20026530

0801512c <rmw_uxrce_fini_service_memory>:
 801512c:	b510      	push	{r4, lr}
 801512e:	4604      	mov	r4, r0
 8015130:	6800      	ldr	r0, [r0, #0]
 8015132:	b128      	cbz	r0, 8015140 <rmw_uxrce_fini_service_memory+0x14>
 8015134:	4b06      	ldr	r3, [pc, #24]	@ (8015150 <rmw_uxrce_fini_service_memory+0x24>)
 8015136:	6819      	ldr	r1, [r3, #0]
 8015138:	f7eb f86a 	bl	8000210 <strcmp>
 801513c:	b938      	cbnz	r0, 801514e <rmw_uxrce_fini_service_memory+0x22>
 801513e:	6020      	str	r0, [r4, #0]
 8015140:	6861      	ldr	r1, [r4, #4]
 8015142:	b121      	cbz	r1, 801514e <rmw_uxrce_fini_service_memory+0x22>
 8015144:	4803      	ldr	r0, [pc, #12]	@ (8015154 <rmw_uxrce_fini_service_memory+0x28>)
 8015146:	f007 fdeb 	bl	801cd20 <put_memory>
 801514a:	2300      	movs	r3, #0
 801514c:	6063      	str	r3, [r4, #4]
 801514e:	bd10      	pop	{r4, pc}
 8015150:	08026728 	.word	0x08026728
 8015154:	200260e8 	.word	0x200260e8

08015158 <rmw_uxrce_fini_client_memory>:
 8015158:	b510      	push	{r4, lr}
 801515a:	4604      	mov	r4, r0
 801515c:	6800      	ldr	r0, [r0, #0]
 801515e:	b128      	cbz	r0, 801516c <rmw_uxrce_fini_client_memory+0x14>
 8015160:	4b06      	ldr	r3, [pc, #24]	@ (801517c <rmw_uxrce_fini_client_memory+0x24>)
 8015162:	6819      	ldr	r1, [r3, #0]
 8015164:	f7eb f854 	bl	8000210 <strcmp>
 8015168:	b938      	cbnz	r0, 801517a <rmw_uxrce_fini_client_memory+0x22>
 801516a:	6020      	str	r0, [r4, #0]
 801516c:	6861      	ldr	r1, [r4, #4]
 801516e:	b121      	cbz	r1, 801517a <rmw_uxrce_fini_client_memory+0x22>
 8015170:	4803      	ldr	r0, [pc, #12]	@ (8015180 <rmw_uxrce_fini_client_memory+0x28>)
 8015172:	f007 fdd5 	bl	801cd20 <put_memory>
 8015176:	2300      	movs	r3, #0
 8015178:	6063      	str	r3, [r4, #4]
 801517a:	bd10      	pop	{r4, pc}
 801517c:	08026728 	.word	0x08026728
 8015180:	20026010 	.word	0x20026010

08015184 <rmw_uxrce_fini_topic_memory>:
 8015184:	b510      	push	{r4, lr}
 8015186:	4604      	mov	r4, r0
 8015188:	4803      	ldr	r0, [pc, #12]	@ (8015198 <rmw_uxrce_fini_topic_memory+0x14>)
 801518a:	4621      	mov	r1, r4
 801518c:	f007 fdc8 	bl	801cd20 <put_memory>
 8015190:	2300      	movs	r3, #0
 8015192:	61a3      	str	r3, [r4, #24]
 8015194:	bd10      	pop	{r4, pc}
 8015196:	bf00      	nop
 8015198:	20025f34 	.word	0x20025f34

0801519c <rmw_uxrce_get_static_input_buffer_for_entity>:
 801519c:	b082      	sub	sp, #8
 801519e:	492b      	ldr	r1, [pc, #172]	@ (801524c <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80151a0:	b530      	push	{r4, r5, lr}
 80151a2:	680d      	ldr	r5, [r1, #0]
 80151a4:	ac03      	add	r4, sp, #12
 80151a6:	e884 000c 	stmia.w	r4, {r2, r3}
 80151aa:	2d00      	cmp	r5, #0
 80151ac:	d044      	beq.n	8015238 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>
 80151ae:	4602      	mov	r2, r0
 80151b0:	461c      	mov	r4, r3
 80151b2:	4628      	mov	r0, r5
 80151b4:	2100      	movs	r1, #0
 80151b6:	6883      	ldr	r3, [r0, #8]
 80151b8:	6840      	ldr	r0, [r0, #4]
 80151ba:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 80151be:	429a      	cmp	r2, r3
 80151c0:	bf08      	it	eq
 80151c2:	3101      	addeq	r1, #1
 80151c4:	2800      	cmp	r0, #0
 80151c6:	d1f6      	bne.n	80151b6 <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 80151c8:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80151cc:	2b02      	cmp	r3, #2
 80151ce:	d00f      	beq.n	80151f0 <rmw_uxrce_get_static_input_buffer_for_entity+0x54>
 80151d0:	d905      	bls.n	80151de <rmw_uxrce_get_static_input_buffer_for_entity+0x42>
 80151d2:	2b03      	cmp	r3, #3
 80151d4:	d003      	beq.n	80151de <rmw_uxrce_get_static_input_buffer_for_entity+0x42>
 80151d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80151da:	b002      	add	sp, #8
 80151dc:	4770      	bx	lr
 80151de:	3c01      	subs	r4, #1
 80151e0:	428c      	cmp	r4, r1
 80151e2:	d30e      	bcc.n	8015202 <rmw_uxrce_get_static_input_buffer_for_entity+0x66>
 80151e4:	4819      	ldr	r0, [pc, #100]	@ (801524c <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80151e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80151ea:	b002      	add	sp, #8
 80151ec:	f007 bd88 	b.w	801cd00 <get_memory>
 80151f0:	3c01      	subs	r4, #1
 80151f2:	428c      	cmp	r4, r1
 80151f4:	d3ef      	bcc.n	80151d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 80151f6:	4815      	ldr	r0, [pc, #84]	@ (801524c <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 80151f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80151fc:	b002      	add	sp, #8
 80151fe:	f007 bd7f 	b.w	801cd00 <get_memory>
 8015202:	f04f 3cff 	mov.w	ip, #4294967295
 8015206:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 801520a:	e002      	b.n	8015212 <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 801520c:	686d      	ldr	r5, [r5, #4]
 801520e:	2d00      	cmp	r5, #0
 8015210:	d0e1      	beq.n	80151d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 8015212:	68ab      	ldr	r3, [r5, #8]
 8015214:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 8015218:	428a      	cmp	r2, r1
 801521a:	d1f7      	bne.n	801520c <rmw_uxrce_get_static_input_buffer_for_entity+0x70>
 801521c:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 8015220:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8015224:	4561      	cmp	r1, ip
 8015226:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801522a:	eb73 0e04 	sbcs.w	lr, r3, r4
 801522e:	daed      	bge.n	801520c <rmw_uxrce_get_static_input_buffer_for_entity+0x70>
 8015230:	468c      	mov	ip, r1
 8015232:	461c      	mov	r4, r3
 8015234:	4628      	mov	r0, r5
 8015236:	e7e9      	b.n	801520c <rmw_uxrce_get_static_input_buffer_for_entity+0x70>
 8015238:	f89d 300c 	ldrb.w	r3, [sp, #12]
 801523c:	2b02      	cmp	r3, #2
 801523e:	d0d1      	beq.n	80151e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x48>
 8015240:	d9d0      	bls.n	80151e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x48>
 8015242:	2b03      	cmp	r3, #3
 8015244:	d0ce      	beq.n	80151e4 <rmw_uxrce_get_static_input_buffer_for_entity+0x48>
 8015246:	4628      	mov	r0, r5
 8015248:	e7c5      	b.n	80151d6 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 801524a:	bf00      	nop
 801524c:	20025d80 	.word	0x20025d80

08015250 <rmw_uxrce_find_static_input_buffer_by_owner>:
 8015250:	4b12      	ldr	r3, [pc, #72]	@ (801529c <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 8015252:	681b      	ldr	r3, [r3, #0]
 8015254:	b1fb      	cbz	r3, 8015296 <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 8015256:	4684      	mov	ip, r0
 8015258:	2000      	movs	r0, #0
 801525a:	b530      	push	{r4, r5, lr}
 801525c:	f04f 34ff 	mov.w	r4, #4294967295
 8015260:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 8015264:	e001      	b.n	801526a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 8015266:	685b      	ldr	r3, [r3, #4]
 8015268:	b1a3      	cbz	r3, 8015294 <rmw_uxrce_find_static_input_buffer_by_owner+0x44>
 801526a:	689a      	ldr	r2, [r3, #8]
 801526c:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 8015270:	458c      	cmp	ip, r1
 8015272:	d1f8      	bne.n	8015266 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 8015274:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 8015278:	f502 6202 	add.w	r2, r2, #2080	@ 0x820
 801527c:	42a1      	cmp	r1, r4
 801527e:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8015282:	eb72 050e 	sbcs.w	r5, r2, lr
 8015286:	daee      	bge.n	8015266 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 8015288:	4618      	mov	r0, r3
 801528a:	685b      	ldr	r3, [r3, #4]
 801528c:	460c      	mov	r4, r1
 801528e:	4696      	mov	lr, r2
 8015290:	2b00      	cmp	r3, #0
 8015292:	d1ea      	bne.n	801526a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 8015294:	bd30      	pop	{r4, r5, pc}
 8015296:	4618      	mov	r0, r3
 8015298:	4770      	bx	lr
 801529a:	bf00      	nop
 801529c:	20025d80 	.word	0x20025d80

080152a0 <rmw_uxrce_clean_expired_static_input_buffer>:
 80152a0:	4b3d      	ldr	r3, [pc, #244]	@ (8015398 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 80152a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152a6:	f8d3 8000 	ldr.w	r8, [r3]
 80152aa:	ed2d 8b06 	vpush	{d8-d10}
 80152ae:	b08d      	sub	sp, #52	@ 0x34
 80152b0:	f7ff fd84 	bl	8014dbc <rmw_uros_epoch_nanos>
 80152b4:	f1b8 0f00 	cmp.w	r8, #0
 80152b8:	d05c      	beq.n	8015374 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 80152ba:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80152be:	4683      	mov	fp, r0
 80152c0:	ac04      	add	r4, sp, #16
 80152c2:	468a      	mov	sl, r1
 80152c4:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 80152c8:	2b04      	cmp	r3, #4
 80152ca:	ed9f 8b2d 	vldr	d8, [pc, #180]	@ 8015380 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 80152ce:	ed9f ab2e 	vldr	d10, [pc, #184]	@ 8015388 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 80152d2:	ed9f 9b2f 	vldr	d9, [pc, #188]	@ 8015390 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 80152d6:	d03f      	beq.n	8015358 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 80152d8:	2b05      	cmp	r3, #5
 80152da:	d044      	beq.n	8015366 <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 80152dc:	2b03      	cmp	r3, #3
 80152de:	d03b      	beq.n	8015358 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 80152e0:	ed8d 8b04 	vstr	d8, [sp, #16]
 80152e4:	ed8d ab06 	vstr	d10, [sp, #24]
 80152e8:	ab08      	add	r3, sp, #32
 80152ea:	ed8d 8b08 	vstr	d8, [sp, #32]
 80152ee:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 80152f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80152f4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80152f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80152fc:	f007 fb4a 	bl	801c994 <rmw_time_equal>
 8015300:	b118      	cbz	r0, 801530a <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 8015302:	ed8d 9b04 	vstr	d9, [sp, #16]
 8015306:	ed8d 8b06 	vstr	d8, [sp, #24]
 801530a:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 801530e:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 8015312:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8015316:	f8d8 9004 	ldr.w	r9, [r8, #4]
 801531a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801531e:	f007 fb8d 	bl	801ca3c <rmw_time_total_nsec>
 8015322:	183f      	adds	r7, r7, r0
 8015324:	eb46 0601 	adc.w	r6, r6, r1
 8015328:	455f      	cmp	r7, fp
 801532a:	eb76 060a 	sbcs.w	r6, r6, sl
 801532e:	db05      	blt.n	801533c <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 8015330:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8015334:	4593      	cmp	fp, r2
 8015336:	eb7a 0303 	sbcs.w	r3, sl, r3
 801533a:	da03      	bge.n	8015344 <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 801533c:	4641      	mov	r1, r8
 801533e:	4816      	ldr	r0, [pc, #88]	@ (8015398 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8015340:	f007 fcee 	bl	801cd20 <put_memory>
 8015344:	f1b9 0f00 	cmp.w	r9, #0
 8015348:	d014      	beq.n	8015374 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 801534a:	46c8      	mov	r8, r9
 801534c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8015350:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 8015354:	2b04      	cmp	r3, #4
 8015356:	d1bf      	bne.n	80152d8 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 8015358:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 801535c:	3340      	adds	r3, #64	@ 0x40
 801535e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015360:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015364:	e7c0      	b.n	80152e8 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 8015366:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 801536a:	3348      	adds	r3, #72	@ 0x48
 801536c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801536e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015372:	e7b9      	b.n	80152e8 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 8015374:	b00d      	add	sp, #52	@ 0x34
 8015376:	ecbd 8b06 	vpop	{d8-d10}
 801537a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801537e:	bf00      	nop
	...
 8015388:	00000001 	.word	0x00000001
 801538c:	00000000 	.word	0x00000000
 8015390:	0000001e 	.word	0x0000001e
 8015394:	00000000 	.word	0x00000000
 8015398:	20025d80 	.word	0x20025d80

0801539c <run_xrce_session>:
 801539c:	b510      	push	{r4, lr}
 801539e:	f891 c002 	ldrb.w	ip, [r1, #2]
 80153a2:	b086      	sub	sp, #24
 80153a4:	f1bc 0f01 	cmp.w	ip, #1
 80153a8:	f8ad 200e 	strh.w	r2, [sp, #14]
 80153ac:	d00e      	beq.n	80153cc <run_xrce_session+0x30>
 80153ae:	2401      	movs	r4, #1
 80153b0:	4619      	mov	r1, r3
 80153b2:	f10d 020e 	add.w	r2, sp, #14
 80153b6:	f10d 0317 	add.w	r3, sp, #23
 80153ba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153be:	9400      	str	r4, [sp, #0]
 80153c0:	f002 f8a4 	bl	801750c <uxr_run_session_until_all_status>
 80153c4:	b100      	cbz	r0, 80153c8 <run_xrce_session+0x2c>
 80153c6:	2001      	movs	r0, #1
 80153c8:	b006      	add	sp, #24
 80153ca:	bd10      	pop	{r4, pc}
 80153cc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153d0:	f001 fcc6 	bl	8016d60 <uxr_flash_output_streams>
 80153d4:	2001      	movs	r0, #1
 80153d6:	e7f7      	b.n	80153c8 <run_xrce_session+0x2c>

080153d8 <convert_qos_profile>:
 80153d8:	780a      	ldrb	r2, [r1, #0]
 80153da:	f891 c008 	ldrb.w	ip, [r1, #8]
 80153de:	f1a2 0202 	sub.w	r2, r2, #2
 80153e2:	f1ac 0c02 	sub.w	ip, ip, #2
 80153e6:	fab2 f282 	clz	r2, r2
 80153ea:	fabc fc8c 	clz	ip, ip
 80153ee:	0952      	lsrs	r2, r2, #5
 80153f0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80153f4:	7082      	strb	r2, [r0, #2]
 80153f6:	7a4a      	ldrb	r2, [r1, #9]
 80153f8:	8889      	ldrh	r1, [r1, #4]
 80153fa:	f1a2 0202 	sub.w	r2, r2, #2
 80153fe:	f880 c001 	strb.w	ip, [r0, #1]
 8015402:	8081      	strh	r1, [r0, #4]
 8015404:	fab2 f282 	clz	r2, r2
 8015408:	0952      	lsrs	r2, r2, #5
 801540a:	0052      	lsls	r2, r2, #1
 801540c:	7002      	strb	r2, [r0, #0]
 801540e:	4770      	bx	lr

08015410 <generate_type_name>:
 8015410:	2300      	movs	r3, #0
 8015412:	4684      	mov	ip, r0
 8015414:	4608      	mov	r0, r1
 8015416:	b510      	push	{r4, lr}
 8015418:	700b      	strb	r3, [r1, #0]
 801541a:	b086      	sub	sp, #24
 801541c:	f8dc 3000 	ldr.w	r3, [ip]
 8015420:	4614      	mov	r4, r2
 8015422:	b1bb      	cbz	r3, 8015454 <generate_type_name+0x44>
 8015424:	4a0d      	ldr	r2, [pc, #52]	@ (801545c <generate_type_name+0x4c>)
 8015426:	4611      	mov	r1, r2
 8015428:	9100      	str	r1, [sp, #0]
 801542a:	490d      	ldr	r1, [pc, #52]	@ (8015460 <generate_type_name+0x50>)
 801542c:	9203      	str	r2, [sp, #12]
 801542e:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8015432:	9101      	str	r1, [sp, #4]
 8015434:	490b      	ldr	r1, [pc, #44]	@ (8015464 <generate_type_name+0x54>)
 8015436:	9204      	str	r2, [sp, #16]
 8015438:	9105      	str	r1, [sp, #20]
 801543a:	9102      	str	r1, [sp, #8]
 801543c:	4621      	mov	r1, r4
 801543e:	4a0a      	ldr	r2, [pc, #40]	@ (8015468 <generate_type_name+0x58>)
 8015440:	f00c fe24 	bl	802208c <sniprintf>
 8015444:	2800      	cmp	r0, #0
 8015446:	bfa8      	it	ge
 8015448:	4284      	cmpge	r4, r0
 801544a:	bfcc      	ite	gt
 801544c:	2001      	movgt	r0, #1
 801544e:	2000      	movle	r0, #0
 8015450:	b006      	add	sp, #24
 8015452:	bd10      	pop	{r4, pc}
 8015454:	4b05      	ldr	r3, [pc, #20]	@ (801546c <generate_type_name+0x5c>)
 8015456:	4a01      	ldr	r2, [pc, #4]	@ (801545c <generate_type_name+0x4c>)
 8015458:	4619      	mov	r1, r3
 801545a:	e7e5      	b.n	8015428 <generate_type_name+0x18>
 801545c:	0802595c 	.word	0x0802595c
 8015460:	08025974 	.word	0x08025974
 8015464:	08025970 	.word	0x08025970
 8015468:	08025960 	.word	0x08025960
 801546c:	080259cc 	.word	0x080259cc

08015470 <generate_topic_name>:
 8015470:	b530      	push	{r4, r5, lr}
 8015472:	4614      	mov	r4, r2
 8015474:	b083      	sub	sp, #12
 8015476:	4605      	mov	r5, r0
 8015478:	4b07      	ldr	r3, [pc, #28]	@ (8015498 <generate_topic_name+0x28>)
 801547a:	4a08      	ldr	r2, [pc, #32]	@ (801549c <generate_topic_name+0x2c>)
 801547c:	4608      	mov	r0, r1
 801547e:	9500      	str	r5, [sp, #0]
 8015480:	4621      	mov	r1, r4
 8015482:	f00c fe03 	bl	802208c <sniprintf>
 8015486:	2800      	cmp	r0, #0
 8015488:	bfa8      	it	ge
 801548a:	4284      	cmpge	r4, r0
 801548c:	bfcc      	ite	gt
 801548e:	2001      	movgt	r0, #1
 8015490:	2000      	movle	r0, #0
 8015492:	b003      	add	sp, #12
 8015494:	bd30      	pop	{r4, r5, pc}
 8015496:	bf00      	nop
 8015498:	080263c4 	.word	0x080263c4
 801549c:	08025978 	.word	0x08025978

080154a0 <is_uxrce_rmw_identifier_valid>:
 80154a0:	b510      	push	{r4, lr}
 80154a2:	4604      	mov	r4, r0
 80154a4:	b140      	cbz	r0, 80154b8 <is_uxrce_rmw_identifier_valid+0x18>
 80154a6:	f007 fcb1 	bl	801ce0c <rmw_get_implementation_identifier>
 80154aa:	4601      	mov	r1, r0
 80154ac:	4620      	mov	r0, r4
 80154ae:	f7ea feaf 	bl	8000210 <strcmp>
 80154b2:	fab0 f080 	clz	r0, r0
 80154b6:	0940      	lsrs	r0, r0, #5
 80154b8:	bd10      	pop	{r4, pc}
 80154ba:	bf00      	nop

080154bc <get_message_typesupport_handle>:
 80154bc:	6883      	ldr	r3, [r0, #8]
 80154be:	4718      	bx	r3

080154c0 <get_message_typesupport_handle_function>:
 80154c0:	b510      	push	{r4, lr}
 80154c2:	4604      	mov	r4, r0
 80154c4:	6800      	ldr	r0, [r0, #0]
 80154c6:	f7ea fea3 	bl	8000210 <strcmp>
 80154ca:	2800      	cmp	r0, #0
 80154cc:	bf0c      	ite	eq
 80154ce:	4620      	moveq	r0, r4
 80154d0:	2000      	movne	r0, #0
 80154d2:	bd10      	pop	{r4, pc}

080154d4 <rosidl_runtime_c__String__init>:
 80154d4:	b1b8      	cbz	r0, 8015506 <rosidl_runtime_c__String__init+0x32>
 80154d6:	b510      	push	{r4, lr}
 80154d8:	b086      	sub	sp, #24
 80154da:	4604      	mov	r4, r0
 80154dc:	a801      	add	r0, sp, #4
 80154de:	f7ff f9e1 	bl	80148a4 <rcutils_get_default_allocator>
 80154e2:	9b01      	ldr	r3, [sp, #4]
 80154e4:	2001      	movs	r0, #1
 80154e6:	9905      	ldr	r1, [sp, #20]
 80154e8:	4798      	blx	r3
 80154ea:	4603      	mov	r3, r0
 80154ec:	6020      	str	r0, [r4, #0]
 80154ee:	b138      	cbz	r0, 8015500 <rosidl_runtime_c__String__init+0x2c>
 80154f0:	2201      	movs	r2, #1
 80154f2:	2100      	movs	r1, #0
 80154f4:	4610      	mov	r0, r2
 80154f6:	7019      	strb	r1, [r3, #0]
 80154f8:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80154fc:	b006      	add	sp, #24
 80154fe:	bd10      	pop	{r4, pc}
 8015500:	2000      	movs	r0, #0
 8015502:	b006      	add	sp, #24
 8015504:	bd10      	pop	{r4, pc}
 8015506:	2000      	movs	r0, #0
 8015508:	4770      	bx	lr
 801550a:	bf00      	nop

0801550c <rosidl_runtime_c__String__fini>:
 801550c:	b320      	cbz	r0, 8015558 <rosidl_runtime_c__String__fini+0x4c>
 801550e:	6803      	ldr	r3, [r0, #0]
 8015510:	b510      	push	{r4, lr}
 8015512:	4604      	mov	r4, r0
 8015514:	b086      	sub	sp, #24
 8015516:	b173      	cbz	r3, 8015536 <rosidl_runtime_c__String__fini+0x2a>
 8015518:	6883      	ldr	r3, [r0, #8]
 801551a:	b1f3      	cbz	r3, 801555a <rosidl_runtime_c__String__fini+0x4e>
 801551c:	a801      	add	r0, sp, #4
 801551e:	f7ff f9c1 	bl	80148a4 <rcutils_get_default_allocator>
 8015522:	9b02      	ldr	r3, [sp, #8]
 8015524:	9905      	ldr	r1, [sp, #20]
 8015526:	6820      	ldr	r0, [r4, #0]
 8015528:	4798      	blx	r3
 801552a:	2300      	movs	r3, #0
 801552c:	e9c4 3300 	strd	r3, r3, [r4]
 8015530:	60a3      	str	r3, [r4, #8]
 8015532:	b006      	add	sp, #24
 8015534:	bd10      	pop	{r4, pc}
 8015536:	6843      	ldr	r3, [r0, #4]
 8015538:	b9db      	cbnz	r3, 8015572 <rosidl_runtime_c__String__fini+0x66>
 801553a:	6883      	ldr	r3, [r0, #8]
 801553c:	2b00      	cmp	r3, #0
 801553e:	d0f8      	beq.n	8015532 <rosidl_runtime_c__String__fini+0x26>
 8015540:	4b12      	ldr	r3, [pc, #72]	@ (801558c <rosidl_runtime_c__String__fini+0x80>)
 8015542:	2251      	movs	r2, #81	@ 0x51
 8015544:	2101      	movs	r1, #1
 8015546:	4812      	ldr	r0, [pc, #72]	@ (8015590 <rosidl_runtime_c__String__fini+0x84>)
 8015548:	681b      	ldr	r3, [r3, #0]
 801554a:	68db      	ldr	r3, [r3, #12]
 801554c:	f00c fd7e 	bl	802204c <fwrite>
 8015550:	f04f 30ff 	mov.w	r0, #4294967295
 8015554:	f00b fde4 	bl	8021120 <exit>
 8015558:	4770      	bx	lr
 801555a:	4b0c      	ldr	r3, [pc, #48]	@ (801558c <rosidl_runtime_c__String__fini+0x80>)
 801555c:	224c      	movs	r2, #76	@ 0x4c
 801555e:	2101      	movs	r1, #1
 8015560:	480c      	ldr	r0, [pc, #48]	@ (8015594 <rosidl_runtime_c__String__fini+0x88>)
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	68db      	ldr	r3, [r3, #12]
 8015566:	f00c fd71 	bl	802204c <fwrite>
 801556a:	f04f 30ff 	mov.w	r0, #4294967295
 801556e:	f00b fdd7 	bl	8021120 <exit>
 8015572:	4b06      	ldr	r3, [pc, #24]	@ (801558c <rosidl_runtime_c__String__fini+0x80>)
 8015574:	224e      	movs	r2, #78	@ 0x4e
 8015576:	2101      	movs	r1, #1
 8015578:	4807      	ldr	r0, [pc, #28]	@ (8015598 <rosidl_runtime_c__String__fini+0x8c>)
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	68db      	ldr	r3, [r3, #12]
 801557e:	f00c fd65 	bl	802204c <fwrite>
 8015582:	f04f 30ff 	mov.w	r0, #4294967295
 8015586:	f00b fdcb 	bl	8021120 <exit>
 801558a:	bf00      	nop
 801558c:	2000315c 	.word	0x2000315c
 8015590:	08025a20 	.word	0x08025a20
 8015594:	08025980 	.word	0x08025980
 8015598:	080259d0 	.word	0x080259d0

0801559c <rosidl_runtime_c__String__assign>:
 801559c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155a0:	460c      	mov	r4, r1
 80155a2:	b086      	sub	sp, #24
 80155a4:	b319      	cbz	r1, 80155ee <rosidl_runtime_c__String__assign+0x52>
 80155a6:	4605      	mov	r5, r0
 80155a8:	4608      	mov	r0, r1
 80155aa:	f7ea fe91 	bl	80002d0 <strlen>
 80155ae:	4606      	mov	r6, r0
 80155b0:	b1cd      	cbz	r5, 80155e6 <rosidl_runtime_c__String__assign+0x4a>
 80155b2:	f106 0801 	add.w	r8, r6, #1
 80155b6:	a801      	add	r0, sp, #4
 80155b8:	f7ff f974 	bl	80148a4 <rcutils_get_default_allocator>
 80155bc:	9b03      	ldr	r3, [sp, #12]
 80155be:	9a05      	ldr	r2, [sp, #20]
 80155c0:	4641      	mov	r1, r8
 80155c2:	6828      	ldr	r0, [r5, #0]
 80155c4:	4798      	blx	r3
 80155c6:	4607      	mov	r7, r0
 80155c8:	b168      	cbz	r0, 80155e6 <rosidl_runtime_c__String__assign+0x4a>
 80155ca:	4621      	mov	r1, r4
 80155cc:	4632      	mov	r2, r6
 80155ce:	f00c ffd0 	bl	8022572 <memcpy>
 80155d2:	2300      	movs	r3, #0
 80155d4:	2001      	movs	r0, #1
 80155d6:	55bb      	strb	r3, [r7, r6]
 80155d8:	f8c5 8008 	str.w	r8, [r5, #8]
 80155dc:	e9c5 7600 	strd	r7, r6, [r5]
 80155e0:	b006      	add	sp, #24
 80155e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155e6:	2000      	movs	r0, #0
 80155e8:	b006      	add	sp, #24
 80155ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155ee:	4608      	mov	r0, r1
 80155f0:	b006      	add	sp, #24
 80155f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155f6:	bf00      	nop

080155f8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 80155f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155fc:	6805      	ldr	r5, [r0, #0]
 80155fe:	4604      	mov	r4, r0
 8015600:	460e      	mov	r6, r1
 8015602:	4628      	mov	r0, r5
 8015604:	f7ea fe04 	bl	8000210 <strcmp>
 8015608:	b308      	cbz	r0, 801564e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 801560a:	4b12      	ldr	r3, [pc, #72]	@ (8015654 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 801560c:	4628      	mov	r0, r5
 801560e:	6819      	ldr	r1, [r3, #0]
 8015610:	f7ea fdfe 	bl	8000210 <strcmp>
 8015614:	4605      	mov	r5, r0
 8015616:	b980      	cbnz	r0, 801563a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 8015618:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801561c:	f8d8 4000 	ldr.w	r4, [r8]
 8015620:	b1ac      	cbz	r4, 801564e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8015622:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8015626:	3f04      	subs	r7, #4
 8015628:	4631      	mov	r1, r6
 801562a:	f857 0f04 	ldr.w	r0, [r7, #4]!
 801562e:	f7ea fdef 	bl	8000210 <strcmp>
 8015632:	b128      	cbz	r0, 8015640 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 8015634:	3501      	adds	r5, #1
 8015636:	42a5      	cmp	r5, r4
 8015638:	d1f6      	bne.n	8015628 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 801563a:	2000      	movs	r0, #0
 801563c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015640:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015644:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8015648:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801564c:	4718      	bx	r3
 801564e:	4620      	mov	r0, r4
 8015650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015654:	200003b8 	.word	0x200003b8

08015658 <std_msgs__msg__Header__init>:
 8015658:	b1d8      	cbz	r0, 8015692 <std_msgs__msg__Header__init+0x3a>
 801565a:	b538      	push	{r3, r4, r5, lr}
 801565c:	4604      	mov	r4, r0
 801565e:	f000 fabd 	bl	8015bdc <builtin_interfaces__msg__Time__init>
 8015662:	b130      	cbz	r0, 8015672 <std_msgs__msg__Header__init+0x1a>
 8015664:	f104 0508 	add.w	r5, r4, #8
 8015668:	4628      	mov	r0, r5
 801566a:	f7ff ff33 	bl	80154d4 <rosidl_runtime_c__String__init>
 801566e:	b148      	cbz	r0, 8015684 <std_msgs__msg__Header__init+0x2c>
 8015670:	bd38      	pop	{r3, r4, r5, pc}
 8015672:	4620      	mov	r0, r4
 8015674:	f000 fab6 	bl	8015be4 <builtin_interfaces__msg__Time__fini>
 8015678:	f104 0008 	add.w	r0, r4, #8
 801567c:	f7ff ff46 	bl	801550c <rosidl_runtime_c__String__fini>
 8015680:	2000      	movs	r0, #0
 8015682:	bd38      	pop	{r3, r4, r5, pc}
 8015684:	4620      	mov	r0, r4
 8015686:	f000 faad 	bl	8015be4 <builtin_interfaces__msg__Time__fini>
 801568a:	4628      	mov	r0, r5
 801568c:	f7ff ff3e 	bl	801550c <rosidl_runtime_c__String__fini>
 8015690:	e7f6      	b.n	8015680 <std_msgs__msg__Header__init+0x28>
 8015692:	2000      	movs	r0, #0
 8015694:	4770      	bx	lr
 8015696:	bf00      	nop

08015698 <std_msgs__msg__Header__fini>:
 8015698:	b148      	cbz	r0, 80156ae <std_msgs__msg__Header__fini+0x16>
 801569a:	b510      	push	{r4, lr}
 801569c:	4604      	mov	r4, r0
 801569e:	f000 faa1 	bl	8015be4 <builtin_interfaces__msg__Time__fini>
 80156a2:	f104 0008 	add.w	r0, r4, #8
 80156a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80156aa:	f7ff bf2f 	b.w	801550c <rosidl_runtime_c__String__fini>
 80156ae:	4770      	bx	lr

080156b0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 80156b0:	4b04      	ldr	r3, [pc, #16]	@ (80156c4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>)
 80156b2:	681a      	ldr	r2, [r3, #0]
 80156b4:	b10a      	cbz	r2, 80156ba <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0xa>
 80156b6:	4803      	ldr	r0, [pc, #12]	@ (80156c4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>)
 80156b8:	4770      	bx	lr
 80156ba:	4a03      	ldr	r2, [pc, #12]	@ (80156c8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x18>)
 80156bc:	4801      	ldr	r0, [pc, #4]	@ (80156c4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>)
 80156be:	6812      	ldr	r2, [r2, #0]
 80156c0:	601a      	str	r2, [r3, #0]
 80156c2:	4770      	bx	lr
 80156c4:	200003c0 	.word	0x200003c0
 80156c8:	200003b8 	.word	0x200003b8

080156cc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 80156cc:	4a02      	ldr	r2, [pc, #8]	@ (80156d8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0xc>)
 80156ce:	4b03      	ldr	r3, [pc, #12]	@ (80156dc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x10>)
 80156d0:	6812      	ldr	r2, [r2, #0]
 80156d2:	601a      	str	r2, [r3, #0]
 80156d4:	4770      	bx	lr
 80156d6:	bf00      	nop
 80156d8:	200003b8 	.word	0x200003b8
 80156dc:	200003c0 	.word	0x200003c0

080156e0 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__size_function__Float64MultiArray__data>:
 80156e0:	6840      	ldr	r0, [r0, #4]
 80156e2:	4770      	bx	lr

080156e4 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__get_const_function__Float64MultiArray__data>:
 80156e4:	6800      	ldr	r0, [r0, #0]
 80156e6:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80156ea:	4770      	bx	lr

080156ec <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__fetch_function__Float64MultiArray__data>:
 80156ec:	6803      	ldr	r3, [r0, #0]
 80156ee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80156f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80156f6:	e9c2 0100 	strd	r0, r1, [r2]
 80156fa:	4770      	bx	lr

080156fc <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__assign_function__Float64MultiArray__data>:
 80156fc:	6803      	ldr	r3, [r0, #0]
 80156fe:	468c      	mov	ip, r1
 8015700:	e9d2 0100 	ldrd	r0, r1, [r2]
 8015704:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8015708:	e9c3 0100 	strd	r0, r1, [r3]
 801570c:	4770      	bx	lr
 801570e:	bf00      	nop

08015710 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__Float64MultiArray_init_function>:
 8015710:	f008 bcde 	b.w	801e0d0 <std_msgs__msg__Float64MultiArray__init>

08015714 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__Float64MultiArray_fini_function>:
 8015714:	f008 bcfc 	b.w	801e110 <std_msgs__msg__Float64MultiArray__fini>

08015718 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__resize_function__Float64MultiArray__data>:
 8015718:	b538      	push	{r3, r4, r5, lr}
 801571a:	4604      	mov	r4, r0
 801571c:	460d      	mov	r5, r1
 801571e:	f008 fc67 	bl	801dff0 <rosidl_runtime_c__double__Sequence__fini>
 8015722:	4629      	mov	r1, r5
 8015724:	4620      	mov	r0, r4
 8015726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801572a:	f008 bc45 	b.w	801dfb8 <rosidl_runtime_c__double__Sequence__init>
 801572e:	bf00      	nop

08015730 <std_msgs__msg__Float64MultiArray__rosidl_typesupport_introspection_c__get_function__Float64MultiArray__data>:
 8015730:	6800      	ldr	r0, [r0, #0]
 8015732:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015736:	4770      	bx	lr

08015738 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 8015738:	b508      	push	{r3, lr}
 801573a:	f000 f86f 	bl	801581c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 801573e:	4b06      	ldr	r3, [pc, #24]	@ (8015758 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 8015740:	4906      	ldr	r1, [pc, #24]	@ (801575c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x24>)
 8015742:	681a      	ldr	r2, [r3, #0]
 8015744:	60c8      	str	r0, [r1, #12]
 8015746:	b10a      	cbz	r2, 801574c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x14>
 8015748:	4803      	ldr	r0, [pc, #12]	@ (8015758 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 801574a:	bd08      	pop	{r3, pc}
 801574c:	4a04      	ldr	r2, [pc, #16]	@ (8015760 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x28>)
 801574e:	4802      	ldr	r0, [pc, #8]	@ (8015758 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x20>)
 8015750:	6812      	ldr	r2, [r2, #0]
 8015752:	601a      	str	r2, [r3, #0]
 8015754:	bd08      	pop	{r3, pc}
 8015756:	bf00      	nop
 8015758:	200003e0 	.word	0x200003e0
 801575c:	200003f8 	.word	0x200003f8
 8015760:	200003bc 	.word	0x200003bc

08015764 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8015764:	f7ff bf78 	b.w	8015658 <std_msgs__msg__Header__init>

08015768 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8015768:	f7ff bf96 	b.w	8015698 <std_msgs__msg__Header__fini>

0801576c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 801576c:	b508      	push	{r3, lr}
 801576e:	f000 fa3f 	bl	8015bf0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8015772:	4b06      	ldr	r3, [pc, #24]	@ (801578c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8015774:	4906      	ldr	r1, [pc, #24]	@ (8015790 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 8015776:	681a      	ldr	r2, [r3, #0]
 8015778:	60c8      	str	r0, [r1, #12]
 801577a:	b10a      	cbz	r2, 8015780 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 801577c:	4803      	ldr	r0, [pc, #12]	@ (801578c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801577e:	bd08      	pop	{r3, pc}
 8015780:	4a04      	ldr	r2, [pc, #16]	@ (8015794 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 8015782:	4802      	ldr	r0, [pc, #8]	@ (801578c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8015784:	6812      	ldr	r2, [r2, #0]
 8015786:	601a      	str	r2, [r3, #0]
 8015788:	bd08      	pop	{r3, pc}
 801578a:	bf00      	nop
 801578c:	20000470 	.word	0x20000470
 8015790:	20000488 	.word	0x20000488
 8015794:	200003bc 	.word	0x200003bc

08015798 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__size_function__MultiArrayLayout__dim>:
 8015798:	6840      	ldr	r0, [r0, #4]
 801579a:	4770      	bx	lr

0801579c <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__get_const_function__MultiArrayLayout__dim>:
 801579c:	6800      	ldr	r0, [r0, #0]
 801579e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80157a2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80157a6:	4770      	bx	lr

080157a8 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__fetch_function__MultiArrayLayout__dim>:
 80157a8:	6803      	ldr	r3, [r0, #0]
 80157aa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80157ae:	4694      	mov	ip, r2
 80157b0:	b500      	push	{lr}
 80157b2:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 80157b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80157ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80157be:	f8de 3000 	ldr.w	r3, [lr]
 80157c2:	f8cc 3000 	str.w	r3, [ip]
 80157c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80157ca:	bf00      	nop

080157cc <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__assign_function__MultiArrayLayout__dim>:
 80157cc:	6803      	ldr	r3, [r0, #0]
 80157ce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80157d2:	b500      	push	{lr}
 80157d4:	4696      	mov	lr, r2
 80157d6:	eb03 0c81 	add.w	ip, r3, r1, lsl #2
 80157da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80157de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80157e2:	f8de 3000 	ldr.w	r3, [lr]
 80157e6:	f8cc 3000 	str.w	r3, [ip]
 80157ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80157ee:	bf00      	nop

080157f0 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__MultiArrayLayout_init_function>:
 80157f0:	f008 bdd8 	b.w	801e3a4 <std_msgs__msg__MultiArrayLayout__init>

080157f4 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__MultiArrayLayout_fini_function>:
 80157f4:	f008 bde6 	b.w	801e3c4 <std_msgs__msg__MultiArrayLayout__fini>

080157f8 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__resize_function__MultiArrayLayout__dim>:
 80157f8:	b538      	push	{r3, r4, r5, lr}
 80157fa:	4604      	mov	r4, r0
 80157fc:	460d      	mov	r5, r1
 80157fe:	f008 fd61 	bl	801e2c4 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 8015802:	4629      	mov	r1, r5
 8015804:	4620      	mov	r0, r4
 8015806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801580a:	f008 bd17 	b.w	801e23c <std_msgs__msg__MultiArrayDimension__Sequence__init>
 801580e:	bf00      	nop

08015810 <std_msgs__msg__MultiArrayLayout__rosidl_typesupport_introspection_c__get_function__MultiArrayLayout__dim>:
 8015810:	6800      	ldr	r0, [r0, #0]
 8015812:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8015816:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 801581a:	4770      	bx	lr

0801581c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 801581c:	b508      	push	{r3, lr}
 801581e:	f008 fdd9 	bl	801e3d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8015822:	4b06      	ldr	r3, [pc, #24]	@ (801583c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 8015824:	4906      	ldr	r1, [pc, #24]	@ (8015840 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x24>)
 8015826:	681a      	ldr	r2, [r3, #0]
 8015828:	60c8      	str	r0, [r1, #12]
 801582a:	b10a      	cbz	r2, 8015830 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x14>
 801582c:	4803      	ldr	r0, [pc, #12]	@ (801583c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 801582e:	bd08      	pop	{r3, pc}
 8015830:	4a04      	ldr	r2, [pc, #16]	@ (8015844 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x28>)
 8015832:	4802      	ldr	r0, [pc, #8]	@ (801583c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x20>)
 8015834:	6812      	ldr	r2, [r2, #0]
 8015836:	601a      	str	r2, [r3, #0]
 8015838:	bd08      	pop	{r3, pc}
 801583a:	bf00      	nop
 801583c:	20000500 	.word	0x20000500
 8015840:	20000518 	.word	0x20000518
 8015844:	200003bc 	.word	0x200003bc

08015848 <_Float64MultiArray__max_serialized_size>:
 8015848:	b500      	push	{lr}
 801584a:	b083      	sub	sp, #12
 801584c:	2301      	movs	r3, #1
 801584e:	2100      	movs	r1, #0
 8015850:	f10d 0007 	add.w	r0, sp, #7
 8015854:	f88d 3007 	strb.w	r3, [sp, #7]
 8015858:	f000 f9b2 	bl	8015bc0 <max_serialized_size_std_msgs__msg__MultiArrayLayout>
 801585c:	b003      	add	sp, #12
 801585e:	f85d fb04 	ldr.w	pc, [sp], #4
 8015862:	bf00      	nop

08015864 <get_serialized_size_std_msgs__msg__Float64MultiArray>:
 8015864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015866:	4604      	mov	r4, r0
 8015868:	b160      	cbz	r0, 8015884 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x20>
 801586a:	460d      	mov	r5, r1
 801586c:	f000 f97a 	bl	8015b64 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8015870:	2104      	movs	r1, #4
 8015872:	6967      	ldr	r7, [r4, #20]
 8015874:	182e      	adds	r6, r5, r0
 8015876:	4630      	mov	r0, r6
 8015878:	f7fd fe40 	bl	80134fc <ucdr_alignment>
 801587c:	1d04      	adds	r4, r0, #4
 801587e:	4434      	add	r4, r6
 8015880:	b90f      	cbnz	r7, 8015886 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x22>
 8015882:	1b60      	subs	r0, r4, r5
 8015884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015886:	4620      	mov	r0, r4
 8015888:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
 801588c:	2108      	movs	r1, #8
 801588e:	f7fd fe35 	bl	80134fc <ucdr_alignment>
 8015892:	4404      	add	r4, r0
 8015894:	1b60      	subs	r0, r4, r5
 8015896:	e7f5      	b.n	8015884 <get_serialized_size_std_msgs__msg__Float64MultiArray+0x20>

08015898 <_Float64MultiArray__cdr_deserialize>:
 8015898:	b5f0      	push	{r4, r5, r6, r7, lr}
 801589a:	460c      	mov	r4, r1
 801589c:	b083      	sub	sp, #12
 801589e:	b1d9      	cbz	r1, 80158d8 <_Float64MultiArray__cdr_deserialize+0x40>
 80158a0:	4606      	mov	r6, r0
 80158a2:	f000 f997 	bl	8015bd4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 80158a6:	4603      	mov	r3, r0
 80158a8:	4621      	mov	r1, r4
 80158aa:	4630      	mov	r0, r6
 80158ac:	685b      	ldr	r3, [r3, #4]
 80158ae:	68db      	ldr	r3, [r3, #12]
 80158b0:	4798      	blx	r3
 80158b2:	69a7      	ldr	r7, [r4, #24]
 80158b4:	ab01      	add	r3, sp, #4
 80158b6:	6921      	ldr	r1, [r4, #16]
 80158b8:	463a      	mov	r2, r7
 80158ba:	4630      	mov	r0, r6
 80158bc:	f000 ff1a 	bl	80166f4 <ucdr_deserialize_sequence_double>
 80158c0:	9b01      	ldr	r3, [sp, #4]
 80158c2:	4605      	mov	r5, r0
 80158c4:	b920      	cbnz	r0, 80158d0 <_Float64MultiArray__cdr_deserialize+0x38>
 80158c6:	429f      	cmp	r7, r3
 80158c8:	d30a      	bcc.n	80158e0 <_Float64MultiArray__cdr_deserialize+0x48>
 80158ca:	4628      	mov	r0, r5
 80158cc:	b003      	add	sp, #12
 80158ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158d0:	4628      	mov	r0, r5
 80158d2:	6163      	str	r3, [r4, #20]
 80158d4:	b003      	add	sp, #12
 80158d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158d8:	460d      	mov	r5, r1
 80158da:	4628      	mov	r0, r5
 80158dc:	b003      	add	sp, #12
 80158de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158e0:	2301      	movs	r3, #1
 80158e2:	75b0      	strb	r0, [r6, #22]
 80158e4:	2108      	movs	r1, #8
 80158e6:	7573      	strb	r3, [r6, #21]
 80158e8:	6160      	str	r0, [r4, #20]
 80158ea:	4630      	mov	r0, r6
 80158ec:	f7fd fe1e 	bl	801352c <ucdr_align_to>
 80158f0:	9901      	ldr	r1, [sp, #4]
 80158f2:	4630      	mov	r0, r6
 80158f4:	00c9      	lsls	r1, r1, #3
 80158f6:	f7fd fe51 	bl	801359c <ucdr_advance_buffer>
 80158fa:	4628      	mov	r0, r5
 80158fc:	b003      	add	sp, #12
 80158fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015900 <_Float64MultiArray__cdr_serialize>:
 8015900:	b188      	cbz	r0, 8015926 <_Float64MultiArray__cdr_serialize+0x26>
 8015902:	b538      	push	{r3, r4, r5, lr}
 8015904:	4604      	mov	r4, r0
 8015906:	460d      	mov	r5, r1
 8015908:	f000 f964 	bl	8015bd4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 801590c:	4603      	mov	r3, r0
 801590e:	4629      	mov	r1, r5
 8015910:	4620      	mov	r0, r4
 8015912:	685b      	ldr	r3, [r3, #4]
 8015914:	689b      	ldr	r3, [r3, #8]
 8015916:	4798      	blx	r3
 8015918:	4628      	mov	r0, r5
 801591a:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 801591e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015922:	f000 bed5 	b.w	80166d0 <ucdr_serialize_sequence_double>
 8015926:	4770      	bx	lr

08015928 <_Float64MultiArray__get_serialized_size>:
 8015928:	b538      	push	{r3, r4, r5, lr}
 801592a:	4604      	mov	r4, r0
 801592c:	b150      	cbz	r0, 8015944 <_Float64MultiArray__get_serialized_size+0x1c>
 801592e:	2100      	movs	r1, #0
 8015930:	f000 f918 	bl	8015b64 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8015934:	6965      	ldr	r5, [r4, #20]
 8015936:	4604      	mov	r4, r0
 8015938:	2104      	movs	r1, #4
 801593a:	f7fd fddf 	bl	80134fc <ucdr_alignment>
 801593e:	4404      	add	r4, r0
 8015940:	3404      	adds	r4, #4
 8015942:	b90d      	cbnz	r5, 8015948 <_Float64MultiArray__get_serialized_size+0x20>
 8015944:	4620      	mov	r0, r4
 8015946:	bd38      	pop	{r3, r4, r5, pc}
 8015948:	4620      	mov	r0, r4
 801594a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801594e:	2108      	movs	r1, #8
 8015950:	f7fd fdd4 	bl	80134fc <ucdr_alignment>
 8015954:	4404      	add	r4, r0
 8015956:	4620      	mov	r0, r4
 8015958:	bd38      	pop	{r3, r4, r5, pc}
 801595a:	bf00      	nop

0801595c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray>:
 801595c:	4800      	ldr	r0, [pc, #0]	@ (8015960 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float64MultiArray+0x4>)
 801595e:	4770      	bx	lr
 8015960:	20000590 	.word	0x20000590

08015964 <_Header__max_serialized_size>:
 8015964:	b500      	push	{lr}
 8015966:	b083      	sub	sp, #12
 8015968:	2301      	movs	r3, #1
 801596a:	2100      	movs	r1, #0
 801596c:	f10d 0007 	add.w	r0, sp, #7
 8015970:	f88d 3007 	strb.w	r3, [sp, #7]
 8015974:	f000 f99a 	bl	8015cac <max_serialized_size_builtin_interfaces__msg__Time>
 8015978:	b003      	add	sp, #12
 801597a:	f85d fb04 	ldr.w	pc, [sp], #4
 801597e:	bf00      	nop

08015980 <get_serialized_size_std_msgs__msg__Header>:
 8015980:	b570      	push	{r4, r5, r6, lr}
 8015982:	4605      	mov	r5, r0
 8015984:	b168      	cbz	r0, 80159a2 <get_serialized_size_std_msgs__msg__Header+0x22>
 8015986:	460c      	mov	r4, r1
 8015988:	f000 f940 	bl	8015c0c <get_serialized_size_builtin_interfaces__msg__Time>
 801598c:	2104      	movs	r1, #4
 801598e:	1826      	adds	r6, r4, r0
 8015990:	f1c4 0405 	rsb	r4, r4, #5
 8015994:	4630      	mov	r0, r6
 8015996:	f7fd fdb1 	bl	80134fc <ucdr_alignment>
 801599a:	68eb      	ldr	r3, [r5, #12]
 801599c:	441c      	add	r4, r3
 801599e:	4404      	add	r4, r0
 80159a0:	19a0      	adds	r0, r4, r6
 80159a2:	bd70      	pop	{r4, r5, r6, pc}

080159a4 <_Header__cdr_deserialize>:
 80159a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80159a6:	460c      	mov	r4, r1
 80159a8:	b083      	sub	sp, #12
 80159aa:	b1e9      	cbz	r1, 80159e8 <_Header__cdr_deserialize+0x44>
 80159ac:	4606      	mov	r6, r0
 80159ae:	f000 f991 	bl	8015cd4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80159b2:	4603      	mov	r3, r0
 80159b4:	4621      	mov	r1, r4
 80159b6:	4630      	mov	r0, r6
 80159b8:	685b      	ldr	r3, [r3, #4]
 80159ba:	68db      	ldr	r3, [r3, #12]
 80159bc:	4798      	blx	r3
 80159be:	6927      	ldr	r7, [r4, #16]
 80159c0:	ab01      	add	r3, sp, #4
 80159c2:	68a1      	ldr	r1, [r4, #8]
 80159c4:	463a      	mov	r2, r7
 80159c6:	4630      	mov	r0, r6
 80159c8:	f000 fe38 	bl	801663c <ucdr_deserialize_sequence_char>
 80159cc:	9b01      	ldr	r3, [sp, #4]
 80159ce:	4605      	mov	r5, r0
 80159d0:	b920      	cbnz	r0, 80159dc <_Header__cdr_deserialize+0x38>
 80159d2:	429f      	cmp	r7, r3
 80159d4:	d30c      	bcc.n	80159f0 <_Header__cdr_deserialize+0x4c>
 80159d6:	4628      	mov	r0, r5
 80159d8:	b003      	add	sp, #12
 80159da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159dc:	b103      	cbz	r3, 80159e0 <_Header__cdr_deserialize+0x3c>
 80159de:	3b01      	subs	r3, #1
 80159e0:	4628      	mov	r0, r5
 80159e2:	60e3      	str	r3, [r4, #12]
 80159e4:	b003      	add	sp, #12
 80159e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159e8:	460d      	mov	r5, r1
 80159ea:	4628      	mov	r0, r5
 80159ec:	b003      	add	sp, #12
 80159ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159f0:	2101      	movs	r1, #1
 80159f2:	75b0      	strb	r0, [r6, #22]
 80159f4:	4630      	mov	r0, r6
 80159f6:	7571      	strb	r1, [r6, #21]
 80159f8:	60e5      	str	r5, [r4, #12]
 80159fa:	f7fd fd97 	bl	801352c <ucdr_align_to>
 80159fe:	4630      	mov	r0, r6
 8015a00:	9901      	ldr	r1, [sp, #4]
 8015a02:	f7fd fdcb 	bl	801359c <ucdr_advance_buffer>
 8015a06:	4628      	mov	r0, r5
 8015a08:	b003      	add	sp, #12
 8015a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015a0c <_Header__cdr_serialize>:
 8015a0c:	b308      	cbz	r0, 8015a52 <_Header__cdr_serialize+0x46>
 8015a0e:	b570      	push	{r4, r5, r6, lr}
 8015a10:	4604      	mov	r4, r0
 8015a12:	460d      	mov	r5, r1
 8015a14:	f000 f95e 	bl	8015cd4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8015a18:	4603      	mov	r3, r0
 8015a1a:	4629      	mov	r1, r5
 8015a1c:	4620      	mov	r0, r4
 8015a1e:	685b      	ldr	r3, [r3, #4]
 8015a20:	689b      	ldr	r3, [r3, #8]
 8015a22:	4798      	blx	r3
 8015a24:	68a6      	ldr	r6, [r4, #8]
 8015a26:	b15e      	cbz	r6, 8015a40 <_Header__cdr_serialize+0x34>
 8015a28:	4630      	mov	r0, r6
 8015a2a:	f7ea fc51 	bl	80002d0 <strlen>
 8015a2e:	4603      	mov	r3, r0
 8015a30:	1c42      	adds	r2, r0, #1
 8015a32:	4631      	mov	r1, r6
 8015a34:	4628      	mov	r0, r5
 8015a36:	60e3      	str	r3, [r4, #12]
 8015a38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015a3c:	f000 bdec 	b.w	8016618 <ucdr_serialize_sequence_char>
 8015a40:	4633      	mov	r3, r6
 8015a42:	4632      	mov	r2, r6
 8015a44:	4631      	mov	r1, r6
 8015a46:	4628      	mov	r0, r5
 8015a48:	60e3      	str	r3, [r4, #12]
 8015a4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015a4e:	f000 bde3 	b.w	8016618 <ucdr_serialize_sequence_char>
 8015a52:	4770      	bx	lr

08015a54 <_Header__get_serialized_size>:
 8015a54:	b538      	push	{r3, r4, r5, lr}
 8015a56:	4604      	mov	r4, r0
 8015a58:	b150      	cbz	r0, 8015a70 <_Header__get_serialized_size+0x1c>
 8015a5a:	2100      	movs	r1, #0
 8015a5c:	f000 f8d6 	bl	8015c0c <get_serialized_size_builtin_interfaces__msg__Time>
 8015a60:	2104      	movs	r1, #4
 8015a62:	4605      	mov	r5, r0
 8015a64:	f7fd fd4a 	bl	80134fc <ucdr_alignment>
 8015a68:	68e4      	ldr	r4, [r4, #12]
 8015a6a:	3405      	adds	r4, #5
 8015a6c:	442c      	add	r4, r5
 8015a6e:	4420      	add	r0, r4
 8015a70:	bd38      	pop	{r3, r4, r5, pc}
 8015a72:	bf00      	nop

08015a74 <max_serialized_size_std_msgs__msg__Header>:
 8015a74:	2301      	movs	r3, #1
 8015a76:	b510      	push	{r4, lr}
 8015a78:	7003      	strb	r3, [r0, #0]
 8015a7a:	4604      	mov	r4, r0
 8015a7c:	f000 f916 	bl	8015cac <max_serialized_size_builtin_interfaces__msg__Time>
 8015a80:	2300      	movs	r3, #0
 8015a82:	7023      	strb	r3, [r4, #0]
 8015a84:	bd10      	pop	{r4, pc}
 8015a86:	bf00      	nop

08015a88 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8015a88:	4800      	ldr	r0, [pc, #0]	@ (8015a8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 8015a8a:	4770      	bx	lr
 8015a8c:	200005c4 	.word	0x200005c4

08015a90 <_MultiArrayLayout__max_serialized_size>:
 8015a90:	2104      	movs	r1, #4
 8015a92:	2000      	movs	r0, #0
 8015a94:	b508      	push	{r3, lr}
 8015a96:	f7fd fd31 	bl	80134fc <ucdr_alignment>
 8015a9a:	3004      	adds	r0, #4
 8015a9c:	bd08      	pop	{r3, pc}
 8015a9e:	bf00      	nop

08015aa0 <_MultiArrayLayout__cdr_deserialize>:
 8015aa0:	b351      	cbz	r1, 8015af8 <_MultiArrayLayout__cdr_deserialize+0x58>
 8015aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015aa4:	b083      	sub	sp, #12
 8015aa6:	460e      	mov	r6, r1
 8015aa8:	4607      	mov	r7, r0
 8015aaa:	a901      	add	r1, sp, #4
 8015aac:	f7fc fd98 	bl	80125e0 <ucdr_deserialize_uint32_t>
 8015ab0:	9b01      	ldr	r3, [sp, #4]
 8015ab2:	68b2      	ldr	r2, [r6, #8]
 8015ab4:	429a      	cmp	r2, r3
 8015ab6:	d31c      	bcc.n	8015af2 <_MultiArrayLayout__cdr_deserialize+0x52>
 8015ab8:	6073      	str	r3, [r6, #4]
 8015aba:	b193      	cbz	r3, 8015ae2 <_MultiArrayLayout__cdr_deserialize+0x42>
 8015abc:	2400      	movs	r4, #0
 8015abe:	4625      	mov	r5, r4
 8015ac0:	e002      	b.n	8015ac8 <_MultiArrayLayout__cdr_deserialize+0x28>
 8015ac2:	9b01      	ldr	r3, [sp, #4]
 8015ac4:	42ab      	cmp	r3, r5
 8015ac6:	d90c      	bls.n	8015ae2 <_MultiArrayLayout__cdr_deserialize+0x42>
 8015ac8:	f008 fd22 	bl	801e510 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8015acc:	4603      	mov	r3, r0
 8015ace:	6831      	ldr	r1, [r6, #0]
 8015ad0:	4638      	mov	r0, r7
 8015ad2:	685b      	ldr	r3, [r3, #4]
 8015ad4:	3501      	adds	r5, #1
 8015ad6:	4421      	add	r1, r4
 8015ad8:	3414      	adds	r4, #20
 8015ada:	68db      	ldr	r3, [r3, #12]
 8015adc:	4798      	blx	r3
 8015ade:	2800      	cmp	r0, #0
 8015ae0:	d1ef      	bne.n	8015ac2 <_MultiArrayLayout__cdr_deserialize+0x22>
 8015ae2:	f106 010c 	add.w	r1, r6, #12
 8015ae6:	4638      	mov	r0, r7
 8015ae8:	b003      	add	sp, #12
 8015aea:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8015aee:	f7fc bd77 	b.w	80125e0 <ucdr_deserialize_uint32_t>
 8015af2:	2000      	movs	r0, #0
 8015af4:	b003      	add	sp, #12
 8015af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015af8:	2000      	movs	r0, #0
 8015afa:	4770      	bx	lr

08015afc <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>:
 8015afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b00:	4689      	mov	r9, r1
 8015b02:	4607      	mov	r7, r0
 8015b04:	2104      	movs	r1, #4
 8015b06:	4648      	mov	r0, r9
 8015b08:	f8d7 8004 	ldr.w	r8, [r7, #4]
 8015b0c:	f7fd fcf6 	bl	80134fc <ucdr_alignment>
 8015b10:	f109 0304 	add.w	r3, r9, #4
 8015b14:	18c6      	adds	r6, r0, r3
 8015b16:	f1b8 0f00 	cmp.w	r8, #0
 8015b1a:	d019      	beq.n	8015b50 <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0+0x54>
 8015b1c:	2500      	movs	r5, #0
 8015b1e:	f008 fcf7 	bl	801e510 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8015b22:	683a      	ldr	r2, [r7, #0]
 8015b24:	eb05 0485 	add.w	r4, r5, r5, lsl #2
 8015b28:	6843      	ldr	r3, [r0, #4]
 8015b2a:	4631      	mov	r1, r6
 8015b2c:	3501      	adds	r5, #1
 8015b2e:	eb02 0084 	add.w	r0, r2, r4, lsl #2
 8015b32:	695b      	ldr	r3, [r3, #20]
 8015b34:	4798      	blx	r3
 8015b36:	4604      	mov	r4, r0
 8015b38:	4630      	mov	r0, r6
 8015b3a:	2c04      	cmp	r4, #4
 8015b3c:	4621      	mov	r1, r4
 8015b3e:	4434      	add	r4, r6
 8015b40:	bf28      	it	cs
 8015b42:	2104      	movcs	r1, #4
 8015b44:	f7fd fcda 	bl	80134fc <ucdr_alignment>
 8015b48:	45a8      	cmp	r8, r5
 8015b4a:	eb00 0604 	add.w	r6, r0, r4
 8015b4e:	d1e6      	bne.n	8015b1e <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0+0x22>
 8015b50:	f1c9 0904 	rsb	r9, r9, #4
 8015b54:	2104      	movs	r1, #4
 8015b56:	4630      	mov	r0, r6
 8015b58:	44b1      	add	r9, r6
 8015b5a:	f7fd fccf 	bl	80134fc <ucdr_alignment>
 8015b5e:	4448      	add	r0, r9
 8015b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08015b64 <get_serialized_size_std_msgs__msg__MultiArrayLayout>:
 8015b64:	b108      	cbz	r0, 8015b6a <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x6>
 8015b66:	f7ff bfc9 	b.w	8015afc <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>
 8015b6a:	4770      	bx	lr

08015b6c <_MultiArrayLayout__get_serialized_size>:
 8015b6c:	b110      	cbz	r0, 8015b74 <_MultiArrayLayout__get_serialized_size+0x8>
 8015b6e:	2100      	movs	r1, #0
 8015b70:	f7ff bfc4 	b.w	8015afc <get_serialized_size_std_msgs__msg__MultiArrayLayout.part.0>
 8015b74:	4770      	bx	lr
 8015b76:	bf00      	nop

08015b78 <_MultiArrayLayout__cdr_serialize>:
 8015b78:	b308      	cbz	r0, 8015bbe <_MultiArrayLayout__cdr_serialize+0x46>
 8015b7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b7c:	6847      	ldr	r7, [r0, #4]
 8015b7e:	4605      	mov	r5, r0
 8015b80:	460e      	mov	r6, r1
 8015b82:	4608      	mov	r0, r1
 8015b84:	4639      	mov	r1, r7
 8015b86:	f7fc fbfb 	bl	8012380 <ucdr_serialize_uint32_t>
 8015b8a:	b190      	cbz	r0, 8015bb2 <_MultiArrayLayout__cdr_serialize+0x3a>
 8015b8c:	b18f      	cbz	r7, 8015bb2 <_MultiArrayLayout__cdr_serialize+0x3a>
 8015b8e:	2400      	movs	r4, #0
 8015b90:	e001      	b.n	8015b96 <_MultiArrayLayout__cdr_serialize+0x1e>
 8015b92:	42a7      	cmp	r7, r4
 8015b94:	d00d      	beq.n	8015bb2 <_MultiArrayLayout__cdr_serialize+0x3a>
 8015b96:	f008 fcbb 	bl	801e510 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 8015b9a:	682a      	ldr	r2, [r5, #0]
 8015b9c:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8015ba0:	6843      	ldr	r3, [r0, #4]
 8015ba2:	4631      	mov	r1, r6
 8015ba4:	3401      	adds	r4, #1
 8015ba6:	eb02 008c 	add.w	r0, r2, ip, lsl #2
 8015baa:	689b      	ldr	r3, [r3, #8]
 8015bac:	4798      	blx	r3
 8015bae:	2800      	cmp	r0, #0
 8015bb0:	d1ef      	bne.n	8015b92 <_MultiArrayLayout__cdr_serialize+0x1a>
 8015bb2:	68e9      	ldr	r1, [r5, #12]
 8015bb4:	4630      	mov	r0, r6
 8015bb6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015bba:	f7fc bbe1 	b.w	8012380 <ucdr_serialize_uint32_t>
 8015bbe:	4770      	bx	lr

08015bc0 <max_serialized_size_std_msgs__msg__MultiArrayLayout>:
 8015bc0:	b508      	push	{r3, lr}
 8015bc2:	2200      	movs	r2, #0
 8015bc4:	4603      	mov	r3, r0
 8015bc6:	4608      	mov	r0, r1
 8015bc8:	2104      	movs	r1, #4
 8015bca:	701a      	strb	r2, [r3, #0]
 8015bcc:	f7fd fc96 	bl	80134fc <ucdr_alignment>
 8015bd0:	3004      	adds	r0, #4
 8015bd2:	bd08      	pop	{r3, pc}

08015bd4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 8015bd4:	4800      	ldr	r0, [pc, #0]	@ (8015bd8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x4>)
 8015bd6:	4770      	bx	lr
 8015bd8:	200005f8 	.word	0x200005f8

08015bdc <builtin_interfaces__msg__Time__init>:
 8015bdc:	3800      	subs	r0, #0
 8015bde:	bf18      	it	ne
 8015be0:	2001      	movne	r0, #1
 8015be2:	4770      	bx	lr

08015be4 <builtin_interfaces__msg__Time__fini>:
 8015be4:	4770      	bx	lr
 8015be6:	bf00      	nop

08015be8 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8015be8:	f7ff bff8 	b.w	8015bdc <builtin_interfaces__msg__Time__init>

08015bec <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8015bec:	f7ff bffa 	b.w	8015be4 <builtin_interfaces__msg__Time__fini>

08015bf0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8015bf0:	4b04      	ldr	r3, [pc, #16]	@ (8015c04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8015bf2:	681a      	ldr	r2, [r3, #0]
 8015bf4:	b10a      	cbz	r2, 8015bfa <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 8015bf6:	4803      	ldr	r0, [pc, #12]	@ (8015c04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8015bf8:	4770      	bx	lr
 8015bfa:	4a03      	ldr	r2, [pc, #12]	@ (8015c08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8015bfc:	4801      	ldr	r0, [pc, #4]	@ (8015c04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8015bfe:	6812      	ldr	r2, [r2, #0]
 8015c00:	601a      	str	r2, [r3, #0]
 8015c02:	4770      	bx	lr
 8015c04:	2000062c 	.word	0x2000062c
 8015c08:	200003bc 	.word	0x200003bc

08015c0c <get_serialized_size_builtin_interfaces__msg__Time>:
 8015c0c:	b180      	cbz	r0, 8015c30 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8015c0e:	b538      	push	{r3, r4, r5, lr}
 8015c10:	460d      	mov	r5, r1
 8015c12:	2104      	movs	r1, #4
 8015c14:	1d2c      	adds	r4, r5, #4
 8015c16:	4628      	mov	r0, r5
 8015c18:	f7fd fc70 	bl	80134fc <ucdr_alignment>
 8015c1c:	f1c5 0504 	rsb	r5, r5, #4
 8015c20:	4404      	add	r4, r0
 8015c22:	2104      	movs	r1, #4
 8015c24:	4620      	mov	r0, r4
 8015c26:	f7fd fc69 	bl	80134fc <ucdr_alignment>
 8015c2a:	4405      	add	r5, r0
 8015c2c:	1928      	adds	r0, r5, r4
 8015c2e:	bd38      	pop	{r3, r4, r5, pc}
 8015c30:	4770      	bx	lr
 8015c32:	bf00      	nop

08015c34 <_Time__cdr_deserialize>:
 8015c34:	b538      	push	{r3, r4, r5, lr}
 8015c36:	460c      	mov	r4, r1
 8015c38:	b141      	cbz	r1, 8015c4c <_Time__cdr_deserialize+0x18>
 8015c3a:	4605      	mov	r5, r0
 8015c3c:	f7fd f85c 	bl	8012cf8 <ucdr_deserialize_int32_t>
 8015c40:	1d21      	adds	r1, r4, #4
 8015c42:	4628      	mov	r0, r5
 8015c44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015c48:	f7fc bcca 	b.w	80125e0 <ucdr_deserialize_uint32_t>
 8015c4c:	4608      	mov	r0, r1
 8015c4e:	bd38      	pop	{r3, r4, r5, pc}

08015c50 <_Time__cdr_serialize>:
 8015c50:	b160      	cbz	r0, 8015c6c <_Time__cdr_serialize+0x1c>
 8015c52:	b538      	push	{r3, r4, r5, lr}
 8015c54:	460d      	mov	r5, r1
 8015c56:	4604      	mov	r4, r0
 8015c58:	6801      	ldr	r1, [r0, #0]
 8015c5a:	4628      	mov	r0, r5
 8015c5c:	f7fc ffac 	bl	8012bb8 <ucdr_serialize_int32_t>
 8015c60:	6861      	ldr	r1, [r4, #4]
 8015c62:	4628      	mov	r0, r5
 8015c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015c68:	f7fc bb8a 	b.w	8012380 <ucdr_serialize_uint32_t>
 8015c6c:	4770      	bx	lr
 8015c6e:	bf00      	nop

08015c70 <_Time__get_serialized_size>:
 8015c70:	b160      	cbz	r0, 8015c8c <_Time__get_serialized_size+0x1c>
 8015c72:	2104      	movs	r1, #4
 8015c74:	2000      	movs	r0, #0
 8015c76:	b510      	push	{r4, lr}
 8015c78:	f7fd fc40 	bl	80134fc <ucdr_alignment>
 8015c7c:	2104      	movs	r1, #4
 8015c7e:	1844      	adds	r4, r0, r1
 8015c80:	4620      	mov	r0, r4
 8015c82:	f7fd fc3b 	bl	80134fc <ucdr_alignment>
 8015c86:	3004      	adds	r0, #4
 8015c88:	4420      	add	r0, r4
 8015c8a:	bd10      	pop	{r4, pc}
 8015c8c:	4770      	bx	lr
 8015c8e:	bf00      	nop

08015c90 <_Time__max_serialized_size>:
 8015c90:	b510      	push	{r4, lr}
 8015c92:	2104      	movs	r1, #4
 8015c94:	2000      	movs	r0, #0
 8015c96:	f7fd fc31 	bl	80134fc <ucdr_alignment>
 8015c9a:	2104      	movs	r1, #4
 8015c9c:	1844      	adds	r4, r0, r1
 8015c9e:	4620      	mov	r0, r4
 8015ca0:	f7fd fc2c 	bl	80134fc <ucdr_alignment>
 8015ca4:	3004      	adds	r0, #4
 8015ca6:	4420      	add	r0, r4
 8015ca8:	bd10      	pop	{r4, pc}
 8015caa:	bf00      	nop

08015cac <max_serialized_size_builtin_interfaces__msg__Time>:
 8015cac:	b538      	push	{r3, r4, r5, lr}
 8015cae:	460c      	mov	r4, r1
 8015cb0:	2301      	movs	r3, #1
 8015cb2:	2104      	movs	r1, #4
 8015cb4:	7003      	strb	r3, [r0, #0]
 8015cb6:	4620      	mov	r0, r4
 8015cb8:	f7fd fc20 	bl	80134fc <ucdr_alignment>
 8015cbc:	1d23      	adds	r3, r4, #4
 8015cbe:	f1c4 0404 	rsb	r4, r4, #4
 8015cc2:	2104      	movs	r1, #4
 8015cc4:	18c5      	adds	r5, r0, r3
 8015cc6:	4628      	mov	r0, r5
 8015cc8:	f7fd fc18 	bl	80134fc <ucdr_alignment>
 8015ccc:	4420      	add	r0, r4
 8015cce:	4428      	add	r0, r5
 8015cd0:	bd38      	pop	{r3, r4, r5, pc}
 8015cd2:	bf00      	nop

08015cd4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8015cd4:	4800      	ldr	r0, [pc, #0]	@ (8015cd8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 8015cd6:	4770      	bx	lr
 8015cd8:	200006bc 	.word	0x200006bc

08015cdc <geometry_msgs__msg__PoseWithCovariance__init>:
 8015cdc:	b150      	cbz	r0, 8015cf4 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8015cde:	b510      	push	{r4, lr}
 8015ce0:	4604      	mov	r4, r0
 8015ce2:	f008 fcd9 	bl	801e698 <geometry_msgs__msg__Pose__init>
 8015ce6:	b100      	cbz	r0, 8015cea <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8015ce8:	bd10      	pop	{r4, pc}
 8015cea:	4620      	mov	r0, r4
 8015cec:	f008 fcf4 	bl	801e6d8 <geometry_msgs__msg__Pose__fini>
 8015cf0:	2000      	movs	r0, #0
 8015cf2:	bd10      	pop	{r4, pc}
 8015cf4:	2000      	movs	r0, #0
 8015cf6:	4770      	bx	lr

08015cf8 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8015cf8:	b108      	cbz	r0, 8015cfe <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8015cfa:	f008 bced 	b.w	801e6d8 <geometry_msgs__msg__Pose__fini>
 8015cfe:	4770      	bx	lr

08015d00 <geometry_msgs__msg__Twist__get_type_hash>:
 8015d00:	4800      	ldr	r0, [pc, #0]	@ (8015d04 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 8015d02:	4770      	bx	lr
 8015d04:	200006f0 	.word	0x200006f0

08015d08 <geometry_msgs__msg__Twist__get_type_description>:
 8015d08:	b510      	push	{r4, lr}
 8015d0a:	4c08      	ldr	r4, [pc, #32]	@ (8015d2c <geometry_msgs__msg__Twist__get_type_description+0x24>)
 8015d0c:	7820      	ldrb	r0, [r4, #0]
 8015d0e:	b108      	cbz	r0, 8015d14 <geometry_msgs__msg__Twist__get_type_description+0xc>
 8015d10:	4807      	ldr	r0, [pc, #28]	@ (8015d30 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 8015d12:	bd10      	pop	{r4, pc}
 8015d14:	f000 f87e 	bl	8015e14 <geometry_msgs__msg__Vector3__get_type_description>
 8015d18:	300c      	adds	r0, #12
 8015d1a:	4b06      	ldr	r3, [pc, #24]	@ (8015d34 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 8015d1c:	c807      	ldmia	r0, {r0, r1, r2}
 8015d1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015d22:	2301      	movs	r3, #1
 8015d24:	4802      	ldr	r0, [pc, #8]	@ (8015d30 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 8015d26:	7023      	strb	r3, [r4, #0]
 8015d28:	bd10      	pop	{r4, pc}
 8015d2a:	bf00      	nop
 8015d2c:	20028479 	.word	0x20028479
 8015d30:	0802649c 	.word	0x0802649c
 8015d34:	20000798 	.word	0x20000798

08015d38 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 8015d38:	4800      	ldr	r0, [pc, #0]	@ (8015d3c <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 8015d3a:	4770      	bx	lr
 8015d3c:	08026478 	.word	0x08026478

08015d40 <geometry_msgs__msg__Twist__get_type_description_sources>:
 8015d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d42:	4e0f      	ldr	r6, [pc, #60]	@ (8015d80 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8015d44:	7837      	ldrb	r7, [r6, #0]
 8015d46:	b10f      	cbz	r7, 8015d4c <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 8015d48:	480e      	ldr	r0, [pc, #56]	@ (8015d84 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8015d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d4c:	4d0e      	ldr	r5, [pc, #56]	@ (8015d88 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 8015d4e:	4c0f      	ldr	r4, [pc, #60]	@ (8015d8c <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 8015d50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015d52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015d54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015d56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015d58:	682b      	ldr	r3, [r5, #0]
 8015d5a:	4638      	mov	r0, r7
 8015d5c:	f844 3b04 	str.w	r3, [r4], #4
 8015d60:	f000 f864 	bl	8015e2c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8015d64:	2301      	movs	r3, #1
 8015d66:	4684      	mov	ip, r0
 8015d68:	7033      	strb	r3, [r6, #0]
 8015d6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015d70:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015d76:	f8dc 3000 	ldr.w	r3, [ip]
 8015d7a:	4802      	ldr	r0, [pc, #8]	@ (8015d84 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8015d7c:	6023      	str	r3, [r4, #0]
 8015d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d80:	20028478 	.word	0x20028478
 8015d84:	0802646c 	.word	0x0802646c
 8015d88:	08026478 	.word	0x08026478
 8015d8c:	20028430 	.word	0x20028430

08015d90 <geometry_msgs__msg__Twist__init>:
 8015d90:	b1d8      	cbz	r0, 8015dca <geometry_msgs__msg__Twist__init+0x3a>
 8015d92:	b538      	push	{r3, r4, r5, lr}
 8015d94:	4604      	mov	r4, r0
 8015d96:	f000 f869 	bl	8015e6c <geometry_msgs__msg__Vector3__init>
 8015d9a:	b130      	cbz	r0, 8015daa <geometry_msgs__msg__Twist__init+0x1a>
 8015d9c:	f104 0518 	add.w	r5, r4, #24
 8015da0:	4628      	mov	r0, r5
 8015da2:	f000 f863 	bl	8015e6c <geometry_msgs__msg__Vector3__init>
 8015da6:	b148      	cbz	r0, 8015dbc <geometry_msgs__msg__Twist__init+0x2c>
 8015da8:	bd38      	pop	{r3, r4, r5, pc}
 8015daa:	4620      	mov	r0, r4
 8015dac:	f000 f862 	bl	8015e74 <geometry_msgs__msg__Vector3__fini>
 8015db0:	f104 0018 	add.w	r0, r4, #24
 8015db4:	f000 f85e 	bl	8015e74 <geometry_msgs__msg__Vector3__fini>
 8015db8:	2000      	movs	r0, #0
 8015dba:	bd38      	pop	{r3, r4, r5, pc}
 8015dbc:	4620      	mov	r0, r4
 8015dbe:	f000 f859 	bl	8015e74 <geometry_msgs__msg__Vector3__fini>
 8015dc2:	4628      	mov	r0, r5
 8015dc4:	f000 f856 	bl	8015e74 <geometry_msgs__msg__Vector3__fini>
 8015dc8:	e7f6      	b.n	8015db8 <geometry_msgs__msg__Twist__init+0x28>
 8015dca:	2000      	movs	r0, #0
 8015dcc:	4770      	bx	lr
 8015dce:	bf00      	nop

08015dd0 <geometry_msgs__msg__Twist__fini>:
 8015dd0:	b148      	cbz	r0, 8015de6 <geometry_msgs__msg__Twist__fini+0x16>
 8015dd2:	b510      	push	{r4, lr}
 8015dd4:	4604      	mov	r4, r0
 8015dd6:	f000 f84d 	bl	8015e74 <geometry_msgs__msg__Vector3__fini>
 8015dda:	f104 0018 	add.w	r0, r4, #24
 8015dde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015de2:	f000 b847 	b.w	8015e74 <geometry_msgs__msg__Vector3__fini>
 8015de6:	4770      	bx	lr

08015de8 <geometry_msgs__msg__TwistWithCovariance__init>:
 8015de8:	b150      	cbz	r0, 8015e00 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 8015dea:	b510      	push	{r4, lr}
 8015dec:	4604      	mov	r4, r0
 8015dee:	f7ff ffcf 	bl	8015d90 <geometry_msgs__msg__Twist__init>
 8015df2:	b100      	cbz	r0, 8015df6 <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8015df4:	bd10      	pop	{r4, pc}
 8015df6:	4620      	mov	r0, r4
 8015df8:	f7ff ffea 	bl	8015dd0 <geometry_msgs__msg__Twist__fini>
 8015dfc:	2000      	movs	r0, #0
 8015dfe:	bd10      	pop	{r4, pc}
 8015e00:	2000      	movs	r0, #0
 8015e02:	4770      	bx	lr

08015e04 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8015e04:	b108      	cbz	r0, 8015e0a <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 8015e06:	f7ff bfe3 	b.w	8015dd0 <geometry_msgs__msg__Twist__fini>
 8015e0a:	4770      	bx	lr

08015e0c <geometry_msgs__msg__Vector3__get_type_hash>:
 8015e0c:	4800      	ldr	r0, [pc, #0]	@ (8015e10 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 8015e0e:	4770      	bx	lr
 8015e10:	2000087c 	.word	0x2000087c

08015e14 <geometry_msgs__msg__Vector3__get_type_description>:
 8015e14:	4b03      	ldr	r3, [pc, #12]	@ (8015e24 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 8015e16:	781a      	ldrb	r2, [r3, #0]
 8015e18:	b90a      	cbnz	r2, 8015e1e <geometry_msgs__msg__Vector3__get_type_description+0xa>
 8015e1a:	2201      	movs	r2, #1
 8015e1c:	701a      	strb	r2, [r3, #0]
 8015e1e:	4802      	ldr	r0, [pc, #8]	@ (8015e28 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 8015e20:	4770      	bx	lr
 8015e22:	bf00      	nop
 8015e24:	200284a1 	.word	0x200284a1
 8015e28:	080264f0 	.word	0x080264f0

08015e2c <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 8015e2c:	4800      	ldr	r0, [pc, #0]	@ (8015e30 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 8015e2e:	4770      	bx	lr
 8015e30:	080264cc 	.word	0x080264cc

08015e34 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 8015e34:	4b09      	ldr	r3, [pc, #36]	@ (8015e5c <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 8015e36:	781a      	ldrb	r2, [r3, #0]
 8015e38:	b96a      	cbnz	r2, 8015e56 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 8015e3a:	2201      	movs	r2, #1
 8015e3c:	b430      	push	{r4, r5}
 8015e3e:	4d08      	ldr	r5, [pc, #32]	@ (8015e60 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 8015e40:	4c08      	ldr	r4, [pc, #32]	@ (8015e64 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 8015e42:	701a      	strb	r2, [r3, #0]
 8015e44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e4c:	682b      	ldr	r3, [r5, #0]
 8015e4e:	4806      	ldr	r0, [pc, #24]	@ (8015e68 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8015e50:	6023      	str	r3, [r4, #0]
 8015e52:	bc30      	pop	{r4, r5}
 8015e54:	4770      	bx	lr
 8015e56:	4804      	ldr	r0, [pc, #16]	@ (8015e68 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8015e58:	4770      	bx	lr
 8015e5a:	bf00      	nop
 8015e5c:	200284a0 	.word	0x200284a0
 8015e60:	080264cc 	.word	0x080264cc
 8015e64:	2002847c 	.word	0x2002847c
 8015e68:	080264c0 	.word	0x080264c0

08015e6c <geometry_msgs__msg__Vector3__init>:
 8015e6c:	3800      	subs	r0, #0
 8015e6e:	bf18      	it	ne
 8015e70:	2001      	movne	r0, #1
 8015e72:	4770      	bx	lr

08015e74 <geometry_msgs__msg__Vector3__fini>:
 8015e74:	4770      	bx	lr
 8015e76:	bf00      	nop

08015e78 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8015e78:	2024      	movs	r0, #36	@ 0x24
 8015e7a:	4770      	bx	lr

08015e7c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 8015e7c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015e80:	4770      	bx	lr
 8015e82:	bf00      	nop

08015e84 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8015e84:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015e88:	e9d0 0100 	ldrd	r0, r1, [r0]
 8015e8c:	e9c2 0100 	strd	r0, r1, [r2]
 8015e90:	4770      	bx	lr
 8015e92:	bf00      	nop

08015e94 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8015e94:	e9d2 2300 	ldrd	r2, r3, [r2]
 8015e98:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015e9c:	e9c0 2300 	strd	r2, r3, [r0]
 8015ea0:	4770      	bx	lr
 8015ea2:	bf00      	nop

08015ea4 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8015ea4:	f7ff bf1a 	b.w	8015cdc <geometry_msgs__msg__PoseWithCovariance__init>

08015ea8 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8015ea8:	f7ff bf26 	b.w	8015cf8 <geometry_msgs__msg__PoseWithCovariance__fini>

08015eac <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 8015eac:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015eb0:	4770      	bx	lr
 8015eb2:	bf00      	nop

08015eb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8015eb4:	b508      	push	{r3, lr}
 8015eb6:	f008 fd3d 	bl	801e934 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8015eba:	4b06      	ldr	r3, [pc, #24]	@ (8015ed4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8015ebc:	4906      	ldr	r1, [pc, #24]	@ (8015ed8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 8015ebe:	681a      	ldr	r2, [r3, #0]
 8015ec0:	60c8      	str	r0, [r1, #12]
 8015ec2:	b10a      	cbz	r2, 8015ec8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 8015ec4:	4803      	ldr	r0, [pc, #12]	@ (8015ed4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8015ec6:	bd08      	pop	{r3, pc}
 8015ec8:	4a04      	ldr	r2, [pc, #16]	@ (8015edc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 8015eca:	4802      	ldr	r0, [pc, #8]	@ (8015ed4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8015ecc:	6812      	ldr	r2, [r2, #0]
 8015ece:	601a      	str	r2, [r3, #0]
 8015ed0:	bd08      	pop	{r3, pc}
 8015ed2:	bf00      	nop
 8015ed4:	20000aa0 	.word	0x20000aa0
 8015ed8:	20000ab8 	.word	0x20000ab8
 8015edc:	200003bc 	.word	0x200003bc

08015ee0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 8015ee0:	2024      	movs	r0, #36	@ 0x24
 8015ee2:	4770      	bx	lr

08015ee4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 8015ee4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015ee8:	4770      	bx	lr
 8015eea:	bf00      	nop

08015eec <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 8015eec:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015ef0:	e9d0 0100 	ldrd	r0, r1, [r0]
 8015ef4:	e9c2 0100 	strd	r0, r1, [r2]
 8015ef8:	4770      	bx	lr
 8015efa:	bf00      	nop

08015efc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 8015efc:	e9d2 2300 	ldrd	r2, r3, [r2]
 8015f00:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015f04:	e9c0 2300 	strd	r2, r3, [r0]
 8015f08:	4770      	bx	lr
 8015f0a:	bf00      	nop

08015f0c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 8015f0c:	f7ff bf6c 	b.w	8015de8 <geometry_msgs__msg__TwistWithCovariance__init>

08015f10 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 8015f10:	f7ff bf78 	b.w	8015e04 <geometry_msgs__msg__TwistWithCovariance__fini>

08015f14 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 8015f14:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8015f18:	4770      	bx	lr
 8015f1a:	bf00      	nop

08015f1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8015f1c:	b508      	push	{r3, lr}
 8015f1e:	f7fb feb9 	bl	8011c94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8015f22:	4b06      	ldr	r3, [pc, #24]	@ (8015f3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8015f24:	4906      	ldr	r1, [pc, #24]	@ (8015f40 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 8015f26:	681a      	ldr	r2, [r3, #0]
 8015f28:	60c8      	str	r0, [r1, #12]
 8015f2a:	b10a      	cbz	r2, 8015f30 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 8015f2c:	4803      	ldr	r0, [pc, #12]	@ (8015f3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8015f2e:	bd08      	pop	{r3, pc}
 8015f30:	4a04      	ldr	r2, [pc, #16]	@ (8015f44 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 8015f32:	4802      	ldr	r0, [pc, #8]	@ (8015f3c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8015f34:	6812      	ldr	r2, [r2, #0]
 8015f36:	601a      	str	r2, [r3, #0]
 8015f38:	bd08      	pop	{r3, pc}
 8015f3a:	bf00      	nop
 8015f3c:	20000b30 	.word	0x20000b30
 8015f40:	20000b48 	.word	0x20000b48
 8015f44:	200003bc 	.word	0x200003bc

08015f48 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8015f48:	b538      	push	{r3, r4, r5, lr}
 8015f4a:	b158      	cbz	r0, 8015f64 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8015f4c:	460d      	mov	r5, r1
 8015f4e:	f008 fd1b 	bl	801e988 <get_serialized_size_geometry_msgs__msg__Pose>
 8015f52:	2108      	movs	r1, #8
 8015f54:	182c      	adds	r4, r5, r0
 8015f56:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8015f5a:	4620      	mov	r0, r4
 8015f5c:	f7fd face 	bl	80134fc <ucdr_alignment>
 8015f60:	4405      	add	r5, r0
 8015f62:	1928      	adds	r0, r5, r4
 8015f64:	bd38      	pop	{r3, r4, r5, pc}
 8015f66:	bf00      	nop

08015f68 <_PoseWithCovariance__cdr_deserialize>:
 8015f68:	b538      	push	{r3, r4, r5, lr}
 8015f6a:	460c      	mov	r4, r1
 8015f6c:	b181      	cbz	r1, 8015f90 <_PoseWithCovariance__cdr_deserialize+0x28>
 8015f6e:	4605      	mov	r5, r0
 8015f70:	f008 fd7c 	bl	801ea6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8015f74:	4603      	mov	r3, r0
 8015f76:	4621      	mov	r1, r4
 8015f78:	4628      	mov	r0, r5
 8015f7a:	685b      	ldr	r3, [r3, #4]
 8015f7c:	68db      	ldr	r3, [r3, #12]
 8015f7e:	4798      	blx	r3
 8015f80:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8015f84:	4628      	mov	r0, r5
 8015f86:	2224      	movs	r2, #36	@ 0x24
 8015f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015f8c:	f000 ba9a 	b.w	80164c4 <ucdr_deserialize_array_double>
 8015f90:	4608      	mov	r0, r1
 8015f92:	bd38      	pop	{r3, r4, r5, pc}

08015f94 <_PoseWithCovariance__cdr_serialize>:
 8015f94:	b190      	cbz	r0, 8015fbc <_PoseWithCovariance__cdr_serialize+0x28>
 8015f96:	b538      	push	{r3, r4, r5, lr}
 8015f98:	4604      	mov	r4, r0
 8015f9a:	460d      	mov	r5, r1
 8015f9c:	f008 fd66 	bl	801ea6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8015fa0:	4603      	mov	r3, r0
 8015fa2:	4629      	mov	r1, r5
 8015fa4:	4620      	mov	r0, r4
 8015fa6:	685b      	ldr	r3, [r3, #4]
 8015fa8:	689b      	ldr	r3, [r3, #8]
 8015faa:	4798      	blx	r3
 8015fac:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8015fb0:	4628      	mov	r0, r5
 8015fb2:	2224      	movs	r2, #36	@ 0x24
 8015fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015fb8:	f000 b9dc 	b.w	8016374 <ucdr_serialize_array_double>
 8015fbc:	4770      	bx	lr
 8015fbe:	bf00      	nop

08015fc0 <_PoseWithCovariance__get_serialized_size>:
 8015fc0:	b158      	cbz	r0, 8015fda <_PoseWithCovariance__get_serialized_size+0x1a>
 8015fc2:	2100      	movs	r1, #0
 8015fc4:	b510      	push	{r4, lr}
 8015fc6:	f008 fcdf 	bl	801e988 <get_serialized_size_geometry_msgs__msg__Pose>
 8015fca:	4604      	mov	r4, r0
 8015fcc:	2108      	movs	r1, #8
 8015fce:	f7fd fa95 	bl	80134fc <ucdr_alignment>
 8015fd2:	4420      	add	r0, r4
 8015fd4:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8015fd8:	bd10      	pop	{r4, pc}
 8015fda:	4770      	bx	lr

08015fdc <_PoseWithCovariance__max_serialized_size>:
 8015fdc:	b510      	push	{r4, lr}
 8015fde:	b082      	sub	sp, #8
 8015fe0:	2301      	movs	r3, #1
 8015fe2:	2100      	movs	r1, #0
 8015fe4:	f10d 0007 	add.w	r0, sp, #7
 8015fe8:	f88d 3007 	strb.w	r3, [sp, #7]
 8015fec:	f008 fd30 	bl	801ea50 <max_serialized_size_geometry_msgs__msg__Pose>
 8015ff0:	4604      	mov	r4, r0
 8015ff2:	2108      	movs	r1, #8
 8015ff4:	f7fd fa82 	bl	80134fc <ucdr_alignment>
 8015ff8:	4420      	add	r0, r4
 8015ffa:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8015ffe:	b002      	add	sp, #8
 8016000:	bd10      	pop	{r4, pc}
 8016002:	bf00      	nop

08016004 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8016004:	b538      	push	{r3, r4, r5, lr}
 8016006:	2301      	movs	r3, #1
 8016008:	460c      	mov	r4, r1
 801600a:	7003      	strb	r3, [r0, #0]
 801600c:	f008 fd20 	bl	801ea50 <max_serialized_size_geometry_msgs__msg__Pose>
 8016010:	1825      	adds	r5, r4, r0
 8016012:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8016016:	2108      	movs	r1, #8
 8016018:	4628      	mov	r0, r5
 801601a:	f7fd fa6f 	bl	80134fc <ucdr_alignment>
 801601e:	4420      	add	r0, r4
 8016020:	4428      	add	r0, r5
 8016022:	bd38      	pop	{r3, r4, r5, pc}

08016024 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8016024:	4800      	ldr	r0, [pc, #0]	@ (8016028 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 8016026:	4770      	bx	lr
 8016028:	20000bc0 	.word	0x20000bc0

0801602c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 801602c:	b538      	push	{r3, r4, r5, lr}
 801602e:	b158      	cbz	r0, 8016048 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8016030:	460d      	mov	r5, r1
 8016032:	f7fb fe59 	bl	8011ce8 <get_serialized_size_geometry_msgs__msg__Twist>
 8016036:	2108      	movs	r1, #8
 8016038:	182c      	adds	r4, r5, r0
 801603a:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 801603e:	4620      	mov	r0, r4
 8016040:	f7fd fa5c 	bl	80134fc <ucdr_alignment>
 8016044:	4405      	add	r5, r0
 8016046:	1928      	adds	r0, r5, r4
 8016048:	bd38      	pop	{r3, r4, r5, pc}
 801604a:	bf00      	nop

0801604c <_TwistWithCovariance__cdr_deserialize>:
 801604c:	b538      	push	{r3, r4, r5, lr}
 801604e:	460c      	mov	r4, r1
 8016050:	b181      	cbz	r1, 8016074 <_TwistWithCovariance__cdr_deserialize+0x28>
 8016052:	4605      	mov	r5, r0
 8016054:	f7fb feba 	bl	8011dcc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8016058:	4603      	mov	r3, r0
 801605a:	4621      	mov	r1, r4
 801605c:	4628      	mov	r0, r5
 801605e:	685b      	ldr	r3, [r3, #4]
 8016060:	68db      	ldr	r3, [r3, #12]
 8016062:	4798      	blx	r3
 8016064:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8016068:	4628      	mov	r0, r5
 801606a:	2224      	movs	r2, #36	@ 0x24
 801606c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016070:	f000 ba28 	b.w	80164c4 <ucdr_deserialize_array_double>
 8016074:	4608      	mov	r0, r1
 8016076:	bd38      	pop	{r3, r4, r5, pc}

08016078 <_TwistWithCovariance__cdr_serialize>:
 8016078:	b190      	cbz	r0, 80160a0 <_TwistWithCovariance__cdr_serialize+0x28>
 801607a:	b538      	push	{r3, r4, r5, lr}
 801607c:	4604      	mov	r4, r0
 801607e:	460d      	mov	r5, r1
 8016080:	f7fb fea4 	bl	8011dcc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8016084:	4603      	mov	r3, r0
 8016086:	4629      	mov	r1, r5
 8016088:	4620      	mov	r0, r4
 801608a:	685b      	ldr	r3, [r3, #4]
 801608c:	689b      	ldr	r3, [r3, #8]
 801608e:	4798      	blx	r3
 8016090:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8016094:	4628      	mov	r0, r5
 8016096:	2224      	movs	r2, #36	@ 0x24
 8016098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801609c:	f000 b96a 	b.w	8016374 <ucdr_serialize_array_double>
 80160a0:	4770      	bx	lr
 80160a2:	bf00      	nop

080160a4 <_TwistWithCovariance__get_serialized_size>:
 80160a4:	b158      	cbz	r0, 80160be <_TwistWithCovariance__get_serialized_size+0x1a>
 80160a6:	2100      	movs	r1, #0
 80160a8:	b510      	push	{r4, lr}
 80160aa:	f7fb fe1d 	bl	8011ce8 <get_serialized_size_geometry_msgs__msg__Twist>
 80160ae:	4604      	mov	r4, r0
 80160b0:	2108      	movs	r1, #8
 80160b2:	f7fd fa23 	bl	80134fc <ucdr_alignment>
 80160b6:	4420      	add	r0, r4
 80160b8:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80160bc:	bd10      	pop	{r4, pc}
 80160be:	4770      	bx	lr

080160c0 <_TwistWithCovariance__max_serialized_size>:
 80160c0:	b510      	push	{r4, lr}
 80160c2:	b082      	sub	sp, #8
 80160c4:	2301      	movs	r3, #1
 80160c6:	2100      	movs	r1, #0
 80160c8:	f10d 0007 	add.w	r0, sp, #7
 80160cc:	f88d 3007 	strb.w	r3, [sp, #7]
 80160d0:	f7fb fe6e 	bl	8011db0 <max_serialized_size_geometry_msgs__msg__Twist>
 80160d4:	4604      	mov	r4, r0
 80160d6:	2108      	movs	r1, #8
 80160d8:	f7fd fa10 	bl	80134fc <ucdr_alignment>
 80160dc:	4420      	add	r0, r4
 80160de:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80160e2:	b002      	add	sp, #8
 80160e4:	bd10      	pop	{r4, pc}
 80160e6:	bf00      	nop

080160e8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 80160e8:	b538      	push	{r3, r4, r5, lr}
 80160ea:	2301      	movs	r3, #1
 80160ec:	460c      	mov	r4, r1
 80160ee:	7003      	strb	r3, [r0, #0]
 80160f0:	f7fb fe5e 	bl	8011db0 <max_serialized_size_geometry_msgs__msg__Twist>
 80160f4:	1825      	adds	r5, r4, r0
 80160f6:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80160fa:	2108      	movs	r1, #8
 80160fc:	4628      	mov	r0, r5
 80160fe:	f7fd f9fd 	bl	80134fc <ucdr_alignment>
 8016102:	4420      	add	r0, r4
 8016104:	4428      	add	r0, r5
 8016106:	bd38      	pop	{r3, r4, r5, pc}

08016108 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8016108:	4800      	ldr	r0, [pc, #0]	@ (801610c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 801610a:	4770      	bx	lr
 801610c:	20000bf4 	.word	0x20000bf4

08016110 <ucdr_serialize_endian_array_char>:
 8016110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016114:	4619      	mov	r1, r3
 8016116:	461f      	mov	r7, r3
 8016118:	4605      	mov	r5, r0
 801611a:	4690      	mov	r8, r2
 801611c:	f7fd f996 	bl	801344c <ucdr_check_buffer_available_for>
 8016120:	b9e0      	cbnz	r0, 801615c <ucdr_serialize_endian_array_char+0x4c>
 8016122:	463e      	mov	r6, r7
 8016124:	e00b      	b.n	801613e <ucdr_serialize_endian_array_char+0x2e>
 8016126:	4441      	add	r1, r8
 8016128:	68a8      	ldr	r0, [r5, #8]
 801612a:	4622      	mov	r2, r4
 801612c:	1b36      	subs	r6, r6, r4
 801612e:	f00c fa20 	bl	8022572 <memcpy>
 8016132:	68ab      	ldr	r3, [r5, #8]
 8016134:	6928      	ldr	r0, [r5, #16]
 8016136:	4423      	add	r3, r4
 8016138:	4420      	add	r0, r4
 801613a:	60ab      	str	r3, [r5, #8]
 801613c:	6128      	str	r0, [r5, #16]
 801613e:	4631      	mov	r1, r6
 8016140:	2201      	movs	r2, #1
 8016142:	4628      	mov	r0, r5
 8016144:	f7fd fa0c 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 8016148:	1bb9      	subs	r1, r7, r6
 801614a:	4604      	mov	r4, r0
 801614c:	2800      	cmp	r0, #0
 801614e:	d1ea      	bne.n	8016126 <ucdr_serialize_endian_array_char+0x16>
 8016150:	2301      	movs	r3, #1
 8016152:	7da8      	ldrb	r0, [r5, #22]
 8016154:	756b      	strb	r3, [r5, #21]
 8016156:	4058      	eors	r0, r3
 8016158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801615c:	463a      	mov	r2, r7
 801615e:	4641      	mov	r1, r8
 8016160:	68a8      	ldr	r0, [r5, #8]
 8016162:	f00c fa06 	bl	8022572 <memcpy>
 8016166:	68aa      	ldr	r2, [r5, #8]
 8016168:	692b      	ldr	r3, [r5, #16]
 801616a:	443a      	add	r2, r7
 801616c:	443b      	add	r3, r7
 801616e:	60aa      	str	r2, [r5, #8]
 8016170:	612b      	str	r3, [r5, #16]
 8016172:	e7ed      	b.n	8016150 <ucdr_serialize_endian_array_char+0x40>

08016174 <ucdr_deserialize_endian_array_char>:
 8016174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016178:	4619      	mov	r1, r3
 801617a:	461f      	mov	r7, r3
 801617c:	4605      	mov	r5, r0
 801617e:	4690      	mov	r8, r2
 8016180:	f7fd f964 	bl	801344c <ucdr_check_buffer_available_for>
 8016184:	b9e8      	cbnz	r0, 80161c2 <ucdr_deserialize_endian_array_char+0x4e>
 8016186:	463e      	mov	r6, r7
 8016188:	e00c      	b.n	80161a4 <ucdr_deserialize_endian_array_char+0x30>
 801618a:	4622      	mov	r2, r4
 801618c:	eb08 0003 	add.w	r0, r8, r3
 8016190:	68a9      	ldr	r1, [r5, #8]
 8016192:	1b36      	subs	r6, r6, r4
 8016194:	f00c f9ed 	bl	8022572 <memcpy>
 8016198:	68ab      	ldr	r3, [r5, #8]
 801619a:	692a      	ldr	r2, [r5, #16]
 801619c:	4423      	add	r3, r4
 801619e:	4414      	add	r4, r2
 80161a0:	60ab      	str	r3, [r5, #8]
 80161a2:	612c      	str	r4, [r5, #16]
 80161a4:	2201      	movs	r2, #1
 80161a6:	4631      	mov	r1, r6
 80161a8:	4628      	mov	r0, r5
 80161aa:	f7fd f9d9 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 80161ae:	1bbb      	subs	r3, r7, r6
 80161b0:	4604      	mov	r4, r0
 80161b2:	2800      	cmp	r0, #0
 80161b4:	d1e9      	bne.n	801618a <ucdr_deserialize_endian_array_char+0x16>
 80161b6:	2301      	movs	r3, #1
 80161b8:	7da8      	ldrb	r0, [r5, #22]
 80161ba:	756b      	strb	r3, [r5, #21]
 80161bc:	4058      	eors	r0, r3
 80161be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161c2:	463a      	mov	r2, r7
 80161c4:	68a9      	ldr	r1, [r5, #8]
 80161c6:	4640      	mov	r0, r8
 80161c8:	f00c f9d3 	bl	8022572 <memcpy>
 80161cc:	68aa      	ldr	r2, [r5, #8]
 80161ce:	692b      	ldr	r3, [r5, #16]
 80161d0:	443a      	add	r2, r7
 80161d2:	443b      	add	r3, r7
 80161d4:	60aa      	str	r2, [r5, #8]
 80161d6:	612b      	str	r3, [r5, #16]
 80161d8:	e7ed      	b.n	80161b6 <ucdr_deserialize_endian_array_char+0x42>
 80161da:	bf00      	nop

080161dc <ucdr_serialize_array_uint8_t>:
 80161dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161e0:	4688      	mov	r8, r1
 80161e2:	4611      	mov	r1, r2
 80161e4:	4617      	mov	r7, r2
 80161e6:	4605      	mov	r5, r0
 80161e8:	f7fd f930 	bl	801344c <ucdr_check_buffer_available_for>
 80161ec:	b9e0      	cbnz	r0, 8016228 <ucdr_serialize_array_uint8_t+0x4c>
 80161ee:	463e      	mov	r6, r7
 80161f0:	e00b      	b.n	801620a <ucdr_serialize_array_uint8_t+0x2e>
 80161f2:	4622      	mov	r2, r4
 80161f4:	4441      	add	r1, r8
 80161f6:	68a8      	ldr	r0, [r5, #8]
 80161f8:	1b36      	subs	r6, r6, r4
 80161fa:	f00c f9ba 	bl	8022572 <memcpy>
 80161fe:	68aa      	ldr	r2, [r5, #8]
 8016200:	692b      	ldr	r3, [r5, #16]
 8016202:	4422      	add	r2, r4
 8016204:	4423      	add	r3, r4
 8016206:	60aa      	str	r2, [r5, #8]
 8016208:	612b      	str	r3, [r5, #16]
 801620a:	4631      	mov	r1, r6
 801620c:	2201      	movs	r2, #1
 801620e:	4628      	mov	r0, r5
 8016210:	f7fd f9a6 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 8016214:	1bb9      	subs	r1, r7, r6
 8016216:	4604      	mov	r4, r0
 8016218:	2800      	cmp	r0, #0
 801621a:	d1ea      	bne.n	80161f2 <ucdr_serialize_array_uint8_t+0x16>
 801621c:	2301      	movs	r3, #1
 801621e:	7da8      	ldrb	r0, [r5, #22]
 8016220:	756b      	strb	r3, [r5, #21]
 8016222:	4058      	eors	r0, r3
 8016224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016228:	463a      	mov	r2, r7
 801622a:	4641      	mov	r1, r8
 801622c:	68a8      	ldr	r0, [r5, #8]
 801622e:	f00c f9a0 	bl	8022572 <memcpy>
 8016232:	68aa      	ldr	r2, [r5, #8]
 8016234:	692b      	ldr	r3, [r5, #16]
 8016236:	443a      	add	r2, r7
 8016238:	443b      	add	r3, r7
 801623a:	60aa      	str	r2, [r5, #8]
 801623c:	612b      	str	r3, [r5, #16]
 801623e:	e7ed      	b.n	801621c <ucdr_serialize_array_uint8_t+0x40>

08016240 <ucdr_serialize_endian_array_uint8_t>:
 8016240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016244:	4619      	mov	r1, r3
 8016246:	461f      	mov	r7, r3
 8016248:	4605      	mov	r5, r0
 801624a:	4690      	mov	r8, r2
 801624c:	f7fd f8fe 	bl	801344c <ucdr_check_buffer_available_for>
 8016250:	b9e0      	cbnz	r0, 801628c <ucdr_serialize_endian_array_uint8_t+0x4c>
 8016252:	463e      	mov	r6, r7
 8016254:	e00b      	b.n	801626e <ucdr_serialize_endian_array_uint8_t+0x2e>
 8016256:	4441      	add	r1, r8
 8016258:	68a8      	ldr	r0, [r5, #8]
 801625a:	4622      	mov	r2, r4
 801625c:	1b36      	subs	r6, r6, r4
 801625e:	f00c f988 	bl	8022572 <memcpy>
 8016262:	68ab      	ldr	r3, [r5, #8]
 8016264:	6928      	ldr	r0, [r5, #16]
 8016266:	4423      	add	r3, r4
 8016268:	4420      	add	r0, r4
 801626a:	60ab      	str	r3, [r5, #8]
 801626c:	6128      	str	r0, [r5, #16]
 801626e:	4631      	mov	r1, r6
 8016270:	2201      	movs	r2, #1
 8016272:	4628      	mov	r0, r5
 8016274:	f7fd f974 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 8016278:	1bb9      	subs	r1, r7, r6
 801627a:	4604      	mov	r4, r0
 801627c:	2800      	cmp	r0, #0
 801627e:	d1ea      	bne.n	8016256 <ucdr_serialize_endian_array_uint8_t+0x16>
 8016280:	2301      	movs	r3, #1
 8016282:	7da8      	ldrb	r0, [r5, #22]
 8016284:	756b      	strb	r3, [r5, #21]
 8016286:	4058      	eors	r0, r3
 8016288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801628c:	463a      	mov	r2, r7
 801628e:	4641      	mov	r1, r8
 8016290:	68a8      	ldr	r0, [r5, #8]
 8016292:	f00c f96e 	bl	8022572 <memcpy>
 8016296:	68aa      	ldr	r2, [r5, #8]
 8016298:	692b      	ldr	r3, [r5, #16]
 801629a:	443a      	add	r2, r7
 801629c:	443b      	add	r3, r7
 801629e:	60aa      	str	r2, [r5, #8]
 80162a0:	612b      	str	r3, [r5, #16]
 80162a2:	e7ed      	b.n	8016280 <ucdr_serialize_endian_array_uint8_t+0x40>

080162a4 <ucdr_deserialize_array_uint8_t>:
 80162a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162a8:	4688      	mov	r8, r1
 80162aa:	4611      	mov	r1, r2
 80162ac:	4617      	mov	r7, r2
 80162ae:	4605      	mov	r5, r0
 80162b0:	f7fd f8cc 	bl	801344c <ucdr_check_buffer_available_for>
 80162b4:	b9e8      	cbnz	r0, 80162f2 <ucdr_deserialize_array_uint8_t+0x4e>
 80162b6:	463e      	mov	r6, r7
 80162b8:	e00c      	b.n	80162d4 <ucdr_deserialize_array_uint8_t+0x30>
 80162ba:	eb08 0003 	add.w	r0, r8, r3
 80162be:	4622      	mov	r2, r4
 80162c0:	68a9      	ldr	r1, [r5, #8]
 80162c2:	1b36      	subs	r6, r6, r4
 80162c4:	f00c f955 	bl	8022572 <memcpy>
 80162c8:	68aa      	ldr	r2, [r5, #8]
 80162ca:	692b      	ldr	r3, [r5, #16]
 80162cc:	4422      	add	r2, r4
 80162ce:	4423      	add	r3, r4
 80162d0:	60aa      	str	r2, [r5, #8]
 80162d2:	612b      	str	r3, [r5, #16]
 80162d4:	2201      	movs	r2, #1
 80162d6:	4631      	mov	r1, r6
 80162d8:	4628      	mov	r0, r5
 80162da:	f7fd f941 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 80162de:	1bbb      	subs	r3, r7, r6
 80162e0:	4604      	mov	r4, r0
 80162e2:	2800      	cmp	r0, #0
 80162e4:	d1e9      	bne.n	80162ba <ucdr_deserialize_array_uint8_t+0x16>
 80162e6:	2301      	movs	r3, #1
 80162e8:	7da8      	ldrb	r0, [r5, #22]
 80162ea:	756b      	strb	r3, [r5, #21]
 80162ec:	4058      	eors	r0, r3
 80162ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162f2:	463a      	mov	r2, r7
 80162f4:	68a9      	ldr	r1, [r5, #8]
 80162f6:	4640      	mov	r0, r8
 80162f8:	f00c f93b 	bl	8022572 <memcpy>
 80162fc:	68aa      	ldr	r2, [r5, #8]
 80162fe:	692b      	ldr	r3, [r5, #16]
 8016300:	443a      	add	r2, r7
 8016302:	443b      	add	r3, r7
 8016304:	60aa      	str	r2, [r5, #8]
 8016306:	612b      	str	r3, [r5, #16]
 8016308:	e7ed      	b.n	80162e6 <ucdr_deserialize_array_uint8_t+0x42>
 801630a:	bf00      	nop

0801630c <ucdr_deserialize_endian_array_uint8_t>:
 801630c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016310:	4619      	mov	r1, r3
 8016312:	461f      	mov	r7, r3
 8016314:	4605      	mov	r5, r0
 8016316:	4690      	mov	r8, r2
 8016318:	f7fd f898 	bl	801344c <ucdr_check_buffer_available_for>
 801631c:	b9e8      	cbnz	r0, 801635a <ucdr_deserialize_endian_array_uint8_t+0x4e>
 801631e:	463e      	mov	r6, r7
 8016320:	e00c      	b.n	801633c <ucdr_deserialize_endian_array_uint8_t+0x30>
 8016322:	4622      	mov	r2, r4
 8016324:	eb08 0003 	add.w	r0, r8, r3
 8016328:	68a9      	ldr	r1, [r5, #8]
 801632a:	1b36      	subs	r6, r6, r4
 801632c:	f00c f921 	bl	8022572 <memcpy>
 8016330:	68ab      	ldr	r3, [r5, #8]
 8016332:	692a      	ldr	r2, [r5, #16]
 8016334:	4423      	add	r3, r4
 8016336:	4414      	add	r4, r2
 8016338:	60ab      	str	r3, [r5, #8]
 801633a:	612c      	str	r4, [r5, #16]
 801633c:	2201      	movs	r2, #1
 801633e:	4631      	mov	r1, r6
 8016340:	4628      	mov	r0, r5
 8016342:	f7fd f90d 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 8016346:	1bbb      	subs	r3, r7, r6
 8016348:	4604      	mov	r4, r0
 801634a:	2800      	cmp	r0, #0
 801634c:	d1e9      	bne.n	8016322 <ucdr_deserialize_endian_array_uint8_t+0x16>
 801634e:	2301      	movs	r3, #1
 8016350:	7da8      	ldrb	r0, [r5, #22]
 8016352:	756b      	strb	r3, [r5, #21]
 8016354:	4058      	eors	r0, r3
 8016356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801635a:	463a      	mov	r2, r7
 801635c:	68a9      	ldr	r1, [r5, #8]
 801635e:	4640      	mov	r0, r8
 8016360:	f00c f907 	bl	8022572 <memcpy>
 8016364:	68aa      	ldr	r2, [r5, #8]
 8016366:	692b      	ldr	r3, [r5, #16]
 8016368:	443a      	add	r2, r7
 801636a:	443b      	add	r3, r7
 801636c:	60aa      	str	r2, [r5, #8]
 801636e:	612b      	str	r3, [r5, #16]
 8016370:	e7ed      	b.n	801634e <ucdr_deserialize_endian_array_uint8_t+0x42>
 8016372:	bf00      	nop

08016374 <ucdr_serialize_array_double>:
 8016374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016378:	4604      	mov	r4, r0
 801637a:	460e      	mov	r6, r1
 801637c:	2108      	movs	r1, #8
 801637e:	4617      	mov	r7, r2
 8016380:	f7fd f8c4 	bl	801350c <ucdr_buffer_alignment>
 8016384:	4601      	mov	r1, r0
 8016386:	4620      	mov	r0, r4
 8016388:	7d65      	ldrb	r5, [r4, #21]
 801638a:	f7fd f907 	bl	801359c <ucdr_advance_buffer>
 801638e:	7d21      	ldrb	r1, [r4, #20]
 8016390:	7565      	strb	r5, [r4, #21]
 8016392:	2901      	cmp	r1, #1
 8016394:	d010      	beq.n	80163b8 <ucdr_serialize_array_double+0x44>
 8016396:	b157      	cbz	r7, 80163ae <ucdr_serialize_array_double+0x3a>
 8016398:	2500      	movs	r5, #0
 801639a:	e000      	b.n	801639e <ucdr_serialize_array_double+0x2a>
 801639c:	7d21      	ldrb	r1, [r4, #20]
 801639e:	3501      	adds	r5, #1
 80163a0:	4620      	mov	r0, r4
 80163a2:	ecb6 0b02 	vldmia	r6!, {d0}
 80163a6:	f7fc fdff 	bl	8012fa8 <ucdr_serialize_endian_double>
 80163aa:	42af      	cmp	r7, r5
 80163ac:	d1f6      	bne.n	801639c <ucdr_serialize_array_double+0x28>
 80163ae:	7da0      	ldrb	r0, [r4, #22]
 80163b0:	f080 0001 	eor.w	r0, r0, #1
 80163b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163b8:	00ff      	lsls	r7, r7, #3
 80163ba:	4620      	mov	r0, r4
 80163bc:	4639      	mov	r1, r7
 80163be:	f7fd f845 	bl	801344c <ucdr_check_buffer_available_for>
 80163c2:	b9f8      	cbnz	r0, 8016404 <ucdr_serialize_array_double+0x90>
 80163c4:	46b8      	mov	r8, r7
 80163c6:	e00c      	b.n	80163e2 <ucdr_serialize_array_double+0x6e>
 80163c8:	462a      	mov	r2, r5
 80163ca:	4431      	add	r1, r6
 80163cc:	68a0      	ldr	r0, [r4, #8]
 80163ce:	eba8 0805 	sub.w	r8, r8, r5
 80163d2:	f00c f8ce 	bl	8022572 <memcpy>
 80163d6:	68a2      	ldr	r2, [r4, #8]
 80163d8:	6923      	ldr	r3, [r4, #16]
 80163da:	442a      	add	r2, r5
 80163dc:	442b      	add	r3, r5
 80163de:	60a2      	str	r2, [r4, #8]
 80163e0:	6123      	str	r3, [r4, #16]
 80163e2:	4641      	mov	r1, r8
 80163e4:	2208      	movs	r2, #8
 80163e6:	4620      	mov	r0, r4
 80163e8:	f7fd f8ba 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 80163ec:	eba7 0108 	sub.w	r1, r7, r8
 80163f0:	4605      	mov	r5, r0
 80163f2:	2800      	cmp	r0, #0
 80163f4:	d1e8      	bne.n	80163c8 <ucdr_serialize_array_double+0x54>
 80163f6:	2308      	movs	r3, #8
 80163f8:	7da0      	ldrb	r0, [r4, #22]
 80163fa:	7563      	strb	r3, [r4, #21]
 80163fc:	f080 0001 	eor.w	r0, r0, #1
 8016400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016404:	463a      	mov	r2, r7
 8016406:	4631      	mov	r1, r6
 8016408:	68a0      	ldr	r0, [r4, #8]
 801640a:	f00c f8b2 	bl	8022572 <memcpy>
 801640e:	68a2      	ldr	r2, [r4, #8]
 8016410:	6923      	ldr	r3, [r4, #16]
 8016412:	443a      	add	r2, r7
 8016414:	443b      	add	r3, r7
 8016416:	60a2      	str	r2, [r4, #8]
 8016418:	6123      	str	r3, [r4, #16]
 801641a:	e7ec      	b.n	80163f6 <ucdr_serialize_array_double+0x82>

0801641c <ucdr_serialize_endian_array_double>:
 801641c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016420:	4604      	mov	r4, r0
 8016422:	4688      	mov	r8, r1
 8016424:	2108      	movs	r1, #8
 8016426:	4616      	mov	r6, r2
 8016428:	461f      	mov	r7, r3
 801642a:	f7fd f86f 	bl	801350c <ucdr_buffer_alignment>
 801642e:	4601      	mov	r1, r0
 8016430:	4620      	mov	r0, r4
 8016432:	7d65      	ldrb	r5, [r4, #21]
 8016434:	f7fd f8b2 	bl	801359c <ucdr_advance_buffer>
 8016438:	f1b8 0f01 	cmp.w	r8, #1
 801643c:	7565      	strb	r5, [r4, #21]
 801643e:	d00f      	beq.n	8016460 <ucdr_serialize_endian_array_double+0x44>
 8016440:	b14f      	cbz	r7, 8016456 <ucdr_serialize_endian_array_double+0x3a>
 8016442:	2500      	movs	r5, #0
 8016444:	3501      	adds	r5, #1
 8016446:	4641      	mov	r1, r8
 8016448:	4620      	mov	r0, r4
 801644a:	ecb6 0b02 	vldmia	r6!, {d0}
 801644e:	f7fc fdab 	bl	8012fa8 <ucdr_serialize_endian_double>
 8016452:	42af      	cmp	r7, r5
 8016454:	d1f6      	bne.n	8016444 <ucdr_serialize_endian_array_double+0x28>
 8016456:	7da0      	ldrb	r0, [r4, #22]
 8016458:	f080 0001 	eor.w	r0, r0, #1
 801645c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016460:	00ff      	lsls	r7, r7, #3
 8016462:	4620      	mov	r0, r4
 8016464:	4639      	mov	r1, r7
 8016466:	f7fc fff1 	bl	801344c <ucdr_check_buffer_available_for>
 801646a:	b9f8      	cbnz	r0, 80164ac <ucdr_serialize_endian_array_double+0x90>
 801646c:	46b8      	mov	r8, r7
 801646e:	e00c      	b.n	801648a <ucdr_serialize_endian_array_double+0x6e>
 8016470:	462a      	mov	r2, r5
 8016472:	4431      	add	r1, r6
 8016474:	68a0      	ldr	r0, [r4, #8]
 8016476:	eba8 0805 	sub.w	r8, r8, r5
 801647a:	f00c f87a 	bl	8022572 <memcpy>
 801647e:	68a2      	ldr	r2, [r4, #8]
 8016480:	6923      	ldr	r3, [r4, #16]
 8016482:	442a      	add	r2, r5
 8016484:	442b      	add	r3, r5
 8016486:	60a2      	str	r2, [r4, #8]
 8016488:	6123      	str	r3, [r4, #16]
 801648a:	4641      	mov	r1, r8
 801648c:	2208      	movs	r2, #8
 801648e:	4620      	mov	r0, r4
 8016490:	f7fd f866 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 8016494:	eba7 0108 	sub.w	r1, r7, r8
 8016498:	4605      	mov	r5, r0
 801649a:	2800      	cmp	r0, #0
 801649c:	d1e8      	bne.n	8016470 <ucdr_serialize_endian_array_double+0x54>
 801649e:	2308      	movs	r3, #8
 80164a0:	7da0      	ldrb	r0, [r4, #22]
 80164a2:	7563      	strb	r3, [r4, #21]
 80164a4:	f080 0001 	eor.w	r0, r0, #1
 80164a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164ac:	463a      	mov	r2, r7
 80164ae:	4631      	mov	r1, r6
 80164b0:	68a0      	ldr	r0, [r4, #8]
 80164b2:	f00c f85e 	bl	8022572 <memcpy>
 80164b6:	68a2      	ldr	r2, [r4, #8]
 80164b8:	6923      	ldr	r3, [r4, #16]
 80164ba:	443a      	add	r2, r7
 80164bc:	443b      	add	r3, r7
 80164be:	60a2      	str	r2, [r4, #8]
 80164c0:	6123      	str	r3, [r4, #16]
 80164c2:	e7ec      	b.n	801649e <ucdr_serialize_endian_array_double+0x82>

080164c4 <ucdr_deserialize_array_double>:
 80164c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164c8:	4604      	mov	r4, r0
 80164ca:	460e      	mov	r6, r1
 80164cc:	2108      	movs	r1, #8
 80164ce:	4617      	mov	r7, r2
 80164d0:	f7fd f81c 	bl	801350c <ucdr_buffer_alignment>
 80164d4:	4601      	mov	r1, r0
 80164d6:	4620      	mov	r0, r4
 80164d8:	7d65      	ldrb	r5, [r4, #21]
 80164da:	f7fd f85f 	bl	801359c <ucdr_advance_buffer>
 80164de:	7d21      	ldrb	r1, [r4, #20]
 80164e0:	7565      	strb	r5, [r4, #21]
 80164e2:	2901      	cmp	r1, #1
 80164e4:	d010      	beq.n	8016508 <ucdr_deserialize_array_double+0x44>
 80164e6:	b157      	cbz	r7, 80164fe <ucdr_deserialize_array_double+0x3a>
 80164e8:	2500      	movs	r5, #0
 80164ea:	e000      	b.n	80164ee <ucdr_deserialize_array_double+0x2a>
 80164ec:	7d21      	ldrb	r1, [r4, #20]
 80164ee:	3501      	adds	r5, #1
 80164f0:	4632      	mov	r2, r6
 80164f2:	4620      	mov	r0, r4
 80164f4:	3608      	adds	r6, #8
 80164f6:	f7fc fedf 	bl	80132b8 <ucdr_deserialize_endian_double>
 80164fa:	42af      	cmp	r7, r5
 80164fc:	d1f6      	bne.n	80164ec <ucdr_deserialize_array_double+0x28>
 80164fe:	7da0      	ldrb	r0, [r4, #22]
 8016500:	f080 0001 	eor.w	r0, r0, #1
 8016504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016508:	00ff      	lsls	r7, r7, #3
 801650a:	4620      	mov	r0, r4
 801650c:	4639      	mov	r1, r7
 801650e:	f7fc ff9d 	bl	801344c <ucdr_check_buffer_available_for>
 8016512:	b9f8      	cbnz	r0, 8016554 <ucdr_deserialize_array_double+0x90>
 8016514:	46b8      	mov	r8, r7
 8016516:	e00c      	b.n	8016532 <ucdr_deserialize_array_double+0x6e>
 8016518:	18f0      	adds	r0, r6, r3
 801651a:	462a      	mov	r2, r5
 801651c:	68a1      	ldr	r1, [r4, #8]
 801651e:	eba8 0805 	sub.w	r8, r8, r5
 8016522:	f00c f826 	bl	8022572 <memcpy>
 8016526:	68a2      	ldr	r2, [r4, #8]
 8016528:	6923      	ldr	r3, [r4, #16]
 801652a:	442a      	add	r2, r5
 801652c:	442b      	add	r3, r5
 801652e:	60a2      	str	r2, [r4, #8]
 8016530:	6123      	str	r3, [r4, #16]
 8016532:	2208      	movs	r2, #8
 8016534:	4641      	mov	r1, r8
 8016536:	4620      	mov	r0, r4
 8016538:	f7fd f812 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 801653c:	eba7 0308 	sub.w	r3, r7, r8
 8016540:	4605      	mov	r5, r0
 8016542:	2800      	cmp	r0, #0
 8016544:	d1e8      	bne.n	8016518 <ucdr_deserialize_array_double+0x54>
 8016546:	2308      	movs	r3, #8
 8016548:	7da0      	ldrb	r0, [r4, #22]
 801654a:	7563      	strb	r3, [r4, #21]
 801654c:	f080 0001 	eor.w	r0, r0, #1
 8016550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016554:	463a      	mov	r2, r7
 8016556:	68a1      	ldr	r1, [r4, #8]
 8016558:	4630      	mov	r0, r6
 801655a:	f00c f80a 	bl	8022572 <memcpy>
 801655e:	68a2      	ldr	r2, [r4, #8]
 8016560:	6923      	ldr	r3, [r4, #16]
 8016562:	443a      	add	r2, r7
 8016564:	443b      	add	r3, r7
 8016566:	60a2      	str	r2, [r4, #8]
 8016568:	6123      	str	r3, [r4, #16]
 801656a:	e7ec      	b.n	8016546 <ucdr_deserialize_array_double+0x82>

0801656c <ucdr_deserialize_endian_array_double>:
 801656c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016570:	4605      	mov	r5, r0
 8016572:	4688      	mov	r8, r1
 8016574:	2108      	movs	r1, #8
 8016576:	4614      	mov	r4, r2
 8016578:	461f      	mov	r7, r3
 801657a:	f7fc ffc7 	bl	801350c <ucdr_buffer_alignment>
 801657e:	4601      	mov	r1, r0
 8016580:	4628      	mov	r0, r5
 8016582:	7d6e      	ldrb	r6, [r5, #21]
 8016584:	f7fd f80a 	bl	801359c <ucdr_advance_buffer>
 8016588:	f1b8 0f01 	cmp.w	r8, #1
 801658c:	756e      	strb	r6, [r5, #21]
 801658e:	d010      	beq.n	80165b2 <ucdr_deserialize_endian_array_double+0x46>
 8016590:	b157      	cbz	r7, 80165a8 <ucdr_deserialize_endian_array_double+0x3c>
 8016592:	2600      	movs	r6, #0
 8016594:	3601      	adds	r6, #1
 8016596:	4622      	mov	r2, r4
 8016598:	4641      	mov	r1, r8
 801659a:	4628      	mov	r0, r5
 801659c:	f7fc fe8c 	bl	80132b8 <ucdr_deserialize_endian_double>
 80165a0:	42b7      	cmp	r7, r6
 80165a2:	f104 0408 	add.w	r4, r4, #8
 80165a6:	d1f5      	bne.n	8016594 <ucdr_deserialize_endian_array_double+0x28>
 80165a8:	7da8      	ldrb	r0, [r5, #22]
 80165aa:	f080 0001 	eor.w	r0, r0, #1
 80165ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165b2:	00ff      	lsls	r7, r7, #3
 80165b4:	4628      	mov	r0, r5
 80165b6:	4639      	mov	r1, r7
 80165b8:	f7fc ff48 	bl	801344c <ucdr_check_buffer_available_for>
 80165bc:	b9f8      	cbnz	r0, 80165fe <ucdr_deserialize_endian_array_double+0x92>
 80165be:	46b8      	mov	r8, r7
 80165c0:	e00c      	b.n	80165dc <ucdr_deserialize_endian_array_double+0x70>
 80165c2:	18e0      	adds	r0, r4, r3
 80165c4:	4632      	mov	r2, r6
 80165c6:	68a9      	ldr	r1, [r5, #8]
 80165c8:	eba8 0806 	sub.w	r8, r8, r6
 80165cc:	f00b ffd1 	bl	8022572 <memcpy>
 80165d0:	68aa      	ldr	r2, [r5, #8]
 80165d2:	692b      	ldr	r3, [r5, #16]
 80165d4:	4432      	add	r2, r6
 80165d6:	4433      	add	r3, r6
 80165d8:	60aa      	str	r2, [r5, #8]
 80165da:	612b      	str	r3, [r5, #16]
 80165dc:	2208      	movs	r2, #8
 80165de:	4641      	mov	r1, r8
 80165e0:	4628      	mov	r0, r5
 80165e2:	f7fc ffbd 	bl	8013560 <ucdr_check_final_buffer_behavior_array>
 80165e6:	eba7 0308 	sub.w	r3, r7, r8
 80165ea:	4606      	mov	r6, r0
 80165ec:	2800      	cmp	r0, #0
 80165ee:	d1e8      	bne.n	80165c2 <ucdr_deserialize_endian_array_double+0x56>
 80165f0:	2308      	movs	r3, #8
 80165f2:	7da8      	ldrb	r0, [r5, #22]
 80165f4:	756b      	strb	r3, [r5, #21]
 80165f6:	f080 0001 	eor.w	r0, r0, #1
 80165fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165fe:	463a      	mov	r2, r7
 8016600:	68a9      	ldr	r1, [r5, #8]
 8016602:	4620      	mov	r0, r4
 8016604:	f00b ffb5 	bl	8022572 <memcpy>
 8016608:	68aa      	ldr	r2, [r5, #8]
 801660a:	692b      	ldr	r3, [r5, #16]
 801660c:	443a      	add	r2, r7
 801660e:	443b      	add	r3, r7
 8016610:	60aa      	str	r2, [r5, #8]
 8016612:	612b      	str	r3, [r5, #16]
 8016614:	e7ec      	b.n	80165f0 <ucdr_deserialize_endian_array_double+0x84>
 8016616:	bf00      	nop

08016618 <ucdr_serialize_sequence_char>:
 8016618:	b570      	push	{r4, r5, r6, lr}
 801661a:	4615      	mov	r5, r2
 801661c:	460e      	mov	r6, r1
 801661e:	7d01      	ldrb	r1, [r0, #20]
 8016620:	4604      	mov	r4, r0
 8016622:	f7fb ff4d 	bl	80124c0 <ucdr_serialize_endian_uint32_t>
 8016626:	b90d      	cbnz	r5, 801662c <ucdr_serialize_sequence_char+0x14>
 8016628:	2001      	movs	r0, #1
 801662a:	bd70      	pop	{r4, r5, r6, pc}
 801662c:	462b      	mov	r3, r5
 801662e:	4632      	mov	r2, r6
 8016630:	7d21      	ldrb	r1, [r4, #20]
 8016632:	4620      	mov	r0, r4
 8016634:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016638:	f7ff bd6a 	b.w	8016110 <ucdr_serialize_endian_array_char>

0801663c <ucdr_deserialize_sequence_char>:
 801663c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016640:	461d      	mov	r5, r3
 8016642:	4616      	mov	r6, r2
 8016644:	460f      	mov	r7, r1
 8016646:	461a      	mov	r2, r3
 8016648:	7d01      	ldrb	r1, [r0, #20]
 801664a:	4604      	mov	r4, r0
 801664c:	f7fc f858 	bl	8012700 <ucdr_deserialize_endian_uint32_t>
 8016650:	682b      	ldr	r3, [r5, #0]
 8016652:	429e      	cmp	r6, r3
 8016654:	d208      	bcs.n	8016668 <ucdr_deserialize_sequence_char+0x2c>
 8016656:	2201      	movs	r2, #1
 8016658:	75a2      	strb	r2, [r4, #22]
 801665a:	463a      	mov	r2, r7
 801665c:	7d21      	ldrb	r1, [r4, #20]
 801665e:	4620      	mov	r0, r4
 8016660:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016664:	f7ff bd86 	b.w	8016174 <ucdr_deserialize_endian_array_char>
 8016668:	2b00      	cmp	r3, #0
 801666a:	d1f6      	bne.n	801665a <ucdr_deserialize_sequence_char+0x1e>
 801666c:	2001      	movs	r0, #1
 801666e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016672:	bf00      	nop

08016674 <ucdr_serialize_sequence_uint8_t>:
 8016674:	b570      	push	{r4, r5, r6, lr}
 8016676:	4615      	mov	r5, r2
 8016678:	460e      	mov	r6, r1
 801667a:	7d01      	ldrb	r1, [r0, #20]
 801667c:	4604      	mov	r4, r0
 801667e:	f7fb ff1f 	bl	80124c0 <ucdr_serialize_endian_uint32_t>
 8016682:	b90d      	cbnz	r5, 8016688 <ucdr_serialize_sequence_uint8_t+0x14>
 8016684:	2001      	movs	r0, #1
 8016686:	bd70      	pop	{r4, r5, r6, pc}
 8016688:	462b      	mov	r3, r5
 801668a:	4632      	mov	r2, r6
 801668c:	7d21      	ldrb	r1, [r4, #20]
 801668e:	4620      	mov	r0, r4
 8016690:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016694:	f7ff bdd4 	b.w	8016240 <ucdr_serialize_endian_array_uint8_t>

08016698 <ucdr_deserialize_sequence_uint8_t>:
 8016698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801669c:	461d      	mov	r5, r3
 801669e:	4616      	mov	r6, r2
 80166a0:	460f      	mov	r7, r1
 80166a2:	461a      	mov	r2, r3
 80166a4:	7d01      	ldrb	r1, [r0, #20]
 80166a6:	4604      	mov	r4, r0
 80166a8:	f7fc f82a 	bl	8012700 <ucdr_deserialize_endian_uint32_t>
 80166ac:	682b      	ldr	r3, [r5, #0]
 80166ae:	429e      	cmp	r6, r3
 80166b0:	d208      	bcs.n	80166c4 <ucdr_deserialize_sequence_uint8_t+0x2c>
 80166b2:	2201      	movs	r2, #1
 80166b4:	75a2      	strb	r2, [r4, #22]
 80166b6:	463a      	mov	r2, r7
 80166b8:	7d21      	ldrb	r1, [r4, #20]
 80166ba:	4620      	mov	r0, r4
 80166bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80166c0:	f7ff be24 	b.w	801630c <ucdr_deserialize_endian_array_uint8_t>
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d1f6      	bne.n	80166b6 <ucdr_deserialize_sequence_uint8_t+0x1e>
 80166c8:	2001      	movs	r0, #1
 80166ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166ce:	bf00      	nop

080166d0 <ucdr_serialize_sequence_double>:
 80166d0:	b570      	push	{r4, r5, r6, lr}
 80166d2:	4615      	mov	r5, r2
 80166d4:	460e      	mov	r6, r1
 80166d6:	7d01      	ldrb	r1, [r0, #20]
 80166d8:	4604      	mov	r4, r0
 80166da:	f7fb fef1 	bl	80124c0 <ucdr_serialize_endian_uint32_t>
 80166de:	b90d      	cbnz	r5, 80166e4 <ucdr_serialize_sequence_double+0x14>
 80166e0:	2001      	movs	r0, #1
 80166e2:	bd70      	pop	{r4, r5, r6, pc}
 80166e4:	462b      	mov	r3, r5
 80166e6:	4632      	mov	r2, r6
 80166e8:	7d21      	ldrb	r1, [r4, #20]
 80166ea:	4620      	mov	r0, r4
 80166ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80166f0:	f7ff be94 	b.w	801641c <ucdr_serialize_endian_array_double>

080166f4 <ucdr_deserialize_sequence_double>:
 80166f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80166f8:	461d      	mov	r5, r3
 80166fa:	4616      	mov	r6, r2
 80166fc:	460f      	mov	r7, r1
 80166fe:	461a      	mov	r2, r3
 8016700:	7d01      	ldrb	r1, [r0, #20]
 8016702:	4604      	mov	r4, r0
 8016704:	f7fb fffc 	bl	8012700 <ucdr_deserialize_endian_uint32_t>
 8016708:	682b      	ldr	r3, [r5, #0]
 801670a:	429e      	cmp	r6, r3
 801670c:	d208      	bcs.n	8016720 <ucdr_deserialize_sequence_double+0x2c>
 801670e:	2201      	movs	r2, #1
 8016710:	75a2      	strb	r2, [r4, #22]
 8016712:	463a      	mov	r2, r7
 8016714:	7d21      	ldrb	r1, [r4, #20]
 8016716:	4620      	mov	r0, r4
 8016718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801671c:	f7ff bf26 	b.w	801656c <ucdr_deserialize_endian_array_double>
 8016720:	2b00      	cmp	r3, #0
 8016722:	d1f6      	bne.n	8016712 <ucdr_deserialize_sequence_double+0x1e>
 8016724:	2001      	movs	r0, #1
 8016726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801672a:	bf00      	nop

0801672c <uxr_buffer_delete_entity>:
 801672c:	b510      	push	{r4, lr}
 801672e:	2300      	movs	r3, #0
 8016730:	b08e      	sub	sp, #56	@ 0x38
 8016732:	4604      	mov	r4, r0
 8016734:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8016738:	2303      	movs	r3, #3
 801673a:	2204      	movs	r2, #4
 801673c:	9300      	str	r3, [sp, #0]
 801673e:	ab06      	add	r3, sp, #24
 8016740:	f001 f916 	bl	8017970 <uxr_prepare_stream_to_write_submessage>
 8016744:	b918      	cbnz	r0, 801674e <uxr_buffer_delete_entity+0x22>
 8016746:	4604      	mov	r4, r0
 8016748:	4620      	mov	r0, r4
 801674a:	b00e      	add	sp, #56	@ 0x38
 801674c:	bd10      	pop	{r4, pc}
 801674e:	9902      	ldr	r1, [sp, #8]
 8016750:	aa05      	add	r2, sp, #20
 8016752:	4620      	mov	r0, r4
 8016754:	f001 fa44 	bl	8017be0 <uxr_init_base_object_request>
 8016758:	4604      	mov	r4, r0
 801675a:	a905      	add	r1, sp, #20
 801675c:	a806      	add	r0, sp, #24
 801675e:	f002 fc55 	bl	801900c <uxr_serialize_DELETE_Payload>
 8016762:	4620      	mov	r0, r4
 8016764:	b00e      	add	sp, #56	@ 0x38
 8016766:	bd10      	pop	{r4, pc}

08016768 <uxr_common_create_entity>:
 8016768:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 801676c:	b510      	push	{r4, lr}
 801676e:	f1bc 0f01 	cmp.w	ip, #1
 8016772:	b08c      	sub	sp, #48	@ 0x30
 8016774:	4604      	mov	r4, r0
 8016776:	9202      	str	r2, [sp, #8]
 8016778:	bf0c      	ite	eq
 801677a:	f003 0201 	andeq.w	r2, r3, #1
 801677e:	2200      	movne	r2, #0
 8016780:	330e      	adds	r3, #14
 8016782:	9103      	str	r1, [sp, #12]
 8016784:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8016788:	441a      	add	r2, r3
 801678a:	ab04      	add	r3, sp, #16
 801678c:	9101      	str	r1, [sp, #4]
 801678e:	2101      	movs	r1, #1
 8016790:	b292      	uxth	r2, r2
 8016792:	9100      	str	r1, [sp, #0]
 8016794:	9903      	ldr	r1, [sp, #12]
 8016796:	f001 f8eb 	bl	8017970 <uxr_prepare_stream_to_write_submessage>
 801679a:	b918      	cbnz	r0, 80167a4 <uxr_common_create_entity+0x3c>
 801679c:	4604      	mov	r4, r0
 801679e:	4620      	mov	r0, r4
 80167a0:	b00c      	add	sp, #48	@ 0x30
 80167a2:	bd10      	pop	{r4, pc}
 80167a4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80167a6:	4620      	mov	r0, r4
 80167a8:	9902      	ldr	r1, [sp, #8]
 80167aa:	f001 fa19 	bl	8017be0 <uxr_init_base_object_request>
 80167ae:	4604      	mov	r4, r0
 80167b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80167b2:	a804      	add	r0, sp, #16
 80167b4:	f002 fb86 	bl	8018ec4 <uxr_serialize_CREATE_Payload>
 80167b8:	4620      	mov	r0, r4
 80167ba:	b00c      	add	sp, #48	@ 0x30
 80167bc:	bd10      	pop	{r4, pc}
 80167be:	bf00      	nop

080167c0 <uxr_buffer_create_participant_bin>:
 80167c0:	b570      	push	{r4, r5, r6, lr}
 80167c2:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 80167c6:	4605      	mov	r5, r0
 80167c8:	ac11      	add	r4, sp, #68	@ 0x44
 80167ca:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 80167ce:	2303      	movs	r3, #3
 80167d0:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 80167d4:	7223      	strb	r3, [r4, #8]
 80167d6:	2300      	movs	r3, #0
 80167d8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80167dc:	f88d 3014 	strb.w	r3, [sp, #20]
 80167e0:	2201      	movs	r2, #1
 80167e2:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 80167e4:	7122      	strb	r2, [r4, #4]
 80167e6:	b1cb      	cbz	r3, 801681c <uxr_buffer_create_participant_bin+0x5c>
 80167e8:	f88d 201c 	strb.w	r2, [sp, #28]
 80167ec:	9308      	str	r3, [sp, #32]
 80167ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80167f2:	a915      	add	r1, sp, #84	@ 0x54
 80167f4:	a809      	add	r0, sp, #36	@ 0x24
 80167f6:	f7fc fe7d 	bl	80134f4 <ucdr_init_buffer>
 80167fa:	a905      	add	r1, sp, #20
 80167fc:	a809      	add	r0, sp, #36	@ 0x24
 80167fe:	f001 ff6b 	bl	80186d8 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8016802:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016804:	9600      	str	r6, [sp, #0]
 8016806:	4628      	mov	r0, r5
 8016808:	9401      	str	r4, [sp, #4]
 801680a:	60e3      	str	r3, [r4, #12]
 801680c:	b29b      	uxth	r3, r3
 801680e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8016812:	f7ff ffa9 	bl	8016768 <uxr_common_create_entity>
 8016816:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 801681a:	bd70      	pop	{r4, r5, r6, pc}
 801681c:	f88d 301c 	strb.w	r3, [sp, #28]
 8016820:	e7e5      	b.n	80167ee <uxr_buffer_create_participant_bin+0x2e>
 8016822:	bf00      	nop

08016824 <uxr_buffer_create_topic_bin>:
 8016824:	b570      	push	{r4, r5, r6, lr}
 8016826:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 801682a:	4605      	mov	r5, r0
 801682c:	4618      	mov	r0, r3
 801682e:	2302      	movs	r3, #2
 8016830:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8016834:	ac13      	add	r4, sp, #76	@ 0x4c
 8016836:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 801683a:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801683e:	a997      	add	r1, sp, #604	@ 0x25c
 8016840:	f000 f96e 	bl	8016b20 <uxr_object_id_to_raw>
 8016844:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8016846:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801684a:	a917      	add	r1, sp, #92	@ 0x5c
 801684c:	9306      	str	r3, [sp, #24]
 801684e:	a80b      	add	r0, sp, #44	@ 0x2c
 8016850:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8016852:	930a      	str	r3, [sp, #40]	@ 0x28
 8016854:	2303      	movs	r3, #3
 8016856:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 801685a:	2301      	movs	r3, #1
 801685c:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8016860:	2300      	movs	r3, #0
 8016862:	f88d 301c 	strb.w	r3, [sp, #28]
 8016866:	f7fc fe45 	bl	80134f4 <ucdr_init_buffer>
 801686a:	a906      	add	r1, sp, #24
 801686c:	a80b      	add	r0, sp, #44	@ 0x2c
 801686e:	f001 ff55 	bl	801871c <uxr_serialize_OBJK_Topic_Binary>
 8016872:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016874:	4628      	mov	r0, r5
 8016876:	9600      	str	r6, [sp, #0]
 8016878:	9316      	str	r3, [sp, #88]	@ 0x58
 801687a:	b29b      	uxth	r3, r3
 801687c:	9401      	str	r4, [sp, #4]
 801687e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8016882:	f7ff ff71 	bl	8016768 <uxr_common_create_entity>
 8016886:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 801688a:	bd70      	pop	{r4, r5, r6, pc}

0801688c <uxr_buffer_create_publisher_bin>:
 801688c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801688e:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8016892:	2603      	movs	r6, #3
 8016894:	4605      	mov	r5, r0
 8016896:	4618      	mov	r0, r3
 8016898:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 801689c:	ac0e      	add	r4, sp, #56	@ 0x38
 801689e:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 80168a2:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80168a6:	a992      	add	r1, sp, #584	@ 0x248
 80168a8:	f000 f93a 	bl	8016b20 <uxr_object_id_to_raw>
 80168ac:	2300      	movs	r3, #0
 80168ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80168b2:	a912      	add	r1, sp, #72	@ 0x48
 80168b4:	a806      	add	r0, sp, #24
 80168b6:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 80168ba:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 80168be:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 80168c2:	f7fc fe17 	bl	80134f4 <ucdr_init_buffer>
 80168c6:	a993      	add	r1, sp, #588	@ 0x24c
 80168c8:	a806      	add	r0, sp, #24
 80168ca:	f001 ffdd 	bl	8018888 <uxr_serialize_OBJK_Publisher_Binary>
 80168ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80168d0:	4628      	mov	r0, r5
 80168d2:	9700      	str	r7, [sp, #0]
 80168d4:	9311      	str	r3, [sp, #68]	@ 0x44
 80168d6:	b29b      	uxth	r3, r3
 80168d8:	9401      	str	r4, [sp, #4]
 80168da:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80168de:	f7ff ff43 	bl	8016768 <uxr_common_create_entity>
 80168e2:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 80168e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080168e8 <uxr_buffer_create_subscriber_bin>:
 80168e8:	b570      	push	{r4, r5, r6, lr}
 80168ea:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 80168ee:	4605      	mov	r5, r0
 80168f0:	4618      	mov	r0, r3
 80168f2:	2304      	movs	r3, #4
 80168f4:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 80168f8:	ac0e      	add	r4, sp, #56	@ 0x38
 80168fa:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 80168fe:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8016902:	a992      	add	r1, sp, #584	@ 0x248
 8016904:	f000 f90c 	bl	8016b20 <uxr_object_id_to_raw>
 8016908:	2300      	movs	r3, #0
 801690a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801690e:	a912      	add	r1, sp, #72	@ 0x48
 8016910:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8016914:	a806      	add	r0, sp, #24
 8016916:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 801691a:	2303      	movs	r3, #3
 801691c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8016920:	f7fc fde8 	bl	80134f4 <ucdr_init_buffer>
 8016924:	a993      	add	r1, sp, #588	@ 0x24c
 8016926:	a806      	add	r0, sp, #24
 8016928:	f002 f860 	bl	80189ec <uxr_serialize_OBJK_Subscriber_Binary>
 801692c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801692e:	4628      	mov	r0, r5
 8016930:	9600      	str	r6, [sp, #0]
 8016932:	9311      	str	r3, [sp, #68]	@ 0x44
 8016934:	b29b      	uxth	r3, r3
 8016936:	9401      	str	r4, [sp, #4]
 8016938:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801693c:	f7ff ff14 	bl	8016768 <uxr_common_create_entity>
 8016940:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 8016944:	bd70      	pop	{r4, r5, r6, pc}
 8016946:	bf00      	nop

08016948 <uxr_buffer_create_datawriter_bin>:
 8016948:	b5f0      	push	{r4, r5, r6, r7, lr}
 801694a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801694e:	4605      	mov	r5, r0
 8016950:	4618      	mov	r0, r3
 8016952:	2305      	movs	r3, #5
 8016954:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 8016958:	ac1d      	add	r4, sp, #116	@ 0x74
 801695a:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 801695e:	7123      	strb	r3, [r4, #4]
 8016960:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8016964:	a9a1      	add	r1, sp, #644	@ 0x284
 8016966:	f000 f8db 	bl	8016b20 <uxr_object_id_to_raw>
 801696a:	2303      	movs	r3, #3
 801696c:	a90e      	add	r1, sp, #56	@ 0x38
 801696e:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8016970:	7223      	strb	r3, [r4, #8]
 8016972:	f000 f8d5 	bl	8016b20 <uxr_object_id_to_raw>
 8016976:	2200      	movs	r2, #0
 8016978:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 801697c:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 8016980:	3f00      	subs	r7, #0
 8016982:	fab3 f383 	clz	r3, r3
 8016986:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 801698a:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 801698e:	bf18      	it	ne
 8016990:	2701      	movne	r7, #1
 8016992:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8016996:	095b      	lsrs	r3, r3, #5
 8016998:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 801699c:	2201      	movs	r2, #1
 801699e:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 80169a2:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 80169a6:	f89d 22a6 	ldrb.w	r2, [sp, #678]	@ 0x2a6
 80169aa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80169ae:	b91a      	cbnz	r2, 80169b8 <uxr_buffer_create_datawriter_bin+0x70>
 80169b0:	f043 0302 	orr.w	r3, r3, #2
 80169b4:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80169b8:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 80169bc:	2a01      	cmp	r2, #1
 80169be:	d022      	beq.n	8016a06 <uxr_buffer_create_datawriter_bin+0xbe>
 80169c0:	2a03      	cmp	r2, #3
 80169c2:	d01b      	beq.n	80169fc <uxr_buffer_create_datawriter_bin+0xb4>
 80169c4:	b91a      	cbnz	r2, 80169ce <uxr_buffer_create_datawriter_bin+0x86>
 80169c6:	f043 0308 	orr.w	r3, r3, #8
 80169ca:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80169ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80169d2:	a921      	add	r1, sp, #132	@ 0x84
 80169d4:	a806      	add	r0, sp, #24
 80169d6:	f7fc fd8d 	bl	80134f4 <ucdr_init_buffer>
 80169da:	a90e      	add	r1, sp, #56	@ 0x38
 80169dc:	a806      	add	r0, sp, #24
 80169de:	f002 f8a7 	bl	8018b30 <uxr_serialize_OBJK_DataWriter_Binary>
 80169e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80169e4:	9600      	str	r6, [sp, #0]
 80169e6:	4628      	mov	r0, r5
 80169e8:	9401      	str	r4, [sp, #4]
 80169ea:	60e3      	str	r3, [r4, #12]
 80169ec:	b29b      	uxth	r3, r3
 80169ee:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80169f2:	f7ff feb9 	bl	8016768 <uxr_common_create_entity>
 80169f6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80169fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80169fc:	f043 0320 	orr.w	r3, r3, #32
 8016a00:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016a04:	e7e3      	b.n	80169ce <uxr_buffer_create_datawriter_bin+0x86>
 8016a06:	f043 0310 	orr.w	r3, r3, #16
 8016a0a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016a0e:	e7de      	b.n	80169ce <uxr_buffer_create_datawriter_bin+0x86>

08016a10 <uxr_buffer_create_datareader_bin>:
 8016a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016a12:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 8016a16:	4605      	mov	r5, r0
 8016a18:	4618      	mov	r0, r3
 8016a1a:	2306      	movs	r3, #6
 8016a1c:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 8016a20:	ac1f      	add	r4, sp, #124	@ 0x7c
 8016a22:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 8016a26:	7123      	strb	r3, [r4, #4]
 8016a28:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8016a2c:	a9a3      	add	r1, sp, #652	@ 0x28c
 8016a2e:	f000 f877 	bl	8016b20 <uxr_object_id_to_raw>
 8016a32:	2303      	movs	r3, #3
 8016a34:	a90e      	add	r1, sp, #56	@ 0x38
 8016a36:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8016a38:	7223      	strb	r3, [r4, #8]
 8016a3a:	f000 f871 	bl	8016b20 <uxr_object_id_to_raw>
 8016a3e:	2200      	movs	r2, #0
 8016a40:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 8016a44:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 8016a48:	3f00      	subs	r7, #0
 8016a4a:	fab3 f383 	clz	r3, r3
 8016a4e:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 8016a52:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 8016a56:	bf18      	it	ne
 8016a58:	2701      	movne	r7, #1
 8016a5a:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8016a5e:	095b      	lsrs	r3, r3, #5
 8016a60:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8016a64:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8016a68:	2201      	movs	r2, #1
 8016a6a:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8016a6e:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 8016a72:	f89d 22ae 	ldrb.w	r2, [sp, #686]	@ 0x2ae
 8016a76:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016a7a:	b91a      	cbnz	r2, 8016a84 <uxr_buffer_create_datareader_bin+0x74>
 8016a7c:	f043 0302 	orr.w	r3, r3, #2
 8016a80:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016a84:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 8016a88:	2a01      	cmp	r2, #1
 8016a8a:	d022      	beq.n	8016ad2 <uxr_buffer_create_datareader_bin+0xc2>
 8016a8c:	2a03      	cmp	r2, #3
 8016a8e:	d01b      	beq.n	8016ac8 <uxr_buffer_create_datareader_bin+0xb8>
 8016a90:	b91a      	cbnz	r2, 8016a9a <uxr_buffer_create_datareader_bin+0x8a>
 8016a92:	f043 0308 	orr.w	r3, r3, #8
 8016a96:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016a9e:	a923      	add	r1, sp, #140	@ 0x8c
 8016aa0:	a806      	add	r0, sp, #24
 8016aa2:	f7fc fd27 	bl	80134f4 <ucdr_init_buffer>
 8016aa6:	a90e      	add	r1, sp, #56	@ 0x38
 8016aa8:	a806      	add	r0, sp, #24
 8016aaa:	f002 f805 	bl	8018ab8 <uxr_serialize_OBJK_DataReader_Binary>
 8016aae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016ab0:	9600      	str	r6, [sp, #0]
 8016ab2:	4628      	mov	r0, r5
 8016ab4:	9401      	str	r4, [sp, #4]
 8016ab6:	60e3      	str	r3, [r4, #12]
 8016ab8:	b29b      	uxth	r3, r3
 8016aba:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8016abe:	f7ff fe53 	bl	8016768 <uxr_common_create_entity>
 8016ac2:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 8016ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ac8:	f043 0320 	orr.w	r3, r3, #32
 8016acc:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016ad0:	e7e3      	b.n	8016a9a <uxr_buffer_create_datareader_bin+0x8a>
 8016ad2:	f043 0310 	orr.w	r3, r3, #16
 8016ad6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016ada:	e7de      	b.n	8016a9a <uxr_buffer_create_datareader_bin+0x8a>

08016adc <uxr_object_id>:
 8016adc:	b082      	sub	sp, #8
 8016ade:	2300      	movs	r3, #0
 8016ae0:	f88d 1006 	strb.w	r1, [sp, #6]
 8016ae4:	f360 030f 	bfi	r3, r0, #0, #16
 8016ae8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8016aec:	f362 431f 	bfi	r3, r2, #16, #16
 8016af0:	4618      	mov	r0, r3
 8016af2:	b002      	add	sp, #8
 8016af4:	4770      	bx	lr
 8016af6:	bf00      	nop

08016af8 <uxr_object_id_from_raw>:
 8016af8:	7843      	ldrb	r3, [r0, #1]
 8016afa:	b082      	sub	sp, #8
 8016afc:	7801      	ldrb	r1, [r0, #0]
 8016afe:	2000      	movs	r0, #0
 8016b00:	091a      	lsrs	r2, r3, #4
 8016b02:	f003 030f 	and.w	r3, r3, #15
 8016b06:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8016b0a:	f88d 3006 	strb.w	r3, [sp, #6]
 8016b0e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8016b12:	f362 000f 	bfi	r0, r2, #0, #16
 8016b16:	f363 401f 	bfi	r0, r3, #16, #16
 8016b1a:	b002      	add	sp, #8
 8016b1c:	4770      	bx	lr
 8016b1e:	bf00      	nop

08016b20 <uxr_object_id_to_raw>:
 8016b20:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8016b24:	b082      	sub	sp, #8
 8016b26:	f3c0 120b 	ubfx	r2, r0, #4, #12
 8016b2a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8016b2e:	700a      	strb	r2, [r1, #0]
 8016b30:	704b      	strb	r3, [r1, #1]
 8016b32:	b002      	add	sp, #8
 8016b34:	4770      	bx	lr
 8016b36:	bf00      	nop

08016b38 <on_get_fragmentation_info>:
 8016b38:	b500      	push	{lr}
 8016b3a:	b08b      	sub	sp, #44	@ 0x2c
 8016b3c:	4601      	mov	r1, r0
 8016b3e:	2204      	movs	r2, #4
 8016b40:	a802      	add	r0, sp, #8
 8016b42:	f7fc fcd7 	bl	80134f4 <ucdr_init_buffer>
 8016b46:	f10d 0305 	add.w	r3, sp, #5
 8016b4a:	f10d 0206 	add.w	r2, sp, #6
 8016b4e:	a901      	add	r1, sp, #4
 8016b50:	a802      	add	r0, sp, #8
 8016b52:	f001 f9ab 	bl	8017eac <uxr_read_submessage_header>
 8016b56:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8016b5a:	2b0d      	cmp	r3, #13
 8016b5c:	d003      	beq.n	8016b66 <on_get_fragmentation_info+0x2e>
 8016b5e:	2000      	movs	r0, #0
 8016b60:	b00b      	add	sp, #44	@ 0x2c
 8016b62:	f85d fb04 	ldr.w	pc, [sp], #4
 8016b66:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8016b6a:	f013 0f02 	tst.w	r3, #2
 8016b6e:	bf0c      	ite	eq
 8016b70:	2001      	moveq	r0, #1
 8016b72:	2002      	movne	r0, #2
 8016b74:	b00b      	add	sp, #44	@ 0x2c
 8016b76:	f85d fb04 	ldr.w	pc, [sp], #4
 8016b7a:	bf00      	nop

08016b7c <read_submessage_get_info>:
 8016b7c:	b570      	push	{r4, r5, r6, lr}
 8016b7e:	2500      	movs	r5, #0
 8016b80:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8016b84:	460e      	mov	r6, r1
 8016b86:	4604      	mov	r4, r0
 8016b88:	f44f 7224 	mov.w	r2, #656	@ 0x290
 8016b8c:	4629      	mov	r1, r5
 8016b8e:	a810      	add	r0, sp, #64	@ 0x40
 8016b90:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8016b94:	f00b fc0e 	bl	80223b4 <memset>
 8016b98:	a903      	add	r1, sp, #12
 8016b9a:	4630      	mov	r0, r6
 8016b9c:	f002 fa20 	bl	8018fe0 <uxr_deserialize_GET_INFO_Payload>
 8016ba0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8016ba4:	4620      	mov	r0, r4
 8016ba6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8016baa:	f001 f811 	bl	8017bd0 <uxr_session_header_offset>
 8016bae:	462b      	mov	r3, r5
 8016bb0:	220c      	movs	r2, #12
 8016bb2:	a905      	add	r1, sp, #20
 8016bb4:	9000      	str	r0, [sp, #0]
 8016bb6:	a808      	add	r0, sp, #32
 8016bb8:	f7fc fc8a 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 8016bbc:	a910      	add	r1, sp, #64	@ 0x40
 8016bbe:	a808      	add	r0, sp, #32
 8016bc0:	f002 fa82 	bl	80190c8 <uxr_serialize_INFO_Payload>
 8016bc4:	9b08      	ldr	r3, [sp, #32]
 8016bc6:	462a      	mov	r2, r5
 8016bc8:	4629      	mov	r1, r5
 8016bca:	4620      	mov	r0, r4
 8016bcc:	f000 ffae 	bl	8017b2c <uxr_stamp_session_header>
 8016bd0:	a808      	add	r0, sp, #32
 8016bd2:	f7fc fcbd 	bl	8013550 <ucdr_buffer_length>
 8016bd6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8016bd8:	4602      	mov	r2, r0
 8016bda:	a905      	add	r1, sp, #20
 8016bdc:	e9d3 0400 	ldrd	r0, r4, [r3]
 8016be0:	47a0      	blx	r4
 8016be2:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8016be6:	bd70      	pop	{r4, r5, r6, pc}

08016be8 <write_submessage_acknack.isra.0>:
 8016be8:	b570      	push	{r4, r5, r6, lr}
 8016bea:	b092      	sub	sp, #72	@ 0x48
 8016bec:	4605      	mov	r5, r0
 8016bee:	460e      	mov	r6, r1
 8016bf0:	4614      	mov	r4, r2
 8016bf2:	f000 ffed 	bl	8017bd0 <uxr_session_header_offset>
 8016bf6:	a905      	add	r1, sp, #20
 8016bf8:	9000      	str	r0, [sp, #0]
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	a80a      	add	r0, sp, #40	@ 0x28
 8016bfe:	2211      	movs	r2, #17
 8016c00:	f7fc fc66 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 8016c04:	2318      	movs	r3, #24
 8016c06:	2205      	movs	r2, #5
 8016c08:	210a      	movs	r1, #10
 8016c0a:	fb03 5404 	mla	r4, r3, r4, r5
 8016c0e:	a80a      	add	r0, sp, #40	@ 0x28
 8016c10:	2300      	movs	r3, #0
 8016c12:	3450      	adds	r4, #80	@ 0x50
 8016c14:	f001 f930 	bl	8017e78 <uxr_buffer_submessage_header>
 8016c18:	a903      	add	r1, sp, #12
 8016c1a:	4620      	mov	r0, r4
 8016c1c:	f008 fa3c 	bl	801f098 <uxr_compute_acknack>
 8016c20:	ba40      	rev16	r0, r0
 8016c22:	a903      	add	r1, sp, #12
 8016c24:	f88d 6010 	strb.w	r6, [sp, #16]
 8016c28:	f8ad 000e 	strh.w	r0, [sp, #14]
 8016c2c:	a80a      	add	r0, sp, #40	@ 0x28
 8016c2e:	f002 fabd 	bl	80191ac <uxr_serialize_ACKNACK_Payload>
 8016c32:	2200      	movs	r2, #0
 8016c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016c36:	4628      	mov	r0, r5
 8016c38:	4611      	mov	r1, r2
 8016c3a:	f000 ff77 	bl	8017b2c <uxr_stamp_session_header>
 8016c3e:	a80a      	add	r0, sp, #40	@ 0x28
 8016c40:	f7fc fc86 	bl	8013550 <ucdr_buffer_length>
 8016c44:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8016c46:	4602      	mov	r2, r0
 8016c48:	a905      	add	r1, sp, #20
 8016c4a:	e9d3 0400 	ldrd	r0, r4, [r3]
 8016c4e:	47a0      	blx	r4
 8016c50:	b012      	add	sp, #72	@ 0x48
 8016c52:	bd70      	pop	{r4, r5, r6, pc}
 8016c54:	0000      	movs	r0, r0
	...

08016c58 <uxr_init_session>:
 8016c58:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8016c90 <uxr_init_session+0x38>
 8016c5c:	2300      	movs	r3, #0
 8016c5e:	b510      	push	{r4, lr}
 8016c60:	4604      	mov	r4, r0
 8016c62:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8016c66:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8016c6a:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8016c6e:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8016c72:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8016c76:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8016c7a:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8016c7e:	2181      	movs	r1, #129	@ 0x81
 8016c80:	f000 feb8 	bl	80179f4 <uxr_init_session_info>
 8016c84:	f104 0008 	add.w	r0, r4, #8
 8016c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c8c:	f001 b810 	b.w	8017cb0 <uxr_init_stream_storage>
	...

08016c98 <uxr_set_status_callback>:
 8016c98:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 8016c9c:	4770      	bx	lr
 8016c9e:	bf00      	nop

08016ca0 <uxr_set_topic_callback>:
 8016ca0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8016ca4:	4770      	bx	lr
 8016ca6:	bf00      	nop

08016ca8 <uxr_set_request_callback>:
 8016ca8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8016cac:	4770      	bx	lr
 8016cae:	bf00      	nop

08016cb0 <uxr_set_reply_callback>:
 8016cb0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8016cb4:	4770      	bx	lr
 8016cb6:	bf00      	nop

08016cb8 <uxr_create_output_best_effort_stream>:
 8016cb8:	b570      	push	{r4, r5, r6, lr}
 8016cba:	4604      	mov	r4, r0
 8016cbc:	460d      	mov	r5, r1
 8016cbe:	4616      	mov	r6, r2
 8016cc0:	b082      	sub	sp, #8
 8016cc2:	f000 ff85 	bl	8017bd0 <uxr_session_header_offset>
 8016cc6:	4629      	mov	r1, r5
 8016cc8:	4603      	mov	r3, r0
 8016cca:	4632      	mov	r2, r6
 8016ccc:	f104 0008 	add.w	r0, r4, #8
 8016cd0:	b002      	add	sp, #8
 8016cd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016cd6:	f001 b831 	b.w	8017d3c <uxr_add_output_best_effort_buffer>
 8016cda:	bf00      	nop

08016cdc <uxr_create_output_reliable_stream>:
 8016cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016cde:	460d      	mov	r5, r1
 8016ce0:	b085      	sub	sp, #20
 8016ce2:	4616      	mov	r6, r2
 8016ce4:	461f      	mov	r7, r3
 8016ce6:	4604      	mov	r4, r0
 8016ce8:	f000 ff72 	bl	8017bd0 <uxr_session_header_offset>
 8016cec:	4684      	mov	ip, r0
 8016cee:	463b      	mov	r3, r7
 8016cf0:	4632      	mov	r2, r6
 8016cf2:	4629      	mov	r1, r5
 8016cf4:	f104 0008 	add.w	r0, r4, #8
 8016cf8:	f8cd c000 	str.w	ip, [sp]
 8016cfc:	f001 f832 	bl	8017d64 <uxr_add_output_reliable_buffer>
 8016d00:	b005      	add	sp, #20
 8016d02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016d04 <uxr_create_input_best_effort_stream>:
 8016d04:	b082      	sub	sp, #8
 8016d06:	3008      	adds	r0, #8
 8016d08:	b002      	add	sp, #8
 8016d0a:	f001 b845 	b.w	8017d98 <uxr_add_input_best_effort_buffer>
 8016d0e:	bf00      	nop

08016d10 <uxr_create_input_reliable_stream>:
 8016d10:	b510      	push	{r4, lr}
 8016d12:	4c04      	ldr	r4, [pc, #16]	@ (8016d24 <uxr_create_input_reliable_stream+0x14>)
 8016d14:	b084      	sub	sp, #16
 8016d16:	3008      	adds	r0, #8
 8016d18:	9400      	str	r4, [sp, #0]
 8016d1a:	f001 f853 	bl	8017dc4 <uxr_add_input_reliable_buffer>
 8016d1e:	b004      	add	sp, #16
 8016d20:	bd10      	pop	{r4, pc}
 8016d22:	bf00      	nop
 8016d24:	08016b39 	.word	0x08016b39

08016d28 <uxr_epoch_millis>:
 8016d28:	b510      	push	{r4, lr}
 8016d2a:	4604      	mov	r4, r0
 8016d2c:	f001 f906 	bl	8017f3c <uxr_nanos>
 8016d30:	4a05      	ldr	r2, [pc, #20]	@ (8016d48 <uxr_epoch_millis+0x20>)
 8016d32:	e9d4 3426 	ldrd	r3, r4, [r4, #152]	@ 0x98
 8016d36:	1ac0      	subs	r0, r0, r3
 8016d38:	f04f 0300 	mov.w	r3, #0
 8016d3c:	eb61 0104 	sbc.w	r1, r1, r4
 8016d40:	f7e9 ffb2 	bl	8000ca8 <__aeabi_ldivmod>
 8016d44:	bd10      	pop	{r4, pc}
 8016d46:	bf00      	nop
 8016d48:	000f4240 	.word	0x000f4240

08016d4c <uxr_epoch_nanos>:
 8016d4c:	b510      	push	{r4, lr}
 8016d4e:	4604      	mov	r4, r0
 8016d50:	f001 f8f4 	bl	8017f3c <uxr_nanos>
 8016d54:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8016d58:	1ac0      	subs	r0, r0, r3
 8016d5a:	eb61 0102 	sbc.w	r1, r1, r2
 8016d5e:	bd10      	pop	{r4, pc}

08016d60 <uxr_flash_output_streams>:
 8016d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d64:	7e03      	ldrb	r3, [r0, #24]
 8016d66:	b084      	sub	sp, #16
 8016d68:	4604      	mov	r4, r0
 8016d6a:	b36b      	cbz	r3, 8016dc8 <uxr_flash_output_streams+0x68>
 8016d6c:	2500      	movs	r5, #0
 8016d6e:	f100 0908 	add.w	r9, r0, #8
 8016d72:	f10d 0802 	add.w	r8, sp, #2
 8016d76:	af03      	add	r7, sp, #12
 8016d78:	4628      	mov	r0, r5
 8016d7a:	ae02      	add	r6, sp, #8
 8016d7c:	e006      	b.n	8016d8c <uxr_flash_output_streams+0x2c>
 8016d7e:	3501      	adds	r5, #1
 8016d80:	7e23      	ldrb	r3, [r4, #24]
 8016d82:	f109 0910 	add.w	r9, r9, #16
 8016d86:	b2e8      	uxtb	r0, r5
 8016d88:	4283      	cmp	r3, r0
 8016d8a:	d91d      	bls.n	8016dc8 <uxr_flash_output_streams+0x68>
 8016d8c:	2201      	movs	r2, #1
 8016d8e:	4611      	mov	r1, r2
 8016d90:	f000 ff56 	bl	8017c40 <uxr_stream_id>
 8016d94:	4684      	mov	ip, r0
 8016d96:	4643      	mov	r3, r8
 8016d98:	463a      	mov	r2, r7
 8016d9a:	4631      	mov	r1, r6
 8016d9c:	4648      	mov	r0, r9
 8016d9e:	f8cd c004 	str.w	ip, [sp, #4]
 8016da2:	f008 f9ff 	bl	801f1a4 <uxr_prepare_best_effort_buffer_to_send>
 8016da6:	2800      	cmp	r0, #0
 8016da8:	d0e9      	beq.n	8016d7e <uxr_flash_output_streams+0x1e>
 8016daa:	9b02      	ldr	r3, [sp, #8]
 8016dac:	4620      	mov	r0, r4
 8016dae:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8016db2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8016db6:	f000 feb9 	bl	8017b2c <uxr_stamp_session_header>
 8016dba:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8016dbc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8016dc0:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8016dc4:	47d0      	blx	sl
 8016dc6:	e7da      	b.n	8016d7e <uxr_flash_output_streams+0x1e>
 8016dc8:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8016dcc:	b373      	cbz	r3, 8016e2c <uxr_flash_output_streams+0xcc>
 8016dce:	f04f 0900 	mov.w	r9, #0
 8016dd2:	f104 0520 	add.w	r5, r4, #32
 8016dd6:	f10d 0802 	add.w	r8, sp, #2
 8016dda:	af03      	add	r7, sp, #12
 8016ddc:	ae02      	add	r6, sp, #8
 8016dde:	4648      	mov	r0, r9
 8016de0:	2201      	movs	r2, #1
 8016de2:	2102      	movs	r1, #2
 8016de4:	f000 ff2c 	bl	8017c40 <uxr_stream_id>
 8016de8:	9001      	str	r0, [sp, #4]
 8016dea:	e00c      	b.n	8016e06 <uxr_flash_output_streams+0xa6>
 8016dec:	9b02      	ldr	r3, [sp, #8]
 8016dee:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8016df2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8016df6:	f000 fe99 	bl	8017b2c <uxr_stamp_session_header>
 8016dfa:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8016dfc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8016e00:	e9d3 0a00 	ldrd	r0, sl, [r3]
 8016e04:	47d0      	blx	sl
 8016e06:	4643      	mov	r3, r8
 8016e08:	463a      	mov	r2, r7
 8016e0a:	4631      	mov	r1, r6
 8016e0c:	4628      	mov	r0, r5
 8016e0e:	f008 fbe7 	bl	801f5e0 <uxr_prepare_next_reliable_buffer_to_send>
 8016e12:	4603      	mov	r3, r0
 8016e14:	4620      	mov	r0, r4
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d1e8      	bne.n	8016dec <uxr_flash_output_streams+0x8c>
 8016e1a:	f109 0901 	add.w	r9, r9, #1
 8016e1e:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8016e22:	3528      	adds	r5, #40	@ 0x28
 8016e24:	fa5f f089 	uxtb.w	r0, r9
 8016e28:	4283      	cmp	r3, r0
 8016e2a:	d8d9      	bhi.n	8016de0 <uxr_flash_output_streams+0x80>
 8016e2c:	b004      	add	sp, #16
 8016e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e32:	bf00      	nop

08016e34 <read_submessage_info>:
 8016e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e38:	460d      	mov	r5, r1
 8016e3a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8016e3e:	4606      	mov	r6, r0
 8016e40:	4669      	mov	r1, sp
 8016e42:	4628      	mov	r0, r5
 8016e44:	f001 ffde 	bl	8018e04 <uxr_deserialize_BaseObjectReply>
 8016e48:	4604      	mov	r4, r0
 8016e4a:	a902      	add	r1, sp, #8
 8016e4c:	4628      	mov	r0, r5
 8016e4e:	f89d 7005 	ldrb.w	r7, [sp, #5]
 8016e52:	f7fb f861 	bl	8011f18 <ucdr_deserialize_bool>
 8016e56:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8016e5a:	4004      	ands	r4, r0
 8016e5c:	b2e4      	uxtb	r4, r4
 8016e5e:	b95b      	cbnz	r3, 8016e78 <read_submessage_info+0x44>
 8016e60:	a987      	add	r1, sp, #540	@ 0x21c
 8016e62:	4628      	mov	r0, r5
 8016e64:	f7fb f858 	bl	8011f18 <ucdr_deserialize_bool>
 8016e68:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 8016e6c:	4680      	mov	r8, r0
 8016e6e:	b94b      	cbnz	r3, 8016e84 <read_submessage_info+0x50>
 8016e70:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8016e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e78:	a903      	add	r1, sp, #12
 8016e7a:	4628      	mov	r0, r5
 8016e7c:	f001 fe84 	bl	8018b88 <uxr_deserialize_ObjectVariant>
 8016e80:	4004      	ands	r4, r0
 8016e82:	e7ed      	b.n	8016e60 <read_submessage_info+0x2c>
 8016e84:	a988      	add	r1, sp, #544	@ 0x220
 8016e86:	4628      	mov	r0, r5
 8016e88:	f7fb f874 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8016e8c:	ea14 0f08 	tst.w	r4, r8
 8016e90:	d0ee      	beq.n	8016e70 <read_submessage_info+0x3c>
 8016e92:	2800      	cmp	r0, #0
 8016e94:	d0ec      	beq.n	8016e70 <read_submessage_info+0x3c>
 8016e96:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8016e9a:	2b0d      	cmp	r3, #13
 8016e9c:	d1e8      	bne.n	8016e70 <read_submessage_info+0x3c>
 8016e9e:	a98a      	add	r1, sp, #552	@ 0x228
 8016ea0:	4628      	mov	r0, r5
 8016ea2:	f7fb fe0d 	bl	8012ac0 <ucdr_deserialize_int16_t>
 8016ea6:	b138      	cbz	r0, 8016eb8 <read_submessage_info+0x84>
 8016ea8:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	dd06      	ble.n	8016ebe <read_submessage_info+0x8a>
 8016eb0:	2f00      	cmp	r7, #0
 8016eb2:	bf0c      	ite	eq
 8016eb4:	2002      	moveq	r0, #2
 8016eb6:	2001      	movne	r0, #1
 8016eb8:	f886 00b5 	strb.w	r0, [r6, #181]	@ 0xb5
 8016ebc:	e7d8      	b.n	8016e70 <read_submessage_info+0x3c>
 8016ebe:	2000      	movs	r0, #0
 8016ec0:	e7fa      	b.n	8016eb8 <read_submessage_info+0x84>
 8016ec2:	bf00      	nop

08016ec4 <read_submessage_list>:
 8016ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016ec8:	4604      	mov	r4, r0
 8016eca:	b097      	sub	sp, #92	@ 0x5c
 8016ecc:	460d      	mov	r5, r1
 8016ece:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ed0:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8016ed4:	aa0c      	add	r2, sp, #48	@ 0x30
 8016ed6:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8016eda:	4628      	mov	r0, r5
 8016edc:	f000 ffe6 	bl	8017eac <uxr_read_submessage_header>
 8016ee0:	2800      	cmp	r0, #0
 8016ee2:	f000 8131 	beq.w	8017148 <read_submessage_list+0x284>
 8016ee6:	f89d c02e 	ldrb.w	ip, [sp, #46]	@ 0x2e
 8016eea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016eec:	f1ac 0c02 	sub.w	ip, ip, #2
 8016ef0:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 8016ef4:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8016ef8:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8016efc:	f1bc 0f0d 	cmp.w	ip, #13
 8016f00:	d8e6      	bhi.n	8016ed0 <read_submessage_list+0xc>
 8016f02:	a201      	add	r2, pc, #4	@ (adr r2, 8016f08 <read_submessage_list+0x44>)
 8016f04:	f852 f02c 	ldr.w	pc, [r2, ip, lsl #2]
 8016f08:	0801713f 	.word	0x0801713f
 8016f0c:	08016ed1 	.word	0x08016ed1
 8016f10:	0801712f 	.word	0x0801712f
 8016f14:	080170d1 	.word	0x080170d1
 8016f18:	080170c7 	.word	0x080170c7
 8016f1c:	08016ed1 	.word	0x08016ed1
 8016f20:	08016ed1 	.word	0x08016ed1
 8016f24:	08017043 	.word	0x08017043
 8016f28:	08016fdb 	.word	0x08016fdb
 8016f2c:	08016f9b 	.word	0x08016f9b
 8016f30:	08016ed1 	.word	0x08016ed1
 8016f34:	08016ed1 	.word	0x08016ed1
 8016f38:	08016ed1 	.word	0x08016ed1
 8016f3c:	08016f41 	.word	0x08016f41
 8016f40:	a910      	add	r1, sp, #64	@ 0x40
 8016f42:	4628      	mov	r0, r5
 8016f44:	f002 f986 	bl	8019254 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8016f48:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8016f4c:	2e00      	cmp	r6, #0
 8016f4e:	f000 8103 	beq.w	8017158 <read_submessage_list+0x294>
 8016f52:	f000 fff3 	bl	8017f3c <uxr_nanos>
 8016f56:	f8d4 7094 	ldr.w	r7, [r4, #148]	@ 0x94
 8016f5a:	f04f 0e00 	mov.w	lr, #0
 8016f5e:	4602      	mov	r2, r0
 8016f60:	460b      	mov	r3, r1
 8016f62:	4894      	ldr	r0, [pc, #592]	@ (80171b4 <read_submessage_list+0x2f0>)
 8016f64:	46f4      	mov	ip, lr
 8016f66:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8016f68:	9706      	str	r7, [sp, #24]
 8016f6a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8016f6c:	fbc1 7c00 	smlal	r7, ip, r1, r0
 8016f70:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8016f72:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8016f76:	46f4      	mov	ip, lr
 8016f78:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8016f7a:	fbc1 7c00 	smlal	r7, ip, r1, r0
 8016f7e:	e9cd 7c02 	strd	r7, ip, [sp, #8]
 8016f82:	e9dd 1712 	ldrd	r1, r7, [sp, #72]	@ 0x48
 8016f86:	fbc1 7e00 	smlal	r7, lr, r1, r0
 8016f8a:	4620      	mov	r0, r4
 8016f8c:	e9cd 7e00 	strd	r7, lr, [sp]
 8016f90:	47b0      	blx	r6
 8016f92:	2301      	movs	r3, #1
 8016f94:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8016f98:	e79a      	b.n	8016ed0 <read_submessage_list+0xc>
 8016f9a:	a910      	add	r1, sp, #64	@ 0x40
 8016f9c:	4628      	mov	r0, r5
 8016f9e:	f002 f945 	bl	801922c <uxr_deserialize_HEARTBEAT_Payload>
 8016fa2:	2100      	movs	r1, #0
 8016fa4:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8016fa8:	f000 fe66 	bl	8017c78 <uxr_stream_id_from_raw>
 8016fac:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8016fb0:	900f      	str	r0, [sp, #60]	@ 0x3c
 8016fb2:	f104 0008 	add.w	r0, r4, #8
 8016fb6:	4631      	mov	r1, r6
 8016fb8:	f000 ff3c 	bl	8017e34 <uxr_get_input_reliable_stream>
 8016fbc:	2800      	cmp	r0, #0
 8016fbe:	d087      	beq.n	8016ed0 <read_submessage_list+0xc>
 8016fc0:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8016fc4:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8016fc8:	f008 f85a 	bl	801f080 <uxr_process_heartbeat>
 8016fcc:	4632      	mov	r2, r6
 8016fce:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8016fd2:	4620      	mov	r0, r4
 8016fd4:	f7ff fe08 	bl	8016be8 <write_submessage_acknack.isra.0>
 8016fd8:	e77a      	b.n	8016ed0 <read_submessage_list+0xc>
 8016fda:	a910      	add	r1, sp, #64	@ 0x40
 8016fdc:	4628      	mov	r0, r5
 8016fde:	f002 f8fd 	bl	80191dc <uxr_deserialize_ACKNACK_Payload>
 8016fe2:	2100      	movs	r1, #0
 8016fe4:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8016fe8:	f000 fe46 	bl	8017c78 <uxr_stream_id_from_raw>
 8016fec:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8016ff0:	900d      	str	r0, [sp, #52]	@ 0x34
 8016ff2:	f104 0008 	add.w	r0, r4, #8
 8016ff6:	f000 ff07 	bl	8017e08 <uxr_get_output_reliable_stream>
 8016ffa:	4606      	mov	r6, r0
 8016ffc:	2800      	cmp	r0, #0
 8016ffe:	f43f af67 	beq.w	8016ed0 <read_submessage_list+0xc>
 8017002:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8017006:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 801700a:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 801700e:	ba49      	rev16	r1, r1
 8017010:	b289      	uxth	r1, r1
 8017012:	f008 fb8d 	bl	801f730 <uxr_process_acknack>
 8017016:	4630      	mov	r0, r6
 8017018:	f008 fb50 	bl	801f6bc <uxr_begin_output_nack_buffer_it>
 801701c:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8017020:	e005      	b.n	801702e <read_submessage_list+0x16a>
 8017022:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8017024:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	@ 0x38
 8017028:	e9d3 0700 	ldrd	r0, r7, [r3]
 801702c:	47b8      	blx	r7
 801702e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8017032:	aa0f      	add	r2, sp, #60	@ 0x3c
 8017034:	4641      	mov	r1, r8
 8017036:	4630      	mov	r0, r6
 8017038:	f008 fb42 	bl	801f6c0 <uxr_next_reliable_nack_buffer_to_send>
 801703c:	2800      	cmp	r0, #0
 801703e:	d1f0      	bne.n	8017022 <read_submessage_list+0x15e>
 8017040:	e746      	b.n	8016ed0 <read_submessage_list+0xc>
 8017042:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8017046:	910d      	str	r1, [sp, #52]	@ 0x34
 8017048:	4628      	mov	r0, r5
 801704a:	3e04      	subs	r6, #4
 801704c:	4641      	mov	r1, r8
 801704e:	f007 070e 	and.w	r7, r7, #14
 8017052:	f001 fe39 	bl	8018cc8 <uxr_deserialize_BaseObjectRequest>
 8017056:	4640      	mov	r0, r8
 8017058:	a90f      	add	r1, sp, #60	@ 0x3c
 801705a:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 801705e:	f000 fddf 	bl	8017c20 <uxr_parse_base_object_request>
 8017062:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017064:	f8d4 9080 	ldr.w	r9, [r4, #128]	@ 0x80
 8017068:	b2b6      	uxth	r6, r6
 801706a:	f8bd 8032 	ldrh.w	r8, [sp, #50]	@ 0x32
 801706e:	9110      	str	r1, [sp, #64]	@ 0x40
 8017070:	f1b9 0f00 	cmp.w	r9, #0
 8017074:	d006      	beq.n	8017084 <read_submessage_list+0x1c0>
 8017076:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801707a:	4642      	mov	r2, r8
 801707c:	4620      	mov	r0, r4
 801707e:	9300      	str	r3, [sp, #0]
 8017080:	2300      	movs	r3, #0
 8017082:	47c8      	blx	r9
 8017084:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8017086:	b183      	cbz	r3, 80170aa <read_submessage_list+0x1e6>
 8017088:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 801708a:	f04f 0c00 	mov.w	ip, #0
 801708e:	3902      	subs	r1, #2
 8017090:	e003      	b.n	801709a <read_submessage_list+0x1d6>
 8017092:	f10c 0c01 	add.w	ip, ip, #1
 8017096:	4563      	cmp	r3, ip
 8017098:	d007      	beq.n	80170aa <read_submessage_list+0x1e6>
 801709a:	f831 0f02 	ldrh.w	r0, [r1, #2]!
 801709e:	4540      	cmp	r0, r8
 80170a0:	d1f7      	bne.n	8017092 <read_submessage_list+0x1ce>
 80170a2:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80170a4:	2200      	movs	r2, #0
 80170a6:	f803 200c 	strb.w	r2, [r3, ip]
 80170aa:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80170ae:	463b      	mov	r3, r7
 80170b0:	4632      	mov	r2, r6
 80170b2:	4620      	mov	r0, r4
 80170b4:	9102      	str	r1, [sp, #8]
 80170b6:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80170b8:	9101      	str	r1, [sp, #4]
 80170ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80170bc:	9100      	str	r1, [sp, #0]
 80170be:	4629      	mov	r1, r5
 80170c0:	f008 fbf0 	bl	801f8a4 <read_submessage_format>
 80170c4:	e704      	b.n	8016ed0 <read_submessage_list+0xc>
 80170c6:	4629      	mov	r1, r5
 80170c8:	4620      	mov	r0, r4
 80170ca:	f7ff feb3 	bl	8016e34 <read_submessage_info>
 80170ce:	e6ff      	b.n	8016ed0 <read_submessage_list+0xc>
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d03c      	beq.n	801714e <read_submessage_list+0x28a>
 80170d4:	a910      	add	r1, sp, #64	@ 0x40
 80170d6:	4628      	mov	r0, r5
 80170d8:	f001 ffd8 	bl	801908c <uxr_deserialize_STATUS_Payload>
 80170dc:	a90e      	add	r1, sp, #56	@ 0x38
 80170de:	a810      	add	r0, sp, #64	@ 0x40
 80170e0:	aa0d      	add	r2, sp, #52	@ 0x34
 80170e2:	f000 fd9d 	bl	8017c20 <uxr_parse_base_object_request>
 80170e6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80170e8:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 80170ec:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 80170f0:	f8bd 8034 	ldrh.w	r8, [sp, #52]	@ 0x34
 80170f4:	910f      	str	r1, [sp, #60]	@ 0x3c
 80170f6:	b136      	cbz	r6, 8017106 <read_submessage_list+0x242>
 80170f8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80170fc:	4642      	mov	r2, r8
 80170fe:	4620      	mov	r0, r4
 8017100:	9300      	str	r3, [sp, #0]
 8017102:	464b      	mov	r3, r9
 8017104:	47b0      	blx	r6
 8017106:	6fe7      	ldr	r7, [r4, #124]	@ 0x7c
 8017108:	2f00      	cmp	r7, #0
 801710a:	f43f aee1 	beq.w	8016ed0 <read_submessage_list+0xc>
 801710e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8017110:	2100      	movs	r1, #0
 8017112:	3802      	subs	r0, #2
 8017114:	e003      	b.n	801711e <read_submessage_list+0x25a>
 8017116:	3101      	adds	r1, #1
 8017118:	42b9      	cmp	r1, r7
 801711a:	f43f aed9 	beq.w	8016ed0 <read_submessage_list+0xc>
 801711e:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8017122:	4546      	cmp	r6, r8
 8017124:	d1f7      	bne.n	8017116 <read_submessage_list+0x252>
 8017126:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8017128:	f803 9001 	strb.w	r9, [r3, r1]
 801712c:	e6d0      	b.n	8016ed0 <read_submessage_list+0xc>
 801712e:	2b00      	cmp	r3, #0
 8017130:	f47f aece 	bne.w	8016ed0 <read_submessage_list+0xc>
 8017134:	4629      	mov	r1, r5
 8017136:	4620      	mov	r0, r4
 8017138:	f000 fcba 	bl	8017ab0 <uxr_read_create_session_status>
 801713c:	e6c8      	b.n	8016ed0 <read_submessage_list+0xc>
 801713e:	4629      	mov	r1, r5
 8017140:	4620      	mov	r0, r4
 8017142:	f7ff fd1b 	bl	8016b7c <read_submessage_get_info>
 8017146:	e6c3      	b.n	8016ed0 <read_submessage_list+0xc>
 8017148:	b017      	add	sp, #92	@ 0x5c
 801714a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801714e:	4629      	mov	r1, r5
 8017150:	4620      	mov	r0, r4
 8017152:	f000 fcbb 	bl	8017acc <uxr_read_delete_session_status>
 8017156:	e6bb      	b.n	8016ed0 <read_submessage_list+0xc>
 8017158:	f000 fef0 	bl	8017f3c <uxr_nanos>
 801715c:	f8df c054 	ldr.w	ip, [pc, #84]	@ 80171b4 <read_submessage_list+0x2f0>
 8017160:	4632      	mov	r2, r6
 8017162:	46b6      	mov	lr, r6
 8017164:	e9dd 7314 	ldrd	r7, r3, [sp, #80]	@ 0x50
 8017168:	fbc7 320c 	smlal	r3, r2, r7, ip
 801716c:	1818      	adds	r0, r3, r0
 801716e:	e9dd 3712 	ldrd	r3, r7, [sp, #72]	@ 0x48
 8017172:	eb42 0201 	adc.w	r2, r2, r1
 8017176:	fbc3 7e0c 	smlal	r7, lr, r3, ip
 801717a:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	@ 0x40
 801717e:	4698      	mov	r8, r3
 8017180:	4633      	mov	r3, r6
 8017182:	fbc1 830c 	smlal	r8, r3, r1, ip
 8017186:	4646      	mov	r6, r8
 8017188:	19bf      	adds	r7, r7, r6
 801718a:	eb4e 0103 	adc.w	r1, lr, r3
 801718e:	1bc3      	subs	r3, r0, r7
 8017190:	eb62 0201 	sbc.w	r2, r2, r1
 8017194:	2a00      	cmp	r2, #0
 8017196:	db08      	blt.n	80171aa <read_submessage_list+0x2e6>
 8017198:	085b      	lsrs	r3, r3, #1
 801719a:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 801719e:	1052      	asrs	r2, r2, #1
 80171a0:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
 80171a4:	f8c4 209c 	str.w	r2, [r4, #156]	@ 0x9c
 80171a8:	e6f3      	b.n	8016f92 <read_submessage_list+0xce>
 80171aa:	3301      	adds	r3, #1
 80171ac:	f142 0200 	adc.w	r2, r2, #0
 80171b0:	e7f2      	b.n	8017198 <read_submessage_list+0x2d4>
 80171b2:	bf00      	nop
 80171b4:	3b9aca00 	.word	0x3b9aca00

080171b8 <listen_message_reliably>:
 80171b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171bc:	f1b1 0b00 	subs.w	fp, r1, #0
 80171c0:	4606      	mov	r6, r0
 80171c2:	b09f      	sub	sp, #124	@ 0x7c
 80171c4:	bfb8      	it	lt
 80171c6:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 80171ca:	f000 fe9b 	bl	8017f04 <uxr_millis>
 80171ce:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 80171d2:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80171d6:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 80171da:	e9cd 0103 	strd	r0, r1, [sp, #12]
 80171de:	2b00      	cmp	r3, #0
 80171e0:	f000 80b0 	beq.w	8017344 <listen_message_reliably+0x18c>
 80171e4:	2500      	movs	r5, #0
 80171e6:	f106 0420 	add.w	r4, r6, #32
 80171ea:	f04f 37ff 	mov.w	r7, #4294967295
 80171ee:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 80171f2:	4628      	mov	r0, r5
 80171f4:	e9cd b806 	strd	fp, r8, [sp, #24]
 80171f8:	e00e      	b.n	8017218 <listen_message_reliably+0x60>
 80171fa:	69a2      	ldr	r2, [r4, #24]
 80171fc:	3501      	adds	r5, #1
 80171fe:	69e3      	ldr	r3, [r4, #28]
 8017200:	3428      	adds	r4, #40	@ 0x28
 8017202:	42ba      	cmp	r2, r7
 8017204:	b2e8      	uxtb	r0, r5
 8017206:	eb73 0109 	sbcs.w	r1, r3, r9
 801720a:	da01      	bge.n	8017210 <listen_message_reliably+0x58>
 801720c:	4617      	mov	r7, r2
 801720e:	4699      	mov	r9, r3
 8017210:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8017214:	4283      	cmp	r3, r0
 8017216:	d958      	bls.n	80172ca <listen_message_reliably+0x112>
 8017218:	2201      	movs	r2, #1
 801721a:	2102      	movs	r1, #2
 801721c:	f000 fd10 	bl	8017c40 <uxr_stream_id>
 8017220:	4601      	mov	r1, r0
 8017222:	4620      	mov	r0, r4
 8017224:	910b      	str	r1, [sp, #44]	@ 0x2c
 8017226:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 801722a:	f008 fa17 	bl	801f65c <uxr_update_output_stream_heartbeat_timestamp>
 801722e:	2800      	cmp	r0, #0
 8017230:	d0e3      	beq.n	80171fa <listen_message_reliably+0x42>
 8017232:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 8017236:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 801723a:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 801723e:	4630      	mov	r0, r6
 8017240:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8017244:	3501      	adds	r5, #1
 8017246:	9305      	str	r3, [sp, #20]
 8017248:	f000 fcc2 	bl	8017bd0 <uxr_session_header_offset>
 801724c:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 8017250:	2300      	movs	r3, #0
 8017252:	2211      	movs	r2, #17
 8017254:	a90e      	add	r1, sp, #56	@ 0x38
 8017256:	9000      	str	r0, [sp, #0]
 8017258:	4640      	mov	r0, r8
 801725a:	f7fc f939 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801725e:	2300      	movs	r3, #0
 8017260:	2205      	movs	r2, #5
 8017262:	210b      	movs	r1, #11
 8017264:	4640      	mov	r0, r8
 8017266:	3428      	adds	r4, #40	@ 0x28
 8017268:	f000 fe06 	bl	8017e78 <uxr_buffer_submessage_header>
 801726c:	2101      	movs	r1, #1
 801726e:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 8017272:	f008 fbeb 	bl	801fa4c <uxr_seq_num_add>
 8017276:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 801727a:	4602      	mov	r2, r0
 801727c:	a90c      	add	r1, sp, #48	@ 0x30
 801727e:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 8017282:	4640      	mov	r0, r8
 8017284:	9b05      	ldr	r3, [sp, #20]
 8017286:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 801728a:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 801728e:	f001 ffb9 	bl	8019204 <uxr_serialize_HEARTBEAT_Payload>
 8017292:	2200      	movs	r2, #0
 8017294:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8017296:	4630      	mov	r0, r6
 8017298:	4611      	mov	r1, r2
 801729a:	f000 fc47 	bl	8017b2c <uxr_stamp_session_header>
 801729e:	4640      	mov	r0, r8
 80172a0:	f7fc f956 	bl	8013550 <ucdr_buffer_length>
 80172a4:	4602      	mov	r2, r0
 80172a6:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 80172a8:	a90e      	add	r1, sp, #56	@ 0x38
 80172aa:	e9d0 0300 	ldrd	r0, r3, [r0]
 80172ae:	4798      	blx	r3
 80172b0:	f854 2c10 	ldr.w	r2, [r4, #-16]
 80172b4:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 80172b8:	b2e8      	uxtb	r0, r5
 80172ba:	42ba      	cmp	r2, r7
 80172bc:	eb73 0109 	sbcs.w	r1, r3, r9
 80172c0:	dba4      	blt.n	801720c <listen_message_reliably+0x54>
 80172c2:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 80172c6:	4283      	cmp	r3, r0
 80172c8:	d8a6      	bhi.n	8017218 <listen_message_reliably+0x60>
 80172ca:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80172ce:	4599      	cmp	r9, r3
 80172d0:	bf08      	it	eq
 80172d2:	f1b7 3fff 	cmpeq.w	r7, #4294967295
 80172d6:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 80172da:	d033      	beq.n	8017344 <listen_message_reliably+0x18c>
 80172dc:	9b03      	ldr	r3, [sp, #12]
 80172de:	1aff      	subs	r7, r7, r3
 80172e0:	2f00      	cmp	r7, #0
 80172e2:	bf08      	it	eq
 80172e4:	2701      	moveq	r7, #1
 80172e6:	455f      	cmp	r7, fp
 80172e8:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 80172ea:	4642      	mov	r2, r8
 80172ec:	4651      	mov	r1, sl
 80172ee:	bfa8      	it	ge
 80172f0:	465f      	movge	r7, fp
 80172f2:	6884      	ldr	r4, [r0, #8]
 80172f4:	6800      	ldr	r0, [r0, #0]
 80172f6:	463b      	mov	r3, r7
 80172f8:	ebab 0b07 	sub.w	fp, fp, r7
 80172fc:	47a0      	blx	r4
 80172fe:	b960      	cbnz	r0, 801731a <listen_message_reliably+0x162>
 8017300:	f1bb 0f00 	cmp.w	fp, #0
 8017304:	f340 8092 	ble.w	801742c <listen_message_reliably+0x274>
 8017308:	f000 fdfc 	bl	8017f04 <uxr_millis>
 801730c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8017310:	2b00      	cmp	r3, #0
 8017312:	d03c      	beq.n	801738e <listen_message_reliably+0x1d6>
 8017314:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8017318:	e764      	b.n	80171e4 <listen_message_reliably+0x2c>
 801731a:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 801731e:	4604      	mov	r4, r0
 8017320:	2500      	movs	r5, #0
 8017322:	a80e      	add	r0, sp, #56	@ 0x38
 8017324:	f7fc f8e6 	bl	80134f4 <ucdr_init_buffer>
 8017328:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 801732c:	aa08      	add	r2, sp, #32
 801732e:	a90e      	add	r1, sp, #56	@ 0x38
 8017330:	4630      	mov	r0, r6
 8017332:	f88d 5020 	strb.w	r5, [sp, #32]
 8017336:	f000 fc0f 	bl	8017b58 <uxr_read_session_header>
 801733a:	b928      	cbnz	r0, 8017348 <listen_message_reliably+0x190>
 801733c:	4620      	mov	r0, r4
 801733e:	b01f      	add	sp, #124	@ 0x7c
 8017340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017344:	465f      	mov	r7, fp
 8017346:	e7cb      	b.n	80172e0 <listen_message_reliably+0x128>
 8017348:	4629      	mov	r1, r5
 801734a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 801734e:	f000 fc93 	bl	8017c78 <uxr_stream_id_from_raw>
 8017352:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8017356:	f8bd 9022 	ldrh.w	r9, [sp, #34]	@ 0x22
 801735a:	fa5f f880 	uxtb.w	r8, r0
 801735e:	2f01      	cmp	r7, #1
 8017360:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8017364:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 8017368:	d04c      	beq.n	8017404 <listen_message_reliably+0x24c>
 801736a:	2f02      	cmp	r7, #2
 801736c:	d011      	beq.n	8017392 <listen_message_reliably+0x1da>
 801736e:	2f00      	cmp	r7, #0
 8017370:	d1e4      	bne.n	801733c <listen_message_reliably+0x184>
 8017372:	4639      	mov	r1, r7
 8017374:	4638      	mov	r0, r7
 8017376:	f000 fc7f 	bl	8017c78 <uxr_stream_id_from_raw>
 801737a:	4602      	mov	r2, r0
 801737c:	a90e      	add	r1, sp, #56	@ 0x38
 801737e:	4630      	mov	r0, r6
 8017380:	920c      	str	r2, [sp, #48]	@ 0x30
 8017382:	f7ff fd9f 	bl	8016ec4 <read_submessage_list>
 8017386:	4620      	mov	r0, r4
 8017388:	b01f      	add	sp, #124	@ 0x7c
 801738a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801738e:	465f      	mov	r7, fp
 8017390:	e7a9      	b.n	80172e6 <listen_message_reliably+0x12e>
 8017392:	4629      	mov	r1, r5
 8017394:	f106 0008 	add.w	r0, r6, #8
 8017398:	f000 fd4c 	bl	8017e34 <uxr_get_input_reliable_stream>
 801739c:	4682      	mov	sl, r0
 801739e:	b340      	cbz	r0, 80173f2 <listen_message_reliably+0x23a>
 80173a0:	a80e      	add	r0, sp, #56	@ 0x38
 80173a2:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 80173a6:	f7fc f8d7 	bl	8013558 <ucdr_buffer_remaining>
 80173aa:	4603      	mov	r3, r0
 80173ac:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 80173b0:	465a      	mov	r2, fp
 80173b2:	4649      	mov	r1, r9
 80173b4:	9000      	str	r0, [sp, #0]
 80173b6:	4650      	mov	r0, sl
 80173b8:	f007 fd70 	bl	801ee9c <uxr_receive_reliable_message>
 80173bc:	b1c8      	cbz	r0, 80173f2 <listen_message_reliably+0x23a>
 80173be:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d037      	beq.n	8017436 <listen_message_reliably+0x27e>
 80173c6:	af16      	add	r7, sp, #88	@ 0x58
 80173c8:	f04f 0902 	mov.w	r9, #2
 80173cc:	e00a      	b.n	80173e4 <listen_message_reliably+0x22c>
 80173ce:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 80173d2:	4639      	mov	r1, r7
 80173d4:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 80173d8:	4630      	mov	r0, r6
 80173da:	f88d 9032 	strb.w	r9, [sp, #50]	@ 0x32
 80173de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80173e0:	f7ff fd70 	bl	8016ec4 <read_submessage_list>
 80173e4:	2204      	movs	r2, #4
 80173e6:	4639      	mov	r1, r7
 80173e8:	4650      	mov	r0, sl
 80173ea:	f007 fdd1 	bl	801ef90 <uxr_next_input_reliable_buffer_available>
 80173ee:	2800      	cmp	r0, #0
 80173f0:	d1ed      	bne.n	80173ce <listen_message_reliably+0x216>
 80173f2:	4630      	mov	r0, r6
 80173f4:	462a      	mov	r2, r5
 80173f6:	4641      	mov	r1, r8
 80173f8:	f7ff fbf6 	bl	8016be8 <write_submessage_acknack.isra.0>
 80173fc:	4620      	mov	r0, r4
 80173fe:	b01f      	add	sp, #124	@ 0x7c
 8017400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017404:	4629      	mov	r1, r5
 8017406:	f106 0008 	add.w	r0, r6, #8
 801740a:	f000 fd09 	bl	8017e20 <uxr_get_input_best_effort_stream>
 801740e:	2800      	cmp	r0, #0
 8017410:	d094      	beq.n	801733c <listen_message_reliably+0x184>
 8017412:	4649      	mov	r1, r9
 8017414:	f007 fcbc 	bl	801ed90 <uxr_receive_best_effort_message>
 8017418:	2800      	cmp	r0, #0
 801741a:	d08f      	beq.n	801733c <listen_message_reliably+0x184>
 801741c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8017420:	a90e      	add	r1, sp, #56	@ 0x38
 8017422:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8017424:	4630      	mov	r0, r6
 8017426:	f7ff fd4d 	bl	8016ec4 <read_submessage_list>
 801742a:	e787      	b.n	801733c <listen_message_reliably+0x184>
 801742c:	4604      	mov	r4, r0
 801742e:	4620      	mov	r0, r4
 8017430:	b01f      	add	sp, #124	@ 0x7c
 8017432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017436:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 801743a:	a90e      	add	r1, sp, #56	@ 0x38
 801743c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801743e:	4630      	mov	r0, r6
 8017440:	f7ff fd40 	bl	8016ec4 <read_submessage_list>
 8017444:	e7bf      	b.n	80173c6 <listen_message_reliably+0x20e>
 8017446:	bf00      	nop

08017448 <uxr_run_session_timeout>:
 8017448:	b570      	push	{r4, r5, r6, lr}
 801744a:	4604      	mov	r4, r0
 801744c:	460d      	mov	r5, r1
 801744e:	f000 fd59 	bl	8017f04 <uxr_millis>
 8017452:	4606      	mov	r6, r0
 8017454:	4620      	mov	r0, r4
 8017456:	f7ff fc83 	bl	8016d60 <uxr_flash_output_streams>
 801745a:	4629      	mov	r1, r5
 801745c:	4620      	mov	r0, r4
 801745e:	f7ff feab 	bl	80171b8 <listen_message_reliably>
 8017462:	f000 fd4f 	bl	8017f04 <uxr_millis>
 8017466:	1b81      	subs	r1, r0, r6
 8017468:	1a69      	subs	r1, r5, r1
 801746a:	2900      	cmp	r1, #0
 801746c:	dcf6      	bgt.n	801745c <uxr_run_session_timeout+0x14>
 801746e:	f104 0008 	add.w	r0, r4, #8
 8017472:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017476:	f000 bce9 	b.w	8017e4c <uxr_output_streams_confirmed>
 801747a:	bf00      	nop

0801747c <uxr_run_session_until_data>:
 801747c:	b570      	push	{r4, r5, r6, lr}
 801747e:	4604      	mov	r4, r0
 8017480:	460d      	mov	r5, r1
 8017482:	f000 fd3f 	bl	8017f04 <uxr_millis>
 8017486:	4606      	mov	r6, r0
 8017488:	4620      	mov	r0, r4
 801748a:	f7ff fc69 	bl	8016d60 <uxr_flash_output_streams>
 801748e:	2300      	movs	r3, #0
 8017490:	4629      	mov	r1, r5
 8017492:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8017496:	e005      	b.n	80174a4 <uxr_run_session_until_data+0x28>
 8017498:	f000 fd34 	bl	8017f04 <uxr_millis>
 801749c:	1b81      	subs	r1, r0, r6
 801749e:	1a69      	subs	r1, r5, r1
 80174a0:	2900      	cmp	r1, #0
 80174a2:	dd07      	ble.n	80174b4 <uxr_run_session_until_data+0x38>
 80174a4:	4620      	mov	r0, r4
 80174a6:	f7ff fe87 	bl	80171b8 <listen_message_reliably>
 80174aa:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80174ae:	2800      	cmp	r0, #0
 80174b0:	d0f2      	beq.n	8017498 <uxr_run_session_until_data+0x1c>
 80174b2:	bd70      	pop	{r4, r5, r6, pc}
 80174b4:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80174b8:	bd70      	pop	{r4, r5, r6, pc}
 80174ba:	bf00      	nop

080174bc <uxr_run_session_until_confirm_delivery>:
 80174bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174c0:	4606      	mov	r6, r0
 80174c2:	460d      	mov	r5, r1
 80174c4:	f000 fd1e 	bl	8017f04 <uxr_millis>
 80174c8:	4607      	mov	r7, r0
 80174ca:	4630      	mov	r0, r6
 80174cc:	f7ff fc48 	bl	8016d60 <uxr_flash_output_streams>
 80174d0:	2d00      	cmp	r5, #0
 80174d2:	db17      	blt.n	8017504 <uxr_run_session_until_confirm_delivery+0x48>
 80174d4:	462c      	mov	r4, r5
 80174d6:	f106 0808 	add.w	r8, r6, #8
 80174da:	e006      	b.n	80174ea <uxr_run_session_until_confirm_delivery+0x2e>
 80174dc:	f7ff fe6c 	bl	80171b8 <listen_message_reliably>
 80174e0:	f000 fd10 	bl	8017f04 <uxr_millis>
 80174e4:	1bc1      	subs	r1, r0, r7
 80174e6:	1a6c      	subs	r4, r5, r1
 80174e8:	d407      	bmi.n	80174fa <uxr_run_session_until_confirm_delivery+0x3e>
 80174ea:	4640      	mov	r0, r8
 80174ec:	f000 fcae 	bl	8017e4c <uxr_output_streams_confirmed>
 80174f0:	4603      	mov	r3, r0
 80174f2:	4621      	mov	r1, r4
 80174f4:	4630      	mov	r0, r6
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	d0f0      	beq.n	80174dc <uxr_run_session_until_confirm_delivery+0x20>
 80174fa:	4640      	mov	r0, r8
 80174fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017500:	f000 bca4 	b.w	8017e4c <uxr_output_streams_confirmed>
 8017504:	f106 0808 	add.w	r8, r6, #8
 8017508:	e7f7      	b.n	80174fa <uxr_run_session_until_confirm_delivery+0x3e>
 801750a:	bf00      	nop

0801750c <uxr_run_session_until_all_status>:
 801750c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017510:	9c08      	ldr	r4, [sp, #32]
 8017512:	4606      	mov	r6, r0
 8017514:	460f      	mov	r7, r1
 8017516:	4691      	mov	r9, r2
 8017518:	461d      	mov	r5, r3
 801751a:	f7ff fc21 	bl	8016d60 <uxr_flash_output_streams>
 801751e:	b124      	cbz	r4, 801752a <uxr_run_session_until_all_status+0x1e>
 8017520:	4622      	mov	r2, r4
 8017522:	21ff      	movs	r1, #255	@ 0xff
 8017524:	4628      	mov	r0, r5
 8017526:	f00a ff45 	bl	80223b4 <memset>
 801752a:	67f4      	str	r4, [r6, #124]	@ 0x7c
 801752c:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8017530:	f000 fce8 	bl	8017f04 <uxr_millis>
 8017534:	4639      	mov	r1, r7
 8017536:	4680      	mov	r8, r0
 8017538:	4630      	mov	r0, r6
 801753a:	f7ff fe3d 	bl	80171b8 <listen_message_reliably>
 801753e:	f000 fce1 	bl	8017f04 <uxr_millis>
 8017542:	eba0 0108 	sub.w	r1, r0, r8
 8017546:	1a79      	subs	r1, r7, r1
 8017548:	b34c      	cbz	r4, 801759e <uxr_run_session_until_all_status+0x92>
 801754a:	1e6a      	subs	r2, r5, #1
 801754c:	f04f 0c00 	mov.w	ip, #0
 8017550:	4696      	mov	lr, r2
 8017552:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
 8017556:	2bff      	cmp	r3, #255	@ 0xff
 8017558:	d015      	beq.n	8017586 <uxr_run_session_until_all_status+0x7a>
 801755a:	f10c 0c01 	add.w	ip, ip, #1
 801755e:	4564      	cmp	r4, ip
 8017560:	d8f7      	bhi.n	8017552 <uxr_run_session_until_all_status+0x46>
 8017562:	2300      	movs	r3, #0
 8017564:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8017566:	e000      	b.n	801756a <uxr_run_session_until_all_status+0x5e>
 8017568:	b158      	cbz	r0, 8017582 <uxr_run_session_until_all_status+0x76>
 801756a:	4613      	mov	r3, r2
 801756c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8017570:	3302      	adds	r3, #2
 8017572:	2801      	cmp	r0, #1
 8017574:	eba3 0305 	sub.w	r3, r3, r5
 8017578:	bf8c      	ite	hi
 801757a:	2000      	movhi	r0, #0
 801757c:	2001      	movls	r0, #1
 801757e:	429c      	cmp	r4, r3
 8017580:	d8f2      	bhi.n	8017568 <uxr_run_session_until_all_status+0x5c>
 8017582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017586:	f839 301c 	ldrh.w	r3, [r9, ip, lsl #1]
 801758a:	f10c 0c01 	add.w	ip, ip, #1
 801758e:	b90b      	cbnz	r3, 8017594 <uxr_run_session_until_all_status+0x88>
 8017590:	4564      	cmp	r4, ip
 8017592:	d8de      	bhi.n	8017552 <uxr_run_session_until_all_status+0x46>
 8017594:	2900      	cmp	r1, #0
 8017596:	dde4      	ble.n	8017562 <uxr_run_session_until_all_status+0x56>
 8017598:	2b00      	cmp	r3, #0
 801759a:	d1cd      	bne.n	8017538 <uxr_run_session_until_all_status+0x2c>
 801759c:	e7e1      	b.n	8017562 <uxr_run_session_until_all_status+0x56>
 801759e:	2001      	movs	r0, #1
 80175a0:	67f4      	str	r4, [r6, #124]	@ 0x7c
 80175a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80175a6:	bf00      	nop

080175a8 <wait_session_status>:
 80175a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175ac:	4604      	mov	r4, r0
 80175ae:	20ff      	movs	r0, #255	@ 0xff
 80175b0:	b09f      	sub	sp, #124	@ 0x7c
 80175b2:	7160      	strb	r0, [r4, #5]
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	f000 80bc 	beq.w	8017732 <wait_session_status+0x18a>
 80175ba:	469b      	mov	fp, r3
 80175bc:	f04f 0800 	mov.w	r8, #0
 80175c0:	4692      	mov	sl, r2
 80175c2:	9105      	str	r1, [sp, #20]
 80175c4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80175c6:	4652      	mov	r2, sl
 80175c8:	9905      	ldr	r1, [sp, #20]
 80175ca:	2700      	movs	r7, #0
 80175cc:	e9d3 0500 	ldrd	r0, r5, [r3]
 80175d0:	47a8      	blx	r5
 80175d2:	f000 fc97 	bl	8017f04 <uxr_millis>
 80175d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80175da:	4605      	mov	r5, r0
 80175dc:	e009      	b.n	80175f2 <wait_session_status+0x4a>
 80175de:	f000 fc91 	bl	8017f04 <uxr_millis>
 80175e2:	1b43      	subs	r3, r0, r5
 80175e4:	7962      	ldrb	r2, [r4, #5]
 80175e6:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	dd3d      	ble.n	801766a <wait_session_status+0xc2>
 80175ee:	2aff      	cmp	r2, #255	@ 0xff
 80175f0:	d13b      	bne.n	801766a <wait_session_status+0xc2>
 80175f2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80175f4:	aa0b      	add	r2, sp, #44	@ 0x2c
 80175f6:	a90a      	add	r1, sp, #40	@ 0x28
 80175f8:	6886      	ldr	r6, [r0, #8]
 80175fa:	6800      	ldr	r0, [r0, #0]
 80175fc:	47b0      	blx	r6
 80175fe:	2800      	cmp	r0, #0
 8017600:	d0ed      	beq.n	80175de <wait_session_status+0x36>
 8017602:	a80e      	add	r0, sp, #56	@ 0x38
 8017604:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 8017608:	f7fb ff74 	bl	80134f4 <ucdr_init_buffer>
 801760c:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 8017610:	aa09      	add	r2, sp, #36	@ 0x24
 8017612:	a90e      	add	r1, sp, #56	@ 0x38
 8017614:	4620      	mov	r0, r4
 8017616:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 801761a:	f000 fa9d 	bl	8017b58 <uxr_read_session_header>
 801761e:	2800      	cmp	r0, #0
 8017620:	d0dd      	beq.n	80175de <wait_session_status+0x36>
 8017622:	2100      	movs	r1, #0
 8017624:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8017628:	f000 fb26 	bl	8017c78 <uxr_stream_id_from_raw>
 801762c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8017630:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8017634:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8017638:	9304      	str	r3, [sp, #16]
 801763a:	b2c3      	uxtb	r3, r0
 801763c:	f1b9 0f01 	cmp.w	r9, #1
 8017640:	9303      	str	r3, [sp, #12]
 8017642:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8017646:	d05e      	beq.n	8017706 <wait_session_status+0x15e>
 8017648:	f1b9 0f02 	cmp.w	r9, #2
 801764c:	d01a      	beq.n	8017684 <wait_session_status+0xdc>
 801764e:	f1b9 0f00 	cmp.w	r9, #0
 8017652:	d1c4      	bne.n	80175de <wait_session_status+0x36>
 8017654:	4649      	mov	r1, r9
 8017656:	4648      	mov	r0, r9
 8017658:	f000 fb0e 	bl	8017c78 <uxr_stream_id_from_raw>
 801765c:	a90e      	add	r1, sp, #56	@ 0x38
 801765e:	4602      	mov	r2, r0
 8017660:	900d      	str	r0, [sp, #52]	@ 0x34
 8017662:	4620      	mov	r0, r4
 8017664:	f7ff fc2e 	bl	8016ec4 <read_submessage_list>
 8017668:	e7b9      	b.n	80175de <wait_session_status+0x36>
 801766a:	f108 0801 	add.w	r8, r8, #1
 801766e:	45c3      	cmp	fp, r8
 8017670:	d001      	beq.n	8017676 <wait_session_status+0xce>
 8017672:	2aff      	cmp	r2, #255	@ 0xff
 8017674:	d0a6      	beq.n	80175c4 <wait_session_status+0x1c>
 8017676:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 801767a:	bf18      	it	ne
 801767c:	2001      	movne	r0, #1
 801767e:	b01f      	add	sp, #124	@ 0x7c
 8017680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017684:	4631      	mov	r1, r6
 8017686:	f104 0008 	add.w	r0, r4, #8
 801768a:	f000 fbd3 	bl	8017e34 <uxr_get_input_reliable_stream>
 801768e:	9006      	str	r0, [sp, #24]
 8017690:	2800      	cmp	r0, #0
 8017692:	d032      	beq.n	80176fa <wait_session_status+0x152>
 8017694:	aa0e      	add	r2, sp, #56	@ 0x38
 8017696:	4610      	mov	r0, r2
 8017698:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801769a:	9207      	str	r2, [sp, #28]
 801769c:	f7fb ff5c 	bl	8013558 <ucdr_buffer_remaining>
 80176a0:	4603      	mov	r3, r0
 80176a2:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 80176a6:	9a07      	ldr	r2, [sp, #28]
 80176a8:	9000      	str	r0, [sp, #0]
 80176aa:	9904      	ldr	r1, [sp, #16]
 80176ac:	9806      	ldr	r0, [sp, #24]
 80176ae:	f007 fbf5 	bl	801ee9c <uxr_receive_reliable_message>
 80176b2:	b310      	cbz	r0, 80176fa <wait_session_status+0x152>
 80176b4:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d042      	beq.n	8017742 <wait_session_status+0x19a>
 80176bc:	f8cd 8010 	str.w	r8, [sp, #16]
 80176c0:	f04f 0902 	mov.w	r9, #2
 80176c4:	9507      	str	r5, [sp, #28]
 80176c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80176ca:	9d06      	ldr	r5, [sp, #24]
 80176cc:	e008      	b.n	80176e0 <wait_session_status+0x138>
 80176ce:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 80176d2:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 80176d6:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80176da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80176dc:	f7ff fbf2 	bl	8016ec4 <read_submessage_list>
 80176e0:	a916      	add	r1, sp, #88	@ 0x58
 80176e2:	2204      	movs	r2, #4
 80176e4:	4628      	mov	r0, r5
 80176e6:	f007 fc53 	bl	801ef90 <uxr_next_input_reliable_buffer_available>
 80176ea:	4603      	mov	r3, r0
 80176ec:	a916      	add	r1, sp, #88	@ 0x58
 80176ee:	4620      	mov	r0, r4
 80176f0:	2b00      	cmp	r3, #0
 80176f2:	d1ec      	bne.n	80176ce <wait_session_status+0x126>
 80176f4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80176f8:	9d07      	ldr	r5, [sp, #28]
 80176fa:	4632      	mov	r2, r6
 80176fc:	9903      	ldr	r1, [sp, #12]
 80176fe:	4620      	mov	r0, r4
 8017700:	f7ff fa72 	bl	8016be8 <write_submessage_acknack.isra.0>
 8017704:	e76b      	b.n	80175de <wait_session_status+0x36>
 8017706:	4631      	mov	r1, r6
 8017708:	f104 0008 	add.w	r0, r4, #8
 801770c:	f000 fb88 	bl	8017e20 <uxr_get_input_best_effort_stream>
 8017710:	2800      	cmp	r0, #0
 8017712:	f43f af64 	beq.w	80175de <wait_session_status+0x36>
 8017716:	9904      	ldr	r1, [sp, #16]
 8017718:	f007 fb3a 	bl	801ed90 <uxr_receive_best_effort_message>
 801771c:	2800      	cmp	r0, #0
 801771e:	f43f af5e 	beq.w	80175de <wait_session_status+0x36>
 8017722:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8017726:	a90e      	add	r1, sp, #56	@ 0x38
 8017728:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801772a:	4620      	mov	r0, r4
 801772c:	f7ff fbca 	bl	8016ec4 <read_submessage_list>
 8017730:	e755      	b.n	80175de <wait_session_status+0x36>
 8017732:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8017734:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017738:	47a0      	blx	r4
 801773a:	2001      	movs	r0, #1
 801773c:	b01f      	add	sp, #124	@ 0x7c
 801773e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017742:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8017746:	a90e      	add	r1, sp, #56	@ 0x38
 8017748:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801774a:	4620      	mov	r0, r4
 801774c:	f7ff fbba 	bl	8016ec4 <read_submessage_list>
 8017750:	e7b4      	b.n	80176bc <wait_session_status+0x114>
 8017752:	bf00      	nop

08017754 <uxr_delete_session_retries>:
 8017754:	b530      	push	{r4, r5, lr}
 8017756:	b08f      	sub	sp, #60	@ 0x3c
 8017758:	4604      	mov	r4, r0
 801775a:	460d      	mov	r5, r1
 801775c:	f000 fa38 	bl	8017bd0 <uxr_session_header_offset>
 8017760:	2300      	movs	r3, #0
 8017762:	2210      	movs	r2, #16
 8017764:	a902      	add	r1, sp, #8
 8017766:	9000      	str	r0, [sp, #0]
 8017768:	a806      	add	r0, sp, #24
 801776a:	f7fb feb1 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801776e:	a906      	add	r1, sp, #24
 8017770:	4620      	mov	r0, r4
 8017772:	f000 f981 	bl	8017a78 <uxr_buffer_delete_session>
 8017776:	2200      	movs	r2, #0
 8017778:	9b06      	ldr	r3, [sp, #24]
 801777a:	4620      	mov	r0, r4
 801777c:	4611      	mov	r1, r2
 801777e:	f000 f9d5 	bl	8017b2c <uxr_stamp_session_header>
 8017782:	a806      	add	r0, sp, #24
 8017784:	f7fb fee4 	bl	8013550 <ucdr_buffer_length>
 8017788:	462b      	mov	r3, r5
 801778a:	4602      	mov	r2, r0
 801778c:	a902      	add	r1, sp, #8
 801778e:	4620      	mov	r0, r4
 8017790:	f7ff ff0a 	bl	80175a8 <wait_session_status>
 8017794:	b118      	cbz	r0, 801779e <uxr_delete_session_retries+0x4a>
 8017796:	7960      	ldrb	r0, [r4, #5]
 8017798:	fab0 f080 	clz	r0, r0
 801779c:	0940      	lsrs	r0, r0, #5
 801779e:	b00f      	add	sp, #60	@ 0x3c
 80177a0:	bd30      	pop	{r4, r5, pc}
 80177a2:	bf00      	nop

080177a4 <uxr_create_session>:
 80177a4:	f100 0308 	add.w	r3, r0, #8
 80177a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177ac:	4604      	mov	r4, r0
 80177ae:	b0ab      	sub	sp, #172	@ 0xac
 80177b0:	4618      	mov	r0, r3
 80177b2:	f04f 080a 	mov.w	r8, #10
 80177b6:	9303      	str	r3, [sp, #12]
 80177b8:	f000 fa84 	bl	8017cc4 <uxr_reset_stream_storage>
 80177bc:	4620      	mov	r0, r4
 80177be:	f000 fa07 	bl	8017bd0 <uxr_session_header_offset>
 80177c2:	2300      	movs	r3, #0
 80177c4:	221c      	movs	r2, #28
 80177c6:	a90b      	add	r1, sp, #44	@ 0x2c
 80177c8:	9000      	str	r0, [sp, #0]
 80177ca:	a812      	add	r0, sp, #72	@ 0x48
 80177cc:	f7fb fe80 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 80177d0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80177d2:	a912      	add	r1, sp, #72	@ 0x48
 80177d4:	4620      	mov	r0, r4
 80177d6:	8a1a      	ldrh	r2, [r3, #16]
 80177d8:	3a04      	subs	r2, #4
 80177da:	b292      	uxth	r2, r2
 80177dc:	f000 f922 	bl	8017a24 <uxr_buffer_create_session>
 80177e0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80177e2:	4620      	mov	r0, r4
 80177e4:	f000 f98e 	bl	8017b04 <uxr_stamp_create_session_header>
 80177e8:	a812      	add	r0, sp, #72	@ 0x48
 80177ea:	f7fb feb1 	bl	8013550 <ucdr_buffer_length>
 80177ee:	23ff      	movs	r3, #255	@ 0xff
 80177f0:	4683      	mov	fp, r0
 80177f2:	7163      	strb	r3, [r4, #5]
 80177f4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80177f6:	465a      	mov	r2, fp
 80177f8:	a90b      	add	r1, sp, #44	@ 0x2c
 80177fa:	2700      	movs	r7, #0
 80177fc:	e9d3 0500 	ldrd	r0, r5, [r3]
 8017800:	47a8      	blx	r5
 8017802:	f000 fb7f 	bl	8017f04 <uxr_millis>
 8017806:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801780a:	4605      	mov	r5, r0
 801780c:	e009      	b.n	8017822 <uxr_create_session+0x7e>
 801780e:	f000 fb79 	bl	8017f04 <uxr_millis>
 8017812:	1b43      	subs	r3, r0, r5
 8017814:	7962      	ldrb	r2, [r4, #5]
 8017816:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 801781a:	2b00      	cmp	r3, #0
 801781c:	dd3d      	ble.n	801789a <uxr_create_session+0xf6>
 801781e:	2aff      	cmp	r2, #255	@ 0xff
 8017820:	d13b      	bne.n	801789a <uxr_create_session+0xf6>
 8017822:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8017824:	aa08      	add	r2, sp, #32
 8017826:	a907      	add	r1, sp, #28
 8017828:	6886      	ldr	r6, [r0, #8]
 801782a:	6800      	ldr	r0, [r0, #0]
 801782c:	47b0      	blx	r6
 801782e:	2800      	cmp	r0, #0
 8017830:	d0ed      	beq.n	801780e <uxr_create_session+0x6a>
 8017832:	a81a      	add	r0, sp, #104	@ 0x68
 8017834:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8017838:	f7fb fe5c 	bl	80134f4 <ucdr_init_buffer>
 801783c:	f10d 031a 	add.w	r3, sp, #26
 8017840:	aa06      	add	r2, sp, #24
 8017842:	a91a      	add	r1, sp, #104	@ 0x68
 8017844:	4620      	mov	r0, r4
 8017846:	f88d 7018 	strb.w	r7, [sp, #24]
 801784a:	f000 f985 	bl	8017b58 <uxr_read_session_header>
 801784e:	2800      	cmp	r0, #0
 8017850:	d0dd      	beq.n	801780e <uxr_create_session+0x6a>
 8017852:	2100      	movs	r1, #0
 8017854:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8017858:	f000 fa0e 	bl	8017c78 <uxr_stream_id_from_raw>
 801785c:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8017860:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8017864:	fa5f fa80 	uxtb.w	sl, r0
 8017868:	f1b9 0f01 	cmp.w	r9, #1
 801786c:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8017870:	9302      	str	r3, [sp, #8]
 8017872:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8017876:	d057      	beq.n	8017928 <uxr_create_session+0x184>
 8017878:	f1b9 0f02 	cmp.w	r9, #2
 801787c:	d018      	beq.n	80178b0 <uxr_create_session+0x10c>
 801787e:	f1b9 0f00 	cmp.w	r9, #0
 8017882:	d1c4      	bne.n	801780e <uxr_create_session+0x6a>
 8017884:	4649      	mov	r1, r9
 8017886:	4648      	mov	r0, r9
 8017888:	f000 f9f6 	bl	8017c78 <uxr_stream_id_from_raw>
 801788c:	a91a      	add	r1, sp, #104	@ 0x68
 801788e:	4602      	mov	r2, r0
 8017890:	900a      	str	r0, [sp, #40]	@ 0x28
 8017892:	4620      	mov	r0, r4
 8017894:	f7ff fb16 	bl	8016ec4 <read_submessage_list>
 8017898:	e7b9      	b.n	801780e <uxr_create_session+0x6a>
 801789a:	f1b8 0801 	subs.w	r8, r8, #1
 801789e:	d001      	beq.n	80178a4 <uxr_create_session+0x100>
 80178a0:	2aff      	cmp	r2, #255	@ 0xff
 80178a2:	d0a7      	beq.n	80177f4 <uxr_create_session+0x50>
 80178a4:	2a00      	cmp	r2, #0
 80178a6:	d05c      	beq.n	8017962 <uxr_create_session+0x1be>
 80178a8:	2000      	movs	r0, #0
 80178aa:	b02b      	add	sp, #172	@ 0xac
 80178ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178b0:	4631      	mov	r1, r6
 80178b2:	9803      	ldr	r0, [sp, #12]
 80178b4:	f000 fabe 	bl	8017e34 <uxr_get_input_reliable_stream>
 80178b8:	9004      	str	r0, [sp, #16]
 80178ba:	b378      	cbz	r0, 801791c <uxr_create_session+0x178>
 80178bc:	aa1a      	add	r2, sp, #104	@ 0x68
 80178be:	4610      	mov	r0, r2
 80178c0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80178c2:	9205      	str	r2, [sp, #20]
 80178c4:	f7fb fe48 	bl	8013558 <ucdr_buffer_remaining>
 80178c8:	4603      	mov	r3, r0
 80178ca:	f10d 0019 	add.w	r0, sp, #25
 80178ce:	9a05      	ldr	r2, [sp, #20]
 80178d0:	9000      	str	r0, [sp, #0]
 80178d2:	9902      	ldr	r1, [sp, #8]
 80178d4:	9804      	ldr	r0, [sp, #16]
 80178d6:	f007 fae1 	bl	801ee9c <uxr_receive_reliable_message>
 80178da:	b1f8      	cbz	r0, 801791c <uxr_create_session+0x178>
 80178dc:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80178e0:	2b00      	cmp	r3, #0
 80178e2:	d036      	beq.n	8017952 <uxr_create_session+0x1ae>
 80178e4:	f8cd b008 	str.w	fp, [sp, #8]
 80178e8:	f04f 0902 	mov.w	r9, #2
 80178ec:	f8dd b010 	ldr.w	fp, [sp, #16]
 80178f0:	e008      	b.n	8017904 <uxr_create_session+0x160>
 80178f2:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 80178f6:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 80178fa:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80178fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017900:	f7ff fae0 	bl	8016ec4 <read_submessage_list>
 8017904:	a922      	add	r1, sp, #136	@ 0x88
 8017906:	2204      	movs	r2, #4
 8017908:	4658      	mov	r0, fp
 801790a:	f007 fb41 	bl	801ef90 <uxr_next_input_reliable_buffer_available>
 801790e:	4603      	mov	r3, r0
 8017910:	a922      	add	r1, sp, #136	@ 0x88
 8017912:	4620      	mov	r0, r4
 8017914:	2b00      	cmp	r3, #0
 8017916:	d1ec      	bne.n	80178f2 <uxr_create_session+0x14e>
 8017918:	f8dd b008 	ldr.w	fp, [sp, #8]
 801791c:	4632      	mov	r2, r6
 801791e:	4651      	mov	r1, sl
 8017920:	4620      	mov	r0, r4
 8017922:	f7ff f961 	bl	8016be8 <write_submessage_acknack.isra.0>
 8017926:	e772      	b.n	801780e <uxr_create_session+0x6a>
 8017928:	4631      	mov	r1, r6
 801792a:	9803      	ldr	r0, [sp, #12]
 801792c:	f000 fa78 	bl	8017e20 <uxr_get_input_best_effort_stream>
 8017930:	2800      	cmp	r0, #0
 8017932:	f43f af6c 	beq.w	801780e <uxr_create_session+0x6a>
 8017936:	9902      	ldr	r1, [sp, #8]
 8017938:	f007 fa2a 	bl	801ed90 <uxr_receive_best_effort_message>
 801793c:	2800      	cmp	r0, #0
 801793e:	f43f af66 	beq.w	801780e <uxr_create_session+0x6a>
 8017942:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8017946:	a91a      	add	r1, sp, #104	@ 0x68
 8017948:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801794a:	4620      	mov	r0, r4
 801794c:	f7ff faba 	bl	8016ec4 <read_submessage_list>
 8017950:	e75d      	b.n	801780e <uxr_create_session+0x6a>
 8017952:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8017956:	a91a      	add	r1, sp, #104	@ 0x68
 8017958:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801795a:	4620      	mov	r0, r4
 801795c:	f7ff fab2 	bl	8016ec4 <read_submessage_list>
 8017960:	e7c0      	b.n	80178e4 <uxr_create_session+0x140>
 8017962:	9803      	ldr	r0, [sp, #12]
 8017964:	f000 f9ae 	bl	8017cc4 <uxr_reset_stream_storage>
 8017968:	2001      	movs	r0, #1
 801796a:	b02b      	add	sp, #172	@ 0xac
 801796c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017970 <uxr_prepare_stream_to_write_submessage>:
 8017970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017974:	b082      	sub	sp, #8
 8017976:	4605      	mov	r5, r0
 8017978:	4610      	mov	r0, r2
 801797a:	4614      	mov	r4, r2
 801797c:	461e      	mov	r6, r3
 801797e:	f3c1 2707 	ubfx	r7, r1, #8, #8
 8017982:	9101      	str	r1, [sp, #4]
 8017984:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8017988:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 801798c:	f000 fab4 	bl	8017ef8 <uxr_submessage_padding>
 8017990:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8017994:	1d21      	adds	r1, r4, #4
 8017996:	2b01      	cmp	r3, #1
 8017998:	eb01 0a00 	add.w	sl, r1, r0
 801799c:	d012      	beq.n	80179c4 <uxr_prepare_stream_to_write_submessage+0x54>
 801799e:	2b02      	cmp	r3, #2
 80179a0:	d003      	beq.n	80179aa <uxr_prepare_stream_to_write_submessage+0x3a>
 80179a2:	2000      	movs	r0, #0
 80179a4:	b002      	add	sp, #8
 80179a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80179aa:	4639      	mov	r1, r7
 80179ac:	f105 0008 	add.w	r0, r5, #8
 80179b0:	f000 fa2a 	bl	8017e08 <uxr_get_output_reliable_stream>
 80179b4:	2800      	cmp	r0, #0
 80179b6:	d0f4      	beq.n	80179a2 <uxr_prepare_stream_to_write_submessage+0x32>
 80179b8:	4651      	mov	r1, sl
 80179ba:	4632      	mov	r2, r6
 80179bc:	f007 fca6 	bl	801f30c <uxr_prepare_reliable_buffer_to_write>
 80179c0:	b968      	cbnz	r0, 80179de <uxr_prepare_stream_to_write_submessage+0x6e>
 80179c2:	e7ee      	b.n	80179a2 <uxr_prepare_stream_to_write_submessage+0x32>
 80179c4:	4639      	mov	r1, r7
 80179c6:	f105 0008 	add.w	r0, r5, #8
 80179ca:	f000 fa15 	bl	8017df8 <uxr_get_output_best_effort_stream>
 80179ce:	2800      	cmp	r0, #0
 80179d0:	d0e7      	beq.n	80179a2 <uxr_prepare_stream_to_write_submessage+0x32>
 80179d2:	4651      	mov	r1, sl
 80179d4:	4632      	mov	r2, r6
 80179d6:	f007 fbc5 	bl	801f164 <uxr_prepare_best_effort_buffer_to_write>
 80179da:	2800      	cmp	r0, #0
 80179dc:	d0e1      	beq.n	80179a2 <uxr_prepare_stream_to_write_submessage+0x32>
 80179de:	464b      	mov	r3, r9
 80179e0:	b2a2      	uxth	r2, r4
 80179e2:	4641      	mov	r1, r8
 80179e4:	4630      	mov	r0, r6
 80179e6:	f000 fa47 	bl	8017e78 <uxr_buffer_submessage_header>
 80179ea:	2001      	movs	r0, #1
 80179ec:	b002      	add	sp, #8
 80179ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80179f2:	bf00      	nop

080179f4 <uxr_init_session_info>:
 80179f4:	2300      	movs	r3, #0
 80179f6:	f04f 0c09 	mov.w	ip, #9
 80179fa:	7102      	strb	r2, [r0, #4]
 80179fc:	f361 0307 	bfi	r3, r1, #0, #8
 8017a00:	0e11      	lsrs	r1, r2, #24
 8017a02:	f8a0 c006 	strh.w	ip, [r0, #6]
 8017a06:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8017a0a:	f361 230f 	bfi	r3, r1, #8, #8
 8017a0e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8017a12:	21ff      	movs	r1, #255	@ 0xff
 8017a14:	f36c 4317 	bfi	r3, ip, #16, #8
 8017a18:	7141      	strb	r1, [r0, #5]
 8017a1a:	f362 631f 	bfi	r3, r2, #24, #8
 8017a1e:	6003      	str	r3, [r0, #0]
 8017a20:	4770      	bx	lr
 8017a22:	bf00      	nop

08017a24 <uxr_buffer_create_session>:
 8017a24:	b530      	push	{r4, r5, lr}
 8017a26:	2300      	movs	r3, #0
 8017a28:	b089      	sub	sp, #36	@ 0x24
 8017a2a:	4d12      	ldr	r5, [pc, #72]	@ (8017a74 <uxr_buffer_create_session+0x50>)
 8017a2c:	460c      	mov	r4, r1
 8017a2e:	9307      	str	r3, [sp, #28]
 8017a30:	88a9      	ldrh	r1, [r5, #4]
 8017a32:	f8ad 201c 	strh.w	r2, [sp, #28]
 8017a36:	682a      	ldr	r2, [r5, #0]
 8017a38:	9301      	str	r3, [sp, #4]
 8017a3a:	9200      	str	r2, [sp, #0]
 8017a3c:	2201      	movs	r2, #1
 8017a3e:	f8ad 1006 	strh.w	r1, [sp, #6]
 8017a42:	f8d0 1001 	ldr.w	r1, [r0, #1]
 8017a46:	7805      	ldrb	r5, [r0, #0]
 8017a48:	9102      	str	r1, [sp, #8]
 8017a4a:	4619      	mov	r1, r3
 8017a4c:	80c2      	strh	r2, [r0, #6]
 8017a4e:	4620      	mov	r0, r4
 8017a50:	f88d 2004 	strb.w	r2, [sp, #4]
 8017a54:	2210      	movs	r2, #16
 8017a56:	9303      	str	r3, [sp, #12]
 8017a58:	9306      	str	r3, [sp, #24]
 8017a5a:	f88d 500c 	strb.w	r5, [sp, #12]
 8017a5e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8017a62:	f000 fa09 	bl	8017e78 <uxr_buffer_submessage_header>
 8017a66:	4669      	mov	r1, sp
 8017a68:	4620      	mov	r0, r4
 8017a6a:	f001 fa29 	bl	8018ec0 <uxr_serialize_CREATE_CLIENT_Payload>
 8017a6e:	b009      	add	sp, #36	@ 0x24
 8017a70:	bd30      	pop	{r4, r5, pc}
 8017a72:	bf00      	nop
 8017a74:	080250f4 	.word	0x080250f4

08017a78 <uxr_buffer_delete_session>:
 8017a78:	4a0c      	ldr	r2, [pc, #48]	@ (8017aac <uxr_buffer_delete_session+0x34>)
 8017a7a:	2302      	movs	r3, #2
 8017a7c:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8017a80:	b510      	push	{r4, lr}
 8017a82:	460c      	mov	r4, r1
 8017a84:	b082      	sub	sp, #8
 8017a86:	8911      	ldrh	r1, [r2, #8]
 8017a88:	2204      	movs	r2, #4
 8017a8a:	80c3      	strh	r3, [r0, #6]
 8017a8c:	2300      	movs	r3, #0
 8017a8e:	f8ad 1006 	strh.w	r1, [sp, #6]
 8017a92:	4620      	mov	r0, r4
 8017a94:	2103      	movs	r1, #3
 8017a96:	f8ad c004 	strh.w	ip, [sp, #4]
 8017a9a:	f000 f9ed 	bl	8017e78 <uxr_buffer_submessage_header>
 8017a9e:	a901      	add	r1, sp, #4
 8017aa0:	4620      	mov	r0, r4
 8017aa2:	f001 fab3 	bl	801900c <uxr_serialize_DELETE_Payload>
 8017aa6:	b002      	add	sp, #8
 8017aa8:	bd10      	pop	{r4, pc}
 8017aaa:	bf00      	nop
 8017aac:	080250f4 	.word	0x080250f4

08017ab0 <uxr_read_create_session_status>:
 8017ab0:	b510      	push	{r4, lr}
 8017ab2:	460b      	mov	r3, r1
 8017ab4:	b088      	sub	sp, #32
 8017ab6:	4604      	mov	r4, r0
 8017ab8:	a901      	add	r1, sp, #4
 8017aba:	4618      	mov	r0, r3
 8017abc:	f001 fab6 	bl	801902c <uxr_deserialize_STATUS_AGENT_Payload>
 8017ac0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8017ac4:	7163      	strb	r3, [r4, #5]
 8017ac6:	b008      	add	sp, #32
 8017ac8:	bd10      	pop	{r4, pc}
 8017aca:	bf00      	nop

08017acc <uxr_read_delete_session_status>:
 8017acc:	460b      	mov	r3, r1
 8017ace:	b510      	push	{r4, lr}
 8017ad0:	b082      	sub	sp, #8
 8017ad2:	4604      	mov	r4, r0
 8017ad4:	4618      	mov	r0, r3
 8017ad6:	4669      	mov	r1, sp
 8017ad8:	f001 fad8 	bl	801908c <uxr_deserialize_STATUS_Payload>
 8017adc:	88e3      	ldrh	r3, [r4, #6]
 8017ade:	2b02      	cmp	r3, #2
 8017ae0:	d001      	beq.n	8017ae6 <uxr_read_delete_session_status+0x1a>
 8017ae2:	b002      	add	sp, #8
 8017ae4:	bd10      	pop	{r4, pc}
 8017ae6:	f10d 0002 	add.w	r0, sp, #2
 8017aea:	f7ff f805 	bl	8016af8 <uxr_object_id_from_raw>
 8017aee:	f8bd 3000 	ldrh.w	r3, [sp]
 8017af2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8017af6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017afa:	bf08      	it	eq
 8017afc:	7162      	strbeq	r2, [r4, #5]
 8017afe:	b002      	add	sp, #8
 8017b00:	bd10      	pop	{r4, pc}
 8017b02:	bf00      	nop

08017b04 <uxr_stamp_create_session_header>:
 8017b04:	b510      	push	{r4, lr}
 8017b06:	2208      	movs	r2, #8
 8017b08:	b08a      	sub	sp, #40	@ 0x28
 8017b0a:	4604      	mov	r4, r0
 8017b0c:	eb0d 0002 	add.w	r0, sp, r2
 8017b10:	f7fb fcf0 	bl	80134f4 <ucdr_init_buffer>
 8017b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b18:	2300      	movs	r3, #0
 8017b1a:	a802      	add	r0, sp, #8
 8017b1c:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8017b20:	9400      	str	r4, [sp, #0]
 8017b22:	461a      	mov	r2, r3
 8017b24:	f000 fba8 	bl	8018278 <uxr_serialize_message_header>
 8017b28:	b00a      	add	sp, #40	@ 0x28
 8017b2a:	bd10      	pop	{r4, pc}

08017b2c <uxr_stamp_session_header>:
 8017b2c:	b570      	push	{r4, r5, r6, lr}
 8017b2e:	4616      	mov	r6, r2
 8017b30:	b08a      	sub	sp, #40	@ 0x28
 8017b32:	2208      	movs	r2, #8
 8017b34:	4604      	mov	r4, r0
 8017b36:	460d      	mov	r5, r1
 8017b38:	4619      	mov	r1, r3
 8017b3a:	eb0d 0002 	add.w	r0, sp, r2
 8017b3e:	f7fb fcd9 	bl	80134f4 <ucdr_init_buffer>
 8017b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b46:	4633      	mov	r3, r6
 8017b48:	462a      	mov	r2, r5
 8017b4a:	a802      	add	r0, sp, #8
 8017b4c:	9400      	str	r4, [sp, #0]
 8017b4e:	f000 fb93 	bl	8018278 <uxr_serialize_message_header>
 8017b52:	b00a      	add	sp, #40	@ 0x28
 8017b54:	bd70      	pop	{r4, r5, r6, pc}
 8017b56:	bf00      	nop

08017b58 <uxr_read_session_header>:
 8017b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017b5a:	4607      	mov	r7, r0
 8017b5c:	b085      	sub	sp, #20
 8017b5e:	4608      	mov	r0, r1
 8017b60:	460c      	mov	r4, r1
 8017b62:	4615      	mov	r5, r2
 8017b64:	461e      	mov	r6, r3
 8017b66:	f7fb fcf7 	bl	8013558 <ucdr_buffer_remaining>
 8017b6a:	2808      	cmp	r0, #8
 8017b6c:	d802      	bhi.n	8017b74 <uxr_read_session_header+0x1c>
 8017b6e:	2000      	movs	r0, #0
 8017b70:	b005      	add	sp, #20
 8017b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017b74:	a903      	add	r1, sp, #12
 8017b76:	4633      	mov	r3, r6
 8017b78:	462a      	mov	r2, r5
 8017b7a:	4620      	mov	r0, r4
 8017b7c:	9100      	str	r1, [sp, #0]
 8017b7e:	f10d 010b 	add.w	r1, sp, #11
 8017b82:	f000 fb97 	bl	80182b4 <uxr_deserialize_message_header>
 8017b86:	783a      	ldrb	r2, [r7, #0]
 8017b88:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8017b8c:	4293      	cmp	r3, r2
 8017b8e:	d1ee      	bne.n	8017b6e <uxr_read_session_header+0x16>
 8017b90:	061b      	lsls	r3, r3, #24
 8017b92:	d41b      	bmi.n	8017bcc <uxr_read_session_header+0x74>
 8017b94:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8017b98:	787b      	ldrb	r3, [r7, #1]
 8017b9a:	429a      	cmp	r2, r3
 8017b9c:	d003      	beq.n	8017ba6 <uxr_read_session_header+0x4e>
 8017b9e:	2001      	movs	r0, #1
 8017ba0:	f080 0001 	eor.w	r0, r0, #1
 8017ba4:	e7e4      	b.n	8017b70 <uxr_read_session_header+0x18>
 8017ba6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8017baa:	1cb8      	adds	r0, r7, #2
 8017bac:	78bb      	ldrb	r3, [r7, #2]
 8017bae:	429a      	cmp	r2, r3
 8017bb0:	d1f5      	bne.n	8017b9e <uxr_read_session_header+0x46>
 8017bb2:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8017bb6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8017bba:	429a      	cmp	r2, r3
 8017bbc:	d1ef      	bne.n	8017b9e <uxr_read_session_header+0x46>
 8017bbe:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8017bc2:	7843      	ldrb	r3, [r0, #1]
 8017bc4:	429a      	cmp	r2, r3
 8017bc6:	d1ea      	bne.n	8017b9e <uxr_read_session_header+0x46>
 8017bc8:	2000      	movs	r0, #0
 8017bca:	e7e9      	b.n	8017ba0 <uxr_read_session_header+0x48>
 8017bcc:	2001      	movs	r0, #1
 8017bce:	e7cf      	b.n	8017b70 <uxr_read_session_header+0x18>

08017bd0 <uxr_session_header_offset>:
 8017bd0:	f990 3000 	ldrsb.w	r3, [r0]
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	bfb4      	ite	lt
 8017bd8:	2004      	movlt	r0, #4
 8017bda:	2008      	movge	r0, #8
 8017bdc:	4770      	bx	lr
 8017bde:	bf00      	nop

08017be0 <uxr_init_base_object_request>:
 8017be0:	b510      	push	{r4, lr}
 8017be2:	88c3      	ldrh	r3, [r0, #6]
 8017be4:	b082      	sub	sp, #8
 8017be6:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8017bea:	9101      	str	r1, [sp, #4]
 8017bec:	f1a3 010a 	sub.w	r1, r3, #10
 8017bf0:	b289      	uxth	r1, r1
 8017bf2:	42a1      	cmp	r1, r4
 8017bf4:	d80f      	bhi.n	8017c16 <uxr_init_base_object_request+0x36>
 8017bf6:	3301      	adds	r3, #1
 8017bf8:	b29c      	uxth	r4, r3
 8017bfa:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 8017bfe:	b2db      	uxtb	r3, r3
 8017c00:	80c4      	strh	r4, [r0, #6]
 8017c02:	1c91      	adds	r1, r2, #2
 8017c04:	9801      	ldr	r0, [sp, #4]
 8017c06:	f882 c000 	strb.w	ip, [r2]
 8017c0a:	7053      	strb	r3, [r2, #1]
 8017c0c:	f7fe ff88 	bl	8016b20 <uxr_object_id_to_raw>
 8017c10:	4620      	mov	r0, r4
 8017c12:	b002      	add	sp, #8
 8017c14:	bd10      	pop	{r4, pc}
 8017c16:	230a      	movs	r3, #10
 8017c18:	f04f 0c00 	mov.w	ip, #0
 8017c1c:	461c      	mov	r4, r3
 8017c1e:	e7ef      	b.n	8017c00 <uxr_init_base_object_request+0x20>

08017c20 <uxr_parse_base_object_request>:
 8017c20:	b570      	push	{r4, r5, r6, lr}
 8017c22:	4604      	mov	r4, r0
 8017c24:	3002      	adds	r0, #2
 8017c26:	460d      	mov	r5, r1
 8017c28:	4616      	mov	r6, r2
 8017c2a:	f7fe ff65 	bl	8016af8 <uxr_object_id_from_raw>
 8017c2e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8017c32:	8028      	strh	r0, [r5, #0]
 8017c34:	806b      	strh	r3, [r5, #2]
 8017c36:	8823      	ldrh	r3, [r4, #0]
 8017c38:	ba5b      	rev16	r3, r3
 8017c3a:	8033      	strh	r3, [r6, #0]
 8017c3c:	bd70      	pop	{r4, r5, r6, pc}
 8017c3e:	bf00      	nop

08017c40 <uxr_stream_id>:
 8017c40:	2901      	cmp	r1, #1
 8017c42:	b082      	sub	sp, #8
 8017c44:	4603      	mov	r3, r0
 8017c46:	d011      	beq.n	8017c6c <uxr_stream_id+0x2c>
 8017c48:	2902      	cmp	r1, #2
 8017c4a:	f04f 0c00 	mov.w	ip, #0
 8017c4e:	d00a      	beq.n	8017c66 <uxr_stream_id+0x26>
 8017c50:	2000      	movs	r0, #0
 8017c52:	f36c 0007 	bfi	r0, ip, #0, #8
 8017c56:	f363 200f 	bfi	r0, r3, #8, #8
 8017c5a:	f361 4017 	bfi	r0, r1, #16, #8
 8017c5e:	f362 601f 	bfi	r0, r2, #24, #8
 8017c62:	b002      	add	sp, #8
 8017c64:	4770      	bx	lr
 8017c66:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8017c6a:	e7f1      	b.n	8017c50 <uxr_stream_id+0x10>
 8017c6c:	f100 0c01 	add.w	ip, r0, #1
 8017c70:	fa5f fc8c 	uxtb.w	ip, ip
 8017c74:	e7ec      	b.n	8017c50 <uxr_stream_id+0x10>
 8017c76:	bf00      	nop

08017c78 <uxr_stream_id_from_raw>:
 8017c78:	b082      	sub	sp, #8
 8017c7a:	4603      	mov	r3, r0
 8017c7c:	b130      	cbz	r0, 8017c8c <uxr_stream_id_from_raw+0x14>
 8017c7e:	0602      	lsls	r2, r0, #24
 8017c80:	d411      	bmi.n	8017ca6 <uxr_stream_id_from_raw+0x2e>
 8017c82:	1e42      	subs	r2, r0, #1
 8017c84:	f04f 0c01 	mov.w	ip, #1
 8017c88:	b2d2      	uxtb	r2, r2
 8017c8a:	e001      	b.n	8017c90 <uxr_stream_id_from_raw+0x18>
 8017c8c:	4684      	mov	ip, r0
 8017c8e:	4602      	mov	r2, r0
 8017c90:	2000      	movs	r0, #0
 8017c92:	f363 0007 	bfi	r0, r3, #0, #8
 8017c96:	f362 200f 	bfi	r0, r2, #8, #8
 8017c9a:	f36c 4017 	bfi	r0, ip, #16, #8
 8017c9e:	f361 601f 	bfi	r0, r1, #24, #8
 8017ca2:	b002      	add	sp, #8
 8017ca4:	4770      	bx	lr
 8017ca6:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8017caa:	f04f 0c02 	mov.w	ip, #2
 8017cae:	e7ef      	b.n	8017c90 <uxr_stream_id_from_raw+0x18>

08017cb0 <uxr_init_stream_storage>:
 8017cb0:	2300      	movs	r3, #0
 8017cb2:	7403      	strb	r3, [r0, #16]
 8017cb4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8017cb8:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8017cbc:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8017cc0:	4770      	bx	lr
 8017cc2:	bf00      	nop

08017cc4 <uxr_reset_stream_storage>:
 8017cc4:	b570      	push	{r4, r5, r6, lr}
 8017cc6:	7c03      	ldrb	r3, [r0, #16]
 8017cc8:	4604      	mov	r4, r0
 8017cca:	b14b      	cbz	r3, 8017ce0 <uxr_reset_stream_storage+0x1c>
 8017ccc:	4606      	mov	r6, r0
 8017cce:	2500      	movs	r5, #0
 8017cd0:	4630      	mov	r0, r6
 8017cd2:	3501      	adds	r5, #1
 8017cd4:	f007 fa40 	bl	801f158 <uxr_reset_output_best_effort_stream>
 8017cd8:	7c23      	ldrb	r3, [r4, #16]
 8017cda:	3610      	adds	r6, #16
 8017cdc:	42ab      	cmp	r3, r5
 8017cde:	d8f7      	bhi.n	8017cd0 <uxr_reset_stream_storage+0xc>
 8017ce0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8017ce4:	b15b      	cbz	r3, 8017cfe <uxr_reset_stream_storage+0x3a>
 8017ce6:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017cea:	2500      	movs	r5, #0
 8017cec:	4630      	mov	r0, r6
 8017cee:	3501      	adds	r5, #1
 8017cf0:	f007 f84a 	bl	801ed88 <uxr_reset_input_best_effort_stream>
 8017cf4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8017cf8:	3602      	adds	r6, #2
 8017cfa:	42ab      	cmp	r3, r5
 8017cfc:	d8f6      	bhi.n	8017cec <uxr_reset_stream_storage+0x28>
 8017cfe:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8017d02:	b15b      	cbz	r3, 8017d1c <uxr_reset_stream_storage+0x58>
 8017d04:	f104 0618 	add.w	r6, r4, #24
 8017d08:	2500      	movs	r5, #0
 8017d0a:	4630      	mov	r0, r6
 8017d0c:	3501      	adds	r5, #1
 8017d0e:	f007 facf 	bl	801f2b0 <uxr_reset_output_reliable_stream>
 8017d12:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8017d16:	3628      	adds	r6, #40	@ 0x28
 8017d18:	42ab      	cmp	r3, r5
 8017d1a:	d8f6      	bhi.n	8017d0a <uxr_reset_stream_storage+0x46>
 8017d1c:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8017d20:	b15b      	cbz	r3, 8017d3a <uxr_reset_stream_storage+0x76>
 8017d22:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8017d26:	2500      	movs	r5, #0
 8017d28:	4630      	mov	r0, r6
 8017d2a:	3501      	adds	r5, #1
 8017d2c:	f007 f894 	bl	801ee58 <uxr_reset_input_reliable_stream>
 8017d30:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8017d34:	3618      	adds	r6, #24
 8017d36:	42ab      	cmp	r3, r5
 8017d38:	d8f6      	bhi.n	8017d28 <uxr_reset_stream_storage+0x64>
 8017d3a:	bd70      	pop	{r4, r5, r6, pc}

08017d3c <uxr_add_output_best_effort_buffer>:
 8017d3c:	b510      	push	{r4, lr}
 8017d3e:	7c04      	ldrb	r4, [r0, #16]
 8017d40:	b082      	sub	sp, #8
 8017d42:	f104 0c01 	add.w	ip, r4, #1
 8017d46:	f880 c010 	strb.w	ip, [r0, #16]
 8017d4a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8017d4e:	f007 f9f9 	bl	801f144 <uxr_init_output_best_effort_stream>
 8017d52:	2201      	movs	r2, #1
 8017d54:	4620      	mov	r0, r4
 8017d56:	4611      	mov	r1, r2
 8017d58:	b002      	add	sp, #8
 8017d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017d5e:	f7ff bf6f 	b.w	8017c40 <uxr_stream_id>
 8017d62:	bf00      	nop

08017d64 <uxr_add_output_reliable_buffer>:
 8017d64:	b510      	push	{r4, lr}
 8017d66:	b084      	sub	sp, #16
 8017d68:	4684      	mov	ip, r0
 8017d6a:	2028      	movs	r0, #40	@ 0x28
 8017d6c:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8017d70:	9400      	str	r4, [sp, #0]
 8017d72:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8017d76:	fb00 c004 	mla	r0, r0, r4, ip
 8017d7a:	f104 0e01 	add.w	lr, r4, #1
 8017d7e:	3018      	adds	r0, #24
 8017d80:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8017d84:	f007 fa5c 	bl	801f240 <uxr_init_output_reliable_stream>
 8017d88:	2201      	movs	r2, #1
 8017d8a:	2102      	movs	r1, #2
 8017d8c:	4620      	mov	r0, r4
 8017d8e:	b004      	add	sp, #16
 8017d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017d94:	f7ff bf54 	b.w	8017c40 <uxr_stream_id>

08017d98 <uxr_add_input_best_effort_buffer>:
 8017d98:	b510      	push	{r4, lr}
 8017d9a:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8017d9e:	b082      	sub	sp, #8
 8017da0:	1c62      	adds	r2, r4, #1
 8017da2:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8017da6:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 8017daa:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8017dae:	f006 ffe7 	bl	801ed80 <uxr_init_input_best_effort_stream>
 8017db2:	2200      	movs	r2, #0
 8017db4:	2101      	movs	r1, #1
 8017db6:	4620      	mov	r0, r4
 8017db8:	b002      	add	sp, #8
 8017dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017dbe:	f7ff bf3f 	b.w	8017c40 <uxr_stream_id>
 8017dc2:	bf00      	nop

08017dc4 <uxr_add_input_reliable_buffer>:
 8017dc4:	b510      	push	{r4, lr}
 8017dc6:	b084      	sub	sp, #16
 8017dc8:	4684      	mov	ip, r0
 8017dca:	2018      	movs	r0, #24
 8017dcc:	9c06      	ldr	r4, [sp, #24]
 8017dce:	9400      	str	r4, [sp, #0]
 8017dd0:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 8017dd4:	fb00 c004 	mla	r0, r0, r4, ip
 8017dd8:	f104 0e01 	add.w	lr, r4, #1
 8017ddc:	3048      	adds	r0, #72	@ 0x48
 8017dde:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 8017de2:	f007 f813 	bl	801ee0c <uxr_init_input_reliable_stream>
 8017de6:	2200      	movs	r2, #0
 8017de8:	2102      	movs	r1, #2
 8017dea:	4620      	mov	r0, r4
 8017dec:	b004      	add	sp, #16
 8017dee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017df2:	f7ff bf25 	b.w	8017c40 <uxr_stream_id>
 8017df6:	bf00      	nop

08017df8 <uxr_get_output_best_effort_stream>:
 8017df8:	7c03      	ldrb	r3, [r0, #16]
 8017dfa:	428b      	cmp	r3, r1
 8017dfc:	bf8c      	ite	hi
 8017dfe:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8017e02:	2000      	movls	r0, #0
 8017e04:	4770      	bx	lr
 8017e06:	bf00      	nop

08017e08 <uxr_get_output_reliable_stream>:
 8017e08:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8017e0c:	428b      	cmp	r3, r1
 8017e0e:	d904      	bls.n	8017e1a <uxr_get_output_reliable_stream+0x12>
 8017e10:	2328      	movs	r3, #40	@ 0x28
 8017e12:	fb03 0001 	mla	r0, r3, r1, r0
 8017e16:	3018      	adds	r0, #24
 8017e18:	4770      	bx	lr
 8017e1a:	2000      	movs	r0, #0
 8017e1c:	4770      	bx	lr
 8017e1e:	bf00      	nop

08017e20 <uxr_get_input_best_effort_stream>:
 8017e20:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8017e24:	428b      	cmp	r3, r1
 8017e26:	d903      	bls.n	8017e30 <uxr_get_input_best_effort_stream+0x10>
 8017e28:	3121      	adds	r1, #33	@ 0x21
 8017e2a:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8017e2e:	4770      	bx	lr
 8017e30:	2000      	movs	r0, #0
 8017e32:	4770      	bx	lr

08017e34 <uxr_get_input_reliable_stream>:
 8017e34:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 8017e38:	428b      	cmp	r3, r1
 8017e3a:	d904      	bls.n	8017e46 <uxr_get_input_reliable_stream+0x12>
 8017e3c:	2318      	movs	r3, #24
 8017e3e:	fb03 0001 	mla	r0, r3, r1, r0
 8017e42:	3048      	adds	r0, #72	@ 0x48
 8017e44:	4770      	bx	lr
 8017e46:	2000      	movs	r0, #0
 8017e48:	4770      	bx	lr
 8017e4a:	bf00      	nop

08017e4c <uxr_output_streams_confirmed>:
 8017e4c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8017e50:	b183      	cbz	r3, 8017e74 <uxr_output_streams_confirmed+0x28>
 8017e52:	b570      	push	{r4, r5, r6, lr}
 8017e54:	4606      	mov	r6, r0
 8017e56:	f100 0518 	add.w	r5, r0, #24
 8017e5a:	2400      	movs	r4, #0
 8017e5c:	e000      	b.n	8017e60 <uxr_output_streams_confirmed+0x14>
 8017e5e:	b140      	cbz	r0, 8017e72 <uxr_output_streams_confirmed+0x26>
 8017e60:	4628      	mov	r0, r5
 8017e62:	3401      	adds	r4, #1
 8017e64:	f007 fc94 	bl	801f790 <uxr_is_output_up_to_date>
 8017e68:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8017e6c:	3528      	adds	r5, #40	@ 0x28
 8017e6e:	42a3      	cmp	r3, r4
 8017e70:	d8f5      	bhi.n	8017e5e <uxr_output_streams_confirmed+0x12>
 8017e72:	bd70      	pop	{r4, r5, r6, pc}
 8017e74:	2001      	movs	r0, #1
 8017e76:	4770      	bx	lr

08017e78 <uxr_buffer_submessage_header>:
 8017e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e7a:	460e      	mov	r6, r1
 8017e7c:	2104      	movs	r1, #4
 8017e7e:	4604      	mov	r4, r0
 8017e80:	4615      	mov	r5, r2
 8017e82:	461f      	mov	r7, r3
 8017e84:	f7fb fb52 	bl	801352c <ucdr_align_to>
 8017e88:	2301      	movs	r3, #1
 8017e8a:	4631      	mov	r1, r6
 8017e8c:	4620      	mov	r0, r4
 8017e8e:	ea47 0203 	orr.w	r2, r7, r3
 8017e92:	7523      	strb	r3, [r4, #20]
 8017e94:	462b      	mov	r3, r5
 8017e96:	f000 fa2d 	bl	80182f4 <uxr_serialize_submessage_header>
 8017e9a:	4620      	mov	r0, r4
 8017e9c:	f7fb fb5c 	bl	8013558 <ucdr_buffer_remaining>
 8017ea0:	42a8      	cmp	r0, r5
 8017ea2:	bf34      	ite	cc
 8017ea4:	2000      	movcc	r0, #0
 8017ea6:	2001      	movcs	r0, #1
 8017ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017eaa:	bf00      	nop

08017eac <uxr_read_submessage_header>:
 8017eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017eb0:	4604      	mov	r4, r0
 8017eb2:	460d      	mov	r5, r1
 8017eb4:	2104      	movs	r1, #4
 8017eb6:	4616      	mov	r6, r2
 8017eb8:	4698      	mov	r8, r3
 8017eba:	f7fb fb37 	bl	801352c <ucdr_align_to>
 8017ebe:	4620      	mov	r0, r4
 8017ec0:	f7fb fb4a 	bl	8013558 <ucdr_buffer_remaining>
 8017ec4:	2803      	cmp	r0, #3
 8017ec6:	bf8c      	ite	hi
 8017ec8:	2701      	movhi	r7, #1
 8017eca:	2700      	movls	r7, #0
 8017ecc:	d802      	bhi.n	8017ed4 <uxr_read_submessage_header+0x28>
 8017ece:	4638      	mov	r0, r7
 8017ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ed4:	4633      	mov	r3, r6
 8017ed6:	4642      	mov	r2, r8
 8017ed8:	4620      	mov	r0, r4
 8017eda:	4629      	mov	r1, r5
 8017edc:	f000 fa1c 	bl	8018318 <uxr_deserialize_submessage_header>
 8017ee0:	f898 3000 	ldrb.w	r3, [r8]
 8017ee4:	4638      	mov	r0, r7
 8017ee6:	f003 0201 	and.w	r2, r3, #1
 8017eea:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8017eee:	f888 3000 	strb.w	r3, [r8]
 8017ef2:	7522      	strb	r2, [r4, #20]
 8017ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017ef8 <uxr_submessage_padding>:
 8017ef8:	f010 0003 	ands.w	r0, r0, #3
 8017efc:	bf18      	it	ne
 8017efe:	f1c0 0004 	rsbne	r0, r0, #4
 8017f02:	4770      	bx	lr

08017f04 <uxr_millis>:
 8017f04:	b510      	push	{r4, lr}
 8017f06:	b084      	sub	sp, #16
 8017f08:	2001      	movs	r0, #1
 8017f0a:	4669      	mov	r1, sp
 8017f0c:	f7ee f998 	bl	8006240 <clock_gettime>
 8017f10:	4b08      	ldr	r3, [pc, #32]	@ (8017f34 <uxr_millis+0x30>)
 8017f12:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8017f16:	fba0 0103 	umull	r0, r1, r0, r3
 8017f1a:	1900      	adds	r0, r0, r4
 8017f1c:	fb03 1102 	mla	r1, r3, r2, r1
 8017f20:	4a05      	ldr	r2, [pc, #20]	@ (8017f38 <uxr_millis+0x34>)
 8017f22:	f04f 0300 	mov.w	r3, #0
 8017f26:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8017f2a:	f7e8 febd 	bl	8000ca8 <__aeabi_ldivmod>
 8017f2e:	b004      	add	sp, #16
 8017f30:	bd10      	pop	{r4, pc}
 8017f32:	bf00      	nop
 8017f34:	3b9aca00 	.word	0x3b9aca00
 8017f38:	000f4240 	.word	0x000f4240

08017f3c <uxr_nanos>:
 8017f3c:	b510      	push	{r4, lr}
 8017f3e:	b084      	sub	sp, #16
 8017f40:	2001      	movs	r0, #1
 8017f42:	4669      	mov	r1, sp
 8017f44:	f7ee f97c 	bl	8006240 <clock_gettime>
 8017f48:	4a06      	ldr	r2, [pc, #24]	@ (8017f64 <uxr_nanos+0x28>)
 8017f4a:	9800      	ldr	r0, [sp, #0]
 8017f4c:	9902      	ldr	r1, [sp, #8]
 8017f4e:	fba0 0302 	umull	r0, r3, r0, r2
 8017f52:	9c01      	ldr	r4, [sp, #4]
 8017f54:	1840      	adds	r0, r0, r1
 8017f56:	fb02 3304 	mla	r3, r2, r4, r3
 8017f5a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8017f5e:	b004      	add	sp, #16
 8017f60:	bd10      	pop	{r4, pc}
 8017f62:	bf00      	nop
 8017f64:	3b9aca00 	.word	0x3b9aca00

08017f68 <on_full_output_buffer_fragmented>:
 8017f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f6c:	460c      	mov	r4, r1
 8017f6e:	b08a      	sub	sp, #40	@ 0x28
 8017f70:	4606      	mov	r6, r0
 8017f72:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8017f76:	f104 0008 	add.w	r0, r4, #8
 8017f7a:	f7ff ff45 	bl	8017e08 <uxr_get_output_reliable_stream>
 8017f7e:	4605      	mov	r5, r0
 8017f80:	f007 fc10 	bl	801f7a4 <get_available_free_slots>
 8017f84:	b968      	cbnz	r0, 8017fa2 <on_full_output_buffer_fragmented+0x3a>
 8017f86:	4620      	mov	r0, r4
 8017f88:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8017f8c:	4798      	blx	r3
 8017f8e:	b918      	cbnz	r0, 8017f98 <on_full_output_buffer_fragmented+0x30>
 8017f90:	2001      	movs	r0, #1
 8017f92:	b00a      	add	sp, #40	@ 0x28
 8017f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f98:	4628      	mov	r0, r5
 8017f9a:	f007 fc03 	bl	801f7a4 <get_available_free_slots>
 8017f9e:	2800      	cmp	r0, #0
 8017fa0:	d0f6      	beq.n	8017f90 <on_full_output_buffer_fragmented+0x28>
 8017fa2:	8929      	ldrh	r1, [r5, #8]
 8017fa4:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8017fa8:	89eb      	ldrh	r3, [r5, #14]
 8017faa:	7b28      	ldrb	r0, [r5, #12]
 8017fac:	686f      	ldr	r7, [r5, #4]
 8017fae:	1a12      	subs	r2, r2, r0
 8017fb0:	fbb3 f0f1 	udiv	r0, r3, r1
 8017fb4:	fbb7 f7f1 	udiv	r7, r7, r1
 8017fb8:	fb01 3310 	mls	r3, r1, r0, r3
 8017fbc:	6829      	ldr	r1, [r5, #0]
 8017fbe:	b29b      	uxth	r3, r3
 8017fc0:	fb07 f303 	mul.w	r3, r7, r3
 8017fc4:	3f04      	subs	r7, #4
 8017fc6:	443a      	add	r2, r7
 8017fc8:	3304      	adds	r3, #4
 8017fca:	fa1f f882 	uxth.w	r8, r2
 8017fce:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8017fd2:	4419      	add	r1, r3
 8017fd4:	2300      	movs	r3, #0
 8017fd6:	eba2 0208 	sub.w	r2, r2, r8
 8017fda:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 8017fde:	463a      	mov	r2, r7
 8017fe0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017fe4:	9000      	str	r0, [sp, #0]
 8017fe6:	a802      	add	r0, sp, #8
 8017fe8:	f7fb fa72 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 8017fec:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8017ff0:	f102 0308 	add.w	r3, r2, #8
 8017ff4:	42bb      	cmp	r3, r7
 8017ff6:	d927      	bls.n	8018048 <on_full_output_buffer_fragmented+0xe0>
 8017ff8:	4642      	mov	r2, r8
 8017ffa:	2300      	movs	r3, #0
 8017ffc:	210d      	movs	r1, #13
 8017ffe:	a802      	add	r0, sp, #8
 8018000:	f7ff ff3a 	bl	8017e78 <uxr_buffer_submessage_header>
 8018004:	8929      	ldrh	r1, [r5, #8]
 8018006:	89eb      	ldrh	r3, [r5, #14]
 8018008:	686a      	ldr	r2, [r5, #4]
 801800a:	fbb3 f0f1 	udiv	r0, r3, r1
 801800e:	fbb2 f2f1 	udiv	r2, r2, r1
 8018012:	fb01 3310 	mls	r3, r1, r0, r3
 8018016:	b29b      	uxth	r3, r3
 8018018:	fb02 f303 	mul.w	r3, r2, r3
 801801c:	682a      	ldr	r2, [r5, #0]
 801801e:	50d7      	str	r7, [r2, r3]
 8018020:	2101      	movs	r1, #1
 8018022:	89e8      	ldrh	r0, [r5, #14]
 8018024:	f007 fd12 	bl	801fa4c <uxr_seq_num_add>
 8018028:	9904      	ldr	r1, [sp, #16]
 801802a:	9a03      	ldr	r2, [sp, #12]
 801802c:	81e8      	strh	r0, [r5, #14]
 801802e:	4630      	mov	r0, r6
 8018030:	1a52      	subs	r2, r2, r1
 8018032:	f7fb fa5f 	bl	80134f4 <ucdr_init_buffer>
 8018036:	4630      	mov	r0, r6
 8018038:	4622      	mov	r2, r4
 801803a:	4910      	ldr	r1, [pc, #64]	@ (801807c <on_full_output_buffer_fragmented+0x114>)
 801803c:	f7fb fa2e 	bl	801349c <ucdr_set_on_full_buffer_callback>
 8018040:	2000      	movs	r0, #0
 8018042:	b00a      	add	sp, #40	@ 0x28
 8018044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018048:	b292      	uxth	r2, r2
 801804a:	2302      	movs	r3, #2
 801804c:	210d      	movs	r1, #13
 801804e:	a802      	add	r0, sp, #8
 8018050:	f7ff ff12 	bl	8017e78 <uxr_buffer_submessage_header>
 8018054:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8018058:	8928      	ldrh	r0, [r5, #8]
 801805a:	f103 0208 	add.w	r2, r3, #8
 801805e:	89eb      	ldrh	r3, [r5, #14]
 8018060:	6869      	ldr	r1, [r5, #4]
 8018062:	fbb3 f7f0 	udiv	r7, r3, r0
 8018066:	fbb1 f1f0 	udiv	r1, r1, r0
 801806a:	fb00 3317 	mls	r3, r0, r7, r3
 801806e:	b29b      	uxth	r3, r3
 8018070:	fb01 f303 	mul.w	r3, r1, r3
 8018074:	6829      	ldr	r1, [r5, #0]
 8018076:	50ca      	str	r2, [r1, r3]
 8018078:	e7d2      	b.n	8018020 <on_full_output_buffer_fragmented+0xb8>
 801807a:	bf00      	nop
 801807c:	08017f69 	.word	0x08017f69

08018080 <uxr_prepare_output_stream>:
 8018080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018082:	b087      	sub	sp, #28
 8018084:	2707      	movs	r7, #7
 8018086:	2500      	movs	r5, #0
 8018088:	461c      	mov	r4, r3
 801808a:	9202      	str	r2, [sp, #8]
 801808c:	4606      	mov	r6, r0
 801808e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018090:	e9cd 7500 	strd	r7, r5, [sp]
 8018094:	3204      	adds	r2, #4
 8018096:	f7ff fc6b 	bl	8017970 <uxr_prepare_stream_to_write_submessage>
 801809a:	f080 0201 	eor.w	r2, r0, #1
 801809e:	b2d2      	uxtb	r2, r2
 80180a0:	75a2      	strb	r2, [r4, #22]
 80180a2:	b112      	cbz	r2, 80180aa <uxr_prepare_output_stream+0x2a>
 80180a4:	4628      	mov	r0, r5
 80180a6:	b007      	add	sp, #28
 80180a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180aa:	aa05      	add	r2, sp, #20
 80180ac:	9902      	ldr	r1, [sp, #8]
 80180ae:	4630      	mov	r0, r6
 80180b0:	f7ff fd96 	bl	8017be0 <uxr_init_base_object_request>
 80180b4:	a905      	add	r1, sp, #20
 80180b6:	4605      	mov	r5, r0
 80180b8:	4620      	mov	r0, r4
 80180ba:	f001 f867 	bl	801918c <uxr_serialize_WRITE_DATA_Payload_Data>
 80180be:	69a6      	ldr	r6, [r4, #24]
 80180c0:	69e7      	ldr	r7, [r4, #28]
 80180c2:	4620      	mov	r0, r4
 80180c4:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80180c8:	1a52      	subs	r2, r2, r1
 80180ca:	f7fb fa13 	bl	80134f4 <ucdr_init_buffer>
 80180ce:	4620      	mov	r0, r4
 80180d0:	463a      	mov	r2, r7
 80180d2:	4631      	mov	r1, r6
 80180d4:	f7fb f9e2 	bl	801349c <ucdr_set_on_full_buffer_callback>
 80180d8:	4628      	mov	r0, r5
 80180da:	b007      	add	sp, #28
 80180dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180de:	bf00      	nop

080180e0 <uxr_prepare_output_stream_fragmented>:
 80180e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180e4:	b093      	sub	sp, #76	@ 0x4c
 80180e6:	4605      	mov	r5, r0
 80180e8:	3008      	adds	r0, #8
 80180ea:	9107      	str	r1, [sp, #28]
 80180ec:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80180f0:	9303      	str	r3, [sp, #12]
 80180f2:	9206      	str	r2, [sp, #24]
 80180f4:	f7ff fe88 	bl	8017e08 <uxr_get_output_reliable_stream>
 80180f8:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80180fc:	2b01      	cmp	r3, #1
 80180fe:	f000 8095 	beq.w	801822c <uxr_prepare_output_stream_fragmented+0x14c>
 8018102:	4604      	mov	r4, r0
 8018104:	2800      	cmp	r0, #0
 8018106:	f000 8091 	beq.w	801822c <uxr_prepare_output_stream_fragmented+0x14c>
 801810a:	f007 fb4b 	bl	801f7a4 <get_available_free_slots>
 801810e:	2800      	cmp	r0, #0
 8018110:	f000 8087 	beq.w	8018222 <uxr_prepare_output_stream_fragmented+0x142>
 8018114:	8922      	ldrh	r2, [r4, #8]
 8018116:	89e7      	ldrh	r7, [r4, #14]
 8018118:	6863      	ldr	r3, [r4, #4]
 801811a:	fbb3 f1f2 	udiv	r1, r3, r2
 801811e:	fbb7 f3f2 	udiv	r3, r7, r2
 8018122:	fb02 7313 	mls	r3, r2, r3, r7
 8018126:	6822      	ldr	r2, [r4, #0]
 8018128:	f1a1 0b04 	sub.w	fp, r1, #4
 801812c:	9105      	str	r1, [sp, #20]
 801812e:	b29b      	uxth	r3, r3
 8018130:	fb01 f303 	mul.w	r3, r1, r3
 8018134:	3304      	adds	r3, #4
 8018136:	eb02 0903 	add.w	r9, r2, r3
 801813a:	7b23      	ldrb	r3, [r4, #12]
 801813c:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8018140:	4543      	cmp	r3, r8
 8018142:	d37f      	bcc.n	8018244 <uxr_prepare_output_stream_fragmented+0x164>
 8018144:	f1ab 0a04 	sub.w	sl, fp, #4
 8018148:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801814a:	465a      	mov	r2, fp
 801814c:	4649      	mov	r1, r9
 801814e:	ebaa 0a03 	sub.w	sl, sl, r3
 8018152:	a80a      	add	r0, sp, #40	@ 0x28
 8018154:	f8cd 8000 	str.w	r8, [sp]
 8018158:	fa1f f38a 	uxth.w	r3, sl
 801815c:	f106 0a08 	add.w	sl, r6, #8
 8018160:	9304      	str	r3, [sp, #16]
 8018162:	2300      	movs	r3, #0
 8018164:	f7fb f9b4 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 8018168:	45da      	cmp	sl, fp
 801816a:	9a04      	ldr	r2, [sp, #16]
 801816c:	f04f 010d 	mov.w	r1, #13
 8018170:	bf2c      	ite	cs
 8018172:	2300      	movcs	r3, #0
 8018174:	2301      	movcc	r3, #1
 8018176:	a80a      	add	r0, sp, #40	@ 0x28
 8018178:	005b      	lsls	r3, r3, #1
 801817a:	f7ff fe7d 	bl	8017e78 <uxr_buffer_submessage_header>
 801817e:	8921      	ldrh	r1, [r4, #8]
 8018180:	6863      	ldr	r3, [r4, #4]
 8018182:	4638      	mov	r0, r7
 8018184:	fbb7 f2f1 	udiv	r2, r7, r1
 8018188:	fbb3 f3f1 	udiv	r3, r3, r1
 801818c:	fb01 7212 	mls	r2, r1, r2, r7
 8018190:	2101      	movs	r1, #1
 8018192:	b292      	uxth	r2, r2
 8018194:	fb02 f303 	mul.w	r3, r2, r3
 8018198:	6822      	ldr	r2, [r4, #0]
 801819a:	f842 b003 	str.w	fp, [r2, r3]
 801819e:	f007 fc55 	bl	801fa4c <uxr_seq_num_add>
 80181a2:	9b05      	ldr	r3, [sp, #20]
 80181a4:	9e03      	ldr	r6, [sp, #12]
 80181a6:	f108 0104 	add.w	r1, r8, #4
 80181aa:	f1a3 0208 	sub.w	r2, r3, #8
 80181ae:	4607      	mov	r7, r0
 80181b0:	4449      	add	r1, r9
 80181b2:	4630      	mov	r0, r6
 80181b4:	eba2 0208 	sub.w	r2, r2, r8
 80181b8:	f7fb f99c 	bl	80134f4 <ucdr_init_buffer>
 80181bc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80181be:	2107      	movs	r1, #7
 80181c0:	81e7      	strh	r7, [r4, #14]
 80181c2:	1d1a      	adds	r2, r3, #4
 80181c4:	2300      	movs	r3, #0
 80181c6:	4630      	mov	r0, r6
 80181c8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80181cc:	bf28      	it	cs
 80181ce:	461a      	movcs	r2, r3
 80181d0:	b292      	uxth	r2, r2
 80181d2:	f7ff fe51 	bl	8017e78 <uxr_buffer_submessage_header>
 80181d6:	aa09      	add	r2, sp, #36	@ 0x24
 80181d8:	9906      	ldr	r1, [sp, #24]
 80181da:	4628      	mov	r0, r5
 80181dc:	f7ff fd00 	bl	8017be0 <uxr_init_base_object_request>
 80181e0:	4604      	mov	r4, r0
 80181e2:	b320      	cbz	r0, 801822e <uxr_prepare_output_stream_fragmented+0x14e>
 80181e4:	9e03      	ldr	r6, [sp, #12]
 80181e6:	a909      	add	r1, sp, #36	@ 0x24
 80181e8:	4630      	mov	r0, r6
 80181ea:	f000 ffcf 	bl	801918c <uxr_serialize_WRITE_DATA_Payload_Data>
 80181ee:	4630      	mov	r0, r6
 80181f0:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80181f4:	1a52      	subs	r2, r2, r1
 80181f6:	f7fb f97d 	bl	80134f4 <ucdr_init_buffer>
 80181fa:	9b07      	ldr	r3, [sp, #28]
 80181fc:	4630      	mov	r0, r6
 80181fe:	462a      	mov	r2, r5
 8018200:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8018204:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8018206:	491b      	ldr	r1, [pc, #108]	@ (8018274 <uxr_prepare_output_stream_fragmented+0x194>)
 8018208:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 801820c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801820e:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8018212:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8018216:	f7fb f941 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801821a:	4620      	mov	r0, r4
 801821c:	b013      	add	sp, #76	@ 0x4c
 801821e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018222:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8018224:	4628      	mov	r0, r5
 8018226:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8018228:	4798      	blx	r3
 801822a:	b920      	cbnz	r0, 8018236 <uxr_prepare_output_stream_fragmented+0x156>
 801822c:	2400      	movs	r4, #0
 801822e:	4620      	mov	r0, r4
 8018230:	b013      	add	sp, #76	@ 0x4c
 8018232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018236:	4620      	mov	r0, r4
 8018238:	f007 fab4 	bl	801f7a4 <get_available_free_slots>
 801823c:	2800      	cmp	r0, #0
 801823e:	f47f af69 	bne.w	8018114 <uxr_prepare_output_stream_fragmented+0x34>
 8018242:	e7f3      	b.n	801822c <uxr_prepare_output_stream_fragmented+0x14c>
 8018244:	4638      	mov	r0, r7
 8018246:	2101      	movs	r1, #1
 8018248:	f007 fc00 	bl	801fa4c <uxr_seq_num_add>
 801824c:	8921      	ldrh	r1, [r4, #8]
 801824e:	6863      	ldr	r3, [r4, #4]
 8018250:	4607      	mov	r7, r0
 8018252:	fbb0 f2f1 	udiv	r2, r0, r1
 8018256:	fbb3 f3f1 	udiv	r3, r3, r1
 801825a:	fb01 0212 	mls	r2, r1, r2, r0
 801825e:	b292      	uxth	r2, r2
 8018260:	fb02 f303 	mul.w	r3, r2, r3
 8018264:	6822      	ldr	r2, [r4, #0]
 8018266:	3304      	adds	r3, #4
 8018268:	eb02 0903 	add.w	r9, r2, r3
 801826c:	7b23      	ldrb	r3, [r4, #12]
 801826e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8018272:	e767      	b.n	8018144 <uxr_prepare_output_stream_fragmented+0x64>
 8018274:	08017f69 	.word	0x08017f69

08018278 <uxr_serialize_message_header>:
 8018278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801827c:	4617      	mov	r7, r2
 801827e:	4604      	mov	r4, r0
 8018280:	461e      	mov	r6, r3
 8018282:	460d      	mov	r5, r1
 8018284:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8018288:	f7f9 fe5e 	bl	8011f48 <ucdr_serialize_uint8_t>
 801828c:	4639      	mov	r1, r7
 801828e:	4620      	mov	r0, r4
 8018290:	f7f9 fe5a 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018294:	4632      	mov	r2, r6
 8018296:	2101      	movs	r1, #1
 8018298:	4620      	mov	r0, r4
 801829a:	f7f9 ff0b 	bl	80120b4 <ucdr_serialize_endian_uint16_t>
 801829e:	062b      	lsls	r3, r5, #24
 80182a0:	d501      	bpl.n	80182a6 <uxr_serialize_message_header+0x2e>
 80182a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80182a6:	4641      	mov	r1, r8
 80182a8:	4620      	mov	r0, r4
 80182aa:	2204      	movs	r2, #4
 80182ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80182b0:	f7fd bf94 	b.w	80161dc <ucdr_serialize_array_uint8_t>

080182b4 <uxr_deserialize_message_header>:
 80182b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182b8:	4617      	mov	r7, r2
 80182ba:	4604      	mov	r4, r0
 80182bc:	461e      	mov	r6, r3
 80182be:	460d      	mov	r5, r1
 80182c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80182c4:	f7f9 fe56 	bl	8011f74 <ucdr_deserialize_uint8_t>
 80182c8:	4639      	mov	r1, r7
 80182ca:	4620      	mov	r0, r4
 80182cc:	f7f9 fe52 	bl	8011f74 <ucdr_deserialize_uint8_t>
 80182d0:	4632      	mov	r2, r6
 80182d2:	2101      	movs	r1, #1
 80182d4:	4620      	mov	r0, r4
 80182d6:	f7f9 ffe3 	bl	80122a0 <ucdr_deserialize_endian_uint16_t>
 80182da:	f995 3000 	ldrsb.w	r3, [r5]
 80182de:	2b00      	cmp	r3, #0
 80182e0:	da01      	bge.n	80182e6 <uxr_deserialize_message_header+0x32>
 80182e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80182e6:	4641      	mov	r1, r8
 80182e8:	4620      	mov	r0, r4
 80182ea:	2204      	movs	r2, #4
 80182ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80182f0:	f7fd bfd8 	b.w	80162a4 <ucdr_deserialize_array_uint8_t>

080182f4 <uxr_serialize_submessage_header>:
 80182f4:	b570      	push	{r4, r5, r6, lr}
 80182f6:	4616      	mov	r6, r2
 80182f8:	4604      	mov	r4, r0
 80182fa:	461d      	mov	r5, r3
 80182fc:	f7f9 fe24 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018300:	4631      	mov	r1, r6
 8018302:	4620      	mov	r0, r4
 8018304:	f7f9 fe20 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018308:	462a      	mov	r2, r5
 801830a:	4620      	mov	r0, r4
 801830c:	2101      	movs	r1, #1
 801830e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018312:	f7f9 becf 	b.w	80120b4 <ucdr_serialize_endian_uint16_t>
 8018316:	bf00      	nop

08018318 <uxr_deserialize_submessage_header>:
 8018318:	b570      	push	{r4, r5, r6, lr}
 801831a:	4616      	mov	r6, r2
 801831c:	4604      	mov	r4, r0
 801831e:	461d      	mov	r5, r3
 8018320:	f7f9 fe28 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018324:	4631      	mov	r1, r6
 8018326:	4620      	mov	r0, r4
 8018328:	f7f9 fe24 	bl	8011f74 <ucdr_deserialize_uint8_t>
 801832c:	462a      	mov	r2, r5
 801832e:	4620      	mov	r0, r4
 8018330:	2101      	movs	r1, #1
 8018332:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018336:	f7f9 bfb3 	b.w	80122a0 <ucdr_deserialize_endian_uint16_t>
 801833a:	bf00      	nop

0801833c <uxr_serialize_CLIENT_Representation>:
 801833c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018340:	2204      	movs	r2, #4
 8018342:	460e      	mov	r6, r1
 8018344:	4605      	mov	r5, r0
 8018346:	f7fd ff49 	bl	80161dc <ucdr_serialize_array_uint8_t>
 801834a:	4604      	mov	r4, r0
 801834c:	2202      	movs	r2, #2
 801834e:	1d31      	adds	r1, r6, #4
 8018350:	4628      	mov	r0, r5
 8018352:	f7fd ff43 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018356:	4004      	ands	r4, r0
 8018358:	2202      	movs	r2, #2
 801835a:	1db1      	adds	r1, r6, #6
 801835c:	b2e4      	uxtb	r4, r4
 801835e:	4628      	mov	r0, r5
 8018360:	f7fd ff3c 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018364:	2204      	movs	r2, #4
 8018366:	4004      	ands	r4, r0
 8018368:	f106 0108 	add.w	r1, r6, #8
 801836c:	4628      	mov	r0, r5
 801836e:	f7fd ff35 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018372:	ea00 0804 	and.w	r8, r0, r4
 8018376:	7b31      	ldrb	r1, [r6, #12]
 8018378:	4628      	mov	r0, r5
 801837a:	f7f9 fde5 	bl	8011f48 <ucdr_serialize_uint8_t>
 801837e:	7b71      	ldrb	r1, [r6, #13]
 8018380:	ea08 0800 	and.w	r8, r8, r0
 8018384:	4628      	mov	r0, r5
 8018386:	f7f9 fdb1 	bl	8011eec <ucdr_serialize_bool>
 801838a:	7b73      	ldrb	r3, [r6, #13]
 801838c:	ea08 0800 	and.w	r8, r8, r0
 8018390:	b93b      	cbnz	r3, 80183a2 <uxr_serialize_CLIENT_Representation+0x66>
 8018392:	8bb1      	ldrh	r1, [r6, #28]
 8018394:	4628      	mov	r0, r5
 8018396:	f7f9 fe03 	bl	8011fa0 <ucdr_serialize_uint16_t>
 801839a:	ea08 0000 	and.w	r0, r8, r0
 801839e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183a2:	6931      	ldr	r1, [r6, #16]
 80183a4:	4628      	mov	r0, r5
 80183a6:	f7f9 ffeb 	bl	8012380 <ucdr_serialize_uint32_t>
 80183aa:	6933      	ldr	r3, [r6, #16]
 80183ac:	b1e3      	cbz	r3, 80183e8 <uxr_serialize_CLIENT_Representation+0xac>
 80183ae:	b1c0      	cbz	r0, 80183e2 <uxr_serialize_CLIENT_Representation+0xa6>
 80183b0:	4637      	mov	r7, r6
 80183b2:	f04f 0900 	mov.w	r9, #0
 80183b6:	e000      	b.n	80183ba <uxr_serialize_CLIENT_Representation+0x7e>
 80183b8:	b19c      	cbz	r4, 80183e2 <uxr_serialize_CLIENT_Representation+0xa6>
 80183ba:	6979      	ldr	r1, [r7, #20]
 80183bc:	4628      	mov	r0, r5
 80183be:	f006 fc09 	bl	801ebd4 <ucdr_serialize_string>
 80183c2:	69b9      	ldr	r1, [r7, #24]
 80183c4:	4604      	mov	r4, r0
 80183c6:	4628      	mov	r0, r5
 80183c8:	f006 fc04 	bl	801ebd4 <ucdr_serialize_string>
 80183cc:	f109 0901 	add.w	r9, r9, #1
 80183d0:	6933      	ldr	r3, [r6, #16]
 80183d2:	4004      	ands	r4, r0
 80183d4:	3708      	adds	r7, #8
 80183d6:	4599      	cmp	r9, r3
 80183d8:	b2e4      	uxtb	r4, r4
 80183da:	d3ed      	bcc.n	80183b8 <uxr_serialize_CLIENT_Representation+0x7c>
 80183dc:	ea08 0804 	and.w	r8, r8, r4
 80183e0:	e7d7      	b.n	8018392 <uxr_serialize_CLIENT_Representation+0x56>
 80183e2:	f04f 0800 	mov.w	r8, #0
 80183e6:	e7d4      	b.n	8018392 <uxr_serialize_CLIENT_Representation+0x56>
 80183e8:	ea08 0800 	and.w	r8, r8, r0
 80183ec:	e7d1      	b.n	8018392 <uxr_serialize_CLIENT_Representation+0x56>
 80183ee:	bf00      	nop

080183f0 <uxr_deserialize_CLIENT_Representation>:
 80183f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80183f4:	2204      	movs	r2, #4
 80183f6:	460c      	mov	r4, r1
 80183f8:	4605      	mov	r5, r0
 80183fa:	f7fd ff53 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 80183fe:	4606      	mov	r6, r0
 8018400:	2202      	movs	r2, #2
 8018402:	1d21      	adds	r1, r4, #4
 8018404:	4628      	mov	r0, r5
 8018406:	f7fd ff4d 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 801840a:	4006      	ands	r6, r0
 801840c:	2202      	movs	r2, #2
 801840e:	1da1      	adds	r1, r4, #6
 8018410:	b2f6      	uxtb	r6, r6
 8018412:	4628      	mov	r0, r5
 8018414:	f7fd ff46 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018418:	2204      	movs	r2, #4
 801841a:	4006      	ands	r6, r0
 801841c:	f104 0108 	add.w	r1, r4, #8
 8018420:	4628      	mov	r0, r5
 8018422:	f7fd ff3f 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018426:	ea00 0706 	and.w	r7, r0, r6
 801842a:	f104 010c 	add.w	r1, r4, #12
 801842e:	4628      	mov	r0, r5
 8018430:	f7f9 fda0 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018434:	f104 010d 	add.w	r1, r4, #13
 8018438:	4007      	ands	r7, r0
 801843a:	4628      	mov	r0, r5
 801843c:	f7f9 fd6c 	bl	8011f18 <ucdr_deserialize_bool>
 8018440:	7b63      	ldrb	r3, [r4, #13]
 8018442:	4007      	ands	r7, r0
 8018444:	b93b      	cbnz	r3, 8018456 <uxr_deserialize_CLIENT_Representation+0x66>
 8018446:	f104 011c 	add.w	r1, r4, #28
 801844a:	4628      	mov	r0, r5
 801844c:	f7f9 feac 	bl	80121a8 <ucdr_deserialize_uint16_t>
 8018450:	4038      	ands	r0, r7
 8018452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018456:	f104 0110 	add.w	r1, r4, #16
 801845a:	4628      	mov	r0, r5
 801845c:	f7fa f8c0 	bl	80125e0 <ucdr_deserialize_uint32_t>
 8018460:	6923      	ldr	r3, [r4, #16]
 8018462:	2b01      	cmp	r3, #1
 8018464:	d903      	bls.n	801846e <uxr_deserialize_CLIENT_Representation+0x7e>
 8018466:	2301      	movs	r3, #1
 8018468:	75ab      	strb	r3, [r5, #22]
 801846a:	2700      	movs	r7, #0
 801846c:	e7eb      	b.n	8018446 <uxr_deserialize_CLIENT_Representation+0x56>
 801846e:	b30b      	cbz	r3, 80184b4 <uxr_deserialize_CLIENT_Representation+0xc4>
 8018470:	2800      	cmp	r0, #0
 8018472:	d0fa      	beq.n	801846a <uxr_deserialize_CLIENT_Representation+0x7a>
 8018474:	46a0      	mov	r8, r4
 8018476:	f04f 0900 	mov.w	r9, #0
 801847a:	e001      	b.n	8018480 <uxr_deserialize_CLIENT_Representation+0x90>
 801847c:	2e00      	cmp	r6, #0
 801847e:	d0f4      	beq.n	801846a <uxr_deserialize_CLIENT_Representation+0x7a>
 8018480:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8018484:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018488:	4628      	mov	r0, r5
 801848a:	f109 0901 	add.w	r9, r9, #1
 801848e:	f006 fbaf 	bl	801ebf0 <ucdr_deserialize_string>
 8018492:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8018496:	4606      	mov	r6, r0
 8018498:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801849c:	4628      	mov	r0, r5
 801849e:	f108 0808 	add.w	r8, r8, #8
 80184a2:	f006 fba5 	bl	801ebf0 <ucdr_deserialize_string>
 80184a6:	6923      	ldr	r3, [r4, #16]
 80184a8:	4006      	ands	r6, r0
 80184aa:	4599      	cmp	r9, r3
 80184ac:	b2f6      	uxtb	r6, r6
 80184ae:	d3e5      	bcc.n	801847c <uxr_deserialize_CLIENT_Representation+0x8c>
 80184b0:	4037      	ands	r7, r6
 80184b2:	e7c8      	b.n	8018446 <uxr_deserialize_CLIENT_Representation+0x56>
 80184b4:	4007      	ands	r7, r0
 80184b6:	e7c6      	b.n	8018446 <uxr_deserialize_CLIENT_Representation+0x56>

080184b8 <uxr_serialize_AGENT_Representation>:
 80184b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80184bc:	2204      	movs	r2, #4
 80184be:	460f      	mov	r7, r1
 80184c0:	4605      	mov	r5, r0
 80184c2:	f7fd fe8b 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80184c6:	4604      	mov	r4, r0
 80184c8:	2202      	movs	r2, #2
 80184ca:	1d39      	adds	r1, r7, #4
 80184cc:	4628      	mov	r0, r5
 80184ce:	f7fd fe85 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80184d2:	4020      	ands	r0, r4
 80184d4:	2202      	movs	r2, #2
 80184d6:	1db9      	adds	r1, r7, #6
 80184d8:	b2c4      	uxtb	r4, r0
 80184da:	4628      	mov	r0, r5
 80184dc:	f7fd fe7e 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80184e0:	7a39      	ldrb	r1, [r7, #8]
 80184e2:	4004      	ands	r4, r0
 80184e4:	4628      	mov	r0, r5
 80184e6:	f7f9 fd01 	bl	8011eec <ucdr_serialize_bool>
 80184ea:	7a3b      	ldrb	r3, [r7, #8]
 80184ec:	ea00 0804 	and.w	r8, r0, r4
 80184f0:	b913      	cbnz	r3, 80184f8 <uxr_serialize_AGENT_Representation+0x40>
 80184f2:	4640      	mov	r0, r8
 80184f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80184f8:	68f9      	ldr	r1, [r7, #12]
 80184fa:	4628      	mov	r0, r5
 80184fc:	f7f9 ff40 	bl	8012380 <ucdr_serialize_uint32_t>
 8018500:	68fb      	ldr	r3, [r7, #12]
 8018502:	b303      	cbz	r3, 8018546 <uxr_serialize_AGENT_Representation+0x8e>
 8018504:	b1d0      	cbz	r0, 801853c <uxr_serialize_AGENT_Representation+0x84>
 8018506:	463e      	mov	r6, r7
 8018508:	f04f 0900 	mov.w	r9, #0
 801850c:	e000      	b.n	8018510 <uxr_serialize_AGENT_Representation+0x58>
 801850e:	b1ac      	cbz	r4, 801853c <uxr_serialize_AGENT_Representation+0x84>
 8018510:	6931      	ldr	r1, [r6, #16]
 8018512:	4628      	mov	r0, r5
 8018514:	f006 fb5e 	bl	801ebd4 <ucdr_serialize_string>
 8018518:	6971      	ldr	r1, [r6, #20]
 801851a:	4604      	mov	r4, r0
 801851c:	4628      	mov	r0, r5
 801851e:	f006 fb59 	bl	801ebd4 <ucdr_serialize_string>
 8018522:	f109 0901 	add.w	r9, r9, #1
 8018526:	68fb      	ldr	r3, [r7, #12]
 8018528:	4004      	ands	r4, r0
 801852a:	3608      	adds	r6, #8
 801852c:	4599      	cmp	r9, r3
 801852e:	b2e4      	uxtb	r4, r4
 8018530:	d3ed      	bcc.n	801850e <uxr_serialize_AGENT_Representation+0x56>
 8018532:	ea08 0804 	and.w	r8, r8, r4
 8018536:	4640      	mov	r0, r8
 8018538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801853c:	f04f 0800 	mov.w	r8, #0
 8018540:	4640      	mov	r0, r8
 8018542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018546:	ea08 0800 	and.w	r8, r8, r0
 801854a:	e7d2      	b.n	80184f2 <uxr_serialize_AGENT_Representation+0x3a>

0801854c <uxr_serialize_DATAWRITER_Representation>:
 801854c:	b570      	push	{r4, r5, r6, lr}
 801854e:	460d      	mov	r5, r1
 8018550:	7809      	ldrb	r1, [r1, #0]
 8018552:	4606      	mov	r6, r0
 8018554:	f7f9 fcf8 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018558:	4604      	mov	r4, r0
 801855a:	b130      	cbz	r0, 801856a <uxr_serialize_DATAWRITER_Representation+0x1e>
 801855c:	782b      	ldrb	r3, [r5, #0]
 801855e:	2b02      	cmp	r3, #2
 8018560:	d00c      	beq.n	801857c <uxr_serialize_DATAWRITER_Representation+0x30>
 8018562:	2b03      	cmp	r3, #3
 8018564:	d010      	beq.n	8018588 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8018566:	2b01      	cmp	r3, #1
 8018568:	d008      	beq.n	801857c <uxr_serialize_DATAWRITER_Representation+0x30>
 801856a:	2202      	movs	r2, #2
 801856c:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8018570:	4630      	mov	r0, r6
 8018572:	f7fd fe33 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018576:	4020      	ands	r0, r4
 8018578:	b2c0      	uxtb	r0, r0
 801857a:	bd70      	pop	{r4, r5, r6, pc}
 801857c:	6869      	ldr	r1, [r5, #4]
 801857e:	4630      	mov	r0, r6
 8018580:	f006 fb28 	bl	801ebd4 <ucdr_serialize_string>
 8018584:	4604      	mov	r4, r0
 8018586:	e7f0      	b.n	801856a <uxr_serialize_DATAWRITER_Representation+0x1e>
 8018588:	4629      	mov	r1, r5
 801858a:	4630      	mov	r0, r6
 801858c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8018590:	3104      	adds	r1, #4
 8018592:	f7fe f86f 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 8018596:	4604      	mov	r4, r0
 8018598:	e7e7      	b.n	801856a <uxr_serialize_DATAWRITER_Representation+0x1e>
 801859a:	bf00      	nop

0801859c <uxr_serialize_ObjectVariant.part.0>:
 801859c:	b570      	push	{r4, r5, r6, lr}
 801859e:	780b      	ldrb	r3, [r1, #0]
 80185a0:	460c      	mov	r4, r1
 80185a2:	4605      	mov	r5, r0
 80185a4:	3b01      	subs	r3, #1
 80185a6:	2b0d      	cmp	r3, #13
 80185a8:	d816      	bhi.n	80185d8 <uxr_serialize_ObjectVariant.part.0+0x3c>
 80185aa:	e8df f003 	tbb	[pc, r3]
 80185ae:	0733      	.short	0x0733
 80185b0:	07071717 	.word	0x07071717
 80185b4:	0c150707 	.word	0x0c150707
 80185b8:	4c510c0c 	.word	0x4c510c0c
 80185bc:	3104      	adds	r1, #4
 80185be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80185c2:	f7ff bfc3 	b.w	801854c <uxr_serialize_DATAWRITER_Representation>
 80185c6:	7909      	ldrb	r1, [r1, #4]
 80185c8:	f7f9 fcbe 	bl	8011f48 <ucdr_serialize_uint8_t>
 80185cc:	b300      	cbz	r0, 8018610 <uxr_serialize_ObjectVariant.part.0+0x74>
 80185ce:	7923      	ldrb	r3, [r4, #4]
 80185d0:	2b01      	cmp	r3, #1
 80185d2:	d042      	beq.n	801865a <uxr_serialize_ObjectVariant.part.0+0xbe>
 80185d4:	2b02      	cmp	r3, #2
 80185d6:	d040      	beq.n	801865a <uxr_serialize_ObjectVariant.part.0+0xbe>
 80185d8:	2001      	movs	r0, #1
 80185da:	bd70      	pop	{r4, r5, r6, pc}
 80185dc:	7909      	ldrb	r1, [r1, #4]
 80185de:	f7f9 fcb3 	bl	8011f48 <ucdr_serialize_uint8_t>
 80185e2:	4606      	mov	r6, r0
 80185e4:	b158      	cbz	r0, 80185fe <uxr_serialize_ObjectVariant.part.0+0x62>
 80185e6:	7923      	ldrb	r3, [r4, #4]
 80185e8:	2b02      	cmp	r3, #2
 80185ea:	d03c      	beq.n	8018666 <uxr_serialize_ObjectVariant.part.0+0xca>
 80185ec:	2b03      	cmp	r3, #3
 80185ee:	d106      	bne.n	80185fe <uxr_serialize_ObjectVariant.part.0+0x62>
 80185f0:	68a2      	ldr	r2, [r4, #8]
 80185f2:	f104 010c 	add.w	r1, r4, #12
 80185f6:	4628      	mov	r0, r5
 80185f8:	f7fe f83c 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 80185fc:	4606      	mov	r6, r0
 80185fe:	2202      	movs	r2, #2
 8018600:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8018604:	4628      	mov	r0, r5
 8018606:	f7fd fde9 	bl	80161dc <ucdr_serialize_array_uint8_t>
 801860a:	4030      	ands	r0, r6
 801860c:	b2c0      	uxtb	r0, r0
 801860e:	bd70      	pop	{r4, r5, r6, pc}
 8018610:	2000      	movs	r0, #0
 8018612:	bd70      	pop	{r4, r5, r6, pc}
 8018614:	7909      	ldrb	r1, [r1, #4]
 8018616:	f7f9 fc97 	bl	8011f48 <ucdr_serialize_uint8_t>
 801861a:	4606      	mov	r6, r0
 801861c:	b158      	cbz	r0, 8018636 <uxr_serialize_ObjectVariant.part.0+0x9a>
 801861e:	7923      	ldrb	r3, [r4, #4]
 8018620:	2b02      	cmp	r3, #2
 8018622:	d003      	beq.n	801862c <uxr_serialize_ObjectVariant.part.0+0x90>
 8018624:	2b03      	cmp	r3, #3
 8018626:	d024      	beq.n	8018672 <uxr_serialize_ObjectVariant.part.0+0xd6>
 8018628:	2b01      	cmp	r3, #1
 801862a:	d104      	bne.n	8018636 <uxr_serialize_ObjectVariant.part.0+0x9a>
 801862c:	68a1      	ldr	r1, [r4, #8]
 801862e:	4628      	mov	r0, r5
 8018630:	f006 fad0 	bl	801ebd4 <ucdr_serialize_string>
 8018634:	4606      	mov	r6, r0
 8018636:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 801863a:	4628      	mov	r0, r5
 801863c:	f7fa f9b6 	bl	80129ac <ucdr_serialize_int16_t>
 8018640:	4030      	ands	r0, r6
 8018642:	b2c0      	uxtb	r0, r0
 8018644:	bd70      	pop	{r4, r5, r6, pc}
 8018646:	3104      	adds	r1, #4
 8018648:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801864c:	f7ff be76 	b.w	801833c <uxr_serialize_CLIENT_Representation>
 8018650:	3104      	adds	r1, #4
 8018652:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018656:	f7ff bf2f 	b.w	80184b8 <uxr_serialize_AGENT_Representation>
 801865a:	68a1      	ldr	r1, [r4, #8]
 801865c:	4628      	mov	r0, r5
 801865e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018662:	f006 bab7 	b.w	801ebd4 <ucdr_serialize_string>
 8018666:	68a1      	ldr	r1, [r4, #8]
 8018668:	4628      	mov	r0, r5
 801866a:	f006 fab3 	bl	801ebd4 <ucdr_serialize_string>
 801866e:	4606      	mov	r6, r0
 8018670:	e7c5      	b.n	80185fe <uxr_serialize_ObjectVariant.part.0+0x62>
 8018672:	68a2      	ldr	r2, [r4, #8]
 8018674:	f104 010c 	add.w	r1, r4, #12
 8018678:	4628      	mov	r0, r5
 801867a:	f7fd fffb 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 801867e:	4606      	mov	r6, r0
 8018680:	e7d9      	b.n	8018636 <uxr_serialize_ObjectVariant.part.0+0x9a>
 8018682:	bf00      	nop

08018684 <uxr_deserialize_DATAWRITER_Representation>:
 8018684:	b570      	push	{r4, r5, r6, lr}
 8018686:	4606      	mov	r6, r0
 8018688:	460d      	mov	r5, r1
 801868a:	f7f9 fc73 	bl	8011f74 <ucdr_deserialize_uint8_t>
 801868e:	4604      	mov	r4, r0
 8018690:	b130      	cbz	r0, 80186a0 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8018692:	782b      	ldrb	r3, [r5, #0]
 8018694:	2b02      	cmp	r3, #2
 8018696:	d00c      	beq.n	80186b2 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8018698:	2b03      	cmp	r3, #3
 801869a:	d012      	beq.n	80186c2 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 801869c:	2b01      	cmp	r3, #1
 801869e:	d008      	beq.n	80186b2 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 80186a0:	2202      	movs	r2, #2
 80186a2:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 80186a6:	4630      	mov	r0, r6
 80186a8:	f7fd fdfc 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 80186ac:	4020      	ands	r0, r4
 80186ae:	b2c0      	uxtb	r0, r0
 80186b0:	bd70      	pop	{r4, r5, r6, pc}
 80186b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80186b6:	6869      	ldr	r1, [r5, #4]
 80186b8:	4630      	mov	r0, r6
 80186ba:	f006 fa99 	bl	801ebf0 <ucdr_deserialize_string>
 80186be:	4604      	mov	r4, r0
 80186c0:	e7ee      	b.n	80186a0 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80186c2:	1d2b      	adds	r3, r5, #4
 80186c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80186c8:	f105 0108 	add.w	r1, r5, #8
 80186cc:	4630      	mov	r0, r6
 80186ce:	f7fd ffe3 	bl	8016698 <ucdr_deserialize_sequence_uint8_t>
 80186d2:	4604      	mov	r4, r0
 80186d4:	e7e4      	b.n	80186a0 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80186d6:	bf00      	nop

080186d8 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 80186d8:	b570      	push	{r4, r5, r6, lr}
 80186da:	460d      	mov	r5, r1
 80186dc:	7809      	ldrb	r1, [r1, #0]
 80186de:	4606      	mov	r6, r0
 80186e0:	f7f9 fc04 	bl	8011eec <ucdr_serialize_bool>
 80186e4:	782b      	ldrb	r3, [r5, #0]
 80186e6:	4604      	mov	r4, r0
 80186e8:	b94b      	cbnz	r3, 80186fe <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 80186ea:	7a29      	ldrb	r1, [r5, #8]
 80186ec:	4630      	mov	r0, r6
 80186ee:	f7f9 fbfd 	bl	8011eec <ucdr_serialize_bool>
 80186f2:	7a2b      	ldrb	r3, [r5, #8]
 80186f4:	4004      	ands	r4, r0
 80186f6:	b2e4      	uxtb	r4, r4
 80186f8:	b943      	cbnz	r3, 801870c <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80186fa:	4620      	mov	r0, r4
 80186fc:	bd70      	pop	{r4, r5, r6, pc}
 80186fe:	6869      	ldr	r1, [r5, #4]
 8018700:	4630      	mov	r0, r6
 8018702:	f006 fa67 	bl	801ebd4 <ucdr_serialize_string>
 8018706:	4004      	ands	r4, r0
 8018708:	b2e4      	uxtb	r4, r4
 801870a:	e7ee      	b.n	80186ea <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 801870c:	68e9      	ldr	r1, [r5, #12]
 801870e:	4630      	mov	r0, r6
 8018710:	f006 fa60 	bl	801ebd4 <ucdr_serialize_string>
 8018714:	4004      	ands	r4, r0
 8018716:	4620      	mov	r0, r4
 8018718:	bd70      	pop	{r4, r5, r6, pc}
 801871a:	bf00      	nop

0801871c <uxr_serialize_OBJK_Topic_Binary>:
 801871c:	b570      	push	{r4, r5, r6, lr}
 801871e:	460d      	mov	r5, r1
 8018720:	4606      	mov	r6, r0
 8018722:	6809      	ldr	r1, [r1, #0]
 8018724:	f006 fa56 	bl	801ebd4 <ucdr_serialize_string>
 8018728:	4604      	mov	r4, r0
 801872a:	7929      	ldrb	r1, [r5, #4]
 801872c:	4630      	mov	r0, r6
 801872e:	f7f9 fbdd 	bl	8011eec <ucdr_serialize_bool>
 8018732:	792b      	ldrb	r3, [r5, #4]
 8018734:	4004      	ands	r4, r0
 8018736:	b2e4      	uxtb	r4, r4
 8018738:	b943      	cbnz	r3, 801874c <uxr_serialize_OBJK_Topic_Binary+0x30>
 801873a:	7b29      	ldrb	r1, [r5, #12]
 801873c:	4630      	mov	r0, r6
 801873e:	f7f9 fbd5 	bl	8011eec <ucdr_serialize_bool>
 8018742:	7b2b      	ldrb	r3, [r5, #12]
 8018744:	4004      	ands	r4, r0
 8018746:	b93b      	cbnz	r3, 8018758 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8018748:	4620      	mov	r0, r4
 801874a:	bd70      	pop	{r4, r5, r6, pc}
 801874c:	68a9      	ldr	r1, [r5, #8]
 801874e:	4630      	mov	r0, r6
 8018750:	f006 fa40 	bl	801ebd4 <ucdr_serialize_string>
 8018754:	4004      	ands	r4, r0
 8018756:	e7f0      	b.n	801873a <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8018758:	6929      	ldr	r1, [r5, #16]
 801875a:	4630      	mov	r0, r6
 801875c:	f006 fa3a 	bl	801ebd4 <ucdr_serialize_string>
 8018760:	4004      	ands	r4, r0
 8018762:	b2e4      	uxtb	r4, r4
 8018764:	4620      	mov	r0, r4
 8018766:	bd70      	pop	{r4, r5, r6, pc}

08018768 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8018768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801876c:	460c      	mov	r4, r1
 801876e:	7809      	ldrb	r1, [r1, #0]
 8018770:	4606      	mov	r6, r0
 8018772:	f7f9 fbbb 	bl	8011eec <ucdr_serialize_bool>
 8018776:	7823      	ldrb	r3, [r4, #0]
 8018778:	4605      	mov	r5, r0
 801877a:	b96b      	cbnz	r3, 8018798 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 801877c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8018780:	4630      	mov	r0, r6
 8018782:	f7f9 fbb3 	bl	8011eec <ucdr_serialize_bool>
 8018786:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801878a:	4005      	ands	r5, r0
 801878c:	b2ed      	uxtb	r5, r5
 801878e:	2b00      	cmp	r3, #0
 8018790:	d16a      	bne.n	8018868 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 8018792:	4628      	mov	r0, r5
 8018794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018798:	6861      	ldr	r1, [r4, #4]
 801879a:	4630      	mov	r0, r6
 801879c:	f7f9 fdf0 	bl	8012380 <ucdr_serialize_uint32_t>
 80187a0:	6863      	ldr	r3, [r4, #4]
 80187a2:	2b00      	cmp	r3, #0
 80187a4:	d06c      	beq.n	8018880 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 80187a6:	2800      	cmp	r0, #0
 80187a8:	d068      	beq.n	801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80187aa:	68a1      	ldr	r1, [r4, #8]
 80187ac:	4630      	mov	r0, r6
 80187ae:	f006 fa11 	bl	801ebd4 <ucdr_serialize_string>
 80187b2:	6862      	ldr	r2, [r4, #4]
 80187b4:	2a01      	cmp	r2, #1
 80187b6:	d953      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80187b8:	2800      	cmp	r0, #0
 80187ba:	d05f      	beq.n	801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80187bc:	68e1      	ldr	r1, [r4, #12]
 80187be:	4630      	mov	r0, r6
 80187c0:	f006 fa08 	bl	801ebd4 <ucdr_serialize_string>
 80187c4:	6862      	ldr	r2, [r4, #4]
 80187c6:	2a02      	cmp	r2, #2
 80187c8:	d94a      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80187ca:	2800      	cmp	r0, #0
 80187cc:	d056      	beq.n	801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80187ce:	6921      	ldr	r1, [r4, #16]
 80187d0:	4630      	mov	r0, r6
 80187d2:	f006 f9ff 	bl	801ebd4 <ucdr_serialize_string>
 80187d6:	6862      	ldr	r2, [r4, #4]
 80187d8:	2a03      	cmp	r2, #3
 80187da:	d941      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80187dc:	2800      	cmp	r0, #0
 80187de:	d04d      	beq.n	801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80187e0:	6961      	ldr	r1, [r4, #20]
 80187e2:	4630      	mov	r0, r6
 80187e4:	f006 f9f6 	bl	801ebd4 <ucdr_serialize_string>
 80187e8:	6862      	ldr	r2, [r4, #4]
 80187ea:	2a04      	cmp	r2, #4
 80187ec:	d938      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80187ee:	2800      	cmp	r0, #0
 80187f0:	d044      	beq.n	801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80187f2:	69a1      	ldr	r1, [r4, #24]
 80187f4:	4630      	mov	r0, r6
 80187f6:	f006 f9ed 	bl	801ebd4 <ucdr_serialize_string>
 80187fa:	6862      	ldr	r2, [r4, #4]
 80187fc:	2a05      	cmp	r2, #5
 80187fe:	d92f      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8018800:	2800      	cmp	r0, #0
 8018802:	d03b      	beq.n	801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8018804:	69e1      	ldr	r1, [r4, #28]
 8018806:	4630      	mov	r0, r6
 8018808:	f006 f9e4 	bl	801ebd4 <ucdr_serialize_string>
 801880c:	6862      	ldr	r2, [r4, #4]
 801880e:	2a06      	cmp	r2, #6
 8018810:	d926      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8018812:	b398      	cbz	r0, 801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8018814:	6a21      	ldr	r1, [r4, #32]
 8018816:	4630      	mov	r0, r6
 8018818:	f006 f9dc 	bl	801ebd4 <ucdr_serialize_string>
 801881c:	6862      	ldr	r2, [r4, #4]
 801881e:	2a07      	cmp	r2, #7
 8018820:	d91e      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8018822:	b358      	cbz	r0, 801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8018824:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8018826:	4630      	mov	r0, r6
 8018828:	f006 f9d4 	bl	801ebd4 <ucdr_serialize_string>
 801882c:	6862      	ldr	r2, [r4, #4]
 801882e:	2a08      	cmp	r2, #8
 8018830:	d916      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8018832:	b318      	cbz	r0, 801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8018834:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8018836:	4630      	mov	r0, r6
 8018838:	f006 f9cc 	bl	801ebd4 <ucdr_serialize_string>
 801883c:	6862      	ldr	r2, [r4, #4]
 801883e:	2a09      	cmp	r2, #9
 8018840:	d90e      	bls.n	8018860 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8018842:	b1d8      	cbz	r0, 801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8018844:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8018848:	2709      	movs	r7, #9
 801884a:	e000      	b.n	801884e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 801884c:	b1b0      	cbz	r0, 801887c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801884e:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8018852:	4630      	mov	r0, r6
 8018854:	f006 f9be 	bl	801ebd4 <ucdr_serialize_string>
 8018858:	3701      	adds	r7, #1
 801885a:	6862      	ldr	r2, [r4, #4]
 801885c:	4297      	cmp	r7, r2
 801885e:	d3f5      	bcc.n	801884c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8018860:	ea05 0300 	and.w	r3, r5, r0
 8018864:	b2dd      	uxtb	r5, r3
 8018866:	e789      	b.n	801877c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8018868:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801886a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801886e:	4630      	mov	r0, r6
 8018870:	f7fd ff00 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 8018874:	4005      	ands	r5, r0
 8018876:	4628      	mov	r0, r5
 8018878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801887c:	2500      	movs	r5, #0
 801887e:	e77d      	b.n	801877c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8018880:	4028      	ands	r0, r5
 8018882:	b2c5      	uxtb	r5, r0
 8018884:	e77a      	b.n	801877c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8018886:	bf00      	nop

08018888 <uxr_serialize_OBJK_Publisher_Binary>:
 8018888:	b570      	push	{r4, r5, r6, lr}
 801888a:	460d      	mov	r5, r1
 801888c:	7809      	ldrb	r1, [r1, #0]
 801888e:	4606      	mov	r6, r0
 8018890:	f7f9 fb2c 	bl	8011eec <ucdr_serialize_bool>
 8018894:	782b      	ldrb	r3, [r5, #0]
 8018896:	4604      	mov	r4, r0
 8018898:	b94b      	cbnz	r3, 80188ae <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801889a:	7a29      	ldrb	r1, [r5, #8]
 801889c:	4630      	mov	r0, r6
 801889e:	f7f9 fb25 	bl	8011eec <ucdr_serialize_bool>
 80188a2:	7a2b      	ldrb	r3, [r5, #8]
 80188a4:	4004      	ands	r4, r0
 80188a6:	b2e4      	uxtb	r4, r4
 80188a8:	b943      	cbnz	r3, 80188bc <uxr_serialize_OBJK_Publisher_Binary+0x34>
 80188aa:	4620      	mov	r0, r4
 80188ac:	bd70      	pop	{r4, r5, r6, pc}
 80188ae:	6869      	ldr	r1, [r5, #4]
 80188b0:	4630      	mov	r0, r6
 80188b2:	f006 f98f 	bl	801ebd4 <ucdr_serialize_string>
 80188b6:	4004      	ands	r4, r0
 80188b8:	b2e4      	uxtb	r4, r4
 80188ba:	e7ee      	b.n	801889a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 80188bc:	f105 010c 	add.w	r1, r5, #12
 80188c0:	4630      	mov	r0, r6
 80188c2:	f7ff ff51 	bl	8018768 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 80188c6:	4004      	ands	r4, r0
 80188c8:	4620      	mov	r0, r4
 80188ca:	bd70      	pop	{r4, r5, r6, pc}

080188cc <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 80188cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80188d0:	460c      	mov	r4, r1
 80188d2:	7809      	ldrb	r1, [r1, #0]
 80188d4:	4606      	mov	r6, r0
 80188d6:	f7f9 fb09 	bl	8011eec <ucdr_serialize_bool>
 80188da:	7823      	ldrb	r3, [r4, #0]
 80188dc:	4605      	mov	r5, r0
 80188de:	b96b      	cbnz	r3, 80188fc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 80188e0:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80188e4:	4630      	mov	r0, r6
 80188e6:	f7f9 fb01 	bl	8011eec <ucdr_serialize_bool>
 80188ea:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80188ee:	4005      	ands	r5, r0
 80188f0:	b2ed      	uxtb	r5, r5
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	d16a      	bne.n	80189cc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 80188f6:	4628      	mov	r0, r5
 80188f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188fc:	6861      	ldr	r1, [r4, #4]
 80188fe:	4630      	mov	r0, r6
 8018900:	f7f9 fd3e 	bl	8012380 <ucdr_serialize_uint32_t>
 8018904:	6863      	ldr	r3, [r4, #4]
 8018906:	2b00      	cmp	r3, #0
 8018908:	d06c      	beq.n	80189e4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 801890a:	2800      	cmp	r0, #0
 801890c:	d068      	beq.n	80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801890e:	68a1      	ldr	r1, [r4, #8]
 8018910:	4630      	mov	r0, r6
 8018912:	f006 f95f 	bl	801ebd4 <ucdr_serialize_string>
 8018916:	6862      	ldr	r2, [r4, #4]
 8018918:	2a01      	cmp	r2, #1
 801891a:	d953      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801891c:	2800      	cmp	r0, #0
 801891e:	d05f      	beq.n	80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018920:	68e1      	ldr	r1, [r4, #12]
 8018922:	4630      	mov	r0, r6
 8018924:	f006 f956 	bl	801ebd4 <ucdr_serialize_string>
 8018928:	6862      	ldr	r2, [r4, #4]
 801892a:	2a02      	cmp	r2, #2
 801892c:	d94a      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801892e:	2800      	cmp	r0, #0
 8018930:	d056      	beq.n	80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018932:	6921      	ldr	r1, [r4, #16]
 8018934:	4630      	mov	r0, r6
 8018936:	f006 f94d 	bl	801ebd4 <ucdr_serialize_string>
 801893a:	6862      	ldr	r2, [r4, #4]
 801893c:	2a03      	cmp	r2, #3
 801893e:	d941      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8018940:	2800      	cmp	r0, #0
 8018942:	d04d      	beq.n	80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018944:	6961      	ldr	r1, [r4, #20]
 8018946:	4630      	mov	r0, r6
 8018948:	f006 f944 	bl	801ebd4 <ucdr_serialize_string>
 801894c:	6862      	ldr	r2, [r4, #4]
 801894e:	2a04      	cmp	r2, #4
 8018950:	d938      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8018952:	2800      	cmp	r0, #0
 8018954:	d044      	beq.n	80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018956:	69a1      	ldr	r1, [r4, #24]
 8018958:	4630      	mov	r0, r6
 801895a:	f006 f93b 	bl	801ebd4 <ucdr_serialize_string>
 801895e:	6862      	ldr	r2, [r4, #4]
 8018960:	2a05      	cmp	r2, #5
 8018962:	d92f      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8018964:	2800      	cmp	r0, #0
 8018966:	d03b      	beq.n	80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018968:	69e1      	ldr	r1, [r4, #28]
 801896a:	4630      	mov	r0, r6
 801896c:	f006 f932 	bl	801ebd4 <ucdr_serialize_string>
 8018970:	6862      	ldr	r2, [r4, #4]
 8018972:	2a06      	cmp	r2, #6
 8018974:	d926      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8018976:	b398      	cbz	r0, 80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018978:	6a21      	ldr	r1, [r4, #32]
 801897a:	4630      	mov	r0, r6
 801897c:	f006 f92a 	bl	801ebd4 <ucdr_serialize_string>
 8018980:	6862      	ldr	r2, [r4, #4]
 8018982:	2a07      	cmp	r2, #7
 8018984:	d91e      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8018986:	b358      	cbz	r0, 80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018988:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801898a:	4630      	mov	r0, r6
 801898c:	f006 f922 	bl	801ebd4 <ucdr_serialize_string>
 8018990:	6862      	ldr	r2, [r4, #4]
 8018992:	2a08      	cmp	r2, #8
 8018994:	d916      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8018996:	b318      	cbz	r0, 80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8018998:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801899a:	4630      	mov	r0, r6
 801899c:	f006 f91a 	bl	801ebd4 <ucdr_serialize_string>
 80189a0:	6862      	ldr	r2, [r4, #4]
 80189a2:	2a09      	cmp	r2, #9
 80189a4:	d90e      	bls.n	80189c4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80189a6:	b1d8      	cbz	r0, 80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80189a8:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 80189ac:	2709      	movs	r7, #9
 80189ae:	e000      	b.n	80189b2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 80189b0:	b1b0      	cbz	r0, 80189e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80189b2:	f858 1f04 	ldr.w	r1, [r8, #4]!
 80189b6:	4630      	mov	r0, r6
 80189b8:	f006 f90c 	bl	801ebd4 <ucdr_serialize_string>
 80189bc:	3701      	adds	r7, #1
 80189be:	6862      	ldr	r2, [r4, #4]
 80189c0:	4297      	cmp	r7, r2
 80189c2:	d3f5      	bcc.n	80189b0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 80189c4:	ea05 0300 	and.w	r3, r5, r0
 80189c8:	b2dd      	uxtb	r5, r3
 80189ca:	e789      	b.n	80188e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80189cc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80189ce:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80189d2:	4630      	mov	r0, r6
 80189d4:	f7fd fe4e 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 80189d8:	4005      	ands	r5, r0
 80189da:	4628      	mov	r0, r5
 80189dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189e0:	2500      	movs	r5, #0
 80189e2:	e77d      	b.n	80188e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80189e4:	4028      	ands	r0, r5
 80189e6:	b2c5      	uxtb	r5, r0
 80189e8:	e77a      	b.n	80188e0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80189ea:	bf00      	nop

080189ec <uxr_serialize_OBJK_Subscriber_Binary>:
 80189ec:	b570      	push	{r4, r5, r6, lr}
 80189ee:	460d      	mov	r5, r1
 80189f0:	7809      	ldrb	r1, [r1, #0]
 80189f2:	4606      	mov	r6, r0
 80189f4:	f7f9 fa7a 	bl	8011eec <ucdr_serialize_bool>
 80189f8:	782b      	ldrb	r3, [r5, #0]
 80189fa:	4604      	mov	r4, r0
 80189fc:	b94b      	cbnz	r3, 8018a12 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80189fe:	7a29      	ldrb	r1, [r5, #8]
 8018a00:	4630      	mov	r0, r6
 8018a02:	f7f9 fa73 	bl	8011eec <ucdr_serialize_bool>
 8018a06:	7a2b      	ldrb	r3, [r5, #8]
 8018a08:	4004      	ands	r4, r0
 8018a0a:	b2e4      	uxtb	r4, r4
 8018a0c:	b943      	cbnz	r3, 8018a20 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8018a0e:	4620      	mov	r0, r4
 8018a10:	bd70      	pop	{r4, r5, r6, pc}
 8018a12:	6869      	ldr	r1, [r5, #4]
 8018a14:	4630      	mov	r0, r6
 8018a16:	f006 f8dd 	bl	801ebd4 <ucdr_serialize_string>
 8018a1a:	4004      	ands	r4, r0
 8018a1c:	b2e4      	uxtb	r4, r4
 8018a1e:	e7ee      	b.n	80189fe <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8018a20:	f105 010c 	add.w	r1, r5, #12
 8018a24:	4630      	mov	r0, r6
 8018a26:	f7ff ff51 	bl	80188cc <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8018a2a:	4004      	ands	r4, r0
 8018a2c:	4620      	mov	r0, r4
 8018a2e:	bd70      	pop	{r4, r5, r6, pc}

08018a30 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8018a30:	b570      	push	{r4, r5, r6, lr}
 8018a32:	460d      	mov	r5, r1
 8018a34:	4606      	mov	r6, r0
 8018a36:	8809      	ldrh	r1, [r1, #0]
 8018a38:	f7f9 fab2 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018a3c:	4604      	mov	r4, r0
 8018a3e:	78a9      	ldrb	r1, [r5, #2]
 8018a40:	4630      	mov	r0, r6
 8018a42:	f7f9 fa53 	bl	8011eec <ucdr_serialize_bool>
 8018a46:	78ab      	ldrb	r3, [r5, #2]
 8018a48:	4004      	ands	r4, r0
 8018a4a:	b2e4      	uxtb	r4, r4
 8018a4c:	b9b3      	cbnz	r3, 8018a7c <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 8018a4e:	79a9      	ldrb	r1, [r5, #6]
 8018a50:	4630      	mov	r0, r6
 8018a52:	f7f9 fa4b 	bl	8011eec <ucdr_serialize_bool>
 8018a56:	79ab      	ldrb	r3, [r5, #6]
 8018a58:	4004      	ands	r4, r0
 8018a5a:	bb33      	cbnz	r3, 8018aaa <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 8018a5c:	7b29      	ldrb	r1, [r5, #12]
 8018a5e:	4630      	mov	r0, r6
 8018a60:	f7f9 fa44 	bl	8011eec <ucdr_serialize_bool>
 8018a64:	7b2b      	ldrb	r3, [r5, #12]
 8018a66:	4004      	ands	r4, r0
 8018a68:	b9c3      	cbnz	r3, 8018a9c <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 8018a6a:	7d29      	ldrb	r1, [r5, #20]
 8018a6c:	4630      	mov	r0, r6
 8018a6e:	f7f9 fa3d 	bl	8011eec <ucdr_serialize_bool>
 8018a72:	7d2b      	ldrb	r3, [r5, #20]
 8018a74:	4004      	ands	r4, r0
 8018a76:	b93b      	cbnz	r3, 8018a88 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8018a78:	4620      	mov	r0, r4
 8018a7a:	bd70      	pop	{r4, r5, r6, pc}
 8018a7c:	88a9      	ldrh	r1, [r5, #4]
 8018a7e:	4630      	mov	r0, r6
 8018a80:	f7f9 fa8e 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018a84:	4004      	ands	r4, r0
 8018a86:	e7e2      	b.n	8018a4e <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8018a88:	69aa      	ldr	r2, [r5, #24]
 8018a8a:	f105 011c 	add.w	r1, r5, #28
 8018a8e:	4630      	mov	r0, r6
 8018a90:	f7fd fdf0 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 8018a94:	4004      	ands	r4, r0
 8018a96:	b2e4      	uxtb	r4, r4
 8018a98:	4620      	mov	r0, r4
 8018a9a:	bd70      	pop	{r4, r5, r6, pc}
 8018a9c:	6929      	ldr	r1, [r5, #16]
 8018a9e:	4630      	mov	r0, r6
 8018aa0:	f7f9 fc6e 	bl	8012380 <ucdr_serialize_uint32_t>
 8018aa4:	4004      	ands	r4, r0
 8018aa6:	b2e4      	uxtb	r4, r4
 8018aa8:	e7df      	b.n	8018a6a <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 8018aaa:	68a9      	ldr	r1, [r5, #8]
 8018aac:	4630      	mov	r0, r6
 8018aae:	f7f9 fc67 	bl	8012380 <ucdr_serialize_uint32_t>
 8018ab2:	4004      	ands	r4, r0
 8018ab4:	b2e4      	uxtb	r4, r4
 8018ab6:	e7d1      	b.n	8018a5c <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08018ab8 <uxr_serialize_OBJK_DataReader_Binary>:
 8018ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018aba:	2202      	movs	r2, #2
 8018abc:	460c      	mov	r4, r1
 8018abe:	4606      	mov	r6, r0
 8018ac0:	f7fd fb8c 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018ac4:	4605      	mov	r5, r0
 8018ac6:	78a1      	ldrb	r1, [r4, #2]
 8018ac8:	4630      	mov	r0, r6
 8018aca:	f7f9 fa0f 	bl	8011eec <ucdr_serialize_bool>
 8018ace:	78a3      	ldrb	r3, [r4, #2]
 8018ad0:	4005      	ands	r5, r0
 8018ad2:	b2ed      	uxtb	r5, r5
 8018ad4:	b90b      	cbnz	r3, 8018ada <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8018ad6:	4628      	mov	r0, r5
 8018ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ada:	f104 0108 	add.w	r1, r4, #8
 8018ade:	4630      	mov	r0, r6
 8018ae0:	f7ff ffa6 	bl	8018a30 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8018ae4:	4607      	mov	r7, r0
 8018ae6:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8018aea:	4630      	mov	r0, r6
 8018aec:	f7f9 f9fe 	bl	8011eec <ucdr_serialize_bool>
 8018af0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8018af4:	4007      	ands	r7, r0
 8018af6:	b2ff      	uxtb	r7, r7
 8018af8:	b95b      	cbnz	r3, 8018b12 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8018afa:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8018afe:	4630      	mov	r0, r6
 8018b00:	f7f9 f9f4 	bl	8011eec <ucdr_serialize_bool>
 8018b04:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8018b08:	4007      	ands	r7, r0
 8018b0a:	b94b      	cbnz	r3, 8018b20 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8018b0c:	403d      	ands	r5, r7
 8018b0e:	4628      	mov	r0, r5
 8018b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b12:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8018b16:	4630      	mov	r0, r6
 8018b18:	f7f9 fe80 	bl	801281c <ucdr_serialize_uint64_t>
 8018b1c:	4007      	ands	r7, r0
 8018b1e:	e7ec      	b.n	8018afa <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8018b20:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8018b22:	4630      	mov	r0, r6
 8018b24:	f006 f856 	bl	801ebd4 <ucdr_serialize_string>
 8018b28:	4007      	ands	r7, r0
 8018b2a:	b2ff      	uxtb	r7, r7
 8018b2c:	e7ee      	b.n	8018b0c <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8018b2e:	bf00      	nop

08018b30 <uxr_serialize_OBJK_DataWriter_Binary>:
 8018b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b32:	2202      	movs	r2, #2
 8018b34:	460d      	mov	r5, r1
 8018b36:	4606      	mov	r6, r0
 8018b38:	f7fd fb50 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018b3c:	4604      	mov	r4, r0
 8018b3e:	78a9      	ldrb	r1, [r5, #2]
 8018b40:	4630      	mov	r0, r6
 8018b42:	f7f9 f9d3 	bl	8011eec <ucdr_serialize_bool>
 8018b46:	78ab      	ldrb	r3, [r5, #2]
 8018b48:	4004      	ands	r4, r0
 8018b4a:	b2e4      	uxtb	r4, r4
 8018b4c:	b90b      	cbnz	r3, 8018b52 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8018b4e:	4620      	mov	r0, r4
 8018b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b52:	f105 0108 	add.w	r1, r5, #8
 8018b56:	4630      	mov	r0, r6
 8018b58:	f7ff ff6a 	bl	8018a30 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8018b5c:	4607      	mov	r7, r0
 8018b5e:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8018b62:	4630      	mov	r0, r6
 8018b64:	f7f9 f9c2 	bl	8011eec <ucdr_serialize_bool>
 8018b68:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8018b6c:	4007      	ands	r7, r0
 8018b6e:	b2ff      	uxtb	r7, r7
 8018b70:	b913      	cbnz	r3, 8018b78 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8018b72:	403c      	ands	r4, r7
 8018b74:	4620      	mov	r0, r4
 8018b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b78:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8018b7c:	4630      	mov	r0, r6
 8018b7e:	f7f9 fe4d 	bl	801281c <ucdr_serialize_uint64_t>
 8018b82:	4007      	ands	r7, r0
 8018b84:	e7f5      	b.n	8018b72 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8018b86:	bf00      	nop

08018b88 <uxr_deserialize_ObjectVariant>:
 8018b88:	b570      	push	{r4, r5, r6, lr}
 8018b8a:	4605      	mov	r5, r0
 8018b8c:	460e      	mov	r6, r1
 8018b8e:	f7f9 f9f1 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018b92:	b168      	cbz	r0, 8018bb0 <uxr_deserialize_ObjectVariant+0x28>
 8018b94:	7833      	ldrb	r3, [r6, #0]
 8018b96:	4604      	mov	r4, r0
 8018b98:	3b01      	subs	r3, #1
 8018b9a:	2b0d      	cmp	r3, #13
 8018b9c:	d809      	bhi.n	8018bb2 <uxr_deserialize_ObjectVariant+0x2a>
 8018b9e:	e8df f003 	tbb	[pc, r3]
 8018ba2:	0a64      	.short	0x0a64
 8018ba4:	0a0a2323 	.word	0x0a0a2323
 8018ba8:	10080a0a 	.word	0x10080a0a
 8018bac:	5e411010 	.word	0x5e411010
 8018bb0:	2400      	movs	r4, #0
 8018bb2:	4620      	mov	r0, r4
 8018bb4:	bd70      	pop	{r4, r5, r6, pc}
 8018bb6:	1d31      	adds	r1, r6, #4
 8018bb8:	4628      	mov	r0, r5
 8018bba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018bbe:	f7ff bd61 	b.w	8018684 <uxr_deserialize_DATAWRITER_Representation>
 8018bc2:	1d31      	adds	r1, r6, #4
 8018bc4:	4628      	mov	r0, r5
 8018bc6:	f7f9 f9d5 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018bca:	2800      	cmp	r0, #0
 8018bcc:	d0f0      	beq.n	8018bb0 <uxr_deserialize_ObjectVariant+0x28>
 8018bce:	7933      	ldrb	r3, [r6, #4]
 8018bd0:	2b01      	cmp	r3, #1
 8018bd2:	d001      	beq.n	8018bd8 <uxr_deserialize_ObjectVariant+0x50>
 8018bd4:	2b02      	cmp	r3, #2
 8018bd6:	d1ec      	bne.n	8018bb2 <uxr_deserialize_ObjectVariant+0x2a>
 8018bd8:	68b1      	ldr	r1, [r6, #8]
 8018bda:	4628      	mov	r0, r5
 8018bdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018be0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018be4:	f006 b804 	b.w	801ebf0 <ucdr_deserialize_string>
 8018be8:	1d31      	adds	r1, r6, #4
 8018bea:	4628      	mov	r0, r5
 8018bec:	f7f9 f9c2 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018bf0:	4604      	mov	r4, r0
 8018bf2:	b170      	cbz	r0, 8018c12 <uxr_deserialize_ObjectVariant+0x8a>
 8018bf4:	7933      	ldrb	r3, [r6, #4]
 8018bf6:	2b02      	cmp	r3, #2
 8018bf8:	d053      	beq.n	8018ca2 <uxr_deserialize_ObjectVariant+0x11a>
 8018bfa:	2b03      	cmp	r3, #3
 8018bfc:	d109      	bne.n	8018c12 <uxr_deserialize_ObjectVariant+0x8a>
 8018bfe:	f106 0308 	add.w	r3, r6, #8
 8018c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018c06:	f106 010c 	add.w	r1, r6, #12
 8018c0a:	4628      	mov	r0, r5
 8018c0c:	f7fd fd44 	bl	8016698 <ucdr_deserialize_sequence_uint8_t>
 8018c10:	4604      	mov	r4, r0
 8018c12:	2202      	movs	r2, #2
 8018c14:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8018c18:	4628      	mov	r0, r5
 8018c1a:	f7fd fb43 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018c1e:	4004      	ands	r4, r0
 8018c20:	b2e4      	uxtb	r4, r4
 8018c22:	e7c6      	b.n	8018bb2 <uxr_deserialize_ObjectVariant+0x2a>
 8018c24:	2204      	movs	r2, #4
 8018c26:	4628      	mov	r0, r5
 8018c28:	18b1      	adds	r1, r6, r2
 8018c2a:	f7fd fb3b 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018c2e:	4604      	mov	r4, r0
 8018c30:	2202      	movs	r2, #2
 8018c32:	f106 0108 	add.w	r1, r6, #8
 8018c36:	4628      	mov	r0, r5
 8018c38:	f7fd fb34 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018c3c:	4004      	ands	r4, r0
 8018c3e:	2202      	movs	r2, #2
 8018c40:	f106 010a 	add.w	r1, r6, #10
 8018c44:	4628      	mov	r0, r5
 8018c46:	b2e4      	uxtb	r4, r4
 8018c48:	f7fd fb2c 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018c4c:	4603      	mov	r3, r0
 8018c4e:	f106 010c 	add.w	r1, r6, #12
 8018c52:	4628      	mov	r0, r5
 8018c54:	401c      	ands	r4, r3
 8018c56:	f7f9 f95f 	bl	8011f18 <ucdr_deserialize_bool>
 8018c5a:	4004      	ands	r4, r0
 8018c5c:	e7a9      	b.n	8018bb2 <uxr_deserialize_ObjectVariant+0x2a>
 8018c5e:	1d31      	adds	r1, r6, #4
 8018c60:	4628      	mov	r0, r5
 8018c62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018c66:	f7ff bbc3 	b.w	80183f0 <uxr_deserialize_CLIENT_Representation>
 8018c6a:	1d31      	adds	r1, r6, #4
 8018c6c:	4628      	mov	r0, r5
 8018c6e:	f7f9 f981 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018c72:	4604      	mov	r4, r0
 8018c74:	b168      	cbz	r0, 8018c92 <uxr_deserialize_ObjectVariant+0x10a>
 8018c76:	7933      	ldrb	r3, [r6, #4]
 8018c78:	2b02      	cmp	r3, #2
 8018c7a:	d003      	beq.n	8018c84 <uxr_deserialize_ObjectVariant+0xfc>
 8018c7c:	2b03      	cmp	r3, #3
 8018c7e:	d018      	beq.n	8018cb2 <uxr_deserialize_ObjectVariant+0x12a>
 8018c80:	2b01      	cmp	r3, #1
 8018c82:	d106      	bne.n	8018c92 <uxr_deserialize_ObjectVariant+0x10a>
 8018c84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018c88:	68b1      	ldr	r1, [r6, #8]
 8018c8a:	4628      	mov	r0, r5
 8018c8c:	f005 ffb0 	bl	801ebf0 <ucdr_deserialize_string>
 8018c90:	4604      	mov	r4, r0
 8018c92:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8018c96:	4628      	mov	r0, r5
 8018c98:	f7f9 ff12 	bl	8012ac0 <ucdr_deserialize_int16_t>
 8018c9c:	4004      	ands	r4, r0
 8018c9e:	b2e4      	uxtb	r4, r4
 8018ca0:	e787      	b.n	8018bb2 <uxr_deserialize_ObjectVariant+0x2a>
 8018ca2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018ca6:	68b1      	ldr	r1, [r6, #8]
 8018ca8:	4628      	mov	r0, r5
 8018caa:	f005 ffa1 	bl	801ebf0 <ucdr_deserialize_string>
 8018cae:	4604      	mov	r4, r0
 8018cb0:	e7af      	b.n	8018c12 <uxr_deserialize_ObjectVariant+0x8a>
 8018cb2:	f106 0308 	add.w	r3, r6, #8
 8018cb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018cba:	f106 010c 	add.w	r1, r6, #12
 8018cbe:	4628      	mov	r0, r5
 8018cc0:	f7fd fcea 	bl	8016698 <ucdr_deserialize_sequence_uint8_t>
 8018cc4:	4604      	mov	r4, r0
 8018cc6:	e7e4      	b.n	8018c92 <uxr_deserialize_ObjectVariant+0x10a>

08018cc8 <uxr_deserialize_BaseObjectRequest>:
 8018cc8:	b570      	push	{r4, r5, r6, lr}
 8018cca:	2202      	movs	r2, #2
 8018ccc:	4605      	mov	r5, r0
 8018cce:	460e      	mov	r6, r1
 8018cd0:	f7fd fae8 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018cd4:	2202      	movs	r2, #2
 8018cd6:	4604      	mov	r4, r0
 8018cd8:	4628      	mov	r0, r5
 8018cda:	18b1      	adds	r1, r6, r2
 8018cdc:	f7fd fae2 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018ce0:	4020      	ands	r0, r4
 8018ce2:	b2c0      	uxtb	r0, r0
 8018ce4:	bd70      	pop	{r4, r5, r6, pc}
 8018ce6:	bf00      	nop

08018ce8 <uxr_serialize_ActivityInfoVariant>:
 8018ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018cec:	460d      	mov	r5, r1
 8018cee:	7809      	ldrb	r1, [r1, #0]
 8018cf0:	4606      	mov	r6, r0
 8018cf2:	f7f9 f929 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018cf6:	b130      	cbz	r0, 8018d06 <uxr_serialize_ActivityInfoVariant+0x1e>
 8018cf8:	782b      	ldrb	r3, [r5, #0]
 8018cfa:	2b06      	cmp	r3, #6
 8018cfc:	d014      	beq.n	8018d28 <uxr_serialize_ActivityInfoVariant+0x40>
 8018cfe:	2b0d      	cmp	r3, #13
 8018d00:	d019      	beq.n	8018d36 <uxr_serialize_ActivityInfoVariant+0x4e>
 8018d02:	2b05      	cmp	r3, #5
 8018d04:	d001      	beq.n	8018d0a <uxr_serialize_ActivityInfoVariant+0x22>
 8018d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d0a:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8018d0e:	4630      	mov	r0, r6
 8018d10:	f7f9 fe4c 	bl	80129ac <ucdr_serialize_int16_t>
 8018d14:	4604      	mov	r4, r0
 8018d16:	4630      	mov	r0, r6
 8018d18:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8018d1c:	f7f9 fd7e 	bl	801281c <ucdr_serialize_uint64_t>
 8018d20:	4020      	ands	r0, r4
 8018d22:	b2c0      	uxtb	r0, r0
 8018d24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d28:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8018d2c:	4630      	mov	r0, r6
 8018d2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018d32:	f7f9 be3b 	b.w	80129ac <ucdr_serialize_int16_t>
 8018d36:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8018d3a:	4630      	mov	r0, r6
 8018d3c:	f7f9 fe36 	bl	80129ac <ucdr_serialize_int16_t>
 8018d40:	68e9      	ldr	r1, [r5, #12]
 8018d42:	4681      	mov	r9, r0
 8018d44:	4630      	mov	r0, r6
 8018d46:	f7f9 fb1b 	bl	8012380 <ucdr_serialize_uint32_t>
 8018d4a:	68eb      	ldr	r3, [r5, #12]
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d051      	beq.n	8018df4 <uxr_serialize_ActivityInfoVariant+0x10c>
 8018d50:	b1e8      	cbz	r0, 8018d8e <uxr_serialize_ActivityInfoVariant+0xa6>
 8018d52:	f105 0714 	add.w	r7, r5, #20
 8018d56:	f04f 0800 	mov.w	r8, #0
 8018d5a:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 8018d5e:	4630      	mov	r0, r6
 8018d60:	f7f9 f8f2 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018d64:	b198      	cbz	r0, 8018d8e <uxr_serialize_ActivityInfoVariant+0xa6>
 8018d66:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 8018d6a:	2b03      	cmp	r3, #3
 8018d6c:	d839      	bhi.n	8018de2 <uxr_serialize_ActivityInfoVariant+0xfa>
 8018d6e:	e8df f003 	tbb	[pc, r3]
 8018d72:	1e2b      	.short	0x1e2b
 8018d74:	0211      	.short	0x0211
 8018d76:	6839      	ldr	r1, [r7, #0]
 8018d78:	4630      	mov	r0, r6
 8018d7a:	f005 ff2b 	bl	801ebd4 <ucdr_serialize_string>
 8018d7e:	f108 0801 	add.w	r8, r8, #1
 8018d82:	68eb      	ldr	r3, [r5, #12]
 8018d84:	3718      	adds	r7, #24
 8018d86:	4598      	cmp	r8, r3
 8018d88:	d230      	bcs.n	8018dec <uxr_serialize_ActivityInfoVariant+0x104>
 8018d8a:	2800      	cmp	r0, #0
 8018d8c:	d1e5      	bne.n	8018d5a <uxr_serialize_ActivityInfoVariant+0x72>
 8018d8e:	2000      	movs	r0, #0
 8018d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d94:	2210      	movs	r2, #16
 8018d96:	4639      	mov	r1, r7
 8018d98:	4630      	mov	r0, r6
 8018d9a:	f7fd fa1f 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018d9e:	4604      	mov	r4, r0
 8018da0:	6939      	ldr	r1, [r7, #16]
 8018da2:	4630      	mov	r0, r6
 8018da4:	f7f9 faec 	bl	8012380 <ucdr_serialize_uint32_t>
 8018da8:	4020      	ands	r0, r4
 8018daa:	b2c0      	uxtb	r0, r0
 8018dac:	e7e7      	b.n	8018d7e <uxr_serialize_ActivityInfoVariant+0x96>
 8018dae:	2204      	movs	r2, #4
 8018db0:	4639      	mov	r1, r7
 8018db2:	4630      	mov	r0, r6
 8018db4:	f7fd fa12 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018db8:	4604      	mov	r4, r0
 8018dba:	88b9      	ldrh	r1, [r7, #4]
 8018dbc:	4630      	mov	r0, r6
 8018dbe:	f7f9 f8ef 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018dc2:	4020      	ands	r0, r4
 8018dc4:	b2c0      	uxtb	r0, r0
 8018dc6:	e7da      	b.n	8018d7e <uxr_serialize_ActivityInfoVariant+0x96>
 8018dc8:	2202      	movs	r2, #2
 8018dca:	4639      	mov	r1, r7
 8018dcc:	4630      	mov	r0, r6
 8018dce:	f7fd fa05 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018dd2:	4604      	mov	r4, r0
 8018dd4:	78b9      	ldrb	r1, [r7, #2]
 8018dd6:	4630      	mov	r0, r6
 8018dd8:	f7f9 f8b6 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018ddc:	4020      	ands	r0, r4
 8018dde:	b2c0      	uxtb	r0, r0
 8018de0:	e7cd      	b.n	8018d7e <uxr_serialize_ActivityInfoVariant+0x96>
 8018de2:	f108 0801 	add.w	r8, r8, #1
 8018de6:	68eb      	ldr	r3, [r5, #12]
 8018de8:	4598      	cmp	r8, r3
 8018dea:	d308      	bcc.n	8018dfe <uxr_serialize_ActivityInfoVariant+0x116>
 8018dec:	ea09 0000 	and.w	r0, r9, r0
 8018df0:	b2c0      	uxtb	r0, r0
 8018df2:	e788      	b.n	8018d06 <uxr_serialize_ActivityInfoVariant+0x1e>
 8018df4:	ea09 0900 	and.w	r9, r9, r0
 8018df8:	fa5f f089 	uxtb.w	r0, r9
 8018dfc:	e783      	b.n	8018d06 <uxr_serialize_ActivityInfoVariant+0x1e>
 8018dfe:	3718      	adds	r7, #24
 8018e00:	e7ab      	b.n	8018d5a <uxr_serialize_ActivityInfoVariant+0x72>
 8018e02:	bf00      	nop

08018e04 <uxr_deserialize_BaseObjectReply>:
 8018e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e08:	2202      	movs	r2, #2
 8018e0a:	4606      	mov	r6, r0
 8018e0c:	460f      	mov	r7, r1
 8018e0e:	f7fd fa49 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018e12:	2202      	movs	r2, #2
 8018e14:	4605      	mov	r5, r0
 8018e16:	4630      	mov	r0, r6
 8018e18:	18b9      	adds	r1, r7, r2
 8018e1a:	f7fd fa43 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018e1e:	4680      	mov	r8, r0
 8018e20:	1d39      	adds	r1, r7, #4
 8018e22:	4630      	mov	r0, r6
 8018e24:	f7f9 f8a6 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018e28:	ea05 0508 	and.w	r5, r5, r8
 8018e2c:	4604      	mov	r4, r0
 8018e2e:	1d79      	adds	r1, r7, #5
 8018e30:	4630      	mov	r0, r6
 8018e32:	402c      	ands	r4, r5
 8018e34:	f7f9 f89e 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8018e38:	4020      	ands	r0, r4
 8018e3a:	b2c0      	uxtb	r0, r0
 8018e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018e40 <uxr_serialize_ReadSpecification>:
 8018e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e42:	460d      	mov	r5, r1
 8018e44:	4606      	mov	r6, r0
 8018e46:	7809      	ldrb	r1, [r1, #0]
 8018e48:	f7f9 f87e 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018e4c:	4604      	mov	r4, r0
 8018e4e:	7869      	ldrb	r1, [r5, #1]
 8018e50:	4630      	mov	r0, r6
 8018e52:	f7f9 f879 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018e56:	4004      	ands	r4, r0
 8018e58:	78a9      	ldrb	r1, [r5, #2]
 8018e5a:	4630      	mov	r0, r6
 8018e5c:	f7f9 f846 	bl	8011eec <ucdr_serialize_bool>
 8018e60:	78ab      	ldrb	r3, [r5, #2]
 8018e62:	b2e4      	uxtb	r4, r4
 8018e64:	4004      	ands	r4, r0
 8018e66:	b943      	cbnz	r3, 8018e7a <uxr_serialize_ReadSpecification+0x3a>
 8018e68:	7a29      	ldrb	r1, [r5, #8]
 8018e6a:	4630      	mov	r0, r6
 8018e6c:	f7f9 f83e 	bl	8011eec <ucdr_serialize_bool>
 8018e70:	7a2b      	ldrb	r3, [r5, #8]
 8018e72:	4004      	ands	r4, r0
 8018e74:	b93b      	cbnz	r3, 8018e86 <uxr_serialize_ReadSpecification+0x46>
 8018e76:	4620      	mov	r0, r4
 8018e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e7a:	6869      	ldr	r1, [r5, #4]
 8018e7c:	4630      	mov	r0, r6
 8018e7e:	f005 fea9 	bl	801ebd4 <ucdr_serialize_string>
 8018e82:	4004      	ands	r4, r0
 8018e84:	e7f0      	b.n	8018e68 <uxr_serialize_ReadSpecification+0x28>
 8018e86:	8969      	ldrh	r1, [r5, #10]
 8018e88:	4630      	mov	r0, r6
 8018e8a:	f7f9 f889 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018e8e:	4607      	mov	r7, r0
 8018e90:	89a9      	ldrh	r1, [r5, #12]
 8018e92:	4630      	mov	r0, r6
 8018e94:	f7f9 f884 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018e98:	4007      	ands	r7, r0
 8018e9a:	89e9      	ldrh	r1, [r5, #14]
 8018e9c:	4630      	mov	r0, r6
 8018e9e:	f7f9 f87f 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018ea2:	4603      	mov	r3, r0
 8018ea4:	b2ff      	uxtb	r7, r7
 8018ea6:	8a29      	ldrh	r1, [r5, #16]
 8018ea8:	4630      	mov	r0, r6
 8018eaa:	461e      	mov	r6, r3
 8018eac:	ea04 0507 	and.w	r5, r4, r7
 8018eb0:	f7f9 f876 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8018eb4:	4035      	ands	r5, r6
 8018eb6:	ea00 0405 	and.w	r4, r0, r5
 8018eba:	4620      	mov	r0, r4
 8018ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ebe:	bf00      	nop

08018ec0 <uxr_serialize_CREATE_CLIENT_Payload>:
 8018ec0:	f7ff ba3c 	b.w	801833c <uxr_serialize_CLIENT_Representation>

08018ec4 <uxr_serialize_CREATE_Payload>:
 8018ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ec6:	2202      	movs	r2, #2
 8018ec8:	4606      	mov	r6, r0
 8018eca:	460d      	mov	r5, r1
 8018ecc:	f7fd f986 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018ed0:	2202      	movs	r2, #2
 8018ed2:	4604      	mov	r4, r0
 8018ed4:	4630      	mov	r0, r6
 8018ed6:	18a9      	adds	r1, r5, r2
 8018ed8:	f7fd f980 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018edc:	7929      	ldrb	r1, [r5, #4]
 8018ede:	4607      	mov	r7, r0
 8018ee0:	4630      	mov	r0, r6
 8018ee2:	f7f9 f831 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018ee6:	b170      	cbz	r0, 8018f06 <uxr_serialize_CREATE_Payload+0x42>
 8018ee8:	792b      	ldrb	r3, [r5, #4]
 8018eea:	403c      	ands	r4, r7
 8018eec:	3b01      	subs	r3, #1
 8018eee:	b2e4      	uxtb	r4, r4
 8018ef0:	2b0d      	cmp	r3, #13
 8018ef2:	d809      	bhi.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018ef4:	e8df f003 	tbb	[pc, r3]
 8018ef8:	23230a3e 	.word	0x23230a3e
 8018efc:	0a0a0a0a 	.word	0x0a0a0a0a
 8018f00:	12121208 	.word	0x12121208
 8018f04:	5f58      	.short	0x5f58
 8018f06:	2400      	movs	r4, #0
 8018f08:	4620      	mov	r0, r4
 8018f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f0c:	f105 0108 	add.w	r1, r5, #8
 8018f10:	4630      	mov	r0, r6
 8018f12:	f7ff fb1b 	bl	801854c <uxr_serialize_DATAWRITER_Representation>
 8018f16:	4004      	ands	r4, r0
 8018f18:	4620      	mov	r0, r4
 8018f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f1c:	7a29      	ldrb	r1, [r5, #8]
 8018f1e:	4630      	mov	r0, r6
 8018f20:	f7f9 f812 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018f24:	2800      	cmp	r0, #0
 8018f26:	d0ee      	beq.n	8018f06 <uxr_serialize_CREATE_Payload+0x42>
 8018f28:	7a2b      	ldrb	r3, [r5, #8]
 8018f2a:	2b01      	cmp	r3, #1
 8018f2c:	d001      	beq.n	8018f32 <uxr_serialize_CREATE_Payload+0x6e>
 8018f2e:	2b02      	cmp	r3, #2
 8018f30:	d1ea      	bne.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018f32:	68e9      	ldr	r1, [r5, #12]
 8018f34:	4630      	mov	r0, r6
 8018f36:	f005 fe4d 	bl	801ebd4 <ucdr_serialize_string>
 8018f3a:	4004      	ands	r4, r0
 8018f3c:	e7e4      	b.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018f3e:	7a29      	ldrb	r1, [r5, #8]
 8018f40:	4630      	mov	r0, r6
 8018f42:	f7f9 f801 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018f46:	4607      	mov	r7, r0
 8018f48:	b158      	cbz	r0, 8018f62 <uxr_serialize_CREATE_Payload+0x9e>
 8018f4a:	7a2b      	ldrb	r3, [r5, #8]
 8018f4c:	2b02      	cmp	r3, #2
 8018f4e:	d039      	beq.n	8018fc4 <uxr_serialize_CREATE_Payload+0x100>
 8018f50:	2b03      	cmp	r3, #3
 8018f52:	d106      	bne.n	8018f62 <uxr_serialize_CREATE_Payload+0x9e>
 8018f54:	68ea      	ldr	r2, [r5, #12]
 8018f56:	f105 0110 	add.w	r1, r5, #16
 8018f5a:	4630      	mov	r0, r6
 8018f5c:	f7fd fb8a 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 8018f60:	4607      	mov	r7, r0
 8018f62:	2202      	movs	r2, #2
 8018f64:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 8018f68:	4630      	mov	r0, r6
 8018f6a:	f7fd f937 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8018f6e:	4038      	ands	r0, r7
 8018f70:	4004      	ands	r4, r0
 8018f72:	e7c9      	b.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018f74:	7a29      	ldrb	r1, [r5, #8]
 8018f76:	4630      	mov	r0, r6
 8018f78:	f7f8 ffe6 	bl	8011f48 <ucdr_serialize_uint8_t>
 8018f7c:	4607      	mov	r7, r0
 8018f7e:	b158      	cbz	r0, 8018f98 <uxr_serialize_CREATE_Payload+0xd4>
 8018f80:	7a2b      	ldrb	r3, [r5, #8]
 8018f82:	2b02      	cmp	r3, #2
 8018f84:	d003      	beq.n	8018f8e <uxr_serialize_CREATE_Payload+0xca>
 8018f86:	2b03      	cmp	r3, #3
 8018f88:	d022      	beq.n	8018fd0 <uxr_serialize_CREATE_Payload+0x10c>
 8018f8a:	2b01      	cmp	r3, #1
 8018f8c:	d104      	bne.n	8018f98 <uxr_serialize_CREATE_Payload+0xd4>
 8018f8e:	68e9      	ldr	r1, [r5, #12]
 8018f90:	4630      	mov	r0, r6
 8018f92:	f005 fe1f 	bl	801ebd4 <ucdr_serialize_string>
 8018f96:	4607      	mov	r7, r0
 8018f98:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8018f9c:	4630      	mov	r0, r6
 8018f9e:	f7f9 fd05 	bl	80129ac <ucdr_serialize_int16_t>
 8018fa2:	4038      	ands	r0, r7
 8018fa4:	4004      	ands	r4, r0
 8018fa6:	e7af      	b.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018fa8:	f105 0108 	add.w	r1, r5, #8
 8018fac:	4630      	mov	r0, r6
 8018fae:	f7ff fa83 	bl	80184b8 <uxr_serialize_AGENT_Representation>
 8018fb2:	4004      	ands	r4, r0
 8018fb4:	e7a8      	b.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018fb6:	f105 0108 	add.w	r1, r5, #8
 8018fba:	4630      	mov	r0, r6
 8018fbc:	f7ff f9be 	bl	801833c <uxr_serialize_CLIENT_Representation>
 8018fc0:	4004      	ands	r4, r0
 8018fc2:	e7a1      	b.n	8018f08 <uxr_serialize_CREATE_Payload+0x44>
 8018fc4:	68e9      	ldr	r1, [r5, #12]
 8018fc6:	4630      	mov	r0, r6
 8018fc8:	f005 fe04 	bl	801ebd4 <ucdr_serialize_string>
 8018fcc:	4607      	mov	r7, r0
 8018fce:	e7c8      	b.n	8018f62 <uxr_serialize_CREATE_Payload+0x9e>
 8018fd0:	68ea      	ldr	r2, [r5, #12]
 8018fd2:	f105 0110 	add.w	r1, r5, #16
 8018fd6:	4630      	mov	r0, r6
 8018fd8:	f7fd fb4c 	bl	8016674 <ucdr_serialize_sequence_uint8_t>
 8018fdc:	4607      	mov	r7, r0
 8018fde:	e7db      	b.n	8018f98 <uxr_serialize_CREATE_Payload+0xd4>

08018fe0 <uxr_deserialize_GET_INFO_Payload>:
 8018fe0:	b570      	push	{r4, r5, r6, lr}
 8018fe2:	2202      	movs	r2, #2
 8018fe4:	4605      	mov	r5, r0
 8018fe6:	460e      	mov	r6, r1
 8018fe8:	f7fd f95c 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018fec:	2202      	movs	r2, #2
 8018fee:	4604      	mov	r4, r0
 8018ff0:	4628      	mov	r0, r5
 8018ff2:	18b1      	adds	r1, r6, r2
 8018ff4:	f7fd f956 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8018ff8:	4603      	mov	r3, r0
 8018ffa:	1d31      	adds	r1, r6, #4
 8018ffc:	4628      	mov	r0, r5
 8018ffe:	401c      	ands	r4, r3
 8019000:	f7f9 faee 	bl	80125e0 <ucdr_deserialize_uint32_t>
 8019004:	b2e4      	uxtb	r4, r4
 8019006:	4020      	ands	r0, r4
 8019008:	bd70      	pop	{r4, r5, r6, pc}
 801900a:	bf00      	nop

0801900c <uxr_serialize_DELETE_Payload>:
 801900c:	b570      	push	{r4, r5, r6, lr}
 801900e:	2202      	movs	r2, #2
 8019010:	4605      	mov	r5, r0
 8019012:	460e      	mov	r6, r1
 8019014:	f7fd f8e2 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8019018:	2202      	movs	r2, #2
 801901a:	4604      	mov	r4, r0
 801901c:	4628      	mov	r0, r5
 801901e:	18b1      	adds	r1, r6, r2
 8019020:	f7fd f8dc 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8019024:	4020      	ands	r0, r4
 8019026:	b2c0      	uxtb	r0, r0
 8019028:	bd70      	pop	{r4, r5, r6, pc}
 801902a:	bf00      	nop

0801902c <uxr_deserialize_STATUS_AGENT_Payload>:
 801902c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019030:	4605      	mov	r5, r0
 8019032:	460e      	mov	r6, r1
 8019034:	f7f8 ff9e 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8019038:	4604      	mov	r4, r0
 801903a:	1c71      	adds	r1, r6, #1
 801903c:	4628      	mov	r0, r5
 801903e:	f7f8 ff99 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8019042:	4681      	mov	r9, r0
 8019044:	2204      	movs	r2, #4
 8019046:	4628      	mov	r0, r5
 8019048:	ea04 0409 	and.w	r4, r4, r9
 801904c:	18b1      	adds	r1, r6, r2
 801904e:	f7fd f929 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8019052:	f106 0108 	add.w	r1, r6, #8
 8019056:	4680      	mov	r8, r0
 8019058:	2202      	movs	r2, #2
 801905a:	4628      	mov	r0, r5
 801905c:	b2e4      	uxtb	r4, r4
 801905e:	f7fd f921 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8019062:	2202      	movs	r2, #2
 8019064:	f106 010a 	add.w	r1, r6, #10
 8019068:	4607      	mov	r7, r0
 801906a:	4628      	mov	r0, r5
 801906c:	ea04 0408 	and.w	r4, r4, r8
 8019070:	f7fd f918 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8019074:	4603      	mov	r3, r0
 8019076:	4027      	ands	r7, r4
 8019078:	4628      	mov	r0, r5
 801907a:	461d      	mov	r5, r3
 801907c:	f106 010c 	add.w	r1, r6, #12
 8019080:	f7f8 ff4a 	bl	8011f18 <ucdr_deserialize_bool>
 8019084:	403d      	ands	r5, r7
 8019086:	4028      	ands	r0, r5
 8019088:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801908c <uxr_deserialize_STATUS_Payload>:
 801908c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019090:	2202      	movs	r2, #2
 8019092:	4606      	mov	r6, r0
 8019094:	460f      	mov	r7, r1
 8019096:	f7fd f905 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 801909a:	2202      	movs	r2, #2
 801909c:	4605      	mov	r5, r0
 801909e:	4630      	mov	r0, r6
 80190a0:	18b9      	adds	r1, r7, r2
 80190a2:	f7fd f8ff 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 80190a6:	4680      	mov	r8, r0
 80190a8:	1d39      	adds	r1, r7, #4
 80190aa:	4630      	mov	r0, r6
 80190ac:	f7f8 ff62 	bl	8011f74 <ucdr_deserialize_uint8_t>
 80190b0:	ea05 0508 	and.w	r5, r5, r8
 80190b4:	4604      	mov	r4, r0
 80190b6:	1d79      	adds	r1, r7, #5
 80190b8:	4630      	mov	r0, r6
 80190ba:	402c      	ands	r4, r5
 80190bc:	f7f8 ff5a 	bl	8011f74 <ucdr_deserialize_uint8_t>
 80190c0:	4020      	ands	r0, r4
 80190c2:	b2c0      	uxtb	r0, r0
 80190c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080190c8 <uxr_serialize_INFO_Payload>:
 80190c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80190cc:	2202      	movs	r2, #2
 80190ce:	460c      	mov	r4, r1
 80190d0:	4605      	mov	r5, r0
 80190d2:	f7fd f883 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80190d6:	2202      	movs	r2, #2
 80190d8:	4680      	mov	r8, r0
 80190da:	4628      	mov	r0, r5
 80190dc:	18a1      	adds	r1, r4, r2
 80190de:	f7fd f87d 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80190e2:	4607      	mov	r7, r0
 80190e4:	7921      	ldrb	r1, [r4, #4]
 80190e6:	4628      	mov	r0, r5
 80190e8:	f7f8 ff2e 	bl	8011f48 <ucdr_serialize_uint8_t>
 80190ec:	ea08 0807 	and.w	r8, r8, r7
 80190f0:	4606      	mov	r6, r0
 80190f2:	7961      	ldrb	r1, [r4, #5]
 80190f4:	4628      	mov	r0, r5
 80190f6:	ea06 0608 	and.w	r6, r6, r8
 80190fa:	f7f8 ff25 	bl	8011f48 <ucdr_serialize_uint8_t>
 80190fe:	7a21      	ldrb	r1, [r4, #8]
 8019100:	ea00 0706 	and.w	r7, r0, r6
 8019104:	4628      	mov	r0, r5
 8019106:	f7f8 fef1 	bl	8011eec <ucdr_serialize_bool>
 801910a:	7a23      	ldrb	r3, [r4, #8]
 801910c:	b2ff      	uxtb	r7, r7
 801910e:	4606      	mov	r6, r0
 8019110:	b96b      	cbnz	r3, 801912e <uxr_serialize_INFO_Payload+0x66>
 8019112:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8019116:	4628      	mov	r0, r5
 8019118:	f7f8 fee8 	bl	8011eec <ucdr_serialize_bool>
 801911c:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8019120:	4030      	ands	r0, r6
 8019122:	b2c6      	uxtb	r6, r0
 8019124:	b983      	cbnz	r3, 8019148 <uxr_serialize_INFO_Payload+0x80>
 8019126:	ea06 0007 	and.w	r0, r6, r7
 801912a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801912e:	7b21      	ldrb	r1, [r4, #12]
 8019130:	4628      	mov	r0, r5
 8019132:	f7f8 ff09 	bl	8011f48 <ucdr_serialize_uint8_t>
 8019136:	b188      	cbz	r0, 801915c <uxr_serialize_INFO_Payload+0x94>
 8019138:	f104 010c 	add.w	r1, r4, #12
 801913c:	4628      	mov	r0, r5
 801913e:	f7ff fa2d 	bl	801859c <uxr_serialize_ObjectVariant.part.0>
 8019142:	4030      	ands	r0, r6
 8019144:	b2c6      	uxtb	r6, r0
 8019146:	e7e4      	b.n	8019112 <uxr_serialize_INFO_Payload+0x4a>
 8019148:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 801914c:	4628      	mov	r0, r5
 801914e:	f7ff fdcb 	bl	8018ce8 <uxr_serialize_ActivityInfoVariant>
 8019152:	4006      	ands	r6, r0
 8019154:	ea06 0007 	and.w	r0, r6, r7
 8019158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801915c:	4606      	mov	r6, r0
 801915e:	e7d8      	b.n	8019112 <uxr_serialize_INFO_Payload+0x4a>

08019160 <uxr_serialize_READ_DATA_Payload>:
 8019160:	b570      	push	{r4, r5, r6, lr}
 8019162:	2202      	movs	r2, #2
 8019164:	4605      	mov	r5, r0
 8019166:	460e      	mov	r6, r1
 8019168:	f7fd f838 	bl	80161dc <ucdr_serialize_array_uint8_t>
 801916c:	2202      	movs	r2, #2
 801916e:	4604      	mov	r4, r0
 8019170:	4628      	mov	r0, r5
 8019172:	18b1      	adds	r1, r6, r2
 8019174:	f7fd f832 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8019178:	4603      	mov	r3, r0
 801917a:	1d31      	adds	r1, r6, #4
 801917c:	4628      	mov	r0, r5
 801917e:	401c      	ands	r4, r3
 8019180:	f7ff fe5e 	bl	8018e40 <uxr_serialize_ReadSpecification>
 8019184:	b2e4      	uxtb	r4, r4
 8019186:	4020      	ands	r0, r4
 8019188:	bd70      	pop	{r4, r5, r6, pc}
 801918a:	bf00      	nop

0801918c <uxr_serialize_WRITE_DATA_Payload_Data>:
 801918c:	b570      	push	{r4, r5, r6, lr}
 801918e:	2202      	movs	r2, #2
 8019190:	4605      	mov	r5, r0
 8019192:	460e      	mov	r6, r1
 8019194:	f7fd f822 	bl	80161dc <ucdr_serialize_array_uint8_t>
 8019198:	2202      	movs	r2, #2
 801919a:	4604      	mov	r4, r0
 801919c:	4628      	mov	r0, r5
 801919e:	18b1      	adds	r1, r6, r2
 80191a0:	f7fd f81c 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80191a4:	4020      	ands	r0, r4
 80191a6:	b2c0      	uxtb	r0, r0
 80191a8:	bd70      	pop	{r4, r5, r6, pc}
 80191aa:	bf00      	nop

080191ac <uxr_serialize_ACKNACK_Payload>:
 80191ac:	b570      	push	{r4, r5, r6, lr}
 80191ae:	460c      	mov	r4, r1
 80191b0:	4605      	mov	r5, r0
 80191b2:	460e      	mov	r6, r1
 80191b4:	f834 1b02 	ldrh.w	r1, [r4], #2
 80191b8:	f7f8 fef2 	bl	8011fa0 <ucdr_serialize_uint16_t>
 80191bc:	2202      	movs	r2, #2
 80191be:	4621      	mov	r1, r4
 80191c0:	4604      	mov	r4, r0
 80191c2:	4628      	mov	r0, r5
 80191c4:	f7fd f80a 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80191c8:	4603      	mov	r3, r0
 80191ca:	7931      	ldrb	r1, [r6, #4]
 80191cc:	4628      	mov	r0, r5
 80191ce:	401c      	ands	r4, r3
 80191d0:	f7f8 feba 	bl	8011f48 <ucdr_serialize_uint8_t>
 80191d4:	b2e4      	uxtb	r4, r4
 80191d6:	4020      	ands	r0, r4
 80191d8:	bd70      	pop	{r4, r5, r6, pc}
 80191da:	bf00      	nop

080191dc <uxr_deserialize_ACKNACK_Payload>:
 80191dc:	b570      	push	{r4, r5, r6, lr}
 80191de:	4605      	mov	r5, r0
 80191e0:	460e      	mov	r6, r1
 80191e2:	f7f8 ffe1 	bl	80121a8 <ucdr_deserialize_uint16_t>
 80191e6:	2202      	movs	r2, #2
 80191e8:	4604      	mov	r4, r0
 80191ea:	4628      	mov	r0, r5
 80191ec:	18b1      	adds	r1, r6, r2
 80191ee:	f7fd f859 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 80191f2:	4603      	mov	r3, r0
 80191f4:	1d31      	adds	r1, r6, #4
 80191f6:	4628      	mov	r0, r5
 80191f8:	401c      	ands	r4, r3
 80191fa:	f7f8 febb 	bl	8011f74 <ucdr_deserialize_uint8_t>
 80191fe:	b2e4      	uxtb	r4, r4
 8019200:	4020      	ands	r0, r4
 8019202:	bd70      	pop	{r4, r5, r6, pc}

08019204 <uxr_serialize_HEARTBEAT_Payload>:
 8019204:	b570      	push	{r4, r5, r6, lr}
 8019206:	460d      	mov	r5, r1
 8019208:	4606      	mov	r6, r0
 801920a:	8809      	ldrh	r1, [r1, #0]
 801920c:	f7f8 fec8 	bl	8011fa0 <ucdr_serialize_uint16_t>
 8019210:	8869      	ldrh	r1, [r5, #2]
 8019212:	4604      	mov	r4, r0
 8019214:	4630      	mov	r0, r6
 8019216:	f7f8 fec3 	bl	8011fa0 <ucdr_serialize_uint16_t>
 801921a:	4603      	mov	r3, r0
 801921c:	7929      	ldrb	r1, [r5, #4]
 801921e:	4630      	mov	r0, r6
 8019220:	401c      	ands	r4, r3
 8019222:	f7f8 fe91 	bl	8011f48 <ucdr_serialize_uint8_t>
 8019226:	b2e4      	uxtb	r4, r4
 8019228:	4020      	ands	r0, r4
 801922a:	bd70      	pop	{r4, r5, r6, pc}

0801922c <uxr_deserialize_HEARTBEAT_Payload>:
 801922c:	b570      	push	{r4, r5, r6, lr}
 801922e:	4605      	mov	r5, r0
 8019230:	460e      	mov	r6, r1
 8019232:	f7f8 ffb9 	bl	80121a8 <ucdr_deserialize_uint16_t>
 8019236:	4604      	mov	r4, r0
 8019238:	1cb1      	adds	r1, r6, #2
 801923a:	4628      	mov	r0, r5
 801923c:	f7f8 ffb4 	bl	80121a8 <ucdr_deserialize_uint16_t>
 8019240:	4603      	mov	r3, r0
 8019242:	1d31      	adds	r1, r6, #4
 8019244:	4628      	mov	r0, r5
 8019246:	401c      	ands	r4, r3
 8019248:	f7f8 fe94 	bl	8011f74 <ucdr_deserialize_uint8_t>
 801924c:	b2e4      	uxtb	r4, r4
 801924e:	4020      	ands	r0, r4
 8019250:	bd70      	pop	{r4, r5, r6, pc}
 8019252:	bf00      	nop

08019254 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8019254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019258:	4605      	mov	r5, r0
 801925a:	460e      	mov	r6, r1
 801925c:	f7f9 fd4c 	bl	8012cf8 <ucdr_deserialize_int32_t>
 8019260:	4607      	mov	r7, r0
 8019262:	1d31      	adds	r1, r6, #4
 8019264:	4628      	mov	r0, r5
 8019266:	f7f9 f9bb 	bl	80125e0 <ucdr_deserialize_uint32_t>
 801926a:	4680      	mov	r8, r0
 801926c:	f106 0108 	add.w	r1, r6, #8
 8019270:	4628      	mov	r0, r5
 8019272:	f7f9 fd41 	bl	8012cf8 <ucdr_deserialize_int32_t>
 8019276:	ea07 0708 	and.w	r7, r7, r8
 801927a:	4604      	mov	r4, r0
 801927c:	f106 010c 	add.w	r1, r6, #12
 8019280:	4628      	mov	r0, r5
 8019282:	403c      	ands	r4, r7
 8019284:	f7f9 f9ac 	bl	80125e0 <ucdr_deserialize_uint32_t>
 8019288:	f106 0110 	add.w	r1, r6, #16
 801928c:	4004      	ands	r4, r0
 801928e:	4628      	mov	r0, r5
 8019290:	f7f9 fd32 	bl	8012cf8 <ucdr_deserialize_int32_t>
 8019294:	4603      	mov	r3, r0
 8019296:	b2e4      	uxtb	r4, r4
 8019298:	4628      	mov	r0, r5
 801929a:	461d      	mov	r5, r3
 801929c:	f106 0114 	add.w	r1, r6, #20
 80192a0:	f7f9 f99e 	bl	80125e0 <ucdr_deserialize_uint32_t>
 80192a4:	402c      	ands	r4, r5
 80192a6:	4020      	ands	r0, r4
 80192a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080192ac <uxr_serialize_SampleIdentity>:
 80192ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80192b0:	4604      	mov	r4, r0
 80192b2:	460d      	mov	r5, r1
 80192b4:	220c      	movs	r2, #12
 80192b6:	f7fc ff91 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80192ba:	2203      	movs	r2, #3
 80192bc:	f105 010c 	add.w	r1, r5, #12
 80192c0:	4607      	mov	r7, r0
 80192c2:	4620      	mov	r0, r4
 80192c4:	f7fc ff8a 	bl	80161dc <ucdr_serialize_array_uint8_t>
 80192c8:	7be9      	ldrb	r1, [r5, #15]
 80192ca:	4680      	mov	r8, r0
 80192cc:	4620      	mov	r0, r4
 80192ce:	f7f8 fe3b 	bl	8011f48 <ucdr_serialize_uint8_t>
 80192d2:	6929      	ldr	r1, [r5, #16]
 80192d4:	4606      	mov	r6, r0
 80192d6:	4620      	mov	r0, r4
 80192d8:	f7f9 fc6e 	bl	8012bb8 <ucdr_serialize_int32_t>
 80192dc:	ea07 0708 	and.w	r7, r7, r8
 80192e0:	4603      	mov	r3, r0
 80192e2:	4620      	mov	r0, r4
 80192e4:	403e      	ands	r6, r7
 80192e6:	6969      	ldr	r1, [r5, #20]
 80192e8:	461c      	mov	r4, r3
 80192ea:	f7f9 f849 	bl	8012380 <ucdr_serialize_uint32_t>
 80192ee:	4034      	ands	r4, r6
 80192f0:	4020      	ands	r0, r4
 80192f2:	b2c0      	uxtb	r0, r0
 80192f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080192f8 <uxr_deserialize_SampleIdentity>:
 80192f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80192fc:	4604      	mov	r4, r0
 80192fe:	460d      	mov	r5, r1
 8019300:	220c      	movs	r2, #12
 8019302:	f7fc ffcf 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8019306:	2203      	movs	r2, #3
 8019308:	f105 010c 	add.w	r1, r5, #12
 801930c:	4607      	mov	r7, r0
 801930e:	4620      	mov	r0, r4
 8019310:	f7fc ffc8 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8019314:	f105 010f 	add.w	r1, r5, #15
 8019318:	4680      	mov	r8, r0
 801931a:	4620      	mov	r0, r4
 801931c:	f7f8 fe2a 	bl	8011f74 <ucdr_deserialize_uint8_t>
 8019320:	f105 0110 	add.w	r1, r5, #16
 8019324:	4606      	mov	r6, r0
 8019326:	4620      	mov	r0, r4
 8019328:	f7f9 fce6 	bl	8012cf8 <ucdr_deserialize_int32_t>
 801932c:	ea07 0708 	and.w	r7, r7, r8
 8019330:	4603      	mov	r3, r0
 8019332:	4620      	mov	r0, r4
 8019334:	403e      	ands	r6, r7
 8019336:	f105 0114 	add.w	r1, r5, #20
 801933a:	461c      	mov	r4, r3
 801933c:	f7f9 f950 	bl	80125e0 <ucdr_deserialize_uint32_t>
 8019340:	4034      	ands	r4, r6
 8019342:	4020      	ands	r0, r4
 8019344:	b2c0      	uxtb	r0, r0
 8019346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801934a:	bf00      	nop

0801934c <nav_msgs__msg__Odometry__get_type_hash>:
 801934c:	4800      	ldr	r0, [pc, #0]	@ (8019350 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 801934e:	4770      	bx	lr
 8019350:	20000c28 	.word	0x20000c28

08019354 <nav_msgs__msg__Odometry__get_type_description>:
 8019354:	b570      	push	{r4, r5, r6, lr}
 8019356:	4e2c      	ldr	r6, [pc, #176]	@ (8019408 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8019358:	7835      	ldrb	r5, [r6, #0]
 801935a:	b10d      	cbz	r5, 8019360 <nav_msgs__msg__Odometry__get_type_description+0xc>
 801935c:	482b      	ldr	r0, [pc, #172]	@ (801940c <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 801935e:	bd70      	pop	{r4, r5, r6, pc}
 8019360:	4628      	mov	r0, r5
 8019362:	4c2b      	ldr	r4, [pc, #172]	@ (8019410 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8019364:	f005 f8dc 	bl	801e520 <builtin_interfaces__msg__Time__get_type_description>
 8019368:	300c      	adds	r0, #12
 801936a:	c807      	ldmia	r0, {r0, r1, r2}
 801936c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019370:	4628      	mov	r0, r5
 8019372:	f005 f905 	bl	801e580 <geometry_msgs__msg__Point__get_type_description>
 8019376:	300c      	adds	r0, #12
 8019378:	f104 0318 	add.w	r3, r4, #24
 801937c:	c807      	ldmia	r0, {r0, r1, r2}
 801937e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019382:	4628      	mov	r0, r5
 8019384:	f005 f92c 	bl	801e5e0 <geometry_msgs__msg__Pose__get_type_description>
 8019388:	300c      	adds	r0, #12
 801938a:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 801938e:	c807      	ldmia	r0, {r0, r1, r2}
 8019390:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019394:	4628      	mov	r0, r5
 8019396:	f005 f9af 	bl	801e6f8 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 801939a:	300c      	adds	r0, #12
 801939c:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80193a0:	c807      	ldmia	r0, {r0, r1, r2}
 80193a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80193a6:	4628      	mov	r0, r5
 80193a8:	f005 fa1e 	bl	801e7e8 <geometry_msgs__msg__Quaternion__get_type_description>
 80193ac:	300c      	adds	r0, #12
 80193ae:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 80193b2:	c807      	ldmia	r0, {r0, r1, r2}
 80193b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80193b8:	4628      	mov	r0, r5
 80193ba:	f7fc fca5 	bl	8015d08 <geometry_msgs__msg__Twist__get_type_description>
 80193be:	300c      	adds	r0, #12
 80193c0:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 80193c4:	c807      	ldmia	r0, {r0, r1, r2}
 80193c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80193ca:	4628      	mov	r0, r5
 80193cc:	f005 fa52 	bl	801e874 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 80193d0:	300c      	adds	r0, #12
 80193d2:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 80193d6:	c807      	ldmia	r0, {r0, r1, r2}
 80193d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80193dc:	4628      	mov	r0, r5
 80193de:	f7fc fd19 	bl	8015e14 <geometry_msgs__msg__Vector3__get_type_description>
 80193e2:	300c      	adds	r0, #12
 80193e4:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 80193e8:	34c0      	adds	r4, #192	@ 0xc0
 80193ea:	c807      	ldmia	r0, {r0, r1, r2}
 80193ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80193f0:	4628      	mov	r0, r5
 80193f2:	f004 fe9d 	bl	801e130 <std_msgs__msg__Header__get_type_description>
 80193f6:	300c      	adds	r0, #12
 80193f8:	2301      	movs	r3, #1
 80193fa:	c807      	ldmia	r0, {r0, r1, r2}
 80193fc:	7033      	strb	r3, [r6, #0]
 80193fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019402:	4802      	ldr	r0, [pc, #8]	@ (801940c <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8019404:	bd70      	pop	{r4, r5, r6, pc}
 8019406:	bf00      	nop
 8019408:	2002860d 	.word	0x2002860d
 801940c:	08026584 	.word	0x08026584
 8019410:	20000ee4 	.word	0x20000ee4

08019414 <nav_msgs__msg__Odometry__get_type_description_sources>:
 8019414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019416:	4d4c      	ldr	r5, [pc, #304]	@ (8019548 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8019418:	782e      	ldrb	r6, [r5, #0]
 801941a:	b10e      	cbz	r6, 8019420 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 801941c:	484b      	ldr	r0, [pc, #300]	@ (801954c <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 801941e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019420:	4f4b      	ldr	r7, [pc, #300]	@ (8019550 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8019422:	4c4c      	ldr	r4, [pc, #304]	@ (8019554 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8019424:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8019426:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019428:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801942a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801942c:	683b      	ldr	r3, [r7, #0]
 801942e:	4627      	mov	r7, r4
 8019430:	4630      	mov	r0, r6
 8019432:	f847 3b04 	str.w	r3, [r7], #4
 8019436:	f005 f87f 	bl	801e538 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 801943a:	4684      	mov	ip, r0
 801943c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019440:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019442:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019446:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019448:	f8dc 3000 	ldr.w	r3, [ip]
 801944c:	4630      	mov	r0, r6
 801944e:	603b      	str	r3, [r7, #0]
 8019450:	f005 f8a2 	bl	801e598 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8019454:	4684      	mov	ip, r0
 8019456:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 801945a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801945e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019460:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019464:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019466:	f8dc 3000 	ldr.w	r3, [ip]
 801946a:	4630      	mov	r0, r6
 801946c:	603b      	str	r3, [r7, #0]
 801946e:	f005 f8d7 	bl	801e620 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8019472:	4684      	mov	ip, r0
 8019474:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8019478:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801947c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801947e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019482:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019484:	f8dc 3000 	ldr.w	r3, [ip]
 8019488:	4630      	mov	r0, r6
 801948a:	603b      	str	r3, [r7, #0]
 801948c:	f005 f95e 	bl	801e74c <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8019490:	4684      	mov	ip, r0
 8019492:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8019496:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801949a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801949c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194a0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194a2:	f8dc 3000 	ldr.w	r3, [ip]
 80194a6:	4630      	mov	r0, r6
 80194a8:	603b      	str	r3, [r7, #0]
 80194aa:	f005 f9a9 	bl	801e800 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80194ae:	4684      	mov	ip, r0
 80194b0:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 80194b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194b8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194be:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194c0:	f8dc 3000 	ldr.w	r3, [ip]
 80194c4:	4630      	mov	r0, r6
 80194c6:	603b      	str	r3, [r7, #0]
 80194c8:	f7fc fc36 	bl	8015d38 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80194cc:	4684      	mov	ip, r0
 80194ce:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 80194d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194d6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194d8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194dc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194de:	f8dc 3000 	ldr.w	r3, [ip]
 80194e2:	4630      	mov	r0, r6
 80194e4:	603b      	str	r3, [r7, #0]
 80194e6:	f005 f9e5 	bl	801e8b4 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 80194ea:	4684      	mov	ip, r0
 80194ec:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 80194f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194f4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80194fa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80194fc:	f8dc 3000 	ldr.w	r3, [ip]
 8019500:	4630      	mov	r0, r6
 8019502:	603b      	str	r3, [r7, #0]
 8019504:	f7fc fc92 	bl	8015e2c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8019508:	4684      	mov	ip, r0
 801950a:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 801950e:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8019512:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019516:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019518:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801951c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801951e:	f8dc 3000 	ldr.w	r3, [ip]
 8019522:	4630      	mov	r0, r6
 8019524:	603b      	str	r3, [r7, #0]
 8019526:	f004 fe1b 	bl	801e160 <std_msgs__msg__Header__get_individual_type_description_source>
 801952a:	2301      	movs	r3, #1
 801952c:	4684      	mov	ip, r0
 801952e:	702b      	strb	r3, [r5, #0]
 8019530:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019534:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019536:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801953a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801953c:	f8dc 3000 	ldr.w	r3, [ip]
 8019540:	4802      	ldr	r0, [pc, #8]	@ (801954c <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8019542:	6023      	str	r3, [r4, #0]
 8019544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019546:	bf00      	nop
 8019548:	2002860c 	.word	0x2002860c
 801954c:	08026554 	.word	0x08026554
 8019550:	08026560 	.word	0x08026560
 8019554:	200284a4 	.word	0x200284a4

08019558 <rcl_client_get_rmw_handle>:
 8019558:	b118      	cbz	r0, 8019562 <rcl_client_get_rmw_handle+0xa>
 801955a:	6800      	ldr	r0, [r0, #0]
 801955c:	b108      	cbz	r0, 8019562 <rcl_client_get_rmw_handle+0xa>
 801955e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8019562:	4770      	bx	lr

08019564 <rcl_send_request>:
 8019564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019566:	b08b      	sub	sp, #44	@ 0x2c
 8019568:	b1e8      	cbz	r0, 80195a6 <rcl_send_request+0x42>
 801956a:	4604      	mov	r4, r0
 801956c:	6800      	ldr	r0, [r0, #0]
 801956e:	b1d0      	cbz	r0, 80195a6 <rcl_send_request+0x42>
 8019570:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8019574:	b1bb      	cbz	r3, 80195a6 <rcl_send_request+0x42>
 8019576:	4615      	mov	r5, r2
 8019578:	b1d2      	cbz	r2, 80195b0 <rcl_send_request+0x4c>
 801957a:	460f      	mov	r7, r1
 801957c:	b1c1      	cbz	r1, 80195b0 <rcl_send_request+0x4c>
 801957e:	2105      	movs	r1, #5
 8019580:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8019584:	f002 fe2c 	bl	801c1e0 <__atomic_load_8>
 8019588:	6823      	ldr	r3, [r4, #0]
 801958a:	462a      	mov	r2, r5
 801958c:	e9c5 0100 	strd	r0, r1, [r5]
 8019590:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8019594:	4639      	mov	r1, r7
 8019596:	f004 f823 	bl	801d5e0 <rmw_send_request>
 801959a:	4606      	mov	r6, r0
 801959c:	b160      	cbz	r0, 80195b8 <rcl_send_request+0x54>
 801959e:	2601      	movs	r6, #1
 80195a0:	4630      	mov	r0, r6
 80195a2:	b00b      	add	sp, #44	@ 0x2c
 80195a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195a6:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80195aa:	4630      	mov	r0, r6
 80195ac:	b00b      	add	sp, #44	@ 0x2c
 80195ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195b0:	260b      	movs	r6, #11
 80195b2:	4630      	mov	r0, r6
 80195b4:	b00b      	add	sp, #44	@ 0x2c
 80195b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195b8:	6820      	ldr	r0, [r4, #0]
 80195ba:	2305      	movs	r3, #5
 80195bc:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80195c0:	9300      	str	r3, [sp, #0]
 80195c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80195c6:	f002 fe77 	bl	801c2b8 <__atomic_exchange_8>
 80195ca:	6823      	ldr	r3, [r4, #0]
 80195cc:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 80195d0:	2a00      	cmp	r2, #0
 80195d2:	d0e5      	beq.n	80195a0 <rcl_send_request+0x3c>
 80195d4:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80195d8:	a905      	add	r1, sp, #20
 80195da:	f003 fbf9 	bl	801cdd0 <rmw_get_gid_for_client>
 80195de:	b980      	cbnz	r0, 8019602 <rcl_send_request+0x9e>
 80195e0:	6821      	ldr	r1, [r4, #0]
 80195e2:	ab06      	add	r3, sp, #24
 80195e4:	463a      	mov	r2, r7
 80195e6:	f8d1 0118 	ldr.w	r0, [r1, #280]	@ 0x118
 80195ea:	4631      	mov	r1, r6
 80195ec:	9302      	str	r3, [sp, #8]
 80195ee:	e9d5 4500 	ldrd	r4, r5, [r5]
 80195f2:	e9cd 4500 	strd	r4, r5, [sp]
 80195f6:	f000 fe93 	bl	801a320 <rcl_send_service_event_message>
 80195fa:	2800      	cmp	r0, #0
 80195fc:	bf18      	it	ne
 80195fe:	4606      	movne	r6, r0
 8019600:	e7ce      	b.n	80195a0 <rcl_send_request+0x3c>
 8019602:	f000 f87b 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 8019606:	4606      	mov	r6, r0
 8019608:	e7ca      	b.n	80195a0 <rcl_send_request+0x3c>
 801960a:	bf00      	nop
 801960c:	0000      	movs	r0, r0
	...

08019610 <rcl_take_response>:
 8019610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019612:	468e      	mov	lr, r1
 8019614:	b095      	sub	sp, #84	@ 0x54
 8019616:	460c      	mov	r4, r1
 8019618:	4617      	mov	r7, r2
 801961a:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 801961e:	4605      	mov	r5, r0
 8019620:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019624:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8019628:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801962c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8019630:	2d00      	cmp	r5, #0
 8019632:	d044      	beq.n	80196be <rcl_take_response+0xae>
 8019634:	682b      	ldr	r3, [r5, #0]
 8019636:	2b00      	cmp	r3, #0
 8019638:	d041      	beq.n	80196be <rcl_take_response+0xae>
 801963a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801963e:	2800      	cmp	r0, #0
 8019640:	d03d      	beq.n	80196be <rcl_take_response+0xae>
 8019642:	2f00      	cmp	r7, #0
 8019644:	d03e      	beq.n	80196c4 <rcl_take_response+0xb4>
 8019646:	2300      	movs	r3, #0
 8019648:	463a      	mov	r2, r7
 801964a:	a90a      	add	r1, sp, #40	@ 0x28
 801964c:	f88d 3013 	strb.w	r3, [sp, #19]
 8019650:	f10d 0313 	add.w	r3, sp, #19
 8019654:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80196e0 <rcl_take_response+0xd0>
 8019658:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801965c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8019660:	f004 f8be 	bl	801d7e0 <rmw_take_response>
 8019664:	4606      	mov	r6, r0
 8019666:	bb78      	cbnz	r0, 80196c8 <rcl_take_response+0xb8>
 8019668:	f89d 3013 	ldrb.w	r3, [sp, #19]
 801966c:	b373      	cbz	r3, 80196cc <rcl_take_response+0xbc>
 801966e:	682b      	ldr	r3, [r5, #0]
 8019670:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8019674:	b1aa      	cbz	r2, 80196a2 <rcl_take_response+0x92>
 8019676:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801967a:	a905      	add	r1, sp, #20
 801967c:	f003 fba8 	bl	801cdd0 <rmw_get_gid_for_client>
 8019680:	bb38      	cbnz	r0, 80196d2 <rcl_take_response+0xc2>
 8019682:	682b      	ldr	r3, [r5, #0]
 8019684:	463a      	mov	r2, r7
 8019686:	2103      	movs	r1, #3
 8019688:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 801968c:	ab06      	add	r3, sp, #24
 801968e:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8019692:	9302      	str	r3, [sp, #8]
 8019694:	ed8d 7b00 	vstr	d7, [sp]
 8019698:	f000 fe42 	bl	801a320 <rcl_send_service_event_message>
 801969c:	2800      	cmp	r0, #0
 801969e:	bf18      	it	ne
 80196a0:	4606      	movne	r6, r0
 80196a2:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 80196a6:	46a4      	mov	ip, r4
 80196a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80196ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80196b0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80196b4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80196b8:	4630      	mov	r0, r6
 80196ba:	b015      	add	sp, #84	@ 0x54
 80196bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80196be:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80196c2:	e7ee      	b.n	80196a2 <rcl_take_response+0x92>
 80196c4:	260b      	movs	r6, #11
 80196c6:	e7ec      	b.n	80196a2 <rcl_take_response+0x92>
 80196c8:	2601      	movs	r6, #1
 80196ca:	e7ea      	b.n	80196a2 <rcl_take_response+0x92>
 80196cc:	f240 16f5 	movw	r6, #501	@ 0x1f5
 80196d0:	e7e7      	b.n	80196a2 <rcl_take_response+0x92>
 80196d2:	f000 f813 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 80196d6:	4606      	mov	r6, r0
 80196d8:	e7e3      	b.n	80196a2 <rcl_take_response+0x92>
 80196da:	bf00      	nop
 80196dc:	f3af 8000 	nop.w
	...

080196e8 <rcl_client_is_valid>:
 80196e8:	b130      	cbz	r0, 80196f8 <rcl_client_is_valid+0x10>
 80196ea:	6800      	ldr	r0, [r0, #0]
 80196ec:	b120      	cbz	r0, 80196f8 <rcl_client_is_valid+0x10>
 80196ee:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80196f2:	3800      	subs	r0, #0
 80196f4:	bf18      	it	ne
 80196f6:	2001      	movne	r0, #1
 80196f8:	4770      	bx	lr
 80196fa:	bf00      	nop

080196fc <rcl_convert_rmw_ret_to_rcl_ret>:
 80196fc:	280b      	cmp	r0, #11
 80196fe:	dc0d      	bgt.n	801971c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8019700:	2800      	cmp	r0, #0
 8019702:	db09      	blt.n	8019718 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8019704:	280b      	cmp	r0, #11
 8019706:	d807      	bhi.n	8019718 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8019708:	e8df f000 	tbb	[pc, r0]
 801970c:	07060607 	.word	0x07060607
 8019710:	06060606 	.word	0x06060606
 8019714:	07070606 	.word	0x07070606
 8019718:	2001      	movs	r0, #1
 801971a:	4770      	bx	lr
 801971c:	28cb      	cmp	r0, #203	@ 0xcb
 801971e:	bf14      	ite	ne
 8019720:	2001      	movne	r0, #1
 8019722:	20cb      	moveq	r0, #203	@ 0xcb
 8019724:	4770      	bx	lr
 8019726:	bf00      	nop

08019728 <rcl_get_zero_initialized_context>:
 8019728:	4a03      	ldr	r2, [pc, #12]	@ (8019738 <rcl_get_zero_initialized_context+0x10>)
 801972a:	4603      	mov	r3, r0
 801972c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019730:	e883 0003 	stmia.w	r3, {r0, r1}
 8019734:	4618      	mov	r0, r3
 8019736:	4770      	bx	lr
 8019738:	080265a8 	.word	0x080265a8

0801973c <rcl_context_is_valid>:
 801973c:	b118      	cbz	r0, 8019746 <rcl_context_is_valid+0xa>
 801973e:	6840      	ldr	r0, [r0, #4]
 8019740:	3800      	subs	r0, #0
 8019742:	bf18      	it	ne
 8019744:	2001      	movne	r0, #1
 8019746:	4770      	bx	lr

08019748 <__cleanup_context>:
 8019748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801974c:	4606      	mov	r6, r0
 801974e:	2300      	movs	r3, #0
 8019750:	6800      	ldr	r0, [r0, #0]
 8019752:	6073      	str	r3, [r6, #4]
 8019754:	2800      	cmp	r0, #0
 8019756:	d042      	beq.n	80197de <__cleanup_context+0x96>
 8019758:	6943      	ldr	r3, [r0, #20]
 801975a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801975e:	6907      	ldr	r7, [r0, #16]
 8019760:	b39b      	cbz	r3, 80197ca <__cleanup_context+0x82>
 8019762:	3014      	adds	r0, #20
 8019764:	f000 f9d0 	bl	8019b08 <rcl_init_options_fini>
 8019768:	4680      	mov	r8, r0
 801976a:	2800      	cmp	r0, #0
 801976c:	d144      	bne.n	80197f8 <__cleanup_context+0xb0>
 801976e:	6830      	ldr	r0, [r6, #0]
 8019770:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8019772:	b123      	cbz	r3, 801977e <__cleanup_context+0x36>
 8019774:	3028      	adds	r0, #40	@ 0x28
 8019776:	f003 fd7d 	bl	801d274 <rmw_context_fini>
 801977a:	bbb8      	cbnz	r0, 80197ec <__cleanup_context+0xa4>
 801977c:	6830      	ldr	r0, [r6, #0]
 801977e:	6a03      	ldr	r3, [r0, #32]
 8019780:	b1db      	cbz	r3, 80197ba <__cleanup_context+0x72>
 8019782:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8019786:	2a01      	cmp	r2, #1
 8019788:	f17c 0100 	sbcs.w	r1, ip, #0
 801978c:	db11      	blt.n	80197b2 <__cleanup_context+0x6a>
 801978e:	2400      	movs	r4, #0
 8019790:	4625      	mov	r5, r4
 8019792:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019796:	4639      	mov	r1, r7
 8019798:	b1c8      	cbz	r0, 80197ce <__cleanup_context+0x86>
 801979a:	47c8      	blx	r9
 801979c:	6833      	ldr	r3, [r6, #0]
 801979e:	3401      	adds	r4, #1
 80197a0:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 80197a4:	f145 0500 	adc.w	r5, r5, #0
 80197a8:	6a1b      	ldr	r3, [r3, #32]
 80197aa:	4294      	cmp	r4, r2
 80197ac:	eb75 010c 	sbcs.w	r1, r5, ip
 80197b0:	dbef      	blt.n	8019792 <__cleanup_context+0x4a>
 80197b2:	4618      	mov	r0, r3
 80197b4:	4639      	mov	r1, r7
 80197b6:	47c8      	blx	r9
 80197b8:	6830      	ldr	r0, [r6, #0]
 80197ba:	4639      	mov	r1, r7
 80197bc:	47c8      	blx	r9
 80197be:	2300      	movs	r3, #0
 80197c0:	4640      	mov	r0, r8
 80197c2:	e9c6 3300 	strd	r3, r3, [r6]
 80197c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80197ca:	4698      	mov	r8, r3
 80197cc:	e7d0      	b.n	8019770 <__cleanup_context+0x28>
 80197ce:	3401      	adds	r4, #1
 80197d0:	f145 0500 	adc.w	r5, r5, #0
 80197d4:	4294      	cmp	r4, r2
 80197d6:	eb75 010c 	sbcs.w	r1, r5, ip
 80197da:	dbda      	blt.n	8019792 <__cleanup_context+0x4a>
 80197dc:	e7e9      	b.n	80197b2 <__cleanup_context+0x6a>
 80197de:	4680      	mov	r8, r0
 80197e0:	2300      	movs	r3, #0
 80197e2:	4640      	mov	r0, r8
 80197e4:	e9c6 3300 	strd	r3, r3, [r6]
 80197e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80197ec:	f1b8 0f00 	cmp.w	r8, #0
 80197f0:	d005      	beq.n	80197fe <__cleanup_context+0xb6>
 80197f2:	f7fb f8a9 	bl	8014948 <rcutils_reset_error>
 80197f6:	e7c1      	b.n	801977c <__cleanup_context+0x34>
 80197f8:	f7fb f8a6 	bl	8014948 <rcutils_reset_error>
 80197fc:	e7b7      	b.n	801976e <__cleanup_context+0x26>
 80197fe:	f7ff ff7d 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 8019802:	4680      	mov	r8, r0
 8019804:	e7f5      	b.n	80197f2 <__cleanup_context+0xaa>
 8019806:	bf00      	nop

08019808 <rcl_init>:
 8019808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801980c:	1e04      	subs	r4, r0, #0
 801980e:	b0a5      	sub	sp, #148	@ 0x94
 8019810:	460d      	mov	r5, r1
 8019812:	4617      	mov	r7, r2
 8019814:	461e      	mov	r6, r3
 8019816:	dd13      	ble.n	8019840 <rcl_init+0x38>
 8019818:	b161      	cbz	r1, 8019834 <rcl_init+0x2c>
 801981a:	f1a1 0e04 	sub.w	lr, r1, #4
 801981e:	f04f 0c00 	mov.w	ip, #0
 8019822:	e001      	b.n	8019828 <rcl_init+0x20>
 8019824:	4564      	cmp	r4, ip
 8019826:	d00d      	beq.n	8019844 <rcl_init+0x3c>
 8019828:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 801982c:	f10c 0c01 	add.w	ip, ip, #1
 8019830:	2800      	cmp	r0, #0
 8019832:	d1f7      	bne.n	8019824 <rcl_init+0x1c>
 8019834:	f04f 080b 	mov.w	r8, #11
 8019838:	4640      	mov	r0, r8
 801983a:	b025      	add	sp, #148	@ 0x94
 801983c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019840:	2900      	cmp	r1, #0
 8019842:	d1f7      	bne.n	8019834 <rcl_init+0x2c>
 8019844:	2f00      	cmp	r7, #0
 8019846:	d0f5      	beq.n	8019834 <rcl_init+0x2c>
 8019848:	683b      	ldr	r3, [r7, #0]
 801984a:	2b00      	cmp	r3, #0
 801984c:	d0f2      	beq.n	8019834 <rcl_init+0x2c>
 801984e:	469c      	mov	ip, r3
 8019850:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8019854:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019858:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801985c:	f8dc 3000 	ldr.w	r3, [ip]
 8019860:	a81f      	add	r0, sp, #124	@ 0x7c
 8019862:	f8ce 3000 	str.w	r3, [lr]
 8019866:	f7fb f849 	bl	80148fc <rcutils_allocator_is_valid>
 801986a:	f080 0001 	eor.w	r0, r0, #1
 801986e:	b2c0      	uxtb	r0, r0
 8019870:	2800      	cmp	r0, #0
 8019872:	d1df      	bne.n	8019834 <rcl_init+0x2c>
 8019874:	2e00      	cmp	r6, #0
 8019876:	d0dd      	beq.n	8019834 <rcl_init+0x2c>
 8019878:	6833      	ldr	r3, [r6, #0]
 801987a:	2b00      	cmp	r3, #0
 801987c:	d175      	bne.n	801996a <rcl_init+0x162>
 801987e:	2198      	movs	r1, #152	@ 0x98
 8019880:	2001      	movs	r0, #1
 8019882:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8019886:	4798      	blx	r3
 8019888:	4680      	mov	r8, r0
 801988a:	6030      	str	r0, [r6, #0]
 801988c:	2800      	cmp	r0, #0
 801988e:	f000 80b4 	beq.w	80199fa <rcl_init+0x1f2>
 8019892:	a802      	add	r0, sp, #8
 8019894:	f003 f81a 	bl	801c8cc <rmw_get_zero_initialized_context>
 8019898:	a902      	add	r1, sp, #8
 801989a:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 801989e:	2270      	movs	r2, #112	@ 0x70
 80198a0:	f008 fe67 	bl	8022572 <memcpy>
 80198a4:	f8d6 8000 	ldr.w	r8, [r6]
 80198a8:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80198ac:	46c4      	mov	ip, r8
 80198ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80198b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80198b6:	f8de 3000 	ldr.w	r3, [lr]
 80198ba:	f108 0114 	add.w	r1, r8, #20
 80198be:	4638      	mov	r0, r7
 80198c0:	f8cc 3000 	str.w	r3, [ip]
 80198c4:	f000 f94a 	bl	8019b5c <rcl_init_options_copy>
 80198c8:	4680      	mov	r8, r0
 80198ca:	2800      	cmp	r0, #0
 80198cc:	d149      	bne.n	8019962 <rcl_init+0x15a>
 80198ce:	f8d6 9000 	ldr.w	r9, [r6]
 80198d2:	17e3      	asrs	r3, r4, #31
 80198d4:	f8c9 0020 	str.w	r0, [r9, #32]
 80198d8:	f8c9 4018 	str.w	r4, [r9, #24]
 80198dc:	9301      	str	r3, [sp, #4]
 80198de:	f8c9 301c 	str.w	r3, [r9, #28]
 80198e2:	2c00      	cmp	r4, #0
 80198e4:	d049      	beq.n	801997a <rcl_init+0x172>
 80198e6:	2d00      	cmp	r5, #0
 80198e8:	d047      	beq.n	801997a <rcl_init+0x172>
 80198ea:	2104      	movs	r1, #4
 80198ec:	4620      	mov	r0, r4
 80198ee:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 80198f2:	4798      	blx	r3
 80198f4:	f8c9 0020 	str.w	r0, [r9, #32]
 80198f8:	f8d6 9000 	ldr.w	r9, [r6]
 80198fc:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8019900:	f1bb 0f00 	cmp.w	fp, #0
 8019904:	d02b      	beq.n	801995e <rcl_init+0x156>
 8019906:	2c01      	cmp	r4, #1
 8019908:	9b01      	ldr	r3, [sp, #4]
 801990a:	f173 0300 	sbcs.w	r3, r3, #0
 801990e:	db34      	blt.n	801997a <rcl_init+0x172>
 8019910:	f04f 0800 	mov.w	r8, #0
 8019914:	3d04      	subs	r5, #4
 8019916:	46c1      	mov	r9, r8
 8019918:	e00e      	b.n	8019938 <rcl_init+0x130>
 801991a:	6829      	ldr	r1, [r5, #0]
 801991c:	f008 fe29 	bl	8022572 <memcpy>
 8019920:	f118 0801 	adds.w	r8, r8, #1
 8019924:	9b01      	ldr	r3, [sp, #4]
 8019926:	f149 0900 	adc.w	r9, r9, #0
 801992a:	454b      	cmp	r3, r9
 801992c:	bf08      	it	eq
 801992e:	4544      	cmpeq	r4, r8
 8019930:	d021      	beq.n	8019976 <rcl_init+0x16e>
 8019932:	6833      	ldr	r3, [r6, #0]
 8019934:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8019938:	f855 0f04 	ldr.w	r0, [r5, #4]!
 801993c:	f7e6 fcc8 	bl	80002d0 <strlen>
 8019940:	f100 0a01 	add.w	sl, r0, #1
 8019944:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8019946:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8019948:	4650      	mov	r0, sl
 801994a:	4798      	blx	r3
 801994c:	6833      	ldr	r3, [r6, #0]
 801994e:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 8019952:	4652      	mov	r2, sl
 8019954:	6a1b      	ldr	r3, [r3, #32]
 8019956:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801995a:	2800      	cmp	r0, #0
 801995c:	d1dd      	bne.n	801991a <rcl_init+0x112>
 801995e:	f04f 080a 	mov.w	r8, #10
 8019962:	4630      	mov	r0, r6
 8019964:	f7ff fef0 	bl	8019748 <__cleanup_context>
 8019968:	e766      	b.n	8019838 <rcl_init+0x30>
 801996a:	f04f 0864 	mov.w	r8, #100	@ 0x64
 801996e:	4640      	mov	r0, r8
 8019970:	b025      	add	sp, #148	@ 0x94
 8019972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019976:	f8d6 9000 	ldr.w	r9, [r6]
 801997a:	4a33      	ldr	r2, [pc, #204]	@ (8019a48 <rcl_init+0x240>)
 801997c:	6813      	ldr	r3, [r2, #0]
 801997e:	3301      	adds	r3, #1
 8019980:	d036      	beq.n	80199f0 <rcl_init+0x1e8>
 8019982:	461d      	mov	r5, r3
 8019984:	2000      	movs	r0, #0
 8019986:	4619      	mov	r1, r3
 8019988:	f8d9 4014 	ldr.w	r4, [r9, #20]
 801998c:	6073      	str	r3, [r6, #4]
 801998e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8019990:	6011      	str	r1, [r2, #0]
 8019992:	3301      	adds	r3, #1
 8019994:	e9c4 5006 	strd	r5, r0, [r4, #24]
 8019998:	d045      	beq.n	8019a26 <rcl_init+0x21e>
 801999a:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 801999e:	b37b      	cbz	r3, 8019a00 <rcl_init+0x1f8>
 80199a0:	683a      	ldr	r2, [r7, #0]
 80199a2:	2b01      	cmp	r3, #1
 80199a4:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80199a8:	d036      	beq.n	8019a18 <rcl_init+0x210>
 80199aa:	f104 0534 	add.w	r5, r4, #52	@ 0x34
 80199ae:	2a00      	cmp	r2, #0
 80199b0:	d043      	beq.n	8019a3a <rcl_init+0x232>
 80199b2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80199b4:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 80199b8:	b953      	cbnz	r3, 80199d0 <rcl_init+0x1c8>
 80199ba:	2801      	cmp	r0, #1
 80199bc:	d008      	beq.n	80199d0 <rcl_init+0x1c8>
 80199be:	a91f      	add	r1, sp, #124	@ 0x7c
 80199c0:	4628      	mov	r0, r5
 80199c2:	f006 fd13 	bl	80203ec <rcl_get_discovery_static_peers>
 80199c6:	4680      	mov	r8, r0
 80199c8:	2800      	cmp	r0, #0
 80199ca:	d1ca      	bne.n	8019962 <rcl_init+0x15a>
 80199cc:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 80199d0:	f006 fd02 	bl	80203d8 <rcl_automatic_discovery_range_to_string>
 80199d4:	6831      	ldr	r1, [r6, #0]
 80199d6:	6948      	ldr	r0, [r1, #20]
 80199d8:	3128      	adds	r1, #40	@ 0x28
 80199da:	3018      	adds	r0, #24
 80199dc:	f003 fb18 	bl	801d010 <rmw_init>
 80199e0:	4680      	mov	r8, r0
 80199e2:	2800      	cmp	r0, #0
 80199e4:	f43f af28 	beq.w	8019838 <rcl_init+0x30>
 80199e8:	f7ff fe88 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 80199ec:	4680      	mov	r8, r0
 80199ee:	e7b8      	b.n	8019962 <rcl_init+0x15a>
 80199f0:	2101      	movs	r1, #1
 80199f2:	4618      	mov	r0, r3
 80199f4:	460d      	mov	r5, r1
 80199f6:	460b      	mov	r3, r1
 80199f8:	e7c6      	b.n	8019988 <rcl_init+0x180>
 80199fa:	f04f 080a 	mov.w	r8, #10
 80199fe:	e71b      	b.n	8019838 <rcl_init+0x30>
 8019a00:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8019a04:	f000 f908 	bl	8019c18 <rcl_get_localhost_only>
 8019a08:	4680      	mov	r8, r0
 8019a0a:	2800      	cmp	r0, #0
 8019a0c:	d1a9      	bne.n	8019962 <rcl_init+0x15a>
 8019a0e:	6832      	ldr	r2, [r6, #0]
 8019a10:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 8019a14:	6954      	ldr	r4, [r2, #20]
 8019a16:	e7c3      	b.n	80199a0 <rcl_init+0x198>
 8019a18:	2302      	movs	r3, #2
 8019a1a:	2200      	movs	r2, #0
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8019a22:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8019a24:	e7d4      	b.n	80199d0 <rcl_init+0x1c8>
 8019a26:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8019a2a:	f006 fd49 	bl	80204c0 <rcl_get_default_domain_id>
 8019a2e:	4680      	mov	r8, r0
 8019a30:	2800      	cmp	r0, #0
 8019a32:	d196      	bne.n	8019962 <rcl_init+0x15a>
 8019a34:	6833      	ldr	r3, [r6, #0]
 8019a36:	695c      	ldr	r4, [r3, #20]
 8019a38:	e7af      	b.n	801999a <rcl_init+0x192>
 8019a3a:	4628      	mov	r0, r5
 8019a3c:	f006 fc8a 	bl	8020354 <rcl_get_automatic_discovery_range>
 8019a40:	4680      	mov	r8, r0
 8019a42:	2800      	cmp	r0, #0
 8019a44:	d0b5      	beq.n	80199b2 <rcl_init+0x1aa>
 8019a46:	e78c      	b.n	8019962 <rcl_init+0x15a>
 8019a48:	20028610 	.word	0x20028610

08019a4c <rcl_get_zero_initialized_init_options>:
 8019a4c:	2000      	movs	r0, #0
 8019a4e:	4770      	bx	lr

08019a50 <rcl_init_options_init>:
 8019a50:	b084      	sub	sp, #16
 8019a52:	b570      	push	{r4, r5, r6, lr}
 8019a54:	b09e      	sub	sp, #120	@ 0x78
 8019a56:	ad23      	add	r5, sp, #140	@ 0x8c
 8019a58:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8019a5c:	2800      	cmp	r0, #0
 8019a5e:	d046      	beq.n	8019aee <rcl_init_options_init+0x9e>
 8019a60:	6803      	ldr	r3, [r0, #0]
 8019a62:	4604      	mov	r4, r0
 8019a64:	b133      	cbz	r3, 8019a74 <rcl_init_options_init+0x24>
 8019a66:	2564      	movs	r5, #100	@ 0x64
 8019a68:	4628      	mov	r0, r5
 8019a6a:	b01e      	add	sp, #120	@ 0x78
 8019a6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a70:	b004      	add	sp, #16
 8019a72:	4770      	bx	lr
 8019a74:	4628      	mov	r0, r5
 8019a76:	f7fa ff41 	bl	80148fc <rcutils_allocator_is_valid>
 8019a7a:	2800      	cmp	r0, #0
 8019a7c:	d037      	beq.n	8019aee <rcl_init_options_init+0x9e>
 8019a7e:	46ae      	mov	lr, r5
 8019a80:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8019a84:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019a88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8019a8c:	f8de 3000 	ldr.w	r3, [lr]
 8019a90:	2070      	movs	r0, #112	@ 0x70
 8019a92:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8019a94:	f8cc 3000 	str.w	r3, [ip]
 8019a98:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8019a9a:	4798      	blx	r3
 8019a9c:	4606      	mov	r6, r0
 8019a9e:	6020      	str	r0, [r4, #0]
 8019aa0:	b338      	cbz	r0, 8019af2 <rcl_init_options_init+0xa2>
 8019aa2:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 8019aa6:	4686      	mov	lr, r0
 8019aa8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019aac:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8019ab0:	f8dc 3000 	ldr.w	r3, [ip]
 8019ab4:	a802      	add	r0, sp, #8
 8019ab6:	f8ce 3000 	str.w	r3, [lr]
 8019aba:	f002 ff1f 	bl	801c8fc <rmw_get_zero_initialized_init_options>
 8019abe:	2258      	movs	r2, #88	@ 0x58
 8019ac0:	a902      	add	r1, sp, #8
 8019ac2:	f106 0018 	add.w	r0, r6, #24
 8019ac6:	f008 fd54 	bl	8022572 <memcpy>
 8019aca:	ab26      	add	r3, sp, #152	@ 0x98
 8019acc:	6826      	ldr	r6, [r4, #0]
 8019ace:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019ad2:	e88d 0003 	stmia.w	sp, {r0, r1}
 8019ad6:	f106 0018 	add.w	r0, r6, #24
 8019ada:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8019ade:	f003 f99b 	bl	801ce18 <rmw_init_options_init>
 8019ae2:	4605      	mov	r5, r0
 8019ae4:	b938      	cbnz	r0, 8019af6 <rcl_init_options_init+0xa6>
 8019ae6:	6823      	ldr	r3, [r4, #0]
 8019ae8:	f883 0034 	strb.w	r0, [r3, #52]	@ 0x34
 8019aec:	e7bc      	b.n	8019a68 <rcl_init_options_init+0x18>
 8019aee:	250b      	movs	r5, #11
 8019af0:	e7ba      	b.n	8019a68 <rcl_init_options_init+0x18>
 8019af2:	250a      	movs	r5, #10
 8019af4:	e7b8      	b.n	8019a68 <rcl_init_options_init+0x18>
 8019af6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8019af8:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8019afa:	6820      	ldr	r0, [r4, #0]
 8019afc:	4798      	blx	r3
 8019afe:	4628      	mov	r0, r5
 8019b00:	f7ff fdfc 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 8019b04:	4605      	mov	r5, r0
 8019b06:	e7af      	b.n	8019a68 <rcl_init_options_init+0x18>

08019b08 <rcl_init_options_fini>:
 8019b08:	b530      	push	{r4, r5, lr}
 8019b0a:	b087      	sub	sp, #28
 8019b0c:	b1f0      	cbz	r0, 8019b4c <rcl_init_options_fini+0x44>
 8019b0e:	6803      	ldr	r3, [r0, #0]
 8019b10:	4604      	mov	r4, r0
 8019b12:	b1db      	cbz	r3, 8019b4c <rcl_init_options_fini+0x44>
 8019b14:	469c      	mov	ip, r3
 8019b16:	f10d 0e04 	add.w	lr, sp, #4
 8019b1a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019b1e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8019b22:	f8dc 3000 	ldr.w	r3, [ip]
 8019b26:	a801      	add	r0, sp, #4
 8019b28:	f8ce 3000 	str.w	r3, [lr]
 8019b2c:	f7fa fee6 	bl	80148fc <rcutils_allocator_is_valid>
 8019b30:	b160      	cbz	r0, 8019b4c <rcl_init_options_fini+0x44>
 8019b32:	6820      	ldr	r0, [r4, #0]
 8019b34:	3018      	adds	r0, #24
 8019b36:	f003 fa31 	bl	801cf9c <rmw_init_options_fini>
 8019b3a:	4605      	mov	r5, r0
 8019b3c:	b950      	cbnz	r0, 8019b54 <rcl_init_options_fini+0x4c>
 8019b3e:	6820      	ldr	r0, [r4, #0]
 8019b40:	9b02      	ldr	r3, [sp, #8]
 8019b42:	9905      	ldr	r1, [sp, #20]
 8019b44:	4798      	blx	r3
 8019b46:	4628      	mov	r0, r5
 8019b48:	b007      	add	sp, #28
 8019b4a:	bd30      	pop	{r4, r5, pc}
 8019b4c:	250b      	movs	r5, #11
 8019b4e:	4628      	mov	r0, r5
 8019b50:	b007      	add	sp, #28
 8019b52:	bd30      	pop	{r4, r5, pc}
 8019b54:	f7ff fdd2 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 8019b58:	4605      	mov	r5, r0
 8019b5a:	e7f8      	b.n	8019b4e <rcl_init_options_fini+0x46>

08019b5c <rcl_init_options_copy>:
 8019b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019b5e:	b09d      	sub	sp, #116	@ 0x74
 8019b60:	2800      	cmp	r0, #0
 8019b62:	d04d      	beq.n	8019c00 <rcl_init_options_copy+0xa4>
 8019b64:	4604      	mov	r4, r0
 8019b66:	6800      	ldr	r0, [r0, #0]
 8019b68:	2800      	cmp	r0, #0
 8019b6a:	d049      	beq.n	8019c00 <rcl_init_options_copy+0xa4>
 8019b6c:	460d      	mov	r5, r1
 8019b6e:	f7fa fec5 	bl	80148fc <rcutils_allocator_is_valid>
 8019b72:	f080 0001 	eor.w	r0, r0, #1
 8019b76:	b2c0      	uxtb	r0, r0
 8019b78:	2800      	cmp	r0, #0
 8019b7a:	d141      	bne.n	8019c00 <rcl_init_options_copy+0xa4>
 8019b7c:	2d00      	cmp	r5, #0
 8019b7e:	d03f      	beq.n	8019c00 <rcl_init_options_copy+0xa4>
 8019b80:	682b      	ldr	r3, [r5, #0]
 8019b82:	b11b      	cbz	r3, 8019b8c <rcl_init_options_copy+0x30>
 8019b84:	2464      	movs	r4, #100	@ 0x64
 8019b86:	4620      	mov	r0, r4
 8019b88:	b01d      	add	sp, #116	@ 0x74
 8019b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019b8c:	6826      	ldr	r6, [r4, #0]
 8019b8e:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8019b92:	46b6      	mov	lr, r6
 8019b94:	6837      	ldr	r7, [r6, #0]
 8019b96:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019b9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8019b9e:	f8de 3000 	ldr.w	r3, [lr]
 8019ba2:	2070      	movs	r0, #112	@ 0x70
 8019ba4:	4619      	mov	r1, r3
 8019ba6:	f8cc 3000 	str.w	r3, [ip]
 8019baa:	47b8      	blx	r7
 8019bac:	4606      	mov	r6, r0
 8019bae:	6028      	str	r0, [r5, #0]
 8019bb0:	b350      	cbz	r0, 8019c08 <rcl_init_options_copy+0xac>
 8019bb2:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8019bb6:	4686      	mov	lr, r0
 8019bb8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019bbc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8019bc0:	f8dc 3000 	ldr.w	r3, [ip]
 8019bc4:	4668      	mov	r0, sp
 8019bc6:	f8ce 3000 	str.w	r3, [lr]
 8019bca:	f002 fe97 	bl	801c8fc <rmw_get_zero_initialized_init_options>
 8019bce:	2258      	movs	r2, #88	@ 0x58
 8019bd0:	4669      	mov	r1, sp
 8019bd2:	f106 0018 	add.w	r0, r6, #24
 8019bd6:	f008 fccc 	bl	8022572 <memcpy>
 8019bda:	6820      	ldr	r0, [r4, #0]
 8019bdc:	6829      	ldr	r1, [r5, #0]
 8019bde:	3018      	adds	r0, #24
 8019be0:	3118      	adds	r1, #24
 8019be2:	f003 f97b 	bl	801cedc <rmw_init_options_copy>
 8019be6:	4604      	mov	r4, r0
 8019be8:	2800      	cmp	r0, #0
 8019bea:	d0cc      	beq.n	8019b86 <rcl_init_options_copy+0x2a>
 8019bec:	f7fa fe94 	bl	8014918 <rcutils_get_error_string>
 8019bf0:	f7fa feaa 	bl	8014948 <rcutils_reset_error>
 8019bf4:	4628      	mov	r0, r5
 8019bf6:	f7ff ff87 	bl	8019b08 <rcl_init_options_fini>
 8019bfa:	b138      	cbz	r0, 8019c0c <rcl_init_options_copy+0xb0>
 8019bfc:	4604      	mov	r4, r0
 8019bfe:	e7c2      	b.n	8019b86 <rcl_init_options_copy+0x2a>
 8019c00:	240b      	movs	r4, #11
 8019c02:	4620      	mov	r0, r4
 8019c04:	b01d      	add	sp, #116	@ 0x74
 8019c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019c08:	240a      	movs	r4, #10
 8019c0a:	e7bc      	b.n	8019b86 <rcl_init_options_copy+0x2a>
 8019c0c:	4620      	mov	r0, r4
 8019c0e:	b01d      	add	sp, #116	@ 0x74
 8019c10:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019c14:	f7ff bd72 	b.w	80196fc <rcl_convert_rmw_ret_to_rcl_ret>

08019c18 <rcl_get_localhost_only>:
 8019c18:	b510      	push	{r4, lr}
 8019c1a:	2300      	movs	r3, #0
 8019c1c:	b082      	sub	sp, #8
 8019c1e:	9301      	str	r3, [sp, #4]
 8019c20:	b1b8      	cbz	r0, 8019c52 <rcl_get_localhost_only+0x3a>
 8019c22:	4604      	mov	r4, r0
 8019c24:	a901      	add	r1, sp, #4
 8019c26:	480c      	ldr	r0, [pc, #48]	@ (8019c58 <rcl_get_localhost_only+0x40>)
 8019c28:	f002 fb80 	bl	801c32c <rcutils_get_env>
 8019c2c:	b110      	cbz	r0, 8019c34 <rcl_get_localhost_only+0x1c>
 8019c2e:	2001      	movs	r0, #1
 8019c30:	b002      	add	sp, #8
 8019c32:	bd10      	pop	{r4, pc}
 8019c34:	9b01      	ldr	r3, [sp, #4]
 8019c36:	b10b      	cbz	r3, 8019c3c <rcl_get_localhost_only+0x24>
 8019c38:	781b      	ldrb	r3, [r3, #0]
 8019c3a:	b923      	cbnz	r3, 8019c46 <rcl_get_localhost_only+0x2e>
 8019c3c:	2300      	movs	r3, #0
 8019c3e:	7023      	strb	r3, [r4, #0]
 8019c40:	2000      	movs	r0, #0
 8019c42:	b002      	add	sp, #8
 8019c44:	bd10      	pop	{r4, pc}
 8019c46:	2b31      	cmp	r3, #49	@ 0x31
 8019c48:	bf14      	ite	ne
 8019c4a:	2302      	movne	r3, #2
 8019c4c:	2301      	moveq	r3, #1
 8019c4e:	7023      	strb	r3, [r4, #0]
 8019c50:	e7f6      	b.n	8019c40 <rcl_get_localhost_only+0x28>
 8019c52:	200b      	movs	r0, #11
 8019c54:	b002      	add	sp, #8
 8019c56:	bd10      	pop	{r4, pc}
 8019c58:	08025c4c 	.word	0x08025c4c

08019c5c <rcl_get_zero_initialized_node>:
 8019c5c:	4a03      	ldr	r2, [pc, #12]	@ (8019c6c <rcl_get_zero_initialized_node+0x10>)
 8019c5e:	4603      	mov	r3, r0
 8019c60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019c64:	e883 0003 	stmia.w	r3, {r0, r1}
 8019c68:	4618      	mov	r0, r3
 8019c6a:	4770      	bx	lr
 8019c6c:	080265b0 	.word	0x080265b0

08019c70 <rcl_node_init>:
 8019c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c74:	b0a9      	sub	sp, #164	@ 0xa4
 8019c76:	4605      	mov	r5, r0
 8019c78:	460e      	mov	r6, r1
 8019c7a:	4617      	mov	r7, r2
 8019c7c:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 8019c80:	a823      	add	r0, sp, #140	@ 0x8c
 8019c82:	4699      	mov	r9, r3
 8019c84:	f006 fe2e 	bl	80208e4 <rcl_guard_condition_get_default_options>
 8019c88:	f1b8 0f00 	cmp.w	r8, #0
 8019c8c:	f000 80e0 	beq.w	8019e50 <rcl_node_init+0x1e0>
 8019c90:	4640      	mov	r0, r8
 8019c92:	f7fa fe33 	bl	80148fc <rcutils_allocator_is_valid>
 8019c96:	2d00      	cmp	r5, #0
 8019c98:	bf18      	it	ne
 8019c9a:	2f00      	cmpne	r7, #0
 8019c9c:	bf0c      	ite	eq
 8019c9e:	2301      	moveq	r3, #1
 8019ca0:	2300      	movne	r3, #0
 8019ca2:	2e00      	cmp	r6, #0
 8019ca4:	bf08      	it	eq
 8019ca6:	f043 0301 	orreq.w	r3, r3, #1
 8019caa:	2b00      	cmp	r3, #0
 8019cac:	f040 80d0 	bne.w	8019e50 <rcl_node_init+0x1e0>
 8019cb0:	f080 0001 	eor.w	r0, r0, #1
 8019cb4:	b2c0      	uxtb	r0, r0
 8019cb6:	2800      	cmp	r0, #0
 8019cb8:	f040 80ca 	bne.w	8019e50 <rcl_node_init+0x1e0>
 8019cbc:	686c      	ldr	r4, [r5, #4]
 8019cbe:	2c00      	cmp	r4, #0
 8019cc0:	f040 80cd 	bne.w	8019e5e <rcl_node_init+0x1ee>
 8019cc4:	f1b9 0f00 	cmp.w	r9, #0
 8019cc8:	f000 80c2 	beq.w	8019e50 <rcl_node_init+0x1e0>
 8019ccc:	4648      	mov	r0, r9
 8019cce:	f7ff fd35 	bl	801973c <rcl_context_is_valid>
 8019cd2:	2800      	cmp	r0, #0
 8019cd4:	f000 80c1 	beq.w	8019e5a <rcl_node_init+0x1ea>
 8019cd8:	4622      	mov	r2, r4
 8019cda:	4630      	mov	r0, r6
 8019cdc:	a922      	add	r1, sp, #136	@ 0x88
 8019cde:	9422      	str	r4, [sp, #136]	@ 0x88
 8019ce0:	f002 ffb8 	bl	801cc54 <rmw_validate_node_name>
 8019ce4:	4604      	mov	r4, r0
 8019ce6:	2800      	cmp	r0, #0
 8019ce8:	f040 80b3 	bne.w	8019e52 <rcl_node_init+0x1e2>
 8019cec:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8019cee:	2800      	cmp	r0, #0
 8019cf0:	f040 8112 	bne.w	8019f18 <rcl_node_init+0x2a8>
 8019cf4:	783b      	ldrb	r3, [r7, #0]
 8019cf6:	2b00      	cmp	r3, #0
 8019cf8:	f000 80ff 	beq.w	8019efa <rcl_node_init+0x28a>
 8019cfc:	2b2f      	cmp	r3, #47	@ 0x2f
 8019cfe:	f000 80b3 	beq.w	8019e68 <rcl_node_init+0x1f8>
 8019d02:	4b8d      	ldr	r3, [pc, #564]	@ (8019f38 <rcl_node_init+0x2c8>)
 8019d04:	9703      	str	r7, [sp, #12]
 8019d06:	9302      	str	r3, [sp, #8]
 8019d08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019d0c:	9301      	str	r3, [sp, #4]
 8019d0e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8019d12:	9300      	str	r3, [sp, #0]
 8019d14:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8019d18:	f002 fb20 	bl	801c35c <rcutils_format_string_limit>
 8019d1c:	4682      	mov	sl, r0
 8019d1e:	f1ba 0f00 	cmp.w	sl, #0
 8019d22:	f000 80f7 	beq.w	8019f14 <rcl_node_init+0x2a4>
 8019d26:	2200      	movs	r2, #0
 8019d28:	a922      	add	r1, sp, #136	@ 0x88
 8019d2a:	4650      	mov	r0, sl
 8019d2c:	9222      	str	r2, [sp, #136]	@ 0x88
 8019d2e:	f002 ff73 	bl	801cc18 <rmw_validate_namespace>
 8019d32:	4604      	mov	r4, r0
 8019d34:	2800      	cmp	r0, #0
 8019d36:	f040 80a7 	bne.w	8019e88 <rcl_node_init+0x218>
 8019d3a:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8019d3c:	2800      	cmp	r0, #0
 8019d3e:	f040 80a0 	bne.w	8019e82 <rcl_node_init+0x212>
 8019d42:	2178      	movs	r1, #120	@ 0x78
 8019d44:	2001      	movs	r0, #1
 8019d46:	e9d8 3203 	ldrd	r3, r2, [r8, #12]
 8019d4a:	4798      	blx	r3
 8019d4c:	4604      	mov	r4, r0
 8019d4e:	6068      	str	r0, [r5, #4]
 8019d50:	2800      	cmp	r0, #0
 8019d52:	f000 80e5 	beq.w	8019f20 <rcl_node_init+0x2b0>
 8019d56:	a808      	add	r0, sp, #32
 8019d58:	f000 f93e 	bl	8019fd8 <rcl_node_get_default_options>
 8019d5c:	a908      	add	r1, sp, #32
 8019d5e:	4620      	mov	r0, r4
 8019d60:	2268      	movs	r2, #104	@ 0x68
 8019d62:	f008 fc06 	bl	8022572 <memcpy>
 8019d66:	6869      	ldr	r1, [r5, #4]
 8019d68:	4640      	mov	r0, r8
 8019d6a:	f8c5 9000 	str.w	r9, [r5]
 8019d6e:	f000 f941 	bl	8019ff4 <rcl_node_options_copy>
 8019d72:	4604      	mov	r4, r0
 8019d74:	2800      	cmp	r0, #0
 8019d76:	f040 8087 	bne.w	8019e88 <rcl_node_init+0x218>
 8019d7a:	4650      	mov	r0, sl
 8019d7c:	f7e6 faa8 	bl	80002d0 <strlen>
 8019d80:	eb0a 0300 	add.w	r3, sl, r0
 8019d84:	686c      	ldr	r4, [r5, #4]
 8019d86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8019d8a:	2b2f      	cmp	r3, #47	@ 0x2f
 8019d8c:	bf0c      	ite	eq
 8019d8e:	4b6b      	ldreq	r3, [pc, #428]	@ (8019f3c <rcl_node_init+0x2cc>)
 8019d90:	4b6b      	ldrne	r3, [pc, #428]	@ (8019f40 <rcl_node_init+0x2d0>)
 8019d92:	9302      	str	r3, [sp, #8]
 8019d94:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019d98:	e9cd a603 	strd	sl, r6, [sp, #12]
 8019d9c:	9301      	str	r3, [sp, #4]
 8019d9e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8019da2:	9300      	str	r3, [sp, #0]
 8019da4:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8019da8:	f002 fad8 	bl	801c35c <rcutils_format_string_limit>
 8019dac:	686f      	ldr	r7, [r5, #4]
 8019dae:	6760      	str	r0, [r4, #116]	@ 0x74
 8019db0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019db2:	2b00      	cmp	r3, #0
 8019db4:	f000 80b6 	beq.w	8019f24 <rcl_node_init+0x2b4>
 8019db8:	682b      	ldr	r3, [r5, #0]
 8019dba:	4631      	mov	r1, r6
 8019dbc:	4652      	mov	r2, sl
 8019dbe:	6818      	ldr	r0, [r3, #0]
 8019dc0:	3028      	adds	r0, #40	@ 0x28
 8019dc2:	f003 fb7b 	bl	801d4bc <rmw_create_node>
 8019dc6:	66b8      	str	r0, [r7, #104]	@ 0x68
 8019dc8:	686f      	ldr	r7, [r5, #4]
 8019dca:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8019dcc:	2800      	cmp	r0, #0
 8019dce:	f000 80ac 	beq.w	8019f2a <rcl_node_init+0x2ba>
 8019dd2:	f003 fbff 	bl	801d5d4 <rmw_node_get_graph_guard_condition>
 8019dd6:	4606      	mov	r6, r0
 8019dd8:	2800      	cmp	r0, #0
 8019dda:	f000 80ab 	beq.w	8019f34 <rcl_node_init+0x2c4>
 8019dde:	686c      	ldr	r4, [r5, #4]
 8019de0:	2008      	movs	r0, #8
 8019de2:	f8d8 3000 	ldr.w	r3, [r8]
 8019de6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019dea:	4798      	blx	r3
 8019dec:	686f      	ldr	r7, [r5, #4]
 8019dee:	66e0      	str	r0, [r4, #108]	@ 0x6c
 8019df0:	f8d7 b06c 	ldr.w	fp, [r7, #108]	@ 0x6c
 8019df4:	f1bb 0f00 	cmp.w	fp, #0
 8019df8:	f000 809a 	beq.w	8019f30 <rcl_node_init+0x2c0>
 8019dfc:	af06      	add	r7, sp, #24
 8019dfe:	ac23      	add	r4, sp, #140	@ 0x8c
 8019e00:	4638      	mov	r0, r7
 8019e02:	f006 fce7 	bl	80207d4 <rcl_get_zero_initialized_guard_condition>
 8019e06:	686b      	ldr	r3, [r5, #4]
 8019e08:	e897 0003 	ldmia.w	r7, {r0, r1}
 8019e0c:	4647      	mov	r7, r8
 8019e0e:	f8d3 c06c 	ldr.w	ip, [r3, #108]	@ 0x6c
 8019e12:	e88b 0003 	stmia.w	fp, {r0, r1}
 8019e16:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8019e18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019e1a:	683b      	ldr	r3, [r7, #0]
 8019e1c:	6023      	str	r3, [r4, #0]
 8019e1e:	ab28      	add	r3, sp, #160	@ 0xa0
 8019e20:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8019e24:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8019e28:	464a      	mov	r2, r9
 8019e2a:	4631      	mov	r1, r6
 8019e2c:	4660      	mov	r0, ip
 8019e2e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8019e30:	f006 fcda 	bl	80207e8 <rcl_guard_condition_init_from_rmw>
 8019e34:	4604      	mov	r4, r0
 8019e36:	bb38      	cbnz	r0, 8019e88 <rcl_node_init+0x218>
 8019e38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019e3c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019e40:	4798      	blx	r3
 8019e42:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019e46:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019e4a:	4650      	mov	r0, sl
 8019e4c:	4798      	blx	r3
 8019e4e:	e000      	b.n	8019e52 <rcl_node_init+0x1e2>
 8019e50:	240b      	movs	r4, #11
 8019e52:	4620      	mov	r0, r4
 8019e54:	b029      	add	sp, #164	@ 0xa4
 8019e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e5a:	2465      	movs	r4, #101	@ 0x65
 8019e5c:	e7f9      	b.n	8019e52 <rcl_node_init+0x1e2>
 8019e5e:	2464      	movs	r4, #100	@ 0x64
 8019e60:	4620      	mov	r0, r4
 8019e62:	b029      	add	sp, #164	@ 0xa4
 8019e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e68:	f108 030c 	add.w	r3, r8, #12
 8019e6c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019e70:	e88d 0003 	stmia.w	sp, {r0, r1}
 8019e74:	4638      	mov	r0, r7
 8019e76:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8019e7a:	f002 fbab 	bl	801c5d4 <rcutils_strdup>
 8019e7e:	4682      	mov	sl, r0
 8019e80:	e74d      	b.n	8019d1e <rcl_node_init+0xae>
 8019e82:	24ca      	movs	r4, #202	@ 0xca
 8019e84:	f002 feda 	bl	801cc3c <rmw_namespace_validation_result_string>
 8019e88:	686f      	ldr	r7, [r5, #4]
 8019e8a:	b337      	cbz	r7, 8019eda <rcl_node_init+0x26a>
 8019e8c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8019e8e:	b148      	cbz	r0, 8019ea4 <rcl_node_init+0x234>
 8019e90:	f006 fd06 	bl	80208a0 <rcl_guard_condition_fini>
 8019e94:	686b      	ldr	r3, [r5, #4]
 8019e96:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019e9a:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8019e9c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019ea0:	4798      	blx	r3
 8019ea2:	686f      	ldr	r7, [r5, #4]
 8019ea4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8019ea6:	b110      	cbz	r0, 8019eae <rcl_node_init+0x23e>
 8019ea8:	f003 fb16 	bl	801d4d8 <rmw_destroy_node>
 8019eac:	686f      	ldr	r7, [r5, #4]
 8019eae:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8019eb0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019eb4:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019eb8:	4798      	blx	r3
 8019eba:	686b      	ldr	r3, [r5, #4]
 8019ebc:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019ec0:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8019ec2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019ec6:	4798      	blx	r3
 8019ec8:	6868      	ldr	r0, [r5, #4]
 8019eca:	f000 f8b5 	bl	801a038 <rcl_node_options_fini>
 8019ece:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019ed2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019ed6:	6868      	ldr	r0, [r5, #4]
 8019ed8:	4798      	blx	r3
 8019eda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019ede:	2000      	movs	r0, #0
 8019ee0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019ee4:	4798      	blx	r3
 8019ee6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019eea:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8019eee:	4650      	mov	r0, sl
 8019ef0:	4798      	blx	r3
 8019ef2:	2300      	movs	r3, #0
 8019ef4:	e9c5 3300 	strd	r3, r3, [r5]
 8019ef8:	e7ab      	b.n	8019e52 <rcl_node_init+0x1e2>
 8019efa:	f108 030c 	add.w	r3, r8, #12
 8019efe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019f02:	e88d 0003 	stmia.w	sp, {r0, r1}
 8019f06:	480f      	ldr	r0, [pc, #60]	@ (8019f44 <rcl_node_init+0x2d4>)
 8019f08:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8019f0c:	f002 fb62 	bl	801c5d4 <rcutils_strdup>
 8019f10:	4682      	mov	sl, r0
 8019f12:	e704      	b.n	8019d1e <rcl_node_init+0xae>
 8019f14:	240a      	movs	r4, #10
 8019f16:	e79c      	b.n	8019e52 <rcl_node_init+0x1e2>
 8019f18:	24c9      	movs	r4, #201	@ 0xc9
 8019f1a:	f002 fee5 	bl	801cce8 <rmw_node_name_validation_result_string>
 8019f1e:	e798      	b.n	8019e52 <rcl_node_init+0x1e2>
 8019f20:	240a      	movs	r4, #10
 8019f22:	e7da      	b.n	8019eda <rcl_node_init+0x26a>
 8019f24:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8019f26:	240a      	movs	r4, #10
 8019f28:	e7b1      	b.n	8019e8e <rcl_node_init+0x21e>
 8019f2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8019f2c:	2401      	movs	r4, #1
 8019f2e:	e7ae      	b.n	8019e8e <rcl_node_init+0x21e>
 8019f30:	240a      	movs	r4, #10
 8019f32:	e7b7      	b.n	8019ea4 <rcl_node_init+0x234>
 8019f34:	2401      	movs	r4, #1
 8019f36:	e7a7      	b.n	8019e88 <rcl_node_init+0x218>
 8019f38:	08025c68 	.word	0x08025c68
 8019f3c:	08025978 	.word	0x08025978
 8019f40:	08025c6c 	.word	0x08025c6c
 8019f44:	08025c64 	.word	0x08025c64

08019f48 <rcl_node_is_valid>:
 8019f48:	b130      	cbz	r0, 8019f58 <rcl_node_is_valid+0x10>
 8019f4a:	6843      	ldr	r3, [r0, #4]
 8019f4c:	b123      	cbz	r3, 8019f58 <rcl_node_is_valid+0x10>
 8019f4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019f50:	b113      	cbz	r3, 8019f58 <rcl_node_is_valid+0x10>
 8019f52:	6800      	ldr	r0, [r0, #0]
 8019f54:	f7ff bbf2 	b.w	801973c <rcl_context_is_valid>
 8019f58:	2000      	movs	r0, #0
 8019f5a:	4770      	bx	lr

08019f5c <rcl_node_get_name>:
 8019f5c:	b120      	cbz	r0, 8019f68 <rcl_node_get_name+0xc>
 8019f5e:	6840      	ldr	r0, [r0, #4]
 8019f60:	b110      	cbz	r0, 8019f68 <rcl_node_get_name+0xc>
 8019f62:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8019f64:	b100      	cbz	r0, 8019f68 <rcl_node_get_name+0xc>
 8019f66:	6880      	ldr	r0, [r0, #8]
 8019f68:	4770      	bx	lr
 8019f6a:	bf00      	nop

08019f6c <rcl_node_get_namespace>:
 8019f6c:	b120      	cbz	r0, 8019f78 <rcl_node_get_namespace+0xc>
 8019f6e:	6840      	ldr	r0, [r0, #4]
 8019f70:	b110      	cbz	r0, 8019f78 <rcl_node_get_namespace+0xc>
 8019f72:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8019f74:	b100      	cbz	r0, 8019f78 <rcl_node_get_namespace+0xc>
 8019f76:	68c0      	ldr	r0, [r0, #12]
 8019f78:	4770      	bx	lr
 8019f7a:	bf00      	nop

08019f7c <rcl_node_get_options>:
 8019f7c:	b128      	cbz	r0, 8019f8a <rcl_node_get_options+0xe>
 8019f7e:	6840      	ldr	r0, [r0, #4]
 8019f80:	b118      	cbz	r0, 8019f8a <rcl_node_get_options+0xe>
 8019f82:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	bf08      	it	eq
 8019f88:	2000      	moveq	r0, #0
 8019f8a:	4770      	bx	lr

08019f8c <rcl_node_get_rmw_handle>:
 8019f8c:	b110      	cbz	r0, 8019f94 <rcl_node_get_rmw_handle+0x8>
 8019f8e:	6840      	ldr	r0, [r0, #4]
 8019f90:	b100      	cbz	r0, 8019f94 <rcl_node_get_rmw_handle+0x8>
 8019f92:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8019f94:	4770      	bx	lr
 8019f96:	bf00      	nop

08019f98 <rcl_get_disable_loaned_message>:
 8019f98:	b510      	push	{r4, lr}
 8019f9a:	2300      	movs	r3, #0
 8019f9c:	b082      	sub	sp, #8
 8019f9e:	9301      	str	r3, [sp, #4]
 8019fa0:	b1a0      	cbz	r0, 8019fcc <rcl_get_disable_loaned_message+0x34>
 8019fa2:	4604      	mov	r4, r0
 8019fa4:	a901      	add	r1, sp, #4
 8019fa6:	480b      	ldr	r0, [pc, #44]	@ (8019fd4 <rcl_get_disable_loaned_message+0x3c>)
 8019fa8:	f002 f9c0 	bl	801c32c <rcutils_get_env>
 8019fac:	b110      	cbz	r0, 8019fb4 <rcl_get_disable_loaned_message+0x1c>
 8019fae:	2001      	movs	r0, #1
 8019fb0:	b002      	add	sp, #8
 8019fb2:	bd10      	pop	{r4, pc}
 8019fb4:	9a01      	ldr	r2, [sp, #4]
 8019fb6:	2000      	movs	r0, #0
 8019fb8:	7813      	ldrb	r3, [r2, #0]
 8019fba:	3b31      	subs	r3, #49	@ 0x31
 8019fbc:	bf08      	it	eq
 8019fbe:	7853      	ldrbeq	r3, [r2, #1]
 8019fc0:	fab3 f383 	clz	r3, r3
 8019fc4:	095b      	lsrs	r3, r3, #5
 8019fc6:	7023      	strb	r3, [r4, #0]
 8019fc8:	b002      	add	sp, #8
 8019fca:	bd10      	pop	{r4, pc}
 8019fcc:	200b      	movs	r0, #11
 8019fce:	b002      	add	sp, #8
 8019fd0:	bd10      	pop	{r4, pc}
 8019fd2:	bf00      	nop
 8019fd4:	08025c74 	.word	0x08025c74

08019fd8 <rcl_node_get_default_options>:
 8019fd8:	b510      	push	{r4, lr}
 8019fda:	4604      	mov	r4, r0
 8019fdc:	2253      	movs	r2, #83	@ 0x53
 8019fde:	2100      	movs	r1, #0
 8019fe0:	3015      	adds	r0, #21
 8019fe2:	f008 f9e7 	bl	80223b4 <memset>
 8019fe6:	4620      	mov	r0, r4
 8019fe8:	f7fa fc5c 	bl	80148a4 <rcutils_get_default_allocator>
 8019fec:	2301      	movs	r3, #1
 8019fee:	4620      	mov	r0, r4
 8019ff0:	7523      	strb	r3, [r4, #20]
 8019ff2:	bd10      	pop	{r4, pc}

08019ff4 <rcl_node_options_copy>:
 8019ff4:	4288      	cmp	r0, r1
 8019ff6:	bf18      	it	ne
 8019ff8:	2800      	cmpne	r0, #0
 8019ffa:	d01b      	beq.n	801a034 <rcl_node_options_copy+0x40>
 8019ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019ffe:	fab1 f681 	clz	r6, r1
 801a002:	460c      	mov	r4, r1
 801a004:	0976      	lsrs	r6, r6, #5
 801a006:	b199      	cbz	r1, 801a030 <rcl_node_options_copy+0x3c>
 801a008:	4605      	mov	r5, r0
 801a00a:	8a87      	ldrh	r7, [r0, #20]
 801a00c:	4684      	mov	ip, r0
 801a00e:	468e      	mov	lr, r1
 801a010:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801a012:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a016:	682b      	ldr	r3, [r5, #0]
 801a018:	2250      	movs	r2, #80	@ 0x50
 801a01a:	f10c 0118 	add.w	r1, ip, #24
 801a01e:	f104 0018 	add.w	r0, r4, #24
 801a022:	f8ce 3000 	str.w	r3, [lr]
 801a026:	82a7      	strh	r7, [r4, #20]
 801a028:	f008 faa3 	bl	8022572 <memcpy>
 801a02c:	4630      	mov	r0, r6
 801a02e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a030:	200b      	movs	r0, #11
 801a032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a034:	200b      	movs	r0, #11
 801a036:	4770      	bx	lr

0801a038 <rcl_node_options_fini>:
 801a038:	b1c0      	cbz	r0, 801a06c <rcl_node_options_fini+0x34>
 801a03a:	4684      	mov	ip, r0
 801a03c:	b500      	push	{lr}
 801a03e:	b087      	sub	sp, #28
 801a040:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a044:	f10d 0e04 	add.w	lr, sp, #4
 801a048:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a04c:	f8dc 3000 	ldr.w	r3, [ip]
 801a050:	a801      	add	r0, sp, #4
 801a052:	f8ce 3000 	str.w	r3, [lr]
 801a056:	f7fa fc51 	bl	80148fc <rcutils_allocator_is_valid>
 801a05a:	b118      	cbz	r0, 801a064 <rcl_node_options_fini+0x2c>
 801a05c:	2000      	movs	r0, #0
 801a05e:	b007      	add	sp, #28
 801a060:	f85d fb04 	ldr.w	pc, [sp], #4
 801a064:	200b      	movs	r0, #11
 801a066:	b007      	add	sp, #28
 801a068:	f85d fb04 	ldr.w	pc, [sp], #4
 801a06c:	200b      	movs	r0, #11
 801a06e:	4770      	bx	lr

0801a070 <rcl_node_resolve_name>:
 801a070:	b082      	sub	sp, #8
 801a072:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a076:	b091      	sub	sp, #68	@ 0x44
 801a078:	ac1a      	add	r4, sp, #104	@ 0x68
 801a07a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 801a07e:	e884 000c 	stmia.w	r4, {r2, r3}
 801a082:	2800      	cmp	r0, #0
 801a084:	d039      	beq.n	801a0fa <rcl_node_resolve_name+0x8a>
 801a086:	460d      	mov	r5, r1
 801a088:	4604      	mov	r4, r0
 801a08a:	f7ff ff77 	bl	8019f7c <rcl_node_get_options>
 801a08e:	b368      	cbz	r0, 801a0ec <rcl_node_resolve_name+0x7c>
 801a090:	4620      	mov	r0, r4
 801a092:	ae0b      	add	r6, sp, #44	@ 0x2c
 801a094:	f7ff ff62 	bl	8019f5c <rcl_node_get_name>
 801a098:	4607      	mov	r7, r0
 801a09a:	4620      	mov	r0, r4
 801a09c:	4634      	mov	r4, r6
 801a09e:	9707      	str	r7, [sp, #28]
 801a0a0:	f7ff ff64 	bl	8019f6c <rcl_node_get_namespace>
 801a0a4:	f10d 0c68 	add.w	ip, sp, #104	@ 0x68
 801a0a8:	4681      	mov	r9, r0
 801a0aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a0ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801a0b0:	f8dc 3000 	ldr.w	r3, [ip]
 801a0b4:	6023      	str	r3, [r4, #0]
 801a0b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a0b8:	b1fb      	cbz	r3, 801a0fa <rcl_node_resolve_name+0x8a>
 801a0ba:	468a      	mov	sl, r1
 801a0bc:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 801a0c0:	f002 fae8 	bl	801c694 <rcutils_get_zero_initialized_string_map>
 801a0c4:	ab10      	add	r3, sp, #64	@ 0x40
 801a0c6:	9008      	str	r0, [sp, #32]
 801a0c8:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801a0cc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a0d0:	2100      	movs	r1, #0
 801a0d2:	a808      	add	r0, sp, #32
 801a0d4:	e896 000c 	ldmia.w	r6, {r2, r3}
 801a0d8:	f002 fb36 	bl	801c748 <rcutils_string_map_init>
 801a0dc:	4607      	mov	r7, r0
 801a0de:	b170      	cbz	r0, 801a0fe <rcl_node_resolve_name+0x8e>
 801a0e0:	f7fa fc1a 	bl	8014918 <rcutils_get_error_string>
 801a0e4:	f7fa fc30 	bl	8014948 <rcutils_reset_error>
 801a0e8:	2f0a      	cmp	r7, #10
 801a0ea:	d04d      	beq.n	801a188 <rcl_node_resolve_name+0x118>
 801a0ec:	2501      	movs	r5, #1
 801a0ee:	4628      	mov	r0, r5
 801a0f0:	b011      	add	sp, #68	@ 0x44
 801a0f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0f6:	b002      	add	sp, #8
 801a0f8:	4770      	bx	lr
 801a0fa:	250b      	movs	r5, #11
 801a0fc:	e7f7      	b.n	801a0ee <rcl_node_resolve_name+0x7e>
 801a0fe:	9009      	str	r0, [sp, #36]	@ 0x24
 801a100:	a808      	add	r0, sp, #32
 801a102:	f006 fb61 	bl	80207c8 <rcl_get_default_topic_name_substitutions>
 801a106:	4604      	mov	r4, r0
 801a108:	b170      	cbz	r0, 801a128 <rcl_node_resolve_name+0xb8>
 801a10a:	280a      	cmp	r0, #10
 801a10c:	d030      	beq.n	801a170 <rcl_node_resolve_name+0x100>
 801a10e:	a808      	add	r0, sp, #32
 801a110:	f002 fb58 	bl	801c7c4 <rcutils_string_map_fini>
 801a114:	4604      	mov	r4, r0
 801a116:	2800      	cmp	r0, #0
 801a118:	d160      	bne.n	801a1dc <rcl_node_resolve_name+0x16c>
 801a11a:	4659      	mov	r1, fp
 801a11c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a11e:	47d0      	blx	sl
 801a120:	4659      	mov	r1, fp
 801a122:	4620      	mov	r0, r4
 801a124:	47d0      	blx	sl
 801a126:	e7e1      	b.n	801a0ec <rcl_node_resolve_name+0x7c>
 801a128:	ab09      	add	r3, sp, #36	@ 0x24
 801a12a:	46ec      	mov	ip, sp
 801a12c:	9305      	str	r3, [sp, #20]
 801a12e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801a130:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a134:	6833      	ldr	r3, [r6, #0]
 801a136:	4628      	mov	r0, r5
 801a138:	464a      	mov	r2, r9
 801a13a:	f8cc 3000 	str.w	r3, [ip]
 801a13e:	ab08      	add	r3, sp, #32
 801a140:	9907      	ldr	r1, [sp, #28]
 801a142:	f006 f9eb 	bl	802051c <rcl_expand_topic_name>
 801a146:	4605      	mov	r5, r0
 801a148:	bb08      	cbnz	r0, 801a18e <rcl_node_resolve_name+0x11e>
 801a14a:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801a14c:	4602      	mov	r2, r0
 801a14e:	9009      	str	r0, [sp, #36]	@ 0x24
 801a150:	a90a      	add	r1, sp, #40	@ 0x28
 801a152:	4620      	mov	r0, r4
 801a154:	f002 fcaa 	bl	801caac <rmw_validate_full_topic_name>
 801a158:	bb50      	cbnz	r0, 801a1b0 <rcl_node_resolve_name+0x140>
 801a15a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801a15c:	b9b6      	cbnz	r6, 801a18c <rcl_node_resolve_name+0x11c>
 801a15e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a160:	a808      	add	r0, sp, #32
 801a162:	601c      	str	r4, [r3, #0]
 801a164:	f002 fb2e 	bl	801c7c4 <rcutils_string_map_fini>
 801a168:	4605      	mov	r5, r0
 801a16a:	bb38      	cbnz	r0, 801a1bc <rcl_node_resolve_name+0x14c>
 801a16c:	4604      	mov	r4, r0
 801a16e:	e012      	b.n	801a196 <rcl_node_resolve_name+0x126>
 801a170:	a808      	add	r0, sp, #32
 801a172:	f002 fb27 	bl	801c7c4 <rcutils_string_map_fini>
 801a176:	4604      	mov	r4, r0
 801a178:	2800      	cmp	r0, #0
 801a17a:	d136      	bne.n	801a1ea <rcl_node_resolve_name+0x17a>
 801a17c:	4659      	mov	r1, fp
 801a17e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a180:	47d0      	blx	sl
 801a182:	4659      	mov	r1, fp
 801a184:	4620      	mov	r0, r4
 801a186:	47d0      	blx	sl
 801a188:	250a      	movs	r5, #10
 801a18a:	e7b0      	b.n	801a0ee <rcl_node_resolve_name+0x7e>
 801a18c:	2567      	movs	r5, #103	@ 0x67
 801a18e:	a808      	add	r0, sp, #32
 801a190:	f002 fb18 	bl	801c7c4 <rcutils_string_map_fini>
 801a194:	b9e8      	cbnz	r0, 801a1d2 <rcl_node_resolve_name+0x162>
 801a196:	4659      	mov	r1, fp
 801a198:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a19a:	47d0      	blx	sl
 801a19c:	4659      	mov	r1, fp
 801a19e:	4620      	mov	r0, r4
 801a1a0:	47d0      	blx	sl
 801a1a2:	2d67      	cmp	r5, #103	@ 0x67
 801a1a4:	d1a3      	bne.n	801a0ee <rcl_node_resolve_name+0x7e>
 801a1a6:	f1b8 0f00 	cmp.w	r8, #0
 801a1aa:	bf18      	it	ne
 801a1ac:	2568      	movne	r5, #104	@ 0x68
 801a1ae:	e79e      	b.n	801a0ee <rcl_node_resolve_name+0x7e>
 801a1b0:	f7fa fbb2 	bl	8014918 <rcutils_get_error_string>
 801a1b4:	2501      	movs	r5, #1
 801a1b6:	f7fa fbc7 	bl	8014948 <rcutils_reset_error>
 801a1ba:	e7e8      	b.n	801a18e <rcl_node_resolve_name+0x11e>
 801a1bc:	f7fa fbac 	bl	8014918 <rcutils_get_error_string>
 801a1c0:	f7fa fbc2 	bl	8014948 <rcutils_reset_error>
 801a1c4:	4659      	mov	r1, fp
 801a1c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a1c8:	47d0      	blx	sl
 801a1ca:	4659      	mov	r1, fp
 801a1cc:	4630      	mov	r0, r6
 801a1ce:	47d0      	blx	sl
 801a1d0:	e78c      	b.n	801a0ec <rcl_node_resolve_name+0x7c>
 801a1d2:	f7fa fba1 	bl	8014918 <rcutils_get_error_string>
 801a1d6:	f7fa fbb7 	bl	8014948 <rcutils_reset_error>
 801a1da:	e7dc      	b.n	801a196 <rcl_node_resolve_name+0x126>
 801a1dc:	f7fa fb9c 	bl	8014918 <rcutils_get_error_string>
 801a1e0:	2501      	movs	r5, #1
 801a1e2:	463c      	mov	r4, r7
 801a1e4:	f7fa fbb0 	bl	8014948 <rcutils_reset_error>
 801a1e8:	e7d5      	b.n	801a196 <rcl_node_resolve_name+0x126>
 801a1ea:	f7fa fb95 	bl	8014918 <rcutils_get_error_string>
 801a1ee:	f7fa fbab 	bl	8014948 <rcutils_reset_error>
 801a1f2:	4659      	mov	r1, fp
 801a1f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a1f6:	47d0      	blx	sl
 801a1f8:	4659      	mov	r1, fp
 801a1fa:	4638      	mov	r0, r7
 801a1fc:	47d0      	blx	sl
 801a1fe:	e7c3      	b.n	801a188 <rcl_node_resolve_name+0x118>

0801a200 <rcl_service_get_rmw_handle>:
 801a200:	b118      	cbz	r0, 801a20a <rcl_service_get_rmw_handle+0xa>
 801a202:	6800      	ldr	r0, [r0, #0]
 801a204:	b108      	cbz	r0, 801a20a <rcl_service_get_rmw_handle+0xa>
 801a206:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801a20a:	4770      	bx	lr

0801a20c <rcl_take_request>:
 801a20c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a20e:	468e      	mov	lr, r1
 801a210:	b091      	sub	sp, #68	@ 0x44
 801a212:	460c      	mov	r4, r1
 801a214:	4617      	mov	r7, r2
 801a216:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 801a21a:	4605      	mov	r5, r0
 801a21c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801a220:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a224:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801a228:	e88c 0003 	stmia.w	ip, {r0, r1}
 801a22c:	b30d      	cbz	r5, 801a272 <rcl_take_request+0x66>
 801a22e:	682b      	ldr	r3, [r5, #0]
 801a230:	b1fb      	cbz	r3, 801a272 <rcl_take_request+0x66>
 801a232:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801a236:	b1e0      	cbz	r0, 801a272 <rcl_take_request+0x66>
 801a238:	b397      	cbz	r7, 801a2a0 <rcl_take_request+0x94>
 801a23a:	2300      	movs	r3, #0
 801a23c:	463a      	mov	r2, r7
 801a23e:	a906      	add	r1, sp, #24
 801a240:	f88d 3017 	strb.w	r3, [sp, #23]
 801a244:	f10d 0317 	add.w	r3, sp, #23
 801a248:	f003 fa12 	bl	801d670 <rmw_take_request>
 801a24c:	4606      	mov	r6, r0
 801a24e:	b198      	cbz	r0, 801a278 <rcl_take_request+0x6c>
 801a250:	280a      	cmp	r0, #10
 801a252:	bf18      	it	ne
 801a254:	2601      	movne	r6, #1
 801a256:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 801a25a:	46a6      	mov	lr, r4
 801a25c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a260:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a264:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801a268:	e88e 0003 	stmia.w	lr, {r0, r1}
 801a26c:	4630      	mov	r0, r6
 801a26e:	b011      	add	sp, #68	@ 0x44
 801a270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a272:	f44f 7616 	mov.w	r6, #600	@ 0x258
 801a276:	e7ee      	b.n	801a256 <rcl_take_request+0x4a>
 801a278:	f89d 3017 	ldrb.w	r3, [sp, #23]
 801a27c:	b193      	cbz	r3, 801a2a4 <rcl_take_request+0x98>
 801a27e:	682b      	ldr	r3, [r5, #0]
 801a280:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 801a284:	2800      	cmp	r0, #0
 801a286:	d0e6      	beq.n	801a256 <rcl_take_request+0x4a>
 801a288:	463a      	mov	r2, r7
 801a28a:	ab0a      	add	r3, sp, #40	@ 0x28
 801a28c:	2101      	movs	r1, #1
 801a28e:	9302      	str	r3, [sp, #8]
 801a290:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 801a294:	e9cd 6700 	strd	r6, r7, [sp]
 801a298:	f000 f842 	bl	801a320 <rcl_send_service_event_message>
 801a29c:	4606      	mov	r6, r0
 801a29e:	e7da      	b.n	801a256 <rcl_take_request+0x4a>
 801a2a0:	260b      	movs	r6, #11
 801a2a2:	e7d8      	b.n	801a256 <rcl_take_request+0x4a>
 801a2a4:	f240 2659 	movw	r6, #601	@ 0x259
 801a2a8:	e7d5      	b.n	801a256 <rcl_take_request+0x4a>
 801a2aa:	bf00      	nop

0801a2ac <rcl_send_response>:
 801a2ac:	b350      	cbz	r0, 801a304 <rcl_send_response+0x58>
 801a2ae:	6803      	ldr	r3, [r0, #0]
 801a2b0:	b570      	push	{r4, r5, r6, lr}
 801a2b2:	4604      	mov	r4, r0
 801a2b4:	b084      	sub	sp, #16
 801a2b6:	b1cb      	cbz	r3, 801a2ec <rcl_send_response+0x40>
 801a2b8:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801a2bc:	b1b0      	cbz	r0, 801a2ec <rcl_send_response+0x40>
 801a2be:	4615      	mov	r5, r2
 801a2c0:	b1ea      	cbz	r2, 801a2fe <rcl_send_response+0x52>
 801a2c2:	460e      	mov	r6, r1
 801a2c4:	b1d9      	cbz	r1, 801a2fe <rcl_send_response+0x52>
 801a2c6:	f003 fa31 	bl	801d72c <rmw_send_response>
 801a2ca:	b998      	cbnz	r0, 801a2f4 <rcl_send_response+0x48>
 801a2cc:	6823      	ldr	r3, [r4, #0]
 801a2ce:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801a2d2:	b16b      	cbz	r3, 801a2f0 <rcl_send_response+0x44>
 801a2d4:	462a      	mov	r2, r5
 801a2d6:	2102      	movs	r1, #2
 801a2d8:	4618      	mov	r0, r3
 801a2da:	ed96 7b04 	vldr	d7, [r6, #16]
 801a2de:	9602      	str	r6, [sp, #8]
 801a2e0:	ed8d 7b00 	vstr	d7, [sp]
 801a2e4:	f000 f81c 	bl	801a320 <rcl_send_service_event_message>
 801a2e8:	b004      	add	sp, #16
 801a2ea:	bd70      	pop	{r4, r5, r6, pc}
 801a2ec:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801a2f0:	b004      	add	sp, #16
 801a2f2:	bd70      	pop	{r4, r5, r6, pc}
 801a2f4:	2802      	cmp	r0, #2
 801a2f6:	bf18      	it	ne
 801a2f8:	2001      	movne	r0, #1
 801a2fa:	b004      	add	sp, #16
 801a2fc:	bd70      	pop	{r4, r5, r6, pc}
 801a2fe:	200b      	movs	r0, #11
 801a300:	b004      	add	sp, #16
 801a302:	bd70      	pop	{r4, r5, r6, pc}
 801a304:	f44f 7016 	mov.w	r0, #600	@ 0x258
 801a308:	4770      	bx	lr
 801a30a:	bf00      	nop

0801a30c <rcl_service_is_valid>:
 801a30c:	b130      	cbz	r0, 801a31c <rcl_service_is_valid+0x10>
 801a30e:	6800      	ldr	r0, [r0, #0]
 801a310:	b120      	cbz	r0, 801a31c <rcl_service_is_valid+0x10>
 801a312:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801a316:	3800      	subs	r0, #0
 801a318:	bf18      	it	ne
 801a31a:	2001      	movne	r0, #1
 801a31c:	4770      	bx	lr
 801a31e:	bf00      	nop

0801a320 <rcl_send_service_event_message>:
 801a320:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a322:	b093      	sub	sp, #76	@ 0x4c
 801a324:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 801a326:	b17e      	cbz	r6, 801a348 <rcl_send_service_event_message+0x28>
 801a328:	4615      	mov	r5, r2
 801a32a:	b16a      	cbz	r2, 801a348 <rcl_send_service_event_message+0x28>
 801a32c:	4604      	mov	r4, r0
 801a32e:	b148      	cbz	r0, 801a344 <rcl_send_service_event_message+0x24>
 801a330:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 801a334:	b133      	cbz	r3, 801a344 <rcl_send_service_event_message+0x24>
 801a336:	68c0      	ldr	r0, [r0, #12]
 801a338:	460f      	mov	r7, r1
 801a33a:	f000 f9db 	bl	801a6f4 <rcl_clock_valid>
 801a33e:	b108      	cbz	r0, 801a344 <rcl_send_service_event_message+0x24>
 801a340:	7a23      	ldrb	r3, [r4, #8]
 801a342:	b92b      	cbnz	r3, 801a350 <rcl_send_service_event_message+0x30>
 801a344:	2401      	movs	r4, #1
 801a346:	e000      	b.n	801a34a <rcl_send_service_event_message+0x2a>
 801a348:	240b      	movs	r4, #11
 801a34a:	4620      	mov	r0, r4
 801a34c:	b013      	add	sp, #76	@ 0x4c
 801a34e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a350:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 801a354:	f10d 0c0c 	add.w	ip, sp, #12
 801a358:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801a35c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a360:	f8de 3000 	ldr.w	r3, [lr]
 801a364:	a803      	add	r0, sp, #12
 801a366:	f8cc 3000 	str.w	r3, [ip]
 801a36a:	f7fa fac7 	bl	80148fc <rcutils_allocator_is_valid>
 801a36e:	2800      	cmp	r0, #0
 801a370:	d0ea      	beq.n	801a348 <rcl_send_service_event_message+0x28>
 801a372:	6820      	ldr	r0, [r4, #0]
 801a374:	f7f9 fb96 	bl	8013aa4 <rcl_publisher_is_valid>
 801a378:	2800      	cmp	r0, #0
 801a37a:	d048      	beq.n	801a40e <rcl_send_service_event_message+0xee>
 801a37c:	4669      	mov	r1, sp
 801a37e:	68e0      	ldr	r0, [r4, #12]
 801a380:	f000 fa44 	bl	801a80c <rcl_clock_get_now>
 801a384:	4601      	mov	r1, r0
 801a386:	2800      	cmp	r0, #0
 801a388:	d13e      	bne.n	801a408 <rcl_send_service_event_message+0xe8>
 801a38a:	2220      	movs	r2, #32
 801a38c:	eb0d 0002 	add.w	r0, sp, r2
 801a390:	f008 f810 	bl	80223b4 <memset>
 801a394:	f88d 7020 	strb.w	r7, [sp, #32]
 801a398:	a325      	add	r3, pc, #148	@ (adr r3, 801a430 <rcl_send_service_event_message+0x110>)
 801a39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a39e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a3a2:	f7e6 fc81 	bl	8000ca8 <__aeabi_ldivmod>
 801a3a6:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 801a3aa:	6871      	ldr	r1, [r6, #4]
 801a3ac:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 801a3b0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 801a3b4:	6830      	ldr	r0, [r6, #0]
 801a3b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801a3ba:	7a23      	ldrb	r3, [r4, #8]
 801a3bc:	68b2      	ldr	r2, [r6, #8]
 801a3be:	2b01      	cmp	r3, #1
 801a3c0:	68f3      	ldr	r3, [r6, #12]
 801a3c2:	bf08      	it	eq
 801a3c4:	2500      	moveq	r5, #0
 801a3c6:	2f01      	cmp	r7, #1
 801a3c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a3cc:	d822      	bhi.n	801a414 <rcl_send_service_event_message+0xf4>
 801a3ce:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 801a3d2:	462a      	mov	r2, r5
 801a3d4:	a808      	add	r0, sp, #32
 801a3d6:	a903      	add	r1, sp, #12
 801a3d8:	699d      	ldr	r5, [r3, #24]
 801a3da:	2300      	movs	r3, #0
 801a3dc:	47a8      	blx	r5
 801a3de:	4605      	mov	r5, r0
 801a3e0:	2d00      	cmp	r5, #0
 801a3e2:	d0af      	beq.n	801a344 <rcl_send_service_event_message+0x24>
 801a3e4:	2200      	movs	r2, #0
 801a3e6:	4629      	mov	r1, r5
 801a3e8:	6820      	ldr	r0, [r4, #0]
 801a3ea:	f7f9 fb37 	bl	8013a5c <rcl_publish>
 801a3ee:	4603      	mov	r3, r0
 801a3f0:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 801a3f4:	a903      	add	r1, sp, #12
 801a3f6:	461c      	mov	r4, r3
 801a3f8:	4628      	mov	r0, r5
 801a3fa:	69d3      	ldr	r3, [r2, #28]
 801a3fc:	4798      	blx	r3
 801a3fe:	2c00      	cmp	r4, #0
 801a400:	d0a3      	beq.n	801a34a <rcl_send_service_event_message+0x2a>
 801a402:	f7fa faa1 	bl	8014948 <rcutils_reset_error>
 801a406:	e7a0      	b.n	801a34a <rcl_send_service_event_message+0x2a>
 801a408:	f7fa fa9e 	bl	8014948 <rcutils_reset_error>
 801a40c:	e79a      	b.n	801a344 <rcl_send_service_event_message+0x24>
 801a40e:	f44f 7496 	mov.w	r4, #300	@ 0x12c
 801a412:	e79a      	b.n	801a34a <rcl_send_service_event_message+0x2a>
 801a414:	1eb9      	subs	r1, r7, #2
 801a416:	2901      	cmp	r1, #1
 801a418:	d8f6      	bhi.n	801a408 <rcl_send_service_event_message+0xe8>
 801a41a:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 801a41e:	462b      	mov	r3, r5
 801a420:	a808      	add	r0, sp, #32
 801a422:	a903      	add	r1, sp, #12
 801a424:	6995      	ldr	r5, [r2, #24]
 801a426:	2200      	movs	r2, #0
 801a428:	47a8      	blx	r5
 801a42a:	4605      	mov	r5, r0
 801a42c:	e7d8      	b.n	801a3e0 <rcl_send_service_event_message+0xc0>
 801a42e:	bf00      	nop
 801a430:	3b9aca00 	.word	0x3b9aca00
 801a434:	00000000 	.word	0x00000000

0801a438 <rcl_get_zero_initialized_subscription>:
 801a438:	4b01      	ldr	r3, [pc, #4]	@ (801a440 <rcl_get_zero_initialized_subscription+0x8>)
 801a43a:	6818      	ldr	r0, [r3, #0]
 801a43c:	4770      	bx	lr
 801a43e:	bf00      	nop
 801a440:	080265b8 	.word	0x080265b8

0801a444 <rcl_subscription_init>:
 801a444:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a448:	b089      	sub	sp, #36	@ 0x24
 801a44a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 801a44c:	b1ee      	cbz	r6, 801a48a <rcl_subscription_init+0x46>
 801a44e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 801a452:	4604      	mov	r4, r0
 801a454:	460d      	mov	r5, r1
 801a456:	4690      	mov	r8, r2
 801a458:	4648      	mov	r0, r9
 801a45a:	461f      	mov	r7, r3
 801a45c:	f7fa fa4e 	bl	80148fc <rcutils_allocator_is_valid>
 801a460:	b19c      	cbz	r4, 801a48a <rcl_subscription_init+0x46>
 801a462:	f080 0001 	eor.w	r0, r0, #1
 801a466:	b2c0      	uxtb	r0, r0
 801a468:	b978      	cbnz	r0, 801a48a <rcl_subscription_init+0x46>
 801a46a:	4628      	mov	r0, r5
 801a46c:	f7ff fd6c 	bl	8019f48 <rcl_node_is_valid>
 801a470:	2800      	cmp	r0, #0
 801a472:	d053      	beq.n	801a51c <rcl_subscription_init+0xd8>
 801a474:	b14f      	cbz	r7, 801a48a <rcl_subscription_init+0x46>
 801a476:	f1b8 0f00 	cmp.w	r8, #0
 801a47a:	d006      	beq.n	801a48a <rcl_subscription_init+0x46>
 801a47c:	6823      	ldr	r3, [r4, #0]
 801a47e:	b14b      	cbz	r3, 801a494 <rcl_subscription_init+0x50>
 801a480:	2764      	movs	r7, #100	@ 0x64
 801a482:	4638      	mov	r0, r7
 801a484:	b009      	add	sp, #36	@ 0x24
 801a486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a48a:	270b      	movs	r7, #11
 801a48c:	4638      	mov	r0, r7
 801a48e:	b009      	add	sp, #36	@ 0x24
 801a490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a494:	e9cd 3303 	strd	r3, r3, [sp, #12]
 801a498:	aa07      	add	r2, sp, #28
 801a49a:	9307      	str	r3, [sp, #28]
 801a49c:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 801a4a0:	9205      	str	r2, [sp, #20]
 801a4a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a4a6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a4aa:	4639      	mov	r1, r7
 801a4ac:	4628      	mov	r0, r5
 801a4ae:	e899 000c 	ldmia.w	r9, {r2, r3}
 801a4b2:	f7ff fddd 	bl	801a070 <rcl_node_resolve_name>
 801a4b6:	2800      	cmp	r0, #0
 801a4b8:	d15f      	bne.n	801a57a <rcl_subscription_init+0x136>
 801a4ba:	21d0      	movs	r1, #208	@ 0xd0
 801a4bc:	2001      	movs	r0, #1
 801a4be:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 801a4c2:	4798      	blx	r3
 801a4c4:	6020      	str	r0, [r4, #0]
 801a4c6:	2800      	cmp	r0, #0
 801a4c8:	d05d      	beq.n	801a586 <rcl_subscription_init+0x142>
 801a4ca:	4628      	mov	r0, r5
 801a4cc:	f7ff fd5e 	bl	8019f8c <rcl_node_get_rmw_handle>
 801a4d0:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 801a4d4:	4641      	mov	r1, r8
 801a4d6:	9a07      	ldr	r2, [sp, #28]
 801a4d8:	9300      	str	r3, [sp, #0]
 801a4da:	4633      	mov	r3, r6
 801a4dc:	6827      	ldr	r7, [r4, #0]
 801a4de:	f003 fa0b 	bl	801d8f8 <rmw_create_subscription>
 801a4e2:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 801a4e6:	6827      	ldr	r7, [r4, #0]
 801a4e8:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 801a4ec:	b358      	cbz	r0, 801a546 <rcl_subscription_init+0x102>
 801a4ee:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 801a4f2:	f003 fae7 	bl	801dac4 <rmw_subscription_get_actual_qos>
 801a4f6:	4607      	mov	r7, r0
 801a4f8:	b9a8      	cbnz	r0, 801a526 <rcl_subscription_init+0xe2>
 801a4fa:	6820      	ldr	r0, [r4, #0]
 801a4fc:	2278      	movs	r2, #120	@ 0x78
 801a4fe:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 801a502:	4631      	mov	r1, r6
 801a504:	f880 30c0 	strb.w	r3, [r0, #192]	@ 0xc0
 801a508:	f008 f833 	bl	8022572 <memcpy>
 801a50c:	9807      	ldr	r0, [sp, #28]
 801a50e:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 801a510:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 801a512:	4798      	blx	r3
 801a514:	4638      	mov	r0, r7
 801a516:	b009      	add	sp, #36	@ 0x24
 801a518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a51c:	27c8      	movs	r7, #200	@ 0xc8
 801a51e:	4638      	mov	r0, r7
 801a520:	b009      	add	sp, #36	@ 0x24
 801a522:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a526:	6827      	ldr	r7, [r4, #0]
 801a528:	b32f      	cbz	r7, 801a576 <rcl_subscription_init+0x132>
 801a52a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801a52e:	b153      	cbz	r3, 801a546 <rcl_subscription_init+0x102>
 801a530:	4628      	mov	r0, r5
 801a532:	f7ff fd2b 	bl	8019f8c <rcl_node_get_rmw_handle>
 801a536:	6823      	ldr	r3, [r4, #0]
 801a538:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 801a53c:	f003 fad6 	bl	801daec <rmw_destroy_subscription>
 801a540:	6827      	ldr	r7, [r4, #0]
 801a542:	4638      	mov	r0, r7
 801a544:	b197      	cbz	r7, 801a56c <rcl_subscription_init+0x128>
 801a546:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 801a54a:	4628      	mov	r0, r5
 801a54c:	f7fa f9d6 	bl	80148fc <rcutils_allocator_is_valid>
 801a550:	b1f8      	cbz	r0, 801a592 <rcl_subscription_init+0x14e>
 801a552:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801a554:	b1e8      	cbz	r0, 801a592 <rcl_subscription_init+0x14e>
 801a556:	4629      	mov	r1, r5
 801a558:	f002 f9fc 	bl	801c954 <rmw_subscription_content_filter_options_fini>
 801a55c:	4605      	mov	r5, r0
 801a55e:	b9b0      	cbnz	r0, 801a58e <rcl_subscription_init+0x14a>
 801a560:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801a562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a564:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801a566:	4798      	blx	r3
 801a568:	6820      	ldr	r0, [r4, #0]
 801a56a:	66fd      	str	r5, [r7, #108]	@ 0x6c
 801a56c:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 801a56e:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 801a570:	4798      	blx	r3
 801a572:	2300      	movs	r3, #0
 801a574:	6023      	str	r3, [r4, #0]
 801a576:	2701      	movs	r7, #1
 801a578:	e7c8      	b.n	801a50c <rcl_subscription_init+0xc8>
 801a57a:	2867      	cmp	r0, #103	@ 0x67
 801a57c:	d005      	beq.n	801a58a <rcl_subscription_init+0x146>
 801a57e:	2869      	cmp	r0, #105	@ 0x69
 801a580:	d003      	beq.n	801a58a <rcl_subscription_init+0x146>
 801a582:	280a      	cmp	r0, #10
 801a584:	d1f7      	bne.n	801a576 <rcl_subscription_init+0x132>
 801a586:	270a      	movs	r7, #10
 801a588:	e7c0      	b.n	801a50c <rcl_subscription_init+0xc8>
 801a58a:	2767      	movs	r7, #103	@ 0x67
 801a58c:	e7be      	b.n	801a50c <rcl_subscription_init+0xc8>
 801a58e:	f7ff f8b5 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 801a592:	6820      	ldr	r0, [r4, #0]
 801a594:	e7ea      	b.n	801a56c <rcl_subscription_init+0x128>
 801a596:	bf00      	nop

0801a598 <rcl_subscription_get_default_options>:
 801a598:	b570      	push	{r4, r5, r6, lr}
 801a59a:	4d14      	ldr	r5, [pc, #80]	@ (801a5ec <rcl_subscription_get_default_options+0x54>)
 801a59c:	b08a      	sub	sp, #40	@ 0x28
 801a59e:	4604      	mov	r4, r0
 801a5a0:	2250      	movs	r2, #80	@ 0x50
 801a5a2:	4913      	ldr	r1, [pc, #76]	@ (801a5f0 <rcl_subscription_get_default_options+0x58>)
 801a5a4:	4628      	mov	r0, r5
 801a5a6:	f007 ffe4 	bl	8022572 <memcpy>
 801a5aa:	a804      	add	r0, sp, #16
 801a5ac:	f7fa f97a 	bl	80148a4 <rcutils_get_default_allocator>
 801a5b0:	f10d 0c10 	add.w	ip, sp, #16
 801a5b4:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 801a5b8:	466e      	mov	r6, sp
 801a5ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a5be:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a5c2:	f8dc 3000 	ldr.w	r3, [ip]
 801a5c6:	4630      	mov	r0, r6
 801a5c8:	f8ce 3000 	str.w	r3, [lr]
 801a5cc:	f002 f9dc 	bl	801c988 <rmw_get_default_subscription_options>
 801a5d0:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 801a5d4:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 801a5d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801a5dc:	2278      	movs	r2, #120	@ 0x78
 801a5de:	4629      	mov	r1, r5
 801a5e0:	4620      	mov	r0, r4
 801a5e2:	f007 ffc6 	bl	8022572 <memcpy>
 801a5e6:	4620      	mov	r0, r4
 801a5e8:	b00a      	add	sp, #40	@ 0x28
 801a5ea:	bd70      	pop	{r4, r5, r6, pc}
 801a5ec:	20028618 	.word	0x20028618
 801a5f0:	080265c0 	.word	0x080265c0

0801a5f4 <rcl_take>:
 801a5f4:	2800      	cmp	r0, #0
 801a5f6:	d049      	beq.n	801a68c <rcl_take+0x98>
 801a5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5fc:	4615      	mov	r5, r2
 801a5fe:	6802      	ldr	r2, [r0, #0]
 801a600:	b0a0      	sub	sp, #128	@ 0x80
 801a602:	4604      	mov	r4, r0
 801a604:	2a00      	cmp	r2, #0
 801a606:	d039      	beq.n	801a67c <rcl_take+0x88>
 801a608:	461f      	mov	r7, r3
 801a60a:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 801a60e:	b3ab      	cbz	r3, 801a67c <rcl_take+0x88>
 801a610:	460e      	mov	r6, r1
 801a612:	2900      	cmp	r1, #0
 801a614:	d038      	beq.n	801a688 <rcl_take+0x94>
 801a616:	2d00      	cmp	r5, #0
 801a618:	d03c      	beq.n	801a694 <rcl_take+0xa0>
 801a61a:	a802      	add	r0, sp, #8
 801a61c:	f002 fa3e 	bl	801ca9c <rmw_get_zero_initialized_message_info>
 801a620:	6823      	ldr	r3, [r4, #0]
 801a622:	f10d 0c08 	add.w	ip, sp, #8
 801a626:	46ae      	mov	lr, r5
 801a628:	f8d3 80c8 	ldr.w	r8, [r3, #200]	@ 0xc8
 801a62c:	2400      	movs	r4, #0
 801a62e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a632:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a636:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a63a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a63e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a642:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a646:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801a64a:	462b      	mov	r3, r5
 801a64c:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 801a650:	f88d 4047 	strb.w	r4, [sp, #71]	@ 0x47
 801a654:	e88e 0003 	stmia.w	lr, {r0, r1}
 801a658:	4631      	mov	r1, r6
 801a65a:	4640      	mov	r0, r8
 801a65c:	9700      	str	r7, [sp, #0]
 801a65e:	f003 faa3 	bl	801dba8 <rmw_take_with_info>
 801a662:	4603      	mov	r3, r0
 801a664:	b9c0      	cbnz	r0, 801a698 <rcl_take+0xa4>
 801a666:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 801a66a:	f240 1291 	movw	r2, #401	@ 0x191
 801a66e:	2900      	cmp	r1, #0
 801a670:	bf08      	it	eq
 801a672:	4613      	moveq	r3, r2
 801a674:	4618      	mov	r0, r3
 801a676:	b020      	add	sp, #128	@ 0x80
 801a678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a67c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801a680:	4618      	mov	r0, r3
 801a682:	b020      	add	sp, #128	@ 0x80
 801a684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a688:	230b      	movs	r3, #11
 801a68a:	e7f3      	b.n	801a674 <rcl_take+0x80>
 801a68c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801a690:	4618      	mov	r0, r3
 801a692:	4770      	bx	lr
 801a694:	ad12      	add	r5, sp, #72	@ 0x48
 801a696:	e7c0      	b.n	801a61a <rcl_take+0x26>
 801a698:	f7ff f830 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 801a69c:	4603      	mov	r3, r0
 801a69e:	e7e9      	b.n	801a674 <rcl_take+0x80>

0801a6a0 <rcl_subscription_get_rmw_handle>:
 801a6a0:	b118      	cbz	r0, 801a6aa <rcl_subscription_get_rmw_handle+0xa>
 801a6a2:	6800      	ldr	r0, [r0, #0]
 801a6a4:	b108      	cbz	r0, 801a6aa <rcl_subscription_get_rmw_handle+0xa>
 801a6a6:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 801a6aa:	4770      	bx	lr

0801a6ac <rcl_subscription_is_valid>:
 801a6ac:	b130      	cbz	r0, 801a6bc <rcl_subscription_is_valid+0x10>
 801a6ae:	6800      	ldr	r0, [r0, #0]
 801a6b0:	b120      	cbz	r0, 801a6bc <rcl_subscription_is_valid+0x10>
 801a6b2:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 801a6b6:	3800      	subs	r0, #0
 801a6b8:	bf18      	it	ne
 801a6ba:	2001      	movne	r0, #1
 801a6bc:	4770      	bx	lr
 801a6be:	bf00      	nop

0801a6c0 <rcl_get_system_time>:
 801a6c0:	4608      	mov	r0, r1
 801a6c2:	f7fa b95d 	b.w	8014980 <rcutils_system_time_now>
 801a6c6:	bf00      	nop

0801a6c8 <rcl_get_steady_time>:
 801a6c8:	4608      	mov	r0, r1
 801a6ca:	f7fa b981 	b.w	80149d0 <rcutils_steady_time_now>
 801a6ce:	bf00      	nop

0801a6d0 <rcl_get_ros_time>:
 801a6d0:	7a03      	ldrb	r3, [r0, #8]
 801a6d2:	b510      	push	{r4, lr}
 801a6d4:	460c      	mov	r4, r1
 801a6d6:	b143      	cbz	r3, 801a6ea <rcl_get_ros_time+0x1a>
 801a6d8:	2105      	movs	r1, #5
 801a6da:	f001 fd81 	bl	801c1e0 <__atomic_load_8>
 801a6de:	4602      	mov	r2, r0
 801a6e0:	460b      	mov	r3, r1
 801a6e2:	2000      	movs	r0, #0
 801a6e4:	e9c4 2300 	strd	r2, r3, [r4]
 801a6e8:	bd10      	pop	{r4, pc}
 801a6ea:	4608      	mov	r0, r1
 801a6ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6f0:	f7fa b946 	b.w	8014980 <rcutils_system_time_now>

0801a6f4 <rcl_clock_valid>:
 801a6f4:	b138      	cbz	r0, 801a706 <rcl_clock_valid+0x12>
 801a6f6:	7803      	ldrb	r3, [r0, #0]
 801a6f8:	b123      	cbz	r3, 801a704 <rcl_clock_valid+0x10>
 801a6fa:	68c0      	ldr	r0, [r0, #12]
 801a6fc:	3800      	subs	r0, #0
 801a6fe:	bf18      	it	ne
 801a700:	2001      	movne	r0, #1
 801a702:	4770      	bx	lr
 801a704:	4618      	mov	r0, r3
 801a706:	4770      	bx	lr

0801a708 <rcl_clock_init>:
 801a708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a70a:	4605      	mov	r5, r0
 801a70c:	4610      	mov	r0, r2
 801a70e:	4614      	mov	r4, r2
 801a710:	460e      	mov	r6, r1
 801a712:	f7fa f8f3 	bl	80148fc <rcutils_allocator_is_valid>
 801a716:	b128      	cbz	r0, 801a724 <rcl_clock_init+0x1c>
 801a718:	2d03      	cmp	r5, #3
 801a71a:	d803      	bhi.n	801a724 <rcl_clock_init+0x1c>
 801a71c:	e8df f005 	tbb	[pc, r5]
 801a720:	04522b1c 	.word	0x04522b1c
 801a724:	200b      	movs	r0, #11
 801a726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a728:	2c00      	cmp	r4, #0
 801a72a:	d0fb      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a72c:	fab6 f386 	clz	r3, r6
 801a730:	095b      	lsrs	r3, r3, #5
 801a732:	2e00      	cmp	r6, #0
 801a734:	d0f6      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a736:	6133      	str	r3, [r6, #16]
 801a738:	f106 0514 	add.w	r5, r6, #20
 801a73c:	4f30      	ldr	r7, [pc, #192]	@ (801a800 <rcl_clock_init+0xf8>)
 801a73e:	f04f 0c03 	mov.w	ip, #3
 801a742:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801a746:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801a748:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801a74a:	6823      	ldr	r3, [r4, #0]
 801a74c:	602b      	str	r3, [r5, #0]
 801a74e:	60f7      	str	r7, [r6, #12]
 801a750:	f886 c000 	strb.w	ip, [r6]
 801a754:	2000      	movs	r0, #0
 801a756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a758:	2e00      	cmp	r6, #0
 801a75a:	d0e3      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a75c:	2300      	movs	r3, #0
 801a75e:	f106 0514 	add.w	r5, r6, #20
 801a762:	7033      	strb	r3, [r6, #0]
 801a764:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801a768:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801a76c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801a76e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801a770:	6823      	ldr	r3, [r4, #0]
 801a772:	602b      	str	r3, [r5, #0]
 801a774:	e7ee      	b.n	801a754 <rcl_clock_init+0x4c>
 801a776:	2c00      	cmp	r4, #0
 801a778:	d0d4      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a77a:	fab6 f586 	clz	r5, r6
 801a77e:	096d      	lsrs	r5, r5, #5
 801a780:	2e00      	cmp	r6, #0
 801a782:	d0cf      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a784:	46a6      	mov	lr, r4
 801a786:	7035      	strb	r5, [r6, #0]
 801a788:	f106 0c14 	add.w	ip, r6, #20
 801a78c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801a790:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801a794:	e9c6 5503 	strd	r5, r5, [r6, #12]
 801a798:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a79c:	f8de 3000 	ldr.w	r3, [lr]
 801a7a0:	2010      	movs	r0, #16
 801a7a2:	f8cc 3000 	str.w	r3, [ip]
 801a7a6:	6823      	ldr	r3, [r4, #0]
 801a7a8:	6921      	ldr	r1, [r4, #16]
 801a7aa:	4798      	blx	r3
 801a7ac:	6130      	str	r0, [r6, #16]
 801a7ae:	b300      	cbz	r0, 801a7f2 <rcl_clock_init+0xea>
 801a7b0:	4a14      	ldr	r2, [pc, #80]	@ (801a804 <rcl_clock_init+0xfc>)
 801a7b2:	2301      	movs	r3, #1
 801a7b4:	7205      	strb	r5, [r0, #8]
 801a7b6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801a7f8 <rcl_clock_init+0xf0>
 801a7ba:	ed80 7b00 	vstr	d7, [r0]
 801a7be:	60f2      	str	r2, [r6, #12]
 801a7c0:	7033      	strb	r3, [r6, #0]
 801a7c2:	e7c7      	b.n	801a754 <rcl_clock_init+0x4c>
 801a7c4:	2e00      	cmp	r6, #0
 801a7c6:	d0ad      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a7c8:	fab4 f384 	clz	r3, r4
 801a7cc:	095b      	lsrs	r3, r3, #5
 801a7ce:	2c00      	cmp	r4, #0
 801a7d0:	d0a8      	beq.n	801a724 <rcl_clock_init+0x1c>
 801a7d2:	6133      	str	r3, [r6, #16]
 801a7d4:	f106 0514 	add.w	r5, r6, #20
 801a7d8:	f8df c02c 	ldr.w	ip, [pc, #44]	@ 801a808 <rcl_clock_init+0x100>
 801a7dc:	2702      	movs	r7, #2
 801a7de:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801a7e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801a7e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801a7e6:	6823      	ldr	r3, [r4, #0]
 801a7e8:	602b      	str	r3, [r5, #0]
 801a7ea:	f8c6 c00c 	str.w	ip, [r6, #12]
 801a7ee:	7037      	strb	r7, [r6, #0]
 801a7f0:	e7b0      	b.n	801a754 <rcl_clock_init+0x4c>
 801a7f2:	200a      	movs	r0, #10
 801a7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a7f6:	bf00      	nop
	...
 801a800:	0801a6c9 	.word	0x0801a6c9
 801a804:	0801a6d1 	.word	0x0801a6d1
 801a808:	0801a6c1 	.word	0x0801a6c1

0801a80c <rcl_clock_get_now>:
 801a80c:	b140      	cbz	r0, 801a820 <rcl_clock_get_now+0x14>
 801a80e:	b139      	cbz	r1, 801a820 <rcl_clock_get_now+0x14>
 801a810:	7803      	ldrb	r3, [r0, #0]
 801a812:	b11b      	cbz	r3, 801a81c <rcl_clock_get_now+0x10>
 801a814:	68c3      	ldr	r3, [r0, #12]
 801a816:	b10b      	cbz	r3, 801a81c <rcl_clock_get_now+0x10>
 801a818:	6900      	ldr	r0, [r0, #16]
 801a81a:	4718      	bx	r3
 801a81c:	2001      	movs	r0, #1
 801a81e:	4770      	bx	lr
 801a820:	200b      	movs	r0, #11
 801a822:	4770      	bx	lr

0801a824 <rcl_is_enabled_ros_time_override>:
 801a824:	b171      	cbz	r1, 801a844 <rcl_is_enabled_ros_time_override+0x20>
 801a826:	fab0 f380 	clz	r3, r0
 801a82a:	095b      	lsrs	r3, r3, #5
 801a82c:	b150      	cbz	r0, 801a844 <rcl_is_enabled_ros_time_override+0x20>
 801a82e:	7802      	ldrb	r2, [r0, #0]
 801a830:	2a01      	cmp	r2, #1
 801a832:	d105      	bne.n	801a840 <rcl_is_enabled_ros_time_override+0x1c>
 801a834:	6900      	ldr	r0, [r0, #16]
 801a836:	b118      	cbz	r0, 801a840 <rcl_is_enabled_ros_time_override+0x1c>
 801a838:	7a02      	ldrb	r2, [r0, #8]
 801a83a:	4618      	mov	r0, r3
 801a83c:	700a      	strb	r2, [r1, #0]
 801a83e:	4770      	bx	lr
 801a840:	2001      	movs	r0, #1
 801a842:	4770      	bx	lr
 801a844:	200b      	movs	r0, #11
 801a846:	4770      	bx	lr

0801a848 <rcl_timer_clock>:
 801a848:	b149      	cbz	r1, 801a85e <rcl_timer_clock+0x16>
 801a84a:	fab0 f380 	clz	r3, r0
 801a84e:	095b      	lsrs	r3, r3, #5
 801a850:	b128      	cbz	r0, 801a85e <rcl_timer_clock+0x16>
 801a852:	6802      	ldr	r2, [r0, #0]
 801a854:	b12a      	cbz	r2, 801a862 <rcl_timer_clock+0x1a>
 801a856:	6812      	ldr	r2, [r2, #0]
 801a858:	4618      	mov	r0, r3
 801a85a:	600a      	str	r2, [r1, #0]
 801a85c:	4770      	bx	lr
 801a85e:	200b      	movs	r0, #11
 801a860:	4770      	bx	lr
 801a862:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801a866:	4770      	bx	lr

0801a868 <rcl_timer_call>:
 801a868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a86c:	b087      	sub	sp, #28
 801a86e:	2800      	cmp	r0, #0
 801a870:	d065      	beq.n	801a93e <rcl_timer_call+0xd6>
 801a872:	6803      	ldr	r3, [r0, #0]
 801a874:	4604      	mov	r4, r0
 801a876:	2b00      	cmp	r3, #0
 801a878:	d066      	beq.n	801a948 <rcl_timer_call+0xe0>
 801a87a:	f3bf 8f5b 	dmb	ish
 801a87e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801a882:	f3bf 8f5b 	dmb	ish
 801a886:	2b00      	cmp	r3, #0
 801a888:	d14e      	bne.n	801a928 <rcl_timer_call+0xc0>
 801a88a:	6803      	ldr	r3, [r0, #0]
 801a88c:	a904      	add	r1, sp, #16
 801a88e:	6818      	ldr	r0, [r3, #0]
 801a890:	f7ff ffbc 	bl	801a80c <rcl_clock_get_now>
 801a894:	4605      	mov	r5, r0
 801a896:	2800      	cmp	r0, #0
 801a898:	d142      	bne.n	801a920 <rcl_timer_call+0xb8>
 801a89a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	db48      	blt.n	801a934 <rcl_timer_call+0xcc>
 801a8a2:	2605      	movs	r6, #5
 801a8a4:	6820      	ldr	r0, [r4, #0]
 801a8a6:	9600      	str	r6, [sp, #0]
 801a8a8:	3020      	adds	r0, #32
 801a8aa:	f001 fd05 	bl	801c2b8 <__atomic_exchange_8>
 801a8ae:	6823      	ldr	r3, [r4, #0]
 801a8b0:	4680      	mov	r8, r0
 801a8b2:	f3bf 8f5b 	dmb	ish
 801a8b6:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801a8ba:	f3bf 8f5b 	dmb	ish
 801a8be:	6820      	ldr	r0, [r4, #0]
 801a8c0:	4689      	mov	r9, r1
 801a8c2:	4631      	mov	r1, r6
 801a8c4:	3028      	adds	r0, #40	@ 0x28
 801a8c6:	f001 fc8b 	bl	801c1e0 <__atomic_load_8>
 801a8ca:	460f      	mov	r7, r1
 801a8cc:	4631      	mov	r1, r6
 801a8ce:	4606      	mov	r6, r0
 801a8d0:	6820      	ldr	r0, [r4, #0]
 801a8d2:	3018      	adds	r0, #24
 801a8d4:	f001 fc84 	bl	801c1e0 <__atomic_load_8>
 801a8d8:	4602      	mov	r2, r0
 801a8da:	9804      	ldr	r0, [sp, #16]
 801a8dc:	460b      	mov	r3, r1
 801a8de:	18b6      	adds	r6, r6, r2
 801a8e0:	4692      	mov	sl, r2
 801a8e2:	eb41 0707 	adc.w	r7, r1, r7
 801a8e6:	9905      	ldr	r1, [sp, #20]
 801a8e8:	42b0      	cmp	r0, r6
 801a8ea:	eb71 0c07 	sbcs.w	ip, r1, r7
 801a8ee:	db04      	blt.n	801a8fa <rcl_timer_call+0x92>
 801a8f0:	ea53 0c02 	orrs.w	ip, r3, r2
 801a8f4:	d12b      	bne.n	801a94e <rcl_timer_call+0xe6>
 801a8f6:	4606      	mov	r6, r0
 801a8f8:	460f      	mov	r7, r1
 801a8fa:	6820      	ldr	r0, [r4, #0]
 801a8fc:	2105      	movs	r1, #5
 801a8fe:	4632      	mov	r2, r6
 801a900:	463b      	mov	r3, r7
 801a902:	3028      	adds	r0, #40	@ 0x28
 801a904:	9100      	str	r1, [sp, #0]
 801a906:	f001 fca1 	bl	801c24c <__atomic_store_8>
 801a90a:	f1bb 0f00 	cmp.w	fp, #0
 801a90e:	d007      	beq.n	801a920 <rcl_timer_call+0xb8>
 801a910:	9a04      	ldr	r2, [sp, #16]
 801a912:	4620      	mov	r0, r4
 801a914:	9b05      	ldr	r3, [sp, #20]
 801a916:	ebb2 0208 	subs.w	r2, r2, r8
 801a91a:	eb63 0309 	sbc.w	r3, r3, r9
 801a91e:	47d8      	blx	fp
 801a920:	4628      	mov	r0, r5
 801a922:	b007      	add	sp, #28
 801a924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a928:	f240 3521 	movw	r5, #801	@ 0x321
 801a92c:	4628      	mov	r0, r5
 801a92e:	b007      	add	sp, #28
 801a930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a934:	2501      	movs	r5, #1
 801a936:	4628      	mov	r0, r5
 801a938:	b007      	add	sp, #28
 801a93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a93e:	250b      	movs	r5, #11
 801a940:	4628      	mov	r0, r5
 801a942:	b007      	add	sp, #28
 801a944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a948:	f44f 7548 	mov.w	r5, #800	@ 0x320
 801a94c:	e7e8      	b.n	801a920 <rcl_timer_call+0xb8>
 801a94e:	1b80      	subs	r0, r0, r6
 801a950:	eb61 0107 	sbc.w	r1, r1, r7
 801a954:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801a958:	f7e6 f9a6 	bl	8000ca8 <__aeabi_ldivmod>
 801a95c:	9b02      	ldr	r3, [sp, #8]
 801a95e:	3001      	adds	r0, #1
 801a960:	f141 0100 	adc.w	r1, r1, #0
 801a964:	fb00 f303 	mul.w	r3, r0, r3
 801a968:	fb01 330a 	mla	r3, r1, sl, r3
 801a96c:	fba0 0a0a 	umull	r0, sl, r0, sl
 801a970:	1830      	adds	r0, r6, r0
 801a972:	4453      	add	r3, sl
 801a974:	4606      	mov	r6, r0
 801a976:	eb43 0707 	adc.w	r7, r3, r7
 801a97a:	e7be      	b.n	801a8fa <rcl_timer_call+0x92>

0801a97c <rcl_timer_is_ready>:
 801a97c:	b398      	cbz	r0, 801a9e6 <rcl_timer_is_ready+0x6a>
 801a97e:	6803      	ldr	r3, [r0, #0]
 801a980:	b530      	push	{r4, r5, lr}
 801a982:	4604      	mov	r4, r0
 801a984:	b083      	sub	sp, #12
 801a986:	b383      	cbz	r3, 801a9ea <rcl_timer_is_ready+0x6e>
 801a988:	460d      	mov	r5, r1
 801a98a:	b349      	cbz	r1, 801a9e0 <rcl_timer_is_ready+0x64>
 801a98c:	f3bf 8f5b 	dmb	ish
 801a990:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801a994:	f3bf 8f5b 	dmb	ish
 801a998:	b9fb      	cbnz	r3, 801a9da <rcl_timer_is_ready+0x5e>
 801a99a:	6803      	ldr	r3, [r0, #0]
 801a99c:	4669      	mov	r1, sp
 801a99e:	6818      	ldr	r0, [r3, #0]
 801a9a0:	f7ff ff34 	bl	801a80c <rcl_clock_get_now>
 801a9a4:	b128      	cbz	r0, 801a9b2 <rcl_timer_is_ready+0x36>
 801a9a6:	f240 3321 	movw	r3, #801	@ 0x321
 801a9aa:	4298      	cmp	r0, r3
 801a9ac:	d015      	beq.n	801a9da <rcl_timer_is_ready+0x5e>
 801a9ae:	b003      	add	sp, #12
 801a9b0:	bd30      	pop	{r4, r5, pc}
 801a9b2:	6820      	ldr	r0, [r4, #0]
 801a9b4:	2105      	movs	r1, #5
 801a9b6:	3028      	adds	r0, #40	@ 0x28
 801a9b8:	f001 fc12 	bl	801c1e0 <__atomic_load_8>
 801a9bc:	e9dd 3200 	ldrd	r3, r2, [sp]
 801a9c0:	1ac0      	subs	r0, r0, r3
 801a9c2:	eb61 0102 	sbc.w	r1, r1, r2
 801a9c6:	2801      	cmp	r0, #1
 801a9c8:	f171 0100 	sbcs.w	r1, r1, #0
 801a9cc:	bfb4      	ite	lt
 801a9ce:	2301      	movlt	r3, #1
 801a9d0:	2300      	movge	r3, #0
 801a9d2:	702b      	strb	r3, [r5, #0]
 801a9d4:	2000      	movs	r0, #0
 801a9d6:	b003      	add	sp, #12
 801a9d8:	bd30      	pop	{r4, r5, pc}
 801a9da:	2300      	movs	r3, #0
 801a9dc:	702b      	strb	r3, [r5, #0]
 801a9de:	e7f9      	b.n	801a9d4 <rcl_timer_is_ready+0x58>
 801a9e0:	200b      	movs	r0, #11
 801a9e2:	b003      	add	sp, #12
 801a9e4:	bd30      	pop	{r4, r5, pc}
 801a9e6:	200b      	movs	r0, #11
 801a9e8:	4770      	bx	lr
 801a9ea:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801a9ee:	e7de      	b.n	801a9ae <rcl_timer_is_ready+0x32>

0801a9f0 <rcl_timer_get_next_call_time>:
 801a9f0:	b1e8      	cbz	r0, 801aa2e <rcl_timer_get_next_call_time+0x3e>
 801a9f2:	b538      	push	{r3, r4, r5, lr}
 801a9f4:	6803      	ldr	r3, [r0, #0]
 801a9f6:	b1e3      	cbz	r3, 801aa32 <rcl_timer_get_next_call_time+0x42>
 801a9f8:	460c      	mov	r4, r1
 801a9fa:	b1b1      	cbz	r1, 801aa2a <rcl_timer_get_next_call_time+0x3a>
 801a9fc:	f3bf 8f5b 	dmb	ish
 801aa00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801aa04:	f3bf 8f5b 	dmb	ish
 801aa08:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 801aa0c:	b953      	cbnz	r3, 801aa24 <rcl_timer_get_next_call_time+0x34>
 801aa0e:	6800      	ldr	r0, [r0, #0]
 801aa10:	2105      	movs	r1, #5
 801aa12:	3028      	adds	r0, #40	@ 0x28
 801aa14:	f001 fbe4 	bl	801c1e0 <__atomic_load_8>
 801aa18:	4602      	mov	r2, r0
 801aa1a:	460b      	mov	r3, r1
 801aa1c:	4628      	mov	r0, r5
 801aa1e:	e9c4 2300 	strd	r2, r3, [r4]
 801aa22:	bd38      	pop	{r3, r4, r5, pc}
 801aa24:	f240 3021 	movw	r0, #801	@ 0x321
 801aa28:	bd38      	pop	{r3, r4, r5, pc}
 801aa2a:	200b      	movs	r0, #11
 801aa2c:	bd38      	pop	{r3, r4, r5, pc}
 801aa2e:	200b      	movs	r0, #11
 801aa30:	4770      	bx	lr
 801aa32:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801aa36:	bd38      	pop	{r3, r4, r5, pc}

0801aa38 <rcl_timer_get_guard_condition>:
 801aa38:	b130      	cbz	r0, 801aa48 <rcl_timer_get_guard_condition+0x10>
 801aa3a:	6800      	ldr	r0, [r0, #0]
 801aa3c:	b120      	cbz	r0, 801aa48 <rcl_timer_get_guard_condition+0x10>
 801aa3e:	68c3      	ldr	r3, [r0, #12]
 801aa40:	b10b      	cbz	r3, 801aa46 <rcl_timer_get_guard_condition+0xe>
 801aa42:	3008      	adds	r0, #8
 801aa44:	4770      	bx	lr
 801aa46:	4618      	mov	r0, r3
 801aa48:	4770      	bx	lr
 801aa4a:	bf00      	nop

0801aa4c <rcl_get_zero_initialized_wait_set>:
 801aa4c:	b510      	push	{r4, lr}
 801aa4e:	4c08      	ldr	r4, [pc, #32]	@ (801aa70 <rcl_get_zero_initialized_wait_set+0x24>)
 801aa50:	4686      	mov	lr, r0
 801aa52:	4684      	mov	ip, r0
 801aa54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801aa56:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aa5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801aa5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aa60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801aa62:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aa66:	6823      	ldr	r3, [r4, #0]
 801aa68:	4670      	mov	r0, lr
 801aa6a:	f8cc 3000 	str.w	r3, [ip]
 801aa6e:	bd10      	pop	{r4, pc}
 801aa70:	08026610 	.word	0x08026610

0801aa74 <rcl_wait_set_is_valid>:
 801aa74:	b118      	cbz	r0, 801aa7e <rcl_wait_set_is_valid+0xa>
 801aa76:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 801aa78:	3800      	subs	r0, #0
 801aa7a:	bf18      	it	ne
 801aa7c:	2001      	movne	r0, #1
 801aa7e:	4770      	bx	lr

0801aa80 <rcl_wait_set_fini>:
 801aa80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801aa84:	b083      	sub	sp, #12
 801aa86:	2800      	cmp	r0, #0
 801aa88:	f000 8098 	beq.w	801abbc <rcl_wait_set_fini+0x13c>
 801aa8c:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801aa8e:	4605      	mov	r5, r0
 801aa90:	2e00      	cmp	r6, #0
 801aa92:	f000 808f 	beq.w	801abb4 <rcl_wait_set_fini+0x134>
 801aa96:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 801aa98:	f003 fa7a 	bl	801df90 <rmw_destroy_wait_set>
 801aa9c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801aa9e:	1e06      	subs	r6, r0, #0
 801aaa0:	bf18      	it	ne
 801aaa2:	f44f 7661 	movne.w	r6, #900	@ 0x384
 801aaa6:	2c00      	cmp	r4, #0
 801aaa8:	f000 8084 	beq.w	801abb4 <rcl_wait_set_fini+0x134>
 801aaac:	2700      	movs	r7, #0
 801aaae:	6828      	ldr	r0, [r5, #0]
 801aab0:	f8d4 804c 	ldr.w	r8, [r4, #76]	@ 0x4c
 801aab4:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801aab8:	606f      	str	r7, [r5, #4]
 801aaba:	6027      	str	r7, [r4, #0]
 801aabc:	b118      	cbz	r0, 801aac6 <rcl_wait_set_fini+0x46>
 801aabe:	4649      	mov	r1, r9
 801aac0:	47c0      	blx	r8
 801aac2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801aac4:	602f      	str	r7, [r5, #0]
 801aac6:	68a0      	ldr	r0, [r4, #8]
 801aac8:	b128      	cbz	r0, 801aad6 <rcl_wait_set_fini+0x56>
 801aaca:	4649      	mov	r1, r9
 801aacc:	47c0      	blx	r8
 801aace:	2300      	movs	r3, #0
 801aad0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801aad2:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801aad6:	f04f 0800 	mov.w	r8, #0
 801aada:	68a8      	ldr	r0, [r5, #8]
 801aadc:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801aade:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801aae0:	f8c5 800c 	str.w	r8, [r5, #12]
 801aae4:	f8c4 800c 	str.w	r8, [r4, #12]
 801aae8:	b128      	cbz	r0, 801aaf6 <rcl_wait_set_fini+0x76>
 801aaea:	47b8      	blx	r7
 801aaec:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801aaee:	f8c5 8008 	str.w	r8, [r5, #8]
 801aaf2:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801aaf4:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801aaf6:	f04f 0800 	mov.w	r8, #0
 801aafa:	6960      	ldr	r0, [r4, #20]
 801aafc:	f8c4 8010 	str.w	r8, [r4, #16]
 801ab00:	b128      	cbz	r0, 801ab0e <rcl_wait_set_fini+0x8e>
 801ab02:	47b8      	blx	r7
 801ab04:	f8c4 8014 	str.w	r8, [r4, #20]
 801ab08:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab0a:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801ab0c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801ab0e:	f04f 0800 	mov.w	r8, #0
 801ab12:	6928      	ldr	r0, [r5, #16]
 801ab14:	f8c5 8014 	str.w	r8, [r5, #20]
 801ab18:	f8c4 8040 	str.w	r8, [r4, #64]	@ 0x40
 801ab1c:	b128      	cbz	r0, 801ab2a <rcl_wait_set_fini+0xaa>
 801ab1e:	47b8      	blx	r7
 801ab20:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab22:	f8c5 8010 	str.w	r8, [r5, #16]
 801ab26:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801ab28:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801ab2a:	f04f 0800 	mov.w	r8, #0
 801ab2e:	69a8      	ldr	r0, [r5, #24]
 801ab30:	f8c5 801c 	str.w	r8, [r5, #28]
 801ab34:	f8c4 8018 	str.w	r8, [r4, #24]
 801ab38:	b128      	cbz	r0, 801ab46 <rcl_wait_set_fini+0xc6>
 801ab3a:	9101      	str	r1, [sp, #4]
 801ab3c:	47b8      	blx	r7
 801ab3e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab40:	9901      	ldr	r1, [sp, #4]
 801ab42:	f8c5 8018 	str.w	r8, [r5, #24]
 801ab46:	6a20      	ldr	r0, [r4, #32]
 801ab48:	b120      	cbz	r0, 801ab54 <rcl_wait_set_fini+0xd4>
 801ab4a:	47b8      	blx	r7
 801ab4c:	2300      	movs	r3, #0
 801ab4e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab50:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801ab54:	2700      	movs	r7, #0
 801ab56:	6a28      	ldr	r0, [r5, #32]
 801ab58:	f8d4 804c 	ldr.w	r8, [r4, #76]	@ 0x4c
 801ab5c:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801ab60:	626f      	str	r7, [r5, #36]	@ 0x24
 801ab62:	6267      	str	r7, [r4, #36]	@ 0x24
 801ab64:	b118      	cbz	r0, 801ab6e <rcl_wait_set_fini+0xee>
 801ab66:	4649      	mov	r1, r9
 801ab68:	47c0      	blx	r8
 801ab6a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab6c:	622f      	str	r7, [r5, #32]
 801ab6e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801ab70:	b128      	cbz	r0, 801ab7e <rcl_wait_set_fini+0xfe>
 801ab72:	4649      	mov	r1, r9
 801ab74:	47c0      	blx	r8
 801ab76:	2300      	movs	r3, #0
 801ab78:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab7a:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 801ab7e:	2700      	movs	r7, #0
 801ab80:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801ab82:	f8d4 804c 	ldr.w	r8, [r4, #76]	@ 0x4c
 801ab86:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801ab8a:	62ef      	str	r7, [r5, #44]	@ 0x2c
 801ab8c:	6327      	str	r7, [r4, #48]	@ 0x30
 801ab8e:	b118      	cbz	r0, 801ab98 <rcl_wait_set_fini+0x118>
 801ab90:	4649      	mov	r1, r9
 801ab92:	47c0      	blx	r8
 801ab94:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801ab96:	62af      	str	r7, [r5, #40]	@ 0x28
 801ab98:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 801ab9a:	b128      	cbz	r0, 801aba8 <rcl_wait_set_fini+0x128>
 801ab9c:	4649      	mov	r1, r9
 801ab9e:	47c0      	blx	r8
 801aba0:	2300      	movs	r3, #0
 801aba2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801aba4:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 801aba8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 801abaa:	4620      	mov	r0, r4
 801abac:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801abae:	4798      	blx	r3
 801abb0:	2300      	movs	r3, #0
 801abb2:	632b      	str	r3, [r5, #48]	@ 0x30
 801abb4:	4630      	mov	r0, r6
 801abb6:	b003      	add	sp, #12
 801abb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801abbc:	260b      	movs	r6, #11
 801abbe:	4630      	mov	r0, r6
 801abc0:	b003      	add	sp, #12
 801abc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801abc6:	bf00      	nop

0801abc8 <rcl_wait_set_add_subscription>:
 801abc8:	b318      	cbz	r0, 801ac12 <rcl_wait_set_add_subscription+0x4a>
 801abca:	b538      	push	{r3, r4, r5, lr}
 801abcc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801abce:	4604      	mov	r4, r0
 801abd0:	b30b      	cbz	r3, 801ac16 <rcl_wait_set_add_subscription+0x4e>
 801abd2:	b319      	cbz	r1, 801ac1c <rcl_wait_set_add_subscription+0x54>
 801abd4:	681d      	ldr	r5, [r3, #0]
 801abd6:	6840      	ldr	r0, [r0, #4]
 801abd8:	4285      	cmp	r5, r0
 801abda:	d217      	bcs.n	801ac0c <rcl_wait_set_add_subscription+0x44>
 801abdc:	1c68      	adds	r0, r5, #1
 801abde:	6018      	str	r0, [r3, #0]
 801abe0:	6823      	ldr	r3, [r4, #0]
 801abe2:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801abe6:	b102      	cbz	r2, 801abea <rcl_wait_set_add_subscription+0x22>
 801abe8:	6015      	str	r5, [r2, #0]
 801abea:	4608      	mov	r0, r1
 801abec:	f7ff fd58 	bl	801a6a0 <rcl_subscription_get_rmw_handle>
 801abf0:	b150      	cbz	r0, 801ac08 <rcl_wait_set_add_subscription+0x40>
 801abf2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801abf4:	6842      	ldr	r2, [r0, #4]
 801abf6:	2000      	movs	r0, #0
 801abf8:	689b      	ldr	r3, [r3, #8]
 801abfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801abfe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801ac00:	6853      	ldr	r3, [r2, #4]
 801ac02:	3301      	adds	r3, #1
 801ac04:	6053      	str	r3, [r2, #4]
 801ac06:	bd38      	pop	{r3, r4, r5, pc}
 801ac08:	2001      	movs	r0, #1
 801ac0a:	bd38      	pop	{r3, r4, r5, pc}
 801ac0c:	f240 3086 	movw	r0, #902	@ 0x386
 801ac10:	bd38      	pop	{r3, r4, r5, pc}
 801ac12:	200b      	movs	r0, #11
 801ac14:	4770      	bx	lr
 801ac16:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801ac1a:	bd38      	pop	{r3, r4, r5, pc}
 801ac1c:	200b      	movs	r0, #11
 801ac1e:	bd38      	pop	{r3, r4, r5, pc}

0801ac20 <rcl_wait_set_clear>:
 801ac20:	2800      	cmp	r0, #0
 801ac22:	d074      	beq.n	801ad0e <rcl_wait_set_clear+0xee>
 801ac24:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801ac26:	b510      	push	{r4, lr}
 801ac28:	4604      	mov	r4, r0
 801ac2a:	2b00      	cmp	r3, #0
 801ac2c:	d071      	beq.n	801ad12 <rcl_wait_set_clear+0xf2>
 801ac2e:	6800      	ldr	r0, [r0, #0]
 801ac30:	b138      	cbz	r0, 801ac42 <rcl_wait_set_clear+0x22>
 801ac32:	6862      	ldr	r2, [r4, #4]
 801ac34:	2100      	movs	r1, #0
 801ac36:	0092      	lsls	r2, r2, #2
 801ac38:	f007 fbbc 	bl	80223b4 <memset>
 801ac3c:	2200      	movs	r2, #0
 801ac3e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ac40:	601a      	str	r2, [r3, #0]
 801ac42:	68a0      	ldr	r0, [r4, #8]
 801ac44:	b138      	cbz	r0, 801ac56 <rcl_wait_set_clear+0x36>
 801ac46:	68e2      	ldr	r2, [r4, #12]
 801ac48:	2100      	movs	r1, #0
 801ac4a:	0092      	lsls	r2, r2, #2
 801ac4c:	f007 fbb2 	bl	80223b4 <memset>
 801ac50:	2200      	movs	r2, #0
 801ac52:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ac54:	60da      	str	r2, [r3, #12]
 801ac56:	69a0      	ldr	r0, [r4, #24]
 801ac58:	b138      	cbz	r0, 801ac6a <rcl_wait_set_clear+0x4a>
 801ac5a:	69e2      	ldr	r2, [r4, #28]
 801ac5c:	2100      	movs	r1, #0
 801ac5e:	0092      	lsls	r2, r2, #2
 801ac60:	f007 fba8 	bl	80223b4 <memset>
 801ac64:	2200      	movs	r2, #0
 801ac66:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ac68:	619a      	str	r2, [r3, #24]
 801ac6a:	6a20      	ldr	r0, [r4, #32]
 801ac6c:	b138      	cbz	r0, 801ac7e <rcl_wait_set_clear+0x5e>
 801ac6e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801ac70:	2100      	movs	r1, #0
 801ac72:	0092      	lsls	r2, r2, #2
 801ac74:	f007 fb9e 	bl	80223b4 <memset>
 801ac78:	2200      	movs	r2, #0
 801ac7a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ac7c:	625a      	str	r2, [r3, #36]	@ 0x24
 801ac7e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801ac80:	b138      	cbz	r0, 801ac92 <rcl_wait_set_clear+0x72>
 801ac82:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801ac84:	2100      	movs	r1, #0
 801ac86:	0092      	lsls	r2, r2, #2
 801ac88:	f007 fb94 	bl	80223b4 <memset>
 801ac8c:	2200      	movs	r2, #0
 801ac8e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ac90:	631a      	str	r2, [r3, #48]	@ 0x30
 801ac92:	6920      	ldr	r0, [r4, #16]
 801ac94:	b138      	cbz	r0, 801aca6 <rcl_wait_set_clear+0x86>
 801ac96:	6962      	ldr	r2, [r4, #20]
 801ac98:	2100      	movs	r1, #0
 801ac9a:	0092      	lsls	r2, r2, #2
 801ac9c:	f007 fb8a 	bl	80223b4 <memset>
 801aca0:	2200      	movs	r2, #0
 801aca2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801aca4:	641a      	str	r2, [r3, #64]	@ 0x40
 801aca6:	6898      	ldr	r0, [r3, #8]
 801aca8:	b138      	cbz	r0, 801acba <rcl_wait_set_clear+0x9a>
 801acaa:	685a      	ldr	r2, [r3, #4]
 801acac:	2100      	movs	r1, #0
 801acae:	0092      	lsls	r2, r2, #2
 801acb0:	f007 fb80 	bl	80223b4 <memset>
 801acb4:	2200      	movs	r2, #0
 801acb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801acb8:	605a      	str	r2, [r3, #4]
 801acba:	6958      	ldr	r0, [r3, #20]
 801acbc:	b138      	cbz	r0, 801acce <rcl_wait_set_clear+0xae>
 801acbe:	691a      	ldr	r2, [r3, #16]
 801acc0:	2100      	movs	r1, #0
 801acc2:	0092      	lsls	r2, r2, #2
 801acc4:	f007 fb76 	bl	80223b4 <memset>
 801acc8:	2200      	movs	r2, #0
 801acca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801accc:	611a      	str	r2, [r3, #16]
 801acce:	6a18      	ldr	r0, [r3, #32]
 801acd0:	b138      	cbz	r0, 801ace2 <rcl_wait_set_clear+0xc2>
 801acd2:	69da      	ldr	r2, [r3, #28]
 801acd4:	2100      	movs	r1, #0
 801acd6:	0092      	lsls	r2, r2, #2
 801acd8:	f007 fb6c 	bl	80223b4 <memset>
 801acdc:	2200      	movs	r2, #0
 801acde:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ace0:	61da      	str	r2, [r3, #28]
 801ace2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801ace4:	b138      	cbz	r0, 801acf6 <rcl_wait_set_clear+0xd6>
 801ace6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801ace8:	2100      	movs	r1, #0
 801acea:	0092      	lsls	r2, r2, #2
 801acec:	f007 fb62 	bl	80223b4 <memset>
 801acf0:	2200      	movs	r2, #0
 801acf2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801acf4:	629a      	str	r2, [r3, #40]	@ 0x28
 801acf6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 801acf8:	b138      	cbz	r0, 801ad0a <rcl_wait_set_clear+0xea>
 801acfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801acfc:	2100      	movs	r1, #0
 801acfe:	0092      	lsls	r2, r2, #2
 801ad00:	f007 fb58 	bl	80223b4 <memset>
 801ad04:	2200      	movs	r2, #0
 801ad06:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ad08:	635a      	str	r2, [r3, #52]	@ 0x34
 801ad0a:	2000      	movs	r0, #0
 801ad0c:	bd10      	pop	{r4, pc}
 801ad0e:	200b      	movs	r0, #11
 801ad10:	4770      	bx	lr
 801ad12:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801ad16:	bd10      	pop	{r4, pc}

0801ad18 <rcl_wait_set_resize>:
 801ad18:	2800      	cmp	r0, #0
 801ad1a:	f000 81a1 	beq.w	801b060 <rcl_wait_set_resize+0x348>
 801ad1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad22:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 801ad26:	b083      	sub	sp, #12
 801ad28:	4604      	mov	r4, r0
 801ad2a:	f1ba 0f00 	cmp.w	sl, #0
 801ad2e:	f000 8199 	beq.w	801b064 <rcl_wait_set_resize+0x34c>
 801ad32:	f04f 0800 	mov.w	r8, #0
 801ad36:	461e      	mov	r6, r3
 801ad38:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 801ad3c:	460f      	mov	r7, r1
 801ad3e:	4615      	mov	r5, r2
 801ad40:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 801ad44:	f8c0 8004 	str.w	r8, [r0, #4]
 801ad48:	6800      	ldr	r0, [r0, #0]
 801ad4a:	f8ca 8000 	str.w	r8, [sl]
 801ad4e:	2900      	cmp	r1, #0
 801ad50:	f000 80cf 	beq.w	801aef2 <rcl_wait_set_resize+0x1da>
 801ad54:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 801ad58:	464a      	mov	r2, r9
 801ad5a:	9301      	str	r3, [sp, #4]
 801ad5c:	4651      	mov	r1, sl
 801ad5e:	4798      	blx	r3
 801ad60:	9b01      	ldr	r3, [sp, #4]
 801ad62:	6020      	str	r0, [r4, #0]
 801ad64:	2800      	cmp	r0, #0
 801ad66:	f000 8109 	beq.w	801af7c <rcl_wait_set_resize+0x264>
 801ad6a:	4652      	mov	r2, sl
 801ad6c:	4641      	mov	r1, r8
 801ad6e:	9301      	str	r3, [sp, #4]
 801ad70:	f007 fb20 	bl	80223b4 <memset>
 801ad74:	6067      	str	r7, [r4, #4]
 801ad76:	464a      	mov	r2, r9
 801ad78:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 801ad7a:	4651      	mov	r1, sl
 801ad7c:	9b01      	ldr	r3, [sp, #4]
 801ad7e:	68b8      	ldr	r0, [r7, #8]
 801ad80:	f8c7 8004 	str.w	r8, [r7, #4]
 801ad84:	4798      	blx	r3
 801ad86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ad88:	60b8      	str	r0, [r7, #8]
 801ad8a:	689f      	ldr	r7, [r3, #8]
 801ad8c:	2f00      	cmp	r7, #0
 801ad8e:	f000 80f0 	beq.w	801af72 <rcl_wait_set_resize+0x25a>
 801ad92:	4652      	mov	r2, sl
 801ad94:	4641      	mov	r1, r8
 801ad96:	4638      	mov	r0, r7
 801ad98:	f007 fb0c 	bl	80223b4 <memset>
 801ad9c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801ada0:	2700      	movs	r7, #0
 801ada2:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801ada6:	68a0      	ldr	r0, [r4, #8]
 801ada8:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 801adac:	60e7      	str	r7, [r4, #12]
 801adae:	f8ca 700c 	str.w	r7, [sl, #12]
 801adb2:	2d00      	cmp	r5, #0
 801adb4:	f040 80b0 	bne.w	801af18 <rcl_wait_set_resize+0x200>
 801adb8:	b130      	cbz	r0, 801adc8 <rcl_wait_set_resize+0xb0>
 801adba:	4641      	mov	r1, r8
 801adbc:	4790      	blx	r2
 801adbe:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801adc2:	60a5      	str	r5, [r4, #8]
 801adc4:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801adc8:	2700      	movs	r7, #0
 801adca:	19ad      	adds	r5, r5, r6
 801adcc:	f8da 0014 	ldr.w	r0, [sl, #20]
 801add0:	f8ca 7010 	str.w	r7, [sl, #16]
 801add4:	f040 80b8 	bne.w	801af48 <rcl_wait_set_resize+0x230>
 801add8:	b148      	cbz	r0, 801adee <rcl_wait_set_resize+0xd6>
 801adda:	4641      	mov	r1, r8
 801addc:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 801ade0:	4798      	blx	r3
 801ade2:	f8ca 5014 	str.w	r5, [sl, #20]
 801ade6:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801adea:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801adee:	2500      	movs	r5, #0
 801adf0:	6920      	ldr	r0, [r4, #16]
 801adf2:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801adf6:	6165      	str	r5, [r4, #20]
 801adf8:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 801adfc:	2e00      	cmp	r6, #0
 801adfe:	f040 80c1 	bne.w	801af84 <rcl_wait_set_resize+0x26c>
 801ae02:	b140      	cbz	r0, 801ae16 <rcl_wait_set_resize+0xfe>
 801ae04:	4641      	mov	r1, r8
 801ae06:	47c8      	blx	r9
 801ae08:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801ae0c:	6126      	str	r6, [r4, #16]
 801ae0e:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801ae12:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801ae16:	2500      	movs	r5, #0
 801ae18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ae1a:	69a0      	ldr	r0, [r4, #24]
 801ae1c:	61e5      	str	r5, [r4, #28]
 801ae1e:	f8ca 5018 	str.w	r5, [sl, #24]
 801ae22:	2b00      	cmp	r3, #0
 801ae24:	f040 80c2 	bne.w	801afac <rcl_wait_set_resize+0x294>
 801ae28:	b128      	cbz	r0, 801ae36 <rcl_wait_set_resize+0x11e>
 801ae2a:	4641      	mov	r1, r8
 801ae2c:	47c8      	blx	r9
 801ae2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ae30:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801ae34:	61a3      	str	r3, [r4, #24]
 801ae36:	f8da 0020 	ldr.w	r0, [sl, #32]
 801ae3a:	b130      	cbz	r0, 801ae4a <rcl_wait_set_resize+0x132>
 801ae3c:	4641      	mov	r1, r8
 801ae3e:	47c8      	blx	r9
 801ae40:	2300      	movs	r3, #0
 801ae42:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801ae46:	e9ca 3307 	strd	r3, r3, [sl, #28]
 801ae4a:	2500      	movs	r5, #0
 801ae4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801ae4e:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 801ae52:	6a20      	ldr	r0, [r4, #32]
 801ae54:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 801ae58:	6265      	str	r5, [r4, #36]	@ 0x24
 801ae5a:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 801ae5e:	2b00      	cmp	r3, #0
 801ae60:	f000 80c8 	beq.w	801aff4 <rcl_wait_set_resize+0x2dc>
 801ae64:	ea4f 0983 	mov.w	r9, r3, lsl #2
 801ae68:	4632      	mov	r2, r6
 801ae6a:	4649      	mov	r1, r9
 801ae6c:	47c0      	blx	r8
 801ae6e:	6220      	str	r0, [r4, #32]
 801ae70:	2800      	cmp	r0, #0
 801ae72:	f000 8083 	beq.w	801af7c <rcl_wait_set_resize+0x264>
 801ae76:	464a      	mov	r2, r9
 801ae78:	4629      	mov	r1, r5
 801ae7a:	f007 fa9b 	bl	80223b4 <memset>
 801ae7e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801ae82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801ae84:	4632      	mov	r2, r6
 801ae86:	4649      	mov	r1, r9
 801ae88:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 801ae8c:	6263      	str	r3, [r4, #36]	@ 0x24
 801ae8e:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 801ae92:	47c0      	blx	r8
 801ae94:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ae96:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 801ae9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	f000 80f9 	beq.w	801b094 <rcl_wait_set_resize+0x37c>
 801aea2:	464a      	mov	r2, r9
 801aea4:	4629      	mov	r1, r5
 801aea6:	4618      	mov	r0, r3
 801aea8:	f007 fa84 	bl	80223b4 <memset>
 801aeac:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801aeb0:	2500      	movs	r5, #0
 801aeb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801aeb4:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 801aeb8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801aeba:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 801aebe:	62e5      	str	r5, [r4, #44]	@ 0x2c
 801aec0:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 801aec4:	2b00      	cmp	r3, #0
 801aec6:	f040 80a9 	bne.w	801b01c <rcl_wait_set_resize+0x304>
 801aeca:	b128      	cbz	r0, 801aed8 <rcl_wait_set_resize+0x1c0>
 801aecc:	4631      	mov	r1, r6
 801aece:	47b8      	blx	r7
 801aed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801aed2:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801aed6:	62a3      	str	r3, [r4, #40]	@ 0x28
 801aed8:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 801aedc:	b128      	cbz	r0, 801aeea <rcl_wait_set_resize+0x1d2>
 801aede:	4631      	mov	r1, r6
 801aee0:	47b8      	blx	r7
 801aee2:	2200      	movs	r2, #0
 801aee4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801aee6:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 801aeea:	2000      	movs	r0, #0
 801aeec:	b003      	add	sp, #12
 801aeee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aef2:	b120      	cbz	r0, 801aefe <rcl_wait_set_resize+0x1e6>
 801aef4:	4649      	mov	r1, r9
 801aef6:	47d8      	blx	fp
 801aef8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801aefc:	6027      	str	r7, [r4, #0]
 801aefe:	f8da 0008 	ldr.w	r0, [sl, #8]
 801af02:	2800      	cmp	r0, #0
 801af04:	f43f af4c 	beq.w	801ada0 <rcl_wait_set_resize+0x88>
 801af08:	4649      	mov	r1, r9
 801af0a:	47d8      	blx	fp
 801af0c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801af10:	2300      	movs	r3, #0
 801af12:	e9ca 3301 	strd	r3, r3, [sl, #4]
 801af16:	e743      	b.n	801ada0 <rcl_wait_set_resize+0x88>
 801af18:	4642      	mov	r2, r8
 801af1a:	ea4f 0885 	mov.w	r8, r5, lsl #2
 801af1e:	4641      	mov	r1, r8
 801af20:	4798      	blx	r3
 801af22:	60a0      	str	r0, [r4, #8]
 801af24:	b350      	cbz	r0, 801af7c <rcl_wait_set_resize+0x264>
 801af26:	4642      	mov	r2, r8
 801af28:	4639      	mov	r1, r7
 801af2a:	f007 fa43 	bl	80223b4 <memset>
 801af2e:	2700      	movs	r7, #0
 801af30:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801af34:	60e5      	str	r5, [r4, #12]
 801af36:	19ad      	adds	r5, r5, r6
 801af38:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801af3c:	f8da 0014 	ldr.w	r0, [sl, #20]
 801af40:	f8ca 7010 	str.w	r7, [sl, #16]
 801af44:	f43f af48 	beq.w	801add8 <rcl_wait_set_resize+0xc0>
 801af48:	00ad      	lsls	r5, r5, #2
 801af4a:	4642      	mov	r2, r8
 801af4c:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 801af50:	4629      	mov	r1, r5
 801af52:	4798      	blx	r3
 801af54:	4680      	mov	r8, r0
 801af56:	f8ca 0014 	str.w	r0, [sl, #20]
 801af5a:	2800      	cmp	r0, #0
 801af5c:	f000 8085 	beq.w	801b06a <rcl_wait_set_resize+0x352>
 801af60:	462a      	mov	r2, r5
 801af62:	4639      	mov	r1, r7
 801af64:	f007 fa26 	bl	80223b4 <memset>
 801af68:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801af6c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801af70:	e73d      	b.n	801adee <rcl_wait_set_resize+0xd6>
 801af72:	4649      	mov	r1, r9
 801af74:	6820      	ldr	r0, [r4, #0]
 801af76:	47d8      	blx	fp
 801af78:	e9c4 7700 	strd	r7, r7, [r4]
 801af7c:	200a      	movs	r0, #10
 801af7e:	b003      	add	sp, #12
 801af80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801af84:	4642      	mov	r2, r8
 801af86:	ea4f 0886 	mov.w	r8, r6, lsl #2
 801af8a:	4641      	mov	r1, r8
 801af8c:	47b8      	blx	r7
 801af8e:	6120      	str	r0, [r4, #16]
 801af90:	2800      	cmp	r0, #0
 801af92:	d0f3      	beq.n	801af7c <rcl_wait_set_resize+0x264>
 801af94:	4642      	mov	r2, r8
 801af96:	4629      	mov	r1, r5
 801af98:	f007 fa0c 	bl	80223b4 <memset>
 801af9c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801afa0:	6166      	str	r6, [r4, #20]
 801afa2:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 801afa6:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 801afaa:	e734      	b.n	801ae16 <rcl_wait_set_resize+0xfe>
 801afac:	009e      	lsls	r6, r3, #2
 801afae:	4642      	mov	r2, r8
 801afb0:	4631      	mov	r1, r6
 801afb2:	47b8      	blx	r7
 801afb4:	61a0      	str	r0, [r4, #24]
 801afb6:	2800      	cmp	r0, #0
 801afb8:	d0e0      	beq.n	801af7c <rcl_wait_set_resize+0x264>
 801afba:	4632      	mov	r2, r6
 801afbc:	4629      	mov	r1, r5
 801afbe:	f007 f9f9 	bl	80223b4 <memset>
 801afc2:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801afc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801afc8:	4642      	mov	r2, r8
 801afca:	4631      	mov	r1, r6
 801afcc:	f8da 0020 	ldr.w	r0, [sl, #32]
 801afd0:	61e3      	str	r3, [r4, #28]
 801afd2:	f8ca 501c 	str.w	r5, [sl, #28]
 801afd6:	47b8      	blx	r7
 801afd8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801afda:	f8ca 0020 	str.w	r0, [sl, #32]
 801afde:	6a1f      	ldr	r7, [r3, #32]
 801afe0:	2f00      	cmp	r7, #0
 801afe2:	d051      	beq.n	801b088 <rcl_wait_set_resize+0x370>
 801afe4:	4632      	mov	r2, r6
 801afe6:	4629      	mov	r1, r5
 801afe8:	4638      	mov	r0, r7
 801afea:	f007 f9e3 	bl	80223b4 <memset>
 801afee:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801aff2:	e72a      	b.n	801ae4a <rcl_wait_set_resize+0x132>
 801aff4:	b128      	cbz	r0, 801b002 <rcl_wait_set_resize+0x2ea>
 801aff6:	4631      	mov	r1, r6
 801aff8:	47b8      	blx	r7
 801affa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801affc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801b000:	6223      	str	r3, [r4, #32]
 801b002:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 801b006:	2800      	cmp	r0, #0
 801b008:	f43f af52 	beq.w	801aeb0 <rcl_wait_set_resize+0x198>
 801b00c:	4631      	mov	r1, r6
 801b00e:	47b8      	blx	r7
 801b010:	2300      	movs	r3, #0
 801b012:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801b016:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 801b01a:	e749      	b.n	801aeb0 <rcl_wait_set_resize+0x198>
 801b01c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 801b020:	4632      	mov	r2, r6
 801b022:	4649      	mov	r1, r9
 801b024:	47c0      	blx	r8
 801b026:	62a0      	str	r0, [r4, #40]	@ 0x28
 801b028:	2800      	cmp	r0, #0
 801b02a:	d0a7      	beq.n	801af7c <rcl_wait_set_resize+0x264>
 801b02c:	464a      	mov	r2, r9
 801b02e:	4629      	mov	r1, r5
 801b030:	f007 f9c0 	bl	80223b4 <memset>
 801b034:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 801b038:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b03a:	4632      	mov	r2, r6
 801b03c:	4649      	mov	r1, r9
 801b03e:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 801b042:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801b044:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 801b048:	47c0      	blx	r8
 801b04a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b04c:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 801b050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b052:	b33b      	cbz	r3, 801b0a4 <rcl_wait_set_resize+0x38c>
 801b054:	464a      	mov	r2, r9
 801b056:	4629      	mov	r1, r5
 801b058:	4618      	mov	r0, r3
 801b05a:	f007 f9ab 	bl	80223b4 <memset>
 801b05e:	e744      	b.n	801aeea <rcl_wait_set_resize+0x1d2>
 801b060:	200b      	movs	r0, #11
 801b062:	4770      	bx	lr
 801b064:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b068:	e789      	b.n	801af7e <rcl_wait_set_resize+0x266>
 801b06a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b06c:	68a0      	ldr	r0, [r4, #8]
 801b06e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801b070:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 801b072:	4790      	blx	r2
 801b074:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b076:	6920      	ldr	r0, [r4, #16]
 801b078:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801b07a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 801b07c:	e9c4 8802 	strd	r8, r8, [r4, #8]
 801b080:	4790      	blx	r2
 801b082:	e9c4 8804 	strd	r8, r8, [r4, #16]
 801b086:	e779      	b.n	801af7c <rcl_wait_set_resize+0x264>
 801b088:	4641      	mov	r1, r8
 801b08a:	69a0      	ldr	r0, [r4, #24]
 801b08c:	47c8      	blx	r9
 801b08e:	e9c4 7706 	strd	r7, r7, [r4, #24]
 801b092:	e773      	b.n	801af7c <rcl_wait_set_resize+0x264>
 801b094:	4631      	mov	r1, r6
 801b096:	6a20      	ldr	r0, [r4, #32]
 801b098:	9301      	str	r3, [sp, #4]
 801b09a:	47b8      	blx	r7
 801b09c:	9b01      	ldr	r3, [sp, #4]
 801b09e:	e9c4 3308 	strd	r3, r3, [r4, #32]
 801b0a2:	e76b      	b.n	801af7c <rcl_wait_set_resize+0x264>
 801b0a4:	4631      	mov	r1, r6
 801b0a6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801b0a8:	9301      	str	r3, [sp, #4]
 801b0aa:	47b8      	blx	r7
 801b0ac:	9b01      	ldr	r3, [sp, #4]
 801b0ae:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 801b0b2:	e763      	b.n	801af7c <rcl_wait_set_resize+0x264>

0801b0b4 <rcl_wait_set_init>:
 801b0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b0b8:	b084      	sub	sp, #16
 801b0ba:	4605      	mov	r5, r0
 801b0bc:	460e      	mov	r6, r1
 801b0be:	4617      	mov	r7, r2
 801b0c0:	a810      	add	r0, sp, #64	@ 0x40
 801b0c2:	4698      	mov	r8, r3
 801b0c4:	f7f9 fc1a 	bl	80148fc <rcutils_allocator_is_valid>
 801b0c8:	2d00      	cmp	r5, #0
 801b0ca:	d070      	beq.n	801b1ae <rcl_wait_set_init+0xfa>
 801b0cc:	f080 0401 	eor.w	r4, r0, #1
 801b0d0:	b2e4      	uxtb	r4, r4
 801b0d2:	2c00      	cmp	r4, #0
 801b0d4:	d16b      	bne.n	801b1ae <rcl_wait_set_init+0xfa>
 801b0d6:	f8d5 9030 	ldr.w	r9, [r5, #48]	@ 0x30
 801b0da:	f1b9 0f00 	cmp.w	r9, #0
 801b0de:	d004      	beq.n	801b0ea <rcl_wait_set_init+0x36>
 801b0e0:	2464      	movs	r4, #100	@ 0x64
 801b0e2:	4620      	mov	r0, r4
 801b0e4:	b004      	add	sp, #16
 801b0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b0ec:	2b00      	cmp	r3, #0
 801b0ee:	d05e      	beq.n	801b1ae <rcl_wait_set_init+0xfa>
 801b0f0:	4618      	mov	r0, r3
 801b0f2:	f7fe fb23 	bl	801973c <rcl_context_is_valid>
 801b0f6:	2800      	cmp	r0, #0
 801b0f8:	d05e      	beq.n	801b1b8 <rcl_wait_set_init+0x104>
 801b0fa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b0fc:	205c      	movs	r0, #92	@ 0x5c
 801b0fe:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801b100:	4798      	blx	r3
 801b102:	6328      	str	r0, [r5, #48]	@ 0x30
 801b104:	2800      	cmp	r0, #0
 801b106:	d061      	beq.n	801b1cc <rcl_wait_set_init+0x118>
 801b108:	4649      	mov	r1, r9
 801b10a:	225c      	movs	r2, #92	@ 0x5c
 801b10c:	f007 f952 	bl	80223b4 <memset>
 801b110:	ac10      	add	r4, sp, #64	@ 0x40
 801b112:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 801b116:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 801b11a:	e9ca 9901 	strd	r9, r9, [sl, #4]
 801b11e:	eb03 0e02 	add.w	lr, r3, r2
 801b122:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b124:	f10a 0c48 	add.w	ip, sl, #72	@ 0x48
 801b128:	449e      	add	lr, r3
 801b12a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b12c:	e9ca 9904 	strd	r9, r9, [sl, #16]
 801b130:	e9ca 9907 	strd	r9, r9, [sl, #28]
 801b134:	e9ca 990a 	strd	r9, r9, [sl, #40]	@ 0x28
 801b138:	e9ca 990d 	strd	r9, r9, [sl, #52]	@ 0x34
 801b13c:	f8ca 3044 	str.w	r3, [sl, #68]	@ 0x44
 801b140:	44be      	add	lr, r7
 801b142:	f8d3 9000 	ldr.w	r9, [r3]
 801b146:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b148:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b14c:	6823      	ldr	r3, [r4, #0]
 801b14e:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 801b152:	f109 0028 	add.w	r0, r9, #40	@ 0x28
 801b156:	f8cc 3000 	str.w	r3, [ip]
 801b15a:	f002 ff0f 	bl	801df7c <rmw_create_wait_set>
 801b15e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801b160:	f8ca 003c 	str.w	r0, [sl, #60]	@ 0x3c
 801b164:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801b166:	b348      	cbz	r0, 801b1bc <rcl_wait_set_init+0x108>
 801b168:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801b16a:	4643      	mov	r3, r8
 801b16c:	463a      	mov	r2, r7
 801b16e:	4631      	mov	r1, r6
 801b170:	9402      	str	r4, [sp, #8]
 801b172:	4628      	mov	r0, r5
 801b174:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801b176:	9401      	str	r4, [sp, #4]
 801b178:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801b17a:	9400      	str	r4, [sp, #0]
 801b17c:	f7ff fdcc 	bl	801ad18 <rcl_wait_set_resize>
 801b180:	4604      	mov	r4, r0
 801b182:	2800      	cmp	r0, #0
 801b184:	d0ad      	beq.n	801b0e2 <rcl_wait_set_init+0x2e>
 801b186:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801b188:	bb13      	cbnz	r3, 801b1d0 <rcl_wait_set_init+0x11c>
 801b18a:	2600      	movs	r6, #0
 801b18c:	4628      	mov	r0, r5
 801b18e:	4633      	mov	r3, r6
 801b190:	4632      	mov	r2, r6
 801b192:	4631      	mov	r1, r6
 801b194:	9600      	str	r6, [sp, #0]
 801b196:	e9cd 6601 	strd	r6, r6, [sp, #4]
 801b19a:	f7ff fdbd 	bl	801ad18 <rcl_wait_set_resize>
 801b19e:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 801b1a0:	2800      	cmp	r0, #0
 801b1a2:	d09e      	beq.n	801b0e2 <rcl_wait_set_init+0x2e>
 801b1a4:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 801b1a6:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 801b1a8:	4798      	blx	r3
 801b1aa:	632e      	str	r6, [r5, #48]	@ 0x30
 801b1ac:	e799      	b.n	801b0e2 <rcl_wait_set_init+0x2e>
 801b1ae:	240b      	movs	r4, #11
 801b1b0:	4620      	mov	r0, r4
 801b1b2:	b004      	add	sp, #16
 801b1b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1b8:	2465      	movs	r4, #101	@ 0x65
 801b1ba:	e792      	b.n	801b0e2 <rcl_wait_set_init+0x2e>
 801b1bc:	2401      	movs	r4, #1
 801b1be:	f002 fee7 	bl	801df90 <rmw_destroy_wait_set>
 801b1c2:	2800      	cmp	r0, #0
 801b1c4:	bf18      	it	ne
 801b1c6:	f44f 7461 	movne.w	r4, #900	@ 0x384
 801b1ca:	e7de      	b.n	801b18a <rcl_wait_set_init+0xd6>
 801b1cc:	240a      	movs	r4, #10
 801b1ce:	e788      	b.n	801b0e2 <rcl_wait_set_init+0x2e>
 801b1d0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801b1d2:	e7f4      	b.n	801b1be <rcl_wait_set_init+0x10a>

0801b1d4 <rcl_wait_set_add_guard_condition>:
 801b1d4:	b318      	cbz	r0, 801b21e <rcl_wait_set_add_guard_condition+0x4a>
 801b1d6:	b538      	push	{r3, r4, r5, lr}
 801b1d8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801b1da:	4604      	mov	r4, r0
 801b1dc:	b30b      	cbz	r3, 801b222 <rcl_wait_set_add_guard_condition+0x4e>
 801b1de:	b319      	cbz	r1, 801b228 <rcl_wait_set_add_guard_condition+0x54>
 801b1e0:	68dd      	ldr	r5, [r3, #12]
 801b1e2:	68c0      	ldr	r0, [r0, #12]
 801b1e4:	4285      	cmp	r5, r0
 801b1e6:	d217      	bcs.n	801b218 <rcl_wait_set_add_guard_condition+0x44>
 801b1e8:	1c68      	adds	r0, r5, #1
 801b1ea:	60d8      	str	r0, [r3, #12]
 801b1ec:	68a3      	ldr	r3, [r4, #8]
 801b1ee:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801b1f2:	b102      	cbz	r2, 801b1f6 <rcl_wait_set_add_guard_condition+0x22>
 801b1f4:	6015      	str	r5, [r2, #0]
 801b1f6:	4608      	mov	r0, r1
 801b1f8:	f005 fb90 	bl	802091c <rcl_guard_condition_get_rmw_handle>
 801b1fc:	b150      	cbz	r0, 801b214 <rcl_wait_set_add_guard_condition+0x40>
 801b1fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b200:	6842      	ldr	r2, [r0, #4]
 801b202:	2000      	movs	r0, #0
 801b204:	695b      	ldr	r3, [r3, #20]
 801b206:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b20a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801b20c:	6913      	ldr	r3, [r2, #16]
 801b20e:	3301      	adds	r3, #1
 801b210:	6113      	str	r3, [r2, #16]
 801b212:	bd38      	pop	{r3, r4, r5, pc}
 801b214:	2001      	movs	r0, #1
 801b216:	bd38      	pop	{r3, r4, r5, pc}
 801b218:	f240 3086 	movw	r0, #902	@ 0x386
 801b21c:	bd38      	pop	{r3, r4, r5, pc}
 801b21e:	200b      	movs	r0, #11
 801b220:	4770      	bx	lr
 801b222:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b226:	bd38      	pop	{r3, r4, r5, pc}
 801b228:	200b      	movs	r0, #11
 801b22a:	bd38      	pop	{r3, r4, r5, pc}

0801b22c <rcl_wait_set_add_timer>:
 801b22c:	b328      	cbz	r0, 801b27a <rcl_wait_set_add_timer+0x4e>
 801b22e:	b538      	push	{r3, r4, r5, lr}
 801b230:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801b232:	4604      	mov	r4, r0
 801b234:	b31b      	cbz	r3, 801b27e <rcl_wait_set_add_timer+0x52>
 801b236:	b329      	cbz	r1, 801b284 <rcl_wait_set_add_timer+0x58>
 801b238:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801b23a:	6965      	ldr	r5, [r4, #20]
 801b23c:	42a8      	cmp	r0, r5
 801b23e:	d219      	bcs.n	801b274 <rcl_wait_set_add_timer+0x48>
 801b240:	1c45      	adds	r5, r0, #1
 801b242:	641d      	str	r5, [r3, #64]	@ 0x40
 801b244:	6923      	ldr	r3, [r4, #16]
 801b246:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 801b24a:	b102      	cbz	r2, 801b24e <rcl_wait_set_add_timer+0x22>
 801b24c:	6010      	str	r0, [r2, #0]
 801b24e:	4608      	mov	r0, r1
 801b250:	f7ff fbf2 	bl	801aa38 <rcl_timer_get_guard_condition>
 801b254:	b160      	cbz	r0, 801b270 <rcl_wait_set_add_timer+0x44>
 801b256:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801b258:	68e3      	ldr	r3, [r4, #12]
 801b25a:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 801b25c:	3b01      	subs	r3, #1
 801b25e:	441d      	add	r5, r3
 801b260:	f005 fb5c 	bl	802091c <rcl_guard_condition_get_rmw_handle>
 801b264:	b180      	cbz	r0, 801b288 <rcl_wait_set_add_timer+0x5c>
 801b266:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b268:	6842      	ldr	r2, [r0, #4]
 801b26a:	695b      	ldr	r3, [r3, #20]
 801b26c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b270:	2000      	movs	r0, #0
 801b272:	bd38      	pop	{r3, r4, r5, pc}
 801b274:	f240 3086 	movw	r0, #902	@ 0x386
 801b278:	bd38      	pop	{r3, r4, r5, pc}
 801b27a:	200b      	movs	r0, #11
 801b27c:	4770      	bx	lr
 801b27e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b282:	bd38      	pop	{r3, r4, r5, pc}
 801b284:	200b      	movs	r0, #11
 801b286:	bd38      	pop	{r3, r4, r5, pc}
 801b288:	2001      	movs	r0, #1
 801b28a:	bd38      	pop	{r3, r4, r5, pc}

0801b28c <rcl_wait_set_add_client>:
 801b28c:	b318      	cbz	r0, 801b2d6 <rcl_wait_set_add_client+0x4a>
 801b28e:	b538      	push	{r3, r4, r5, lr}
 801b290:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801b292:	4604      	mov	r4, r0
 801b294:	b30b      	cbz	r3, 801b2da <rcl_wait_set_add_client+0x4e>
 801b296:	b319      	cbz	r1, 801b2e0 <rcl_wait_set_add_client+0x54>
 801b298:	699d      	ldr	r5, [r3, #24]
 801b29a:	69c0      	ldr	r0, [r0, #28]
 801b29c:	4285      	cmp	r5, r0
 801b29e:	d217      	bcs.n	801b2d0 <rcl_wait_set_add_client+0x44>
 801b2a0:	1c68      	adds	r0, r5, #1
 801b2a2:	6198      	str	r0, [r3, #24]
 801b2a4:	69a3      	ldr	r3, [r4, #24]
 801b2a6:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801b2aa:	b102      	cbz	r2, 801b2ae <rcl_wait_set_add_client+0x22>
 801b2ac:	6015      	str	r5, [r2, #0]
 801b2ae:	4608      	mov	r0, r1
 801b2b0:	f7fe f952 	bl	8019558 <rcl_client_get_rmw_handle>
 801b2b4:	b150      	cbz	r0, 801b2cc <rcl_wait_set_add_client+0x40>
 801b2b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b2b8:	6842      	ldr	r2, [r0, #4]
 801b2ba:	2000      	movs	r0, #0
 801b2bc:	6a1b      	ldr	r3, [r3, #32]
 801b2be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b2c2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801b2c4:	69d3      	ldr	r3, [r2, #28]
 801b2c6:	3301      	adds	r3, #1
 801b2c8:	61d3      	str	r3, [r2, #28]
 801b2ca:	bd38      	pop	{r3, r4, r5, pc}
 801b2cc:	2001      	movs	r0, #1
 801b2ce:	bd38      	pop	{r3, r4, r5, pc}
 801b2d0:	f240 3086 	movw	r0, #902	@ 0x386
 801b2d4:	bd38      	pop	{r3, r4, r5, pc}
 801b2d6:	200b      	movs	r0, #11
 801b2d8:	4770      	bx	lr
 801b2da:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b2de:	bd38      	pop	{r3, r4, r5, pc}
 801b2e0:	200b      	movs	r0, #11
 801b2e2:	bd38      	pop	{r3, r4, r5, pc}

0801b2e4 <rcl_wait_set_add_service>:
 801b2e4:	b318      	cbz	r0, 801b32e <rcl_wait_set_add_service+0x4a>
 801b2e6:	b538      	push	{r3, r4, r5, lr}
 801b2e8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801b2ea:	4604      	mov	r4, r0
 801b2ec:	b30b      	cbz	r3, 801b332 <rcl_wait_set_add_service+0x4e>
 801b2ee:	b319      	cbz	r1, 801b338 <rcl_wait_set_add_service+0x54>
 801b2f0:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 801b2f2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 801b2f4:	4285      	cmp	r5, r0
 801b2f6:	d217      	bcs.n	801b328 <rcl_wait_set_add_service+0x44>
 801b2f8:	1c68      	adds	r0, r5, #1
 801b2fa:	6258      	str	r0, [r3, #36]	@ 0x24
 801b2fc:	6a23      	ldr	r3, [r4, #32]
 801b2fe:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801b302:	b102      	cbz	r2, 801b306 <rcl_wait_set_add_service+0x22>
 801b304:	6015      	str	r5, [r2, #0]
 801b306:	4608      	mov	r0, r1
 801b308:	f7fe ff7a 	bl	801a200 <rcl_service_get_rmw_handle>
 801b30c:	b150      	cbz	r0, 801b324 <rcl_wait_set_add_service+0x40>
 801b30e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b310:	6842      	ldr	r2, [r0, #4]
 801b312:	2000      	movs	r0, #0
 801b314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b316:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b31a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801b31c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 801b31e:	3301      	adds	r3, #1
 801b320:	6293      	str	r3, [r2, #40]	@ 0x28
 801b322:	bd38      	pop	{r3, r4, r5, pc}
 801b324:	2001      	movs	r0, #1
 801b326:	bd38      	pop	{r3, r4, r5, pc}
 801b328:	f240 3086 	movw	r0, #902	@ 0x386
 801b32c:	bd38      	pop	{r3, r4, r5, pc}
 801b32e:	200b      	movs	r0, #11
 801b330:	4770      	bx	lr
 801b332:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b336:	bd38      	pop	{r3, r4, r5, pc}
 801b338:	200b      	movs	r0, #11
 801b33a:	bd38      	pop	{r3, r4, r5, pc}
 801b33c:	0000      	movs	r0, r0
	...

0801b340 <rcl_wait>:
 801b340:	2800      	cmp	r0, #0
 801b342:	f000 81d7 	beq.w	801b6f4 <rcl_wait+0x3b4>
 801b346:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b34a:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801b34c:	4604      	mov	r4, r0
 801b34e:	ed2d 8b02 	vpush	{d8}
 801b352:	b098      	sub	sp, #96	@ 0x60
 801b354:	2e00      	cmp	r6, #0
 801b356:	f000 817c 	beq.w	801b652 <rcl_wait+0x312>
 801b35a:	4698      	mov	r8, r3
 801b35c:	6843      	ldr	r3, [r0, #4]
 801b35e:	4691      	mov	r9, r2
 801b360:	2b00      	cmp	r3, #0
 801b362:	f000 8092 	beq.w	801b48a <rcl_wait+0x14a>
 801b366:	6c37      	ldr	r7, [r6, #64]	@ 0x40
 801b368:	2f00      	cmp	r7, #0
 801b36a:	f000 80a9 	beq.w	801b4c0 <rcl_wait+0x180>
 801b36e:	2100      	movs	r1, #0
 801b370:	468c      	mov	ip, r1
 801b372:	460b      	mov	r3, r1
 801b374:	6922      	ldr	r2, [r4, #16]
 801b376:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 801b37a:	b162      	cbz	r2, 801b396 <rcl_wait+0x56>
 801b37c:	68e2      	ldr	r2, [r4, #12]
 801b37e:	6970      	ldr	r0, [r6, #20]
 801b380:	440a      	add	r2, r1
 801b382:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 801b386:	b132      	cbz	r2, 801b396 <rcl_wait+0x56>
 801b388:	6935      	ldr	r5, [r6, #16]
 801b38a:	1c6f      	adds	r7, r5, #1
 801b38c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
 801b390:	6137      	str	r7, [r6, #16]
 801b392:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 801b394:	6c37      	ldr	r7, [r6, #64]	@ 0x40
 801b396:	3101      	adds	r1, #1
 801b398:	f14c 0c00 	adc.w	ip, ip, #0
 801b39c:	42b9      	cmp	r1, r7
 801b39e:	f17c 0200 	sbcs.w	r2, ip, #0
 801b3a2:	d3e7      	bcc.n	801b374 <rcl_wait+0x34>
 801b3a4:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801b3a8:	ed9f 8bad 	vldr	d8, [pc, #692]	@ 801b660 <rcl_wait+0x320>
 801b3ac:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
 801b3b0:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
 801b3b4:	ea59 0308 	orrs.w	r3, r9, r8
 801b3b8:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 801b3bc:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 801b3c0:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 801b3c4:	f000 8090 	beq.w	801b4e8 <rcl_wait+0x1a8>
 801b3c8:	2f00      	cmp	r7, #0
 801b3ca:	f000 814d 	beq.w	801b668 <rcl_wait+0x328>
 801b3ce:	2600      	movs	r6, #0
 801b3d0:	e02b      	b.n	801b42a <rcl_wait+0xea>
 801b3d2:	6923      	ldr	r3, [r4, #16]
 801b3d4:	5958      	ldr	r0, [r3, r5]
 801b3d6:	a908      	add	r1, sp, #32
 801b3d8:	ed8d 8b08 	vstr	d8, [sp, #32]
 801b3dc:	f7ff fb08 	bl	801a9f0 <rcl_timer_get_next_call_time>
 801b3e0:	f240 3321 	movw	r3, #801	@ 0x321
 801b3e4:	4298      	cmp	r0, r3
 801b3e6:	f000 80c0 	beq.w	801b56a <rcl_wait+0x22a>
 801b3ea:	2800      	cmp	r0, #0
 801b3ec:	d163      	bne.n	801b4b6 <rcl_wait+0x176>
 801b3ee:	ab18      	add	r3, sp, #96	@ 0x60
 801b3f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b3f2:	e9dd 5e07 	ldrd	r5, lr, [sp, #28]
 801b3f6:	7828      	ldrb	r0, [r5, #0]
 801b3f8:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801b3fc:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 801b400:	9205      	str	r2, [sp, #20]
 801b402:	f853 2c20 	ldr.w	r2, [r3, #-32]
 801b406:	4596      	cmp	lr, r2
 801b408:	9a05      	ldr	r2, [sp, #20]
 801b40a:	eb71 0202 	sbcs.w	r2, r1, r2
 801b40e:	da06      	bge.n	801b41e <rcl_wait+0xde>
 801b410:	e943 e108 	strd	lr, r1, [r3, #-32]
 801b414:	ab18      	add	r3, sp, #96	@ 0x60
 801b416:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801b41a:	f840 5c30 	str.w	r5, [r0, #-48]
 801b41e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b420:	6c1f      	ldr	r7, [r3, #64]	@ 0x40
 801b422:	3601      	adds	r6, #1
 801b424:	42be      	cmp	r6, r7
 801b426:	f080 811f 	bcs.w	801b668 <rcl_wait+0x328>
 801b42a:	6923      	ldr	r3, [r4, #16]
 801b42c:	00b5      	lsls	r5, r6, #2
 801b42e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801b432:	2800      	cmp	r0, #0
 801b434:	d0f5      	beq.n	801b422 <rcl_wait+0xe2>
 801b436:	a907      	add	r1, sp, #28
 801b438:	f7ff fa06 	bl	801a848 <rcl_timer_clock>
 801b43c:	4603      	mov	r3, r0
 801b43e:	2800      	cmp	r0, #0
 801b440:	f040 8152 	bne.w	801b6e8 <rcl_wait+0x3a8>
 801b444:	9807      	ldr	r0, [sp, #28]
 801b446:	7802      	ldrb	r2, [r0, #0]
 801b448:	2a01      	cmp	r2, #1
 801b44a:	d1c2      	bne.n	801b3d2 <rcl_wait+0x92>
 801b44c:	f10d 011b 	add.w	r1, sp, #27
 801b450:	f88d 301b 	strb.w	r3, [sp, #27]
 801b454:	f7ff f9e6 	bl	801a824 <rcl_is_enabled_ros_time_override>
 801b458:	4602      	mov	r2, r0
 801b45a:	2800      	cmp	r0, #0
 801b45c:	f040 8144 	bne.w	801b6e8 <rcl_wait+0x3a8>
 801b460:	6923      	ldr	r3, [r4, #16]
 801b462:	f89d 101b 	ldrb.w	r1, [sp, #27]
 801b466:	5958      	ldr	r0, [r3, r5]
 801b468:	2900      	cmp	r1, #0
 801b46a:	d0b3      	beq.n	801b3d4 <rcl_wait+0x94>
 801b46c:	ad08      	add	r5, sp, #32
 801b46e:	f88d 2020 	strb.w	r2, [sp, #32]
 801b472:	4629      	mov	r1, r5
 801b474:	f7ff fa82 	bl	801a97c <rcl_timer_is_ready>
 801b478:	2800      	cmp	r0, #0
 801b47a:	f040 8135 	bne.w	801b6e8 <rcl_wait+0x3a8>
 801b47e:	f89d 3020 	ldrb.w	r3, [sp, #32]
 801b482:	2b00      	cmp	r3, #0
 801b484:	d0cb      	beq.n	801b41e <rcl_wait+0xde>
 801b486:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 801b488:	e02f      	b.n	801b4ea <rcl_wait+0x1aa>
 801b48a:	68c3      	ldr	r3, [r0, #12]
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	f47f af6a 	bne.w	801b366 <rcl_wait+0x26>
 801b492:	6943      	ldr	r3, [r0, #20]
 801b494:	2b00      	cmp	r3, #0
 801b496:	f47f af66 	bne.w	801b366 <rcl_wait+0x26>
 801b49a:	69c3      	ldr	r3, [r0, #28]
 801b49c:	2b00      	cmp	r3, #0
 801b49e:	f47f af62 	bne.w	801b366 <rcl_wait+0x26>
 801b4a2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801b4a4:	2b00      	cmp	r3, #0
 801b4a6:	f47f af5e 	bne.w	801b366 <rcl_wait+0x26>
 801b4aa:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 801b4ac:	2b00      	cmp	r3, #0
 801b4ae:	f47f af5a 	bne.w	801b366 <rcl_wait+0x26>
 801b4b2:	f240 3085 	movw	r0, #901	@ 0x385
 801b4b6:	b018      	add	sp, #96	@ 0x60
 801b4b8:	ecbd 8b02 	vpop	{d8}
 801b4bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4c0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801b4c4:	f04f 32ff 	mov.w	r2, #4294967295
 801b4c8:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801b4cc:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 801b4d0:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 801b4d4:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 801b4d8:	ea59 0308 	orrs.w	r3, r9, r8
 801b4dc:	e9cd 770c 	strd	r7, r7, [sp, #48]	@ 0x30
 801b4e0:	e9cd 770e 	strd	r7, r7, [sp, #56]	@ 0x38
 801b4e4:	f040 80c0 	bne.w	801b668 <rcl_wait+0x328>
 801b4e8:	ad08      	add	r5, sp, #32
 801b4ea:	2200      	movs	r2, #0
 801b4ec:	2300      	movs	r3, #0
 801b4ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b4f2:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801b4f6:	f106 0134 	add.w	r1, r6, #52	@ 0x34
 801b4fa:	9502      	str	r5, [sp, #8]
 801b4fc:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 801b4fe:	f106 031c 	add.w	r3, r6, #28
 801b502:	1d30      	adds	r0, r6, #4
 801b504:	e9cd 1200 	strd	r1, r2, [sp]
 801b508:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 801b50c:	f106 0110 	add.w	r1, r6, #16
 801b510:	f002 fbb4 	bl	801dc7c <rmw_wait>
 801b514:	f8d4 c030 	ldr.w	ip, [r4, #48]	@ 0x30
 801b518:	4606      	mov	r6, r0
 801b51a:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 801b51e:	2b00      	cmp	r3, #0
 801b520:	f000 80ea 	beq.w	801b6f8 <rcl_wait+0x3b8>
 801b524:	f04f 0800 	mov.w	r8, #0
 801b528:	4662      	mov	r2, ip
 801b52a:	4645      	mov	r5, r8
 801b52c:	4647      	mov	r7, r8
 801b52e:	e008      	b.n	801b542 <rcl_wait+0x202>
 801b530:	6922      	ldr	r2, [r4, #16]
 801b532:	f842 3009 	str.w	r3, [r2, r9]
 801b536:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801b538:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 801b53a:	f108 0801 	add.w	r8, r8, #1
 801b53e:	4598      	cmp	r8, r3
 801b540:	d217      	bcs.n	801b572 <rcl_wait+0x232>
 801b542:	6920      	ldr	r0, [r4, #16]
 801b544:	a907      	add	r1, sp, #28
 801b546:	ea4f 0988 	mov.w	r9, r8, lsl #2
 801b54a:	f850 0028 	ldr.w	r0, [r0, r8, lsl #2]
 801b54e:	2800      	cmp	r0, #0
 801b550:	d0f3      	beq.n	801b53a <rcl_wait+0x1fa>
 801b552:	f88d 701c 	strb.w	r7, [sp, #28]
 801b556:	f7ff fa11 	bl	801a97c <rcl_timer_is_ready>
 801b55a:	2800      	cmp	r0, #0
 801b55c:	d1ab      	bne.n	801b4b6 <rcl_wait+0x176>
 801b55e:	f89d 301c 	ldrb.w	r3, [sp, #28]
 801b562:	2b00      	cmp	r3, #0
 801b564:	d0e4      	beq.n	801b530 <rcl_wait+0x1f0>
 801b566:	461d      	mov	r5, r3
 801b568:	e7e5      	b.n	801b536 <rcl_wait+0x1f6>
 801b56a:	6923      	ldr	r3, [r4, #16]
 801b56c:	2200      	movs	r2, #0
 801b56e:	515a      	str	r2, [r3, r5]
 801b570:	e755      	b.n	801b41e <rcl_wait+0xde>
 801b572:	4694      	mov	ip, r2
 801b574:	f036 0302 	bics.w	r3, r6, #2
 801b578:	f040 80b6 	bne.w	801b6e8 <rcl_wait+0x3a8>
 801b57c:	6861      	ldr	r1, [r4, #4]
 801b57e:	b919      	cbnz	r1, 801b588 <rcl_wait+0x248>
 801b580:	e00e      	b.n	801b5a0 <rcl_wait+0x260>
 801b582:	3301      	adds	r3, #1
 801b584:	428b      	cmp	r3, r1
 801b586:	d00b      	beq.n	801b5a0 <rcl_wait+0x260>
 801b588:	f8dc 2008 	ldr.w	r2, [ip, #8]
 801b58c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b590:	2a00      	cmp	r2, #0
 801b592:	d1f6      	bne.n	801b582 <rcl_wait+0x242>
 801b594:	6820      	ldr	r0, [r4, #0]
 801b596:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801b59a:	3301      	adds	r3, #1
 801b59c:	428b      	cmp	r3, r1
 801b59e:	d1f3      	bne.n	801b588 <rcl_wait+0x248>
 801b5a0:	68e1      	ldr	r1, [r4, #12]
 801b5a2:	b181      	cbz	r1, 801b5c6 <rcl_wait+0x286>
 801b5a4:	2300      	movs	r3, #0
 801b5a6:	e002      	b.n	801b5ae <rcl_wait+0x26e>
 801b5a8:	3301      	adds	r3, #1
 801b5aa:	4299      	cmp	r1, r3
 801b5ac:	d00b      	beq.n	801b5c6 <rcl_wait+0x286>
 801b5ae:	f8dc 2014 	ldr.w	r2, [ip, #20]
 801b5b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b5b6:	2a00      	cmp	r2, #0
 801b5b8:	d1f6      	bne.n	801b5a8 <rcl_wait+0x268>
 801b5ba:	68a0      	ldr	r0, [r4, #8]
 801b5bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801b5c0:	3301      	adds	r3, #1
 801b5c2:	4299      	cmp	r1, r3
 801b5c4:	d1f3      	bne.n	801b5ae <rcl_wait+0x26e>
 801b5c6:	69e1      	ldr	r1, [r4, #28]
 801b5c8:	b181      	cbz	r1, 801b5ec <rcl_wait+0x2ac>
 801b5ca:	2300      	movs	r3, #0
 801b5cc:	e002      	b.n	801b5d4 <rcl_wait+0x294>
 801b5ce:	3301      	adds	r3, #1
 801b5d0:	428b      	cmp	r3, r1
 801b5d2:	d00b      	beq.n	801b5ec <rcl_wait+0x2ac>
 801b5d4:	f8dc 2020 	ldr.w	r2, [ip, #32]
 801b5d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b5dc:	2a00      	cmp	r2, #0
 801b5de:	d1f6      	bne.n	801b5ce <rcl_wait+0x28e>
 801b5e0:	69a0      	ldr	r0, [r4, #24]
 801b5e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801b5e6:	3301      	adds	r3, #1
 801b5e8:	428b      	cmp	r3, r1
 801b5ea:	d1f3      	bne.n	801b5d4 <rcl_wait+0x294>
 801b5ec:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801b5ee:	b181      	cbz	r1, 801b612 <rcl_wait+0x2d2>
 801b5f0:	2300      	movs	r3, #0
 801b5f2:	e002      	b.n	801b5fa <rcl_wait+0x2ba>
 801b5f4:	3301      	adds	r3, #1
 801b5f6:	428b      	cmp	r3, r1
 801b5f8:	d00b      	beq.n	801b612 <rcl_wait+0x2d2>
 801b5fa:	f8dc 202c 	ldr.w	r2, [ip, #44]	@ 0x2c
 801b5fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b602:	2a00      	cmp	r2, #0
 801b604:	d1f6      	bne.n	801b5f4 <rcl_wait+0x2b4>
 801b606:	6a20      	ldr	r0, [r4, #32]
 801b608:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801b60c:	3301      	adds	r3, #1
 801b60e:	428b      	cmp	r3, r1
 801b610:	d1f3      	bne.n	801b5fa <rcl_wait+0x2ba>
 801b612:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801b614:	b181      	cbz	r1, 801b638 <rcl_wait+0x2f8>
 801b616:	2300      	movs	r3, #0
 801b618:	e002      	b.n	801b620 <rcl_wait+0x2e0>
 801b61a:	3301      	adds	r3, #1
 801b61c:	4299      	cmp	r1, r3
 801b61e:	d00b      	beq.n	801b638 <rcl_wait+0x2f8>
 801b620:	f8dc 2038 	ldr.w	r2, [ip, #56]	@ 0x38
 801b624:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b628:	2a00      	cmp	r2, #0
 801b62a:	d1f6      	bne.n	801b61a <rcl_wait+0x2da>
 801b62c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801b62e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801b632:	3301      	adds	r3, #1
 801b634:	4299      	cmp	r1, r3
 801b636:	d1f3      	bne.n	801b620 <rcl_wait+0x2e0>
 801b638:	f085 0501 	eor.w	r5, r5, #1
 801b63c:	2e02      	cmp	r6, #2
 801b63e:	bf14      	ite	ne
 801b640:	2500      	movne	r5, #0
 801b642:	f005 0501 	andeq.w	r5, r5, #1
 801b646:	0068      	lsls	r0, r5, #1
 801b648:	b018      	add	sp, #96	@ 0x60
 801b64a:	ecbd 8b02 	vpop	{d8}
 801b64e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b652:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b656:	b018      	add	sp, #96	@ 0x60
 801b658:	ecbd 8b02 	vpop	{d8}
 801b65c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b660:	ffffffff 	.word	0xffffffff
 801b664:	7fffffff 	.word	0x7fffffff
 801b668:	f1b9 0f01 	cmp.w	r9, #1
 801b66c:	f178 0300 	sbcs.w	r3, r8, #0
 801b670:	db32      	blt.n	801b6d8 <rcl_wait+0x398>
 801b672:	2501      	movs	r5, #1
 801b674:	ae10      	add	r6, sp, #64	@ 0x40
 801b676:	af16      	add	r7, sp, #88	@ 0x58
 801b678:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 801b67c:	a908      	add	r1, sp, #32
 801b67e:	b198      	cbz	r0, 801b6a8 <rcl_wait+0x368>
 801b680:	f7ff f8c4 	bl	801a80c <rcl_clock_get_now>
 801b684:	2800      	cmp	r0, #0
 801b686:	f47f af16 	bne.w	801b4b6 <rcl_wait+0x176>
 801b68a:	9a08      	ldr	r2, [sp, #32]
 801b68c:	68b3      	ldr	r3, [r6, #8]
 801b68e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b690:	1a9b      	subs	r3, r3, r2
 801b692:	68f2      	ldr	r2, [r6, #12]
 801b694:	eb62 0201 	sbc.w	r2, r2, r1
 801b698:	4599      	cmp	r9, r3
 801b69a:	eb78 0102 	sbcs.w	r1, r8, r2
 801b69e:	da21      	bge.n	801b6e4 <rcl_wait+0x3a4>
 801b6a0:	464b      	mov	r3, r9
 801b6a2:	4642      	mov	r2, r8
 801b6a4:	4699      	mov	r9, r3
 801b6a6:	4690      	mov	r8, r2
 801b6a8:	3608      	adds	r6, #8
 801b6aa:	42b7      	cmp	r7, r6
 801b6ac:	d1e4      	bne.n	801b678 <rcl_wait+0x338>
 801b6ae:	f1b8 0100 	subs.w	r1, r8, #0
 801b6b2:	4648      	mov	r0, r9
 801b6b4:	da01      	bge.n	801b6ba <rcl_wait+0x37a>
 801b6b6:	2000      	movs	r0, #0
 801b6b8:	4601      	mov	r1, r0
 801b6ba:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 801b6bc:	2d00      	cmp	r5, #0
 801b6be:	f43f af1a 	beq.w	801b4f6 <rcl_wait+0x1b6>
 801b6c2:	ad08      	add	r5, sp, #32
 801b6c4:	a30e      	add	r3, pc, #56	@ (adr r3, 801b700 <rcl_wait+0x3c0>)
 801b6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6ca:	f7e5 faed 	bl	8000ca8 <__aeabi_ldivmod>
 801b6ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b6d2:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801b6d6:	e70e      	b.n	801b4f6 <rcl_wait+0x1b6>
 801b6d8:	f04f 39ff 	mov.w	r9, #4294967295
 801b6dc:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 801b6e0:	2500      	movs	r5, #0
 801b6e2:	e7c7      	b.n	801b674 <rcl_wait+0x334>
 801b6e4:	2501      	movs	r5, #1
 801b6e6:	e7dd      	b.n	801b6a4 <rcl_wait+0x364>
 801b6e8:	2001      	movs	r0, #1
 801b6ea:	b018      	add	sp, #96	@ 0x60
 801b6ec:	ecbd 8b02 	vpop	{d8}
 801b6f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b6f4:	200b      	movs	r0, #11
 801b6f6:	4770      	bx	lr
 801b6f8:	461d      	mov	r5, r3
 801b6fa:	e73b      	b.n	801b574 <rcl_wait+0x234>
 801b6fc:	f3af 8000 	nop.w
 801b700:	3b9aca00 	.word	0x3b9aca00
 801b704:	00000000 	.word	0x00000000

0801b708 <rcl_action_take_goal_response>:
 801b708:	b3b0      	cbz	r0, 801b778 <rcl_action_take_goal_response+0x70>
 801b70a:	b570      	push	{r4, r5, r6, lr}
 801b70c:	4604      	mov	r4, r0
 801b70e:	6800      	ldr	r0, [r0, #0]
 801b710:	b368      	cbz	r0, 801b76e <rcl_action_take_goal_response+0x66>
 801b712:	460e      	mov	r6, r1
 801b714:	4615      	mov	r5, r2
 801b716:	f7fd ffe7 	bl	80196e8 <rcl_client_is_valid>
 801b71a:	b330      	cbz	r0, 801b76a <rcl_action_take_goal_response+0x62>
 801b71c:	6820      	ldr	r0, [r4, #0]
 801b71e:	3004      	adds	r0, #4
 801b720:	f7fd ffe2 	bl	80196e8 <rcl_client_is_valid>
 801b724:	b308      	cbz	r0, 801b76a <rcl_action_take_goal_response+0x62>
 801b726:	6820      	ldr	r0, [r4, #0]
 801b728:	3008      	adds	r0, #8
 801b72a:	f7fd ffdd 	bl	80196e8 <rcl_client_is_valid>
 801b72e:	b1e0      	cbz	r0, 801b76a <rcl_action_take_goal_response+0x62>
 801b730:	6820      	ldr	r0, [r4, #0]
 801b732:	300c      	adds	r0, #12
 801b734:	f7fe ffba 	bl	801a6ac <rcl_subscription_is_valid>
 801b738:	b1b8      	cbz	r0, 801b76a <rcl_action_take_goal_response+0x62>
 801b73a:	6820      	ldr	r0, [r4, #0]
 801b73c:	3010      	adds	r0, #16
 801b73e:	f7fe ffb5 	bl	801a6ac <rcl_subscription_is_valid>
 801b742:	b190      	cbz	r0, 801b76a <rcl_action_take_goal_response+0x62>
 801b744:	b1b6      	cbz	r6, 801b774 <rcl_action_take_goal_response+0x6c>
 801b746:	b1ad      	cbz	r5, 801b774 <rcl_action_take_goal_response+0x6c>
 801b748:	462a      	mov	r2, r5
 801b74a:	4631      	mov	r1, r6
 801b74c:	6820      	ldr	r0, [r4, #0]
 801b74e:	f7fd ff5f 	bl	8019610 <rcl_take_response>
 801b752:	b148      	cbz	r0, 801b768 <rcl_action_take_goal_response+0x60>
 801b754:	280a      	cmp	r0, #10
 801b756:	d007      	beq.n	801b768 <rcl_action_take_goal_response+0x60>
 801b758:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801b75c:	f640 0337 	movw	r3, #2103	@ 0x837
 801b760:	4290      	cmp	r0, r2
 801b762:	bf0c      	ite	eq
 801b764:	4618      	moveq	r0, r3
 801b766:	2001      	movne	r0, #1
 801b768:	bd70      	pop	{r4, r5, r6, pc}
 801b76a:	f7f9 f8ed 	bl	8014948 <rcutils_reset_error>
 801b76e:	f640 0036 	movw	r0, #2102	@ 0x836
 801b772:	bd70      	pop	{r4, r5, r6, pc}
 801b774:	200b      	movs	r0, #11
 801b776:	bd70      	pop	{r4, r5, r6, pc}
 801b778:	f640 0036 	movw	r0, #2102	@ 0x836
 801b77c:	4770      	bx	lr
 801b77e:	bf00      	nop

0801b780 <rcl_action_send_result_request>:
 801b780:	b378      	cbz	r0, 801b7e2 <rcl_action_send_result_request+0x62>
 801b782:	b570      	push	{r4, r5, r6, lr}
 801b784:	4604      	mov	r4, r0
 801b786:	6800      	ldr	r0, [r0, #0]
 801b788:	b330      	cbz	r0, 801b7d8 <rcl_action_send_result_request+0x58>
 801b78a:	460d      	mov	r5, r1
 801b78c:	4616      	mov	r6, r2
 801b78e:	f7fd ffab 	bl	80196e8 <rcl_client_is_valid>
 801b792:	b1f8      	cbz	r0, 801b7d4 <rcl_action_send_result_request+0x54>
 801b794:	6820      	ldr	r0, [r4, #0]
 801b796:	3004      	adds	r0, #4
 801b798:	f7fd ffa6 	bl	80196e8 <rcl_client_is_valid>
 801b79c:	b1d0      	cbz	r0, 801b7d4 <rcl_action_send_result_request+0x54>
 801b79e:	6820      	ldr	r0, [r4, #0]
 801b7a0:	3008      	adds	r0, #8
 801b7a2:	f7fd ffa1 	bl	80196e8 <rcl_client_is_valid>
 801b7a6:	b1a8      	cbz	r0, 801b7d4 <rcl_action_send_result_request+0x54>
 801b7a8:	6820      	ldr	r0, [r4, #0]
 801b7aa:	300c      	adds	r0, #12
 801b7ac:	f7fe ff7e 	bl	801a6ac <rcl_subscription_is_valid>
 801b7b0:	b180      	cbz	r0, 801b7d4 <rcl_action_send_result_request+0x54>
 801b7b2:	6820      	ldr	r0, [r4, #0]
 801b7b4:	3010      	adds	r0, #16
 801b7b6:	f7fe ff79 	bl	801a6ac <rcl_subscription_is_valid>
 801b7ba:	b158      	cbz	r0, 801b7d4 <rcl_action_send_result_request+0x54>
 801b7bc:	b17d      	cbz	r5, 801b7de <rcl_action_send_result_request+0x5e>
 801b7be:	b176      	cbz	r6, 801b7de <rcl_action_send_result_request+0x5e>
 801b7c0:	6820      	ldr	r0, [r4, #0]
 801b7c2:	4632      	mov	r2, r6
 801b7c4:	4629      	mov	r1, r5
 801b7c6:	3008      	adds	r0, #8
 801b7c8:	f7fd fecc 	bl	8019564 <rcl_send_request>
 801b7cc:	3800      	subs	r0, #0
 801b7ce:	bf18      	it	ne
 801b7d0:	2001      	movne	r0, #1
 801b7d2:	bd70      	pop	{r4, r5, r6, pc}
 801b7d4:	f7f9 f8b8 	bl	8014948 <rcutils_reset_error>
 801b7d8:	f640 0036 	movw	r0, #2102	@ 0x836
 801b7dc:	bd70      	pop	{r4, r5, r6, pc}
 801b7de:	200b      	movs	r0, #11
 801b7e0:	bd70      	pop	{r4, r5, r6, pc}
 801b7e2:	f640 0036 	movw	r0, #2102	@ 0x836
 801b7e6:	4770      	bx	lr

0801b7e8 <rcl_action_take_result_response>:
 801b7e8:	2800      	cmp	r0, #0
 801b7ea:	d037      	beq.n	801b85c <rcl_action_take_result_response+0x74>
 801b7ec:	b570      	push	{r4, r5, r6, lr}
 801b7ee:	4604      	mov	r4, r0
 801b7f0:	6800      	ldr	r0, [r0, #0]
 801b7f2:	b370      	cbz	r0, 801b852 <rcl_action_take_result_response+0x6a>
 801b7f4:	460d      	mov	r5, r1
 801b7f6:	4616      	mov	r6, r2
 801b7f8:	f7fd ff76 	bl	80196e8 <rcl_client_is_valid>
 801b7fc:	b338      	cbz	r0, 801b84e <rcl_action_take_result_response+0x66>
 801b7fe:	6820      	ldr	r0, [r4, #0]
 801b800:	3004      	adds	r0, #4
 801b802:	f7fd ff71 	bl	80196e8 <rcl_client_is_valid>
 801b806:	b310      	cbz	r0, 801b84e <rcl_action_take_result_response+0x66>
 801b808:	6820      	ldr	r0, [r4, #0]
 801b80a:	3008      	adds	r0, #8
 801b80c:	f7fd ff6c 	bl	80196e8 <rcl_client_is_valid>
 801b810:	b1e8      	cbz	r0, 801b84e <rcl_action_take_result_response+0x66>
 801b812:	6820      	ldr	r0, [r4, #0]
 801b814:	300c      	adds	r0, #12
 801b816:	f7fe ff49 	bl	801a6ac <rcl_subscription_is_valid>
 801b81a:	b1c0      	cbz	r0, 801b84e <rcl_action_take_result_response+0x66>
 801b81c:	6820      	ldr	r0, [r4, #0]
 801b81e:	3010      	adds	r0, #16
 801b820:	f7fe ff44 	bl	801a6ac <rcl_subscription_is_valid>
 801b824:	b198      	cbz	r0, 801b84e <rcl_action_take_result_response+0x66>
 801b826:	b1bd      	cbz	r5, 801b858 <rcl_action_take_result_response+0x70>
 801b828:	b1b6      	cbz	r6, 801b858 <rcl_action_take_result_response+0x70>
 801b82a:	6820      	ldr	r0, [r4, #0]
 801b82c:	4632      	mov	r2, r6
 801b82e:	4629      	mov	r1, r5
 801b830:	3008      	adds	r0, #8
 801b832:	f7fd feed 	bl	8019610 <rcl_take_response>
 801b836:	b148      	cbz	r0, 801b84c <rcl_action_take_result_response+0x64>
 801b838:	280a      	cmp	r0, #10
 801b83a:	d007      	beq.n	801b84c <rcl_action_take_result_response+0x64>
 801b83c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801b840:	f640 0337 	movw	r3, #2103	@ 0x837
 801b844:	4290      	cmp	r0, r2
 801b846:	bf0c      	ite	eq
 801b848:	4618      	moveq	r0, r3
 801b84a:	2001      	movne	r0, #1
 801b84c:	bd70      	pop	{r4, r5, r6, pc}
 801b84e:	f7f9 f87b 	bl	8014948 <rcutils_reset_error>
 801b852:	f640 0036 	movw	r0, #2102	@ 0x836
 801b856:	bd70      	pop	{r4, r5, r6, pc}
 801b858:	200b      	movs	r0, #11
 801b85a:	bd70      	pop	{r4, r5, r6, pc}
 801b85c:	f640 0036 	movw	r0, #2102	@ 0x836
 801b860:	4770      	bx	lr
 801b862:	bf00      	nop

0801b864 <rcl_action_take_cancel_response>:
 801b864:	2800      	cmp	r0, #0
 801b866:	d037      	beq.n	801b8d8 <rcl_action_take_cancel_response+0x74>
 801b868:	b570      	push	{r4, r5, r6, lr}
 801b86a:	4604      	mov	r4, r0
 801b86c:	6800      	ldr	r0, [r0, #0]
 801b86e:	b370      	cbz	r0, 801b8ce <rcl_action_take_cancel_response+0x6a>
 801b870:	460d      	mov	r5, r1
 801b872:	4616      	mov	r6, r2
 801b874:	f7fd ff38 	bl	80196e8 <rcl_client_is_valid>
 801b878:	b338      	cbz	r0, 801b8ca <rcl_action_take_cancel_response+0x66>
 801b87a:	6820      	ldr	r0, [r4, #0]
 801b87c:	3004      	adds	r0, #4
 801b87e:	f7fd ff33 	bl	80196e8 <rcl_client_is_valid>
 801b882:	b310      	cbz	r0, 801b8ca <rcl_action_take_cancel_response+0x66>
 801b884:	6820      	ldr	r0, [r4, #0]
 801b886:	3008      	adds	r0, #8
 801b888:	f7fd ff2e 	bl	80196e8 <rcl_client_is_valid>
 801b88c:	b1e8      	cbz	r0, 801b8ca <rcl_action_take_cancel_response+0x66>
 801b88e:	6820      	ldr	r0, [r4, #0]
 801b890:	300c      	adds	r0, #12
 801b892:	f7fe ff0b 	bl	801a6ac <rcl_subscription_is_valid>
 801b896:	b1c0      	cbz	r0, 801b8ca <rcl_action_take_cancel_response+0x66>
 801b898:	6820      	ldr	r0, [r4, #0]
 801b89a:	3010      	adds	r0, #16
 801b89c:	f7fe ff06 	bl	801a6ac <rcl_subscription_is_valid>
 801b8a0:	b198      	cbz	r0, 801b8ca <rcl_action_take_cancel_response+0x66>
 801b8a2:	b1bd      	cbz	r5, 801b8d4 <rcl_action_take_cancel_response+0x70>
 801b8a4:	b1b6      	cbz	r6, 801b8d4 <rcl_action_take_cancel_response+0x70>
 801b8a6:	6820      	ldr	r0, [r4, #0]
 801b8a8:	4632      	mov	r2, r6
 801b8aa:	4629      	mov	r1, r5
 801b8ac:	3004      	adds	r0, #4
 801b8ae:	f7fd feaf 	bl	8019610 <rcl_take_response>
 801b8b2:	b148      	cbz	r0, 801b8c8 <rcl_action_take_cancel_response+0x64>
 801b8b4:	280a      	cmp	r0, #10
 801b8b6:	d007      	beq.n	801b8c8 <rcl_action_take_cancel_response+0x64>
 801b8b8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801b8bc:	f640 0337 	movw	r3, #2103	@ 0x837
 801b8c0:	4290      	cmp	r0, r2
 801b8c2:	bf0c      	ite	eq
 801b8c4:	4618      	moveq	r0, r3
 801b8c6:	2001      	movne	r0, #1
 801b8c8:	bd70      	pop	{r4, r5, r6, pc}
 801b8ca:	f7f9 f83d 	bl	8014948 <rcutils_reset_error>
 801b8ce:	f640 0036 	movw	r0, #2102	@ 0x836
 801b8d2:	bd70      	pop	{r4, r5, r6, pc}
 801b8d4:	200b      	movs	r0, #11
 801b8d6:	bd70      	pop	{r4, r5, r6, pc}
 801b8d8:	f640 0036 	movw	r0, #2102	@ 0x836
 801b8dc:	4770      	bx	lr
 801b8de:	bf00      	nop

0801b8e0 <rcl_action_take_feedback>:
 801b8e0:	2800      	cmp	r0, #0
 801b8e2:	d037      	beq.n	801b954 <rcl_action_take_feedback+0x74>
 801b8e4:	b530      	push	{r4, r5, lr}
 801b8e6:	4604      	mov	r4, r0
 801b8e8:	6800      	ldr	r0, [r0, #0]
 801b8ea:	b08f      	sub	sp, #60	@ 0x3c
 801b8ec:	b358      	cbz	r0, 801b946 <rcl_action_take_feedback+0x66>
 801b8ee:	460d      	mov	r5, r1
 801b8f0:	f7fd fefa 	bl	80196e8 <rcl_client_is_valid>
 801b8f4:	b328      	cbz	r0, 801b942 <rcl_action_take_feedback+0x62>
 801b8f6:	6820      	ldr	r0, [r4, #0]
 801b8f8:	3004      	adds	r0, #4
 801b8fa:	f7fd fef5 	bl	80196e8 <rcl_client_is_valid>
 801b8fe:	b300      	cbz	r0, 801b942 <rcl_action_take_feedback+0x62>
 801b900:	6820      	ldr	r0, [r4, #0]
 801b902:	3008      	adds	r0, #8
 801b904:	f7fd fef0 	bl	80196e8 <rcl_client_is_valid>
 801b908:	b1d8      	cbz	r0, 801b942 <rcl_action_take_feedback+0x62>
 801b90a:	6820      	ldr	r0, [r4, #0]
 801b90c:	300c      	adds	r0, #12
 801b90e:	f7fe fecd 	bl	801a6ac <rcl_subscription_is_valid>
 801b912:	b1b0      	cbz	r0, 801b942 <rcl_action_take_feedback+0x62>
 801b914:	6820      	ldr	r0, [r4, #0]
 801b916:	3010      	adds	r0, #16
 801b918:	f7fe fec8 	bl	801a6ac <rcl_subscription_is_valid>
 801b91c:	b188      	cbz	r0, 801b942 <rcl_action_take_feedback+0x62>
 801b91e:	b1b5      	cbz	r5, 801b94e <rcl_action_take_feedback+0x6e>
 801b920:	6820      	ldr	r0, [r4, #0]
 801b922:	2300      	movs	r3, #0
 801b924:	466a      	mov	r2, sp
 801b926:	4629      	mov	r1, r5
 801b928:	300c      	adds	r0, #12
 801b92a:	f7fe fe63 	bl	801a5f4 <rcl_take>
 801b92e:	b160      	cbz	r0, 801b94a <rcl_action_take_feedback+0x6a>
 801b930:	f240 1391 	movw	r3, #401	@ 0x191
 801b934:	4298      	cmp	r0, r3
 801b936:	d010      	beq.n	801b95a <rcl_action_take_feedback+0x7a>
 801b938:	280a      	cmp	r0, #10
 801b93a:	bf18      	it	ne
 801b93c:	2001      	movne	r0, #1
 801b93e:	b00f      	add	sp, #60	@ 0x3c
 801b940:	bd30      	pop	{r4, r5, pc}
 801b942:	f7f9 f801 	bl	8014948 <rcutils_reset_error>
 801b946:	f640 0036 	movw	r0, #2102	@ 0x836
 801b94a:	b00f      	add	sp, #60	@ 0x3c
 801b94c:	bd30      	pop	{r4, r5, pc}
 801b94e:	200b      	movs	r0, #11
 801b950:	b00f      	add	sp, #60	@ 0x3c
 801b952:	bd30      	pop	{r4, r5, pc}
 801b954:	f640 0036 	movw	r0, #2102	@ 0x836
 801b958:	4770      	bx	lr
 801b95a:	f640 0037 	movw	r0, #2103	@ 0x837
 801b95e:	e7f4      	b.n	801b94a <rcl_action_take_feedback+0x6a>

0801b960 <rcl_action_wait_set_add_action_client>:
 801b960:	2800      	cmp	r0, #0
 801b962:	d045      	beq.n	801b9f0 <rcl_action_wait_set_add_action_client+0x90>
 801b964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b966:	460c      	mov	r4, r1
 801b968:	2900      	cmp	r1, #0
 801b96a:	d03e      	beq.n	801b9ea <rcl_action_wait_set_add_action_client+0x8a>
 801b96c:	4605      	mov	r5, r0
 801b96e:	6808      	ldr	r0, [r1, #0]
 801b970:	2800      	cmp	r0, #0
 801b972:	d03a      	beq.n	801b9ea <rcl_action_wait_set_add_action_client+0x8a>
 801b974:	4617      	mov	r7, r2
 801b976:	461e      	mov	r6, r3
 801b978:	f7fd feb6 	bl	80196e8 <rcl_client_is_valid>
 801b97c:	b398      	cbz	r0, 801b9e6 <rcl_action_wait_set_add_action_client+0x86>
 801b97e:	6820      	ldr	r0, [r4, #0]
 801b980:	3004      	adds	r0, #4
 801b982:	f7fd feb1 	bl	80196e8 <rcl_client_is_valid>
 801b986:	b370      	cbz	r0, 801b9e6 <rcl_action_wait_set_add_action_client+0x86>
 801b988:	6820      	ldr	r0, [r4, #0]
 801b98a:	3008      	adds	r0, #8
 801b98c:	f7fd feac 	bl	80196e8 <rcl_client_is_valid>
 801b990:	b348      	cbz	r0, 801b9e6 <rcl_action_wait_set_add_action_client+0x86>
 801b992:	6820      	ldr	r0, [r4, #0]
 801b994:	300c      	adds	r0, #12
 801b996:	f7fe fe89 	bl	801a6ac <rcl_subscription_is_valid>
 801b99a:	b320      	cbz	r0, 801b9e6 <rcl_action_wait_set_add_action_client+0x86>
 801b99c:	6820      	ldr	r0, [r4, #0]
 801b99e:	3010      	adds	r0, #16
 801b9a0:	f7fe fe84 	bl	801a6ac <rcl_subscription_is_valid>
 801b9a4:	b1f8      	cbz	r0, 801b9e6 <rcl_action_wait_set_add_action_client+0x86>
 801b9a6:	6821      	ldr	r1, [r4, #0]
 801b9a8:	4628      	mov	r0, r5
 801b9aa:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801b9ae:	f7ff fc6d 	bl	801b28c <rcl_wait_set_add_client>
 801b9b2:	b9b8      	cbnz	r0, 801b9e4 <rcl_action_wait_set_add_action_client+0x84>
 801b9b4:	6821      	ldr	r1, [r4, #0]
 801b9b6:	4628      	mov	r0, r5
 801b9b8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801b9bc:	3104      	adds	r1, #4
 801b9be:	f7ff fc65 	bl	801b28c <rcl_wait_set_add_client>
 801b9c2:	b978      	cbnz	r0, 801b9e4 <rcl_action_wait_set_add_action_client+0x84>
 801b9c4:	6821      	ldr	r1, [r4, #0]
 801b9c6:	4628      	mov	r0, r5
 801b9c8:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801b9cc:	3108      	adds	r1, #8
 801b9ce:	f7ff fc5d 	bl	801b28c <rcl_wait_set_add_client>
 801b9d2:	b938      	cbnz	r0, 801b9e4 <rcl_action_wait_set_add_action_client+0x84>
 801b9d4:	6821      	ldr	r1, [r4, #0]
 801b9d6:	4628      	mov	r0, r5
 801b9d8:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801b9dc:	310c      	adds	r1, #12
 801b9de:	f7ff f8f3 	bl	801abc8 <rcl_wait_set_add_subscription>
 801b9e2:	b140      	cbz	r0, 801b9f6 <rcl_action_wait_set_add_action_client+0x96>
 801b9e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b9e6:	f7f8 ffaf 	bl	8014948 <rcutils_reset_error>
 801b9ea:	f640 0036 	movw	r0, #2102	@ 0x836
 801b9ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b9f0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801b9f4:	4770      	bx	lr
 801b9f6:	6821      	ldr	r1, [r4, #0]
 801b9f8:	4628      	mov	r0, r5
 801b9fa:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801b9fe:	3110      	adds	r1, #16
 801ba00:	f7ff f8e2 	bl	801abc8 <rcl_wait_set_add_subscription>
 801ba04:	2800      	cmp	r0, #0
 801ba06:	d1ed      	bne.n	801b9e4 <rcl_action_wait_set_add_action_client+0x84>
 801ba08:	b11f      	cbz	r7, 801ba12 <rcl_action_wait_set_add_action_client+0xb2>
 801ba0a:	6823      	ldr	r3, [r4, #0]
 801ba0c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 801ba10:	603b      	str	r3, [r7, #0]
 801ba12:	2e00      	cmp	r6, #0
 801ba14:	d0e6      	beq.n	801b9e4 <rcl_action_wait_set_add_action_client+0x84>
 801ba16:	6823      	ldr	r3, [r4, #0]
 801ba18:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801ba1c:	6033      	str	r3, [r6, #0]
 801ba1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801ba20 <rcl_action_client_wait_set_get_entities_ready>:
 801ba20:	2800      	cmp	r0, #0
 801ba22:	d04b      	beq.n	801babc <rcl_action_client_wait_set_get_entities_ready+0x9c>
 801ba24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ba28:	460c      	mov	r4, r1
 801ba2a:	2900      	cmp	r1, #0
 801ba2c:	d03f      	beq.n	801baae <rcl_action_client_wait_set_get_entities_ready+0x8e>
 801ba2e:	4605      	mov	r5, r0
 801ba30:	6808      	ldr	r0, [r1, #0]
 801ba32:	2800      	cmp	r0, #0
 801ba34:	d03b      	beq.n	801baae <rcl_action_client_wait_set_get_entities_ready+0x8e>
 801ba36:	4616      	mov	r6, r2
 801ba38:	461f      	mov	r7, r3
 801ba3a:	f7fd fe55 	bl	80196e8 <rcl_client_is_valid>
 801ba3e:	2800      	cmp	r0, #0
 801ba40:	d033      	beq.n	801baaa <rcl_action_client_wait_set_get_entities_ready+0x8a>
 801ba42:	6820      	ldr	r0, [r4, #0]
 801ba44:	3004      	adds	r0, #4
 801ba46:	f7fd fe4f 	bl	80196e8 <rcl_client_is_valid>
 801ba4a:	b370      	cbz	r0, 801baaa <rcl_action_client_wait_set_get_entities_ready+0x8a>
 801ba4c:	6820      	ldr	r0, [r4, #0]
 801ba4e:	3008      	adds	r0, #8
 801ba50:	f7fd fe4a 	bl	80196e8 <rcl_client_is_valid>
 801ba54:	b348      	cbz	r0, 801baaa <rcl_action_client_wait_set_get_entities_ready+0x8a>
 801ba56:	6820      	ldr	r0, [r4, #0]
 801ba58:	300c      	adds	r0, #12
 801ba5a:	f7fe fe27 	bl	801a6ac <rcl_subscription_is_valid>
 801ba5e:	b320      	cbz	r0, 801baaa <rcl_action_client_wait_set_get_entities_ready+0x8a>
 801ba60:	6820      	ldr	r0, [r4, #0]
 801ba62:	3010      	adds	r0, #16
 801ba64:	f7fe fe22 	bl	801a6ac <rcl_subscription_is_valid>
 801ba68:	b1f8      	cbz	r0, 801baaa <rcl_action_client_wait_set_get_entities_ready+0x8a>
 801ba6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 801ba6e:	2a00      	cmp	r2, #0
 801ba70:	bf18      	it	ne
 801ba72:	2b00      	cmpne	r3, #0
 801ba74:	9b08      	ldr	r3, [sp, #32]
 801ba76:	bf0c      	ite	eq
 801ba78:	2101      	moveq	r1, #1
 801ba7a:	2100      	movne	r1, #0
 801ba7c:	2b00      	cmp	r3, #0
 801ba7e:	bf08      	it	eq
 801ba80:	f041 0101 	orreq.w	r1, r1, #1
 801ba84:	2f00      	cmp	r7, #0
 801ba86:	bf08      	it	eq
 801ba88:	f041 0101 	orreq.w	r1, r1, #1
 801ba8c:	b999      	cbnz	r1, 801bab6 <rcl_action_client_wait_set_get_entities_ready+0x96>
 801ba8e:	b196      	cbz	r6, 801bab6 <rcl_action_client_wait_set_get_entities_ready+0x96>
 801ba90:	6823      	ldr	r3, [r4, #0]
 801ba92:	686c      	ldr	r4, [r5, #4]
 801ba94:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	@ 0x1d0
 801ba98:	428a      	cmp	r2, r1
 801ba9a:	4610      	mov	r0, r2
 801ba9c:	bf38      	it	cc
 801ba9e:	4608      	movcc	r0, r1
 801baa0:	4284      	cmp	r4, r0
 801baa2:	d80e      	bhi.n	801bac2 <rcl_action_client_wait_set_get_entities_ready+0xa2>
 801baa4:	2001      	movs	r0, #1
 801baa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801baaa:	f7f8 ff4d 	bl	8014948 <rcutils_reset_error>
 801baae:	f640 0036 	movw	r0, #2102	@ 0x836
 801bab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bab6:	200b      	movs	r0, #11
 801bab8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801babc:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801bac0:	4770      	bx	lr
 801bac2:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	@ 0x1c4
 801bac6:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	@ 0x1cc
 801baca:	45f0      	cmp	r8, lr
 801bacc:	4640      	mov	r0, r8
 801bace:	69ec      	ldr	r4, [r5, #28]
 801bad0:	bf38      	it	cc
 801bad2:	4670      	movcc	r0, lr
 801bad4:	4560      	cmp	r0, ip
 801bad6:	bf38      	it	cc
 801bad8:	4660      	movcc	r0, ip
 801bada:	4284      	cmp	r4, r0
 801badc:	d9e2      	bls.n	801baa4 <rcl_action_client_wait_set_get_entities_ready+0x84>
 801bade:	f8d5 9018 	ldr.w	r9, [r5, #24]
 801bae2:	682d      	ldr	r5, [r5, #0]
 801bae4:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 801bae8:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 801baec:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 801baf0:	1a18      	subs	r0, r3, r0
 801baf2:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 801baf6:	f103 0c0c 	add.w	ip, r3, #12
 801bafa:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 801bafe:	fab0 f080 	clz	r0, r0
 801bb02:	eba5 050c 	sub.w	r5, r5, ip
 801bb06:	0940      	lsrs	r0, r0, #5
 801bb08:	fab5 f585 	clz	r5, r5
 801bb0c:	096d      	lsrs	r5, r5, #5
 801bb0e:	7035      	strb	r5, [r6, #0]
 801bb10:	f103 0510 	add.w	r5, r3, #16
 801bb14:	1b64      	subs	r4, r4, r5
 801bb16:	9d08      	ldr	r5, [sp, #32]
 801bb18:	fab4 f484 	clz	r4, r4
 801bb1c:	0964      	lsrs	r4, r4, #5
 801bb1e:	703c      	strb	r4, [r7, #0]
 801bb20:	1d1c      	adds	r4, r3, #4
 801bb22:	3308      	adds	r3, #8
 801bb24:	7028      	strb	r0, [r5, #0]
 801bb26:	1b09      	subs	r1, r1, r4
 801bb28:	2000      	movs	r0, #0
 801bb2a:	1ad3      	subs	r3, r2, r3
 801bb2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bb2e:	fab1 f181 	clz	r1, r1
 801bb32:	fab3 f383 	clz	r3, r3
 801bb36:	0949      	lsrs	r1, r1, #5
 801bb38:	095b      	lsrs	r3, r3, #5
 801bb3a:	7011      	strb	r1, [r2, #0]
 801bb3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801bb3e:	7013      	strb	r3, [r2, #0]
 801bb40:	e7b7      	b.n	801bab2 <rcl_action_client_wait_set_get_entities_ready+0x92>
 801bb42:	bf00      	nop

0801bb44 <rcl_action_take_goal_request>:
 801bb44:	b3b0      	cbz	r0, 801bbb4 <rcl_action_take_goal_request+0x70>
 801bb46:	b570      	push	{r4, r5, r6, lr}
 801bb48:	4604      	mov	r4, r0
 801bb4a:	6800      	ldr	r0, [r0, #0]
 801bb4c:	b368      	cbz	r0, 801bbaa <rcl_action_take_goal_request+0x66>
 801bb4e:	460e      	mov	r6, r1
 801bb50:	4615      	mov	r5, r2
 801bb52:	f7fe fbdb 	bl	801a30c <rcl_service_is_valid>
 801bb56:	b330      	cbz	r0, 801bba6 <rcl_action_take_goal_request+0x62>
 801bb58:	6820      	ldr	r0, [r4, #0]
 801bb5a:	3004      	adds	r0, #4
 801bb5c:	f7fe fbd6 	bl	801a30c <rcl_service_is_valid>
 801bb60:	b308      	cbz	r0, 801bba6 <rcl_action_take_goal_request+0x62>
 801bb62:	6820      	ldr	r0, [r4, #0]
 801bb64:	3008      	adds	r0, #8
 801bb66:	f7fe fbd1 	bl	801a30c <rcl_service_is_valid>
 801bb6a:	b1e0      	cbz	r0, 801bba6 <rcl_action_take_goal_request+0x62>
 801bb6c:	6820      	ldr	r0, [r4, #0]
 801bb6e:	300c      	adds	r0, #12
 801bb70:	f7f7 ff98 	bl	8013aa4 <rcl_publisher_is_valid>
 801bb74:	b1b8      	cbz	r0, 801bba6 <rcl_action_take_goal_request+0x62>
 801bb76:	6820      	ldr	r0, [r4, #0]
 801bb78:	3010      	adds	r0, #16
 801bb7a:	f7f7 ff93 	bl	8013aa4 <rcl_publisher_is_valid>
 801bb7e:	b190      	cbz	r0, 801bba6 <rcl_action_take_goal_request+0x62>
 801bb80:	b1b6      	cbz	r6, 801bbb0 <rcl_action_take_goal_request+0x6c>
 801bb82:	b1ad      	cbz	r5, 801bbb0 <rcl_action_take_goal_request+0x6c>
 801bb84:	462a      	mov	r2, r5
 801bb86:	4631      	mov	r1, r6
 801bb88:	6820      	ldr	r0, [r4, #0]
 801bb8a:	f7fe fb3f 	bl	801a20c <rcl_take_request>
 801bb8e:	b148      	cbz	r0, 801bba4 <rcl_action_take_goal_request+0x60>
 801bb90:	280a      	cmp	r0, #10
 801bb92:	d007      	beq.n	801bba4 <rcl_action_take_goal_request+0x60>
 801bb94:	f240 2259 	movw	r2, #601	@ 0x259
 801bb98:	f640 0399 	movw	r3, #2201	@ 0x899
 801bb9c:	4290      	cmp	r0, r2
 801bb9e:	bf0c      	ite	eq
 801bba0:	4618      	moveq	r0, r3
 801bba2:	2001      	movne	r0, #1
 801bba4:	bd70      	pop	{r4, r5, r6, pc}
 801bba6:	f7f8 fecf 	bl	8014948 <rcutils_reset_error>
 801bbaa:	f640 0098 	movw	r0, #2200	@ 0x898
 801bbae:	bd70      	pop	{r4, r5, r6, pc}
 801bbb0:	200b      	movs	r0, #11
 801bbb2:	bd70      	pop	{r4, r5, r6, pc}
 801bbb4:	f640 0098 	movw	r0, #2200	@ 0x898
 801bbb8:	4770      	bx	lr
 801bbba:	bf00      	nop

0801bbbc <rcl_action_send_goal_response>:
 801bbbc:	b378      	cbz	r0, 801bc1e <rcl_action_send_goal_response+0x62>
 801bbbe:	b570      	push	{r4, r5, r6, lr}
 801bbc0:	4604      	mov	r4, r0
 801bbc2:	6800      	ldr	r0, [r0, #0]
 801bbc4:	b330      	cbz	r0, 801bc14 <rcl_action_send_goal_response+0x58>
 801bbc6:	460e      	mov	r6, r1
 801bbc8:	4615      	mov	r5, r2
 801bbca:	f7fe fb9f 	bl	801a30c <rcl_service_is_valid>
 801bbce:	b1f8      	cbz	r0, 801bc10 <rcl_action_send_goal_response+0x54>
 801bbd0:	6820      	ldr	r0, [r4, #0]
 801bbd2:	3004      	adds	r0, #4
 801bbd4:	f7fe fb9a 	bl	801a30c <rcl_service_is_valid>
 801bbd8:	b1d0      	cbz	r0, 801bc10 <rcl_action_send_goal_response+0x54>
 801bbda:	6820      	ldr	r0, [r4, #0]
 801bbdc:	3008      	adds	r0, #8
 801bbde:	f7fe fb95 	bl	801a30c <rcl_service_is_valid>
 801bbe2:	b1a8      	cbz	r0, 801bc10 <rcl_action_send_goal_response+0x54>
 801bbe4:	6820      	ldr	r0, [r4, #0]
 801bbe6:	300c      	adds	r0, #12
 801bbe8:	f7f7 ff5c 	bl	8013aa4 <rcl_publisher_is_valid>
 801bbec:	b180      	cbz	r0, 801bc10 <rcl_action_send_goal_response+0x54>
 801bbee:	6820      	ldr	r0, [r4, #0]
 801bbf0:	3010      	adds	r0, #16
 801bbf2:	f7f7 ff57 	bl	8013aa4 <rcl_publisher_is_valid>
 801bbf6:	b158      	cbz	r0, 801bc10 <rcl_action_send_goal_response+0x54>
 801bbf8:	b17e      	cbz	r6, 801bc1a <rcl_action_send_goal_response+0x5e>
 801bbfa:	b175      	cbz	r5, 801bc1a <rcl_action_send_goal_response+0x5e>
 801bbfc:	462a      	mov	r2, r5
 801bbfe:	4631      	mov	r1, r6
 801bc00:	6820      	ldr	r0, [r4, #0]
 801bc02:	f7fe fb53 	bl	801a2ac <rcl_send_response>
 801bc06:	b110      	cbz	r0, 801bc0e <rcl_action_send_goal_response+0x52>
 801bc08:	2802      	cmp	r0, #2
 801bc0a:	bf18      	it	ne
 801bc0c:	2001      	movne	r0, #1
 801bc0e:	bd70      	pop	{r4, r5, r6, pc}
 801bc10:	f7f8 fe9a 	bl	8014948 <rcutils_reset_error>
 801bc14:	f640 0098 	movw	r0, #2200	@ 0x898
 801bc18:	bd70      	pop	{r4, r5, r6, pc}
 801bc1a:	200b      	movs	r0, #11
 801bc1c:	bd70      	pop	{r4, r5, r6, pc}
 801bc1e:	f640 0098 	movw	r0, #2200	@ 0x898
 801bc22:	4770      	bx	lr

0801bc24 <rcl_action_take_result_request>:
 801bc24:	2800      	cmp	r0, #0
 801bc26:	d037      	beq.n	801bc98 <rcl_action_take_result_request+0x74>
 801bc28:	b570      	push	{r4, r5, r6, lr}
 801bc2a:	4604      	mov	r4, r0
 801bc2c:	6800      	ldr	r0, [r0, #0]
 801bc2e:	b370      	cbz	r0, 801bc8e <rcl_action_take_result_request+0x6a>
 801bc30:	460d      	mov	r5, r1
 801bc32:	4616      	mov	r6, r2
 801bc34:	f7fe fb6a 	bl	801a30c <rcl_service_is_valid>
 801bc38:	b338      	cbz	r0, 801bc8a <rcl_action_take_result_request+0x66>
 801bc3a:	6820      	ldr	r0, [r4, #0]
 801bc3c:	3004      	adds	r0, #4
 801bc3e:	f7fe fb65 	bl	801a30c <rcl_service_is_valid>
 801bc42:	b310      	cbz	r0, 801bc8a <rcl_action_take_result_request+0x66>
 801bc44:	6820      	ldr	r0, [r4, #0]
 801bc46:	3008      	adds	r0, #8
 801bc48:	f7fe fb60 	bl	801a30c <rcl_service_is_valid>
 801bc4c:	b1e8      	cbz	r0, 801bc8a <rcl_action_take_result_request+0x66>
 801bc4e:	6820      	ldr	r0, [r4, #0]
 801bc50:	300c      	adds	r0, #12
 801bc52:	f7f7 ff27 	bl	8013aa4 <rcl_publisher_is_valid>
 801bc56:	b1c0      	cbz	r0, 801bc8a <rcl_action_take_result_request+0x66>
 801bc58:	6820      	ldr	r0, [r4, #0]
 801bc5a:	3010      	adds	r0, #16
 801bc5c:	f7f7 ff22 	bl	8013aa4 <rcl_publisher_is_valid>
 801bc60:	b198      	cbz	r0, 801bc8a <rcl_action_take_result_request+0x66>
 801bc62:	b1bd      	cbz	r5, 801bc94 <rcl_action_take_result_request+0x70>
 801bc64:	b1b6      	cbz	r6, 801bc94 <rcl_action_take_result_request+0x70>
 801bc66:	6820      	ldr	r0, [r4, #0]
 801bc68:	4632      	mov	r2, r6
 801bc6a:	4629      	mov	r1, r5
 801bc6c:	3008      	adds	r0, #8
 801bc6e:	f7fe facd 	bl	801a20c <rcl_take_request>
 801bc72:	b148      	cbz	r0, 801bc88 <rcl_action_take_result_request+0x64>
 801bc74:	280a      	cmp	r0, #10
 801bc76:	d007      	beq.n	801bc88 <rcl_action_take_result_request+0x64>
 801bc78:	f240 2259 	movw	r2, #601	@ 0x259
 801bc7c:	f640 0399 	movw	r3, #2201	@ 0x899
 801bc80:	4290      	cmp	r0, r2
 801bc82:	bf0c      	ite	eq
 801bc84:	4618      	moveq	r0, r3
 801bc86:	2001      	movne	r0, #1
 801bc88:	bd70      	pop	{r4, r5, r6, pc}
 801bc8a:	f7f8 fe5d 	bl	8014948 <rcutils_reset_error>
 801bc8e:	f640 0098 	movw	r0, #2200	@ 0x898
 801bc92:	bd70      	pop	{r4, r5, r6, pc}
 801bc94:	200b      	movs	r0, #11
 801bc96:	bd70      	pop	{r4, r5, r6, pc}
 801bc98:	f640 0098 	movw	r0, #2200	@ 0x898
 801bc9c:	4770      	bx	lr
 801bc9e:	bf00      	nop

0801bca0 <rcl_action_take_cancel_request>:
 801bca0:	2800      	cmp	r0, #0
 801bca2:	d037      	beq.n	801bd14 <rcl_action_take_cancel_request+0x74>
 801bca4:	b570      	push	{r4, r5, r6, lr}
 801bca6:	4604      	mov	r4, r0
 801bca8:	6800      	ldr	r0, [r0, #0]
 801bcaa:	b370      	cbz	r0, 801bd0a <rcl_action_take_cancel_request+0x6a>
 801bcac:	460d      	mov	r5, r1
 801bcae:	4616      	mov	r6, r2
 801bcb0:	f7fe fb2c 	bl	801a30c <rcl_service_is_valid>
 801bcb4:	b338      	cbz	r0, 801bd06 <rcl_action_take_cancel_request+0x66>
 801bcb6:	6820      	ldr	r0, [r4, #0]
 801bcb8:	3004      	adds	r0, #4
 801bcba:	f7fe fb27 	bl	801a30c <rcl_service_is_valid>
 801bcbe:	b310      	cbz	r0, 801bd06 <rcl_action_take_cancel_request+0x66>
 801bcc0:	6820      	ldr	r0, [r4, #0]
 801bcc2:	3008      	adds	r0, #8
 801bcc4:	f7fe fb22 	bl	801a30c <rcl_service_is_valid>
 801bcc8:	b1e8      	cbz	r0, 801bd06 <rcl_action_take_cancel_request+0x66>
 801bcca:	6820      	ldr	r0, [r4, #0]
 801bccc:	300c      	adds	r0, #12
 801bcce:	f7f7 fee9 	bl	8013aa4 <rcl_publisher_is_valid>
 801bcd2:	b1c0      	cbz	r0, 801bd06 <rcl_action_take_cancel_request+0x66>
 801bcd4:	6820      	ldr	r0, [r4, #0]
 801bcd6:	3010      	adds	r0, #16
 801bcd8:	f7f7 fee4 	bl	8013aa4 <rcl_publisher_is_valid>
 801bcdc:	b198      	cbz	r0, 801bd06 <rcl_action_take_cancel_request+0x66>
 801bcde:	b1bd      	cbz	r5, 801bd10 <rcl_action_take_cancel_request+0x70>
 801bce0:	b1b6      	cbz	r6, 801bd10 <rcl_action_take_cancel_request+0x70>
 801bce2:	6820      	ldr	r0, [r4, #0]
 801bce4:	4632      	mov	r2, r6
 801bce6:	4629      	mov	r1, r5
 801bce8:	3004      	adds	r0, #4
 801bcea:	f7fe fa8f 	bl	801a20c <rcl_take_request>
 801bcee:	b148      	cbz	r0, 801bd04 <rcl_action_take_cancel_request+0x64>
 801bcf0:	280a      	cmp	r0, #10
 801bcf2:	d007      	beq.n	801bd04 <rcl_action_take_cancel_request+0x64>
 801bcf4:	f240 2259 	movw	r2, #601	@ 0x259
 801bcf8:	f640 0399 	movw	r3, #2201	@ 0x899
 801bcfc:	4290      	cmp	r0, r2
 801bcfe:	bf0c      	ite	eq
 801bd00:	4618      	moveq	r0, r3
 801bd02:	2001      	movne	r0, #1
 801bd04:	bd70      	pop	{r4, r5, r6, pc}
 801bd06:	f7f8 fe1f 	bl	8014948 <rcutils_reset_error>
 801bd0a:	f640 0098 	movw	r0, #2200	@ 0x898
 801bd0e:	bd70      	pop	{r4, r5, r6, pc}
 801bd10:	200b      	movs	r0, #11
 801bd12:	bd70      	pop	{r4, r5, r6, pc}
 801bd14:	f640 0098 	movw	r0, #2200	@ 0x898
 801bd18:	4770      	bx	lr
 801bd1a:	bf00      	nop

0801bd1c <rcl_action_send_cancel_response>:
 801bd1c:	b380      	cbz	r0, 801bd80 <rcl_action_send_cancel_response+0x64>
 801bd1e:	b570      	push	{r4, r5, r6, lr}
 801bd20:	4604      	mov	r4, r0
 801bd22:	6800      	ldr	r0, [r0, #0]
 801bd24:	b338      	cbz	r0, 801bd76 <rcl_action_send_cancel_response+0x5a>
 801bd26:	460d      	mov	r5, r1
 801bd28:	4616      	mov	r6, r2
 801bd2a:	f7fe faef 	bl	801a30c <rcl_service_is_valid>
 801bd2e:	b300      	cbz	r0, 801bd72 <rcl_action_send_cancel_response+0x56>
 801bd30:	6820      	ldr	r0, [r4, #0]
 801bd32:	3004      	adds	r0, #4
 801bd34:	f7fe faea 	bl	801a30c <rcl_service_is_valid>
 801bd38:	b1d8      	cbz	r0, 801bd72 <rcl_action_send_cancel_response+0x56>
 801bd3a:	6820      	ldr	r0, [r4, #0]
 801bd3c:	3008      	adds	r0, #8
 801bd3e:	f7fe fae5 	bl	801a30c <rcl_service_is_valid>
 801bd42:	b1b0      	cbz	r0, 801bd72 <rcl_action_send_cancel_response+0x56>
 801bd44:	6820      	ldr	r0, [r4, #0]
 801bd46:	300c      	adds	r0, #12
 801bd48:	f7f7 feac 	bl	8013aa4 <rcl_publisher_is_valid>
 801bd4c:	b188      	cbz	r0, 801bd72 <rcl_action_send_cancel_response+0x56>
 801bd4e:	6820      	ldr	r0, [r4, #0]
 801bd50:	3010      	adds	r0, #16
 801bd52:	f7f7 fea7 	bl	8013aa4 <rcl_publisher_is_valid>
 801bd56:	b160      	cbz	r0, 801bd72 <rcl_action_send_cancel_response+0x56>
 801bd58:	b185      	cbz	r5, 801bd7c <rcl_action_send_cancel_response+0x60>
 801bd5a:	b17e      	cbz	r6, 801bd7c <rcl_action_send_cancel_response+0x60>
 801bd5c:	6820      	ldr	r0, [r4, #0]
 801bd5e:	4632      	mov	r2, r6
 801bd60:	4629      	mov	r1, r5
 801bd62:	3004      	adds	r0, #4
 801bd64:	f7fe faa2 	bl	801a2ac <rcl_send_response>
 801bd68:	b110      	cbz	r0, 801bd70 <rcl_action_send_cancel_response+0x54>
 801bd6a:	2802      	cmp	r0, #2
 801bd6c:	bf18      	it	ne
 801bd6e:	2001      	movne	r0, #1
 801bd70:	bd70      	pop	{r4, r5, r6, pc}
 801bd72:	f7f8 fde9 	bl	8014948 <rcutils_reset_error>
 801bd76:	f640 0098 	movw	r0, #2200	@ 0x898
 801bd7a:	bd70      	pop	{r4, r5, r6, pc}
 801bd7c:	200b      	movs	r0, #11
 801bd7e:	bd70      	pop	{r4, r5, r6, pc}
 801bd80:	f640 0098 	movw	r0, #2200	@ 0x898
 801bd84:	4770      	bx	lr
 801bd86:	bf00      	nop

0801bd88 <rcl_action_wait_set_add_action_server>:
 801bd88:	2800      	cmp	r0, #0
 801bd8a:	d04d      	beq.n	801be28 <rcl_action_wait_set_add_action_server+0xa0>
 801bd8c:	b570      	push	{r4, r5, r6, lr}
 801bd8e:	460c      	mov	r4, r1
 801bd90:	b159      	cbz	r1, 801bdaa <rcl_action_wait_set_add_action_server+0x22>
 801bd92:	4605      	mov	r5, r0
 801bd94:	6808      	ldr	r0, [r1, #0]
 801bd96:	b140      	cbz	r0, 801bdaa <rcl_action_wait_set_add_action_server+0x22>
 801bd98:	4616      	mov	r6, r2
 801bd9a:	f7fe fab7 	bl	801a30c <rcl_service_is_valid>
 801bd9e:	b120      	cbz	r0, 801bdaa <rcl_action_wait_set_add_action_server+0x22>
 801bda0:	6820      	ldr	r0, [r4, #0]
 801bda2:	3004      	adds	r0, #4
 801bda4:	f7fe fab2 	bl	801a30c <rcl_service_is_valid>
 801bda8:	b910      	cbnz	r0, 801bdb0 <rcl_action_wait_set_add_action_server+0x28>
 801bdaa:	f640 0098 	movw	r0, #2200	@ 0x898
 801bdae:	bd70      	pop	{r4, r5, r6, pc}
 801bdb0:	6820      	ldr	r0, [r4, #0]
 801bdb2:	3008      	adds	r0, #8
 801bdb4:	f7fe faaa 	bl	801a30c <rcl_service_is_valid>
 801bdb8:	2800      	cmp	r0, #0
 801bdba:	d0f6      	beq.n	801bdaa <rcl_action_wait_set_add_action_server+0x22>
 801bdbc:	6820      	ldr	r0, [r4, #0]
 801bdbe:	300c      	adds	r0, #12
 801bdc0:	f7f7 fe88 	bl	8013ad4 <rcl_publisher_is_valid_except_context>
 801bdc4:	2800      	cmp	r0, #0
 801bdc6:	d0f0      	beq.n	801bdaa <rcl_action_wait_set_add_action_server+0x22>
 801bdc8:	6820      	ldr	r0, [r4, #0]
 801bdca:	3010      	adds	r0, #16
 801bdcc:	f7f7 fe82 	bl	8013ad4 <rcl_publisher_is_valid_except_context>
 801bdd0:	2800      	cmp	r0, #0
 801bdd2:	d0ea      	beq.n	801bdaa <rcl_action_wait_set_add_action_server+0x22>
 801bdd4:	6821      	ldr	r1, [r4, #0]
 801bdd6:	4628      	mov	r0, r5
 801bdd8:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 801bddc:	f7ff fa82 	bl	801b2e4 <rcl_wait_set_add_service>
 801bde0:	2800      	cmp	r0, #0
 801bde2:	d1e4      	bne.n	801bdae <rcl_action_wait_set_add_action_server+0x26>
 801bde4:	6821      	ldr	r1, [r4, #0]
 801bde6:	4628      	mov	r0, r5
 801bde8:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 801bdec:	3104      	adds	r1, #4
 801bdee:	f7ff fa79 	bl	801b2e4 <rcl_wait_set_add_service>
 801bdf2:	2800      	cmp	r0, #0
 801bdf4:	d1db      	bne.n	801bdae <rcl_action_wait_set_add_action_server+0x26>
 801bdf6:	6821      	ldr	r1, [r4, #0]
 801bdf8:	4628      	mov	r0, r5
 801bdfa:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 801bdfe:	3108      	adds	r1, #8
 801be00:	f7ff fa70 	bl	801b2e4 <rcl_wait_set_add_service>
 801be04:	2800      	cmp	r0, #0
 801be06:	d1d2      	bne.n	801bdae <rcl_action_wait_set_add_action_server+0x26>
 801be08:	6821      	ldr	r1, [r4, #0]
 801be0a:	4628      	mov	r0, r5
 801be0c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 801be10:	3114      	adds	r1, #20
 801be12:	f7ff fa0b 	bl	801b22c <rcl_wait_set_add_timer>
 801be16:	2800      	cmp	r0, #0
 801be18:	d1c9      	bne.n	801bdae <rcl_action_wait_set_add_action_server+0x26>
 801be1a:	2e00      	cmp	r6, #0
 801be1c:	d0c7      	beq.n	801bdae <rcl_action_wait_set_add_action_server+0x26>
 801be1e:	6823      	ldr	r3, [r4, #0]
 801be20:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 801be24:	6033      	str	r3, [r6, #0]
 801be26:	bd70      	pop	{r4, r5, r6, pc}
 801be28:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801be2c:	4770      	bx	lr
 801be2e:	bf00      	nop

0801be30 <rcl_action_server_wait_set_get_entities_ready>:
 801be30:	2800      	cmp	r0, #0
 801be32:	d067      	beq.n	801bf04 <rcl_action_server_wait_set_get_entities_ready+0xd4>
 801be34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be38:	460c      	mov	r4, r1
 801be3a:	b161      	cbz	r1, 801be56 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801be3c:	4605      	mov	r5, r0
 801be3e:	6808      	ldr	r0, [r1, #0]
 801be40:	b148      	cbz	r0, 801be56 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801be42:	4616      	mov	r6, r2
 801be44:	4698      	mov	r8, r3
 801be46:	f7fe fa61 	bl	801a30c <rcl_service_is_valid>
 801be4a:	b120      	cbz	r0, 801be56 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801be4c:	6820      	ldr	r0, [r4, #0]
 801be4e:	3004      	adds	r0, #4
 801be50:	f7fe fa5c 	bl	801a30c <rcl_service_is_valid>
 801be54:	b918      	cbnz	r0, 801be5e <rcl_action_server_wait_set_get_entities_ready+0x2e>
 801be56:	f640 0098 	movw	r0, #2200	@ 0x898
 801be5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be5e:	6820      	ldr	r0, [r4, #0]
 801be60:	3008      	adds	r0, #8
 801be62:	f7fe fa53 	bl	801a30c <rcl_service_is_valid>
 801be66:	2800      	cmp	r0, #0
 801be68:	d0f5      	beq.n	801be56 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801be6a:	6820      	ldr	r0, [r4, #0]
 801be6c:	300c      	adds	r0, #12
 801be6e:	f7f7 fe31 	bl	8013ad4 <rcl_publisher_is_valid_except_context>
 801be72:	2800      	cmp	r0, #0
 801be74:	d0ef      	beq.n	801be56 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801be76:	6820      	ldr	r0, [r4, #0]
 801be78:	3010      	adds	r0, #16
 801be7a:	f7f7 fe2b 	bl	8013ad4 <rcl_publisher_is_valid_except_context>
 801be7e:	2800      	cmp	r0, #0
 801be80:	d0e9      	beq.n	801be56 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801be82:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801be86:	2a00      	cmp	r2, #0
 801be88:	bf18      	it	ne
 801be8a:	2b00      	cmpne	r3, #0
 801be8c:	bf0c      	ite	eq
 801be8e:	2101      	moveq	r1, #1
 801be90:	2100      	movne	r1, #0
 801be92:	f1b8 0f00 	cmp.w	r8, #0
 801be96:	bf08      	it	eq
 801be98:	f041 0101 	orreq.w	r1, r1, #1
 801be9c:	bba9      	cbnz	r1, 801bf0a <rcl_action_server_wait_set_get_entities_ready+0xda>
 801be9e:	b3a6      	cbz	r6, 801bf0a <rcl_action_server_wait_set_get_entities_ready+0xda>
 801bea0:	6821      	ldr	r1, [r4, #0]
 801bea2:	2000      	movs	r0, #0
 801bea4:	692c      	ldr	r4, [r5, #16]
 801bea6:	f8d1 21e8 	ldr.w	r2, [r1, #488]	@ 0x1e8
 801beaa:	6a2f      	ldr	r7, [r5, #32]
 801beac:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801beb0:	f8d1 41dc 	ldr.w	r4, [r1, #476]	@ 0x1dc
 801beb4:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 801beb8:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 801bebc:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 801bec0:	1a64      	subs	r4, r4, r1
 801bec2:	f8d1 31e4 	ldr.w	r3, [r1, #484]	@ 0x1e4
 801bec6:	fab4 f484 	clz	r4, r4
 801beca:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 801bece:	0964      	lsrs	r4, r4, #5
 801bed0:	7034      	strb	r4, [r6, #0]
 801bed2:	1d0c      	adds	r4, r1, #4
 801bed4:	1b2c      	subs	r4, r5, r4
 801bed6:	fab4 f484 	clz	r4, r4
 801beda:	0964      	lsrs	r4, r4, #5
 801bedc:	f888 4000 	strb.w	r4, [r8]
 801bee0:	f101 0408 	add.w	r4, r1, #8
 801bee4:	1b1b      	subs	r3, r3, r4
 801bee6:	9c06      	ldr	r4, [sp, #24]
 801bee8:	fab3 f383 	clz	r3, r3
 801beec:	095b      	lsrs	r3, r3, #5
 801beee:	7023      	strb	r3, [r4, #0]
 801bef0:	f101 0314 	add.w	r3, r1, #20
 801bef4:	1ad3      	subs	r3, r2, r3
 801bef6:	9a07      	ldr	r2, [sp, #28]
 801bef8:	fab3 f383 	clz	r3, r3
 801befc:	095b      	lsrs	r3, r3, #5
 801befe:	7013      	strb	r3, [r2, #0]
 801bf00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bf04:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801bf08:	4770      	bx	lr
 801bf0a:	200b      	movs	r0, #11
 801bf0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801bf10 <_execute_event_handler>:
 801bf10:	2002      	movs	r0, #2
 801bf12:	4770      	bx	lr

0801bf14 <_cancel_goal_event_handler>:
 801bf14:	2003      	movs	r0, #3
 801bf16:	4770      	bx	lr

0801bf18 <_succeed_event_handler>:
 801bf18:	2004      	movs	r0, #4
 801bf1a:	4770      	bx	lr

0801bf1c <_abort_event_handler>:
 801bf1c:	2006      	movs	r0, #6
 801bf1e:	4770      	bx	lr

0801bf20 <_canceled_event_handler>:
 801bf20:	2005      	movs	r0, #5
 801bf22:	4770      	bx	lr

0801bf24 <rcl_action_transition_goal_state>:
 801bf24:	fa5f fc80 	uxtb.w	ip, r0
 801bf28:	f1bc 0f06 	cmp.w	ip, #6
 801bf2c:	d810      	bhi.n	801bf50 <rcl_action_transition_goal_state+0x2c>
 801bf2e:	2904      	cmp	r1, #4
 801bf30:	d80e      	bhi.n	801bf50 <rcl_action_transition_goal_state+0x2c>
 801bf32:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 801bf36:	b410      	push	{r4}
 801bf38:	440b      	add	r3, r1
 801bf3a:	4c06      	ldr	r4, [pc, #24]	@ (801bf54 <rcl_action_transition_goal_state+0x30>)
 801bf3c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 801bf40:	b113      	cbz	r3, 801bf48 <rcl_action_transition_goal_state+0x24>
 801bf42:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf46:	4718      	bx	r3
 801bf48:	2000      	movs	r0, #0
 801bf4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf4e:	4770      	bx	lr
 801bf50:	2000      	movs	r0, #0
 801bf52:	4770      	bx	lr
 801bf54:	08026644 	.word	0x08026644

0801bf58 <rcl_action_get_zero_initialized_cancel_response>:
 801bf58:	b510      	push	{r4, lr}
 801bf5a:	4c07      	ldr	r4, [pc, #28]	@ (801bf78 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 801bf5c:	4686      	mov	lr, r0
 801bf5e:	4684      	mov	ip, r0
 801bf60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bf62:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bf66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bf68:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bf6c:	6823      	ldr	r3, [r4, #0]
 801bf6e:	4670      	mov	r0, lr
 801bf70:	f8cc 3000 	str.w	r3, [ip]
 801bf74:	bd10      	pop	{r4, pc}
 801bf76:	bf00      	nop
 801bf78:	080266d0 	.word	0x080266d0

0801bf7c <rclc_action_send_result_request>:
 801bf7c:	b1d0      	cbz	r0, 801bfb4 <rclc_action_send_result_request+0x38>
 801bf7e:	4684      	mov	ip, r0
 801bf80:	f8d0 0009 	ldr.w	r0, [r0, #9]
 801bf84:	b500      	push	{lr}
 801bf86:	b087      	sub	sp, #28
 801bf88:	f8dc 100d 	ldr.w	r1, [ip, #13]
 801bf8c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 801bf90:	f10d 0e08 	add.w	lr, sp, #8
 801bf94:	f8dc 3015 	ldr.w	r3, [ip, #21]
 801bf98:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801bf9c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 801bfa0:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 801bfa4:	a902      	add	r1, sp, #8
 801bfa6:	3010      	adds	r0, #16
 801bfa8:	f7ff fbea 	bl	801b780 <rcl_action_send_result_request>
 801bfac:	b920      	cbnz	r0, 801bfb8 <rclc_action_send_result_request+0x3c>
 801bfae:	b007      	add	sp, #28
 801bfb0:	f85d fb04 	ldr.w	pc, [sp], #4
 801bfb4:	200b      	movs	r0, #11
 801bfb6:	4770      	bx	lr
 801bfb8:	9001      	str	r0, [sp, #4]
 801bfba:	f7f8 fcc5 	bl	8014948 <rcutils_reset_error>
 801bfbe:	9801      	ldr	r0, [sp, #4]
 801bfc0:	b007      	add	sp, #28
 801bfc2:	f85d fb04 	ldr.w	pc, [sp], #4
 801bfc6:	bf00      	nop

0801bfc8 <rclc_action_take_goal_handle>:
 801bfc8:	4603      	mov	r3, r0
 801bfca:	b158      	cbz	r0, 801bfe4 <rclc_action_take_goal_handle+0x1c>
 801bfcc:	6880      	ldr	r0, [r0, #8]
 801bfce:	b148      	cbz	r0, 801bfe4 <rclc_action_take_goal_handle+0x1c>
 801bfd0:	6801      	ldr	r1, [r0, #0]
 801bfd2:	2200      	movs	r2, #0
 801bfd4:	6099      	str	r1, [r3, #8]
 801bfd6:	7202      	strb	r2, [r0, #8]
 801bfd8:	68d9      	ldr	r1, [r3, #12]
 801bfda:	6202      	str	r2, [r0, #32]
 801bfdc:	8482      	strh	r2, [r0, #36]	@ 0x24
 801bfde:	6001      	str	r1, [r0, #0]
 801bfe0:	60d8      	str	r0, [r3, #12]
 801bfe2:	4770      	bx	lr
 801bfe4:	4770      	bx	lr
 801bfe6:	bf00      	nop

0801bfe8 <rclc_action_remove_used_goal_handle>:
 801bfe8:	b181      	cbz	r1, 801c00c <rclc_action_remove_used_goal_handle+0x24>
 801bfea:	b178      	cbz	r0, 801c00c <rclc_action_remove_used_goal_handle+0x24>
 801bfec:	68c3      	ldr	r3, [r0, #12]
 801bfee:	4299      	cmp	r1, r3
 801bff0:	d00d      	beq.n	801c00e <rclc_action_remove_used_goal_handle+0x26>
 801bff2:	b12b      	cbz	r3, 801c000 <rclc_action_remove_used_goal_handle+0x18>
 801bff4:	681a      	ldr	r2, [r3, #0]
 801bff6:	4291      	cmp	r1, r2
 801bff8:	d003      	beq.n	801c002 <rclc_action_remove_used_goal_handle+0x1a>
 801bffa:	4613      	mov	r3, r2
 801bffc:	2b00      	cmp	r3, #0
 801bffe:	d1f9      	bne.n	801bff4 <rclc_action_remove_used_goal_handle+0xc>
 801c000:	4770      	bx	lr
 801c002:	680a      	ldr	r2, [r1, #0]
 801c004:	601a      	str	r2, [r3, #0]
 801c006:	6883      	ldr	r3, [r0, #8]
 801c008:	600b      	str	r3, [r1, #0]
 801c00a:	6081      	str	r1, [r0, #8]
 801c00c:	4770      	bx	lr
 801c00e:	680b      	ldr	r3, [r1, #0]
 801c010:	60c3      	str	r3, [r0, #12]
 801c012:	e7f8      	b.n	801c006 <rclc_action_remove_used_goal_handle+0x1e>

0801c014 <rclc_action_find_goal_handle_by_uuid>:
 801c014:	b538      	push	{r3, r4, r5, lr}
 801c016:	b181      	cbz	r1, 801c03a <rclc_action_find_goal_handle_by_uuid+0x26>
 801c018:	b178      	cbz	r0, 801c03a <rclc_action_find_goal_handle_by_uuid+0x26>
 801c01a:	68c4      	ldr	r4, [r0, #12]
 801c01c:	460d      	mov	r5, r1
 801c01e:	b914      	cbnz	r4, 801c026 <rclc_action_find_goal_handle_by_uuid+0x12>
 801c020:	e009      	b.n	801c036 <rclc_action_find_goal_handle_by_uuid+0x22>
 801c022:	6824      	ldr	r4, [r4, #0]
 801c024:	b13c      	cbz	r4, 801c036 <rclc_action_find_goal_handle_by_uuid+0x22>
 801c026:	2210      	movs	r2, #16
 801c028:	4629      	mov	r1, r5
 801c02a:	f104 0009 	add.w	r0, r4, #9
 801c02e:	f006 f997 	bl	8022360 <memcmp>
 801c032:	2800      	cmp	r0, #0
 801c034:	d1f5      	bne.n	801c022 <rclc_action_find_goal_handle_by_uuid+0xe>
 801c036:	4620      	mov	r0, r4
 801c038:	bd38      	pop	{r3, r4, r5, pc}
 801c03a:	2400      	movs	r4, #0
 801c03c:	4620      	mov	r0, r4
 801c03e:	bd38      	pop	{r3, r4, r5, pc}

0801c040 <rclc_action_find_first_handle_by_status>:
 801c040:	b140      	cbz	r0, 801c054 <rclc_action_find_first_handle_by_status+0x14>
 801c042:	68c0      	ldr	r0, [r0, #12]
 801c044:	b910      	cbnz	r0, 801c04c <rclc_action_find_first_handle_by_status+0xc>
 801c046:	e005      	b.n	801c054 <rclc_action_find_first_handle_by_status+0x14>
 801c048:	6800      	ldr	r0, [r0, #0]
 801c04a:	b118      	cbz	r0, 801c054 <rclc_action_find_first_handle_by_status+0x14>
 801c04c:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801c050:	428b      	cmp	r3, r1
 801c052:	d1f9      	bne.n	801c048 <rclc_action_find_first_handle_by_status+0x8>
 801c054:	4770      	bx	lr
 801c056:	bf00      	nop

0801c058 <rclc_action_find_first_terminated_handle>:
 801c058:	b140      	cbz	r0, 801c06c <rclc_action_find_first_terminated_handle+0x14>
 801c05a:	68c0      	ldr	r0, [r0, #12]
 801c05c:	b910      	cbnz	r0, 801c064 <rclc_action_find_first_terminated_handle+0xc>
 801c05e:	e005      	b.n	801c06c <rclc_action_find_first_terminated_handle+0x14>
 801c060:	6800      	ldr	r0, [r0, #0]
 801c062:	b118      	cbz	r0, 801c06c <rclc_action_find_first_terminated_handle+0x14>
 801c064:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801c068:	2b03      	cmp	r3, #3
 801c06a:	ddf9      	ble.n	801c060 <rclc_action_find_first_terminated_handle+0x8>
 801c06c:	4770      	bx	lr
 801c06e:	bf00      	nop

0801c070 <rclc_action_find_handle_by_goal_request_sequence_number>:
 801c070:	b170      	cbz	r0, 801c090 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801c072:	68c0      	ldr	r0, [r0, #12]
 801c074:	b160      	cbz	r0, 801c090 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801c076:	b410      	push	{r4}
 801c078:	e001      	b.n	801c07e <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 801c07a:	6800      	ldr	r0, [r0, #0]
 801c07c:	b128      	cbz	r0, 801c08a <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801c07e:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 801c082:	4299      	cmp	r1, r3
 801c084:	bf08      	it	eq
 801c086:	4294      	cmpeq	r4, r2
 801c088:	d1f7      	bne.n	801c07a <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 801c08a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c08e:	4770      	bx	lr
 801c090:	4770      	bx	lr
 801c092:	bf00      	nop

0801c094 <rclc_action_find_handle_by_result_request_sequence_number>:
 801c094:	b170      	cbz	r0, 801c0b4 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801c096:	68c0      	ldr	r0, [r0, #12]
 801c098:	b160      	cbz	r0, 801c0b4 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801c09a:	b410      	push	{r4}
 801c09c:	e001      	b.n	801c0a2 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801c09e:	6800      	ldr	r0, [r0, #0]
 801c0a0:	b128      	cbz	r0, 801c0ae <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801c0a2:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 801c0a6:	4299      	cmp	r1, r3
 801c0a8:	bf08      	it	eq
 801c0aa:	4294      	cmpeq	r4, r2
 801c0ac:	d1f7      	bne.n	801c09e <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801c0ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c0b2:	4770      	bx	lr
 801c0b4:	4770      	bx	lr
 801c0b6:	bf00      	nop

0801c0b8 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 801c0b8:	b170      	cbz	r0, 801c0d8 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801c0ba:	68c0      	ldr	r0, [r0, #12]
 801c0bc:	b160      	cbz	r0, 801c0d8 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801c0be:	b410      	push	{r4}
 801c0c0:	e001      	b.n	801c0c6 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801c0c2:	6800      	ldr	r0, [r0, #0]
 801c0c4:	b128      	cbz	r0, 801c0d2 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 801c0c6:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 801c0ca:	4299      	cmp	r1, r3
 801c0cc:	bf08      	it	eq
 801c0ce:	4294      	cmpeq	r4, r2
 801c0d0:	d1f7      	bne.n	801c0c2 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801c0d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c0d6:	4770      	bx	lr
 801c0d8:	4770      	bx	lr
 801c0da:	bf00      	nop

0801c0dc <rclc_action_find_first_handle_with_goal_response>:
 801c0dc:	b140      	cbz	r0, 801c0f0 <rclc_action_find_first_handle_with_goal_response+0x14>
 801c0de:	68c0      	ldr	r0, [r0, #12]
 801c0e0:	b910      	cbnz	r0, 801c0e8 <rclc_action_find_first_handle_with_goal_response+0xc>
 801c0e2:	e005      	b.n	801c0f0 <rclc_action_find_first_handle_with_goal_response+0x14>
 801c0e4:	6800      	ldr	r0, [r0, #0]
 801c0e6:	b118      	cbz	r0, 801c0f0 <rclc_action_find_first_handle_with_goal_response+0x14>
 801c0e8:	f890 3020 	ldrb.w	r3, [r0, #32]
 801c0ec:	2b00      	cmp	r3, #0
 801c0ee:	d0f9      	beq.n	801c0e4 <rclc_action_find_first_handle_with_goal_response+0x8>
 801c0f0:	4770      	bx	lr
 801c0f2:	bf00      	nop

0801c0f4 <rclc_action_find_first_handle_with_result_response>:
 801c0f4:	b140      	cbz	r0, 801c108 <rclc_action_find_first_handle_with_result_response+0x14>
 801c0f6:	68c0      	ldr	r0, [r0, #12]
 801c0f8:	b910      	cbnz	r0, 801c100 <rclc_action_find_first_handle_with_result_response+0xc>
 801c0fa:	e005      	b.n	801c108 <rclc_action_find_first_handle_with_result_response+0x14>
 801c0fc:	6800      	ldr	r0, [r0, #0]
 801c0fe:	b118      	cbz	r0, 801c108 <rclc_action_find_first_handle_with_result_response+0x14>
 801c100:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 801c104:	2b00      	cmp	r3, #0
 801c106:	d0f9      	beq.n	801c0fc <rclc_action_find_first_handle_with_result_response+0x8>
 801c108:	4770      	bx	lr
 801c10a:	bf00      	nop

0801c10c <rclc_action_server_response_goal_request>:
 801c10c:	b198      	cbz	r0, 801c136 <rclc_action_server_response_goal_request+0x2a>
 801c10e:	2200      	movs	r2, #0
 801c110:	460b      	mov	r3, r1
 801c112:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 801c116:	b510      	push	{r4, lr}
 801c118:	6844      	ldr	r4, [r0, #4]
 801c11a:	b086      	sub	sp, #24
 801c11c:	f104 0010 	add.w	r0, r4, #16
 801c120:	9205      	str	r2, [sp, #20]
 801c122:	e9cd 2203 	strd	r2, r2, [sp, #12]
 801c126:	aa03      	add	r2, sp, #12
 801c128:	f88d 300c 	strb.w	r3, [sp, #12]
 801c12c:	f7ff fd46 	bl	801bbbc <rcl_action_send_goal_response>
 801c130:	b918      	cbnz	r0, 801c13a <rclc_action_server_response_goal_request+0x2e>
 801c132:	b006      	add	sp, #24
 801c134:	bd10      	pop	{r4, pc}
 801c136:	200b      	movs	r0, #11
 801c138:	4770      	bx	lr
 801c13a:	9001      	str	r0, [sp, #4]
 801c13c:	f7f8 fc04 	bl	8014948 <rcutils_reset_error>
 801c140:	9801      	ldr	r0, [sp, #4]
 801c142:	b006      	add	sp, #24
 801c144:	bd10      	pop	{r4, pc}
 801c146:	bf00      	nop

0801c148 <rclc_action_server_goal_cancel_accept>:
 801c148:	b310      	cbz	r0, 801c190 <rclc_action_server_goal_cancel_accept+0x48>
 801c14a:	b510      	push	{r4, lr}
 801c14c:	b090      	sub	sp, #64	@ 0x40
 801c14e:	4604      	mov	r4, r0
 801c150:	a806      	add	r0, sp, #24
 801c152:	f7ff ff01 	bl	801bf58 <rcl_action_get_zero_initialized_cancel_response>
 801c156:	2300      	movs	r3, #0
 801c158:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801c15c:	46ec      	mov	ip, sp
 801c15e:	f8d4 100d 	ldr.w	r1, [r4, #13]
 801c162:	f8d4 2011 	ldr.w	r2, [r4, #17]
 801c166:	f88d 3018 	strb.w	r3, [sp, #24]
 801c16a:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801c16e:	f8cd d01c 	str.w	sp, [sp, #28]
 801c172:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c176:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 801c198 <rclc_action_server_goal_cancel_accept+0x50>
 801c17a:	6860      	ldr	r0, [r4, #4]
 801c17c:	aa06      	add	r2, sp, #24
 801c17e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 801c182:	3010      	adds	r0, #16
 801c184:	ed8d 7b08 	vstr	d7, [sp, #32]
 801c188:	f7ff fdc8 	bl	801bd1c <rcl_action_send_cancel_response>
 801c18c:	b010      	add	sp, #64	@ 0x40
 801c18e:	bd10      	pop	{r4, pc}
 801c190:	200b      	movs	r0, #11
 801c192:	4770      	bx	lr
 801c194:	f3af 8000 	nop.w
 801c198:	00000001 	.word	0x00000001
 801c19c:	00000001 	.word	0x00000001

0801c1a0 <rclc_action_server_goal_cancel_reject>:
 801c1a0:	b082      	sub	sp, #8
 801c1a2:	b530      	push	{r4, r5, lr}
 801c1a4:	b08b      	sub	sp, #44	@ 0x2c
 801c1a6:	ac0e      	add	r4, sp, #56	@ 0x38
 801c1a8:	e884 000c 	stmia.w	r4, {r2, r3}
 801c1ac:	b188      	cbz	r0, 801c1d2 <rclc_action_server_goal_cancel_reject+0x32>
 801c1ae:	4604      	mov	r4, r0
 801c1b0:	a801      	add	r0, sp, #4
 801c1b2:	460d      	mov	r5, r1
 801c1b4:	f7ff fed0 	bl	801bf58 <rcl_action_get_zero_initialized_cancel_response>
 801c1b8:	aa01      	add	r2, sp, #4
 801c1ba:	a90e      	add	r1, sp, #56	@ 0x38
 801c1bc:	f104 0010 	add.w	r0, r4, #16
 801c1c0:	f88d 5004 	strb.w	r5, [sp, #4]
 801c1c4:	f7ff fdaa 	bl	801bd1c <rcl_action_send_cancel_response>
 801c1c8:	b00b      	add	sp, #44	@ 0x2c
 801c1ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c1ce:	b002      	add	sp, #8
 801c1d0:	4770      	bx	lr
 801c1d2:	200b      	movs	r0, #11
 801c1d4:	b00b      	add	sp, #44	@ 0x2c
 801c1d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c1da:	b002      	add	sp, #8
 801c1dc:	4770      	bx	lr
 801c1de:	bf00      	nop

0801c1e0 <__atomic_load_8>:
 801c1e0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 801c1e4:	4a16      	ldr	r2, [pc, #88]	@ (801c240 <__atomic_load_8+0x60>)
 801c1e6:	4b17      	ldr	r3, [pc, #92]	@ (801c244 <__atomic_load_8+0x64>)
 801c1e8:	f04f 0c01 	mov.w	ip, #1
 801c1ec:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 801c1f0:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801c1f4:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801c1f8:	fb02 f101 	mul.w	r1, r2, r1
 801c1fc:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801c200:	fba3 2301 	umull	r2, r3, r3, r1
 801c204:	091b      	lsrs	r3, r3, #4
 801c206:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801c20a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801c20e:	b4f0      	push	{r4, r5, r6, r7}
 801c210:	1ac9      	subs	r1, r1, r3
 801c212:	4d0d      	ldr	r5, [pc, #52]	@ (801c248 <__atomic_load_8+0x68>)
 801c214:	194a      	adds	r2, r1, r5
 801c216:	e8d2 3f4f 	ldrexb	r3, [r2]
 801c21a:	e8c2 cf44 	strexb	r4, ip, [r2]
 801c21e:	2c00      	cmp	r4, #0
 801c220:	d1f9      	bne.n	801c216 <__atomic_load_8+0x36>
 801c222:	b2dc      	uxtb	r4, r3
 801c224:	f3bf 8f5b 	dmb	ish
 801c228:	2c00      	cmp	r4, #0
 801c22a:	d1f4      	bne.n	801c216 <__atomic_load_8+0x36>
 801c22c:	e9d0 6700 	ldrd	r6, r7, [r0]
 801c230:	f3bf 8f5b 	dmb	ish
 801c234:	546b      	strb	r3, [r5, r1]
 801c236:	4630      	mov	r0, r6
 801c238:	4639      	mov	r1, r7
 801c23a:	bcf0      	pop	{r4, r5, r6, r7}
 801c23c:	4770      	bx	lr
 801c23e:	bf00      	nop
 801c240:	27d4eb2d 	.word	0x27d4eb2d
 801c244:	b21642c9 	.word	0xb21642c9
 801c248:	20028690 	.word	0x20028690

0801c24c <__atomic_store_8>:
 801c24c:	b570      	push	{r4, r5, r6, lr}
 801c24e:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801c252:	4c16      	ldr	r4, [pc, #88]	@ (801c2ac <__atomic_store_8+0x60>)
 801c254:	4916      	ldr	r1, [pc, #88]	@ (801c2b0 <__atomic_store_8+0x64>)
 801c256:	f04f 0501 	mov.w	r5, #1
 801c25a:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 801c25e:	4e15      	ldr	r6, [pc, #84]	@ (801c2b4 <__atomic_store_8+0x68>)
 801c260:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801c264:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801c268:	fb04 fe0e 	mul.w	lr, r4, lr
 801c26c:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 801c270:	fba1 410e 	umull	r4, r1, r1, lr
 801c274:	0909      	lsrs	r1, r1, #4
 801c276:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 801c27a:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 801c27e:	ebae 0e01 	sub.w	lr, lr, r1
 801c282:	eb0e 0c06 	add.w	ip, lr, r6
 801c286:	e8dc 1f4f 	ldrexb	r1, [ip]
 801c28a:	e8cc 5f44 	strexb	r4, r5, [ip]
 801c28e:	2c00      	cmp	r4, #0
 801c290:	d1f9      	bne.n	801c286 <__atomic_store_8+0x3a>
 801c292:	b2cc      	uxtb	r4, r1
 801c294:	f3bf 8f5b 	dmb	ish
 801c298:	2c00      	cmp	r4, #0
 801c29a:	d1f4      	bne.n	801c286 <__atomic_store_8+0x3a>
 801c29c:	e9c0 2300 	strd	r2, r3, [r0]
 801c2a0:	f3bf 8f5b 	dmb	ish
 801c2a4:	f806 100e 	strb.w	r1, [r6, lr]
 801c2a8:	bd70      	pop	{r4, r5, r6, pc}
 801c2aa:	bf00      	nop
 801c2ac:	27d4eb2d 	.word	0x27d4eb2d
 801c2b0:	b21642c9 	.word	0xb21642c9
 801c2b4:	20028690 	.word	0x20028690

0801c2b8 <__atomic_exchange_8>:
 801c2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c2ba:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801c2be:	4c18      	ldr	r4, [pc, #96]	@ (801c320 <__atomic_exchange_8+0x68>)
 801c2c0:	4918      	ldr	r1, [pc, #96]	@ (801c324 <__atomic_exchange_8+0x6c>)
 801c2c2:	4606      	mov	r6, r0
 801c2c4:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 801c2c8:	4f17      	ldr	r7, [pc, #92]	@ (801c328 <__atomic_exchange_8+0x70>)
 801c2ca:	f04f 0501 	mov.w	r5, #1
 801c2ce:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801c2d2:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801c2d6:	fb04 fe0e 	mul.w	lr, r4, lr
 801c2da:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 801c2de:	fba1 010e 	umull	r0, r1, r1, lr
 801c2e2:	0909      	lsrs	r1, r1, #4
 801c2e4:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 801c2e8:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 801c2ec:	ebae 0e01 	sub.w	lr, lr, r1
 801c2f0:	eb0e 0107 	add.w	r1, lr, r7
 801c2f4:	e8d1 cf4f 	ldrexb	ip, [r1]
 801c2f8:	e8c1 5f40 	strexb	r0, r5, [r1]
 801c2fc:	2800      	cmp	r0, #0
 801c2fe:	d1f9      	bne.n	801c2f4 <__atomic_exchange_8+0x3c>
 801c300:	fa5f f48c 	uxtb.w	r4, ip
 801c304:	f3bf 8f5b 	dmb	ish
 801c308:	2c00      	cmp	r4, #0
 801c30a:	d1f3      	bne.n	801c2f4 <__atomic_exchange_8+0x3c>
 801c30c:	e9d6 0100 	ldrd	r0, r1, [r6]
 801c310:	e9c6 2300 	strd	r2, r3, [r6]
 801c314:	f3bf 8f5b 	dmb	ish
 801c318:	f807 c00e 	strb.w	ip, [r7, lr]
 801c31c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c31e:	bf00      	nop
 801c320:	27d4eb2d 	.word	0x27d4eb2d
 801c324:	b21642c9 	.word	0xb21642c9
 801c328:	20028690 	.word	0x20028690

0801c32c <rcutils_get_env>:
 801c32c:	b150      	cbz	r0, 801c344 <rcutils_get_env+0x18>
 801c32e:	b510      	push	{r4, lr}
 801c330:	460c      	mov	r4, r1
 801c332:	b909      	cbnz	r1, 801c338 <rcutils_get_env+0xc>
 801c334:	4806      	ldr	r0, [pc, #24]	@ (801c350 <rcutils_get_env+0x24>)
 801c336:	bd10      	pop	{r4, pc}
 801c338:	f004 ff04 	bl	8021144 <getenv>
 801c33c:	b120      	cbz	r0, 801c348 <rcutils_get_env+0x1c>
 801c33e:	6020      	str	r0, [r4, #0]
 801c340:	2000      	movs	r0, #0
 801c342:	bd10      	pop	{r4, pc}
 801c344:	4803      	ldr	r0, [pc, #12]	@ (801c354 <rcutils_get_env+0x28>)
 801c346:	4770      	bx	lr
 801c348:	4b03      	ldr	r3, [pc, #12]	@ (801c358 <rcutils_get_env+0x2c>)
 801c34a:	6023      	str	r3, [r4, #0]
 801c34c:	e7f8      	b.n	801c340 <rcutils_get_env+0x14>
 801c34e:	bf00      	nop
 801c350:	08025cac 	.word	0x08025cac
 801c354:	08025c90 	.word	0x08025c90
 801c358:	080259cc 	.word	0x080259cc

0801c35c <rcutils_format_string_limit>:
 801c35c:	b40f      	push	{r0, r1, r2, r3}
 801c35e:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c360:	b083      	sub	sp, #12
 801c362:	ac08      	add	r4, sp, #32
 801c364:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801c366:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801c36a:	b36e      	cbz	r6, 801c3c8 <rcutils_format_string_limit+0x6c>
 801c36c:	4620      	mov	r0, r4
 801c36e:	f7f8 fac5 	bl	80148fc <rcutils_allocator_is_valid>
 801c372:	b348      	cbz	r0, 801c3c8 <rcutils_format_string_limit+0x6c>
 801c374:	2100      	movs	r1, #0
 801c376:	ab0f      	add	r3, sp, #60	@ 0x3c
 801c378:	4632      	mov	r2, r6
 801c37a:	4608      	mov	r0, r1
 801c37c:	e9cd 3300 	strd	r3, r3, [sp]
 801c380:	f000 f908 	bl	801c594 <rcutils_vsnprintf>
 801c384:	1c43      	adds	r3, r0, #1
 801c386:	4605      	mov	r5, r0
 801c388:	d01e      	beq.n	801c3c8 <rcutils_format_string_limit+0x6c>
 801c38a:	1c47      	adds	r7, r0, #1
 801c38c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c38e:	429f      	cmp	r7, r3
 801c390:	d901      	bls.n	801c396 <rcutils_format_string_limit+0x3a>
 801c392:	1e5d      	subs	r5, r3, #1
 801c394:	461f      	mov	r7, r3
 801c396:	9b08      	ldr	r3, [sp, #32]
 801c398:	4638      	mov	r0, r7
 801c39a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801c39c:	4798      	blx	r3
 801c39e:	4604      	mov	r4, r0
 801c3a0:	b190      	cbz	r0, 801c3c8 <rcutils_format_string_limit+0x6c>
 801c3a2:	4632      	mov	r2, r6
 801c3a4:	4639      	mov	r1, r7
 801c3a6:	9b01      	ldr	r3, [sp, #4]
 801c3a8:	f000 f8f4 	bl	801c594 <rcutils_vsnprintf>
 801c3ac:	2800      	cmp	r0, #0
 801c3ae:	db07      	blt.n	801c3c0 <rcutils_format_string_limit+0x64>
 801c3b0:	2300      	movs	r3, #0
 801c3b2:	5563      	strb	r3, [r4, r5]
 801c3b4:	4620      	mov	r0, r4
 801c3b6:	b003      	add	sp, #12
 801c3b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801c3bc:	b004      	add	sp, #16
 801c3be:	4770      	bx	lr
 801c3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c3c2:	4620      	mov	r0, r4
 801c3c4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801c3c6:	4798      	blx	r3
 801c3c8:	2400      	movs	r4, #0
 801c3ca:	e7f3      	b.n	801c3b4 <rcutils_format_string_limit+0x58>

0801c3cc <rcutils_repl_str>:
 801c3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c3d0:	b089      	sub	sp, #36	@ 0x24
 801c3d2:	4680      	mov	r8, r0
 801c3d4:	4699      	mov	r9, r3
 801c3d6:	460c      	mov	r4, r1
 801c3d8:	9000      	str	r0, [sp, #0]
 801c3da:	4618      	mov	r0, r3
 801c3dc:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801c3e0:	f7f8 fa8c 	bl	80148fc <rcutils_allocator_is_valid>
 801c3e4:	2800      	cmp	r0, #0
 801c3e6:	f000 80a3 	beq.w	801c530 <rcutils_repl_str+0x164>
 801c3ea:	f04f 0a00 	mov.w	sl, #0
 801c3ee:	4620      	mov	r0, r4
 801c3f0:	f7e3 ff6e 	bl	80002d0 <strlen>
 801c3f4:	2610      	movs	r6, #16
 801c3f6:	4657      	mov	r7, sl
 801c3f8:	4655      	mov	r5, sl
 801c3fa:	f8d9 b010 	ldr.w	fp, [r9, #16]
 801c3fe:	9001      	str	r0, [sp, #4]
 801c400:	e01e      	b.n	801c440 <rcutils_repl_str+0x74>
 801c402:	3501      	adds	r5, #1
 801c404:	45aa      	cmp	sl, r5
 801c406:	d212      	bcs.n	801c42e <rcutils_repl_str+0x62>
 801c408:	44b2      	add	sl, r6
 801c40a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801c40e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 801c412:	ea4f 018a 	mov.w	r1, sl, lsl #2
 801c416:	4798      	blx	r3
 801c418:	2800      	cmp	r0, #0
 801c41a:	f000 8086 	beq.w	801c52a <rcutils_repl_str+0x15e>
 801c41e:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 801c422:	f8d9 b010 	ldr.w	fp, [r9, #16]
 801c426:	4607      	mov	r7, r0
 801c428:	bf28      	it	cs
 801c42a:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 801c42e:	9a00      	ldr	r2, [sp, #0]
 801c430:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 801c434:	9901      	ldr	r1, [sp, #4]
 801c436:	1aa2      	subs	r2, r4, r2
 801c438:	eb04 0801 	add.w	r8, r4, r1
 801c43c:	f843 2c04 	str.w	r2, [r3, #-4]
 801c440:	9902      	ldr	r1, [sp, #8]
 801c442:	4640      	mov	r0, r8
 801c444:	f005 fff0 	bl	8022428 <strstr>
 801c448:	4604      	mov	r4, r0
 801c44a:	465a      	mov	r2, fp
 801c44c:	4638      	mov	r0, r7
 801c44e:	2c00      	cmp	r4, #0
 801c450:	d1d7      	bne.n	801c402 <rcutils_repl_str+0x36>
 801c452:	4640      	mov	r0, r8
 801c454:	f7e3 ff3c 	bl	80002d0 <strlen>
 801c458:	9b00      	ldr	r3, [sp, #0]
 801c45a:	eba8 0803 	sub.w	r8, r8, r3
 801c45e:	eb08 0300 	add.w	r3, r8, r0
 801c462:	f8d9 8000 	ldr.w	r8, [r9]
 801c466:	9304      	str	r3, [sp, #16]
 801c468:	2d00      	cmp	r5, #0
 801c46a:	d03f      	beq.n	801c4ec <rcutils_repl_str+0x120>
 801c46c:	9803      	ldr	r0, [sp, #12]
 801c46e:	f7e3 ff2f 	bl	80002d0 <strlen>
 801c472:	4606      	mov	r6, r0
 801c474:	9801      	ldr	r0, [sp, #4]
 801c476:	4659      	mov	r1, fp
 801c478:	9a04      	ldr	r2, [sp, #16]
 801c47a:	1a33      	subs	r3, r6, r0
 801c47c:	fb05 2a03 	mla	sl, r5, r3, r2
 801c480:	f10a 0001 	add.w	r0, sl, #1
 801c484:	47c0      	blx	r8
 801c486:	4683      	mov	fp, r0
 801c488:	2800      	cmp	r0, #0
 801c48a:	d04e      	beq.n	801c52a <rcutils_repl_str+0x15e>
 801c48c:	683a      	ldr	r2, [r7, #0]
 801c48e:	46a8      	mov	r8, r5
 801c490:	9900      	ldr	r1, [sp, #0]
 801c492:	f006 f86e 	bl	8022572 <memcpy>
 801c496:	683b      	ldr	r3, [r7, #0]
 801c498:	1e6a      	subs	r2, r5, #1
 801c49a:	4625      	mov	r5, r4
 801c49c:	445b      	add	r3, fp
 801c49e:	9706      	str	r7, [sp, #24]
 801c4a0:	9202      	str	r2, [sp, #8]
 801c4a2:	461c      	mov	r4, r3
 801c4a4:	f8cd 901c 	str.w	r9, [sp, #28]
 801c4a8:	4632      	mov	r2, r6
 801c4aa:	9903      	ldr	r1, [sp, #12]
 801c4ac:	4620      	mov	r0, r4
 801c4ae:	4434      	add	r4, r6
 801c4b0:	f006 f85f 	bl	8022572 <memcpy>
 801c4b4:	9b01      	ldr	r3, [sp, #4]
 801c4b6:	f857 2b04 	ldr.w	r2, [r7], #4
 801c4ba:	4620      	mov	r0, r4
 801c4bc:	eb02 0c03 	add.w	ip, r2, r3
 801c4c0:	9b00      	ldr	r3, [sp, #0]
 801c4c2:	eb03 010c 	add.w	r1, r3, ip
 801c4c6:	9b02      	ldr	r3, [sp, #8]
 801c4c8:	429d      	cmp	r5, r3
 801c4ca:	d022      	beq.n	801c512 <rcutils_repl_str+0x146>
 801c4cc:	683a      	ldr	r2, [r7, #0]
 801c4ce:	3501      	adds	r5, #1
 801c4d0:	eba2 090c 	sub.w	r9, r2, ip
 801c4d4:	464a      	mov	r2, r9
 801c4d6:	444c      	add	r4, r9
 801c4d8:	f006 f84b 	bl	8022572 <memcpy>
 801c4dc:	45a8      	cmp	r8, r5
 801c4de:	d1e3      	bne.n	801c4a8 <rcutils_repl_str+0xdc>
 801c4e0:	2300      	movs	r3, #0
 801c4e2:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 801c4e6:	f80b 300a 	strb.w	r3, [fp, sl]
 801c4ea:	e008      	b.n	801c4fe <rcutils_repl_str+0x132>
 801c4ec:	4618      	mov	r0, r3
 801c4ee:	4659      	mov	r1, fp
 801c4f0:	3001      	adds	r0, #1
 801c4f2:	47c0      	blx	r8
 801c4f4:	4683      	mov	fp, r0
 801c4f6:	b110      	cbz	r0, 801c4fe <rcutils_repl_str+0x132>
 801c4f8:	9900      	ldr	r1, [sp, #0]
 801c4fa:	f006 f832 	bl	8022562 <strcpy>
 801c4fe:	4638      	mov	r0, r7
 801c500:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801c504:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801c508:	4798      	blx	r3
 801c50a:	4658      	mov	r0, fp
 801c50c:	b009      	add	sp, #36	@ 0x24
 801c50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c512:	9b04      	ldr	r3, [sp, #16]
 801c514:	3501      	adds	r5, #1
 801c516:	eba3 020c 	sub.w	r2, r3, ip
 801c51a:	9205      	str	r2, [sp, #20]
 801c51c:	f006 f829 	bl	8022572 <memcpy>
 801c520:	9a05      	ldr	r2, [sp, #20]
 801c522:	45a8      	cmp	r8, r5
 801c524:	4414      	add	r4, r2
 801c526:	d1bf      	bne.n	801c4a8 <rcutils_repl_str+0xdc>
 801c528:	e7da      	b.n	801c4e0 <rcutils_repl_str+0x114>
 801c52a:	f04f 0b00 	mov.w	fp, #0
 801c52e:	e7e6      	b.n	801c4fe <rcutils_repl_str+0x132>
 801c530:	4683      	mov	fp, r0
 801c532:	4658      	mov	r0, fp
 801c534:	b009      	add	sp, #36	@ 0x24
 801c536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c53a:	bf00      	nop

0801c53c <rcutils_snprintf>:
 801c53c:	b40c      	push	{r2, r3}
 801c53e:	b530      	push	{r4, r5, lr}
 801c540:	b083      	sub	sp, #12
 801c542:	ab06      	add	r3, sp, #24
 801c544:	f853 2b04 	ldr.w	r2, [r3], #4
 801c548:	9301      	str	r3, [sp, #4]
 801c54a:	b1e2      	cbz	r2, 801c586 <rcutils_snprintf+0x4a>
 801c54c:	fab0 f480 	clz	r4, r0
 801c550:	fab1 f581 	clz	r5, r1
 801c554:	ea50 0c01 	orrs.w	ip, r0, r1
 801c558:	ea4f 1454 	mov.w	r4, r4, lsr #5
 801c55c:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801c560:	d008      	beq.n	801c574 <rcutils_snprintf+0x38>
 801c562:	b984      	cbnz	r4, 801c586 <rcutils_snprintf+0x4a>
 801c564:	b97d      	cbnz	r5, 801c586 <rcutils_snprintf+0x4a>
 801c566:	f005 fe39 	bl	80221dc <vsniprintf>
 801c56a:	b003      	add	sp, #12
 801c56c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c570:	b002      	add	sp, #8
 801c572:	4770      	bx	lr
 801c574:	4661      	mov	r1, ip
 801c576:	4660      	mov	r0, ip
 801c578:	f005 fe30 	bl	80221dc <vsniprintf>
 801c57c:	b003      	add	sp, #12
 801c57e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c582:	b002      	add	sp, #8
 801c584:	4770      	bx	lr
 801c586:	f005 ffbf 	bl	8022508 <__errno>
 801c58a:	2316      	movs	r3, #22
 801c58c:	6003      	str	r3, [r0, #0]
 801c58e:	f04f 30ff 	mov.w	r0, #4294967295
 801c592:	e7ea      	b.n	801c56a <rcutils_snprintf+0x2e>

0801c594 <rcutils_vsnprintf>:
 801c594:	b570      	push	{r4, r5, r6, lr}
 801c596:	b1b2      	cbz	r2, 801c5c6 <rcutils_vsnprintf+0x32>
 801c598:	fab0 f480 	clz	r4, r0
 801c59c:	fab1 f581 	clz	r5, r1
 801c5a0:	ea50 0c01 	orrs.w	ip, r0, r1
 801c5a4:	ea4f 1454 	mov.w	r4, r4, lsr #5
 801c5a8:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801c5ac:	d005      	beq.n	801c5ba <rcutils_vsnprintf+0x26>
 801c5ae:	b954      	cbnz	r4, 801c5c6 <rcutils_vsnprintf+0x32>
 801c5b0:	b94d      	cbnz	r5, 801c5c6 <rcutils_vsnprintf+0x32>
 801c5b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c5b6:	f005 be11 	b.w	80221dc <vsniprintf>
 801c5ba:	4661      	mov	r1, ip
 801c5bc:	4660      	mov	r0, ip
 801c5be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c5c2:	f005 be0b 	b.w	80221dc <vsniprintf>
 801c5c6:	f005 ff9f 	bl	8022508 <__errno>
 801c5ca:	2316      	movs	r3, #22
 801c5cc:	6003      	str	r3, [r0, #0]
 801c5ce:	f04f 30ff 	mov.w	r0, #4294967295
 801c5d2:	bd70      	pop	{r4, r5, r6, pc}

0801c5d4 <rcutils_strdup>:
 801c5d4:	b084      	sub	sp, #16
 801c5d6:	b570      	push	{r4, r5, r6, lr}
 801c5d8:	b086      	sub	sp, #24
 801c5da:	4604      	mov	r4, r0
 801c5dc:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 801c5e0:	f10d 0e04 	add.w	lr, sp, #4
 801c5e4:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 801c5e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801c5ec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801c5f0:	f8dc 3000 	ldr.w	r3, [ip]
 801c5f4:	f8ce 3000 	str.w	r3, [lr]
 801c5f8:	b304      	cbz	r4, 801c63c <rcutils_strdup+0x68>
 801c5fa:	a801      	add	r0, sp, #4
 801c5fc:	f7f8 f97e 	bl	80148fc <rcutils_allocator_is_valid>
 801c600:	b1e0      	cbz	r0, 801c63c <rcutils_strdup+0x68>
 801c602:	f04f 32ff 	mov.w	r2, #4294967295
 801c606:	2100      	movs	r1, #0
 801c608:	4620      	mov	r0, r4
 801c60a:	f7e3 fe11 	bl	8000230 <memchr>
 801c60e:	b190      	cbz	r0, 801c636 <rcutils_strdup+0x62>
 801c610:	1b06      	subs	r6, r0, r4
 801c612:	1c70      	adds	r0, r6, #1
 801c614:	9b01      	ldr	r3, [sp, #4]
 801c616:	9905      	ldr	r1, [sp, #20]
 801c618:	4798      	blx	r3
 801c61a:	4605      	mov	r5, r0
 801c61c:	b128      	cbz	r0, 801c62a <rcutils_strdup+0x56>
 801c61e:	4632      	mov	r2, r6
 801c620:	4621      	mov	r1, r4
 801c622:	f005 ffa6 	bl	8022572 <memcpy>
 801c626:	2300      	movs	r3, #0
 801c628:	55ab      	strb	r3, [r5, r6]
 801c62a:	4628      	mov	r0, r5
 801c62c:	b006      	add	sp, #24
 801c62e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c632:	b004      	add	sp, #16
 801c634:	4770      	bx	lr
 801c636:	f04f 36ff 	mov.w	r6, #4294967295
 801c63a:	e7eb      	b.n	801c614 <rcutils_strdup+0x40>
 801c63c:	2500      	movs	r5, #0
 801c63e:	e7f4      	b.n	801c62a <rcutils_strdup+0x56>

0801c640 <rcutils_strndup>:
 801c640:	b082      	sub	sp, #8
 801c642:	b570      	push	{r4, r5, r6, lr}
 801c644:	ac04      	add	r4, sp, #16
 801c646:	e884 000c 	stmia.w	r4, {r2, r3}
 801c64a:	b1e8      	cbz	r0, 801c688 <rcutils_strndup+0x48>
 801c64c:	4605      	mov	r5, r0
 801c64e:	a804      	add	r0, sp, #16
 801c650:	460c      	mov	r4, r1
 801c652:	f7f8 f953 	bl	80148fc <rcutils_allocator_is_valid>
 801c656:	b1b8      	cbz	r0, 801c688 <rcutils_strndup+0x48>
 801c658:	4622      	mov	r2, r4
 801c65a:	2100      	movs	r1, #0
 801c65c:	4628      	mov	r0, r5
 801c65e:	f7e3 fde7 	bl	8000230 <memchr>
 801c662:	b100      	cbz	r0, 801c666 <rcutils_strndup+0x26>
 801c664:	1b44      	subs	r4, r0, r5
 801c666:	9b04      	ldr	r3, [sp, #16]
 801c668:	1c60      	adds	r0, r4, #1
 801c66a:	9908      	ldr	r1, [sp, #32]
 801c66c:	4798      	blx	r3
 801c66e:	4606      	mov	r6, r0
 801c670:	b128      	cbz	r0, 801c67e <rcutils_strndup+0x3e>
 801c672:	4622      	mov	r2, r4
 801c674:	4629      	mov	r1, r5
 801c676:	f005 ff7c 	bl	8022572 <memcpy>
 801c67a:	2300      	movs	r3, #0
 801c67c:	5533      	strb	r3, [r6, r4]
 801c67e:	4630      	mov	r0, r6
 801c680:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c684:	b002      	add	sp, #8
 801c686:	4770      	bx	lr
 801c688:	2600      	movs	r6, #0
 801c68a:	4630      	mov	r0, r6
 801c68c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c690:	b002      	add	sp, #8
 801c692:	4770      	bx	lr

0801c694 <rcutils_get_zero_initialized_string_map>:
 801c694:	2000      	movs	r0, #0
 801c696:	4b01      	ldr	r3, [pc, #4]	@ (801c69c <rcutils_get_zero_initialized_string_map+0x8>)
 801c698:	6018      	str	r0, [r3, #0]
 801c69a:	4770      	bx	lr
 801c69c:	200286a8 	.word	0x200286a8

0801c6a0 <rcutils_string_map_reserve>:
 801c6a0:	2800      	cmp	r0, #0
 801c6a2:	d04e      	beq.n	801c742 <rcutils_string_map_reserve+0xa2>
 801c6a4:	6803      	ldr	r3, [r0, #0]
 801c6a6:	b530      	push	{r4, r5, lr}
 801c6a8:	4604      	mov	r4, r0
 801c6aa:	b087      	sub	sp, #28
 801c6ac:	2b00      	cmp	r3, #0
 801c6ae:	d043      	beq.n	801c738 <rcutils_string_map_reserve+0x98>
 801c6b0:	f103 0c0c 	add.w	ip, r3, #12
 801c6b4:	460d      	mov	r5, r1
 801c6b6:	f10d 0e04 	add.w	lr, sp, #4
 801c6ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801c6be:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801c6c2:	f8dc 3000 	ldr.w	r3, [ip]
 801c6c6:	a801      	add	r0, sp, #4
 801c6c8:	f8ce 3000 	str.w	r3, [lr]
 801c6cc:	f7f8 f916 	bl	80148fc <rcutils_allocator_is_valid>
 801c6d0:	b308      	cbz	r0, 801c716 <rcutils_string_map_reserve+0x76>
 801c6d2:	6823      	ldr	r3, [r4, #0]
 801c6d4:	6899      	ldr	r1, [r3, #8]
 801c6d6:	42a9      	cmp	r1, r5
 801c6d8:	d829      	bhi.n	801c72e <rcutils_string_map_reserve+0x8e>
 801c6da:	685a      	ldr	r2, [r3, #4]
 801c6dc:	42aa      	cmp	r2, r5
 801c6de:	d024      	beq.n	801c72a <rcutils_string_map_reserve+0x8a>
 801c6e0:	b1e5      	cbz	r5, 801c71c <rcutils_string_map_reserve+0x7c>
 801c6e2:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 801c6e6:	d22a      	bcs.n	801c73e <rcutils_string_map_reserve+0x9e>
 801c6e8:	6818      	ldr	r0, [r3, #0]
 801c6ea:	00e9      	lsls	r1, r5, #3
 801c6ec:	9a05      	ldr	r2, [sp, #20]
 801c6ee:	9b03      	ldr	r3, [sp, #12]
 801c6f0:	4798      	blx	r3
 801c6f2:	b320      	cbz	r0, 801c73e <rcutils_string_map_reserve+0x9e>
 801c6f4:	6824      	ldr	r4, [r4, #0]
 801c6f6:	6861      	ldr	r1, [r4, #4]
 801c6f8:	6020      	str	r0, [r4, #0]
 801c6fa:	42a9      	cmp	r1, r5
 801c6fc:	d214      	bcs.n	801c728 <rcutils_string_map_reserve+0x88>
 801c6fe:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 801c702:	1a69      	subs	r1, r5, r1
 801c704:	2200      	movs	r2, #0
 801c706:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801c70a:	e9c3 2200 	strd	r2, r2, [r3]
 801c70e:	3308      	adds	r3, #8
 801c710:	428b      	cmp	r3, r1
 801c712:	d1fa      	bne.n	801c70a <rcutils_string_map_reserve+0x6a>
 801c714:	e008      	b.n	801c728 <rcutils_string_map_reserve+0x88>
 801c716:	200b      	movs	r0, #11
 801c718:	b007      	add	sp, #28
 801c71a:	bd30      	pop	{r4, r5, pc}
 801c71c:	9a02      	ldr	r2, [sp, #8]
 801c71e:	9905      	ldr	r1, [sp, #20]
 801c720:	6818      	ldr	r0, [r3, #0]
 801c722:	4790      	blx	r2
 801c724:	6824      	ldr	r4, [r4, #0]
 801c726:	6025      	str	r5, [r4, #0]
 801c728:	6065      	str	r5, [r4, #4]
 801c72a:	2000      	movs	r0, #0
 801c72c:	e7f4      	b.n	801c718 <rcutils_string_map_reserve+0x78>
 801c72e:	4620      	mov	r0, r4
 801c730:	f7ff ffb6 	bl	801c6a0 <rcutils_string_map_reserve>
 801c734:	b007      	add	sp, #28
 801c736:	bd30      	pop	{r4, r5, pc}
 801c738:	201f      	movs	r0, #31
 801c73a:	b007      	add	sp, #28
 801c73c:	bd30      	pop	{r4, r5, pc}
 801c73e:	200a      	movs	r0, #10
 801c740:	e7ea      	b.n	801c718 <rcutils_string_map_reserve+0x78>
 801c742:	200b      	movs	r0, #11
 801c744:	4770      	bx	lr
 801c746:	bf00      	nop

0801c748 <rcutils_string_map_init>:
 801c748:	b082      	sub	sp, #8
 801c74a:	b570      	push	{r4, r5, r6, lr}
 801c74c:	ac04      	add	r4, sp, #16
 801c74e:	e884 000c 	stmia.w	r4, {r2, r3}
 801c752:	b378      	cbz	r0, 801c7b4 <rcutils_string_map_init+0x6c>
 801c754:	6806      	ldr	r6, [r0, #0]
 801c756:	4604      	mov	r4, r0
 801c758:	b12e      	cbz	r6, 801c766 <rcutils_string_map_init+0x1e>
 801c75a:	251e      	movs	r5, #30
 801c75c:	4628      	mov	r0, r5
 801c75e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c762:	b002      	add	sp, #8
 801c764:	4770      	bx	lr
 801c766:	a804      	add	r0, sp, #16
 801c768:	460d      	mov	r5, r1
 801c76a:	f7f8 f8c7 	bl	80148fc <rcutils_allocator_is_valid>
 801c76e:	b308      	cbz	r0, 801c7b4 <rcutils_string_map_init+0x6c>
 801c770:	9b04      	ldr	r3, [sp, #16]
 801c772:	2020      	movs	r0, #32
 801c774:	9908      	ldr	r1, [sp, #32]
 801c776:	4798      	blx	r3
 801c778:	6020      	str	r0, [r4, #0]
 801c77a:	b308      	cbz	r0, 801c7c0 <rcutils_string_map_init+0x78>
 801c77c:	f10d 0e10 	add.w	lr, sp, #16
 801c780:	6086      	str	r6, [r0, #8]
 801c782:	f100 0c0c 	add.w	ip, r0, #12
 801c786:	e9c0 6600 	strd	r6, r6, [r0]
 801c78a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801c78e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c792:	f8de 3000 	ldr.w	r3, [lr]
 801c796:	4629      	mov	r1, r5
 801c798:	4620      	mov	r0, r4
 801c79a:	f8cc 3000 	str.w	r3, [ip]
 801c79e:	f7ff ff7f 	bl	801c6a0 <rcutils_string_map_reserve>
 801c7a2:	4605      	mov	r5, r0
 801c7a4:	2800      	cmp	r0, #0
 801c7a6:	d0d9      	beq.n	801c75c <rcutils_string_map_init+0x14>
 801c7a8:	9b05      	ldr	r3, [sp, #20]
 801c7aa:	9908      	ldr	r1, [sp, #32]
 801c7ac:	6820      	ldr	r0, [r4, #0]
 801c7ae:	4798      	blx	r3
 801c7b0:	6026      	str	r6, [r4, #0]
 801c7b2:	e7d3      	b.n	801c75c <rcutils_string_map_init+0x14>
 801c7b4:	250b      	movs	r5, #11
 801c7b6:	4628      	mov	r0, r5
 801c7b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c7bc:	b002      	add	sp, #8
 801c7be:	4770      	bx	lr
 801c7c0:	250a      	movs	r5, #10
 801c7c2:	e7cb      	b.n	801c75c <rcutils_string_map_init+0x14>

0801c7c4 <rcutils_string_map_fini>:
 801c7c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c7c8:	b086      	sub	sp, #24
 801c7ca:	2800      	cmp	r0, #0
 801c7cc:	d04f      	beq.n	801c86e <rcutils_string_map_fini+0xaa>
 801c7ce:	6805      	ldr	r5, [r0, #0]
 801c7d0:	4606      	mov	r6, r0
 801c7d2:	2d00      	cmp	r5, #0
 801c7d4:	d046      	beq.n	801c864 <rcutils_string_map_fini+0xa0>
 801c7d6:	686b      	ldr	r3, [r5, #4]
 801c7d8:	b353      	cbz	r3, 801c830 <rcutils_string_map_fini+0x6c>
 801c7da:	2400      	movs	r4, #0
 801c7dc:	682a      	ldr	r2, [r5, #0]
 801c7de:	4627      	mov	r7, r4
 801c7e0:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 801c7e4:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 801c7e8:	b1f8      	cbz	r0, 801c82a <rcutils_string_map_fini+0x66>
 801c7ea:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 801c7ee:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801c7f2:	4651      	mov	r1, sl
 801c7f4:	47c8      	blx	r9
 801c7f6:	682b      	ldr	r3, [r5, #0]
 801c7f8:	4651      	mov	r1, sl
 801c7fa:	eb03 0208 	add.w	r2, r3, r8
 801c7fe:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 801c802:	3401      	adds	r4, #1
 801c804:	6850      	ldr	r0, [r2, #4]
 801c806:	47c8      	blx	r9
 801c808:	68ab      	ldr	r3, [r5, #8]
 801c80a:	682a      	ldr	r2, [r5, #0]
 801c80c:	3b01      	subs	r3, #1
 801c80e:	4442      	add	r2, r8
 801c810:	6057      	str	r7, [r2, #4]
 801c812:	60ab      	str	r3, [r5, #8]
 801c814:	6835      	ldr	r5, [r6, #0]
 801c816:	686b      	ldr	r3, [r5, #4]
 801c818:	429c      	cmp	r4, r3
 801c81a:	d209      	bcs.n	801c830 <rcutils_string_map_fini+0x6c>
 801c81c:	682a      	ldr	r2, [r5, #0]
 801c81e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 801c822:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 801c826:	2800      	cmp	r0, #0
 801c828:	d1df      	bne.n	801c7ea <rcutils_string_map_fini+0x26>
 801c82a:	3401      	adds	r4, #1
 801c82c:	42a3      	cmp	r3, r4
 801c82e:	d8d7      	bhi.n	801c7e0 <rcutils_string_map_fini+0x1c>
 801c830:	2100      	movs	r1, #0
 801c832:	4630      	mov	r0, r6
 801c834:	f7ff ff34 	bl	801c6a0 <rcutils_string_map_reserve>
 801c838:	4604      	mov	r4, r0
 801c83a:	b118      	cbz	r0, 801c844 <rcutils_string_map_fini+0x80>
 801c83c:	4620      	mov	r0, r4
 801c83e:	b006      	add	sp, #24
 801c840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c844:	6835      	ldr	r5, [r6, #0]
 801c846:	af01      	add	r7, sp, #4
 801c848:	350c      	adds	r5, #12
 801c84a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801c84c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801c84e:	682b      	ldr	r3, [r5, #0]
 801c850:	a801      	add	r0, sp, #4
 801c852:	603b      	str	r3, [r7, #0]
 801c854:	f7f8 f852 	bl	80148fc <rcutils_allocator_is_valid>
 801c858:	b148      	cbz	r0, 801c86e <rcutils_string_map_fini+0xaa>
 801c85a:	9b02      	ldr	r3, [sp, #8]
 801c85c:	9905      	ldr	r1, [sp, #20]
 801c85e:	6830      	ldr	r0, [r6, #0]
 801c860:	4798      	blx	r3
 801c862:	6034      	str	r4, [r6, #0]
 801c864:	2400      	movs	r4, #0
 801c866:	4620      	mov	r0, r4
 801c868:	b006      	add	sp, #24
 801c86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c86e:	240b      	movs	r4, #11
 801c870:	4620      	mov	r0, r4
 801c872:	b006      	add	sp, #24
 801c874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801c878 <rcutils_string_map_getn>:
 801c878:	b338      	cbz	r0, 801c8ca <rcutils_string_map_getn+0x52>
 801c87a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c87e:	460f      	mov	r7, r1
 801c880:	6803      	ldr	r3, [r0, #0]
 801c882:	b1c9      	cbz	r1, 801c8b8 <rcutils_string_map_getn+0x40>
 801c884:	fab3 f483 	clz	r4, r3
 801c888:	0964      	lsrs	r4, r4, #5
 801c88a:	b1ab      	cbz	r3, 801c8b8 <rcutils_string_map_getn+0x40>
 801c88c:	4690      	mov	r8, r2
 801c88e:	e9d3 9600 	ldrd	r9, r6, [r3]
 801c892:	b18e      	cbz	r6, 801c8b8 <rcutils_string_map_getn+0x40>
 801c894:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 801c898:	4628      	mov	r0, r5
 801c89a:	b155      	cbz	r5, 801c8b2 <rcutils_string_map_getn+0x3a>
 801c89c:	f7e3 fd18 	bl	80002d0 <strlen>
 801c8a0:	4602      	mov	r2, r0
 801c8a2:	4629      	mov	r1, r5
 801c8a4:	4638      	mov	r0, r7
 801c8a6:	4542      	cmp	r2, r8
 801c8a8:	bf38      	it	cc
 801c8aa:	4642      	movcc	r2, r8
 801c8ac:	f005 fd97 	bl	80223de <strncmp>
 801c8b0:	b128      	cbz	r0, 801c8be <rcutils_string_map_getn+0x46>
 801c8b2:	3401      	adds	r4, #1
 801c8b4:	42a6      	cmp	r6, r4
 801c8b6:	d1ed      	bne.n	801c894 <rcutils_string_map_getn+0x1c>
 801c8b8:	2000      	movs	r0, #0
 801c8ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c8be:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 801c8c2:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801c8c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c8ca:	4770      	bx	lr

0801c8cc <rmw_get_zero_initialized_context>:
 801c8cc:	b530      	push	{r4, r5, lr}
 801c8ce:	b097      	sub	sp, #92	@ 0x5c
 801c8d0:	4604      	mov	r4, r0
 801c8d2:	2500      	movs	r5, #0
 801c8d4:	4668      	mov	r0, sp
 801c8d6:	f000 f811 	bl	801c8fc <rmw_get_zero_initialized_init_options>
 801c8da:	2300      	movs	r3, #0
 801c8dc:	2200      	movs	r2, #0
 801c8de:	4669      	mov	r1, sp
 801c8e0:	f104 0010 	add.w	r0, r4, #16
 801c8e4:	60a5      	str	r5, [r4, #8]
 801c8e6:	e9c4 2300 	strd	r2, r3, [r4]
 801c8ea:	2258      	movs	r2, #88	@ 0x58
 801c8ec:	f005 fe41 	bl	8022572 <memcpy>
 801c8f0:	4620      	mov	r0, r4
 801c8f2:	e9c4 551a 	strd	r5, r5, [r4, #104]	@ 0x68
 801c8f6:	b017      	add	sp, #92	@ 0x5c
 801c8f8:	bd30      	pop	{r4, r5, pc}
 801c8fa:	bf00      	nop

0801c8fc <rmw_get_zero_initialized_init_options>:
 801c8fc:	b530      	push	{r4, r5, lr}
 801c8fe:	b08b      	sub	sp, #44	@ 0x2c
 801c900:	4604      	mov	r4, r0
 801c902:	466d      	mov	r5, sp
 801c904:	4628      	mov	r0, r5
 801c906:	f000 f821 	bl	801c94c <rmw_get_default_security_options>
 801c90a:	a802      	add	r0, sp, #8
 801c90c:	f004 fa04 	bl	8020d18 <rmw_get_zero_initialized_discovery_options>
 801c910:	2258      	movs	r2, #88	@ 0x58
 801c912:	2100      	movs	r1, #0
 801c914:	4620      	mov	r0, r4
 801c916:	f005 fd4d 	bl	80223b4 <memset>
 801c91a:	f104 0310 	add.w	r3, r4, #16
 801c91e:	f10d 0c08 	add.w	ip, sp, #8
 801c922:	f04f 32ff 	mov.w	r2, #4294967295
 801c926:	f104 0e1c 	add.w	lr, r4, #28
 801c92a:	60e2      	str	r2, [r4, #12]
 801c92c:	e895 0003 	ldmia.w	r5, {r0, r1}
 801c930:	e883 0003 	stmia.w	r3, {r0, r1}
 801c934:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801c938:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801c93c:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 801c940:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 801c944:	4620      	mov	r0, r4
 801c946:	b00b      	add	sp, #44	@ 0x2c
 801c948:	bd30      	pop	{r4, r5, pc}
 801c94a:	bf00      	nop

0801c94c <rmw_get_default_security_options>:
 801c94c:	2200      	movs	r2, #0
 801c94e:	7002      	strb	r2, [r0, #0]
 801c950:	6042      	str	r2, [r0, #4]
 801c952:	4770      	bx	lr

0801c954 <rmw_subscription_content_filter_options_fini>:
 801c954:	b1b0      	cbz	r0, 801c984 <rmw_subscription_content_filter_options_fini+0x30>
 801c956:	b538      	push	{r3, r4, r5, lr}
 801c958:	4604      	mov	r4, r0
 801c95a:	4608      	mov	r0, r1
 801c95c:	460d      	mov	r5, r1
 801c95e:	f7f7 ffcd 	bl	80148fc <rcutils_allocator_is_valid>
 801c962:	b168      	cbz	r0, 801c980 <rmw_subscription_content_filter_options_fini+0x2c>
 801c964:	6820      	ldr	r0, [r4, #0]
 801c966:	b120      	cbz	r0, 801c972 <rmw_subscription_content_filter_options_fini+0x1e>
 801c968:	686b      	ldr	r3, [r5, #4]
 801c96a:	6929      	ldr	r1, [r5, #16]
 801c96c:	4798      	blx	r3
 801c96e:	2300      	movs	r3, #0
 801c970:	6023      	str	r3, [r4, #0]
 801c972:	1d20      	adds	r0, r4, #4
 801c974:	f004 f9aa 	bl	8020ccc <rcutils_string_array_fini>
 801c978:	3800      	subs	r0, #0
 801c97a:	bf18      	it	ne
 801c97c:	2001      	movne	r0, #1
 801c97e:	bd38      	pop	{r3, r4, r5, pc}
 801c980:	200b      	movs	r0, #11
 801c982:	bd38      	pop	{r3, r4, r5, pc}
 801c984:	200b      	movs	r0, #11
 801c986:	4770      	bx	lr

0801c988 <rmw_get_default_subscription_options>:
 801c988:	2200      	movs	r2, #0
 801c98a:	e9c0 2200 	strd	r2, r2, [r0]
 801c98e:	6082      	str	r2, [r0, #8]
 801c990:	4770      	bx	lr
 801c992:	bf00      	nop

0801c994 <rmw_time_equal>:
 801c994:	b570      	push	{r4, r5, r6, lr}
 801c996:	b084      	sub	sp, #16
 801c998:	ac04      	add	r4, sp, #16
 801c99a:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801c99e:	4925      	ldr	r1, [pc, #148]	@ (801ca34 <rmw_time_equal+0xa0>)
 801c9a0:	2202      	movs	r2, #2
 801c9a2:	9d01      	ldr	r5, [sp, #4]
 801c9a4:	4281      	cmp	r1, r0
 801c9a6:	41aa      	sbcs	r2, r5
 801c9a8:	d333      	bcc.n	801ca12 <rmw_time_equal+0x7e>
 801c9aa:	4c23      	ldr	r4, [pc, #140]	@ (801ca38 <rmw_time_equal+0xa4>)
 801c9ac:	4603      	mov	r3, r0
 801c9ae:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801c9b2:	fba3 3204 	umull	r3, r2, r3, r4
 801c9b6:	e9dd 1602 	ldrd	r1, r6, [sp, #8]
 801c9ba:	fb04 2205 	mla	r2, r4, r5, r2
 801c9be:	43dd      	mvns	r5, r3
 801c9c0:	1a84      	subs	r4, r0, r2
 801c9c2:	428d      	cmp	r5, r1
 801c9c4:	41b4      	sbcs	r4, r6
 801c9c6:	d332      	bcc.n	801ca2e <rmw_time_equal+0x9a>
 801c9c8:	eb11 0e03 	adds.w	lr, r1, r3
 801c9cc:	eb42 0006 	adc.w	r0, r2, r6
 801c9d0:	9b08      	ldr	r3, [sp, #32]
 801c9d2:	2202      	movs	r2, #2
 801c9d4:	4917      	ldr	r1, [pc, #92]	@ (801ca34 <rmw_time_equal+0xa0>)
 801c9d6:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801c9d8:	4299      	cmp	r1, r3
 801c9da:	41aa      	sbcs	r2, r5
 801c9dc:	d31e      	bcc.n	801ca1c <rmw_time_equal+0x88>
 801c9de:	4c16      	ldr	r4, [pc, #88]	@ (801ca38 <rmw_time_equal+0xa4>)
 801c9e0:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801c9e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c9e6:	fba3 3104 	umull	r3, r1, r3, r4
 801c9ea:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c9ec:	fb04 1105 	mla	r1, r4, r5, r1
 801c9f0:	43dd      	mvns	r5, r3
 801c9f2:	ebac 0401 	sub.w	r4, ip, r1
 801c9f6:	4295      	cmp	r5, r2
 801c9f8:	41b4      	sbcs	r4, r6
 801c9fa:	d314      	bcc.n	801ca26 <rmw_time_equal+0x92>
 801c9fc:	18d2      	adds	r2, r2, r3
 801c9fe:	eb41 0306 	adc.w	r3, r1, r6
 801ca02:	4283      	cmp	r3, r0
 801ca04:	bf08      	it	eq
 801ca06:	4572      	cmpeq	r2, lr
 801ca08:	bf0c      	ite	eq
 801ca0a:	2001      	moveq	r0, #1
 801ca0c:	2000      	movne	r0, #0
 801ca0e:	b004      	add	sp, #16
 801ca10:	bd70      	pop	{r4, r5, r6, pc}
 801ca12:	f04f 3eff 	mov.w	lr, #4294967295
 801ca16:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801ca1a:	e7d9      	b.n	801c9d0 <rmw_time_equal+0x3c>
 801ca1c:	f04f 32ff 	mov.w	r2, #4294967295
 801ca20:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801ca24:	e7ed      	b.n	801ca02 <rmw_time_equal+0x6e>
 801ca26:	f04f 32ff 	mov.w	r2, #4294967295
 801ca2a:	4663      	mov	r3, ip
 801ca2c:	e7e9      	b.n	801ca02 <rmw_time_equal+0x6e>
 801ca2e:	f04f 3eff 	mov.w	lr, #4294967295
 801ca32:	e7cd      	b.n	801c9d0 <rmw_time_equal+0x3c>
 801ca34:	25c17d04 	.word	0x25c17d04
 801ca38:	3b9aca00 	.word	0x3b9aca00

0801ca3c <rmw_time_total_nsec>:
 801ca3c:	b470      	push	{r4, r5, r6}
 801ca3e:	b085      	sub	sp, #20
 801ca40:	ac04      	add	r4, sp, #16
 801ca42:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801ca46:	4913      	ldr	r1, [pc, #76]	@ (801ca94 <rmw_time_total_nsec+0x58>)
 801ca48:	2202      	movs	r2, #2
 801ca4a:	9d01      	ldr	r5, [sp, #4]
 801ca4c:	4281      	cmp	r1, r0
 801ca4e:	41aa      	sbcs	r2, r5
 801ca50:	d314      	bcc.n	801ca7c <rmw_time_total_nsec+0x40>
 801ca52:	4603      	mov	r3, r0
 801ca54:	4810      	ldr	r0, [pc, #64]	@ (801ca98 <rmw_time_total_nsec+0x5c>)
 801ca56:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ca5a:	fba3 3200 	umull	r3, r2, r3, r0
 801ca5e:	e9dd 4602 	ldrd	r4, r6, [sp, #8]
 801ca62:	fb00 2205 	mla	r2, r0, r5, r2
 801ca66:	43dd      	mvns	r5, r3
 801ca68:	1a88      	subs	r0, r1, r2
 801ca6a:	42a5      	cmp	r5, r4
 801ca6c:	41b0      	sbcs	r0, r6
 801ca6e:	d30c      	bcc.n	801ca8a <rmw_time_total_nsec+0x4e>
 801ca70:	1918      	adds	r0, r3, r4
 801ca72:	eb42 0106 	adc.w	r1, r2, r6
 801ca76:	b005      	add	sp, #20
 801ca78:	bc70      	pop	{r4, r5, r6}
 801ca7a:	4770      	bx	lr
 801ca7c:	f04f 30ff 	mov.w	r0, #4294967295
 801ca80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ca84:	b005      	add	sp, #20
 801ca86:	bc70      	pop	{r4, r5, r6}
 801ca88:	4770      	bx	lr
 801ca8a:	f04f 30ff 	mov.w	r0, #4294967295
 801ca8e:	b005      	add	sp, #20
 801ca90:	bc70      	pop	{r4, r5, r6}
 801ca92:	4770      	bx	lr
 801ca94:	25c17d04 	.word	0x25c17d04
 801ca98:	3b9aca00 	.word	0x3b9aca00

0801ca9c <rmw_get_zero_initialized_message_info>:
 801ca9c:	b510      	push	{r4, lr}
 801ca9e:	4604      	mov	r4, r0
 801caa0:	2238      	movs	r2, #56	@ 0x38
 801caa2:	2100      	movs	r1, #0
 801caa4:	f005 fc86 	bl	80223b4 <memset>
 801caa8:	4620      	mov	r0, r4
 801caaa:	bd10      	pop	{r4, pc}

0801caac <rmw_validate_full_topic_name>:
 801caac:	2800      	cmp	r0, #0
 801caae:	d049      	beq.n	801cb44 <rmw_validate_full_topic_name+0x98>
 801cab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cab4:	460d      	mov	r5, r1
 801cab6:	2900      	cmp	r1, #0
 801cab8:	d056      	beq.n	801cb68 <rmw_validate_full_topic_name+0xbc>
 801caba:	4604      	mov	r4, r0
 801cabc:	4616      	mov	r6, r2
 801cabe:	f7e3 fc07 	bl	80002d0 <strlen>
 801cac2:	b150      	cbz	r0, 801cada <rmw_validate_full_topic_name+0x2e>
 801cac4:	7823      	ldrb	r3, [r4, #0]
 801cac6:	2b2f      	cmp	r3, #47	@ 0x2f
 801cac8:	d00c      	beq.n	801cae4 <rmw_validate_full_topic_name+0x38>
 801caca:	2302      	movs	r3, #2
 801cacc:	602b      	str	r3, [r5, #0]
 801cace:	b10e      	cbz	r6, 801cad4 <rmw_validate_full_topic_name+0x28>
 801cad0:	2300      	movs	r3, #0
 801cad2:	6033      	str	r3, [r6, #0]
 801cad4:	2000      	movs	r0, #0
 801cad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cada:	2301      	movs	r3, #1
 801cadc:	602b      	str	r3, [r5, #0]
 801cade:	2e00      	cmp	r6, #0
 801cae0:	d1f6      	bne.n	801cad0 <rmw_validate_full_topic_name+0x24>
 801cae2:	e7f7      	b.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cae4:	1e47      	subs	r7, r0, #1
 801cae6:	5de3      	ldrb	r3, [r4, r7]
 801cae8:	2b2f      	cmp	r3, #47	@ 0x2f
 801caea:	d03f      	beq.n	801cb6c <rmw_validate_full_topic_name+0xc0>
 801caec:	1e63      	subs	r3, r4, #1
 801caee:	4621      	mov	r1, r4
 801caf0:	eb03 0e00 	add.w	lr, r3, r0
 801caf4:	469c      	mov	ip, r3
 801caf6:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 801cafa:	2a5f      	cmp	r2, #95	@ 0x5f
 801cafc:	d006      	beq.n	801cb0c <rmw_validate_full_topic_name+0x60>
 801cafe:	d823      	bhi.n	801cb48 <rmw_validate_full_topic_name+0x9c>
 801cb00:	2a39      	cmp	r2, #57	@ 0x39
 801cb02:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 801cb06:	d82b      	bhi.n	801cb60 <rmw_validate_full_topic_name+0xb4>
 801cb08:	2a2e      	cmp	r2, #46	@ 0x2e
 801cb0a:	d920      	bls.n	801cb4e <rmw_validate_full_topic_name+0xa2>
 801cb0c:	4573      	cmp	r3, lr
 801cb0e:	d1f1      	bne.n	801caf4 <rmw_validate_full_topic_name+0x48>
 801cb10:	2300      	movs	r3, #0
 801cb12:	4c21      	ldr	r4, [pc, #132]	@ (801cb98 <rmw_validate_full_topic_name+0xec>)
 801cb14:	e003      	b.n	801cb1e <rmw_validate_full_topic_name+0x72>
 801cb16:	4298      	cmp	r0, r3
 801cb18:	f101 0101 	add.w	r1, r1, #1
 801cb1c:	d02c      	beq.n	801cb78 <rmw_validate_full_topic_name+0xcc>
 801cb1e:	429f      	cmp	r7, r3
 801cb20:	f103 0301 	add.w	r3, r3, #1
 801cb24:	d0f7      	beq.n	801cb16 <rmw_validate_full_topic_name+0x6a>
 801cb26:	780a      	ldrb	r2, [r1, #0]
 801cb28:	2a2f      	cmp	r2, #47	@ 0x2f
 801cb2a:	d1f4      	bne.n	801cb16 <rmw_validate_full_topic_name+0x6a>
 801cb2c:	784a      	ldrb	r2, [r1, #1]
 801cb2e:	2a2f      	cmp	r2, #47	@ 0x2f
 801cb30:	d02d      	beq.n	801cb8e <rmw_validate_full_topic_name+0xe2>
 801cb32:	5ca2      	ldrb	r2, [r4, r2]
 801cb34:	0752      	lsls	r2, r2, #29
 801cb36:	d5ee      	bpl.n	801cb16 <rmw_validate_full_topic_name+0x6a>
 801cb38:	2206      	movs	r2, #6
 801cb3a:	602a      	str	r2, [r5, #0]
 801cb3c:	2e00      	cmp	r6, #0
 801cb3e:	d0c9      	beq.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb40:	6033      	str	r3, [r6, #0]
 801cb42:	e7c7      	b.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb44:	200b      	movs	r0, #11
 801cb46:	4770      	bx	lr
 801cb48:	3a61      	subs	r2, #97	@ 0x61
 801cb4a:	2a19      	cmp	r2, #25
 801cb4c:	d9de      	bls.n	801cb0c <rmw_validate_full_topic_name+0x60>
 801cb4e:	2304      	movs	r3, #4
 801cb50:	602b      	str	r3, [r5, #0]
 801cb52:	2e00      	cmp	r6, #0
 801cb54:	d0be      	beq.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb56:	f1c4 0401 	rsb	r4, r4, #1
 801cb5a:	4464      	add	r4, ip
 801cb5c:	6034      	str	r4, [r6, #0]
 801cb5e:	e7b9      	b.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb60:	f1b8 0f19 	cmp.w	r8, #25
 801cb64:	d9d2      	bls.n	801cb0c <rmw_validate_full_topic_name+0x60>
 801cb66:	e7f2      	b.n	801cb4e <rmw_validate_full_topic_name+0xa2>
 801cb68:	200b      	movs	r0, #11
 801cb6a:	e7b4      	b.n	801cad6 <rmw_validate_full_topic_name+0x2a>
 801cb6c:	2303      	movs	r3, #3
 801cb6e:	602b      	str	r3, [r5, #0]
 801cb70:	2e00      	cmp	r6, #0
 801cb72:	d0af      	beq.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb74:	6037      	str	r7, [r6, #0]
 801cb76:	e7ad      	b.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb78:	28f7      	cmp	r0, #247	@ 0xf7
 801cb7a:	d802      	bhi.n	801cb82 <rmw_validate_full_topic_name+0xd6>
 801cb7c:	2300      	movs	r3, #0
 801cb7e:	602b      	str	r3, [r5, #0]
 801cb80:	e7a8      	b.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb82:	2307      	movs	r3, #7
 801cb84:	602b      	str	r3, [r5, #0]
 801cb86:	2e00      	cmp	r6, #0
 801cb88:	d0a4      	beq.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb8a:	23f6      	movs	r3, #246	@ 0xf6
 801cb8c:	e7d8      	b.n	801cb40 <rmw_validate_full_topic_name+0x94>
 801cb8e:	2205      	movs	r2, #5
 801cb90:	602a      	str	r2, [r5, #0]
 801cb92:	2e00      	cmp	r6, #0
 801cb94:	d1d4      	bne.n	801cb40 <rmw_validate_full_topic_name+0x94>
 801cb96:	e79d      	b.n	801cad4 <rmw_validate_full_topic_name+0x28>
 801cb98:	08026eda 	.word	0x08026eda

0801cb9c <rmw_validate_namespace_with_size>:
 801cb9c:	b342      	cbz	r2, 801cbf0 <rmw_validate_namespace_with_size+0x54>
 801cb9e:	b338      	cbz	r0, 801cbf0 <rmw_validate_namespace_with_size+0x54>
 801cba0:	2901      	cmp	r1, #1
 801cba2:	b570      	push	{r4, r5, r6, lr}
 801cba4:	460d      	mov	r5, r1
 801cba6:	b0c2      	sub	sp, #264	@ 0x108
 801cba8:	461e      	mov	r6, r3
 801cbaa:	4614      	mov	r4, r2
 801cbac:	d102      	bne.n	801cbb4 <rmw_validate_namespace_with_size+0x18>
 801cbae:	7803      	ldrb	r3, [r0, #0]
 801cbb0:	2b2f      	cmp	r3, #47	@ 0x2f
 801cbb2:	d012      	beq.n	801cbda <rmw_validate_namespace_with_size+0x3e>
 801cbb4:	aa01      	add	r2, sp, #4
 801cbb6:	4669      	mov	r1, sp
 801cbb8:	f7ff ff78 	bl	801caac <rmw_validate_full_topic_name>
 801cbbc:	b980      	cbnz	r0, 801cbe0 <rmw_validate_namespace_with_size+0x44>
 801cbbe:	9b00      	ldr	r3, [sp, #0]
 801cbc0:	b14b      	cbz	r3, 801cbd6 <rmw_validate_namespace_with_size+0x3a>
 801cbc2:	2b07      	cmp	r3, #7
 801cbc4:	d007      	beq.n	801cbd6 <rmw_validate_namespace_with_size+0x3a>
 801cbc6:	1e5a      	subs	r2, r3, #1
 801cbc8:	2a05      	cmp	r2, #5
 801cbca:	d81a      	bhi.n	801cc02 <rmw_validate_namespace_with_size+0x66>
 801cbcc:	e8df f002 	tbb	[pc, r2]
 801cbd0:	0a0a0a0a 	.word	0x0a0a0a0a
 801cbd4:	0a0a      	.short	0x0a0a
 801cbd6:	2df5      	cmp	r5, #245	@ 0xf5
 801cbd8:	d80c      	bhi.n	801cbf4 <rmw_validate_namespace_with_size+0x58>
 801cbda:	2300      	movs	r3, #0
 801cbdc:	6023      	str	r3, [r4, #0]
 801cbde:	2000      	movs	r0, #0
 801cbe0:	b042      	add	sp, #264	@ 0x108
 801cbe2:	bd70      	pop	{r4, r5, r6, pc}
 801cbe4:	6023      	str	r3, [r4, #0]
 801cbe6:	2e00      	cmp	r6, #0
 801cbe8:	d0f9      	beq.n	801cbde <rmw_validate_namespace_with_size+0x42>
 801cbea:	9b01      	ldr	r3, [sp, #4]
 801cbec:	6033      	str	r3, [r6, #0]
 801cbee:	e7f6      	b.n	801cbde <rmw_validate_namespace_with_size+0x42>
 801cbf0:	200b      	movs	r0, #11
 801cbf2:	4770      	bx	lr
 801cbf4:	2307      	movs	r3, #7
 801cbf6:	6023      	str	r3, [r4, #0]
 801cbf8:	2e00      	cmp	r6, #0
 801cbfa:	d0f0      	beq.n	801cbde <rmw_validate_namespace_with_size+0x42>
 801cbfc:	23f4      	movs	r3, #244	@ 0xf4
 801cbfe:	6033      	str	r3, [r6, #0]
 801cc00:	e7ed      	b.n	801cbde <rmw_validate_namespace_with_size+0x42>
 801cc02:	4a04      	ldr	r2, [pc, #16]	@ (801cc14 <rmw_validate_namespace_with_size+0x78>)
 801cc04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801cc08:	a802      	add	r0, sp, #8
 801cc0a:	f7ff fc97 	bl	801c53c <rcutils_snprintf>
 801cc0e:	2001      	movs	r0, #1
 801cc10:	e7e6      	b.n	801cbe0 <rmw_validate_namespace_with_size+0x44>
 801cc12:	bf00      	nop
 801cc14:	08025cc8 	.word	0x08025cc8

0801cc18 <rmw_validate_namespace>:
 801cc18:	b168      	cbz	r0, 801cc36 <rmw_validate_namespace+0x1e>
 801cc1a:	b570      	push	{r4, r5, r6, lr}
 801cc1c:	460d      	mov	r5, r1
 801cc1e:	4616      	mov	r6, r2
 801cc20:	4604      	mov	r4, r0
 801cc22:	f7e3 fb55 	bl	80002d0 <strlen>
 801cc26:	4633      	mov	r3, r6
 801cc28:	4601      	mov	r1, r0
 801cc2a:	462a      	mov	r2, r5
 801cc2c:	4620      	mov	r0, r4
 801cc2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801cc32:	f7ff bfb3 	b.w	801cb9c <rmw_validate_namespace_with_size>
 801cc36:	200b      	movs	r0, #11
 801cc38:	4770      	bx	lr
 801cc3a:	bf00      	nop

0801cc3c <rmw_namespace_validation_result_string>:
 801cc3c:	2807      	cmp	r0, #7
 801cc3e:	d803      	bhi.n	801cc48 <rmw_namespace_validation_result_string+0xc>
 801cc40:	4b02      	ldr	r3, [pc, #8]	@ (801cc4c <rmw_namespace_validation_result_string+0x10>)
 801cc42:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 801cc46:	4770      	bx	lr
 801cc48:	4801      	ldr	r0, [pc, #4]	@ (801cc50 <rmw_namespace_validation_result_string+0x14>)
 801cc4a:	4770      	bx	lr
 801cc4c:	080266f4 	.word	0x080266f4
 801cc50:	08025d18 	.word	0x08025d18

0801cc54 <rmw_validate_node_name>:
 801cc54:	b3b0      	cbz	r0, 801ccc4 <rmw_validate_node_name+0x70>
 801cc56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc58:	460e      	mov	r6, r1
 801cc5a:	b3a9      	cbz	r1, 801ccc8 <rmw_validate_node_name+0x74>
 801cc5c:	4604      	mov	r4, r0
 801cc5e:	4615      	mov	r5, r2
 801cc60:	f7e3 fb36 	bl	80002d0 <strlen>
 801cc64:	b1f0      	cbz	r0, 801cca4 <rmw_validate_node_name+0x50>
 801cc66:	1e63      	subs	r3, r4, #1
 801cc68:	181f      	adds	r7, r3, r0
 801cc6a:	4619      	mov	r1, r3
 801cc6c:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 801cc70:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 801cc74:	f02e 0c20 	bic.w	ip, lr, #32
 801cc78:	2a09      	cmp	r2, #9
 801cc7a:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801cc7e:	d905      	bls.n	801cc8c <rmw_validate_node_name+0x38>
 801cc80:	f1bc 0f19 	cmp.w	ip, #25
 801cc84:	d902      	bls.n	801cc8c <rmw_validate_node_name+0x38>
 801cc86:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 801cc8a:	d112      	bne.n	801ccb2 <rmw_validate_node_name+0x5e>
 801cc8c:	42bb      	cmp	r3, r7
 801cc8e:	d1ec      	bne.n	801cc6a <rmw_validate_node_name+0x16>
 801cc90:	7823      	ldrb	r3, [r4, #0]
 801cc92:	4a14      	ldr	r2, [pc, #80]	@ (801cce4 <rmw_validate_node_name+0x90>)
 801cc94:	5cd3      	ldrb	r3, [r2, r3]
 801cc96:	f013 0304 	ands.w	r3, r3, #4
 801cc9a:	d11e      	bne.n	801ccda <rmw_validate_node_name+0x86>
 801cc9c:	28ff      	cmp	r0, #255	@ 0xff
 801cc9e:	d815      	bhi.n	801cccc <rmw_validate_node_name+0x78>
 801cca0:	6033      	str	r3, [r6, #0]
 801cca2:	e00d      	b.n	801ccc0 <rmw_validate_node_name+0x6c>
 801cca4:	2301      	movs	r3, #1
 801cca6:	6033      	str	r3, [r6, #0]
 801cca8:	b155      	cbz	r5, 801ccc0 <rmw_validate_node_name+0x6c>
 801ccaa:	2300      	movs	r3, #0
 801ccac:	2000      	movs	r0, #0
 801ccae:	602b      	str	r3, [r5, #0]
 801ccb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ccb2:	2302      	movs	r3, #2
 801ccb4:	6033      	str	r3, [r6, #0]
 801ccb6:	b11d      	cbz	r5, 801ccc0 <rmw_validate_node_name+0x6c>
 801ccb8:	f1c4 0401 	rsb	r4, r4, #1
 801ccbc:	440c      	add	r4, r1
 801ccbe:	602c      	str	r4, [r5, #0]
 801ccc0:	2000      	movs	r0, #0
 801ccc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ccc4:	200b      	movs	r0, #11
 801ccc6:	4770      	bx	lr
 801ccc8:	200b      	movs	r0, #11
 801ccca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cccc:	2304      	movs	r3, #4
 801ccce:	6033      	str	r3, [r6, #0]
 801ccd0:	2d00      	cmp	r5, #0
 801ccd2:	d0f5      	beq.n	801ccc0 <rmw_validate_node_name+0x6c>
 801ccd4:	23fe      	movs	r3, #254	@ 0xfe
 801ccd6:	602b      	str	r3, [r5, #0]
 801ccd8:	e7f2      	b.n	801ccc0 <rmw_validate_node_name+0x6c>
 801ccda:	2303      	movs	r3, #3
 801ccdc:	6033      	str	r3, [r6, #0]
 801ccde:	2d00      	cmp	r5, #0
 801cce0:	d1e3      	bne.n	801ccaa <rmw_validate_node_name+0x56>
 801cce2:	e7ed      	b.n	801ccc0 <rmw_validate_node_name+0x6c>
 801cce4:	08026eda 	.word	0x08026eda

0801cce8 <rmw_node_name_validation_result_string>:
 801cce8:	2804      	cmp	r0, #4
 801ccea:	d803      	bhi.n	801ccf4 <rmw_node_name_validation_result_string+0xc>
 801ccec:	4b02      	ldr	r3, [pc, #8]	@ (801ccf8 <rmw_node_name_validation_result_string+0x10>)
 801ccee:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 801ccf2:	4770      	bx	lr
 801ccf4:	4801      	ldr	r0, [pc, #4]	@ (801ccfc <rmw_node_name_validation_result_string+0x14>)
 801ccf6:	4770      	bx	lr
 801ccf8:	08026714 	.word	0x08026714
 801ccfc:	08025ec0 	.word	0x08025ec0

0801cd00 <get_memory>:
 801cd00:	4603      	mov	r3, r0
 801cd02:	6840      	ldr	r0, [r0, #4]
 801cd04:	b158      	cbz	r0, 801cd1e <get_memory+0x1e>
 801cd06:	6842      	ldr	r2, [r0, #4]
 801cd08:	605a      	str	r2, [r3, #4]
 801cd0a:	b10a      	cbz	r2, 801cd10 <get_memory+0x10>
 801cd0c:	2100      	movs	r1, #0
 801cd0e:	6011      	str	r1, [r2, #0]
 801cd10:	681a      	ldr	r2, [r3, #0]
 801cd12:	6042      	str	r2, [r0, #4]
 801cd14:	b102      	cbz	r2, 801cd18 <get_memory+0x18>
 801cd16:	6010      	str	r0, [r2, #0]
 801cd18:	2200      	movs	r2, #0
 801cd1a:	6002      	str	r2, [r0, #0]
 801cd1c:	6018      	str	r0, [r3, #0]
 801cd1e:	4770      	bx	lr

0801cd20 <put_memory>:
 801cd20:	680b      	ldr	r3, [r1, #0]
 801cd22:	b10b      	cbz	r3, 801cd28 <put_memory+0x8>
 801cd24:	684a      	ldr	r2, [r1, #4]
 801cd26:	605a      	str	r2, [r3, #4]
 801cd28:	684a      	ldr	r2, [r1, #4]
 801cd2a:	b102      	cbz	r2, 801cd2e <put_memory+0xe>
 801cd2c:	6013      	str	r3, [r2, #0]
 801cd2e:	6803      	ldr	r3, [r0, #0]
 801cd30:	428b      	cmp	r3, r1
 801cd32:	6843      	ldr	r3, [r0, #4]
 801cd34:	bf08      	it	eq
 801cd36:	6002      	streq	r2, [r0, #0]
 801cd38:	604b      	str	r3, [r1, #4]
 801cd3a:	b103      	cbz	r3, 801cd3e <put_memory+0x1e>
 801cd3c:	6019      	str	r1, [r3, #0]
 801cd3e:	2300      	movs	r3, #0
 801cd40:	600b      	str	r3, [r1, #0]
 801cd42:	6041      	str	r1, [r0, #4]
 801cd44:	4770      	bx	lr
 801cd46:	bf00      	nop

0801cd48 <rmw_destroy_client>:
 801cd48:	b570      	push	{r4, r5, r6, lr}
 801cd4a:	b128      	cbz	r0, 801cd58 <rmw_destroy_client+0x10>
 801cd4c:	4604      	mov	r4, r0
 801cd4e:	6800      	ldr	r0, [r0, #0]
 801cd50:	460d      	mov	r5, r1
 801cd52:	f7f8 fba5 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801cd56:	b910      	cbnz	r0, 801cd5e <rmw_destroy_client+0x16>
 801cd58:	2401      	movs	r4, #1
 801cd5a:	4620      	mov	r0, r4
 801cd5c:	bd70      	pop	{r4, r5, r6, pc}
 801cd5e:	6863      	ldr	r3, [r4, #4]
 801cd60:	2b00      	cmp	r3, #0
 801cd62:	d0f9      	beq.n	801cd58 <rmw_destroy_client+0x10>
 801cd64:	2d00      	cmp	r5, #0
 801cd66:	d0f7      	beq.n	801cd58 <rmw_destroy_client+0x10>
 801cd68:	6828      	ldr	r0, [r5, #0]
 801cd6a:	f7f8 fb99 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801cd6e:	2800      	cmp	r0, #0
 801cd70:	d0f2      	beq.n	801cd58 <rmw_destroy_client+0x10>
 801cd72:	686e      	ldr	r6, [r5, #4]
 801cd74:	2e00      	cmp	r6, #0
 801cd76:	d0ef      	beq.n	801cd58 <rmw_destroy_client+0x10>
 801cd78:	6864      	ldr	r4, [r4, #4]
 801cd7a:	6932      	ldr	r2, [r6, #16]
 801cd7c:	6920      	ldr	r0, [r4, #16]
 801cd7e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801cd82:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801cd86:	6819      	ldr	r1, [r3, #0]
 801cd88:	f002 fd62 	bl	801f850 <uxr_buffer_cancel_data>
 801cd8c:	4602      	mov	r2, r0
 801cd8e:	6920      	ldr	r0, [r4, #16]
 801cd90:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801cd94:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801cd98:	f7f8 fb00 	bl	801539c <run_xrce_session>
 801cd9c:	6920      	ldr	r0, [r4, #16]
 801cd9e:	6932      	ldr	r2, [r6, #16]
 801cda0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801cda4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801cda8:	6819      	ldr	r1, [r3, #0]
 801cdaa:	f7f9 fcbf 	bl	801672c <uxr_buffer_delete_entity>
 801cdae:	4602      	mov	r2, r0
 801cdb0:	6920      	ldr	r0, [r4, #16]
 801cdb2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801cdb6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801cdba:	f7f8 faef 	bl	801539c <run_xrce_session>
 801cdbe:	4604      	mov	r4, r0
 801cdc0:	4628      	mov	r0, r5
 801cdc2:	f084 0401 	eor.w	r4, r4, #1
 801cdc6:	b2e4      	uxtb	r4, r4
 801cdc8:	0064      	lsls	r4, r4, #1
 801cdca:	f7f8 f9c5 	bl	8015158 <rmw_uxrce_fini_client_memory>
 801cdce:	e7c4      	b.n	801cd5a <rmw_destroy_client+0x12>

0801cdd0 <rmw_get_gid_for_client>:
 801cdd0:	b1b9      	cbz	r1, 801ce02 <rmw_get_gid_for_client+0x32>
 801cdd2:	b538      	push	{r3, r4, r5, lr}
 801cdd4:	4605      	mov	r5, r0
 801cdd6:	b180      	cbz	r0, 801cdfa <rmw_get_gid_for_client+0x2a>
 801cdd8:	6800      	ldr	r0, [r0, #0]
 801cdda:	460c      	mov	r4, r1
 801cddc:	b120      	cbz	r0, 801cde8 <rmw_get_gid_for_client+0x18>
 801cdde:	4b0a      	ldr	r3, [pc, #40]	@ (801ce08 <rmw_get_gid_for_client+0x38>)
 801cde0:	6819      	ldr	r1, [r3, #0]
 801cde2:	f7e3 fa15 	bl	8000210 <strcmp>
 801cde6:	b950      	cbnz	r0, 801cdfe <rmw_get_gid_for_client+0x2e>
 801cde8:	686b      	ldr	r3, [r5, #4]
 801cdea:	2000      	movs	r0, #0
 801cdec:	6060      	str	r0, [r4, #4]
 801cdee:	60a0      	str	r0, [r4, #8]
 801cdf0:	60e0      	str	r0, [r4, #12]
 801cdf2:	6120      	str	r0, [r4, #16]
 801cdf4:	691b      	ldr	r3, [r3, #16]
 801cdf6:	6063      	str	r3, [r4, #4]
 801cdf8:	bd38      	pop	{r3, r4, r5, pc}
 801cdfa:	200b      	movs	r0, #11
 801cdfc:	bd38      	pop	{r3, r4, r5, pc}
 801cdfe:	200c      	movs	r0, #12
 801ce00:	bd38      	pop	{r3, r4, r5, pc}
 801ce02:	200b      	movs	r0, #11
 801ce04:	4770      	bx	lr
 801ce06:	bf00      	nop
 801ce08:	08026728 	.word	0x08026728

0801ce0c <rmw_get_implementation_identifier>:
 801ce0c:	4b01      	ldr	r3, [pc, #4]	@ (801ce14 <rmw_get_implementation_identifier+0x8>)
 801ce0e:	6818      	ldr	r0, [r3, #0]
 801ce10:	4770      	bx	lr
 801ce12:	bf00      	nop
 801ce14:	08026728 	.word	0x08026728

0801ce18 <rmw_init_options_init>:
 801ce18:	b084      	sub	sp, #16
 801ce1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ce1c:	b083      	sub	sp, #12
 801ce1e:	ad09      	add	r5, sp, #36	@ 0x24
 801ce20:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 801ce24:	b130      	cbz	r0, 801ce34 <rmw_init_options_init+0x1c>
 801ce26:	4604      	mov	r4, r0
 801ce28:	4628      	mov	r0, r5
 801ce2a:	f7f7 fd67 	bl	80148fc <rcutils_allocator_is_valid>
 801ce2e:	b108      	cbz	r0, 801ce34 <rmw_init_options_init+0x1c>
 801ce30:	68a6      	ldr	r6, [r4, #8]
 801ce32:	b12e      	cbz	r6, 801ce40 <rmw_init_options_init+0x28>
 801ce34:	200b      	movs	r0, #11
 801ce36:	b003      	add	sp, #12
 801ce38:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801ce3c:	b004      	add	sp, #16
 801ce3e:	4770      	bx	lr
 801ce40:	2200      	movs	r2, #0
 801ce42:	2300      	movs	r3, #0
 801ce44:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 801ce48:	466f      	mov	r7, sp
 801ce4a:	e9c4 2300 	strd	r2, r3, [r4]
 801ce4e:	4b1f      	ldr	r3, [pc, #124]	@ (801cecc <rmw_init_options_init+0xb4>)
 801ce50:	681b      	ldr	r3, [r3, #0]
 801ce52:	60a3      	str	r3, [r4, #8]
 801ce54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801ce56:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ce5a:	682b      	ldr	r3, [r5, #0]
 801ce5c:	4638      	mov	r0, r7
 801ce5e:	f8cc 3000 	str.w	r3, [ip]
 801ce62:	63e6      	str	r6, [r4, #60]	@ 0x3c
 801ce64:	60e6      	str	r6, [r4, #12]
 801ce66:	f7ff fd71 	bl	801c94c <rmw_get_default_security_options>
 801ce6a:	f104 0310 	add.w	r3, r4, #16
 801ce6e:	2203      	movs	r2, #3
 801ce70:	e897 0003 	ldmia.w	r7, {r0, r1}
 801ce74:	e883 0003 	stmia.w	r3, {r0, r1}
 801ce78:	4815      	ldr	r0, [pc, #84]	@ (801ced0 <rmw_init_options_init+0xb8>)
 801ce7a:	4916      	ldr	r1, [pc, #88]	@ (801ced4 <rmw_init_options_init+0xbc>)
 801ce7c:	7626      	strb	r6, [r4, #24]
 801ce7e:	f7f8 f8ab 	bl	8014fd8 <rmw_uxrce_init_init_options_impl_memory>
 801ce82:	4813      	ldr	r0, [pc, #76]	@ (801ced0 <rmw_init_options_init+0xb8>)
 801ce84:	f7ff ff3c 	bl	801cd00 <get_memory>
 801ce88:	b1f0      	cbz	r0, 801cec8 <rmw_init_options_init+0xb0>
 801ce8a:	4a13      	ldr	r2, [pc, #76]	@ (801ced8 <rmw_init_options_init+0xc0>)
 801ce8c:	6883      	ldr	r3, [r0, #8]
 801ce8e:	6851      	ldr	r1, [r2, #4]
 801ce90:	6563      	str	r3, [r4, #84]	@ 0x54
 801ce92:	7810      	ldrb	r0, [r2, #0]
 801ce94:	6159      	str	r1, [r3, #20]
 801ce96:	68d1      	ldr	r1, [r2, #12]
 801ce98:	7418      	strb	r0, [r3, #16]
 801ce9a:	61d9      	str	r1, [r3, #28]
 801ce9c:	6911      	ldr	r1, [r2, #16]
 801ce9e:	6219      	str	r1, [r3, #32]
 801cea0:	6951      	ldr	r1, [r2, #20]
 801cea2:	6892      	ldr	r2, [r2, #8]
 801cea4:	6259      	str	r1, [r3, #36]	@ 0x24
 801cea6:	619a      	str	r2, [r3, #24]
 801cea8:	f7fb f848 	bl	8017f3c <uxr_nanos>
 801ceac:	f004 fa50 	bl	8021350 <srand>
 801ceb0:	f004 fa7c 	bl	80213ac <rand>
 801ceb4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 801ceb6:	6298      	str	r0, [r3, #40]	@ 0x28
 801ceb8:	2800      	cmp	r0, #0
 801ceba:	d0f9      	beq.n	801ceb0 <rmw_init_options_init+0x98>
 801cebc:	2000      	movs	r0, #0
 801cebe:	b003      	add	sp, #12
 801cec0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801cec4:	b004      	add	sp, #16
 801cec6:	4770      	bx	lr
 801cec8:	2001      	movs	r0, #1
 801ceca:	e7b4      	b.n	801ce36 <rmw_init_options_init+0x1e>
 801cecc:	08026728 	.word	0x08026728
 801ced0:	20023c70 	.word	0x20023c70
 801ced4:	20023bec 	.word	0x20023bec
 801ced8:	20023ac0 	.word	0x20023ac0

0801cedc <rmw_init_options_copy>:
 801cedc:	b570      	push	{r4, r5, r6, lr}
 801cede:	b088      	sub	sp, #32
 801cee0:	b161      	cbz	r1, 801cefc <rmw_init_options_copy+0x20>
 801cee2:	4604      	mov	r4, r0
 801cee4:	b150      	cbz	r0, 801cefc <rmw_init_options_copy+0x20>
 801cee6:	6880      	ldr	r0, [r0, #8]
 801cee8:	460d      	mov	r5, r1
 801ceea:	b128      	cbz	r0, 801cef8 <rmw_init_options_copy+0x1c>
 801ceec:	4b29      	ldr	r3, [pc, #164]	@ (801cf94 <rmw_init_options_copy+0xb8>)
 801ceee:	6819      	ldr	r1, [r3, #0]
 801cef0:	f7e3 f98e 	bl	8000210 <strcmp>
 801cef4:	2800      	cmp	r0, #0
 801cef6:	d140      	bne.n	801cf7a <rmw_init_options_copy+0x9e>
 801cef8:	68ab      	ldr	r3, [r5, #8]
 801cefa:	b11b      	cbz	r3, 801cf04 <rmw_init_options_copy+0x28>
 801cefc:	240b      	movs	r4, #11
 801cefe:	4620      	mov	r0, r4
 801cf00:	b008      	add	sp, #32
 801cf02:	bd70      	pop	{r4, r5, r6, pc}
 801cf04:	2258      	movs	r2, #88	@ 0x58
 801cf06:	4621      	mov	r1, r4
 801cf08:	4628      	mov	r0, r5
 801cf0a:	f005 fb32 	bl	8022572 <memcpy>
 801cf0e:	f104 0e40 	add.w	lr, r4, #64	@ 0x40
 801cf12:	f10d 0c0c 	add.w	ip, sp, #12
 801cf16:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801cf1a:	4666      	mov	r6, ip
 801cf1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801cf20:	f8de 3000 	ldr.w	r3, [lr]
 801cf24:	4630      	mov	r0, r6
 801cf26:	f8cc 3000 	str.w	r3, [ip]
 801cf2a:	f7f7 fce7 	bl	80148fc <rcutils_allocator_is_valid>
 801cf2e:	2800      	cmp	r0, #0
 801cf30:	d0e4      	beq.n	801cefc <rmw_init_options_copy+0x20>
 801cf32:	ab08      	add	r3, sp, #32
 801cf34:	e913 0003 	ldmdb	r3, {r0, r1}
 801cf38:	e88d 0003 	stmia.w	sp, {r0, r1}
 801cf3c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 801cf40:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 801cf42:	f7ff fb47 	bl	801c5d4 <rcutils_strdup>
 801cf46:	63e8      	str	r0, [r5, #60]	@ 0x3c
 801cf48:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801cf4a:	b103      	cbz	r3, 801cf4e <rmw_init_options_copy+0x72>
 801cf4c:	b1f8      	cbz	r0, 801cf8e <rmw_init_options_copy+0xb2>
 801cf4e:	4812      	ldr	r0, [pc, #72]	@ (801cf98 <rmw_init_options_copy+0xbc>)
 801cf50:	f7ff fed6 	bl	801cd00 <get_memory>
 801cf54:	b1a8      	cbz	r0, 801cf82 <rmw_init_options_copy+0xa6>
 801cf56:	6883      	ldr	r3, [r0, #8]
 801cf58:	656b      	str	r3, [r5, #84]	@ 0x54
 801cf5a:	f103 0510 	add.w	r5, r3, #16
 801cf5e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801cf60:	2400      	movs	r4, #0
 801cf62:	f102 0c10 	add.w	ip, r2, #16
 801cf66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801cf6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801cf6c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 801cf70:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801cf74:	4620      	mov	r0, r4
 801cf76:	b008      	add	sp, #32
 801cf78:	bd70      	pop	{r4, r5, r6, pc}
 801cf7a:	240c      	movs	r4, #12
 801cf7c:	4620      	mov	r0, r4
 801cf7e:	b008      	add	sp, #32
 801cf80:	bd70      	pop	{r4, r5, r6, pc}
 801cf82:	9b04      	ldr	r3, [sp, #16]
 801cf84:	2401      	movs	r4, #1
 801cf86:	9907      	ldr	r1, [sp, #28]
 801cf88:	6be8      	ldr	r0, [r5, #60]	@ 0x3c
 801cf8a:	4798      	blx	r3
 801cf8c:	e7b7      	b.n	801cefe <rmw_init_options_copy+0x22>
 801cf8e:	240a      	movs	r4, #10
 801cf90:	e7b5      	b.n	801cefe <rmw_init_options_copy+0x22>
 801cf92:	bf00      	nop
 801cf94:	08026728 	.word	0x08026728
 801cf98:	20023c70 	.word	0x20023c70

0801cf9c <rmw_init_options_fini>:
 801cf9c:	2800      	cmp	r0, #0
 801cf9e:	d031      	beq.n	801d004 <rmw_init_options_fini+0x68>
 801cfa0:	b510      	push	{r4, lr}
 801cfa2:	4604      	mov	r4, r0
 801cfa4:	b096      	sub	sp, #88	@ 0x58
 801cfa6:	3040      	adds	r0, #64	@ 0x40
 801cfa8:	f7f7 fca8 	bl	80148fc <rcutils_allocator_is_valid>
 801cfac:	b310      	cbz	r0, 801cff4 <rmw_init_options_fini+0x58>
 801cfae:	68a0      	ldr	r0, [r4, #8]
 801cfb0:	b120      	cbz	r0, 801cfbc <rmw_init_options_fini+0x20>
 801cfb2:	4b15      	ldr	r3, [pc, #84]	@ (801d008 <rmw_init_options_fini+0x6c>)
 801cfb4:	6819      	ldr	r1, [r3, #0]
 801cfb6:	f7e3 f92b 	bl	8000210 <strcmp>
 801cfba:	bb08      	cbnz	r0, 801d000 <rmw_init_options_fini+0x64>
 801cfbc:	4b13      	ldr	r3, [pc, #76]	@ (801d00c <rmw_init_options_fini+0x70>)
 801cfbe:	6819      	ldr	r1, [r3, #0]
 801cfc0:	b1d9      	cbz	r1, 801cffa <rmw_init_options_fini+0x5e>
 801cfc2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801cfc4:	e001      	b.n	801cfca <rmw_init_options_fini+0x2e>
 801cfc6:	6849      	ldr	r1, [r1, #4]
 801cfc8:	b1b9      	cbz	r1, 801cffa <rmw_init_options_fini+0x5e>
 801cfca:	688b      	ldr	r3, [r1, #8]
 801cfcc:	429a      	cmp	r2, r3
 801cfce:	d1fa      	bne.n	801cfc6 <rmw_init_options_fini+0x2a>
 801cfd0:	480e      	ldr	r0, [pc, #56]	@ (801d00c <rmw_init_options_fini+0x70>)
 801cfd2:	f7ff fea5 	bl	801cd20 <put_memory>
 801cfd6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 801cfd8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 801cfda:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 801cfdc:	4798      	blx	r3
 801cfde:	4668      	mov	r0, sp
 801cfe0:	f7ff fc8c 	bl	801c8fc <rmw_get_zero_initialized_init_options>
 801cfe4:	2258      	movs	r2, #88	@ 0x58
 801cfe6:	4669      	mov	r1, sp
 801cfe8:	4620      	mov	r0, r4
 801cfea:	f005 fac2 	bl	8022572 <memcpy>
 801cfee:	2000      	movs	r0, #0
 801cff0:	b016      	add	sp, #88	@ 0x58
 801cff2:	bd10      	pop	{r4, pc}
 801cff4:	200b      	movs	r0, #11
 801cff6:	b016      	add	sp, #88	@ 0x58
 801cff8:	bd10      	pop	{r4, pc}
 801cffa:	2001      	movs	r0, #1
 801cffc:	b016      	add	sp, #88	@ 0x58
 801cffe:	bd10      	pop	{r4, pc}
 801d000:	200c      	movs	r0, #12
 801d002:	e7f5      	b.n	801cff0 <rmw_init_options_fini+0x54>
 801d004:	200b      	movs	r0, #11
 801d006:	4770      	bx	lr
 801d008:	08026728 	.word	0x08026728
 801d00c:	20023c70 	.word	0x20023c70

0801d010 <rmw_init>:
 801d010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d014:	b083      	sub	sp, #12
 801d016:	2900      	cmp	r1, #0
 801d018:	f000 80d4 	beq.w	801d1c4 <rmw_init+0x1b4>
 801d01c:	4605      	mov	r5, r0
 801d01e:	2800      	cmp	r0, #0
 801d020:	f000 80d0 	beq.w	801d1c4 <rmw_init+0x1b4>
 801d024:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 801d026:	2b00      	cmp	r3, #0
 801d028:	f000 80cc 	beq.w	801d1c4 <rmw_init+0x1b4>
 801d02c:	4b76      	ldr	r3, [pc, #472]	@ (801d208 <rmw_init+0x1f8>)
 801d02e:	460e      	mov	r6, r1
 801d030:	6880      	ldr	r0, [r0, #8]
 801d032:	681f      	ldr	r7, [r3, #0]
 801d034:	b128      	cbz	r0, 801d042 <rmw_init+0x32>
 801d036:	4639      	mov	r1, r7
 801d038:	f7e3 f8ea 	bl	8000210 <strcmp>
 801d03c:	2800      	cmp	r0, #0
 801d03e:	f040 80d0 	bne.w	801d1e2 <rmw_init+0x1d2>
 801d042:	4c72      	ldr	r4, [pc, #456]	@ (801d20c <rmw_init+0x1fc>)
 801d044:	f04f 0800 	mov.w	r8, #0
 801d048:	4971      	ldr	r1, [pc, #452]	@ (801d210 <rmw_init+0x200>)
 801d04a:	4872      	ldr	r0, [pc, #456]	@ (801d214 <rmw_init+0x204>)
 801d04c:	e9d5 2300 	ldrd	r2, r3, [r5]
 801d050:	60b7      	str	r7, [r6, #8]
 801d052:	e9c6 2300 	strd	r2, r3, [r6]
 801d056:	68eb      	ldr	r3, [r5, #12]
 801d058:	2201      	movs	r2, #1
 801d05a:	66b3      	str	r3, [r6, #104]	@ 0x68
 801d05c:	f7f7 ff5c 	bl	8014f18 <rmw_uxrce_init_session_memory>
 801d060:	4620      	mov	r0, r4
 801d062:	2204      	movs	r2, #4
 801d064:	496c      	ldr	r1, [pc, #432]	@ (801d218 <rmw_init+0x208>)
 801d066:	f7f7 ff97 	bl	8014f98 <rmw_uxrce_init_static_input_buffer_memory>
 801d06a:	486a      	ldr	r0, [pc, #424]	@ (801d214 <rmw_init+0x204>)
 801d06c:	f884 800d 	strb.w	r8, [r4, #13]
 801d070:	f7ff fe46 	bl	801cd00 <get_memory>
 801d074:	2800      	cmp	r0, #0
 801d076:	f000 80b2 	beq.w	801d1de <rmw_init+0x1ce>
 801d07a:	6884      	ldr	r4, [r0, #8]
 801d07c:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 801d07e:	f104 0910 	add.w	r9, r4, #16
 801d082:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 801d084:	f890 c010 	ldrb.w	ip, [r0, #16]
 801d088:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 801d08c:	9101      	str	r1, [sp, #4]
 801d08e:	4661      	mov	r1, ip
 801d090:	6a00      	ldr	r0, [r0, #32]
 801d092:	9000      	str	r0, [sp, #0]
 801d094:	4648      	mov	r0, r9
 801d096:	f001 fe31 	bl	801ecfc <uxr_set_custom_transport_callbacks>
 801d09a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801d09e:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 801d0a2:	495e      	ldr	r1, [pc, #376]	@ (801d21c <rmw_init+0x20c>)
 801d0a4:	485e      	ldr	r0, [pc, #376]	@ (801d220 <rmw_init+0x210>)
 801d0a6:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 801d0aa:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 801d0ae:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 801d0b2:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 801d0b6:	2201      	movs	r2, #1
 801d0b8:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 801d0bc:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 801d0c0:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 801d0c4:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 801d0c8:	66f4      	str	r4, [r6, #108]	@ 0x6c
 801d0ca:	f7f7 ff05 	bl	8014ed8 <rmw_uxrce_init_node_memory>
 801d0ce:	2205      	movs	r2, #5
 801d0d0:	4954      	ldr	r1, [pc, #336]	@ (801d224 <rmw_init+0x214>)
 801d0d2:	4855      	ldr	r0, [pc, #340]	@ (801d228 <rmw_init+0x218>)
 801d0d4:	f7f7 fee0 	bl	8014e98 <rmw_uxrce_init_subscription_memory>
 801d0d8:	220a      	movs	r2, #10
 801d0da:	4954      	ldr	r1, [pc, #336]	@ (801d22c <rmw_init+0x21c>)
 801d0dc:	4854      	ldr	r0, [pc, #336]	@ (801d230 <rmw_init+0x220>)
 801d0de:	f7f7 febb 	bl	8014e58 <rmw_uxrce_init_publisher_memory>
 801d0e2:	2201      	movs	r2, #1
 801d0e4:	4953      	ldr	r1, [pc, #332]	@ (801d234 <rmw_init+0x224>)
 801d0e6:	4854      	ldr	r0, [pc, #336]	@ (801d238 <rmw_init+0x228>)
 801d0e8:	f7f7 fe76 	bl	8014dd8 <rmw_uxrce_init_service_memory>
 801d0ec:	2201      	movs	r2, #1
 801d0ee:	4953      	ldr	r1, [pc, #332]	@ (801d23c <rmw_init+0x22c>)
 801d0f0:	4853      	ldr	r0, [pc, #332]	@ (801d240 <rmw_init+0x230>)
 801d0f2:	f7f7 fe91 	bl	8014e18 <rmw_uxrce_init_client_memory>
 801d0f6:	220f      	movs	r2, #15
 801d0f8:	4952      	ldr	r1, [pc, #328]	@ (801d244 <rmw_init+0x234>)
 801d0fa:	4853      	ldr	r0, [pc, #332]	@ (801d248 <rmw_init+0x238>)
 801d0fc:	f7f7 ff2c 	bl	8014f58 <rmw_uxrce_init_topic_memory>
 801d100:	2203      	movs	r2, #3
 801d102:	4952      	ldr	r1, [pc, #328]	@ (801d24c <rmw_init+0x23c>)
 801d104:	4852      	ldr	r0, [pc, #328]	@ (801d250 <rmw_init+0x240>)
 801d106:	f7f7 ff67 	bl	8014fd8 <rmw_uxrce_init_init_options_impl_memory>
 801d10a:	2204      	movs	r2, #4
 801d10c:	4951      	ldr	r1, [pc, #324]	@ (801d254 <rmw_init+0x244>)
 801d10e:	4852      	ldr	r0, [pc, #328]	@ (801d258 <rmw_init+0x248>)
 801d110:	f7f7 ff82 	bl	8015018 <rmw_uxrce_init_wait_set_memory>
 801d114:	2204      	movs	r2, #4
 801d116:	4951      	ldr	r1, [pc, #324]	@ (801d25c <rmw_init+0x24c>)
 801d118:	4851      	ldr	r0, [pc, #324]	@ (801d260 <rmw_init+0x250>)
 801d11a:	f7f7 ff9d 	bl	8015058 <rmw_uxrce_init_guard_condition_memory>
 801d11e:	4642      	mov	r2, r8
 801d120:	6d69      	ldr	r1, [r5, #84]	@ 0x54
 801d122:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 801d124:	f000 fd92 	bl	801dc4c <rmw_uxrce_transport_init>
 801d128:	4607      	mov	r7, r0
 801d12a:	2800      	cmp	r0, #0
 801d12c:	d15e      	bne.n	801d1ec <rmw_init+0x1dc>
 801d12e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 801d130:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 801d134:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 801d138:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801d13a:	4628      	mov	r0, r5
 801d13c:	f7f9 fd8c 	bl	8016c58 <uxr_init_session>
 801d140:	4628      	mov	r0, r5
 801d142:	4622      	mov	r2, r4
 801d144:	4947      	ldr	r1, [pc, #284]	@ (801d264 <rmw_init+0x254>)
 801d146:	f7f9 fdab 	bl	8016ca0 <uxr_set_topic_callback>
 801d14a:	4628      	mov	r0, r5
 801d14c:	463a      	mov	r2, r7
 801d14e:	4946      	ldr	r1, [pc, #280]	@ (801d268 <rmw_init+0x258>)
 801d150:	f7f9 fda2 	bl	8016c98 <uxr_set_status_callback>
 801d154:	4628      	mov	r0, r5
 801d156:	463a      	mov	r2, r7
 801d158:	4944      	ldr	r1, [pc, #272]	@ (801d26c <rmw_init+0x25c>)
 801d15a:	f7f9 fda5 	bl	8016ca8 <uxr_set_request_callback>
 801d15e:	4628      	mov	r0, r5
 801d160:	463a      	mov	r2, r7
 801d162:	4943      	ldr	r1, [pc, #268]	@ (801d270 <rmw_init+0x260>)
 801d164:	f7f9 fda4 	bl	8016cb0 <uxr_set_reply_callback>
 801d168:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801d16c:	2304      	movs	r3, #4
 801d16e:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 801d172:	0092      	lsls	r2, r2, #2
 801d174:	4628      	mov	r0, r5
 801d176:	f7f9 fdcb 	bl	8016d10 <uxr_create_input_reliable_stream>
 801d17a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801d17e:	2304      	movs	r3, #4
 801d180:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 801d184:	0092      	lsls	r2, r2, #2
 801d186:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 801d18a:	4628      	mov	r0, r5
 801d18c:	f7f9 fda6 	bl	8016cdc <uxr_create_output_reliable_stream>
 801d190:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 801d194:	4628      	mov	r0, r5
 801d196:	f7f9 fdb5 	bl	8016d04 <uxr_create_input_best_effort_stream>
 801d19a:	f241 3194 	movw	r1, #5012	@ 0x1394
 801d19e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801d1a2:	4421      	add	r1, r4
 801d1a4:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 801d1a8:	4628      	mov	r0, r5
 801d1aa:	f7f9 fd85 	bl	8016cb8 <uxr_create_output_best_effort_stream>
 801d1ae:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 801d1b2:	4628      	mov	r0, r5
 801d1b4:	f7fa faf6 	bl	80177a4 <uxr_create_session>
 801d1b8:	4605      	mov	r5, r0
 801d1ba:	b140      	cbz	r0, 801d1ce <rmw_init+0x1be>
 801d1bc:	4638      	mov	r0, r7
 801d1be:	b003      	add	sp, #12
 801d1c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d1c4:	270b      	movs	r7, #11
 801d1c6:	4638      	mov	r0, r7
 801d1c8:	b003      	add	sp, #12
 801d1ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d1ce:	4648      	mov	r0, r9
 801d1d0:	f001 fdd2 	bl	801ed78 <uxr_close_custom_transport>
 801d1d4:	4621      	mov	r1, r4
 801d1d6:	480f      	ldr	r0, [pc, #60]	@ (801d214 <rmw_init+0x204>)
 801d1d8:	f7ff fda2 	bl	801cd20 <put_memory>
 801d1dc:	66f5      	str	r5, [r6, #108]	@ 0x6c
 801d1de:	2701      	movs	r7, #1
 801d1e0:	e7ec      	b.n	801d1bc <rmw_init+0x1ac>
 801d1e2:	270c      	movs	r7, #12
 801d1e4:	4638      	mov	r0, r7
 801d1e6:	b003      	add	sp, #12
 801d1e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d1ec:	4648      	mov	r0, r9
 801d1ee:	f001 fdc3 	bl	801ed78 <uxr_close_custom_transport>
 801d1f2:	4621      	mov	r1, r4
 801d1f4:	4807      	ldr	r0, [pc, #28]	@ (801d214 <rmw_init+0x204>)
 801d1f6:	f7ff fd93 	bl	801cd20 <put_memory>
 801d1fa:	4638      	mov	r0, r7
 801d1fc:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 801d200:	b003      	add	sp, #12
 801d202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d206:	bf00      	nop
 801d208:	08026728 	.word	0x08026728
 801d20c:	20025d80 	.word	0x20025d80
 801d210:	20026e78 	.word	0x20026e78
 801d214:	20028420 	.word	0x20028420
 801d218:	20023c80 	.word	0x20023c80
 801d21c:	20026dc0 	.word	0x20026dc0
 801d220:	20026e64 	.word	0x20026e64
 801d224:	200260f8 	.word	0x200260f8
 801d228:	20026530 	.word	0x20026530
 801d22c:	20026540 	.word	0x20026540
 801d230:	20026db0 	.word	0x20026db0
 801d234:	20026020 	.word	0x20026020
 801d238:	200260e8 	.word	0x200260e8
 801d23c:	20025f48 	.word	0x20025f48
 801d240:	20026010 	.word	0x20026010
 801d244:	20025d90 	.word	0x20025d90
 801d248:	20025f34 	.word	0x20025f34
 801d24c:	20023bec 	.word	0x20023bec
 801d250:	20023c70 	.word	0x20023c70
 801d254:	20023b6c 	.word	0x20023b6c
 801d258:	20023bdc 	.word	0x20023bdc
 801d25c:	20023adc 	.word	0x20023adc
 801d260:	20023b5c 	.word	0x20023b5c
 801d264:	08020d89 	.word	0x08020d89
 801d268:	08020d81 	.word	0x08020d81
 801d26c:	08020e21 	.word	0x08020e21
 801d270:	08020ebd 	.word	0x08020ebd

0801d274 <rmw_context_fini>:
 801d274:	4b17      	ldr	r3, [pc, #92]	@ (801d2d4 <rmw_context_fini+0x60>)
 801d276:	6ec1      	ldr	r1, [r0, #108]	@ 0x6c
 801d278:	b570      	push	{r4, r5, r6, lr}
 801d27a:	681c      	ldr	r4, [r3, #0]
 801d27c:	4605      	mov	r5, r0
 801d27e:	b334      	cbz	r4, 801d2ce <rmw_context_fini+0x5a>
 801d280:	2600      	movs	r6, #0
 801d282:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 801d286:	6902      	ldr	r2, [r0, #16]
 801d288:	428a      	cmp	r2, r1
 801d28a:	d018      	beq.n	801d2be <rmw_context_fini+0x4a>
 801d28c:	2c00      	cmp	r4, #0
 801d28e:	d1f8      	bne.n	801d282 <rmw_context_fini+0xe>
 801d290:	b189      	cbz	r1, 801d2b6 <rmw_context_fini+0x42>
 801d292:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 801d296:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 801d29a:	789b      	ldrb	r3, [r3, #2]
 801d29c:	2b01      	cmp	r3, #1
 801d29e:	bf14      	ite	ne
 801d2a0:	210a      	movne	r1, #10
 801d2a2:	2100      	moveq	r1, #0
 801d2a4:	f7fa fa56 	bl	8017754 <uxr_delete_session_retries>
 801d2a8:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 801d2aa:	f7f7 fef5 	bl	8015098 <rmw_uxrce_fini_session_memory>
 801d2ae:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 801d2b0:	3010      	adds	r0, #16
 801d2b2:	f001 fd61 	bl	801ed78 <uxr_close_custom_transport>
 801d2b6:	2300      	movs	r3, #0
 801d2b8:	4630      	mov	r0, r6
 801d2ba:	66eb      	str	r3, [r5, #108]	@ 0x6c
 801d2bc:	bd70      	pop	{r4, r5, r6, pc}
 801d2be:	3018      	adds	r0, #24
 801d2c0:	f000 f90a 	bl	801d4d8 <rmw_destroy_node>
 801d2c4:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
 801d2c6:	4606      	mov	r6, r0
 801d2c8:	2c00      	cmp	r4, #0
 801d2ca:	d1da      	bne.n	801d282 <rmw_context_fini+0xe>
 801d2cc:	e7e0      	b.n	801d290 <rmw_context_fini+0x1c>
 801d2ce:	4626      	mov	r6, r4
 801d2d0:	e7de      	b.n	801d290 <rmw_context_fini+0x1c>
 801d2d2:	bf00      	nop
 801d2d4:	20026e64 	.word	0x20026e64

0801d2d8 <create_topic>:
 801d2d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d2dc:	4604      	mov	r4, r0
 801d2de:	b084      	sub	sp, #16
 801d2e0:	4824      	ldr	r0, [pc, #144]	@ (801d374 <create_topic+0x9c>)
 801d2e2:	460f      	mov	r7, r1
 801d2e4:	4616      	mov	r6, r2
 801d2e6:	f7ff fd0b 	bl	801cd00 <get_memory>
 801d2ea:	2800      	cmp	r0, #0
 801d2ec:	d03c      	beq.n	801d368 <create_topic+0x90>
 801d2ee:	6923      	ldr	r3, [r4, #16]
 801d2f0:	2102      	movs	r1, #2
 801d2f2:	6885      	ldr	r5, [r0, #8]
 801d2f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801d2f8:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 801d2fc:	1c42      	adds	r2, r0, #1
 801d2fe:	e9c5 6405 	strd	r6, r4, [r5, #20]
 801d302:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 801d306:	f7f9 fbe9 	bl	8016adc <uxr_object_id>
 801d30a:	4603      	mov	r3, r0
 801d30c:	4638      	mov	r0, r7
 801d30e:	4f1a      	ldr	r7, [pc, #104]	@ (801d378 <create_topic+0xa0>)
 801d310:	223c      	movs	r2, #60	@ 0x3c
 801d312:	612b      	str	r3, [r5, #16]
 801d314:	4639      	mov	r1, r7
 801d316:	f7f8 f8ab 	bl	8015470 <generate_topic_name>
 801d31a:	b310      	cbz	r0, 801d362 <create_topic+0x8a>
 801d31c:	f8df 805c 	ldr.w	r8, [pc, #92]	@ 801d37c <create_topic+0xa4>
 801d320:	4630      	mov	r0, r6
 801d322:	2264      	movs	r2, #100	@ 0x64
 801d324:	4641      	mov	r1, r8
 801d326:	f7f8 f873 	bl	8015410 <generate_type_name>
 801d32a:	b1d0      	cbz	r0, 801d362 <create_topic+0x8a>
 801d32c:	6920      	ldr	r0, [r4, #16]
 801d32e:	2106      	movs	r1, #6
 801d330:	6963      	ldr	r3, [r4, #20]
 801d332:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801d336:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d33a:	9700      	str	r7, [sp, #0]
 801d33c:	e9cd 8101 	strd	r8, r1, [sp, #4]
 801d340:	6811      	ldr	r1, [r2, #0]
 801d342:	692a      	ldr	r2, [r5, #16]
 801d344:	f7f9 fa6e 	bl	8016824 <uxr_buffer_create_topic_bin>
 801d348:	4602      	mov	r2, r0
 801d34a:	6920      	ldr	r0, [r4, #16]
 801d34c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801d350:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801d354:	f7f8 f822 	bl	801539c <run_xrce_session>
 801d358:	b118      	cbz	r0, 801d362 <create_topic+0x8a>
 801d35a:	4628      	mov	r0, r5
 801d35c:	b004      	add	sp, #16
 801d35e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d362:	4628      	mov	r0, r5
 801d364:	f7f7 ff0e 	bl	8015184 <rmw_uxrce_fini_topic_memory>
 801d368:	2500      	movs	r5, #0
 801d36a:	4628      	mov	r0, r5
 801d36c:	b004      	add	sp, #16
 801d36e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d372:	bf00      	nop
 801d374:	20025f34 	.word	0x20025f34
 801d378:	20028710 	.word	0x20028710
 801d37c:	200286ac 	.word	0x200286ac

0801d380 <destroy_topic>:
 801d380:	b538      	push	{r3, r4, r5, lr}
 801d382:	6984      	ldr	r4, [r0, #24]
 801d384:	b1dc      	cbz	r4, 801d3be <destroy_topic+0x3e>
 801d386:	4605      	mov	r5, r0
 801d388:	6920      	ldr	r0, [r4, #16]
 801d38a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801d38e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d392:	692a      	ldr	r2, [r5, #16]
 801d394:	6819      	ldr	r1, [r3, #0]
 801d396:	f7f9 f9c9 	bl	801672c <uxr_buffer_delete_entity>
 801d39a:	4602      	mov	r2, r0
 801d39c:	6920      	ldr	r0, [r4, #16]
 801d39e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801d3a2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801d3a6:	f7f7 fff9 	bl	801539c <run_xrce_session>
 801d3aa:	4604      	mov	r4, r0
 801d3ac:	4628      	mov	r0, r5
 801d3ae:	f084 0401 	eor.w	r4, r4, #1
 801d3b2:	f7f7 fee7 	bl	8015184 <rmw_uxrce_fini_topic_memory>
 801d3b6:	b2e4      	uxtb	r4, r4
 801d3b8:	0064      	lsls	r4, r4, #1
 801d3ba:	4620      	mov	r0, r4
 801d3bc:	bd38      	pop	{r3, r4, r5, pc}
 801d3be:	2401      	movs	r4, #1
 801d3c0:	4620      	mov	r0, r4
 801d3c2:	bd38      	pop	{r3, r4, r5, pc}

0801d3c4 <create_node>:
 801d3c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d3c8:	b083      	sub	sp, #12
 801d3ca:	2b00      	cmp	r3, #0
 801d3cc:	d063      	beq.n	801d496 <create_node+0xd2>
 801d3ce:	4606      	mov	r6, r0
 801d3d0:	4836      	ldr	r0, [pc, #216]	@ (801d4ac <create_node+0xe8>)
 801d3d2:	460f      	mov	r7, r1
 801d3d4:	4690      	mov	r8, r2
 801d3d6:	461d      	mov	r5, r3
 801d3d8:	f7ff fc92 	bl	801cd00 <get_memory>
 801d3dc:	2800      	cmp	r0, #0
 801d3de:	d05a      	beq.n	801d496 <create_node+0xd2>
 801d3e0:	6884      	ldr	r4, [r0, #8]
 801d3e2:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 801d3e4:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 801d3e8:	f104 0518 	add.w	r5, r4, #24
 801d3ec:	6123      	str	r3, [r4, #16]
 801d3ee:	f7ff fd0d 	bl	801ce0c <rmw_get_implementation_identifier>
 801d3f2:	f8c4 9020 	str.w	r9, [r4, #32]
 801d3f6:	e9c4 0406 	strd	r0, r4, [r4, #24]
 801d3fa:	4630      	mov	r0, r6
 801d3fc:	f7e2 ff68 	bl	80002d0 <strlen>
 801d400:	1c42      	adds	r2, r0, #1
 801d402:	2a3c      	cmp	r2, #60	@ 0x3c
 801d404:	d844      	bhi.n	801d490 <create_node+0xcc>
 801d406:	4648      	mov	r0, r9
 801d408:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 801d40c:	4631      	mov	r1, r6
 801d40e:	f005 f8b0 	bl	8022572 <memcpy>
 801d412:	4638      	mov	r0, r7
 801d414:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 801d418:	f7e2 ff5a 	bl	80002d0 <strlen>
 801d41c:	1c42      	adds	r2, r0, #1
 801d41e:	2a3c      	cmp	r2, #60	@ 0x3c
 801d420:	d836      	bhi.n	801d490 <create_node+0xcc>
 801d422:	4639      	mov	r1, r7
 801d424:	4648      	mov	r0, r9
 801d426:	f005 f8a4 	bl	8022572 <memcpy>
 801d42a:	6923      	ldr	r3, [r4, #16]
 801d42c:	2101      	movs	r1, #1
 801d42e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801d432:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 801d436:	1842      	adds	r2, r0, r1
 801d438:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 801d43c:	f7f9 fb4e 	bl	8016adc <uxr_object_id>
 801d440:	6160      	str	r0, [r4, #20]
 801d442:	783b      	ldrb	r3, [r7, #0]
 801d444:	2b2f      	cmp	r3, #47	@ 0x2f
 801d446:	d128      	bne.n	801d49a <create_node+0xd6>
 801d448:	787b      	ldrb	r3, [r7, #1]
 801d44a:	bb33      	cbnz	r3, 801d49a <create_node+0xd6>
 801d44c:	4633      	mov	r3, r6
 801d44e:	4a18      	ldr	r2, [pc, #96]	@ (801d4b0 <create_node+0xec>)
 801d450:	213c      	movs	r1, #60	@ 0x3c
 801d452:	4818      	ldr	r0, [pc, #96]	@ (801d4b4 <create_node+0xf0>)
 801d454:	f004 fe1a 	bl	802208c <sniprintf>
 801d458:	6920      	ldr	r0, [r4, #16]
 801d45a:	2106      	movs	r1, #6
 801d45c:	fa1f f388 	uxth.w	r3, r8
 801d460:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801d464:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d468:	9101      	str	r1, [sp, #4]
 801d46a:	4912      	ldr	r1, [pc, #72]	@ (801d4b4 <create_node+0xf0>)
 801d46c:	9100      	str	r1, [sp, #0]
 801d46e:	6811      	ldr	r1, [r2, #0]
 801d470:	6962      	ldr	r2, [r4, #20]
 801d472:	f7f9 f9a5 	bl	80167c0 <uxr_buffer_create_participant_bin>
 801d476:	4602      	mov	r2, r0
 801d478:	6920      	ldr	r0, [r4, #16]
 801d47a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801d47e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801d482:	f7f7 ff8b 	bl	801539c <run_xrce_session>
 801d486:	b118      	cbz	r0, 801d490 <create_node+0xcc>
 801d488:	4628      	mov	r0, r5
 801d48a:	b003      	add	sp, #12
 801d48c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d490:	4628      	mov	r0, r5
 801d492:	f7f7 fe07 	bl	80150a4 <rmw_uxrce_fini_node_memory>
 801d496:	2500      	movs	r5, #0
 801d498:	e7f6      	b.n	801d488 <create_node+0xc4>
 801d49a:	463b      	mov	r3, r7
 801d49c:	4a06      	ldr	r2, [pc, #24]	@ (801d4b8 <create_node+0xf4>)
 801d49e:	213c      	movs	r1, #60	@ 0x3c
 801d4a0:	9600      	str	r6, [sp, #0]
 801d4a2:	4804      	ldr	r0, [pc, #16]	@ (801d4b4 <create_node+0xf0>)
 801d4a4:	f004 fdf2 	bl	802208c <sniprintf>
 801d4a8:	e7d6      	b.n	801d458 <create_node+0x94>
 801d4aa:	bf00      	nop
 801d4ac:	20026e64 	.word	0x20026e64
 801d4b0:	0802596c 	.word	0x0802596c
 801d4b4:	2002874c 	.word	0x2002874c
 801d4b8:	08025c6c 	.word	0x08025c6c

0801d4bc <rmw_create_node>:
 801d4bc:	4603      	mov	r3, r0
 801d4be:	4608      	mov	r0, r1
 801d4c0:	4611      	mov	r1, r2
 801d4c2:	b138      	cbz	r0, 801d4d4 <rmw_create_node+0x18>
 801d4c4:	7802      	ldrb	r2, [r0, #0]
 801d4c6:	b12a      	cbz	r2, 801d4d4 <rmw_create_node+0x18>
 801d4c8:	b121      	cbz	r1, 801d4d4 <rmw_create_node+0x18>
 801d4ca:	780a      	ldrb	r2, [r1, #0]
 801d4cc:	b112      	cbz	r2, 801d4d4 <rmw_create_node+0x18>
 801d4ce:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 801d4d0:	f7ff bf78 	b.w	801d3c4 <create_node>
 801d4d4:	2000      	movs	r0, #0
 801d4d6:	4770      	bx	lr

0801d4d8 <rmw_destroy_node>:
 801d4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d4da:	b328      	cbz	r0, 801d528 <rmw_destroy_node+0x50>
 801d4dc:	4607      	mov	r7, r0
 801d4de:	6800      	ldr	r0, [r0, #0]
 801d4e0:	b120      	cbz	r0, 801d4ec <rmw_destroy_node+0x14>
 801d4e2:	4b37      	ldr	r3, [pc, #220]	@ (801d5c0 <rmw_destroy_node+0xe8>)
 801d4e4:	6819      	ldr	r1, [r3, #0]
 801d4e6:	f7e2 fe93 	bl	8000210 <strcmp>
 801d4ea:	b9e8      	cbnz	r0, 801d528 <rmw_destroy_node+0x50>
 801d4ec:	687d      	ldr	r5, [r7, #4]
 801d4ee:	b1dd      	cbz	r5, 801d528 <rmw_destroy_node+0x50>
 801d4f0:	4b34      	ldr	r3, [pc, #208]	@ (801d5c4 <rmw_destroy_node+0xec>)
 801d4f2:	681c      	ldr	r4, [r3, #0]
 801d4f4:	2c00      	cmp	r4, #0
 801d4f6:	d060      	beq.n	801d5ba <rmw_destroy_node+0xe2>
 801d4f8:	2600      	movs	r6, #0
 801d4fa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801d4fe:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 801d502:	429d      	cmp	r5, r3
 801d504:	d013      	beq.n	801d52e <rmw_destroy_node+0x56>
 801d506:	2c00      	cmp	r4, #0
 801d508:	d1f7      	bne.n	801d4fa <rmw_destroy_node+0x22>
 801d50a:	4b2f      	ldr	r3, [pc, #188]	@ (801d5c8 <rmw_destroy_node+0xf0>)
 801d50c:	681c      	ldr	r4, [r3, #0]
 801d50e:	b1c4      	cbz	r4, 801d542 <rmw_destroy_node+0x6a>
 801d510:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801d514:	6a0b      	ldr	r3, [r1, #32]
 801d516:	429d      	cmp	r5, r3
 801d518:	d1f9      	bne.n	801d50e <rmw_destroy_node+0x36>
 801d51a:	317c      	adds	r1, #124	@ 0x7c
 801d51c:	4638      	mov	r0, r7
 801d51e:	f000 fae5 	bl	801daec <rmw_destroy_subscription>
 801d522:	2801      	cmp	r0, #1
 801d524:	4606      	mov	r6, r0
 801d526:	d1f2      	bne.n	801d50e <rmw_destroy_node+0x36>
 801d528:	2601      	movs	r6, #1
 801d52a:	4630      	mov	r0, r6
 801d52c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d52e:	3184      	adds	r1, #132	@ 0x84
 801d530:	4638      	mov	r0, r7
 801d532:	f7f7 fbe5 	bl	8014d00 <rmw_destroy_publisher>
 801d536:	2801      	cmp	r0, #1
 801d538:	4606      	mov	r6, r0
 801d53a:	d0f5      	beq.n	801d528 <rmw_destroy_node+0x50>
 801d53c:	2c00      	cmp	r4, #0
 801d53e:	d1dc      	bne.n	801d4fa <rmw_destroy_node+0x22>
 801d540:	e7e3      	b.n	801d50a <rmw_destroy_node+0x32>
 801d542:	4b22      	ldr	r3, [pc, #136]	@ (801d5cc <rmw_destroy_node+0xf4>)
 801d544:	681c      	ldr	r4, [r3, #0]
 801d546:	b16c      	cbz	r4, 801d564 <rmw_destroy_node+0x8c>
 801d548:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801d54c:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 801d54e:	429d      	cmp	r5, r3
 801d550:	d1f9      	bne.n	801d546 <rmw_destroy_node+0x6e>
 801d552:	317c      	adds	r1, #124	@ 0x7c
 801d554:	4638      	mov	r0, r7
 801d556:	f000 f98b 	bl	801d870 <rmw_destroy_service>
 801d55a:	2801      	cmp	r0, #1
 801d55c:	4606      	mov	r6, r0
 801d55e:	d0e3      	beq.n	801d528 <rmw_destroy_node+0x50>
 801d560:	2c00      	cmp	r4, #0
 801d562:	d1f1      	bne.n	801d548 <rmw_destroy_node+0x70>
 801d564:	4b1a      	ldr	r3, [pc, #104]	@ (801d5d0 <rmw_destroy_node+0xf8>)
 801d566:	681c      	ldr	r4, [r3, #0]
 801d568:	b16c      	cbz	r4, 801d586 <rmw_destroy_node+0xae>
 801d56a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801d56e:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 801d570:	429d      	cmp	r5, r3
 801d572:	d1f9      	bne.n	801d568 <rmw_destroy_node+0x90>
 801d574:	317c      	adds	r1, #124	@ 0x7c
 801d576:	4638      	mov	r0, r7
 801d578:	f7ff fbe6 	bl	801cd48 <rmw_destroy_client>
 801d57c:	2801      	cmp	r0, #1
 801d57e:	4606      	mov	r6, r0
 801d580:	d0d2      	beq.n	801d528 <rmw_destroy_node+0x50>
 801d582:	2c00      	cmp	r4, #0
 801d584:	d1f1      	bne.n	801d56a <rmw_destroy_node+0x92>
 801d586:	6928      	ldr	r0, [r5, #16]
 801d588:	696a      	ldr	r2, [r5, #20]
 801d58a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801d58e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d592:	6819      	ldr	r1, [r3, #0]
 801d594:	f7f9 f8ca 	bl	801672c <uxr_buffer_delete_entity>
 801d598:	4602      	mov	r2, r0
 801d59a:	6928      	ldr	r0, [r5, #16]
 801d59c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801d5a0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801d5a4:	f7f7 fefa 	bl	801539c <run_xrce_session>
 801d5a8:	4603      	mov	r3, r0
 801d5aa:	4638      	mov	r0, r7
 801d5ac:	2b00      	cmp	r3, #0
 801d5ae:	bf08      	it	eq
 801d5b0:	2602      	moveq	r6, #2
 801d5b2:	f7f7 fd77 	bl	80150a4 <rmw_uxrce_fini_node_memory>
 801d5b6:	4630      	mov	r0, r6
 801d5b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d5ba:	4626      	mov	r6, r4
 801d5bc:	e7a5      	b.n	801d50a <rmw_destroy_node+0x32>
 801d5be:	bf00      	nop
 801d5c0:	08026728 	.word	0x08026728
 801d5c4:	20026db0 	.word	0x20026db0
 801d5c8:	20026530 	.word	0x20026530
 801d5cc:	200260e8 	.word	0x200260e8
 801d5d0:	20026010 	.word	0x20026010

0801d5d4 <rmw_node_get_graph_guard_condition>:
 801d5d4:	6843      	ldr	r3, [r0, #4]
 801d5d6:	6918      	ldr	r0, [r3, #16]
 801d5d8:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 801d5dc:	4770      	bx	lr
 801d5de:	bf00      	nop

0801d5e0 <rmw_send_request>:
 801d5e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d5e4:	4604      	mov	r4, r0
 801d5e6:	6800      	ldr	r0, [r0, #0]
 801d5e8:	b08a      	sub	sp, #40	@ 0x28
 801d5ea:	460e      	mov	r6, r1
 801d5ec:	4615      	mov	r5, r2
 801d5ee:	b128      	cbz	r0, 801d5fc <rmw_send_request+0x1c>
 801d5f0:	4b1e      	ldr	r3, [pc, #120]	@ (801d66c <rmw_send_request+0x8c>)
 801d5f2:	6819      	ldr	r1, [r3, #0]
 801d5f4:	f7e2 fe0c 	bl	8000210 <strcmp>
 801d5f8:	2800      	cmp	r0, #0
 801d5fa:	d133      	bne.n	801d664 <rmw_send_request+0x84>
 801d5fc:	6864      	ldr	r4, [r4, #4]
 801d5fe:	6963      	ldr	r3, [r4, #20]
 801d600:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 801d602:	689b      	ldr	r3, [r3, #8]
 801d604:	4798      	blx	r3
 801d606:	f8d0 8004 	ldr.w	r8, [r0, #4]
 801d60a:	4630      	mov	r0, r6
 801d60c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801d610:	4798      	blx	r3
 801d612:	693b      	ldr	r3, [r7, #16]
 801d614:	9000      	str	r0, [sp, #0]
 801d616:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 801d61a:	6922      	ldr	r2, [r4, #16]
 801d61c:	ab02      	add	r3, sp, #8
 801d61e:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 801d620:	f7fa fd2e 	bl	8018080 <uxr_prepare_output_stream>
 801d624:	2300      	movs	r3, #0
 801d626:	6028      	str	r0, [r5, #0]
 801d628:	606b      	str	r3, [r5, #4]
 801d62a:	b190      	cbz	r0, 801d652 <rmw_send_request+0x72>
 801d62c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d630:	a902      	add	r1, sp, #8
 801d632:	4630      	mov	r0, r6
 801d634:	4798      	blx	r3
 801d636:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 801d63a:	6938      	ldr	r0, [r7, #16]
 801d63c:	2b01      	cmp	r3, #1
 801d63e:	d00c      	beq.n	801d65a <rmw_send_request+0x7a>
 801d640:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 801d642:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d646:	f7f9 ff39 	bl	80174bc <uxr_run_session_until_confirm_delivery>
 801d64a:	2000      	movs	r0, #0
 801d64c:	b00a      	add	sp, #40	@ 0x28
 801d64e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d652:	2001      	movs	r0, #1
 801d654:	b00a      	add	sp, #40	@ 0x28
 801d656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d65a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d65e:	f7f9 fb7f 	bl	8016d60 <uxr_flash_output_streams>
 801d662:	e7f2      	b.n	801d64a <rmw_send_request+0x6a>
 801d664:	200c      	movs	r0, #12
 801d666:	b00a      	add	sp, #40	@ 0x28
 801d668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d66c:	08026728 	.word	0x08026728

0801d670 <rmw_take_request>:
 801d670:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d674:	4605      	mov	r5, r0
 801d676:	6800      	ldr	r0, [r0, #0]
 801d678:	b089      	sub	sp, #36	@ 0x24
 801d67a:	460c      	mov	r4, r1
 801d67c:	4690      	mov	r8, r2
 801d67e:	461e      	mov	r6, r3
 801d680:	b128      	cbz	r0, 801d68e <rmw_take_request+0x1e>
 801d682:	4b28      	ldr	r3, [pc, #160]	@ (801d724 <rmw_take_request+0xb4>)
 801d684:	6819      	ldr	r1, [r3, #0]
 801d686:	f7e2 fdc3 	bl	8000210 <strcmp>
 801d68a:	2800      	cmp	r0, #0
 801d68c:	d146      	bne.n	801d71c <rmw_take_request+0xac>
 801d68e:	b10e      	cbz	r6, 801d694 <rmw_take_request+0x24>
 801d690:	2300      	movs	r3, #0
 801d692:	7033      	strb	r3, [r6, #0]
 801d694:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801d698:	f7f7 fe02 	bl	80152a0 <rmw_uxrce_clean_expired_static_input_buffer>
 801d69c:	4648      	mov	r0, r9
 801d69e:	f7f7 fdd7 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801d6a2:	4607      	mov	r7, r0
 801d6a4:	b3b0      	cbz	r0, 801d714 <rmw_take_request+0xa4>
 801d6a6:	6885      	ldr	r5, [r0, #8]
 801d6a8:	f8d5 2838 	ldr.w	r2, [r5, #2104]	@ 0x838
 801d6ac:	f8d5 383c 	ldr.w	r3, [r5, #2108]	@ 0x83c
 801d6b0:	e9c4 3208 	strd	r3, r2, [r4, #32]
 801d6b4:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 801d6b8:	7423      	strb	r3, [r4, #16]
 801d6ba:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	@ 0x834
 801d6be:	f895 3836 	ldrb.w	r3, [r5, #2102]	@ 0x836
 801d6c2:	f8a4 2011 	strh.w	r2, [r4, #17]
 801d6c6:	74e3      	strb	r3, [r4, #19]
 801d6c8:	f8d5 1828 	ldr.w	r1, [r5, #2088]	@ 0x828
 801d6cc:	f8d5 282c 	ldr.w	r2, [r5, #2092]	@ 0x82c
 801d6d0:	f8d5 3830 	ldr.w	r3, [r5, #2096]	@ 0x830
 801d6d4:	6161      	str	r1, [r4, #20]
 801d6d6:	61a2      	str	r2, [r4, #24]
 801d6d8:	61e3      	str	r3, [r4, #28]
 801d6da:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801d6de:	689b      	ldr	r3, [r3, #8]
 801d6e0:	4798      	blx	r3
 801d6e2:	6844      	ldr	r4, [r0, #4]
 801d6e4:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 801d6e8:	f105 0110 	add.w	r1, r5, #16
 801d6ec:	4668      	mov	r0, sp
 801d6ee:	f7f5 ff01 	bl	80134f4 <ucdr_init_buffer>
 801d6f2:	68e3      	ldr	r3, [r4, #12]
 801d6f4:	4641      	mov	r1, r8
 801d6f6:	4668      	mov	r0, sp
 801d6f8:	4798      	blx	r3
 801d6fa:	4639      	mov	r1, r7
 801d6fc:	4604      	mov	r4, r0
 801d6fe:	480a      	ldr	r0, [pc, #40]	@ (801d728 <rmw_take_request+0xb8>)
 801d700:	f7ff fb0e 	bl	801cd20 <put_memory>
 801d704:	b106      	cbz	r6, 801d708 <rmw_take_request+0x98>
 801d706:	7034      	strb	r4, [r6, #0]
 801d708:	f084 0001 	eor.w	r0, r4, #1
 801d70c:	b2c0      	uxtb	r0, r0
 801d70e:	b009      	add	sp, #36	@ 0x24
 801d710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d714:	2001      	movs	r0, #1
 801d716:	b009      	add	sp, #36	@ 0x24
 801d718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d71c:	200c      	movs	r0, #12
 801d71e:	b009      	add	sp, #36	@ 0x24
 801d720:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d724:	08026728 	.word	0x08026728
 801d728:	20025d80 	.word	0x20025d80

0801d72c <rmw_send_response>:
 801d72c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d72e:	4605      	mov	r5, r0
 801d730:	6800      	ldr	r0, [r0, #0]
 801d732:	b091      	sub	sp, #68	@ 0x44
 801d734:	460c      	mov	r4, r1
 801d736:	4616      	mov	r6, r2
 801d738:	b128      	cbz	r0, 801d746 <rmw_send_response+0x1a>
 801d73a:	4b28      	ldr	r3, [pc, #160]	@ (801d7dc <rmw_send_response+0xb0>)
 801d73c:	6819      	ldr	r1, [r3, #0]
 801d73e:	f7e2 fd67 	bl	8000210 <strcmp>
 801d742:	2800      	cmp	r0, #0
 801d744:	d141      	bne.n	801d7ca <rmw_send_response+0x9e>
 801d746:	686d      	ldr	r5, [r5, #4]
 801d748:	68a1      	ldr	r1, [r4, #8]
 801d74a:	6860      	ldr	r0, [r4, #4]
 801d74c:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801d74e:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 801d752:	9307      	str	r3, [sp, #28]
 801d754:	4623      	mov	r3, r4
 801d756:	9206      	str	r2, [sp, #24]
 801d758:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d75c:	789b      	ldrb	r3, [r3, #2]
 801d75e:	f88d 2017 	strb.w	r2, [sp, #23]
 801d762:	f88d 3016 	strb.w	r3, [sp, #22]
 801d766:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801d76a:	68e2      	ldr	r2, [r4, #12]
 801d76c:	f8ad 3014 	strh.w	r3, [sp, #20]
 801d770:	ab02      	add	r3, sp, #8
 801d772:	c307      	stmia	r3!, {r0, r1, r2}
 801d774:	696b      	ldr	r3, [r5, #20]
 801d776:	68db      	ldr	r3, [r3, #12]
 801d778:	4798      	blx	r3
 801d77a:	6844      	ldr	r4, [r0, #4]
 801d77c:	4630      	mov	r0, r6
 801d77e:	6923      	ldr	r3, [r4, #16]
 801d780:	4798      	blx	r3
 801d782:	f100 0318 	add.w	r3, r0, #24
 801d786:	6938      	ldr	r0, [r7, #16]
 801d788:	9300      	str	r3, [sp, #0]
 801d78a:	ab08      	add	r3, sp, #32
 801d78c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d790:	692a      	ldr	r2, [r5, #16]
 801d792:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801d794:	f7fa fc74 	bl	8018080 <uxr_prepare_output_stream>
 801d798:	b910      	cbnz	r0, 801d7a0 <rmw_send_response+0x74>
 801d79a:	2001      	movs	r0, #1
 801d79c:	b011      	add	sp, #68	@ 0x44
 801d79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d7a0:	a902      	add	r1, sp, #8
 801d7a2:	a808      	add	r0, sp, #32
 801d7a4:	f7fb fd82 	bl	80192ac <uxr_serialize_SampleIdentity>
 801d7a8:	68a3      	ldr	r3, [r4, #8]
 801d7aa:	a908      	add	r1, sp, #32
 801d7ac:	4630      	mov	r0, r6
 801d7ae:	4798      	blx	r3
 801d7b0:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 801d7b4:	6938      	ldr	r0, [r7, #16]
 801d7b6:	2b01      	cmp	r3, #1
 801d7b8:	d00a      	beq.n	801d7d0 <rmw_send_response+0xa4>
 801d7ba:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 801d7bc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d7c0:	f7f9 fe7c 	bl	80174bc <uxr_run_session_until_confirm_delivery>
 801d7c4:	2000      	movs	r0, #0
 801d7c6:	b011      	add	sp, #68	@ 0x44
 801d7c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d7ca:	200c      	movs	r0, #12
 801d7cc:	b011      	add	sp, #68	@ 0x44
 801d7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d7d0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d7d4:	f7f9 fac4 	bl	8016d60 <uxr_flash_output_streams>
 801d7d8:	e7f4      	b.n	801d7c4 <rmw_send_response+0x98>
 801d7da:	bf00      	nop
 801d7dc:	08026728 	.word	0x08026728

0801d7e0 <rmw_take_response>:
 801d7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d7e4:	4604      	mov	r4, r0
 801d7e6:	6800      	ldr	r0, [r0, #0]
 801d7e8:	b088      	sub	sp, #32
 801d7ea:	460f      	mov	r7, r1
 801d7ec:	4690      	mov	r8, r2
 801d7ee:	461d      	mov	r5, r3
 801d7f0:	b120      	cbz	r0, 801d7fc <rmw_take_response+0x1c>
 801d7f2:	4b1d      	ldr	r3, [pc, #116]	@ (801d868 <rmw_take_response+0x88>)
 801d7f4:	6819      	ldr	r1, [r3, #0]
 801d7f6:	f7e2 fd0b 	bl	8000210 <strcmp>
 801d7fa:	bb68      	cbnz	r0, 801d858 <rmw_take_response+0x78>
 801d7fc:	b10d      	cbz	r5, 801d802 <rmw_take_response+0x22>
 801d7fe:	2300      	movs	r3, #0
 801d800:	702b      	strb	r3, [r5, #0]
 801d802:	6864      	ldr	r4, [r4, #4]
 801d804:	f7f7 fd4c 	bl	80152a0 <rmw_uxrce_clean_expired_static_input_buffer>
 801d808:	4620      	mov	r0, r4
 801d80a:	f7f7 fd21 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801d80e:	4606      	mov	r6, r0
 801d810:	b330      	cbz	r0, 801d860 <rmw_take_response+0x80>
 801d812:	6963      	ldr	r3, [r4, #20]
 801d814:	6884      	ldr	r4, [r0, #8]
 801d816:	68db      	ldr	r3, [r3, #12]
 801d818:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 801d81c:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 801d820:	e9c7 0108 	strd	r0, r1, [r7, #32]
 801d824:	4798      	blx	r3
 801d826:	6847      	ldr	r7, [r0, #4]
 801d828:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 801d82c:	f104 0110 	add.w	r1, r4, #16
 801d830:	4668      	mov	r0, sp
 801d832:	f7f5 fe5f 	bl	80134f4 <ucdr_init_buffer>
 801d836:	4641      	mov	r1, r8
 801d838:	68fb      	ldr	r3, [r7, #12]
 801d83a:	4668      	mov	r0, sp
 801d83c:	4798      	blx	r3
 801d83e:	4631      	mov	r1, r6
 801d840:	4604      	mov	r4, r0
 801d842:	480a      	ldr	r0, [pc, #40]	@ (801d86c <rmw_take_response+0x8c>)
 801d844:	f7ff fa6c 	bl	801cd20 <put_memory>
 801d848:	b105      	cbz	r5, 801d84c <rmw_take_response+0x6c>
 801d84a:	702c      	strb	r4, [r5, #0]
 801d84c:	f084 0001 	eor.w	r0, r4, #1
 801d850:	b2c0      	uxtb	r0, r0
 801d852:	b008      	add	sp, #32
 801d854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d858:	200c      	movs	r0, #12
 801d85a:	b008      	add	sp, #32
 801d85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d860:	2001      	movs	r0, #1
 801d862:	b008      	add	sp, #32
 801d864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d868:	08026728 	.word	0x08026728
 801d86c:	20025d80 	.word	0x20025d80

0801d870 <rmw_destroy_service>:
 801d870:	b570      	push	{r4, r5, r6, lr}
 801d872:	b128      	cbz	r0, 801d880 <rmw_destroy_service+0x10>
 801d874:	4604      	mov	r4, r0
 801d876:	6800      	ldr	r0, [r0, #0]
 801d878:	460d      	mov	r5, r1
 801d87a:	f7f7 fe11 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801d87e:	b910      	cbnz	r0, 801d886 <rmw_destroy_service+0x16>
 801d880:	2401      	movs	r4, #1
 801d882:	4620      	mov	r0, r4
 801d884:	bd70      	pop	{r4, r5, r6, pc}
 801d886:	6863      	ldr	r3, [r4, #4]
 801d888:	2b00      	cmp	r3, #0
 801d88a:	d0f9      	beq.n	801d880 <rmw_destroy_service+0x10>
 801d88c:	2d00      	cmp	r5, #0
 801d88e:	d0f7      	beq.n	801d880 <rmw_destroy_service+0x10>
 801d890:	6828      	ldr	r0, [r5, #0]
 801d892:	f7f7 fe05 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801d896:	2800      	cmp	r0, #0
 801d898:	d0f2      	beq.n	801d880 <rmw_destroy_service+0x10>
 801d89a:	686e      	ldr	r6, [r5, #4]
 801d89c:	2e00      	cmp	r6, #0
 801d89e:	d0ef      	beq.n	801d880 <rmw_destroy_service+0x10>
 801d8a0:	6864      	ldr	r4, [r4, #4]
 801d8a2:	6932      	ldr	r2, [r6, #16]
 801d8a4:	6920      	ldr	r0, [r4, #16]
 801d8a6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801d8aa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d8ae:	6819      	ldr	r1, [r3, #0]
 801d8b0:	f001 ffce 	bl	801f850 <uxr_buffer_cancel_data>
 801d8b4:	4602      	mov	r2, r0
 801d8b6:	6920      	ldr	r0, [r4, #16]
 801d8b8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801d8bc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801d8c0:	f7f7 fd6c 	bl	801539c <run_xrce_session>
 801d8c4:	6920      	ldr	r0, [r4, #16]
 801d8c6:	6932      	ldr	r2, [r6, #16]
 801d8c8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801d8cc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d8d0:	6819      	ldr	r1, [r3, #0]
 801d8d2:	f7f8 ff2b 	bl	801672c <uxr_buffer_delete_entity>
 801d8d6:	4602      	mov	r2, r0
 801d8d8:	6920      	ldr	r0, [r4, #16]
 801d8da:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801d8de:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801d8e2:	f7f7 fd5b 	bl	801539c <run_xrce_session>
 801d8e6:	4604      	mov	r4, r0
 801d8e8:	4628      	mov	r0, r5
 801d8ea:	f084 0401 	eor.w	r4, r4, #1
 801d8ee:	b2e4      	uxtb	r4, r4
 801d8f0:	0064      	lsls	r4, r4, #1
 801d8f2:	f7f7 fc1b 	bl	801512c <rmw_uxrce_fini_service_memory>
 801d8f6:	e7c4      	b.n	801d882 <rmw_destroy_service+0x12>

0801d8f8 <rmw_create_subscription>:
 801d8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d8fc:	b08d      	sub	sp, #52	@ 0x34
 801d8fe:	2900      	cmp	r1, #0
 801d900:	f000 80d3 	beq.w	801daaa <rmw_create_subscription+0x1b2>
 801d904:	4604      	mov	r4, r0
 801d906:	2800      	cmp	r0, #0
 801d908:	f000 80cf 	beq.w	801daaa <rmw_create_subscription+0x1b2>
 801d90c:	4616      	mov	r6, r2
 801d90e:	6800      	ldr	r0, [r0, #0]
 801d910:	460d      	mov	r5, r1
 801d912:	461f      	mov	r7, r3
 801d914:	f7f7 fdc4 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801d918:	2e00      	cmp	r6, #0
 801d91a:	f000 80c6 	beq.w	801daaa <rmw_create_subscription+0x1b2>
 801d91e:	f080 0001 	eor.w	r0, r0, #1
 801d922:	b2c0      	uxtb	r0, r0
 801d924:	2800      	cmp	r0, #0
 801d926:	f040 80c0 	bne.w	801daaa <rmw_create_subscription+0x1b2>
 801d92a:	7833      	ldrb	r3, [r6, #0]
 801d92c:	2b00      	cmp	r3, #0
 801d92e:	f000 80bc 	beq.w	801daaa <rmw_create_subscription+0x1b2>
 801d932:	2f00      	cmp	r7, #0
 801d934:	f000 80b9 	beq.w	801daaa <rmw_create_subscription+0x1b2>
 801d938:	485f      	ldr	r0, [pc, #380]	@ (801dab8 <rmw_create_subscription+0x1c0>)
 801d93a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801d93e:	f7ff f9df 	bl	801cd00 <get_memory>
 801d942:	2800      	cmp	r0, #0
 801d944:	f000 80b1 	beq.w	801daaa <rmw_create_subscription+0x1b2>
 801d948:	6884      	ldr	r4, [r0, #8]
 801d94a:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 801d94e:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 801d952:	f7ff fa5b 	bl	801ce0c <rmw_get_implementation_identifier>
 801d956:	67e0      	str	r0, [r4, #124]	@ 0x7c
 801d958:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 801d95c:	4630      	mov	r0, r6
 801d95e:	f7e2 fcb7 	bl	80002d0 <strlen>
 801d962:	3001      	adds	r0, #1
 801d964:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 801d968:	283c      	cmp	r0, #60	@ 0x3c
 801d96a:	f200 8097 	bhi.w	801da9c <rmw_create_subscription+0x1a4>
 801d96e:	4633      	mov	r3, r6
 801d970:	4a52      	ldr	r2, [pc, #328]	@ (801dabc <rmw_create_subscription+0x1c4>)
 801d972:	213c      	movs	r1, #60	@ 0x3c
 801d974:	4650      	mov	r0, sl
 801d976:	f004 fb89 	bl	802208c <sniprintf>
 801d97a:	4639      	mov	r1, r7
 801d97c:	2250      	movs	r2, #80	@ 0x50
 801d97e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 801d982:	f8c4 9020 	str.w	r9, [r4, #32]
 801d986:	f004 fdf4 	bl	8022572 <memcpy>
 801d98a:	4628      	mov	r0, r5
 801d98c:	494c      	ldr	r1, [pc, #304]	@ (801dac0 <rmw_create_subscription+0x1c8>)
 801d98e:	f7f7 fd95 	bl	80154bc <get_message_typesupport_handle>
 801d992:	2800      	cmp	r0, #0
 801d994:	f000 8082 	beq.w	801da9c <rmw_create_subscription+0x1a4>
 801d998:	6842      	ldr	r2, [r0, #4]
 801d99a:	61a2      	str	r2, [r4, #24]
 801d99c:	2a00      	cmp	r2, #0
 801d99e:	d07d      	beq.n	801da9c <rmw_create_subscription+0x1a4>
 801d9a0:	4631      	mov	r1, r6
 801d9a2:	463b      	mov	r3, r7
 801d9a4:	4648      	mov	r0, r9
 801d9a6:	f7ff fc97 	bl	801d2d8 <create_topic>
 801d9aa:	61e0      	str	r0, [r4, #28]
 801d9ac:	2800      	cmp	r0, #0
 801d9ae:	d079      	beq.n	801daa4 <rmw_create_subscription+0x1ac>
 801d9b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801d9b4:	2104      	movs	r1, #4
 801d9b6:	2506      	movs	r5, #6
 801d9b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801d9bc:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 801d9c0:	1c42      	adds	r2, r0, #1
 801d9c2:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 801d9c6:	f7f9 f889 	bl	8016adc <uxr_object_id>
 801d9ca:	6120      	str	r0, [r4, #16]
 801d9cc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801d9d0:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 801d9d4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801d9d8:	9500      	str	r5, [sp, #0]
 801d9da:	6819      	ldr	r1, [r3, #0]
 801d9dc:	6922      	ldr	r2, [r4, #16]
 801d9de:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801d9e2:	f7f8 ff81 	bl	80168e8 <uxr_buffer_create_subscriber_bin>
 801d9e6:	4602      	mov	r2, r0
 801d9e8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801d9ec:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801d9f0:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801d9f4:	f7f7 fcd2 	bl	801539c <run_xrce_session>
 801d9f8:	2800      	cmp	r0, #0
 801d9fa:	d04f      	beq.n	801da9c <rmw_create_subscription+0x1a4>
 801d9fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801da00:	4629      	mov	r1, r5
 801da02:	ae08      	add	r6, sp, #32
 801da04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801da08:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 801da0c:	1c42      	adds	r2, r0, #1
 801da0e:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 801da12:	f7f9 f863 	bl	8016adc <uxr_object_id>
 801da16:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801da1a:	69e3      	ldr	r3, [r4, #28]
 801da1c:	4639      	mov	r1, r7
 801da1e:	6160      	str	r0, [r4, #20]
 801da20:	4630      	mov	r0, r6
 801da22:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 801da26:	9305      	str	r3, [sp, #20]
 801da28:	f7f7 fcd6 	bl	80153d8 <convert_qos_profile>
 801da2c:	9503      	str	r5, [sp, #12]
 801da2e:	9b05      	ldr	r3, [sp, #20]
 801da30:	e896 0003 	ldmia.w	r6, {r0, r1}
 801da34:	9001      	str	r0, [sp, #4]
 801da36:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 801da3a:	f8ad 1008 	strh.w	r1, [sp, #8]
 801da3e:	691b      	ldr	r3, [r3, #16]
 801da40:	9300      	str	r3, [sp, #0]
 801da42:	f8db 1000 	ldr.w	r1, [fp]
 801da46:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 801da4a:	f7f8 ffe1 	bl	8016a10 <uxr_buffer_create_datareader_bin>
 801da4e:	4602      	mov	r2, r0
 801da50:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801da54:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801da58:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801da5c:	f7f7 fc9e 	bl	801539c <run_xrce_session>
 801da60:	b1e0      	cbz	r0, 801da9c <rmw_create_subscription+0x1a4>
 801da62:	7a3b      	ldrb	r3, [r7, #8]
 801da64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801da68:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801da6c:	2b02      	cmp	r3, #2
 801da6e:	920a      	str	r2, [sp, #40]	@ 0x28
 801da70:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801da74:	f04f 0200 	mov.w	r2, #0
 801da78:	bf08      	it	eq
 801da7a:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801da7e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801da82:	bf18      	it	ne
 801da84:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	@ 0xd4
 801da88:	920b      	str	r2, [sp, #44]	@ 0x2c
 801da8a:	9307      	str	r3, [sp, #28]
 801da8c:	ab0a      	add	r3, sp, #40	@ 0x28
 801da8e:	9300      	str	r3, [sp, #0]
 801da90:	9b07      	ldr	r3, [sp, #28]
 801da92:	6962      	ldr	r2, [r4, #20]
 801da94:	6809      	ldr	r1, [r1, #0]
 801da96:	f001 fea3 	bl	801f7e0 <uxr_buffer_request_data>
 801da9a:	e008      	b.n	801daae <rmw_create_subscription+0x1b6>
 801da9c:	69e0      	ldr	r0, [r4, #28]
 801da9e:	b108      	cbz	r0, 801daa4 <rmw_create_subscription+0x1ac>
 801daa0:	f7f7 fb70 	bl	8015184 <rmw_uxrce_fini_topic_memory>
 801daa4:	4640      	mov	r0, r8
 801daa6:	f7f7 fb2b 	bl	8015100 <rmw_uxrce_fini_subscription_memory>
 801daaa:	f04f 0800 	mov.w	r8, #0
 801daae:	4640      	mov	r0, r8
 801dab0:	b00d      	add	sp, #52	@ 0x34
 801dab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dab6:	bf00      	nop
 801dab8:	20026530 	.word	0x20026530
 801dabc:	0802596c 	.word	0x0802596c
 801dac0:	080257dc 	.word	0x080257dc

0801dac4 <rmw_subscription_get_actual_qos>:
 801dac4:	b179      	cbz	r1, 801dae6 <rmw_subscription_get_actual_qos+0x22>
 801dac6:	4603      	mov	r3, r0
 801dac8:	b510      	push	{r4, lr}
 801daca:	fab0 f480 	clz	r4, r0
 801dace:	0964      	lsrs	r4, r4, #5
 801dad0:	b138      	cbz	r0, 801dae2 <rmw_subscription_get_actual_qos+0x1e>
 801dad2:	4608      	mov	r0, r1
 801dad4:	6859      	ldr	r1, [r3, #4]
 801dad6:	2250      	movs	r2, #80	@ 0x50
 801dad8:	3128      	adds	r1, #40	@ 0x28
 801dada:	f004 fd4a 	bl	8022572 <memcpy>
 801dade:	4620      	mov	r0, r4
 801dae0:	bd10      	pop	{r4, pc}
 801dae2:	200b      	movs	r0, #11
 801dae4:	bd10      	pop	{r4, pc}
 801dae6:	200b      	movs	r0, #11
 801dae8:	4770      	bx	lr
 801daea:	bf00      	nop

0801daec <rmw_destroy_subscription>:
 801daec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801daee:	b128      	cbz	r0, 801dafc <rmw_destroy_subscription+0x10>
 801daf0:	4604      	mov	r4, r0
 801daf2:	6800      	ldr	r0, [r0, #0]
 801daf4:	460d      	mov	r5, r1
 801daf6:	f7f7 fcd3 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801dafa:	b910      	cbnz	r0, 801db02 <rmw_destroy_subscription+0x16>
 801dafc:	2401      	movs	r4, #1
 801dafe:	4620      	mov	r0, r4
 801db00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801db02:	6863      	ldr	r3, [r4, #4]
 801db04:	2b00      	cmp	r3, #0
 801db06:	d0f9      	beq.n	801dafc <rmw_destroy_subscription+0x10>
 801db08:	2d00      	cmp	r5, #0
 801db0a:	d0f7      	beq.n	801dafc <rmw_destroy_subscription+0x10>
 801db0c:	6828      	ldr	r0, [r5, #0]
 801db0e:	f7f7 fcc7 	bl	80154a0 <is_uxrce_rmw_identifier_valid>
 801db12:	2800      	cmp	r0, #0
 801db14:	d0f2      	beq.n	801dafc <rmw_destroy_subscription+0x10>
 801db16:	686c      	ldr	r4, [r5, #4]
 801db18:	2c00      	cmp	r4, #0
 801db1a:	d0ef      	beq.n	801dafc <rmw_destroy_subscription+0x10>
 801db1c:	6a26      	ldr	r6, [r4, #32]
 801db1e:	6962      	ldr	r2, [r4, #20]
 801db20:	6930      	ldr	r0, [r6, #16]
 801db22:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801db26:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801db2a:	6819      	ldr	r1, [r3, #0]
 801db2c:	f001 fe90 	bl	801f850 <uxr_buffer_cancel_data>
 801db30:	4602      	mov	r2, r0
 801db32:	6930      	ldr	r0, [r6, #16]
 801db34:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801db38:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801db3c:	f7f7 fc2e 	bl	801539c <run_xrce_session>
 801db40:	69e0      	ldr	r0, [r4, #28]
 801db42:	f7ff fc1d 	bl	801d380 <destroy_topic>
 801db46:	6a23      	ldr	r3, [r4, #32]
 801db48:	6962      	ldr	r2, [r4, #20]
 801db4a:	6918      	ldr	r0, [r3, #16]
 801db4c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801db50:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801db54:	6819      	ldr	r1, [r3, #0]
 801db56:	f7f8 fde9 	bl	801672c <uxr_buffer_delete_entity>
 801db5a:	6a23      	ldr	r3, [r4, #32]
 801db5c:	6922      	ldr	r2, [r4, #16]
 801db5e:	4604      	mov	r4, r0
 801db60:	6918      	ldr	r0, [r3, #16]
 801db62:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801db66:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801db6a:	6819      	ldr	r1, [r3, #0]
 801db6c:	f7f8 fdde 	bl	801672c <uxr_buffer_delete_entity>
 801db70:	4607      	mov	r7, r0
 801db72:	6930      	ldr	r0, [r6, #16]
 801db74:	4622      	mov	r2, r4
 801db76:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801db7a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801db7e:	f7f7 fc0d 	bl	801539c <run_xrce_session>
 801db82:	4604      	mov	r4, r0
 801db84:	6930      	ldr	r0, [r6, #16]
 801db86:	463a      	mov	r2, r7
 801db88:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801db8c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801db90:	f7f7 fc04 	bl	801539c <run_xrce_session>
 801db94:	4603      	mov	r3, r0
 801db96:	4628      	mov	r0, r5
 801db98:	401c      	ands	r4, r3
 801db9a:	f084 0401 	eor.w	r4, r4, #1
 801db9e:	b2e4      	uxtb	r4, r4
 801dba0:	0064      	lsls	r4, r4, #1
 801dba2:	f7f7 faad 	bl	8015100 <rmw_uxrce_fini_subscription_memory>
 801dba6:	e7aa      	b.n	801dafe <rmw_destroy_subscription+0x12>

0801dba8 <rmw_take_with_info>:
 801dba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dbaa:	4604      	mov	r4, r0
 801dbac:	6800      	ldr	r0, [r0, #0]
 801dbae:	b089      	sub	sp, #36	@ 0x24
 801dbb0:	460f      	mov	r7, r1
 801dbb2:	4615      	mov	r5, r2
 801dbb4:	b128      	cbz	r0, 801dbc2 <rmw_take_with_info+0x1a>
 801dbb6:	4b23      	ldr	r3, [pc, #140]	@ (801dc44 <rmw_take_with_info+0x9c>)
 801dbb8:	6819      	ldr	r1, [r3, #0]
 801dbba:	f7e2 fb29 	bl	8000210 <strcmp>
 801dbbe:	2800      	cmp	r0, #0
 801dbc0:	d13d      	bne.n	801dc3e <rmw_take_with_info+0x96>
 801dbc2:	6864      	ldr	r4, [r4, #4]
 801dbc4:	b1fd      	cbz	r5, 801dc06 <rmw_take_with_info+0x5e>
 801dbc6:	2300      	movs	r3, #0
 801dbc8:	702b      	strb	r3, [r5, #0]
 801dbca:	f7f7 fb69 	bl	80152a0 <rmw_uxrce_clean_expired_static_input_buffer>
 801dbce:	4620      	mov	r0, r4
 801dbd0:	f7f7 fb3e 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801dbd4:	4606      	mov	r6, r0
 801dbd6:	b1e8      	cbz	r0, 801dc14 <rmw_take_with_info+0x6c>
 801dbd8:	6881      	ldr	r1, [r0, #8]
 801dbda:	4668      	mov	r0, sp
 801dbdc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801dbe0:	3110      	adds	r1, #16
 801dbe2:	f7f5 fc87 	bl	80134f4 <ucdr_init_buffer>
 801dbe6:	69a3      	ldr	r3, [r4, #24]
 801dbe8:	4639      	mov	r1, r7
 801dbea:	4668      	mov	r0, sp
 801dbec:	68db      	ldr	r3, [r3, #12]
 801dbee:	4798      	blx	r3
 801dbf0:	4604      	mov	r4, r0
 801dbf2:	4631      	mov	r1, r6
 801dbf4:	4814      	ldr	r0, [pc, #80]	@ (801dc48 <rmw_take_with_info+0xa0>)
 801dbf6:	f7ff f893 	bl	801cd20 <put_memory>
 801dbfa:	702c      	strb	r4, [r5, #0]
 801dbfc:	f084 0001 	eor.w	r0, r4, #1
 801dc00:	b2c0      	uxtb	r0, r0
 801dc02:	b009      	add	sp, #36	@ 0x24
 801dc04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dc06:	f7f7 fb4b 	bl	80152a0 <rmw_uxrce_clean_expired_static_input_buffer>
 801dc0a:	4620      	mov	r0, r4
 801dc0c:	f7f7 fb20 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801dc10:	4605      	mov	r5, r0
 801dc12:	b910      	cbnz	r0, 801dc1a <rmw_take_with_info+0x72>
 801dc14:	2001      	movs	r0, #1
 801dc16:	b009      	add	sp, #36	@ 0x24
 801dc18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dc1a:	68a9      	ldr	r1, [r5, #8]
 801dc1c:	4668      	mov	r0, sp
 801dc1e:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801dc22:	3110      	adds	r1, #16
 801dc24:	f7f5 fc66 	bl	80134f4 <ucdr_init_buffer>
 801dc28:	69a3      	ldr	r3, [r4, #24]
 801dc2a:	4639      	mov	r1, r7
 801dc2c:	4668      	mov	r0, sp
 801dc2e:	68db      	ldr	r3, [r3, #12]
 801dc30:	4798      	blx	r3
 801dc32:	4629      	mov	r1, r5
 801dc34:	4604      	mov	r4, r0
 801dc36:	4804      	ldr	r0, [pc, #16]	@ (801dc48 <rmw_take_with_info+0xa0>)
 801dc38:	f7ff f872 	bl	801cd20 <put_memory>
 801dc3c:	e7de      	b.n	801dbfc <rmw_take_with_info+0x54>
 801dc3e:	200c      	movs	r0, #12
 801dc40:	b009      	add	sp, #36	@ 0x24
 801dc42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dc44:	08026728 	.word	0x08026728
 801dc48:	20025d80 	.word	0x20025d80

0801dc4c <rmw_uxrce_transport_init>:
 801dc4c:	b508      	push	{r3, lr}
 801dc4e:	b140      	cbz	r0, 801dc62 <rmw_uxrce_transport_init+0x16>
 801dc50:	3010      	adds	r0, #16
 801dc52:	b149      	cbz	r1, 801dc68 <rmw_uxrce_transport_init+0x1c>
 801dc54:	6949      	ldr	r1, [r1, #20]
 801dc56:	f001 f85b 	bl	801ed10 <uxr_init_custom_transport>
 801dc5a:	f080 0001 	eor.w	r0, r0, #1
 801dc5e:	b2c0      	uxtb	r0, r0
 801dc60:	bd08      	pop	{r3, pc}
 801dc62:	4610      	mov	r0, r2
 801dc64:	2900      	cmp	r1, #0
 801dc66:	d1f5      	bne.n	801dc54 <rmw_uxrce_transport_init+0x8>
 801dc68:	4b03      	ldr	r3, [pc, #12]	@ (801dc78 <rmw_uxrce_transport_init+0x2c>)
 801dc6a:	6859      	ldr	r1, [r3, #4]
 801dc6c:	f001 f850 	bl	801ed10 <uxr_init_custom_transport>
 801dc70:	f080 0001 	eor.w	r0, r0, #1
 801dc74:	b2c0      	uxtb	r0, r0
 801dc76:	bd08      	pop	{r3, pc}
 801dc78:	20023ac0 	.word	0x20023ac0

0801dc7c <rmw_wait>:
 801dc7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801dc80:	ea40 0401 	orr.w	r4, r0, r1
 801dc84:	b089      	sub	sp, #36	@ 0x24
 801dc86:	4607      	mov	r7, r0
 801dc88:	431c      	orrs	r4, r3
 801dc8a:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 801dc8c:	ea52 0004 	orrs.w	r0, r2, r4
 801dc90:	f000 80e5 	beq.w	801de5e <rmw_wait+0x1e2>
 801dc94:	4688      	mov	r8, r1
 801dc96:	4699      	mov	r9, r3
 801dc98:	4616      	mov	r6, r2
 801dc9a:	b16d      	cbz	r5, 801dcb8 <rmw_wait+0x3c>
 801dc9c:	4bb4      	ldr	r3, [pc, #720]	@ (801df70 <rmw_wait+0x2f4>)
 801dc9e:	ac04      	add	r4, sp, #16
 801dca0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801dca2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801dca6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801dcaa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801dcae:	f7fe fe71 	bl	801c994 <rmw_time_equal>
 801dcb2:	2800      	cmp	r0, #0
 801dcb4:	f000 8102 	beq.w	801debc <rmw_wait+0x240>
 801dcb8:	f04f 35ff 	mov.w	r5, #4294967295
 801dcbc:	f7f7 faf0 	bl	80152a0 <rmw_uxrce_clean_expired_static_input_buffer>
 801dcc0:	4bac      	ldr	r3, [pc, #688]	@ (801df74 <rmw_wait+0x2f8>)
 801dcc2:	681c      	ldr	r4, [r3, #0]
 801dcc4:	2c00      	cmp	r4, #0
 801dcc6:	f000 810a 	beq.w	801dede <rmw_wait+0x262>
 801dcca:	4623      	mov	r3, r4
 801dccc:	2100      	movs	r1, #0
 801dcce:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801dcd2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801dcd6:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801dcda:	2b00      	cmp	r3, #0
 801dcdc:	d1f7      	bne.n	801dcce <rmw_wait+0x52>
 801dcde:	2e00      	cmp	r6, #0
 801dce0:	f000 8127 	beq.w	801df32 <rmw_wait+0x2b6>
 801dce4:	6830      	ldr	r0, [r6, #0]
 801dce6:	b170      	cbz	r0, 801dd06 <rmw_wait+0x8a>
 801dce8:	f8d6 c004 	ldr.w	ip, [r6, #4]
 801dcec:	2300      	movs	r3, #0
 801dcee:	2101      	movs	r1, #1
 801dcf0:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801dcf4:	3301      	adds	r3, #1
 801dcf6:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801dcf8:	4298      	cmp	r0, r3
 801dcfa:	6912      	ldr	r2, [r2, #16]
 801dcfc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801dd00:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801dd04:	d1f4      	bne.n	801dcf0 <rmw_wait+0x74>
 801dd06:	f1b9 0f00 	cmp.w	r9, #0
 801dd0a:	f000 811e 	beq.w	801df4a <rmw_wait+0x2ce>
 801dd0e:	f8d9 1000 	ldr.w	r1, [r9]
 801dd12:	2900      	cmp	r1, #0
 801dd14:	f000 80fb 	beq.w	801df0e <rmw_wait+0x292>
 801dd18:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801dd1c:	2300      	movs	r3, #0
 801dd1e:	2001      	movs	r0, #1
 801dd20:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801dd24:	3301      	adds	r3, #1
 801dd26:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801dd28:	428b      	cmp	r3, r1
 801dd2a:	6912      	ldr	r2, [r2, #16]
 801dd2c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801dd30:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801dd34:	d1f4      	bne.n	801dd20 <rmw_wait+0xa4>
 801dd36:	2f00      	cmp	r7, #0
 801dd38:	f000 80f4 	beq.w	801df24 <rmw_wait+0x2a8>
 801dd3c:	6839      	ldr	r1, [r7, #0]
 801dd3e:	b171      	cbz	r1, 801dd5e <rmw_wait+0xe2>
 801dd40:	f8d7 c004 	ldr.w	ip, [r7, #4]
 801dd44:	2300      	movs	r3, #0
 801dd46:	2001      	movs	r0, #1
 801dd48:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801dd4c:	3301      	adds	r3, #1
 801dd4e:	6a12      	ldr	r2, [r2, #32]
 801dd50:	428b      	cmp	r3, r1
 801dd52:	6912      	ldr	r2, [r2, #16]
 801dd54:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801dd58:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801dd5c:	d1f4      	bne.n	801dd48 <rmw_wait+0xcc>
 801dd5e:	b33c      	cbz	r4, 801ddb0 <rmw_wait+0x134>
 801dd60:	4622      	mov	r2, r4
 801dd62:	2300      	movs	r3, #0
 801dd64:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801dd68:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 801dd6c:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 801dd70:	440b      	add	r3, r1
 801dd72:	b2db      	uxtb	r3, r3
 801dd74:	2a00      	cmp	r2, #0
 801dd76:	d1f5      	bne.n	801dd64 <rmw_wait+0xe8>
 801dd78:	2b00      	cmp	r3, #0
 801dd7a:	d073      	beq.n	801de64 <rmw_wait+0x1e8>
 801dd7c:	1c6a      	adds	r2, r5, #1
 801dd7e:	d00d      	beq.n	801dd9c <rmw_wait+0x120>
 801dd80:	ee07 5a90 	vmov	s15, r5
 801dd84:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801dd88:	ee07 3a90 	vmov	s15, r3
 801dd8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801dd90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801dd94:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801dd98:	ee17 5a90 	vmov	r5, s15
 801dd9c:	68a0      	ldr	r0, [r4, #8]
 801dd9e:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 801dda2:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801dda6:	2b00      	cmp	r3, #0
 801dda8:	d17e      	bne.n	801dea8 <rmw_wait+0x22c>
 801ddaa:	6864      	ldr	r4, [r4, #4]
 801ddac:	2c00      	cmp	r4, #0
 801ddae:	d1f5      	bne.n	801dd9c <rmw_wait+0x120>
 801ddb0:	2e00      	cmp	r6, #0
 801ddb2:	f000 80aa 	beq.w	801df0a <rmw_wait+0x28e>
 801ddb6:	6834      	ldr	r4, [r6, #0]
 801ddb8:	b174      	cbz	r4, 801ddd8 <rmw_wait+0x15c>
 801ddba:	2500      	movs	r5, #0
 801ddbc:	462c      	mov	r4, r5
 801ddbe:	6873      	ldr	r3, [r6, #4]
 801ddc0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ddc4:	f7f7 fa44 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801ddc8:	2800      	cmp	r0, #0
 801ddca:	d065      	beq.n	801de98 <rmw_wait+0x21c>
 801ddcc:	3501      	adds	r5, #1
 801ddce:	6833      	ldr	r3, [r6, #0]
 801ddd0:	2401      	movs	r4, #1
 801ddd2:	42ab      	cmp	r3, r5
 801ddd4:	d8f3      	bhi.n	801ddbe <rmw_wait+0x142>
 801ddd6:	2401      	movs	r4, #1
 801ddd8:	f1b9 0f00 	cmp.w	r9, #0
 801dddc:	d012      	beq.n	801de04 <rmw_wait+0x188>
 801ddde:	f8d9 1000 	ldr.w	r1, [r9]
 801dde2:	b179      	cbz	r1, 801de04 <rmw_wait+0x188>
 801dde4:	2500      	movs	r5, #0
 801dde6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ddea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ddee:	f7f7 fa2f 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801ddf2:	2800      	cmp	r0, #0
 801ddf4:	d048      	beq.n	801de88 <rmw_wait+0x20c>
 801ddf6:	3501      	adds	r5, #1
 801ddf8:	f8d9 3000 	ldr.w	r3, [r9]
 801ddfc:	2401      	movs	r4, #1
 801ddfe:	42ab      	cmp	r3, r5
 801de00:	d8f1      	bhi.n	801dde6 <rmw_wait+0x16a>
 801de02:	2401      	movs	r4, #1
 801de04:	b177      	cbz	r7, 801de24 <rmw_wait+0x1a8>
 801de06:	683b      	ldr	r3, [r7, #0]
 801de08:	b163      	cbz	r3, 801de24 <rmw_wait+0x1a8>
 801de0a:	2500      	movs	r5, #0
 801de0c:	687b      	ldr	r3, [r7, #4]
 801de0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801de12:	f7f7 fa1d 	bl	8015250 <rmw_uxrce_find_static_input_buffer_by_owner>
 801de16:	b378      	cbz	r0, 801de78 <rmw_wait+0x1fc>
 801de18:	3501      	adds	r5, #1
 801de1a:	683b      	ldr	r3, [r7, #0]
 801de1c:	2401      	movs	r4, #1
 801de1e:	42ab      	cmp	r3, r5
 801de20:	d8f4      	bhi.n	801de0c <rmw_wait+0x190>
 801de22:	2401      	movs	r4, #1
 801de24:	f1b8 0f00 	cmp.w	r8, #0
 801de28:	d016      	beq.n	801de58 <rmw_wait+0x1dc>
 801de2a:	f8d8 5000 	ldr.w	r5, [r8]
 801de2e:	b19d      	cbz	r5, 801de58 <rmw_wait+0x1dc>
 801de30:	2300      	movs	r3, #0
 801de32:	461e      	mov	r6, r3
 801de34:	e004      	b.n	801de40 <rmw_wait+0x1c4>
 801de36:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801de3a:	3301      	adds	r3, #1
 801de3c:	429d      	cmp	r5, r3
 801de3e:	d00b      	beq.n	801de58 <rmw_wait+0x1dc>
 801de40:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801de44:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801de48:	7c0a      	ldrb	r2, [r1, #16]
 801de4a:	2a00      	cmp	r2, #0
 801de4c:	d0f3      	beq.n	801de36 <rmw_wait+0x1ba>
 801de4e:	3301      	adds	r3, #1
 801de50:	4614      	mov	r4, r2
 801de52:	740e      	strb	r6, [r1, #16]
 801de54:	429d      	cmp	r5, r3
 801de56:	d1f3      	bne.n	801de40 <rmw_wait+0x1c4>
 801de58:	f084 0401 	eor.w	r4, r4, #1
 801de5c:	0060      	lsls	r0, r4, #1
 801de5e:	b009      	add	sp, #36	@ 0x24
 801de60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801de64:	68a0      	ldr	r0, [r4, #8]
 801de66:	2100      	movs	r1, #0
 801de68:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801de6c:	f7f9 faec 	bl	8017448 <uxr_run_session_timeout>
 801de70:	6864      	ldr	r4, [r4, #4]
 801de72:	2c00      	cmp	r4, #0
 801de74:	d1f6      	bne.n	801de64 <rmw_wait+0x1e8>
 801de76:	e79b      	b.n	801ddb0 <rmw_wait+0x134>
 801de78:	e9d7 3200 	ldrd	r3, r2, [r7]
 801de7c:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
 801de80:	3501      	adds	r5, #1
 801de82:	429d      	cmp	r5, r3
 801de84:	d3c2      	bcc.n	801de0c <rmw_wait+0x190>
 801de86:	e7cd      	b.n	801de24 <rmw_wait+0x1a8>
 801de88:	e9d9 3200 	ldrd	r3, r2, [r9]
 801de8c:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
 801de90:	3501      	adds	r5, #1
 801de92:	429d      	cmp	r5, r3
 801de94:	d3a7      	bcc.n	801dde6 <rmw_wait+0x16a>
 801de96:	e7b5      	b.n	801de04 <rmw_wait+0x188>
 801de98:	e9d6 3200 	ldrd	r3, r2, [r6]
 801de9c:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
 801dea0:	3501      	adds	r5, #1
 801dea2:	42ab      	cmp	r3, r5
 801dea4:	d88b      	bhi.n	801ddbe <rmw_wait+0x142>
 801dea6:	e797      	b.n	801ddd8 <rmw_wait+0x15c>
 801dea8:	4629      	mov	r1, r5
 801deaa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801deae:	f7f9 fae5 	bl	801747c <uxr_run_session_until_data>
 801deb2:	6864      	ldr	r4, [r4, #4]
 801deb4:	2c00      	cmp	r4, #0
 801deb6:	f47f af71 	bne.w	801dd9c <rmw_wait+0x120>
 801deba:	e779      	b.n	801ddb0 <rmw_wait+0x134>
 801debc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801dec0:	f7fe fdbc 	bl	801ca3c <rmw_time_total_nsec>
 801dec4:	4a2c      	ldr	r2, [pc, #176]	@ (801df78 <rmw_wait+0x2fc>)
 801dec6:	2300      	movs	r3, #0
 801dec8:	f7e2 ff3e 	bl	8000d48 <__aeabi_uldivmod>
 801decc:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 801ded0:	4605      	mov	r5, r0
 801ded2:	f171 0100 	sbcs.w	r1, r1, #0
 801ded6:	bfa8      	it	ge
 801ded8:	f06f 4500 	mvnge.w	r5, #2147483648	@ 0x80000000
 801dedc:	e6ee      	b.n	801dcbc <rmw_wait+0x40>
 801dede:	2e00      	cmp	r6, #0
 801dee0:	f47f af00 	bne.w	801dce4 <rmw_wait+0x68>
 801dee4:	f1b9 0f00 	cmp.w	r9, #0
 801dee8:	d009      	beq.n	801defe <rmw_wait+0x282>
 801deea:	f8d9 1000 	ldr.w	r1, [r9]
 801deee:	2900      	cmp	r1, #0
 801def0:	f47f af12 	bne.w	801dd18 <rmw_wait+0x9c>
 801def4:	2f00      	cmp	r7, #0
 801def6:	f47f af21 	bne.w	801dd3c <rmw_wait+0xc0>
 801defa:	2400      	movs	r4, #0
 801defc:	e792      	b.n	801de24 <rmw_wait+0x1a8>
 801defe:	2f00      	cmp	r7, #0
 801df00:	d0fb      	beq.n	801defa <rmw_wait+0x27e>
 801df02:	6839      	ldr	r1, [r7, #0]
 801df04:	2900      	cmp	r1, #0
 801df06:	f47f af1b 	bne.w	801dd40 <rmw_wait+0xc4>
 801df0a:	2400      	movs	r4, #0
 801df0c:	e764      	b.n	801ddd8 <rmw_wait+0x15c>
 801df0e:	2f00      	cmp	r7, #0
 801df10:	f47f af14 	bne.w	801dd3c <rmw_wait+0xc0>
 801df14:	2c00      	cmp	r4, #0
 801df16:	f47f af23 	bne.w	801dd60 <rmw_wait+0xe4>
 801df1a:	2800      	cmp	r0, #0
 801df1c:	f47f af4d 	bne.w	801ddba <rmw_wait+0x13e>
 801df20:	2400      	movs	r4, #0
 801df22:	e75e      	b.n	801dde2 <rmw_wait+0x166>
 801df24:	2c00      	cmp	r4, #0
 801df26:	f47f af1b 	bne.w	801dd60 <rmw_wait+0xe4>
 801df2a:	2e00      	cmp	r6, #0
 801df2c:	f47f af43 	bne.w	801ddb6 <rmw_wait+0x13a>
 801df30:	e7f6      	b.n	801df20 <rmw_wait+0x2a4>
 801df32:	f1b9 0f00 	cmp.w	r9, #0
 801df36:	d012      	beq.n	801df5e <rmw_wait+0x2e2>
 801df38:	f8d9 1000 	ldr.w	r1, [r9]
 801df3c:	2900      	cmp	r1, #0
 801df3e:	f47f aeeb 	bne.w	801dd18 <rmw_wait+0x9c>
 801df42:	2f00      	cmp	r7, #0
 801df44:	f47f aefa 	bne.w	801dd3c <rmw_wait+0xc0>
 801df48:	e70a      	b.n	801dd60 <rmw_wait+0xe4>
 801df4a:	2f00      	cmp	r7, #0
 801df4c:	f47f aef6 	bne.w	801dd3c <rmw_wait+0xc0>
 801df50:	2c00      	cmp	r4, #0
 801df52:	f47f af05 	bne.w	801dd60 <rmw_wait+0xe4>
 801df56:	2800      	cmp	r0, #0
 801df58:	f47f af2f 	bne.w	801ddba <rmw_wait+0x13e>
 801df5c:	e7cd      	b.n	801defa <rmw_wait+0x27e>
 801df5e:	2f00      	cmp	r7, #0
 801df60:	f43f aefe 	beq.w	801dd60 <rmw_wait+0xe4>
 801df64:	6839      	ldr	r1, [r7, #0]
 801df66:	2900      	cmp	r1, #0
 801df68:	f47f aeea 	bne.w	801dd40 <rmw_wait+0xc4>
 801df6c:	e6f8      	b.n	801dd60 <rmw_wait+0xe4>
 801df6e:	bf00      	nop
 801df70:	08025100 	.word	0x08025100
 801df74:	20028420 	.word	0x20028420
 801df78:	000f4240 	.word	0x000f4240

0801df7c <rmw_create_wait_set>:
 801df7c:	b508      	push	{r3, lr}
 801df7e:	4803      	ldr	r0, [pc, #12]	@ (801df8c <rmw_create_wait_set+0x10>)
 801df80:	f7fe febe 	bl	801cd00 <get_memory>
 801df84:	b108      	cbz	r0, 801df8a <rmw_create_wait_set+0xe>
 801df86:	6880      	ldr	r0, [r0, #8]
 801df88:	3010      	adds	r0, #16
 801df8a:	bd08      	pop	{r3, pc}
 801df8c:	20023bdc 	.word	0x20023bdc

0801df90 <rmw_destroy_wait_set>:
 801df90:	b508      	push	{r3, lr}
 801df92:	4b08      	ldr	r3, [pc, #32]	@ (801dfb4 <rmw_destroy_wait_set+0x24>)
 801df94:	6819      	ldr	r1, [r3, #0]
 801df96:	b911      	cbnz	r1, 801df9e <rmw_destroy_wait_set+0xe>
 801df98:	e00a      	b.n	801dfb0 <rmw_destroy_wait_set+0x20>
 801df9a:	6849      	ldr	r1, [r1, #4]
 801df9c:	b141      	cbz	r1, 801dfb0 <rmw_destroy_wait_set+0x20>
 801df9e:	688b      	ldr	r3, [r1, #8]
 801dfa0:	3310      	adds	r3, #16
 801dfa2:	4298      	cmp	r0, r3
 801dfa4:	d1f9      	bne.n	801df9a <rmw_destroy_wait_set+0xa>
 801dfa6:	4803      	ldr	r0, [pc, #12]	@ (801dfb4 <rmw_destroy_wait_set+0x24>)
 801dfa8:	f7fe feba 	bl	801cd20 <put_memory>
 801dfac:	2000      	movs	r0, #0
 801dfae:	bd08      	pop	{r3, pc}
 801dfb0:	2001      	movs	r0, #1
 801dfb2:	bd08      	pop	{r3, pc}
 801dfb4:	20023bdc 	.word	0x20023bdc

0801dfb8 <rosidl_runtime_c__double__Sequence__init>:
 801dfb8:	b1b8      	cbz	r0, 801dfea <rosidl_runtime_c__double__Sequence__init+0x32>
 801dfba:	b530      	push	{r4, r5, lr}
 801dfbc:	4604      	mov	r4, r0
 801dfbe:	b087      	sub	sp, #28
 801dfc0:	460d      	mov	r5, r1
 801dfc2:	b931      	cbnz	r1, 801dfd2 <rosidl_runtime_c__double__Sequence__init+0x1a>
 801dfc4:	460b      	mov	r3, r1
 801dfc6:	2001      	movs	r0, #1
 801dfc8:	60a5      	str	r5, [r4, #8]
 801dfca:	e9c4 3500 	strd	r3, r5, [r4]
 801dfce:	b007      	add	sp, #28
 801dfd0:	bd30      	pop	{r4, r5, pc}
 801dfd2:	a801      	add	r0, sp, #4
 801dfd4:	f7f6 fc66 	bl	80148a4 <rcutils_get_default_allocator>
 801dfd8:	9b01      	ldr	r3, [sp, #4]
 801dfda:	9905      	ldr	r1, [sp, #20]
 801dfdc:	00e8      	lsls	r0, r5, #3
 801dfde:	4798      	blx	r3
 801dfe0:	4603      	mov	r3, r0
 801dfe2:	2800      	cmp	r0, #0
 801dfe4:	d1ef      	bne.n	801dfc6 <rosidl_runtime_c__double__Sequence__init+0xe>
 801dfe6:	2000      	movs	r0, #0
 801dfe8:	e7f1      	b.n	801dfce <rosidl_runtime_c__double__Sequence__init+0x16>
 801dfea:	2000      	movs	r0, #0
 801dfec:	4770      	bx	lr
 801dfee:	bf00      	nop

0801dff0 <rosidl_runtime_c__double__Sequence__fini>:
 801dff0:	b188      	cbz	r0, 801e016 <rosidl_runtime_c__double__Sequence__fini+0x26>
 801dff2:	6803      	ldr	r3, [r0, #0]
 801dff4:	b510      	push	{r4, lr}
 801dff6:	4604      	mov	r4, r0
 801dff8:	b086      	sub	sp, #24
 801dffa:	b153      	cbz	r3, 801e012 <rosidl_runtime_c__double__Sequence__fini+0x22>
 801dffc:	a801      	add	r0, sp, #4
 801dffe:	f7f6 fc51 	bl	80148a4 <rcutils_get_default_allocator>
 801e002:	9b02      	ldr	r3, [sp, #8]
 801e004:	9905      	ldr	r1, [sp, #20]
 801e006:	6820      	ldr	r0, [r4, #0]
 801e008:	4798      	blx	r3
 801e00a:	2300      	movs	r3, #0
 801e00c:	e9c4 3300 	strd	r3, r3, [r4]
 801e010:	60a3      	str	r3, [r4, #8]
 801e012:	b006      	add	sp, #24
 801e014:	bd10      	pop	{r4, pc}
 801e016:	4770      	bx	lr

0801e018 <std_msgs__msg__Float64MultiArray__get_type_hash>:
 801e018:	4800      	ldr	r0, [pc, #0]	@ (801e01c <std_msgs__msg__Float64MultiArray__get_type_hash+0x4>)
 801e01a:	4770      	bx	lr
 801e01c:	20001214 	.word	0x20001214

0801e020 <std_msgs__msg__Float64MultiArray__get_type_description>:
 801e020:	b570      	push	{r4, r5, r6, lr}
 801e022:	4e0c      	ldr	r6, [pc, #48]	@ (801e054 <std_msgs__msg__Float64MultiArray__get_type_description+0x34>)
 801e024:	7835      	ldrb	r5, [r6, #0]
 801e026:	b10d      	cbz	r5, 801e02c <std_msgs__msg__Float64MultiArray__get_type_description+0xc>
 801e028:	480b      	ldr	r0, [pc, #44]	@ (801e058 <std_msgs__msg__Float64MultiArray__get_type_description+0x38>)
 801e02a:	bd70      	pop	{r4, r5, r6, pc}
 801e02c:	4628      	mov	r0, r5
 801e02e:	4c0b      	ldr	r4, [pc, #44]	@ (801e05c <std_msgs__msg__Float64MultiArray__get_type_description+0x3c>)
 801e030:	f000 f8c6 	bl	801e1c0 <std_msgs__msg__MultiArrayDimension__get_type_description>
 801e034:	300c      	adds	r0, #12
 801e036:	c807      	ldmia	r0, {r0, r1, r2}
 801e038:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e03c:	4628      	mov	r0, r5
 801e03e:	3418      	adds	r4, #24
 801e040:	f000 f96c 	bl	801e31c <std_msgs__msg__MultiArrayLayout__get_type_description>
 801e044:	300c      	adds	r0, #12
 801e046:	2301      	movs	r3, #1
 801e048:	c807      	ldmia	r0, {r0, r1, r2}
 801e04a:	7033      	strb	r3, [r6, #0]
 801e04c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e050:	4801      	ldr	r0, [pc, #4]	@ (801e058 <std_msgs__msg__Float64MultiArray__get_type_description+0x38>)
 801e052:	bd70      	pop	{r4, r5, r6, pc}
 801e054:	200287f5 	.word	0x200287f5
 801e058:	0802675c 	.word	0x0802675c
 801e05c:	20001414 	.word	0x20001414

0801e060 <std_msgs__msg__Float64MultiArray__get_type_description_sources>:
 801e060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e062:	4e17      	ldr	r6, [pc, #92]	@ (801e0c0 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x60>)
 801e064:	7837      	ldrb	r7, [r6, #0]
 801e066:	b10f      	cbz	r7, 801e06c <std_msgs__msg__Float64MultiArray__get_type_description_sources+0xc>
 801e068:	4816      	ldr	r0, [pc, #88]	@ (801e0c4 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x64>)
 801e06a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e06c:	4d16      	ldr	r5, [pc, #88]	@ (801e0c8 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x68>)
 801e06e:	4c17      	ldr	r4, [pc, #92]	@ (801e0cc <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x6c>)
 801e070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e074:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e076:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e078:	682b      	ldr	r3, [r5, #0]
 801e07a:	4625      	mov	r5, r4
 801e07c:	4638      	mov	r0, r7
 801e07e:	3428      	adds	r4, #40	@ 0x28
 801e080:	f845 3b04 	str.w	r3, [r5], #4
 801e084:	f000 f8a8 	bl	801e1d8 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source>
 801e088:	4684      	mov	ip, r0
 801e08a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e08e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e090:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e094:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e096:	f8dc 3000 	ldr.w	r3, [ip]
 801e09a:	4638      	mov	r0, r7
 801e09c:	602b      	str	r3, [r5, #0]
 801e09e:	f000 f955 	bl	801e34c <std_msgs__msg__MultiArrayLayout__get_individual_type_description_source>
 801e0a2:	2301      	movs	r3, #1
 801e0a4:	4684      	mov	ip, r0
 801e0a6:	7033      	strb	r3, [r6, #0]
 801e0a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e0ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e0ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e0b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e0b4:	f8dc 3000 	ldr.w	r3, [ip]
 801e0b8:	4802      	ldr	r0, [pc, #8]	@ (801e0c4 <std_msgs__msg__Float64MultiArray__get_type_description_sources+0x64>)
 801e0ba:	6023      	str	r3, [r4, #0]
 801e0bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e0be:	bf00      	nop
 801e0c0:	200287f4 	.word	0x200287f4
 801e0c4:	0802672c 	.word	0x0802672c
 801e0c8:	08026738 	.word	0x08026738
 801e0cc:	20028788 	.word	0x20028788

0801e0d0 <std_msgs__msg__Float64MultiArray__init>:
 801e0d0:	b1e0      	cbz	r0, 801e10c <std_msgs__msg__Float64MultiArray__init+0x3c>
 801e0d2:	b538      	push	{r3, r4, r5, lr}
 801e0d4:	4604      	mov	r4, r0
 801e0d6:	f000 f965 	bl	801e3a4 <std_msgs__msg__MultiArrayLayout__init>
 801e0da:	b138      	cbz	r0, 801e0ec <std_msgs__msg__Float64MultiArray__init+0x1c>
 801e0dc:	f104 0510 	add.w	r5, r4, #16
 801e0e0:	2100      	movs	r1, #0
 801e0e2:	4628      	mov	r0, r5
 801e0e4:	f7ff ff68 	bl	801dfb8 <rosidl_runtime_c__double__Sequence__init>
 801e0e8:	b148      	cbz	r0, 801e0fe <std_msgs__msg__Float64MultiArray__init+0x2e>
 801e0ea:	bd38      	pop	{r3, r4, r5, pc}
 801e0ec:	4620      	mov	r0, r4
 801e0ee:	f000 f969 	bl	801e3c4 <std_msgs__msg__MultiArrayLayout__fini>
 801e0f2:	f104 0010 	add.w	r0, r4, #16
 801e0f6:	f7ff ff7b 	bl	801dff0 <rosidl_runtime_c__double__Sequence__fini>
 801e0fa:	2000      	movs	r0, #0
 801e0fc:	bd38      	pop	{r3, r4, r5, pc}
 801e0fe:	4620      	mov	r0, r4
 801e100:	f000 f960 	bl	801e3c4 <std_msgs__msg__MultiArrayLayout__fini>
 801e104:	4628      	mov	r0, r5
 801e106:	f7ff ff73 	bl	801dff0 <rosidl_runtime_c__double__Sequence__fini>
 801e10a:	e7f6      	b.n	801e0fa <std_msgs__msg__Float64MultiArray__init+0x2a>
 801e10c:	2000      	movs	r0, #0
 801e10e:	4770      	bx	lr

0801e110 <std_msgs__msg__Float64MultiArray__fini>:
 801e110:	b148      	cbz	r0, 801e126 <std_msgs__msg__Float64MultiArray__fini+0x16>
 801e112:	b510      	push	{r4, lr}
 801e114:	4604      	mov	r4, r0
 801e116:	f000 f955 	bl	801e3c4 <std_msgs__msg__MultiArrayLayout__fini>
 801e11a:	f104 0010 	add.w	r0, r4, #16
 801e11e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e122:	f7ff bf65 	b.w	801dff0 <rosidl_runtime_c__double__Sequence__fini>
 801e126:	4770      	bx	lr

0801e128 <std_msgs__msg__Header__get_type_hash>:
 801e128:	4800      	ldr	r0, [pc, #0]	@ (801e12c <std_msgs__msg__Header__get_type_hash+0x4>)
 801e12a:	4770      	bx	lr
 801e12c:	2000153c 	.word	0x2000153c

0801e130 <std_msgs__msg__Header__get_type_description>:
 801e130:	b510      	push	{r4, lr}
 801e132:	4c08      	ldr	r4, [pc, #32]	@ (801e154 <std_msgs__msg__Header__get_type_description+0x24>)
 801e134:	7820      	ldrb	r0, [r4, #0]
 801e136:	b108      	cbz	r0, 801e13c <std_msgs__msg__Header__get_type_description+0xc>
 801e138:	4807      	ldr	r0, [pc, #28]	@ (801e158 <std_msgs__msg__Header__get_type_description+0x28>)
 801e13a:	bd10      	pop	{r4, pc}
 801e13c:	f000 f9f0 	bl	801e520 <builtin_interfaces__msg__Time__get_type_description>
 801e140:	300c      	adds	r0, #12
 801e142:	4b06      	ldr	r3, [pc, #24]	@ (801e15c <std_msgs__msg__Header__get_type_description+0x2c>)
 801e144:	c807      	ldmia	r0, {r0, r1, r2}
 801e146:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801e14a:	2301      	movs	r3, #1
 801e14c:	4802      	ldr	r0, [pc, #8]	@ (801e158 <std_msgs__msg__Header__get_type_description+0x28>)
 801e14e:	7023      	strb	r3, [r4, #0]
 801e150:	bd10      	pop	{r4, pc}
 801e152:	bf00      	nop
 801e154:	20028841 	.word	0x20028841
 801e158:	080267b0 	.word	0x080267b0
 801e15c:	200016b4 	.word	0x200016b4

0801e160 <std_msgs__msg__Header__get_individual_type_description_source>:
 801e160:	4800      	ldr	r0, [pc, #0]	@ (801e164 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 801e162:	4770      	bx	lr
 801e164:	0802678c 	.word	0x0802678c

0801e168 <std_msgs__msg__Header__get_type_description_sources>:
 801e168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e16a:	4e0f      	ldr	r6, [pc, #60]	@ (801e1a8 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 801e16c:	7837      	ldrb	r7, [r6, #0]
 801e16e:	b10f      	cbz	r7, 801e174 <std_msgs__msg__Header__get_type_description_sources+0xc>
 801e170:	480e      	ldr	r0, [pc, #56]	@ (801e1ac <std_msgs__msg__Header__get_type_description_sources+0x44>)
 801e172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e174:	4d0e      	ldr	r5, [pc, #56]	@ (801e1b0 <std_msgs__msg__Header__get_type_description_sources+0x48>)
 801e176:	4c0f      	ldr	r4, [pc, #60]	@ (801e1b4 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 801e178:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e17a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e17c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e17e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e180:	682b      	ldr	r3, [r5, #0]
 801e182:	4638      	mov	r0, r7
 801e184:	f844 3b04 	str.w	r3, [r4], #4
 801e188:	f000 f9d6 	bl	801e538 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 801e18c:	2301      	movs	r3, #1
 801e18e:	4684      	mov	ip, r0
 801e190:	7033      	strb	r3, [r6, #0]
 801e192:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e198:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e19c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e19e:	f8dc 3000 	ldr.w	r3, [ip]
 801e1a2:	4802      	ldr	r0, [pc, #8]	@ (801e1ac <std_msgs__msg__Header__get_type_description_sources+0x44>)
 801e1a4:	6023      	str	r3, [r4, #0]
 801e1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e1a8:	20028840 	.word	0x20028840
 801e1ac:	08026780 	.word	0x08026780
 801e1b0:	0802678c 	.word	0x0802678c
 801e1b4:	200287f8 	.word	0x200287f8

0801e1b8 <std_msgs__msg__MultiArrayDimension__get_type_hash>:
 801e1b8:	4800      	ldr	r0, [pc, #0]	@ (801e1bc <std_msgs__msg__MultiArrayDimension__get_type_hash+0x4>)
 801e1ba:	4770      	bx	lr
 801e1bc:	20001794 	.word	0x20001794

0801e1c0 <std_msgs__msg__MultiArrayDimension__get_type_description>:
 801e1c0:	4b03      	ldr	r3, [pc, #12]	@ (801e1d0 <std_msgs__msg__MultiArrayDimension__get_type_description+0x10>)
 801e1c2:	781a      	ldrb	r2, [r3, #0]
 801e1c4:	b90a      	cbnz	r2, 801e1ca <std_msgs__msg__MultiArrayDimension__get_type_description+0xa>
 801e1c6:	2201      	movs	r2, #1
 801e1c8:	701a      	strb	r2, [r3, #0]
 801e1ca:	4802      	ldr	r0, [pc, #8]	@ (801e1d4 <std_msgs__msg__MultiArrayDimension__get_type_description+0x14>)
 801e1cc:	4770      	bx	lr
 801e1ce:	bf00      	nop
 801e1d0:	20028869 	.word	0x20028869
 801e1d4:	08026804 	.word	0x08026804

0801e1d8 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source>:
 801e1d8:	4800      	ldr	r0, [pc, #0]	@ (801e1dc <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source+0x4>)
 801e1da:	4770      	bx	lr
 801e1dc:	080267e0 	.word	0x080267e0

0801e1e0 <std_msgs__msg__MultiArrayDimension__get_type_description_sources>:
 801e1e0:	4b09      	ldr	r3, [pc, #36]	@ (801e208 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x28>)
 801e1e2:	781a      	ldrb	r2, [r3, #0]
 801e1e4:	b96a      	cbnz	r2, 801e202 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x22>
 801e1e6:	2201      	movs	r2, #1
 801e1e8:	b430      	push	{r4, r5}
 801e1ea:	4d08      	ldr	r5, [pc, #32]	@ (801e20c <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x2c>)
 801e1ec:	4c08      	ldr	r4, [pc, #32]	@ (801e210 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x30>)
 801e1ee:	701a      	strb	r2, [r3, #0]
 801e1f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e1f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e1f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e1f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e1f8:	682b      	ldr	r3, [r5, #0]
 801e1fa:	4806      	ldr	r0, [pc, #24]	@ (801e214 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x34>)
 801e1fc:	6023      	str	r3, [r4, #0]
 801e1fe:	bc30      	pop	{r4, r5}
 801e200:	4770      	bx	lr
 801e202:	4804      	ldr	r0, [pc, #16]	@ (801e214 <std_msgs__msg__MultiArrayDimension__get_type_description_sources+0x34>)
 801e204:	4770      	bx	lr
 801e206:	bf00      	nop
 801e208:	20028868 	.word	0x20028868
 801e20c:	080267e0 	.word	0x080267e0
 801e210:	20028844 	.word	0x20028844
 801e214:	080267d4 	.word	0x080267d4

0801e218 <std_msgs__msg__MultiArrayDimension__init>:
 801e218:	b150      	cbz	r0, 801e230 <std_msgs__msg__MultiArrayDimension__init+0x18>
 801e21a:	b510      	push	{r4, lr}
 801e21c:	4604      	mov	r4, r0
 801e21e:	f7f7 f959 	bl	80154d4 <rosidl_runtime_c__String__init>
 801e222:	b100      	cbz	r0, 801e226 <std_msgs__msg__MultiArrayDimension__init+0xe>
 801e224:	bd10      	pop	{r4, pc}
 801e226:	4620      	mov	r0, r4
 801e228:	f7f7 f970 	bl	801550c <rosidl_runtime_c__String__fini>
 801e22c:	2000      	movs	r0, #0
 801e22e:	bd10      	pop	{r4, pc}
 801e230:	2000      	movs	r0, #0
 801e232:	4770      	bx	lr

0801e234 <std_msgs__msg__MultiArrayDimension__fini>:
 801e234:	b108      	cbz	r0, 801e23a <std_msgs__msg__MultiArrayDimension__fini+0x6>
 801e236:	f7f7 b969 	b.w	801550c <rosidl_runtime_c__String__fini>
 801e23a:	4770      	bx	lr

0801e23c <std_msgs__msg__MultiArrayDimension__Sequence__init>:
 801e23c:	2800      	cmp	r0, #0
 801e23e:	d03e      	beq.n	801e2be <std_msgs__msg__MultiArrayDimension__Sequence__init+0x82>
 801e240:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e244:	b087      	sub	sp, #28
 801e246:	460d      	mov	r5, r1
 801e248:	4681      	mov	r9, r0
 801e24a:	a801      	add	r0, sp, #4
 801e24c:	f7f6 fb2a 	bl	80148a4 <rcutils_get_default_allocator>
 801e250:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801e254:	b355      	cbz	r5, 801e2ac <std_msgs__msg__MultiArrayDimension__Sequence__init+0x70>
 801e256:	9b04      	ldr	r3, [sp, #16]
 801e258:	4642      	mov	r2, r8
 801e25a:	2114      	movs	r1, #20
 801e25c:	4628      	mov	r0, r5
 801e25e:	4798      	blx	r3
 801e260:	4607      	mov	r7, r0
 801e262:	b308      	cbz	r0, 801e2a8 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x6c>
 801e264:	4606      	mov	r6, r0
 801e266:	2400      	movs	r4, #0
 801e268:	e003      	b.n	801e272 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x36>
 801e26a:	3401      	adds	r4, #1
 801e26c:	3614      	adds	r6, #20
 801e26e:	42a5      	cmp	r5, r4
 801e270:	d01d      	beq.n	801e2ae <std_msgs__msg__MultiArrayDimension__Sequence__init+0x72>
 801e272:	4630      	mov	r0, r6
 801e274:	f7f7 f92e 	bl	80154d4 <rosidl_runtime_c__String__init>
 801e278:	2800      	cmp	r0, #0
 801e27a:	d1f6      	bne.n	801e26a <std_msgs__msg__MultiArrayDimension__Sequence__init+0x2e>
 801e27c:	4630      	mov	r0, r6
 801e27e:	f7f7 f945 	bl	801550c <rosidl_runtime_c__String__fini>
 801e282:	42a5      	cmp	r5, r4
 801e284:	d913      	bls.n	801e2ae <std_msgs__msg__MultiArrayDimension__Sequence__init+0x72>
 801e286:	b15c      	cbz	r4, 801e2a0 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x64>
 801e288:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801e28c:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 801e290:	3c14      	subs	r4, #20
 801e292:	4620      	mov	r0, r4
 801e294:	f7f7 f93a 	bl	801550c <rosidl_runtime_c__String__fini>
 801e298:	42bc      	cmp	r4, r7
 801e29a:	f1a4 0414 	sub.w	r4, r4, #20
 801e29e:	d1f8      	bne.n	801e292 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x56>
 801e2a0:	9b02      	ldr	r3, [sp, #8]
 801e2a2:	4641      	mov	r1, r8
 801e2a4:	4638      	mov	r0, r7
 801e2a6:	4798      	blx	r3
 801e2a8:	2000      	movs	r0, #0
 801e2aa:	e005      	b.n	801e2b8 <std_msgs__msg__MultiArrayDimension__Sequence__init+0x7c>
 801e2ac:	462f      	mov	r7, r5
 801e2ae:	2001      	movs	r0, #1
 801e2b0:	f8c9 5008 	str.w	r5, [r9, #8]
 801e2b4:	e9c9 7500 	strd	r7, r5, [r9]
 801e2b8:	b007      	add	sp, #28
 801e2ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e2be:	2000      	movs	r0, #0
 801e2c0:	4770      	bx	lr
 801e2c2:	bf00      	nop

0801e2c4 <std_msgs__msg__MultiArrayDimension__Sequence__fini>:
 801e2c4:	b320      	cbz	r0, 801e310 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x4c>
 801e2c6:	b530      	push	{r4, r5, lr}
 801e2c8:	b087      	sub	sp, #28
 801e2ca:	4605      	mov	r5, r0
 801e2cc:	a801      	add	r0, sp, #4
 801e2ce:	f7f6 fae9 	bl	80148a4 <rcutils_get_default_allocator>
 801e2d2:	682a      	ldr	r2, [r5, #0]
 801e2d4:	b1b2      	cbz	r2, 801e304 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x40>
 801e2d6:	68a9      	ldr	r1, [r5, #8]
 801e2d8:	b161      	cbz	r1, 801e2f4 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x30>
 801e2da:	2400      	movs	r4, #0
 801e2dc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 801e2e0:	eb12 0083 	adds.w	r0, r2, r3, lsl #2
 801e2e4:	d010      	beq.n	801e308 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x44>
 801e2e6:	f7f7 f911 	bl	801550c <rosidl_runtime_c__String__fini>
 801e2ea:	3401      	adds	r4, #1
 801e2ec:	68a9      	ldr	r1, [r5, #8]
 801e2ee:	682a      	ldr	r2, [r5, #0]
 801e2f0:	428c      	cmp	r4, r1
 801e2f2:	d3f3      	bcc.n	801e2dc <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x18>
 801e2f4:	9b02      	ldr	r3, [sp, #8]
 801e2f6:	4610      	mov	r0, r2
 801e2f8:	9905      	ldr	r1, [sp, #20]
 801e2fa:	4798      	blx	r3
 801e2fc:	2300      	movs	r3, #0
 801e2fe:	e9c5 3300 	strd	r3, r3, [r5]
 801e302:	60ab      	str	r3, [r5, #8]
 801e304:	b007      	add	sp, #28
 801e306:	bd30      	pop	{r4, r5, pc}
 801e308:	3401      	adds	r4, #1
 801e30a:	428c      	cmp	r4, r1
 801e30c:	d3e6      	bcc.n	801e2dc <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x18>
 801e30e:	e7f1      	b.n	801e2f4 <std_msgs__msg__MultiArrayDimension__Sequence__fini+0x30>
 801e310:	4770      	bx	lr
 801e312:	bf00      	nop

0801e314 <std_msgs__msg__MultiArrayLayout__get_type_hash>:
 801e314:	4800      	ldr	r0, [pc, #0]	@ (801e318 <std_msgs__msg__MultiArrayLayout__get_type_hash+0x4>)
 801e316:	4770      	bx	lr
 801e318:	20001a5c 	.word	0x20001a5c

0801e31c <std_msgs__msg__MultiArrayLayout__get_type_description>:
 801e31c:	b510      	push	{r4, lr}
 801e31e:	4c08      	ldr	r4, [pc, #32]	@ (801e340 <std_msgs__msg__MultiArrayLayout__get_type_description+0x24>)
 801e320:	7820      	ldrb	r0, [r4, #0]
 801e322:	b108      	cbz	r0, 801e328 <std_msgs__msg__MultiArrayLayout__get_type_description+0xc>
 801e324:	4807      	ldr	r0, [pc, #28]	@ (801e344 <std_msgs__msg__MultiArrayLayout__get_type_description+0x28>)
 801e326:	bd10      	pop	{r4, pc}
 801e328:	f7ff ff4a 	bl	801e1c0 <std_msgs__msg__MultiArrayDimension__get_type_description>
 801e32c:	300c      	adds	r0, #12
 801e32e:	4b06      	ldr	r3, [pc, #24]	@ (801e348 <std_msgs__msg__MultiArrayLayout__get_type_description+0x2c>)
 801e330:	c807      	ldmia	r0, {r0, r1, r2}
 801e332:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801e336:	2301      	movs	r3, #1
 801e338:	4802      	ldr	r0, [pc, #8]	@ (801e344 <std_msgs__msg__MultiArrayLayout__get_type_description+0x28>)
 801e33a:	7023      	strb	r3, [r4, #0]
 801e33c:	bd10      	pop	{r4, pc}
 801e33e:	bf00      	nop
 801e340:	200288b5 	.word	0x200288b5
 801e344:	08026858 	.word	0x08026858
 801e348:	20001f18 	.word	0x20001f18

0801e34c <std_msgs__msg__MultiArrayLayout__get_individual_type_description_source>:
 801e34c:	4800      	ldr	r0, [pc, #0]	@ (801e350 <std_msgs__msg__MultiArrayLayout__get_individual_type_description_source+0x4>)
 801e34e:	4770      	bx	lr
 801e350:	08026834 	.word	0x08026834

0801e354 <std_msgs__msg__MultiArrayLayout__get_type_description_sources>:
 801e354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e356:	4e0f      	ldr	r6, [pc, #60]	@ (801e394 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x40>)
 801e358:	7837      	ldrb	r7, [r6, #0]
 801e35a:	b10f      	cbz	r7, 801e360 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0xc>
 801e35c:	480e      	ldr	r0, [pc, #56]	@ (801e398 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x44>)
 801e35e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e360:	4d0e      	ldr	r5, [pc, #56]	@ (801e39c <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x48>)
 801e362:	4c0f      	ldr	r4, [pc, #60]	@ (801e3a0 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x4c>)
 801e364:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e366:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e36a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e36c:	682b      	ldr	r3, [r5, #0]
 801e36e:	4638      	mov	r0, r7
 801e370:	f844 3b04 	str.w	r3, [r4], #4
 801e374:	f7ff ff30 	bl	801e1d8 <std_msgs__msg__MultiArrayDimension__get_individual_type_description_source>
 801e378:	2301      	movs	r3, #1
 801e37a:	4684      	mov	ip, r0
 801e37c:	7033      	strb	r3, [r6, #0]
 801e37e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e384:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e38a:	f8dc 3000 	ldr.w	r3, [ip]
 801e38e:	4802      	ldr	r0, [pc, #8]	@ (801e398 <std_msgs__msg__MultiArrayLayout__get_type_description_sources+0x44>)
 801e390:	6023      	str	r3, [r4, #0]
 801e392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e394:	200288b4 	.word	0x200288b4
 801e398:	08026828 	.word	0x08026828
 801e39c:	08026834 	.word	0x08026834
 801e3a0:	2002886c 	.word	0x2002886c

0801e3a4 <std_msgs__msg__MultiArrayLayout__init>:
 801e3a4:	b158      	cbz	r0, 801e3be <std_msgs__msg__MultiArrayLayout__init+0x1a>
 801e3a6:	2100      	movs	r1, #0
 801e3a8:	b510      	push	{r4, lr}
 801e3aa:	4604      	mov	r4, r0
 801e3ac:	f7ff ff46 	bl	801e23c <std_msgs__msg__MultiArrayDimension__Sequence__init>
 801e3b0:	b100      	cbz	r0, 801e3b4 <std_msgs__msg__MultiArrayLayout__init+0x10>
 801e3b2:	bd10      	pop	{r4, pc}
 801e3b4:	4620      	mov	r0, r4
 801e3b6:	f7ff ff85 	bl	801e2c4 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 801e3ba:	2000      	movs	r0, #0
 801e3bc:	bd10      	pop	{r4, pc}
 801e3be:	2000      	movs	r0, #0
 801e3c0:	4770      	bx	lr
 801e3c2:	bf00      	nop

0801e3c4 <std_msgs__msg__MultiArrayLayout__fini>:
 801e3c4:	b108      	cbz	r0, 801e3ca <std_msgs__msg__MultiArrayLayout__fini+0x6>
 801e3c6:	f7ff bf7d 	b.w	801e2c4 <std_msgs__msg__MultiArrayDimension__Sequence__fini>
 801e3ca:	4770      	bx	lr

0801e3cc <std_msgs__msg__MultiArrayDimension__rosidl_typesupport_introspection_c__MultiArrayDimension_init_function>:
 801e3cc:	f7ff bf24 	b.w	801e218 <std_msgs__msg__MultiArrayDimension__init>

0801e3d0 <std_msgs__msg__MultiArrayDimension__rosidl_typesupport_introspection_c__MultiArrayDimension_fini_function>:
 801e3d0:	f7ff bf30 	b.w	801e234 <std_msgs__msg__MultiArrayDimension__fini>

0801e3d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 801e3d4:	4b04      	ldr	r3, [pc, #16]	@ (801e3e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 801e3d6:	681a      	ldr	r2, [r3, #0]
 801e3d8:	b10a      	cbz	r2, 801e3de <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0xa>
 801e3da:	4803      	ldr	r0, [pc, #12]	@ (801e3e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 801e3dc:	4770      	bx	lr
 801e3de:	4a03      	ldr	r2, [pc, #12]	@ (801e3ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x18>)
 801e3e0:	4801      	ldr	r0, [pc, #4]	@ (801e3e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x14>)
 801e3e2:	6812      	ldr	r2, [r2, #0]
 801e3e4:	601a      	str	r2, [r3, #0]
 801e3e6:	4770      	bx	lr
 801e3e8:	2000200c 	.word	0x2000200c
 801e3ec:	200003bc 	.word	0x200003bc

0801e3f0 <_MultiArrayDimension__cdr_serialize>:
 801e3f0:	b1d0      	cbz	r0, 801e428 <_MultiArrayDimension__cdr_serialize+0x38>
 801e3f2:	b570      	push	{r4, r5, r6, lr}
 801e3f4:	6806      	ldr	r6, [r0, #0]
 801e3f6:	4604      	mov	r4, r0
 801e3f8:	460d      	mov	r5, r1
 801e3fa:	b196      	cbz	r6, 801e422 <_MultiArrayDimension__cdr_serialize+0x32>
 801e3fc:	4630      	mov	r0, r6
 801e3fe:	f7e1 ff67 	bl	80002d0 <strlen>
 801e402:	1c42      	adds	r2, r0, #1
 801e404:	4631      	mov	r1, r6
 801e406:	6060      	str	r0, [r4, #4]
 801e408:	4628      	mov	r0, r5
 801e40a:	f7f8 f905 	bl	8016618 <ucdr_serialize_sequence_char>
 801e40e:	68e1      	ldr	r1, [r4, #12]
 801e410:	4628      	mov	r0, r5
 801e412:	f7f3 ffb5 	bl	8012380 <ucdr_serialize_uint32_t>
 801e416:	6921      	ldr	r1, [r4, #16]
 801e418:	4628      	mov	r0, r5
 801e41a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e41e:	f7f3 bfaf 	b.w	8012380 <ucdr_serialize_uint32_t>
 801e422:	4632      	mov	r2, r6
 801e424:	4630      	mov	r0, r6
 801e426:	e7ed      	b.n	801e404 <_MultiArrayDimension__cdr_serialize+0x14>
 801e428:	4770      	bx	lr
 801e42a:	bf00      	nop

0801e42c <get_serialized_size_std_msgs__msg__MultiArrayDimension>:
 801e42c:	b570      	push	{r4, r5, r6, lr}
 801e42e:	4604      	mov	r4, r0
 801e430:	b1b0      	cbz	r0, 801e460 <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x34>
 801e432:	460d      	mov	r5, r1
 801e434:	2104      	movs	r1, #4
 801e436:	4628      	mov	r0, r5
 801e438:	1d6e      	adds	r6, r5, #5
 801e43a:	f7f5 f85f 	bl	80134fc <ucdr_alignment>
 801e43e:	6863      	ldr	r3, [r4, #4]
 801e440:	2104      	movs	r1, #4
 801e442:	f1c5 0504 	rsb	r5, r5, #4
 801e446:	441e      	add	r6, r3
 801e448:	4406      	add	r6, r0
 801e44a:	4630      	mov	r0, r6
 801e44c:	f7f5 f856 	bl	80134fc <ucdr_alignment>
 801e450:	2104      	movs	r1, #4
 801e452:	1844      	adds	r4, r0, r1
 801e454:	4434      	add	r4, r6
 801e456:	4620      	mov	r0, r4
 801e458:	f7f5 f850 	bl	80134fc <ucdr_alignment>
 801e45c:	4405      	add	r5, r0
 801e45e:	1928      	adds	r0, r5, r4
 801e460:	bd70      	pop	{r4, r5, r6, pc}
 801e462:	bf00      	nop

0801e464 <_MultiArrayDimension__cdr_deserialize>:
 801e464:	b570      	push	{r4, r5, r6, lr}
 801e466:	460c      	mov	r4, r1
 801e468:	b082      	sub	sp, #8
 801e46a:	b1d9      	cbz	r1, 801e4a4 <_MultiArrayDimension__cdr_deserialize+0x40>
 801e46c:	688e      	ldr	r6, [r1, #8]
 801e46e:	ab01      	add	r3, sp, #4
 801e470:	6809      	ldr	r1, [r1, #0]
 801e472:	4605      	mov	r5, r0
 801e474:	4632      	mov	r2, r6
 801e476:	f7f8 f8e1 	bl	801663c <ucdr_deserialize_sequence_char>
 801e47a:	9b01      	ldr	r3, [sp, #4]
 801e47c:	b970      	cbnz	r0, 801e49c <_MultiArrayDimension__cdr_deserialize+0x38>
 801e47e:	429e      	cmp	r6, r3
 801e480:	d313      	bcc.n	801e4aa <_MultiArrayDimension__cdr_deserialize+0x46>
 801e482:	f104 010c 	add.w	r1, r4, #12
 801e486:	4628      	mov	r0, r5
 801e488:	f7f4 f8aa 	bl	80125e0 <ucdr_deserialize_uint32_t>
 801e48c:	f104 0110 	add.w	r1, r4, #16
 801e490:	4628      	mov	r0, r5
 801e492:	b002      	add	sp, #8
 801e494:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e498:	f7f4 b8a2 	b.w	80125e0 <ucdr_deserialize_uint32_t>
 801e49c:	b103      	cbz	r3, 801e4a0 <_MultiArrayDimension__cdr_deserialize+0x3c>
 801e49e:	3b01      	subs	r3, #1
 801e4a0:	6063      	str	r3, [r4, #4]
 801e4a2:	e7ee      	b.n	801e482 <_MultiArrayDimension__cdr_deserialize+0x1e>
 801e4a4:	4608      	mov	r0, r1
 801e4a6:	b002      	add	sp, #8
 801e4a8:	bd70      	pop	{r4, r5, r6, pc}
 801e4aa:	2101      	movs	r1, #1
 801e4ac:	75a8      	strb	r0, [r5, #22]
 801e4ae:	7569      	strb	r1, [r5, #21]
 801e4b0:	6060      	str	r0, [r4, #4]
 801e4b2:	4628      	mov	r0, r5
 801e4b4:	f7f5 f83a 	bl	801352c <ucdr_align_to>
 801e4b8:	9901      	ldr	r1, [sp, #4]
 801e4ba:	4628      	mov	r0, r5
 801e4bc:	f7f5 f86e 	bl	801359c <ucdr_advance_buffer>
 801e4c0:	e7df      	b.n	801e482 <_MultiArrayDimension__cdr_deserialize+0x1e>
 801e4c2:	bf00      	nop

0801e4c4 <_MultiArrayDimension__max_serialized_size>:
 801e4c4:	b510      	push	{r4, lr}
 801e4c6:	2104      	movs	r1, #4
 801e4c8:	2000      	movs	r0, #0
 801e4ca:	f7f5 f817 	bl	80134fc <ucdr_alignment>
 801e4ce:	2104      	movs	r1, #4
 801e4d0:	1844      	adds	r4, r0, r1
 801e4d2:	4620      	mov	r0, r4
 801e4d4:	f7f5 f812 	bl	80134fc <ucdr_alignment>
 801e4d8:	3004      	adds	r0, #4
 801e4da:	4420      	add	r0, r4
 801e4dc:	bd10      	pop	{r4, pc}
 801e4de:	bf00      	nop

0801e4e0 <_MultiArrayDimension__get_serialized_size>:
 801e4e0:	b538      	push	{r3, r4, r5, lr}
 801e4e2:	4604      	mov	r4, r0
 801e4e4:	b190      	cbz	r0, 801e50c <_MultiArrayDimension__get_serialized_size+0x2c>
 801e4e6:	2104      	movs	r1, #4
 801e4e8:	2000      	movs	r0, #0
 801e4ea:	f7f5 f807 	bl	80134fc <ucdr_alignment>
 801e4ee:	6865      	ldr	r5, [r4, #4]
 801e4f0:	2104      	movs	r1, #4
 801e4f2:	3505      	adds	r5, #5
 801e4f4:	4405      	add	r5, r0
 801e4f6:	4628      	mov	r0, r5
 801e4f8:	f7f5 f800 	bl	80134fc <ucdr_alignment>
 801e4fc:	2104      	movs	r1, #4
 801e4fe:	1844      	adds	r4, r0, r1
 801e500:	442c      	add	r4, r5
 801e502:	4620      	mov	r0, r4
 801e504:	f7f4 fffa 	bl	80134fc <ucdr_alignment>
 801e508:	3004      	adds	r0, #4
 801e50a:	4420      	add	r0, r4
 801e50c:	bd38      	pop	{r3, r4, r5, pc}
 801e50e:	bf00      	nop

0801e510 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 801e510:	4800      	ldr	r0, [pc, #0]	@ (801e514 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x4>)
 801e512:	4770      	bx	lr
 801e514:	200020d8 	.word	0x200020d8

0801e518 <builtin_interfaces__msg__Time__get_type_hash>:
 801e518:	4800      	ldr	r0, [pc, #0]	@ (801e51c <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 801e51a:	4770      	bx	lr
 801e51c:	2000210c 	.word	0x2000210c

0801e520 <builtin_interfaces__msg__Time__get_type_description>:
 801e520:	4b03      	ldr	r3, [pc, #12]	@ (801e530 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 801e522:	781a      	ldrb	r2, [r3, #0]
 801e524:	b90a      	cbnz	r2, 801e52a <builtin_interfaces__msg__Time__get_type_description+0xa>
 801e526:	2201      	movs	r2, #1
 801e528:	701a      	strb	r2, [r3, #0]
 801e52a:	4802      	ldr	r0, [pc, #8]	@ (801e534 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 801e52c:	4770      	bx	lr
 801e52e:	bf00      	nop
 801e530:	200288dd 	.word	0x200288dd
 801e534:	080268cc 	.word	0x080268cc

0801e538 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 801e538:	4800      	ldr	r0, [pc, #0]	@ (801e53c <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 801e53a:	4770      	bx	lr
 801e53c:	080268a8 	.word	0x080268a8

0801e540 <builtin_interfaces__msg__Time__get_type_description_sources>:
 801e540:	4b09      	ldr	r3, [pc, #36]	@ (801e568 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 801e542:	781a      	ldrb	r2, [r3, #0]
 801e544:	b96a      	cbnz	r2, 801e562 <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 801e546:	2201      	movs	r2, #1
 801e548:	b430      	push	{r4, r5}
 801e54a:	4d08      	ldr	r5, [pc, #32]	@ (801e56c <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 801e54c:	4c08      	ldr	r4, [pc, #32]	@ (801e570 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 801e54e:	701a      	strb	r2, [r3, #0]
 801e550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e558:	682b      	ldr	r3, [r5, #0]
 801e55a:	4806      	ldr	r0, [pc, #24]	@ (801e574 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 801e55c:	6023      	str	r3, [r4, #0]
 801e55e:	bc30      	pop	{r4, r5}
 801e560:	4770      	bx	lr
 801e562:	4804      	ldr	r0, [pc, #16]	@ (801e574 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 801e564:	4770      	bx	lr
 801e566:	bf00      	nop
 801e568:	200288dc 	.word	0x200288dc
 801e56c:	080268a8 	.word	0x080268a8
 801e570:	200288b8 	.word	0x200288b8
 801e574:	0802689c 	.word	0x0802689c

0801e578 <geometry_msgs__msg__Point__get_type_hash>:
 801e578:	4800      	ldr	r0, [pc, #0]	@ (801e57c <geometry_msgs__msg__Point__get_type_hash+0x4>)
 801e57a:	4770      	bx	lr
 801e57c:	20002398 	.word	0x20002398

0801e580 <geometry_msgs__msg__Point__get_type_description>:
 801e580:	4b03      	ldr	r3, [pc, #12]	@ (801e590 <geometry_msgs__msg__Point__get_type_description+0x10>)
 801e582:	781a      	ldrb	r2, [r3, #0]
 801e584:	b90a      	cbnz	r2, 801e58a <geometry_msgs__msg__Point__get_type_description+0xa>
 801e586:	2201      	movs	r2, #1
 801e588:	701a      	strb	r2, [r3, #0]
 801e58a:	4802      	ldr	r0, [pc, #8]	@ (801e594 <geometry_msgs__msg__Point__get_type_description+0x14>)
 801e58c:	4770      	bx	lr
 801e58e:	bf00      	nop
 801e590:	20028905 	.word	0x20028905
 801e594:	08026920 	.word	0x08026920

0801e598 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 801e598:	4800      	ldr	r0, [pc, #0]	@ (801e59c <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 801e59a:	4770      	bx	lr
 801e59c:	080268fc 	.word	0x080268fc

0801e5a0 <geometry_msgs__msg__Point__get_type_description_sources>:
 801e5a0:	4b09      	ldr	r3, [pc, #36]	@ (801e5c8 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 801e5a2:	781a      	ldrb	r2, [r3, #0]
 801e5a4:	b96a      	cbnz	r2, 801e5c2 <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 801e5a6:	2201      	movs	r2, #1
 801e5a8:	b430      	push	{r4, r5}
 801e5aa:	4d08      	ldr	r5, [pc, #32]	@ (801e5cc <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 801e5ac:	4c08      	ldr	r4, [pc, #32]	@ (801e5d0 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 801e5ae:	701a      	strb	r2, [r3, #0]
 801e5b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e5b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e5b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e5b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e5b8:	682b      	ldr	r3, [r5, #0]
 801e5ba:	4806      	ldr	r0, [pc, #24]	@ (801e5d4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801e5bc:	6023      	str	r3, [r4, #0]
 801e5be:	bc30      	pop	{r4, r5}
 801e5c0:	4770      	bx	lr
 801e5c2:	4804      	ldr	r0, [pc, #16]	@ (801e5d4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801e5c4:	4770      	bx	lr
 801e5c6:	bf00      	nop
 801e5c8:	20028904 	.word	0x20028904
 801e5cc:	080268fc 	.word	0x080268fc
 801e5d0:	200288e0 	.word	0x200288e0
 801e5d4:	080268f0 	.word	0x080268f0

0801e5d8 <geometry_msgs__msg__Pose__get_type_hash>:
 801e5d8:	4800      	ldr	r0, [pc, #0]	@ (801e5dc <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 801e5da:	4770      	bx	lr
 801e5dc:	20002514 	.word	0x20002514

0801e5e0 <geometry_msgs__msg__Pose__get_type_description>:
 801e5e0:	b570      	push	{r4, r5, r6, lr}
 801e5e2:	4e0c      	ldr	r6, [pc, #48]	@ (801e614 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 801e5e4:	7835      	ldrb	r5, [r6, #0]
 801e5e6:	b10d      	cbz	r5, 801e5ec <geometry_msgs__msg__Pose__get_type_description+0xc>
 801e5e8:	480b      	ldr	r0, [pc, #44]	@ (801e618 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 801e5ea:	bd70      	pop	{r4, r5, r6, pc}
 801e5ec:	4628      	mov	r0, r5
 801e5ee:	4c0b      	ldr	r4, [pc, #44]	@ (801e61c <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 801e5f0:	f7ff ffc6 	bl	801e580 <geometry_msgs__msg__Point__get_type_description>
 801e5f4:	300c      	adds	r0, #12
 801e5f6:	c807      	ldmia	r0, {r0, r1, r2}
 801e5f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e5fc:	4628      	mov	r0, r5
 801e5fe:	3418      	adds	r4, #24
 801e600:	f000 f8f2 	bl	801e7e8 <geometry_msgs__msg__Quaternion__get_type_description>
 801e604:	300c      	adds	r0, #12
 801e606:	2301      	movs	r3, #1
 801e608:	c807      	ldmia	r0, {r0, r1, r2}
 801e60a:	7033      	strb	r3, [r6, #0]
 801e60c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e610:	4801      	ldr	r0, [pc, #4]	@ (801e618 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 801e612:	bd70      	pop	{r4, r5, r6, pc}
 801e614:	20028975 	.word	0x20028975
 801e618:	08026974 	.word	0x08026974
 801e61c:	200025c0 	.word	0x200025c0

0801e620 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 801e620:	4800      	ldr	r0, [pc, #0]	@ (801e624 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 801e622:	4770      	bx	lr
 801e624:	08026950 	.word	0x08026950

0801e628 <geometry_msgs__msg__Pose__get_type_description_sources>:
 801e628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e62a:	4e17      	ldr	r6, [pc, #92]	@ (801e688 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 801e62c:	7837      	ldrb	r7, [r6, #0]
 801e62e:	b10f      	cbz	r7, 801e634 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 801e630:	4816      	ldr	r0, [pc, #88]	@ (801e68c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 801e632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e634:	4d16      	ldr	r5, [pc, #88]	@ (801e690 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 801e636:	4c17      	ldr	r4, [pc, #92]	@ (801e694 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 801e638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e63a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e63c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e63e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e640:	682b      	ldr	r3, [r5, #0]
 801e642:	4625      	mov	r5, r4
 801e644:	4638      	mov	r0, r7
 801e646:	3428      	adds	r4, #40	@ 0x28
 801e648:	f845 3b04 	str.w	r3, [r5], #4
 801e64c:	f7ff ffa4 	bl	801e598 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801e650:	4684      	mov	ip, r0
 801e652:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e656:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e658:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e65c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e65e:	f8dc 3000 	ldr.w	r3, [ip]
 801e662:	4638      	mov	r0, r7
 801e664:	602b      	str	r3, [r5, #0]
 801e666:	f000 f8cb 	bl	801e800 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801e66a:	2301      	movs	r3, #1
 801e66c:	4684      	mov	ip, r0
 801e66e:	7033      	strb	r3, [r6, #0]
 801e670:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e676:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e67a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e67c:	f8dc 3000 	ldr.w	r3, [ip]
 801e680:	4802      	ldr	r0, [pc, #8]	@ (801e68c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 801e682:	6023      	str	r3, [r4, #0]
 801e684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e686:	bf00      	nop
 801e688:	20028974 	.word	0x20028974
 801e68c:	08026944 	.word	0x08026944
 801e690:	08026950 	.word	0x08026950
 801e694:	20028908 	.word	0x20028908

0801e698 <geometry_msgs__msg__Pose__init>:
 801e698:	b1d8      	cbz	r0, 801e6d2 <geometry_msgs__msg__Pose__init+0x3a>
 801e69a:	b538      	push	{r3, r4, r5, lr}
 801e69c:	4604      	mov	r4, r0
 801e69e:	f002 fc7f 	bl	8020fa0 <geometry_msgs__msg__Point__init>
 801e6a2:	b130      	cbz	r0, 801e6b2 <geometry_msgs__msg__Pose__init+0x1a>
 801e6a4:	f104 0518 	add.w	r5, r4, #24
 801e6a8:	4628      	mov	r0, r5
 801e6aa:	f000 f8c9 	bl	801e840 <geometry_msgs__msg__Quaternion__init>
 801e6ae:	b148      	cbz	r0, 801e6c4 <geometry_msgs__msg__Pose__init+0x2c>
 801e6b0:	bd38      	pop	{r3, r4, r5, pc}
 801e6b2:	4620      	mov	r0, r4
 801e6b4:	f002 fc78 	bl	8020fa8 <geometry_msgs__msg__Point__fini>
 801e6b8:	f104 0018 	add.w	r0, r4, #24
 801e6bc:	f000 f8d4 	bl	801e868 <geometry_msgs__msg__Quaternion__fini>
 801e6c0:	2000      	movs	r0, #0
 801e6c2:	bd38      	pop	{r3, r4, r5, pc}
 801e6c4:	4620      	mov	r0, r4
 801e6c6:	f002 fc6f 	bl	8020fa8 <geometry_msgs__msg__Point__fini>
 801e6ca:	4628      	mov	r0, r5
 801e6cc:	f000 f8cc 	bl	801e868 <geometry_msgs__msg__Quaternion__fini>
 801e6d0:	e7f6      	b.n	801e6c0 <geometry_msgs__msg__Pose__init+0x28>
 801e6d2:	2000      	movs	r0, #0
 801e6d4:	4770      	bx	lr
 801e6d6:	bf00      	nop

0801e6d8 <geometry_msgs__msg__Pose__fini>:
 801e6d8:	b148      	cbz	r0, 801e6ee <geometry_msgs__msg__Pose__fini+0x16>
 801e6da:	b510      	push	{r4, lr}
 801e6dc:	4604      	mov	r4, r0
 801e6de:	f002 fc63 	bl	8020fa8 <geometry_msgs__msg__Point__fini>
 801e6e2:	f104 0018 	add.w	r0, r4, #24
 801e6e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e6ea:	f000 b8bd 	b.w	801e868 <geometry_msgs__msg__Quaternion__fini>
 801e6ee:	4770      	bx	lr

0801e6f0 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 801e6f0:	4800      	ldr	r0, [pc, #0]	@ (801e6f4 <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 801e6f2:	4770      	bx	lr
 801e6f4:	200026e0 	.word	0x200026e0

0801e6f8 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 801e6f8:	b570      	push	{r4, r5, r6, lr}
 801e6fa:	4e11      	ldr	r6, [pc, #68]	@ (801e740 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 801e6fc:	7835      	ldrb	r5, [r6, #0]
 801e6fe:	b10d      	cbz	r5, 801e704 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 801e700:	4810      	ldr	r0, [pc, #64]	@ (801e744 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801e702:	bd70      	pop	{r4, r5, r6, pc}
 801e704:	4628      	mov	r0, r5
 801e706:	4c10      	ldr	r4, [pc, #64]	@ (801e748 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 801e708:	f7ff ff3a 	bl	801e580 <geometry_msgs__msg__Point__get_type_description>
 801e70c:	300c      	adds	r0, #12
 801e70e:	c807      	ldmia	r0, {r0, r1, r2}
 801e710:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e714:	4628      	mov	r0, r5
 801e716:	f7ff ff63 	bl	801e5e0 <geometry_msgs__msg__Pose__get_type_description>
 801e71a:	300c      	adds	r0, #12
 801e71c:	f104 0318 	add.w	r3, r4, #24
 801e720:	3430      	adds	r4, #48	@ 0x30
 801e722:	c807      	ldmia	r0, {r0, r1, r2}
 801e724:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801e728:	4628      	mov	r0, r5
 801e72a:	f000 f85d 	bl	801e7e8 <geometry_msgs__msg__Quaternion__get_type_description>
 801e72e:	300c      	adds	r0, #12
 801e730:	2301      	movs	r3, #1
 801e732:	c807      	ldmia	r0, {r0, r1, r2}
 801e734:	7033      	strb	r3, [r6, #0]
 801e736:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e73a:	4802      	ldr	r0, [pc, #8]	@ (801e744 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801e73c:	bd70      	pop	{r4, r5, r6, pc}
 801e73e:	bf00      	nop
 801e740:	20028a09 	.word	0x20028a09
 801e744:	080269c8 	.word	0x080269c8
 801e748:	20002858 	.word	0x20002858

0801e74c <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 801e74c:	4800      	ldr	r0, [pc, #0]	@ (801e750 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 801e74e:	4770      	bx	lr
 801e750:	080269a4 	.word	0x080269a4

0801e754 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 801e754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e756:	4e1e      	ldr	r6, [pc, #120]	@ (801e7d0 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 801e758:	7837      	ldrb	r7, [r6, #0]
 801e75a:	b10f      	cbz	r7, 801e760 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 801e75c:	481d      	ldr	r0, [pc, #116]	@ (801e7d4 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801e75e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e760:	4d1d      	ldr	r5, [pc, #116]	@ (801e7d8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 801e762:	4c1e      	ldr	r4, [pc, #120]	@ (801e7dc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 801e764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e76a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e76c:	682b      	ldr	r3, [r5, #0]
 801e76e:	4625      	mov	r5, r4
 801e770:	4638      	mov	r0, r7
 801e772:	f845 3b04 	str.w	r3, [r5], #4
 801e776:	f7ff ff0f 	bl	801e598 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801e77a:	4684      	mov	ip, r0
 801e77c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e780:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e782:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e786:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e788:	f8dc 3000 	ldr.w	r3, [ip]
 801e78c:	4638      	mov	r0, r7
 801e78e:	602b      	str	r3, [r5, #0]
 801e790:	f7ff ff46 	bl	801e620 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 801e794:	4684      	mov	ip, r0
 801e796:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 801e79a:	344c      	adds	r4, #76	@ 0x4c
 801e79c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e7a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e7a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e7a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e7a8:	f8dc 3000 	ldr.w	r3, [ip]
 801e7ac:	4638      	mov	r0, r7
 801e7ae:	602b      	str	r3, [r5, #0]
 801e7b0:	f000 f826 	bl	801e800 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801e7b4:	2301      	movs	r3, #1
 801e7b6:	4684      	mov	ip, r0
 801e7b8:	7033      	strb	r3, [r6, #0]
 801e7ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e7be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e7c0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e7c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e7c6:	f8dc 3000 	ldr.w	r3, [ip]
 801e7ca:	4802      	ldr	r0, [pc, #8]	@ (801e7d4 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801e7cc:	6023      	str	r3, [r4, #0]
 801e7ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e7d0:	20028a08 	.word	0x20028a08
 801e7d4:	08026998 	.word	0x08026998
 801e7d8:	080269a4 	.word	0x080269a4
 801e7dc:	20028978 	.word	0x20028978

0801e7e0 <geometry_msgs__msg__Quaternion__get_type_hash>:
 801e7e0:	4800      	ldr	r0, [pc, #0]	@ (801e7e4 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 801e7e2:	4770      	bx	lr
 801e7e4:	200029b4 	.word	0x200029b4

0801e7e8 <geometry_msgs__msg__Quaternion__get_type_description>:
 801e7e8:	4b03      	ldr	r3, [pc, #12]	@ (801e7f8 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 801e7ea:	781a      	ldrb	r2, [r3, #0]
 801e7ec:	b90a      	cbnz	r2, 801e7f2 <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 801e7ee:	2201      	movs	r2, #1
 801e7f0:	701a      	strb	r2, [r3, #0]
 801e7f2:	4802      	ldr	r0, [pc, #8]	@ (801e7fc <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 801e7f4:	4770      	bx	lr
 801e7f6:	bf00      	nop
 801e7f8:	20028a31 	.word	0x20028a31
 801e7fc:	08026a1c 	.word	0x08026a1c

0801e800 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 801e800:	4800      	ldr	r0, [pc, #0]	@ (801e804 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 801e802:	4770      	bx	lr
 801e804:	080269f8 	.word	0x080269f8

0801e808 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 801e808:	4b09      	ldr	r3, [pc, #36]	@ (801e830 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 801e80a:	781a      	ldrb	r2, [r3, #0]
 801e80c:	b96a      	cbnz	r2, 801e82a <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 801e80e:	2201      	movs	r2, #1
 801e810:	b430      	push	{r4, r5}
 801e812:	4d08      	ldr	r5, [pc, #32]	@ (801e834 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 801e814:	4c08      	ldr	r4, [pc, #32]	@ (801e838 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 801e816:	701a      	strb	r2, [r3, #0]
 801e818:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e81a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e81c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e81e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e820:	682b      	ldr	r3, [r5, #0]
 801e822:	4806      	ldr	r0, [pc, #24]	@ (801e83c <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 801e824:	6023      	str	r3, [r4, #0]
 801e826:	bc30      	pop	{r4, r5}
 801e828:	4770      	bx	lr
 801e82a:	4804      	ldr	r0, [pc, #16]	@ (801e83c <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 801e82c:	4770      	bx	lr
 801e82e:	bf00      	nop
 801e830:	20028a30 	.word	0x20028a30
 801e834:	080269f8 	.word	0x080269f8
 801e838:	20028a0c 	.word	0x20028a0c
 801e83c:	080269ec 	.word	0x080269ec

0801e840 <geometry_msgs__msg__Quaternion__init>:
 801e840:	b160      	cbz	r0, 801e85c <geometry_msgs__msg__Quaternion__init+0x1c>
 801e842:	2200      	movs	r2, #0
 801e844:	2300      	movs	r3, #0
 801e846:	ed9f 7b06 	vldr	d7, [pc, #24]	@ 801e860 <geometry_msgs__msg__Quaternion__init+0x20>
 801e84a:	e9c0 2300 	strd	r2, r3, [r0]
 801e84e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801e852:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801e856:	ed80 7b06 	vstr	d7, [r0, #24]
 801e85a:	2001      	movs	r0, #1
 801e85c:	4770      	bx	lr
 801e85e:	bf00      	nop
 801e860:	00000000 	.word	0x00000000
 801e864:	3ff00000 	.word	0x3ff00000

0801e868 <geometry_msgs__msg__Quaternion__fini>:
 801e868:	4770      	bx	lr
 801e86a:	bf00      	nop

0801e86c <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 801e86c:	4800      	ldr	r0, [pc, #0]	@ (801e870 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 801e86e:	4770      	bx	lr
 801e870:	20002bb0 	.word	0x20002bb0

0801e874 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 801e874:	b570      	push	{r4, r5, r6, lr}
 801e876:	4e0c      	ldr	r6, [pc, #48]	@ (801e8a8 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 801e878:	7835      	ldrb	r5, [r6, #0]
 801e87a:	b10d      	cbz	r5, 801e880 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 801e87c:	480b      	ldr	r0, [pc, #44]	@ (801e8ac <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801e87e:	bd70      	pop	{r4, r5, r6, pc}
 801e880:	4628      	mov	r0, r5
 801e882:	4c0b      	ldr	r4, [pc, #44]	@ (801e8b0 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 801e884:	f7f7 fa40 	bl	8015d08 <geometry_msgs__msg__Twist__get_type_description>
 801e888:	300c      	adds	r0, #12
 801e88a:	c807      	ldmia	r0, {r0, r1, r2}
 801e88c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e890:	4628      	mov	r0, r5
 801e892:	3418      	adds	r4, #24
 801e894:	f7f7 fabe 	bl	8015e14 <geometry_msgs__msg__Vector3__get_type_description>
 801e898:	300c      	adds	r0, #12
 801e89a:	2301      	movs	r3, #1
 801e89c:	c807      	ldmia	r0, {r0, r1, r2}
 801e89e:	7033      	strb	r3, [r6, #0]
 801e8a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801e8a4:	4801      	ldr	r0, [pc, #4]	@ (801e8ac <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801e8a6:	bd70      	pop	{r4, r5, r6, pc}
 801e8a8:	20028aa1 	.word	0x20028aa1
 801e8ac:	08026a70 	.word	0x08026a70
 801e8b0:	20002d2c 	.word	0x20002d2c

0801e8b4 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 801e8b4:	4800      	ldr	r0, [pc, #0]	@ (801e8b8 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 801e8b6:	4770      	bx	lr
 801e8b8:	08026a4c 	.word	0x08026a4c

0801e8bc <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 801e8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e8be:	4e17      	ldr	r6, [pc, #92]	@ (801e91c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 801e8c0:	7837      	ldrb	r7, [r6, #0]
 801e8c2:	b10f      	cbz	r7, 801e8c8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 801e8c4:	4816      	ldr	r0, [pc, #88]	@ (801e920 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 801e8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e8c8:	4d16      	ldr	r5, [pc, #88]	@ (801e924 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 801e8ca:	4c17      	ldr	r4, [pc, #92]	@ (801e928 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 801e8cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e8ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e8d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801e8d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e8d4:	682b      	ldr	r3, [r5, #0]
 801e8d6:	4625      	mov	r5, r4
 801e8d8:	4638      	mov	r0, r7
 801e8da:	3428      	adds	r4, #40	@ 0x28
 801e8dc:	f845 3b04 	str.w	r3, [r5], #4
 801e8e0:	f7f7 fa2a 	bl	8015d38 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 801e8e4:	4684      	mov	ip, r0
 801e8e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e8ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e8ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e8f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801e8f2:	f8dc 3000 	ldr.w	r3, [ip]
 801e8f6:	4638      	mov	r0, r7
 801e8f8:	602b      	str	r3, [r5, #0]
 801e8fa:	f7f7 fa97 	bl	8015e2c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801e8fe:	2301      	movs	r3, #1
 801e900:	4684      	mov	ip, r0
 801e902:	7033      	strb	r3, [r6, #0]
 801e904:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e90a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801e90e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801e910:	f8dc 3000 	ldr.w	r3, [ip]
 801e914:	4802      	ldr	r0, [pc, #8]	@ (801e920 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 801e916:	6023      	str	r3, [r4, #0]
 801e918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e91a:	bf00      	nop
 801e91c:	20028aa0 	.word	0x20028aa0
 801e920:	08026a40 	.word	0x08026a40
 801e924:	08026a4c 	.word	0x08026a4c
 801e928:	20028a34 	.word	0x20028a34

0801e92c <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 801e92c:	f7ff beb4 	b.w	801e698 <geometry_msgs__msg__Pose__init>

0801e930 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 801e930:	f7ff bed2 	b.w	801e6d8 <geometry_msgs__msg__Pose__fini>

0801e934 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 801e934:	b510      	push	{r4, lr}
 801e936:	4c08      	ldr	r4, [pc, #32]	@ (801e958 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 801e938:	f002 fb3c 	bl	8020fb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801e93c:	60e0      	str	r0, [r4, #12]
 801e93e:	f000 f815 	bl	801e96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801e942:	4b06      	ldr	r3, [pc, #24]	@ (801e95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 801e944:	64a0      	str	r0, [r4, #72]	@ 0x48
 801e946:	681a      	ldr	r2, [r3, #0]
 801e948:	b10a      	cbz	r2, 801e94e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 801e94a:	4804      	ldr	r0, [pc, #16]	@ (801e95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 801e94c:	bd10      	pop	{r4, pc}
 801e94e:	4a04      	ldr	r2, [pc, #16]	@ (801e960 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 801e950:	4802      	ldr	r0, [pc, #8]	@ (801e95c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 801e952:	6812      	ldr	r2, [r2, #0]
 801e954:	601a      	str	r2, [r3, #0]
 801e956:	bd10      	pop	{r4, pc}
 801e958:	20002e68 	.word	0x20002e68
 801e95c:	20002e50 	.word	0x20002e50
 801e960:	200003bc 	.word	0x200003bc

0801e964 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 801e964:	f7ff bf6c 	b.w	801e840 <geometry_msgs__msg__Quaternion__init>

0801e968 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 801e968:	f7ff bf7e 	b.w	801e868 <geometry_msgs__msg__Quaternion__fini>

0801e96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 801e96c:	4b04      	ldr	r3, [pc, #16]	@ (801e980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801e96e:	681a      	ldr	r2, [r3, #0]
 801e970:	b10a      	cbz	r2, 801e976 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 801e972:	4803      	ldr	r0, [pc, #12]	@ (801e980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801e974:	4770      	bx	lr
 801e976:	4a03      	ldr	r2, [pc, #12]	@ (801e984 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 801e978:	4801      	ldr	r0, [pc, #4]	@ (801e980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801e97a:	6812      	ldr	r2, [r2, #0]
 801e97c:	601a      	str	r2, [r3, #0]
 801e97e:	4770      	bx	lr
 801e980:	20002ee0 	.word	0x20002ee0
 801e984:	200003bc 	.word	0x200003bc

0801e988 <get_serialized_size_geometry_msgs__msg__Pose>:
 801e988:	b538      	push	{r3, r4, r5, lr}
 801e98a:	4604      	mov	r4, r0
 801e98c:	b150      	cbz	r0, 801e9a4 <get_serialized_size_geometry_msgs__msg__Pose+0x1c>
 801e98e:	460d      	mov	r5, r1
 801e990:	f002 fb1e 	bl	8020fd0 <get_serialized_size_geometry_msgs__msg__Point>
 801e994:	4603      	mov	r3, r0
 801e996:	f104 0018 	add.w	r0, r4, #24
 801e99a:	461c      	mov	r4, r3
 801e99c:	18e9      	adds	r1, r5, r3
 801e99e:	f000 f869 	bl	801ea74 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801e9a2:	4420      	add	r0, r4
 801e9a4:	bd38      	pop	{r3, r4, r5, pc}
 801e9a6:	bf00      	nop

0801e9a8 <_Pose__cdr_deserialize>:
 801e9a8:	b570      	push	{r4, r5, r6, lr}
 801e9aa:	460c      	mov	r4, r1
 801e9ac:	b199      	cbz	r1, 801e9d6 <_Pose__cdr_deserialize+0x2e>
 801e9ae:	4605      	mov	r5, r0
 801e9b0:	f002 fb96 	bl	80210e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801e9b4:	4603      	mov	r3, r0
 801e9b6:	4621      	mov	r1, r4
 801e9b8:	4628      	mov	r0, r5
 801e9ba:	685b      	ldr	r3, [r3, #4]
 801e9bc:	68db      	ldr	r3, [r3, #12]
 801e9be:	4798      	blx	r3
 801e9c0:	f000 f904 	bl	801ebcc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801e9c4:	4603      	mov	r3, r0
 801e9c6:	f104 0118 	add.w	r1, r4, #24
 801e9ca:	4628      	mov	r0, r5
 801e9cc:	685b      	ldr	r3, [r3, #4]
 801e9ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e9d2:	68db      	ldr	r3, [r3, #12]
 801e9d4:	4718      	bx	r3
 801e9d6:	4608      	mov	r0, r1
 801e9d8:	bd70      	pop	{r4, r5, r6, pc}
 801e9da:	bf00      	nop

0801e9dc <_Pose__cdr_serialize>:
 801e9dc:	b1a8      	cbz	r0, 801ea0a <_Pose__cdr_serialize+0x2e>
 801e9de:	b570      	push	{r4, r5, r6, lr}
 801e9e0:	4604      	mov	r4, r0
 801e9e2:	460d      	mov	r5, r1
 801e9e4:	f002 fb7c 	bl	80210e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801e9e8:	4603      	mov	r3, r0
 801e9ea:	4629      	mov	r1, r5
 801e9ec:	4620      	mov	r0, r4
 801e9ee:	685b      	ldr	r3, [r3, #4]
 801e9f0:	689b      	ldr	r3, [r3, #8]
 801e9f2:	4798      	blx	r3
 801e9f4:	f000 f8ea 	bl	801ebcc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801e9f8:	4603      	mov	r3, r0
 801e9fa:	4629      	mov	r1, r5
 801e9fc:	f104 0018 	add.w	r0, r4, #24
 801ea00:	685b      	ldr	r3, [r3, #4]
 801ea02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ea06:	689b      	ldr	r3, [r3, #8]
 801ea08:	4718      	bx	r3
 801ea0a:	4770      	bx	lr

0801ea0c <_Pose__get_serialized_size>:
 801ea0c:	b510      	push	{r4, lr}
 801ea0e:	4604      	mov	r4, r0
 801ea10:	b148      	cbz	r0, 801ea26 <_Pose__get_serialized_size+0x1a>
 801ea12:	2100      	movs	r1, #0
 801ea14:	f002 fadc 	bl	8020fd0 <get_serialized_size_geometry_msgs__msg__Point>
 801ea18:	4601      	mov	r1, r0
 801ea1a:	f104 0018 	add.w	r0, r4, #24
 801ea1e:	460c      	mov	r4, r1
 801ea20:	f000 f828 	bl	801ea74 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801ea24:	4420      	add	r0, r4
 801ea26:	bd10      	pop	{r4, pc}

0801ea28 <_Pose__max_serialized_size>:
 801ea28:	b510      	push	{r4, lr}
 801ea2a:	b082      	sub	sp, #8
 801ea2c:	2301      	movs	r3, #1
 801ea2e:	2100      	movs	r1, #0
 801ea30:	f10d 0007 	add.w	r0, sp, #7
 801ea34:	f88d 3007 	strb.w	r3, [sp, #7]
 801ea38:	f002 fb38 	bl	80210ac <max_serialized_size_geometry_msgs__msg__Point>
 801ea3c:	4604      	mov	r4, r0
 801ea3e:	f10d 0007 	add.w	r0, sp, #7
 801ea42:	4621      	mov	r1, r4
 801ea44:	f000 f8a2 	bl	801eb8c <max_serialized_size_geometry_msgs__msg__Quaternion>
 801ea48:	4420      	add	r0, r4
 801ea4a:	b002      	add	sp, #8
 801ea4c:	bd10      	pop	{r4, pc}
 801ea4e:	bf00      	nop

0801ea50 <max_serialized_size_geometry_msgs__msg__Pose>:
 801ea50:	2301      	movs	r3, #1
 801ea52:	b570      	push	{r4, r5, r6, lr}
 801ea54:	7003      	strb	r3, [r0, #0]
 801ea56:	4605      	mov	r5, r0
 801ea58:	460e      	mov	r6, r1
 801ea5a:	f002 fb27 	bl	80210ac <max_serialized_size_geometry_msgs__msg__Point>
 801ea5e:	4604      	mov	r4, r0
 801ea60:	4628      	mov	r0, r5
 801ea62:	1931      	adds	r1, r6, r4
 801ea64:	f000 f892 	bl	801eb8c <max_serialized_size_geometry_msgs__msg__Quaternion>
 801ea68:	4420      	add	r0, r4
 801ea6a:	bd70      	pop	{r4, r5, r6, pc}

0801ea6c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 801ea6c:	4800      	ldr	r0, [pc, #0]	@ (801ea70 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 801ea6e:	4770      	bx	lr
 801ea70:	20002fe8 	.word	0x20002fe8

0801ea74 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 801ea74:	b1e8      	cbz	r0, 801eab2 <get_serialized_size_geometry_msgs__msg__Quaternion+0x3e>
 801ea76:	b570      	push	{r4, r5, r6, lr}
 801ea78:	460d      	mov	r5, r1
 801ea7a:	2108      	movs	r1, #8
 801ea7c:	f105 0408 	add.w	r4, r5, #8
 801ea80:	4628      	mov	r0, r5
 801ea82:	f7f4 fd3b 	bl	80134fc <ucdr_alignment>
 801ea86:	2108      	movs	r1, #8
 801ea88:	4404      	add	r4, r0
 801ea8a:	f1c5 0508 	rsb	r5, r5, #8
 801ea8e:	4620      	mov	r0, r4
 801ea90:	f7f4 fd34 	bl	80134fc <ucdr_alignment>
 801ea94:	2108      	movs	r1, #8
 801ea96:	1846      	adds	r6, r0, r1
 801ea98:	4426      	add	r6, r4
 801ea9a:	4630      	mov	r0, r6
 801ea9c:	f7f4 fd2e 	bl	80134fc <ucdr_alignment>
 801eaa0:	2108      	movs	r1, #8
 801eaa2:	1844      	adds	r4, r0, r1
 801eaa4:	4434      	add	r4, r6
 801eaa6:	4620      	mov	r0, r4
 801eaa8:	f7f4 fd28 	bl	80134fc <ucdr_alignment>
 801eaac:	4405      	add	r5, r0
 801eaae:	1928      	adds	r0, r5, r4
 801eab0:	bd70      	pop	{r4, r5, r6, pc}
 801eab2:	4770      	bx	lr

0801eab4 <_Quaternion__cdr_deserialize>:
 801eab4:	b538      	push	{r3, r4, r5, lr}
 801eab6:	460c      	mov	r4, r1
 801eab8:	b199      	cbz	r1, 801eae2 <_Quaternion__cdr_deserialize+0x2e>
 801eaba:	4605      	mov	r5, r0
 801eabc:	f7f4 fb3c 	bl	8013138 <ucdr_deserialize_double>
 801eac0:	f104 0108 	add.w	r1, r4, #8
 801eac4:	4628      	mov	r0, r5
 801eac6:	f7f4 fb37 	bl	8013138 <ucdr_deserialize_double>
 801eaca:	f104 0110 	add.w	r1, r4, #16
 801eace:	4628      	mov	r0, r5
 801ead0:	f7f4 fb32 	bl	8013138 <ucdr_deserialize_double>
 801ead4:	f104 0118 	add.w	r1, r4, #24
 801ead8:	4628      	mov	r0, r5
 801eada:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801eade:	f7f4 bb2b 	b.w	8013138 <ucdr_deserialize_double>
 801eae2:	4608      	mov	r0, r1
 801eae4:	bd38      	pop	{r3, r4, r5, pc}
 801eae6:	bf00      	nop

0801eae8 <_Quaternion__cdr_serialize>:
 801eae8:	b1c0      	cbz	r0, 801eb1c <_Quaternion__cdr_serialize+0x34>
 801eaea:	b538      	push	{r3, r4, r5, lr}
 801eaec:	460d      	mov	r5, r1
 801eaee:	4604      	mov	r4, r0
 801eaf0:	ed90 0b00 	vldr	d0, [r0]
 801eaf4:	4608      	mov	r0, r1
 801eaf6:	f7f4 f98f 	bl	8012e18 <ucdr_serialize_double>
 801eafa:	4628      	mov	r0, r5
 801eafc:	ed94 0b02 	vldr	d0, [r4, #8]
 801eb00:	f7f4 f98a 	bl	8012e18 <ucdr_serialize_double>
 801eb04:	4628      	mov	r0, r5
 801eb06:	ed94 0b04 	vldr	d0, [r4, #16]
 801eb0a:	f7f4 f985 	bl	8012e18 <ucdr_serialize_double>
 801eb0e:	4628      	mov	r0, r5
 801eb10:	ed94 0b06 	vldr	d0, [r4, #24]
 801eb14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801eb18:	f7f4 b97e 	b.w	8012e18 <ucdr_serialize_double>
 801eb1c:	4770      	bx	lr
 801eb1e:	bf00      	nop

0801eb20 <_Quaternion__get_serialized_size>:
 801eb20:	b1c0      	cbz	r0, 801eb54 <_Quaternion__get_serialized_size+0x34>
 801eb22:	2108      	movs	r1, #8
 801eb24:	2000      	movs	r0, #0
 801eb26:	b538      	push	{r3, r4, r5, lr}
 801eb28:	f7f4 fce8 	bl	80134fc <ucdr_alignment>
 801eb2c:	2108      	movs	r1, #8
 801eb2e:	1844      	adds	r4, r0, r1
 801eb30:	4620      	mov	r0, r4
 801eb32:	f7f4 fce3 	bl	80134fc <ucdr_alignment>
 801eb36:	2108      	movs	r1, #8
 801eb38:	1845      	adds	r5, r0, r1
 801eb3a:	4425      	add	r5, r4
 801eb3c:	4628      	mov	r0, r5
 801eb3e:	f7f4 fcdd 	bl	80134fc <ucdr_alignment>
 801eb42:	2108      	movs	r1, #8
 801eb44:	1844      	adds	r4, r0, r1
 801eb46:	442c      	add	r4, r5
 801eb48:	4620      	mov	r0, r4
 801eb4a:	f7f4 fcd7 	bl	80134fc <ucdr_alignment>
 801eb4e:	3008      	adds	r0, #8
 801eb50:	4420      	add	r0, r4
 801eb52:	bd38      	pop	{r3, r4, r5, pc}
 801eb54:	4770      	bx	lr
 801eb56:	bf00      	nop

0801eb58 <_Quaternion__max_serialized_size>:
 801eb58:	b538      	push	{r3, r4, r5, lr}
 801eb5a:	2108      	movs	r1, #8
 801eb5c:	2000      	movs	r0, #0
 801eb5e:	f7f4 fccd 	bl	80134fc <ucdr_alignment>
 801eb62:	2108      	movs	r1, #8
 801eb64:	1844      	adds	r4, r0, r1
 801eb66:	4620      	mov	r0, r4
 801eb68:	f7f4 fcc8 	bl	80134fc <ucdr_alignment>
 801eb6c:	2108      	movs	r1, #8
 801eb6e:	1845      	adds	r5, r0, r1
 801eb70:	4425      	add	r5, r4
 801eb72:	4628      	mov	r0, r5
 801eb74:	f7f4 fcc2 	bl	80134fc <ucdr_alignment>
 801eb78:	2108      	movs	r1, #8
 801eb7a:	1844      	adds	r4, r0, r1
 801eb7c:	442c      	add	r4, r5
 801eb7e:	4620      	mov	r0, r4
 801eb80:	f7f4 fcbc 	bl	80134fc <ucdr_alignment>
 801eb84:	3008      	adds	r0, #8
 801eb86:	4420      	add	r0, r4
 801eb88:	bd38      	pop	{r3, r4, r5, pc}
 801eb8a:	bf00      	nop

0801eb8c <max_serialized_size_geometry_msgs__msg__Quaternion>:
 801eb8c:	b570      	push	{r4, r5, r6, lr}
 801eb8e:	2301      	movs	r3, #1
 801eb90:	460c      	mov	r4, r1
 801eb92:	2108      	movs	r1, #8
 801eb94:	7003      	strb	r3, [r0, #0]
 801eb96:	4620      	mov	r0, r4
 801eb98:	f7f4 fcb0 	bl	80134fc <ucdr_alignment>
 801eb9c:	f104 0308 	add.w	r3, r4, #8
 801eba0:	2108      	movs	r1, #8
 801eba2:	f1c4 0408 	rsb	r4, r4, #8
 801eba6:	18c5      	adds	r5, r0, r3
 801eba8:	4628      	mov	r0, r5
 801ebaa:	f7f4 fca7 	bl	80134fc <ucdr_alignment>
 801ebae:	2108      	movs	r1, #8
 801ebb0:	1846      	adds	r6, r0, r1
 801ebb2:	442e      	add	r6, r5
 801ebb4:	4630      	mov	r0, r6
 801ebb6:	f7f4 fca1 	bl	80134fc <ucdr_alignment>
 801ebba:	2108      	movs	r1, #8
 801ebbc:	1845      	adds	r5, r0, r1
 801ebbe:	4435      	add	r5, r6
 801ebc0:	4628      	mov	r0, r5
 801ebc2:	f7f4 fc9b 	bl	80134fc <ucdr_alignment>
 801ebc6:	4420      	add	r0, r4
 801ebc8:	4428      	add	r0, r5
 801ebca:	bd70      	pop	{r4, r5, r6, pc}

0801ebcc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 801ebcc:	4800      	ldr	r0, [pc, #0]	@ (801ebd0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 801ebce:	4770      	bx	lr
 801ebd0:	2000301c 	.word	0x2000301c

0801ebd4 <ucdr_serialize_string>:
 801ebd4:	b538      	push	{r3, r4, r5, lr}
 801ebd6:	4605      	mov	r5, r0
 801ebd8:	4608      	mov	r0, r1
 801ebda:	460c      	mov	r4, r1
 801ebdc:	f7e1 fb78 	bl	80002d0 <strlen>
 801ebe0:	4602      	mov	r2, r0
 801ebe2:	4628      	mov	r0, r5
 801ebe4:	4621      	mov	r1, r4
 801ebe6:	3201      	adds	r2, #1
 801ebe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ebec:	f7f7 bd14 	b.w	8016618 <ucdr_serialize_sequence_char>

0801ebf0 <ucdr_deserialize_string>:
 801ebf0:	b500      	push	{lr}
 801ebf2:	b083      	sub	sp, #12
 801ebf4:	ab01      	add	r3, sp, #4
 801ebf6:	f7f7 fd21 	bl	801663c <ucdr_deserialize_sequence_char>
 801ebfa:	b003      	add	sp, #12
 801ebfc:	f85d fb04 	ldr.w	pc, [sp], #4

0801ec00 <get_custom_error>:
 801ec00:	4b01      	ldr	r3, [pc, #4]	@ (801ec08 <get_custom_error+0x8>)
 801ec02:	7818      	ldrb	r0, [r3, #0]
 801ec04:	4770      	bx	lr
 801ec06:	bf00      	nop
 801ec08:	20028aa2 	.word	0x20028aa2

0801ec0c <recv_custom_msg>:
 801ec0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ec10:	4693      	mov	fp, r2
 801ec12:	b089      	sub	sp, #36	@ 0x24
 801ec14:	2200      	movs	r2, #0
 801ec16:	4604      	mov	r4, r0
 801ec18:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 801ec1c:	f88d 201e 	strb.w	r2, [sp, #30]
 801ec20:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 801ec24:	9305      	str	r3, [sp, #20]
 801ec26:	9104      	str	r1, [sp, #16]
 801ec28:	b332      	cbz	r2, 801ec78 <recv_custom_msg+0x6c>
 801ec2a:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 801ec2e:	f10d 091f 	add.w	r9, sp, #31
 801ec32:	f10d 0814 	add.w	r8, sp, #20
 801ec36:	f10d 071e 	add.w	r7, sp, #30
 801ec3a:	f44f 7600 	mov.w	r6, #512	@ 0x200
 801ec3e:	e004      	b.n	801ec4a <recv_custom_msg+0x3e>
 801ec40:	9b05      	ldr	r3, [sp, #20]
 801ec42:	2b00      	cmp	r3, #0
 801ec44:	dd10      	ble.n	801ec68 <recv_custom_msg+0x5c>
 801ec46:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 801ec4a:	4623      	mov	r3, r4
 801ec4c:	4622      	mov	r2, r4
 801ec4e:	4629      	mov	r1, r5
 801ec50:	4650      	mov	r0, sl
 801ec52:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801ec56:	e9cd 6700 	strd	r6, r7, [sp]
 801ec5a:	f001 f903 	bl	801fe64 <uxr_read_framed_msg>
 801ec5e:	2800      	cmp	r0, #0
 801ec60:	d0ee      	beq.n	801ec40 <recv_custom_msg+0x34>
 801ec62:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801ec66:	b1a3      	cbz	r3, 801ec92 <recv_custom_msg+0x86>
 801ec68:	4b0e      	ldr	r3, [pc, #56]	@ (801eca4 <recv_custom_msg+0x98>)
 801ec6a:	2000      	movs	r0, #0
 801ec6c:	f89d 201f 	ldrb.w	r2, [sp, #31]
 801ec70:	701a      	strb	r2, [r3, #0]
 801ec72:	b009      	add	sp, #36	@ 0x24
 801ec74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ec78:	f10d 021f 	add.w	r2, sp, #31
 801ec7c:	4601      	mov	r1, r0
 801ec7e:	9200      	str	r2, [sp, #0]
 801ec80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801ec84:	47a8      	blx	r5
 801ec86:	2800      	cmp	r0, #0
 801ec88:	d0ee      	beq.n	801ec68 <recv_custom_msg+0x5c>
 801ec8a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801ec8e:	2b00      	cmp	r3, #0
 801ec90:	d1ea      	bne.n	801ec68 <recv_custom_msg+0x5c>
 801ec92:	f8cb 0000 	str.w	r0, [fp]
 801ec96:	2001      	movs	r0, #1
 801ec98:	9b04      	ldr	r3, [sp, #16]
 801ec9a:	601c      	str	r4, [r3, #0]
 801ec9c:	b009      	add	sp, #36	@ 0x24
 801ec9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eca2:	bf00      	nop
 801eca4:	20028aa2 	.word	0x20028aa2

0801eca8 <send_custom_msg>:
 801eca8:	b570      	push	{r4, r5, r6, lr}
 801ecaa:	f890 6200 	ldrb.w	r6, [r0, #512]	@ 0x200
 801ecae:	b086      	sub	sp, #24
 801ecb0:	4614      	mov	r4, r2
 801ecb2:	f8d0 5270 	ldr.w	r5, [r0, #624]	@ 0x270
 801ecb6:	b986      	cbnz	r6, 801ecda <send_custom_msg+0x32>
 801ecb8:	f10d 0317 	add.w	r3, sp, #23
 801ecbc:	47a8      	blx	r5
 801ecbe:	4603      	mov	r3, r0
 801ecc0:	1e18      	subs	r0, r3, #0
 801ecc2:	bf18      	it	ne
 801ecc4:	2001      	movne	r0, #1
 801ecc6:	42a3      	cmp	r3, r4
 801ecc8:	bf18      	it	ne
 801ecca:	2000      	movne	r0, #0
 801eccc:	b918      	cbnz	r0, 801ecd6 <send_custom_msg+0x2e>
 801ecce:	4b0a      	ldr	r3, [pc, #40]	@ (801ecf8 <send_custom_msg+0x50>)
 801ecd0:	f89d 2017 	ldrb.w	r2, [sp, #23]
 801ecd4:	701a      	strb	r2, [r3, #0]
 801ecd6:	b006      	add	sp, #24
 801ecd8:	bd70      	pop	{r4, r5, r6, pc}
 801ecda:	f10d 0217 	add.w	r2, sp, #23
 801ecde:	460b      	mov	r3, r1
 801ece0:	9400      	str	r4, [sp, #0]
 801ece2:	4629      	mov	r1, r5
 801ece4:	9202      	str	r2, [sp, #8]
 801ece6:	2200      	movs	r2, #0
 801ece8:	9201      	str	r2, [sp, #4]
 801ecea:	4602      	mov	r2, r0
 801ecec:	f200 2002 	addw	r0, r0, #514	@ 0x202
 801ecf0:	f000 fed0 	bl	801fa94 <uxr_write_framed_msg>
 801ecf4:	4603      	mov	r3, r0
 801ecf6:	e7e3      	b.n	801ecc0 <send_custom_msg+0x18>
 801ecf8:	20028aa2 	.word	0x20028aa2

0801ecfc <uxr_set_custom_transport_callbacks>:
 801ecfc:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 801ed00:	9901      	ldr	r1, [sp, #4]
 801ed02:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 801ed06:	9b00      	ldr	r3, [sp, #0]
 801ed08:	e9c0 319c 	strd	r3, r1, [r0, #624]	@ 0x270
 801ed0c:	4770      	bx	lr
 801ed0e:	bf00      	nop

0801ed10 <uxr_init_custom_transport>:
 801ed10:	b538      	push	{r3, r4, r5, lr}
 801ed12:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 801ed16:	b303      	cbz	r3, 801ed5a <uxr_init_custom_transport+0x4a>
 801ed18:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 801ed1c:	4604      	mov	r4, r0
 801ed1e:	b1e2      	cbz	r2, 801ed5a <uxr_init_custom_transport+0x4a>
 801ed20:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 801ed24:	b1ca      	cbz	r2, 801ed5a <uxr_init_custom_transport+0x4a>
 801ed26:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 801ed2a:	b1b2      	cbz	r2, 801ed5a <uxr_init_custom_transport+0x4a>
 801ed2c:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 801ed30:	4798      	blx	r3
 801ed32:	4605      	mov	r5, r0
 801ed34:	b188      	cbz	r0, 801ed5a <uxr_init_custom_transport+0x4a>
 801ed36:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 801ed3a:	b98b      	cbnz	r3, 801ed60 <uxr_init_custom_transport+0x50>
 801ed3c:	4b0b      	ldr	r3, [pc, #44]	@ (801ed6c <uxr_init_custom_transport+0x5c>)
 801ed3e:	4628      	mov	r0, r5
 801ed40:	490b      	ldr	r1, [pc, #44]	@ (801ed70 <uxr_init_custom_transport+0x60>)
 801ed42:	4a0c      	ldr	r2, [pc, #48]	@ (801ed74 <uxr_init_custom_transport+0x64>)
 801ed44:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801ed48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801ed4c:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 801ed50:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801ed54:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 801ed58:	bd38      	pop	{r3, r4, r5, pc}
 801ed5a:	2500      	movs	r5, #0
 801ed5c:	4628      	mov	r0, r5
 801ed5e:	bd38      	pop	{r3, r4, r5, pc}
 801ed60:	2100      	movs	r1, #0
 801ed62:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801ed66:	f000 fe8f 	bl	801fa88 <uxr_init_framing_io>
 801ed6a:	e7e7      	b.n	801ed3c <uxr_init_custom_transport+0x2c>
 801ed6c:	0801ec0d 	.word	0x0801ec0d
 801ed70:	0801eca9 	.word	0x0801eca9
 801ed74:	0801ec01 	.word	0x0801ec01

0801ed78 <uxr_close_custom_transport>:
 801ed78:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 801ed7c:	4718      	bx	r3
 801ed7e:	bf00      	nop

0801ed80 <uxr_init_input_best_effort_stream>:
 801ed80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ed84:	8003      	strh	r3, [r0, #0]
 801ed86:	4770      	bx	lr

0801ed88 <uxr_reset_input_best_effort_stream>:
 801ed88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ed8c:	8003      	strh	r3, [r0, #0]
 801ed8e:	4770      	bx	lr

0801ed90 <uxr_receive_best_effort_message>:
 801ed90:	b538      	push	{r3, r4, r5, lr}
 801ed92:	4604      	mov	r4, r0
 801ed94:	8800      	ldrh	r0, [r0, #0]
 801ed96:	460d      	mov	r5, r1
 801ed98:	f000 fe60 	bl	801fa5c <uxr_seq_num_cmp>
 801ed9c:	4603      	mov	r3, r0
 801ed9e:	0fc0      	lsrs	r0, r0, #31
 801eda0:	2b00      	cmp	r3, #0
 801eda2:	bfb8      	it	lt
 801eda4:	8025      	strhlt	r5, [r4, #0]
 801eda6:	bd38      	pop	{r3, r4, r5, pc}

0801eda8 <on_full_input_buffer>:
 801eda8:	b570      	push	{r4, r5, r6, lr}
 801edaa:	460c      	mov	r4, r1
 801edac:	4605      	mov	r5, r0
 801edae:	8908      	ldrh	r0, [r1, #8]
 801edb0:	682b      	ldr	r3, [r5, #0]
 801edb2:	7d26      	ldrb	r6, [r4, #20]
 801edb4:	e9d1 1200 	ldrd	r1, r2, [r1]
 801edb8:	fbb2 f2f0 	udiv	r2, r2, r0
 801edbc:	1a5b      	subs	r3, r3, r1
 801edbe:	fbb3 f3f2 	udiv	r3, r3, r2
 801edc2:	3301      	adds	r3, #1
 801edc4:	b29b      	uxth	r3, r3
 801edc6:	fbb3 fcf0 	udiv	ip, r3, r0
 801edca:	fb00 331c 	mls	r3, r0, ip, r3
 801edce:	b29b      	uxth	r3, r3
 801edd0:	fb02 f303 	mul.w	r3, r2, r3
 801edd4:	1d18      	adds	r0, r3, #4
 801edd6:	4408      	add	r0, r1
 801edd8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801eddc:	b116      	cbz	r6, 801ede4 <on_full_input_buffer+0x3c>
 801edde:	2600      	movs	r6, #0
 801ede0:	f840 6c04 	str.w	r6, [r0, #-4]
 801ede4:	2a03      	cmp	r2, #3
 801ede6:	d801      	bhi.n	801edec <on_full_input_buffer+0x44>
 801ede8:	2001      	movs	r0, #1
 801edea:	bd70      	pop	{r4, r5, r6, pc}
 801edec:	3308      	adds	r3, #8
 801edee:	4628      	mov	r0, r5
 801edf0:	3a04      	subs	r2, #4
 801edf2:	4419      	add	r1, r3
 801edf4:	692b      	ldr	r3, [r5, #16]
 801edf6:	f7f4 fb75 	bl	80134e4 <ucdr_init_buffer_origin>
 801edfa:	4628      	mov	r0, r5
 801edfc:	4622      	mov	r2, r4
 801edfe:	4902      	ldr	r1, [pc, #8]	@ (801ee08 <on_full_input_buffer+0x60>)
 801ee00:	f7f4 fb4c 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801ee04:	2000      	movs	r0, #0
 801ee06:	bd70      	pop	{r4, r5, r6, pc}
 801ee08:	0801eda9 	.word	0x0801eda9

0801ee0c <uxr_init_input_reliable_stream>:
 801ee0c:	b510      	push	{r4, lr}
 801ee0e:	e9c0 1200 	strd	r1, r2, [r0]
 801ee12:	2400      	movs	r4, #0
 801ee14:	9a02      	ldr	r2, [sp, #8]
 801ee16:	8103      	strh	r3, [r0, #8]
 801ee18:	6102      	str	r2, [r0, #16]
 801ee1a:	7504      	strb	r4, [r0, #20]
 801ee1c:	b1c3      	cbz	r3, 801ee50 <uxr_init_input_reliable_stream+0x44>
 801ee1e:	600c      	str	r4, [r1, #0]
 801ee20:	8901      	ldrh	r1, [r0, #8]
 801ee22:	2901      	cmp	r1, #1
 801ee24:	d914      	bls.n	801ee50 <uxr_init_input_reliable_stream+0x44>
 801ee26:	f04f 0c01 	mov.w	ip, #1
 801ee2a:	6843      	ldr	r3, [r0, #4]
 801ee2c:	f10c 0e01 	add.w	lr, ip, #1
 801ee30:	fbbc f2f1 	udiv	r2, ip, r1
 801ee34:	fbb3 f3f1 	udiv	r3, r3, r1
 801ee38:	fb01 c212 	mls	r2, r1, r2, ip
 801ee3c:	fa1f fc8e 	uxth.w	ip, lr
 801ee40:	b292      	uxth	r2, r2
 801ee42:	fb02 f303 	mul.w	r3, r2, r3
 801ee46:	6802      	ldr	r2, [r0, #0]
 801ee48:	50d4      	str	r4, [r2, r3]
 801ee4a:	8901      	ldrh	r1, [r0, #8]
 801ee4c:	4561      	cmp	r1, ip
 801ee4e:	d8ec      	bhi.n	801ee2a <uxr_init_input_reliable_stream+0x1e>
 801ee50:	f04f 33ff 	mov.w	r3, #4294967295
 801ee54:	60c3      	str	r3, [r0, #12]
 801ee56:	bd10      	pop	{r4, pc}

0801ee58 <uxr_reset_input_reliable_stream>:
 801ee58:	8901      	ldrh	r1, [r0, #8]
 801ee5a:	b1d9      	cbz	r1, 801ee94 <uxr_reset_input_reliable_stream+0x3c>
 801ee5c:	b510      	push	{r4, lr}
 801ee5e:	f04f 0e00 	mov.w	lr, #0
 801ee62:	46f4      	mov	ip, lr
 801ee64:	4674      	mov	r4, lr
 801ee66:	6843      	ldr	r3, [r0, #4]
 801ee68:	f10e 0e01 	add.w	lr, lr, #1
 801ee6c:	fbbc f2f1 	udiv	r2, ip, r1
 801ee70:	fbb3 f3f1 	udiv	r3, r3, r1
 801ee74:	fb01 c212 	mls	r2, r1, r2, ip
 801ee78:	fa1f fc8e 	uxth.w	ip, lr
 801ee7c:	b292      	uxth	r2, r2
 801ee7e:	fb02 f303 	mul.w	r3, r2, r3
 801ee82:	6802      	ldr	r2, [r0, #0]
 801ee84:	50d4      	str	r4, [r2, r3]
 801ee86:	8901      	ldrh	r1, [r0, #8]
 801ee88:	4561      	cmp	r1, ip
 801ee8a:	d8ec      	bhi.n	801ee66 <uxr_reset_input_reliable_stream+0xe>
 801ee8c:	f04f 33ff 	mov.w	r3, #4294967295
 801ee90:	60c3      	str	r3, [r0, #12]
 801ee92:	bd10      	pop	{r4, pc}
 801ee94:	f04f 33ff 	mov.w	r3, #4294967295
 801ee98:	60c3      	str	r3, [r0, #12]
 801ee9a:	4770      	bx	lr

0801ee9c <uxr_receive_reliable_message>:
 801ee9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eea0:	4604      	mov	r4, r0
 801eea2:	460d      	mov	r5, r1
 801eea4:	8901      	ldrh	r1, [r0, #8]
 801eea6:	4690      	mov	r8, r2
 801eea8:	8980      	ldrh	r0, [r0, #12]
 801eeaa:	461f      	mov	r7, r3
 801eeac:	f000 fdce 	bl	801fa4c <uxr_seq_num_add>
 801eeb0:	4629      	mov	r1, r5
 801eeb2:	4606      	mov	r6, r0
 801eeb4:	89a0      	ldrh	r0, [r4, #12]
 801eeb6:	f000 fdd1 	bl	801fa5c <uxr_seq_num_cmp>
 801eeba:	2800      	cmp	r0, #0
 801eebc:	db0a      	blt.n	801eed4 <uxr_receive_reliable_message+0x38>
 801eebe:	2600      	movs	r6, #0
 801eec0:	4629      	mov	r1, r5
 801eec2:	89e0      	ldrh	r0, [r4, #14]
 801eec4:	f000 fdca 	bl	801fa5c <uxr_seq_num_cmp>
 801eec8:	2800      	cmp	r0, #0
 801eeca:	4630      	mov	r0, r6
 801eecc:	bfb8      	it	lt
 801eece:	81e5      	strhlt	r5, [r4, #14]
 801eed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eed4:	4630      	mov	r0, r6
 801eed6:	4629      	mov	r1, r5
 801eed8:	f000 fdc0 	bl	801fa5c <uxr_seq_num_cmp>
 801eedc:	2800      	cmp	r0, #0
 801eede:	dbee      	blt.n	801eebe <uxr_receive_reliable_message+0x22>
 801eee0:	6923      	ldr	r3, [r4, #16]
 801eee2:	4640      	mov	r0, r8
 801eee4:	4798      	blx	r3
 801eee6:	4606      	mov	r6, r0
 801eee8:	2101      	movs	r1, #1
 801eeea:	89a0      	ldrh	r0, [r4, #12]
 801eeec:	f000 fdae 	bl	801fa4c <uxr_seq_num_add>
 801eef0:	b93e      	cbnz	r6, 801ef02 <uxr_receive_reliable_message+0x66>
 801eef2:	4285      	cmp	r5, r0
 801eef4:	d105      	bne.n	801ef02 <uxr_receive_reliable_message+0x66>
 801eef6:	2300      	movs	r3, #0
 801eef8:	9a06      	ldr	r2, [sp, #24]
 801eefa:	81a0      	strh	r0, [r4, #12]
 801eefc:	7013      	strb	r3, [r2, #0]
 801eefe:	2601      	movs	r6, #1
 801ef00:	e7de      	b.n	801eec0 <uxr_receive_reliable_message+0x24>
 801ef02:	8921      	ldrh	r1, [r4, #8]
 801ef04:	6863      	ldr	r3, [r4, #4]
 801ef06:	6820      	ldr	r0, [r4, #0]
 801ef08:	fbb5 f2f1 	udiv	r2, r5, r1
 801ef0c:	fbb3 f3f1 	udiv	r3, r3, r1
 801ef10:	fb01 5212 	mls	r2, r1, r2, r5
 801ef14:	b292      	uxth	r2, r2
 801ef16:	fb02 f303 	mul.w	r3, r2, r3
 801ef1a:	3304      	adds	r3, #4
 801ef1c:	4418      	add	r0, r3
 801ef1e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801ef22:	2b00      	cmp	r3, #0
 801ef24:	d1cb      	bne.n	801eebe <uxr_receive_reliable_message+0x22>
 801ef26:	4641      	mov	r1, r8
 801ef28:	463a      	mov	r2, r7
 801ef2a:	f003 fb22 	bl	8022572 <memcpy>
 801ef2e:	8921      	ldrh	r1, [r4, #8]
 801ef30:	6863      	ldr	r3, [r4, #4]
 801ef32:	fbb5 f2f1 	udiv	r2, r5, r1
 801ef36:	fbb3 f3f1 	udiv	r3, r3, r1
 801ef3a:	fb01 5212 	mls	r2, r1, r2, r5
 801ef3e:	b292      	uxth	r2, r2
 801ef40:	fb02 f303 	mul.w	r3, r2, r3
 801ef44:	6822      	ldr	r2, [r4, #0]
 801ef46:	50d7      	str	r7, [r2, r3]
 801ef48:	2301      	movs	r3, #1
 801ef4a:	9a06      	ldr	r2, [sp, #24]
 801ef4c:	7013      	strb	r3, [r2, #0]
 801ef4e:	2e00      	cmp	r6, #0
 801ef50:	d0b5      	beq.n	801eebe <uxr_receive_reliable_message+0x22>
 801ef52:	89a6      	ldrh	r6, [r4, #12]
 801ef54:	2101      	movs	r1, #1
 801ef56:	4630      	mov	r0, r6
 801ef58:	f000 fd78 	bl	801fa4c <uxr_seq_num_add>
 801ef5c:	8921      	ldrh	r1, [r4, #8]
 801ef5e:	6863      	ldr	r3, [r4, #4]
 801ef60:	4606      	mov	r6, r0
 801ef62:	fbb0 f2f1 	udiv	r2, r0, r1
 801ef66:	fbb3 f3f1 	udiv	r3, r3, r1
 801ef6a:	fb01 0212 	mls	r2, r1, r2, r0
 801ef6e:	6820      	ldr	r0, [r4, #0]
 801ef70:	b292      	uxth	r2, r2
 801ef72:	fb02 f303 	mul.w	r3, r2, r3
 801ef76:	3304      	adds	r3, #4
 801ef78:	4418      	add	r0, r3
 801ef7a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801ef7e:	2b00      	cmp	r3, #0
 801ef80:	d09d      	beq.n	801eebe <uxr_receive_reliable_message+0x22>
 801ef82:	6923      	ldr	r3, [r4, #16]
 801ef84:	4798      	blx	r3
 801ef86:	2802      	cmp	r0, #2
 801ef88:	d0b9      	beq.n	801eefe <uxr_receive_reliable_message+0x62>
 801ef8a:	2801      	cmp	r0, #1
 801ef8c:	d0e2      	beq.n	801ef54 <uxr_receive_reliable_message+0xb8>
 801ef8e:	e796      	b.n	801eebe <uxr_receive_reliable_message+0x22>

0801ef90 <uxr_next_input_reliable_buffer_available>:
 801ef90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ef94:	4604      	mov	r4, r0
 801ef96:	460f      	mov	r7, r1
 801ef98:	8980      	ldrh	r0, [r0, #12]
 801ef9a:	2101      	movs	r1, #1
 801ef9c:	4690      	mov	r8, r2
 801ef9e:	f000 fd55 	bl	801fa4c <uxr_seq_num_add>
 801efa2:	8921      	ldrh	r1, [r4, #8]
 801efa4:	6863      	ldr	r3, [r4, #4]
 801efa6:	6826      	ldr	r6, [r4, #0]
 801efa8:	fbb0 f2f1 	udiv	r2, r0, r1
 801efac:	fbb3 f3f1 	udiv	r3, r3, r1
 801efb0:	fb01 0212 	mls	r2, r1, r2, r0
 801efb4:	b292      	uxth	r2, r2
 801efb6:	fb02 f303 	mul.w	r3, r2, r3
 801efba:	3304      	adds	r3, #4
 801efbc:	441e      	add	r6, r3
 801efbe:	f856 9c04 	ldr.w	r9, [r6, #-4]
 801efc2:	f1b9 0f00 	cmp.w	r9, #0
 801efc6:	d023      	beq.n	801f010 <uxr_next_input_reliable_buffer_available+0x80>
 801efc8:	4605      	mov	r5, r0
 801efca:	6923      	ldr	r3, [r4, #16]
 801efcc:	4630      	mov	r0, r6
 801efce:	4798      	blx	r3
 801efd0:	4682      	mov	sl, r0
 801efd2:	b300      	cbz	r0, 801f016 <uxr_next_input_reliable_buffer_available+0x86>
 801efd4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 801efd8:	2101      	movs	r1, #1
 801efda:	4650      	mov	r0, sl
 801efdc:	f000 fd36 	bl	801fa4c <uxr_seq_num_add>
 801efe0:	8921      	ldrh	r1, [r4, #8]
 801efe2:	4682      	mov	sl, r0
 801efe4:	6863      	ldr	r3, [r4, #4]
 801efe6:	6820      	ldr	r0, [r4, #0]
 801efe8:	fbba f2f1 	udiv	r2, sl, r1
 801efec:	fbb3 f3f1 	udiv	r3, r3, r1
 801eff0:	fb01 a212 	mls	r2, r1, r2, sl
 801eff4:	b292      	uxth	r2, r2
 801eff6:	fb02 f303 	mul.w	r3, r2, r3
 801effa:	3304      	adds	r3, #4
 801effc:	4418      	add	r0, r3
 801effe:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801f002:	b12b      	cbz	r3, 801f010 <uxr_next_input_reliable_buffer_available+0x80>
 801f004:	6923      	ldr	r3, [r4, #16]
 801f006:	4798      	blx	r3
 801f008:	2802      	cmp	r0, #2
 801f00a:	d01b      	beq.n	801f044 <uxr_next_input_reliable_buffer_available+0xb4>
 801f00c:	2801      	cmp	r0, #1
 801f00e:	d0e3      	beq.n	801efd8 <uxr_next_input_reliable_buffer_available+0x48>
 801f010:	2000      	movs	r0, #0
 801f012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f016:	464a      	mov	r2, r9
 801f018:	4631      	mov	r1, r6
 801f01a:	4638      	mov	r0, r7
 801f01c:	f7f4 fa6a 	bl	80134f4 <ucdr_init_buffer>
 801f020:	8921      	ldrh	r1, [r4, #8]
 801f022:	6863      	ldr	r3, [r4, #4]
 801f024:	fbb5 f2f1 	udiv	r2, r5, r1
 801f028:	fbb3 f3f1 	udiv	r3, r3, r1
 801f02c:	fb01 5212 	mls	r2, r1, r2, r5
 801f030:	b292      	uxth	r2, r2
 801f032:	fb02 f303 	mul.w	r3, r2, r3
 801f036:	6822      	ldr	r2, [r4, #0]
 801f038:	f842 a003 	str.w	sl, [r2, r3]
 801f03c:	2001      	movs	r0, #1
 801f03e:	81a5      	strh	r5, [r4, #12]
 801f040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f044:	eb06 0108 	add.w	r1, r6, r8
 801f048:	8926      	ldrh	r6, [r4, #8]
 801f04a:	6863      	ldr	r3, [r4, #4]
 801f04c:	eba9 0208 	sub.w	r2, r9, r8
 801f050:	fbb5 f0f6 	udiv	r0, r5, r6
 801f054:	fbb3 f3f6 	udiv	r3, r3, r6
 801f058:	fb06 5010 	mls	r0, r6, r0, r5
 801f05c:	2500      	movs	r5, #0
 801f05e:	b280      	uxth	r0, r0
 801f060:	fb00 f303 	mul.w	r3, r0, r3
 801f064:	6820      	ldr	r0, [r4, #0]
 801f066:	50c5      	str	r5, [r0, r3]
 801f068:	4638      	mov	r0, r7
 801f06a:	f7f4 fa43 	bl	80134f4 <ucdr_init_buffer>
 801f06e:	4622      	mov	r2, r4
 801f070:	4902      	ldr	r1, [pc, #8]	@ (801f07c <uxr_next_input_reliable_buffer_available+0xec>)
 801f072:	4638      	mov	r0, r7
 801f074:	4655      	mov	r5, sl
 801f076:	f7f4 fa11 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801f07a:	e7df      	b.n	801f03c <uxr_next_input_reliable_buffer_available+0xac>
 801f07c:	0801eda9 	.word	0x0801eda9

0801f080 <uxr_process_heartbeat>:
 801f080:	b538      	push	{r3, r4, r5, lr}
 801f082:	4611      	mov	r1, r2
 801f084:	4604      	mov	r4, r0
 801f086:	89c0      	ldrh	r0, [r0, #14]
 801f088:	4615      	mov	r5, r2
 801f08a:	f000 fce7 	bl	801fa5c <uxr_seq_num_cmp>
 801f08e:	2800      	cmp	r0, #0
 801f090:	bfb8      	it	lt
 801f092:	81e5      	strhlt	r5, [r4, #14]
 801f094:	bd38      	pop	{r3, r4, r5, pc}
 801f096:	bf00      	nop

0801f098 <uxr_compute_acknack>:
 801f098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f09c:	8903      	ldrh	r3, [r0, #8]
 801f09e:	4604      	mov	r4, r0
 801f0a0:	460d      	mov	r5, r1
 801f0a2:	8986      	ldrh	r6, [r0, #12]
 801f0a4:	2b00      	cmp	r3, #0
 801f0a6:	d04a      	beq.n	801f13e <uxr_compute_acknack+0xa6>
 801f0a8:	4630      	mov	r0, r6
 801f0aa:	2701      	movs	r7, #1
 801f0ac:	e004      	b.n	801f0b8 <uxr_compute_acknack+0x20>
 801f0ae:	4567      	cmp	r7, ip
 801f0b0:	f107 0701 	add.w	r7, r7, #1
 801f0b4:	d243      	bcs.n	801f13e <uxr_compute_acknack+0xa6>
 801f0b6:	89a0      	ldrh	r0, [r4, #12]
 801f0b8:	b2b9      	uxth	r1, r7
 801f0ba:	f000 fcc7 	bl	801fa4c <uxr_seq_num_add>
 801f0be:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801f0c2:	fbb0 f2fc 	udiv	r2, r0, ip
 801f0c6:	e9d4 1300 	ldrd	r1, r3, [r4]
 801f0ca:	fb0c 0212 	mls	r2, ip, r2, r0
 801f0ce:	fbb3 f3fc 	udiv	r3, r3, ip
 801f0d2:	b292      	uxth	r2, r2
 801f0d4:	fb02 f303 	mul.w	r3, r2, r3
 801f0d8:	58cb      	ldr	r3, [r1, r3]
 801f0da:	2b00      	cmp	r3, #0
 801f0dc:	d1e7      	bne.n	801f0ae <uxr_compute_acknack+0x16>
 801f0de:	8028      	strh	r0, [r5, #0]
 801f0e0:	2101      	movs	r1, #1
 801f0e2:	89e6      	ldrh	r6, [r4, #14]
 801f0e4:	f000 fcb6 	bl	801fa54 <uxr_seq_num_sub>
 801f0e8:	4601      	mov	r1, r0
 801f0ea:	4630      	mov	r0, r6
 801f0ec:	f000 fcb2 	bl	801fa54 <uxr_seq_num_sub>
 801f0f0:	4681      	mov	r9, r0
 801f0f2:	4606      	mov	r6, r0
 801f0f4:	b300      	cbz	r0, 801f138 <uxr_compute_acknack+0xa0>
 801f0f6:	f04f 0800 	mov.w	r8, #0
 801f0fa:	2701      	movs	r7, #1
 801f0fc:	46c1      	mov	r9, r8
 801f0fe:	fa1f f188 	uxth.w	r1, r8
 801f102:	8828      	ldrh	r0, [r5, #0]
 801f104:	f000 fca2 	bl	801fa4c <uxr_seq_num_add>
 801f108:	8921      	ldrh	r1, [r4, #8]
 801f10a:	6863      	ldr	r3, [r4, #4]
 801f10c:	fa07 fc08 	lsl.w	ip, r7, r8
 801f110:	6822      	ldr	r2, [r4, #0]
 801f112:	f108 0801 	add.w	r8, r8, #1
 801f116:	ea49 0c0c 	orr.w	ip, r9, ip
 801f11a:	fbb0 fef1 	udiv	lr, r0, r1
 801f11e:	fbb3 f3f1 	udiv	r3, r3, r1
 801f122:	fb0e 0011 	mls	r0, lr, r1, r0
 801f126:	b280      	uxth	r0, r0
 801f128:	fb00 f303 	mul.w	r3, r0, r3
 801f12c:	58d3      	ldr	r3, [r2, r3]
 801f12e:	b90b      	cbnz	r3, 801f134 <uxr_compute_acknack+0x9c>
 801f130:	fa1f f98c 	uxth.w	r9, ip
 801f134:	4546      	cmp	r6, r8
 801f136:	d1e2      	bne.n	801f0fe <uxr_compute_acknack+0x66>
 801f138:	4648      	mov	r0, r9
 801f13a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f13e:	4630      	mov	r0, r6
 801f140:	e7cd      	b.n	801f0de <uxr_compute_acknack+0x46>
 801f142:	bf00      	nop

0801f144 <uxr_init_output_best_effort_stream>:
 801f144:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 801f148:	6001      	str	r1, [r0, #0]
 801f14a:	7303      	strb	r3, [r0, #12]
 801f14c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801f150:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801f154:	4770      	bx	lr
 801f156:	bf00      	nop

0801f158 <uxr_reset_output_best_effort_stream>:
 801f158:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801f15c:	7b03      	ldrb	r3, [r0, #12]
 801f15e:	81c2      	strh	r2, [r0, #14]
 801f160:	6043      	str	r3, [r0, #4]
 801f162:	4770      	bx	lr

0801f164 <uxr_prepare_best_effort_buffer_to_write>:
 801f164:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f166:	4604      	mov	r4, r0
 801f168:	b083      	sub	sp, #12
 801f16a:	6840      	ldr	r0, [r0, #4]
 801f16c:	460d      	mov	r5, r1
 801f16e:	4616      	mov	r6, r2
 801f170:	f7f8 fec2 	bl	8017ef8 <uxr_submessage_padding>
 801f174:	6863      	ldr	r3, [r4, #4]
 801f176:	4418      	add	r0, r3
 801f178:	68a3      	ldr	r3, [r4, #8]
 801f17a:	1942      	adds	r2, r0, r5
 801f17c:	4293      	cmp	r3, r2
 801f17e:	bf2c      	ite	cs
 801f180:	2701      	movcs	r7, #1
 801f182:	2700      	movcc	r7, #0
 801f184:	d202      	bcs.n	801f18c <uxr_prepare_best_effort_buffer_to_write+0x28>
 801f186:	4638      	mov	r0, r7
 801f188:	b003      	add	sp, #12
 801f18a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f18c:	9000      	str	r0, [sp, #0]
 801f18e:	2300      	movs	r3, #0
 801f190:	4630      	mov	r0, r6
 801f192:	6821      	ldr	r1, [r4, #0]
 801f194:	f7f4 f99c 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801f198:	6863      	ldr	r3, [r4, #4]
 801f19a:	4638      	mov	r0, r7
 801f19c:	442b      	add	r3, r5
 801f19e:	6063      	str	r3, [r4, #4]
 801f1a0:	b003      	add	sp, #12
 801f1a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801f1a4 <uxr_prepare_best_effort_buffer_to_send>:
 801f1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f1a8:	4604      	mov	r4, r0
 801f1aa:	461d      	mov	r5, r3
 801f1ac:	6840      	ldr	r0, [r0, #4]
 801f1ae:	7b23      	ldrb	r3, [r4, #12]
 801f1b0:	4298      	cmp	r0, r3
 801f1b2:	bf8c      	ite	hi
 801f1b4:	2601      	movhi	r6, #1
 801f1b6:	2600      	movls	r6, #0
 801f1b8:	d802      	bhi.n	801f1c0 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801f1ba:	4630      	mov	r0, r6
 801f1bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f1c0:	4688      	mov	r8, r1
 801f1c2:	89e0      	ldrh	r0, [r4, #14]
 801f1c4:	2101      	movs	r1, #1
 801f1c6:	4617      	mov	r7, r2
 801f1c8:	f000 fc40 	bl	801fa4c <uxr_seq_num_add>
 801f1cc:	6823      	ldr	r3, [r4, #0]
 801f1ce:	81e0      	strh	r0, [r4, #14]
 801f1d0:	8028      	strh	r0, [r5, #0]
 801f1d2:	4630      	mov	r0, r6
 801f1d4:	f8c8 3000 	str.w	r3, [r8]
 801f1d8:	6863      	ldr	r3, [r4, #4]
 801f1da:	603b      	str	r3, [r7, #0]
 801f1dc:	7b23      	ldrb	r3, [r4, #12]
 801f1de:	6063      	str	r3, [r4, #4]
 801f1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801f1e4 <on_full_output_buffer>:
 801f1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f1e6:	890a      	ldrh	r2, [r1, #8]
 801f1e8:	460c      	mov	r4, r1
 801f1ea:	4605      	mov	r5, r0
 801f1ec:	7b26      	ldrb	r6, [r4, #12]
 801f1ee:	e9d1 1300 	ldrd	r1, r3, [r1]
 801f1f2:	fbb3 fef2 	udiv	lr, r3, r2
 801f1f6:	6803      	ldr	r3, [r0, #0]
 801f1f8:	eba3 0c01 	sub.w	ip, r3, r1
 801f1fc:	6903      	ldr	r3, [r0, #16]
 801f1fe:	fbbc fcfe 	udiv	ip, ip, lr
 801f202:	f10c 0c01 	add.w	ip, ip, #1
 801f206:	fa1f fc8c 	uxth.w	ip, ip
 801f20a:	fbbc f7f2 	udiv	r7, ip, r2
 801f20e:	fb02 cc17 	mls	ip, r2, r7, ip
 801f212:	fa1f fc8c 	uxth.w	ip, ip
 801f216:	fb0e fc0c 	mul.w	ip, lr, ip
 801f21a:	f851 200c 	ldr.w	r2, [r1, ip]
 801f21e:	44b4      	add	ip, r6
 801f220:	1b92      	subs	r2, r2, r6
 801f222:	f10c 0c08 	add.w	ip, ip, #8
 801f226:	3a04      	subs	r2, #4
 801f228:	4461      	add	r1, ip
 801f22a:	f7f4 f95b 	bl	80134e4 <ucdr_init_buffer_origin>
 801f22e:	4628      	mov	r0, r5
 801f230:	4622      	mov	r2, r4
 801f232:	4902      	ldr	r1, [pc, #8]	@ (801f23c <on_full_output_buffer+0x58>)
 801f234:	f7f4 f932 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801f238:	2000      	movs	r0, #0
 801f23a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f23c:	0801f1e5 	.word	0x0801f1e5

0801f240 <uxr_init_output_reliable_stream>:
 801f240:	b530      	push	{r4, r5, lr}
 801f242:	f89d 400c 	ldrb.w	r4, [sp, #12]
 801f246:	8103      	strh	r3, [r0, #8]
 801f248:	7304      	strb	r4, [r0, #12]
 801f24a:	e9c0 1200 	strd	r1, r2, [r0]
 801f24e:	b1e3      	cbz	r3, 801f28a <uxr_init_output_reliable_stream+0x4a>
 801f250:	600c      	str	r4, [r1, #0]
 801f252:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801f256:	f1bc 0f01 	cmp.w	ip, #1
 801f25a:	d916      	bls.n	801f28a <uxr_init_output_reliable_stream+0x4a>
 801f25c:	f04f 0e01 	mov.w	lr, #1
 801f260:	6843      	ldr	r3, [r0, #4]
 801f262:	f10e 0501 	add.w	r5, lr, #1
 801f266:	7b04      	ldrb	r4, [r0, #12]
 801f268:	6801      	ldr	r1, [r0, #0]
 801f26a:	fbbe f2fc 	udiv	r2, lr, ip
 801f26e:	fbb3 f3fc 	udiv	r3, r3, ip
 801f272:	fb0c e212 	mls	r2, ip, r2, lr
 801f276:	fa1f fe85 	uxth.w	lr, r5
 801f27a:	b292      	uxth	r2, r2
 801f27c:	fb02 f303 	mul.w	r3, r2, r3
 801f280:	50cc      	str	r4, [r1, r3]
 801f282:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801f286:	45f4      	cmp	ip, lr
 801f288:	d8ea      	bhi.n	801f260 <uxr_init_output_reliable_stream+0x20>
 801f28a:	4b07      	ldr	r3, [pc, #28]	@ (801f2a8 <uxr_init_output_reliable_stream+0x68>)
 801f28c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801f290:	f04f 34ff 	mov.w	r4, #4294967295
 801f294:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 801f298:	f8c0 300e 	str.w	r3, [r0, #14]
 801f29c:	2300      	movs	r3, #0
 801f29e:	8242      	strh	r2, [r0, #18]
 801f2a0:	8403      	strh	r3, [r0, #32]
 801f2a2:	e9c0 4506 	strd	r4, r5, [r0, #24]
 801f2a6:	bd30      	pop	{r4, r5, pc}
 801f2a8:	ffff0000 	.word	0xffff0000
 801f2ac:	00000000 	.word	0x00000000

0801f2b0 <uxr_reset_output_reliable_stream>:
 801f2b0:	8901      	ldrh	r1, [r0, #8]
 801f2b2:	b510      	push	{r4, lr}
 801f2b4:	b1b1      	cbz	r1, 801f2e4 <uxr_reset_output_reliable_stream+0x34>
 801f2b6:	f04f 0e00 	mov.w	lr, #0
 801f2ba:	46f4      	mov	ip, lr
 801f2bc:	6843      	ldr	r3, [r0, #4]
 801f2be:	f10e 0e01 	add.w	lr, lr, #1
 801f2c2:	7b04      	ldrb	r4, [r0, #12]
 801f2c4:	fbbc f2f1 	udiv	r2, ip, r1
 801f2c8:	fbb3 f3f1 	udiv	r3, r3, r1
 801f2cc:	fb01 c212 	mls	r2, r1, r2, ip
 801f2d0:	fa1f fc8e 	uxth.w	ip, lr
 801f2d4:	b292      	uxth	r2, r2
 801f2d6:	fb02 f303 	mul.w	r3, r2, r3
 801f2da:	6802      	ldr	r2, [r0, #0]
 801f2dc:	50d4      	str	r4, [r2, r3]
 801f2de:	8901      	ldrh	r1, [r0, #8]
 801f2e0:	4561      	cmp	r1, ip
 801f2e2:	d8eb      	bhi.n	801f2bc <uxr_reset_output_reliable_stream+0xc>
 801f2e4:	4b08      	ldr	r3, [pc, #32]	@ (801f308 <uxr_reset_output_reliable_stream+0x58>)
 801f2e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801f2ea:	ed9f 7b05 	vldr	d7, [pc, #20]	@ 801f300 <uxr_reset_output_reliable_stream+0x50>
 801f2ee:	f8c0 300e 	str.w	r3, [r0, #14]
 801f2f2:	2300      	movs	r3, #0
 801f2f4:	8242      	strh	r2, [r0, #18]
 801f2f6:	8403      	strh	r3, [r0, #32]
 801f2f8:	ed80 7b06 	vstr	d7, [r0, #24]
 801f2fc:	bd10      	pop	{r4, pc}
 801f2fe:	bf00      	nop
 801f300:	ffffffff 	.word	0xffffffff
 801f304:	7fffffff 	.word	0x7fffffff
 801f308:	ffff0000 	.word	0xffff0000

0801f30c <uxr_prepare_reliable_buffer_to_write>:
 801f30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f310:	8903      	ldrh	r3, [r0, #8]
 801f312:	468b      	mov	fp, r1
 801f314:	89c7      	ldrh	r7, [r0, #14]
 801f316:	b091      	sub	sp, #68	@ 0x44
 801f318:	6845      	ldr	r5, [r0, #4]
 801f31a:	4604      	mov	r4, r0
 801f31c:	f8d0 9000 	ldr.w	r9, [r0]
 801f320:	f890 a00c 	ldrb.w	sl, [r0, #12]
 801f324:	9205      	str	r2, [sp, #20]
 801f326:	fbb7 f1f3 	udiv	r1, r7, r3
 801f32a:	fbb5 f5f3 	udiv	r5, r5, r3
 801f32e:	fb03 7111 	mls	r1, r3, r1, r7
 801f332:	1f2a      	subs	r2, r5, #4
 801f334:	b289      	uxth	r1, r1
 801f336:	fb05 9101 	mla	r1, r5, r1, r9
 801f33a:	1d08      	adds	r0, r1, #4
 801f33c:	f8d1 8000 	ldr.w	r8, [r1]
 801f340:	9004      	str	r0, [sp, #16]
 801f342:	2b00      	cmp	r3, #0
 801f344:	f000 8145 	beq.w	801f5d2 <uxr_prepare_reliable_buffer_to_write+0x2c6>
 801f348:	2000      	movs	r0, #0
 801f34a:	4606      	mov	r6, r0
 801f34c:	b281      	uxth	r1, r0
 801f34e:	3001      	adds	r0, #1
 801f350:	fbb1 fcf3 	udiv	ip, r1, r3
 801f354:	fb03 111c 	mls	r1, r3, ip, r1
 801f358:	b289      	uxth	r1, r1
 801f35a:	fb05 f101 	mul.w	r1, r5, r1
 801f35e:	f859 1001 	ldr.w	r1, [r9, r1]
 801f362:	4551      	cmp	r1, sl
 801f364:	d101      	bne.n	801f36a <uxr_prepare_reliable_buffer_to_write+0x5e>
 801f366:	3601      	adds	r6, #1
 801f368:	b2b6      	uxth	r6, r6
 801f36a:	4298      	cmp	r0, r3
 801f36c:	d1ee      	bne.n	801f34c <uxr_prepare_reliable_buffer_to_write+0x40>
 801f36e:	4640      	mov	r0, r8
 801f370:	2104      	movs	r1, #4
 801f372:	9603      	str	r6, [sp, #12]
 801f374:	9203      	str	r2, [sp, #12]
 801f376:	f7f4 f8c1 	bl	80134fc <ucdr_alignment>
 801f37a:	eb00 0908 	add.w	r9, r0, r8
 801f37e:	9a03      	ldr	r2, [sp, #12]
 801f380:	eb09 080b 	add.w	r8, r9, fp
 801f384:	4590      	cmp	r8, r2
 801f386:	f240 80c5 	bls.w	801f514 <uxr_prepare_reliable_buffer_to_write+0x208>
 801f38a:	7b21      	ldrb	r1, [r4, #12]
 801f38c:	4459      	add	r1, fp
 801f38e:	4291      	cmp	r1, r2
 801f390:	f240 80ad 	bls.w	801f4ee <uxr_prepare_reliable_buffer_to_write+0x1e2>
 801f394:	f64f 78fc 	movw	r8, #65532	@ 0xfffc
 801f398:	b293      	uxth	r3, r2
 801f39a:	eba8 080a 	sub.w	r8, r8, sl
 801f39e:	4498      	add	r8, r3
 801f3a0:	fa1f f888 	uxth.w	r8, r8
 801f3a4:	fb06 fa08 	mul.w	sl, r6, r8
 801f3a8:	f8cd 800c 	str.w	r8, [sp, #12]
 801f3ac:	45da      	cmp	sl, fp
 801f3ae:	f0c0 80ad 	bcc.w	801f50c <uxr_prepare_reliable_buffer_to_write+0x200>
 801f3b2:	f109 0104 	add.w	r1, r9, #4
 801f3b6:	4291      	cmp	r1, r2
 801f3b8:	f080 80d5 	bcs.w	801f566 <uxr_prepare_reliable_buffer_to_write+0x25a>
 801f3bc:	f1a3 0a04 	sub.w	sl, r3, #4
 801f3c0:	ebaa 0a09 	sub.w	sl, sl, r9
 801f3c4:	fa1f fa8a 	uxth.w	sl, sl
 801f3c8:	ebab 0b0a 	sub.w	fp, fp, sl
 801f3cc:	fbbb fcf8 	udiv	ip, fp, r8
 801f3d0:	fb08 b31c 	mls	r3, r8, ip, fp
 801f3d4:	fa1f fc8c 	uxth.w	ip, ip
 801f3d8:	2b00      	cmp	r3, #0
 801f3da:	f040 80bc 	bne.w	801f556 <uxr_prepare_reliable_buffer_to_write+0x24a>
 801f3de:	45b4      	cmp	ip, r6
 801f3e0:	f200 8094 	bhi.w	801f50c <uxr_prepare_reliable_buffer_to_write+0x200>
 801f3e4:	f1bc 0f00 	cmp.w	ip, #0
 801f3e8:	f000 80f5 	beq.w	801f5d6 <uxr_prepare_reliable_buffer_to_write+0x2ca>
 801f3ec:	f8cd 9018 	str.w	r9, [sp, #24]
 801f3f0:	2600      	movs	r6, #0
 801f3f2:	9507      	str	r5, [sp, #28]
 801f3f4:	f10d 0b20 	add.w	fp, sp, #32
 801f3f8:	46e1      	mov	r9, ip
 801f3fa:	4615      	mov	r5, r2
 801f3fc:	e000      	b.n	801f400 <uxr_prepare_reliable_buffer_to_write+0xf4>
 801f3fe:	46c2      	mov	sl, r8
 801f400:	8921      	ldrh	r1, [r4, #8]
 801f402:	4658      	mov	r0, fp
 801f404:	6863      	ldr	r3, [r4, #4]
 801f406:	3601      	adds	r6, #1
 801f408:	fbb7 f2f1 	udiv	r2, r7, r1
 801f40c:	fbb3 f3f1 	udiv	r3, r3, r1
 801f410:	fb01 7212 	mls	r2, r1, r2, r7
 801f414:	6821      	ldr	r1, [r4, #0]
 801f416:	b292      	uxth	r2, r2
 801f418:	fb02 f303 	mul.w	r3, r2, r3
 801f41c:	462a      	mov	r2, r5
 801f41e:	3304      	adds	r3, #4
 801f420:	4419      	add	r1, r3
 801f422:	2300      	movs	r3, #0
 801f424:	f851 cc04 	ldr.w	ip, [r1, #-4]
 801f428:	f8cd c000 	str.w	ip, [sp]
 801f42c:	f7f4 f850 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801f430:	4652      	mov	r2, sl
 801f432:	2300      	movs	r3, #0
 801f434:	210d      	movs	r1, #13
 801f436:	4658      	mov	r0, fp
 801f438:	f7f8 fd1e 	bl	8017e78 <uxr_buffer_submessage_header>
 801f43c:	8921      	ldrh	r1, [r4, #8]
 801f43e:	6863      	ldr	r3, [r4, #4]
 801f440:	4638      	mov	r0, r7
 801f442:	fbb7 f2f1 	udiv	r2, r7, r1
 801f446:	fbb3 f3f1 	udiv	r3, r3, r1
 801f44a:	fb01 7212 	mls	r2, r1, r2, r7
 801f44e:	2101      	movs	r1, #1
 801f450:	b292      	uxth	r2, r2
 801f452:	fb02 f303 	mul.w	r3, r2, r3
 801f456:	6822      	ldr	r2, [r4, #0]
 801f458:	50d5      	str	r5, [r2, r3]
 801f45a:	f000 faf7 	bl	801fa4c <uxr_seq_num_add>
 801f45e:	454e      	cmp	r6, r9
 801f460:	4607      	mov	r7, r0
 801f462:	d1cc      	bne.n	801f3fe <uxr_prepare_reliable_buffer_to_write+0xf2>
 801f464:	462a      	mov	r2, r5
 801f466:	f8dd 9018 	ldr.w	r9, [sp, #24]
 801f46a:	9d07      	ldr	r5, [sp, #28]
 801f46c:	8920      	ldrh	r0, [r4, #8]
 801f46e:	6863      	ldr	r3, [r4, #4]
 801f470:	fbb7 f1f0 	udiv	r1, r7, r0
 801f474:	fbb3 f3f0 	udiv	r3, r3, r0
 801f478:	fb00 7111 	mls	r1, r0, r1, r7
 801f47c:	4658      	mov	r0, fp
 801f47e:	b289      	uxth	r1, r1
 801f480:	fb01 f303 	mul.w	r3, r1, r3
 801f484:	6821      	ldr	r1, [r4, #0]
 801f486:	3304      	adds	r3, #4
 801f488:	4419      	add	r1, r3
 801f48a:	2300      	movs	r3, #0
 801f48c:	f851 6c04 	ldr.w	r6, [r1, #-4]
 801f490:	9600      	str	r6, [sp, #0]
 801f492:	f7f4 f81d 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801f496:	9e03      	ldr	r6, [sp, #12]
 801f498:	2302      	movs	r3, #2
 801f49a:	210d      	movs	r1, #13
 801f49c:	b2b2      	uxth	r2, r6
 801f49e:	4658      	mov	r0, fp
 801f4a0:	f7f8 fcea 	bl	8017e78 <uxr_buffer_submessage_header>
 801f4a4:	f1a5 0208 	sub.w	r2, r5, #8
 801f4a8:	f109 0104 	add.w	r1, r9, #4
 801f4ac:	8925      	ldrh	r5, [r4, #8]
 801f4ae:	9b04      	ldr	r3, [sp, #16]
 801f4b0:	eba2 0209 	sub.w	r2, r2, r9
 801f4b4:	fbb7 f0f5 	udiv	r0, r7, r5
 801f4b8:	440b      	add	r3, r1
 801f4ba:	fb05 7010 	mls	r0, r5, r0, r7
 801f4be:	4619      	mov	r1, r3
 801f4c0:	6863      	ldr	r3, [r4, #4]
 801f4c2:	b280      	uxth	r0, r0
 801f4c4:	fbb3 f3f5 	udiv	r3, r3, r5
 801f4c8:	fb00 f303 	mul.w	r3, r0, r3
 801f4cc:	7b20      	ldrb	r0, [r4, #12]
 801f4ce:	6825      	ldr	r5, [r4, #0]
 801f4d0:	3004      	adds	r0, #4
 801f4d2:	4430      	add	r0, r6
 801f4d4:	50e8      	str	r0, [r5, r3]
 801f4d6:	9d05      	ldr	r5, [sp, #20]
 801f4d8:	4628      	mov	r0, r5
 801f4da:	f7f4 f80b 	bl	80134f4 <ucdr_init_buffer>
 801f4de:	4622      	mov	r2, r4
 801f4e0:	493e      	ldr	r1, [pc, #248]	@ (801f5dc <uxr_prepare_reliable_buffer_to_write+0x2d0>)
 801f4e2:	4628      	mov	r0, r5
 801f4e4:	f7f3 ffda 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801f4e8:	81e7      	strh	r7, [r4, #14]
 801f4ea:	2001      	movs	r0, #1
 801f4ec:	e00f      	b.n	801f50e <uxr_prepare_reliable_buffer_to_write+0x202>
 801f4ee:	2101      	movs	r1, #1
 801f4f0:	89e0      	ldrh	r0, [r4, #14]
 801f4f2:	f000 faab 	bl	801fa4c <uxr_seq_num_add>
 801f4f6:	4605      	mov	r5, r0
 801f4f8:	8921      	ldrh	r1, [r4, #8]
 801f4fa:	8a60      	ldrh	r0, [r4, #18]
 801f4fc:	f000 faa6 	bl	801fa4c <uxr_seq_num_add>
 801f500:	4601      	mov	r1, r0
 801f502:	4628      	mov	r0, r5
 801f504:	f000 faaa 	bl	801fa5c <uxr_seq_num_cmp>
 801f508:	2800      	cmp	r0, #0
 801f50a:	dd48      	ble.n	801f59e <uxr_prepare_reliable_buffer_to_write+0x292>
 801f50c:	2000      	movs	r0, #0
 801f50e:	b011      	add	sp, #68	@ 0x44
 801f510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f514:	8921      	ldrh	r1, [r4, #8]
 801f516:	8a60      	ldrh	r0, [r4, #18]
 801f518:	f000 fa98 	bl	801fa4c <uxr_seq_num_add>
 801f51c:	4601      	mov	r1, r0
 801f51e:	4638      	mov	r0, r7
 801f520:	f000 fa9c 	bl	801fa5c <uxr_seq_num_cmp>
 801f524:	2800      	cmp	r0, #0
 801f526:	dcf1      	bgt.n	801f50c <uxr_prepare_reliable_buffer_to_write+0x200>
 801f528:	8925      	ldrh	r5, [r4, #8]
 801f52a:	fbb7 f2f5 	udiv	r2, r7, r5
 801f52e:	e9d4 4300 	ldrd	r4, r3, [r4]
 801f532:	fb05 7212 	mls	r2, r5, r2, r7
 801f536:	fbb3 f3f5 	udiv	r3, r3, r5
 801f53a:	b292      	uxth	r2, r2
 801f53c:	fb02 f303 	mul.w	r3, r2, r3
 801f540:	4642      	mov	r2, r8
 801f542:	f844 8003 	str.w	r8, [r4, r3]
 801f546:	2300      	movs	r3, #0
 801f548:	f8cd 9000 	str.w	r9, [sp]
 801f54c:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 801f550:	f7f3 ffbe 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801f554:	e7c9      	b.n	801f4ea <uxr_prepare_reliable_buffer_to_write+0x1de>
 801f556:	f10c 0c01 	add.w	ip, ip, #1
 801f55a:	9303      	str	r3, [sp, #12]
 801f55c:	fa1f fc8c 	uxth.w	ip, ip
 801f560:	45b4      	cmp	ip, r6
 801f562:	d8d3      	bhi.n	801f50c <uxr_prepare_reliable_buffer_to_write+0x200>
 801f564:	e73e      	b.n	801f3e4 <uxr_prepare_reliable_buffer_to_write+0xd8>
 801f566:	4638      	mov	r0, r7
 801f568:	2101      	movs	r1, #1
 801f56a:	e9cd 3206 	strd	r3, r2, [sp, #24]
 801f56e:	f000 fa6d 	bl	801fa4c <uxr_seq_num_add>
 801f572:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801f576:	4607      	mov	r7, r0
 801f578:	6861      	ldr	r1, [r4, #4]
 801f57a:	fbb0 f0fc 	udiv	r0, r0, ip
 801f57e:	fbb1 f1fc 	udiv	r1, r1, ip
 801f582:	fb0c 7010 	mls	r0, ip, r0, r7
 801f586:	b280      	uxth	r0, r0
 801f588:	fb00 f101 	mul.w	r1, r0, r1
 801f58c:	6820      	ldr	r0, [r4, #0]
 801f58e:	3104      	adds	r1, #4
 801f590:	1843      	adds	r3, r0, r1
 801f592:	f853 9c04 	ldr.w	r9, [r3, #-4]
 801f596:	9304      	str	r3, [sp, #16]
 801f598:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801f59c:	e70e      	b.n	801f3bc <uxr_prepare_reliable_buffer_to_write+0xb0>
 801f59e:	8921      	ldrh	r1, [r4, #8]
 801f5a0:	6863      	ldr	r3, [r4, #4]
 801f5a2:	9805      	ldr	r0, [sp, #20]
 801f5a4:	fbb5 f2f1 	udiv	r2, r5, r1
 801f5a8:	fbb3 f3f1 	udiv	r3, r3, r1
 801f5ac:	fb01 5212 	mls	r2, r1, r2, r5
 801f5b0:	6821      	ldr	r1, [r4, #0]
 801f5b2:	b292      	uxth	r2, r2
 801f5b4:	fb02 f303 	mul.w	r3, r2, r3
 801f5b8:	7b22      	ldrb	r2, [r4, #12]
 801f5ba:	3304      	adds	r3, #4
 801f5bc:	445a      	add	r2, fp
 801f5be:	4419      	add	r1, r3
 801f5c0:	f841 2c04 	str.w	r2, [r1, #-4]
 801f5c4:	7b23      	ldrb	r3, [r4, #12]
 801f5c6:	9300      	str	r3, [sp, #0]
 801f5c8:	2300      	movs	r3, #0
 801f5ca:	f7f3 ff81 	bl	80134d0 <ucdr_init_buffer_origin_offset>
 801f5ce:	81e5      	strh	r5, [r4, #14]
 801f5d0:	e78b      	b.n	801f4ea <uxr_prepare_reliable_buffer_to_write+0x1de>
 801f5d2:	461e      	mov	r6, r3
 801f5d4:	e6cb      	b.n	801f36e <uxr_prepare_reliable_buffer_to_write+0x62>
 801f5d6:	f10d 0b20 	add.w	fp, sp, #32
 801f5da:	e747      	b.n	801f46c <uxr_prepare_reliable_buffer_to_write+0x160>
 801f5dc:	0801f1e5 	.word	0x0801f1e5

0801f5e0 <uxr_prepare_next_reliable_buffer_to_send>:
 801f5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f5e2:	4604      	mov	r4, r0
 801f5e4:	461e      	mov	r6, r3
 801f5e6:	460f      	mov	r7, r1
 801f5e8:	8a00      	ldrh	r0, [r0, #16]
 801f5ea:	2101      	movs	r1, #1
 801f5ec:	4615      	mov	r5, r2
 801f5ee:	f000 fa2d 	bl	801fa4c <uxr_seq_num_add>
 801f5f2:	8030      	strh	r0, [r6, #0]
 801f5f4:	8922      	ldrh	r2, [r4, #8]
 801f5f6:	6863      	ldr	r3, [r4, #4]
 801f5f8:	fbb0 f1f2 	udiv	r1, r0, r2
 801f5fc:	fbb3 f3f2 	udiv	r3, r3, r2
 801f600:	fb02 0c11 	mls	ip, r2, r1, r0
 801f604:	89e1      	ldrh	r1, [r4, #14]
 801f606:	fa1f fc8c 	uxth.w	ip, ip
 801f60a:	fb0c fc03 	mul.w	ip, ip, r3
 801f60e:	6823      	ldr	r3, [r4, #0]
 801f610:	f10c 0c04 	add.w	ip, ip, #4
 801f614:	4463      	add	r3, ip
 801f616:	603b      	str	r3, [r7, #0]
 801f618:	6823      	ldr	r3, [r4, #0]
 801f61a:	4463      	add	r3, ip
 801f61c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801f620:	602b      	str	r3, [r5, #0]
 801f622:	f000 fa1b 	bl	801fa5c <uxr_seq_num_cmp>
 801f626:	2800      	cmp	r0, #0
 801f628:	dd01      	ble.n	801f62e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801f62a:	2000      	movs	r0, #0
 801f62c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f62e:	7b23      	ldrb	r3, [r4, #12]
 801f630:	682a      	ldr	r2, [r5, #0]
 801f632:	429a      	cmp	r2, r3
 801f634:	d9f9      	bls.n	801f62a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801f636:	8a61      	ldrh	r1, [r4, #18]
 801f638:	8a20      	ldrh	r0, [r4, #16]
 801f63a:	f000 fa0b 	bl	801fa54 <uxr_seq_num_sub>
 801f63e:	8923      	ldrh	r3, [r4, #8]
 801f640:	4283      	cmp	r3, r0
 801f642:	d0f2      	beq.n	801f62a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801f644:	8830      	ldrh	r0, [r6, #0]
 801f646:	89e3      	ldrh	r3, [r4, #14]
 801f648:	8220      	strh	r0, [r4, #16]
 801f64a:	4298      	cmp	r0, r3
 801f64c:	d001      	beq.n	801f652 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801f64e:	2001      	movs	r0, #1
 801f650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f652:	2101      	movs	r1, #1
 801f654:	f000 f9fa 	bl	801fa4c <uxr_seq_num_add>
 801f658:	81e0      	strh	r0, [r4, #14]
 801f65a:	e7f8      	b.n	801f64e <uxr_prepare_next_reliable_buffer_to_send+0x6e>

0801f65c <uxr_update_output_stream_heartbeat_timestamp>:
 801f65c:	b570      	push	{r4, r5, r6, lr}
 801f65e:	8a01      	ldrh	r1, [r0, #16]
 801f660:	4604      	mov	r4, r0
 801f662:	8a40      	ldrh	r0, [r0, #18]
 801f664:	4615      	mov	r5, r2
 801f666:	461e      	mov	r6, r3
 801f668:	f000 f9f8 	bl	801fa5c <uxr_seq_num_cmp>
 801f66c:	2800      	cmp	r0, #0
 801f66e:	db07      	blt.n	801f680 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801f670:	f04f 35ff 	mov.w	r5, #4294967295
 801f674:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801f678:	2000      	movs	r0, #0
 801f67a:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801f67e:	bd70      	pop	{r4, r5, r6, pc}
 801f680:	f894 3020 	ldrb.w	r3, [r4, #32]
 801f684:	b953      	cbnz	r3, 801f69c <uxr_update_output_stream_heartbeat_timestamp+0x40>
 801f686:	2301      	movs	r3, #1
 801f688:	f884 3020 	strb.w	r3, [r4, #32]
 801f68c:	3564      	adds	r5, #100	@ 0x64
 801f68e:	f04f 0000 	mov.w	r0, #0
 801f692:	f146 0600 	adc.w	r6, r6, #0
 801f696:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801f69a:	bd70      	pop	{r4, r5, r6, pc}
 801f69c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801f6a0:	428d      	cmp	r5, r1
 801f6a2:	eb76 0202 	sbcs.w	r2, r6, r2
 801f6a6:	dbf1      	blt.n	801f68c <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801f6a8:	3301      	adds	r3, #1
 801f6aa:	3564      	adds	r5, #100	@ 0x64
 801f6ac:	f04f 0001 	mov.w	r0, #1
 801f6b0:	f146 0600 	adc.w	r6, r6, #0
 801f6b4:	f884 3020 	strb.w	r3, [r4, #32]
 801f6b8:	e7ed      	b.n	801f696 <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 801f6ba:	bf00      	nop

0801f6bc <uxr_begin_output_nack_buffer_it>:
 801f6bc:	8a40      	ldrh	r0, [r0, #18]
 801f6be:	4770      	bx	lr

0801f6c0 <uxr_next_reliable_nack_buffer_to_send>:
 801f6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f6c4:	461d      	mov	r5, r3
 801f6c6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 801f6ca:	b91b      	cbnz	r3, 801f6d4 <uxr_next_reliable_nack_buffer_to_send+0x14>
 801f6cc:	2600      	movs	r6, #0
 801f6ce:	4630      	mov	r0, r6
 801f6d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f6d4:	4604      	mov	r4, r0
 801f6d6:	460f      	mov	r7, r1
 801f6d8:	4690      	mov	r8, r2
 801f6da:	2600      	movs	r6, #0
 801f6dc:	2101      	movs	r1, #1
 801f6de:	2e00      	cmp	r6, #0
 801f6e0:	d1f5      	bne.n	801f6ce <uxr_next_reliable_nack_buffer_to_send+0xe>
 801f6e2:	8828      	ldrh	r0, [r5, #0]
 801f6e4:	f000 f9b2 	bl	801fa4c <uxr_seq_num_add>
 801f6e8:	8028      	strh	r0, [r5, #0]
 801f6ea:	8a21      	ldrh	r1, [r4, #16]
 801f6ec:	f000 f9b6 	bl	801fa5c <uxr_seq_num_cmp>
 801f6f0:	2800      	cmp	r0, #0
 801f6f2:	dd02      	ble.n	801f6fa <uxr_next_reliable_nack_buffer_to_send+0x3a>
 801f6f4:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801f6f8:	e7e8      	b.n	801f6cc <uxr_next_reliable_nack_buffer_to_send+0xc>
 801f6fa:	8921      	ldrh	r1, [r4, #8]
 801f6fc:	882b      	ldrh	r3, [r5, #0]
 801f6fe:	6862      	ldr	r2, [r4, #4]
 801f700:	fbb3 f0f1 	udiv	r0, r3, r1
 801f704:	fbb2 f2f1 	udiv	r2, r2, r1
 801f708:	fb01 3310 	mls	r3, r1, r0, r3
 801f70c:	b29b      	uxth	r3, r3
 801f70e:	fb02 f303 	mul.w	r3, r2, r3
 801f712:	6822      	ldr	r2, [r4, #0]
 801f714:	3304      	adds	r3, #4
 801f716:	441a      	add	r2, r3
 801f718:	603a      	str	r2, [r7, #0]
 801f71a:	6822      	ldr	r2, [r4, #0]
 801f71c:	441a      	add	r2, r3
 801f71e:	f852 3c04 	ldr.w	r3, [r2, #-4]
 801f722:	f8c8 3000 	str.w	r3, [r8]
 801f726:	7b26      	ldrb	r6, [r4, #12]
 801f728:	1af6      	subs	r6, r6, r3
 801f72a:	bf18      	it	ne
 801f72c:	2601      	movne	r6, #1
 801f72e:	e7d5      	b.n	801f6dc <uxr_next_reliable_nack_buffer_to_send+0x1c>

0801f730 <uxr_process_acknack>:
 801f730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f732:	4604      	mov	r4, r0
 801f734:	460e      	mov	r6, r1
 801f736:	4610      	mov	r0, r2
 801f738:	2101      	movs	r1, #1
 801f73a:	f000 f98b 	bl	801fa54 <uxr_seq_num_sub>
 801f73e:	8a61      	ldrh	r1, [r4, #18]
 801f740:	f000 f988 	bl	801fa54 <uxr_seq_num_sub>
 801f744:	b1d0      	cbz	r0, 801f77c <uxr_process_acknack+0x4c>
 801f746:	4605      	mov	r5, r0
 801f748:	2700      	movs	r7, #0
 801f74a:	2101      	movs	r1, #1
 801f74c:	8a60      	ldrh	r0, [r4, #18]
 801f74e:	f000 f97d 	bl	801fa4c <uxr_seq_num_add>
 801f752:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801f756:	6863      	ldr	r3, [r4, #4]
 801f758:	3701      	adds	r7, #1
 801f75a:	8260      	strh	r0, [r4, #18]
 801f75c:	f894 e00c 	ldrb.w	lr, [r4, #12]
 801f760:	42bd      	cmp	r5, r7
 801f762:	6822      	ldr	r2, [r4, #0]
 801f764:	fbb3 f1fc 	udiv	r1, r3, ip
 801f768:	fbb0 f3fc 	udiv	r3, r0, ip
 801f76c:	fb0c 0013 	mls	r0, ip, r3, r0
 801f770:	b283      	uxth	r3, r0
 801f772:	fb01 f303 	mul.w	r3, r1, r3
 801f776:	f842 e003 	str.w	lr, [r2, r3]
 801f77a:	d1e6      	bne.n	801f74a <uxr_process_acknack+0x1a>
 801f77c:	3e00      	subs	r6, #0
 801f77e:	f04f 0300 	mov.w	r3, #0
 801f782:	bf18      	it	ne
 801f784:	2601      	movne	r6, #1
 801f786:	f884 3020 	strb.w	r3, [r4, #32]
 801f78a:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801f78e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801f790 <uxr_is_output_up_to_date>:
 801f790:	8a01      	ldrh	r1, [r0, #16]
 801f792:	8a40      	ldrh	r0, [r0, #18]
 801f794:	b508      	push	{r3, lr}
 801f796:	f000 f961 	bl	801fa5c <uxr_seq_num_cmp>
 801f79a:	fab0 f080 	clz	r0, r0
 801f79e:	0940      	lsrs	r0, r0, #5
 801f7a0:	bd08      	pop	{r3, pc}
 801f7a2:	bf00      	nop

0801f7a4 <get_available_free_slots>:
 801f7a4:	8901      	ldrh	r1, [r0, #8]
 801f7a6:	b1c1      	cbz	r1, 801f7da <get_available_free_slots+0x36>
 801f7a8:	6843      	ldr	r3, [r0, #4]
 801f7aa:	2200      	movs	r2, #0
 801f7ac:	b530      	push	{r4, r5, lr}
 801f7ae:	fbb3 fef1 	udiv	lr, r3, r1
 801f7b2:	6805      	ldr	r5, [r0, #0]
 801f7b4:	7b04      	ldrb	r4, [r0, #12]
 801f7b6:	4610      	mov	r0, r2
 801f7b8:	b293      	uxth	r3, r2
 801f7ba:	3201      	adds	r2, #1
 801f7bc:	fbb3 fcf1 	udiv	ip, r3, r1
 801f7c0:	fb01 331c 	mls	r3, r1, ip, r3
 801f7c4:	b29b      	uxth	r3, r3
 801f7c6:	fb0e f303 	mul.w	r3, lr, r3
 801f7ca:	58eb      	ldr	r3, [r5, r3]
 801f7cc:	429c      	cmp	r4, r3
 801f7ce:	d101      	bne.n	801f7d4 <get_available_free_slots+0x30>
 801f7d0:	3001      	adds	r0, #1
 801f7d2:	b280      	uxth	r0, r0
 801f7d4:	4291      	cmp	r1, r2
 801f7d6:	d1ef      	bne.n	801f7b8 <get_available_free_slots+0x14>
 801f7d8:	bd30      	pop	{r4, r5, pc}
 801f7da:	4608      	mov	r0, r1
 801f7dc:	4770      	bx	lr
 801f7de:	bf00      	nop

0801f7e0 <uxr_buffer_request_data>:
 801f7e0:	b530      	push	{r4, r5, lr}
 801f7e2:	b095      	sub	sp, #84	@ 0x54
 801f7e4:	4604      	mov	r4, r0
 801f7e6:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801f7e8:	9204      	str	r2, [sp, #16]
 801f7ea:	2200      	movs	r2, #0
 801f7ec:	2d00      	cmp	r5, #0
 801f7ee:	9105      	str	r1, [sp, #20]
 801f7f0:	f88d 301c 	strb.w	r3, [sp, #28]
 801f7f4:	bf14      	ite	ne
 801f7f6:	2101      	movne	r1, #1
 801f7f8:	4611      	moveq	r1, r2
 801f7fa:	f88d 201d 	strb.w	r2, [sp, #29]
 801f7fe:	f88d 201e 	strb.w	r2, [sp, #30]
 801f802:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 801f806:	d021      	beq.n	801f84c <uxr_buffer_request_data+0x6c>
 801f808:	686b      	ldr	r3, [r5, #4]
 801f80a:	2210      	movs	r2, #16
 801f80c:	6829      	ldr	r1, [r5, #0]
 801f80e:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801f812:	f8cd 1026 	str.w	r1, [sp, #38]	@ 0x26
 801f816:	2308      	movs	r3, #8
 801f818:	2100      	movs	r1, #0
 801f81a:	4620      	mov	r0, r4
 801f81c:	e9cd 3100 	strd	r3, r1, [sp]
 801f820:	ab0c      	add	r3, sp, #48	@ 0x30
 801f822:	9905      	ldr	r1, [sp, #20]
 801f824:	f7f8 f8a4 	bl	8017970 <uxr_prepare_stream_to_write_submessage>
 801f828:	b918      	cbnz	r0, 801f832 <uxr_buffer_request_data+0x52>
 801f82a:	4604      	mov	r4, r0
 801f82c:	4620      	mov	r0, r4
 801f82e:	b015      	add	sp, #84	@ 0x54
 801f830:	bd30      	pop	{r4, r5, pc}
 801f832:	9904      	ldr	r1, [sp, #16]
 801f834:	aa06      	add	r2, sp, #24
 801f836:	4620      	mov	r0, r4
 801f838:	f7f8 f9d2 	bl	8017be0 <uxr_init_base_object_request>
 801f83c:	4604      	mov	r4, r0
 801f83e:	a906      	add	r1, sp, #24
 801f840:	a80c      	add	r0, sp, #48	@ 0x30
 801f842:	f7f9 fc8d 	bl	8019160 <uxr_serialize_READ_DATA_Payload>
 801f846:	4620      	mov	r0, r4
 801f848:	b015      	add	sp, #84	@ 0x54
 801f84a:	bd30      	pop	{r4, r5, pc}
 801f84c:	2208      	movs	r2, #8
 801f84e:	e7e2      	b.n	801f816 <uxr_buffer_request_data+0x36>

0801f850 <uxr_buffer_cancel_data>:
 801f850:	b510      	push	{r4, lr}
 801f852:	2300      	movs	r3, #0
 801f854:	b094      	sub	sp, #80	@ 0x50
 801f856:	4604      	mov	r4, r0
 801f858:	9301      	str	r3, [sp, #4]
 801f85a:	9205      	str	r2, [sp, #20]
 801f85c:	2201      	movs	r2, #1
 801f85e:	f8ad 301c 	strh.w	r3, [sp, #28]
 801f862:	f88d 301e 	strb.w	r3, [sp, #30]
 801f866:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801f86a:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801f86e:	2308      	movs	r3, #8
 801f870:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 801f874:	2210      	movs	r2, #16
 801f876:	9300      	str	r3, [sp, #0]
 801f878:	ab0c      	add	r3, sp, #48	@ 0x30
 801f87a:	f7f8 f879 	bl	8017970 <uxr_prepare_stream_to_write_submessage>
 801f87e:	b918      	cbnz	r0, 801f888 <uxr_buffer_cancel_data+0x38>
 801f880:	4604      	mov	r4, r0
 801f882:	4620      	mov	r0, r4
 801f884:	b014      	add	sp, #80	@ 0x50
 801f886:	bd10      	pop	{r4, pc}
 801f888:	9905      	ldr	r1, [sp, #20]
 801f88a:	aa06      	add	r2, sp, #24
 801f88c:	4620      	mov	r0, r4
 801f88e:	f7f8 f9a7 	bl	8017be0 <uxr_init_base_object_request>
 801f892:	4604      	mov	r4, r0
 801f894:	a906      	add	r1, sp, #24
 801f896:	a80c      	add	r0, sp, #48	@ 0x30
 801f898:	f7f9 fc62 	bl	8019160 <uxr_serialize_READ_DATA_Payload>
 801f89c:	4620      	mov	r0, r4
 801f89e:	b014      	add	sp, #80	@ 0x50
 801f8a0:	bd10      	pop	{r4, pc}
 801f8a2:	bf00      	nop

0801f8a4 <read_submessage_format>:
 801f8a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f8a8:	b095      	sub	sp, #84	@ 0x54
 801f8aa:	f8bd 8078 	ldrh.w	r8, [sp, #120]	@ 0x78
 801f8ae:	b113      	cbz	r3, 801f8b6 <read_submessage_format+0x12>
 801f8b0:	b015      	add	sp, #84	@ 0x54
 801f8b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f8b6:	461d      	mov	r5, r3
 801f8b8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801f8ba:	460c      	mov	r4, r1
 801f8bc:	4616      	mov	r6, r2
 801f8be:	9304      	str	r3, [sp, #16]
 801f8c0:	4607      	mov	r7, r0
 801f8c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f8c4:	a80c      	add	r0, sp, #48	@ 0x30
 801f8c6:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 801f8ca:	9305      	str	r3, [sp, #20]
 801f8cc:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801f8d0:	1a52      	subs	r2, r2, r1
 801f8d2:	f7f3 fe0f 	bl	80134f4 <ucdr_init_buffer>
 801f8d6:	a80c      	add	r0, sp, #48	@ 0x30
 801f8d8:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801f8dc:	f7f3 fdde 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801f8e0:	69e3      	ldr	r3, [r4, #28]
 801f8e2:	b35b      	cbz	r3, 801f93c <read_submessage_format+0x98>
 801f8e4:	f1b9 0f07 	cmp.w	r9, #7
 801f8e8:	751d      	strb	r5, [r3, #20]
 801f8ea:	d043      	beq.n	801f974 <read_submessage_format+0xd0>
 801f8ec:	f1b9 0f08 	cmp.w	r9, #8
 801f8f0:	d032      	beq.n	801f958 <read_submessage_format+0xb4>
 801f8f2:	f1b9 0f06 	cmp.w	r9, #6
 801f8f6:	d008      	beq.n	801f90a <read_submessage_format+0x66>
 801f8f8:	2201      	movs	r2, #1
 801f8fa:	751a      	strb	r2, [r3, #20]
 801f8fc:	4631      	mov	r1, r6
 801f8fe:	4620      	mov	r0, r4
 801f900:	f7f3 fe4c 	bl	801359c <ucdr_advance_buffer>
 801f904:	b015      	add	sp, #84	@ 0x54
 801f906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f90a:	f8d7 5088 	ldr.w	r5, [r7, #136]	@ 0x88
 801f90e:	2d00      	cmp	r5, #0
 801f910:	d0f2      	beq.n	801f8f8 <read_submessage_format+0x54>
 801f912:	ab0c      	add	r3, sp, #48	@ 0x30
 801f914:	9601      	str	r6, [sp, #4]
 801f916:	4642      	mov	r2, r8
 801f918:	4638      	mov	r0, r7
 801f91a:	9300      	str	r3, [sp, #0]
 801f91c:	2306      	movs	r3, #6
 801f91e:	f88d 3016 	strb.w	r3, [sp, #22]
 801f922:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801f926:	9302      	str	r3, [sp, #8]
 801f928:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801f92c:	47a8      	blx	r5
 801f92e:	2201      	movs	r2, #1
 801f930:	69e3      	ldr	r3, [r4, #28]
 801f932:	f887 20b4 	strb.w	r2, [r7, #180]	@ 0xb4
 801f936:	2b00      	cmp	r3, #0
 801f938:	d1de      	bne.n	801f8f8 <read_submessage_format+0x54>
 801f93a:	e7df      	b.n	801f8fc <read_submessage_format+0x58>
 801f93c:	f1b9 0f07 	cmp.w	r9, #7
 801f940:	d032      	beq.n	801f9a8 <read_submessage_format+0x104>
 801f942:	f1b9 0f08 	cmp.w	r9, #8
 801f946:	d02a      	beq.n	801f99e <read_submessage_format+0xfa>
 801f948:	f1b9 0f06 	cmp.w	r9, #6
 801f94c:	d1d6      	bne.n	801f8fc <read_submessage_format+0x58>
 801f94e:	f8d7 5088 	ldr.w	r5, [r7, #136]	@ 0x88
 801f952:	2d00      	cmp	r5, #0
 801f954:	d1dd      	bne.n	801f912 <read_submessage_format+0x6e>
 801f956:	e7d1      	b.n	801f8fc <read_submessage_format+0x58>
 801f958:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801f95c:	2a00      	cmp	r2, #0
 801f95e:	d0cb      	beq.n	801f8f8 <read_submessage_format+0x54>
 801f960:	a80c      	add	r0, sp, #48	@ 0x30
 801f962:	a906      	add	r1, sp, #24
 801f964:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801f966:	f7f9 fcc7 	bl	80192f8 <uxr_deserialize_SampleIdentity>
 801f96a:	bb28      	cbnz	r0, 801f9b8 <read_submessage_format+0x114>
 801f96c:	69e3      	ldr	r3, [r4, #28]
 801f96e:	2b00      	cmp	r3, #0
 801f970:	d1c2      	bne.n	801f8f8 <read_submessage_format+0x54>
 801f972:	e7c3      	b.n	801f8fc <read_submessage_format+0x58>
 801f974:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801f978:	b16a      	cbz	r2, 801f996 <read_submessage_format+0xf2>
 801f97a:	a906      	add	r1, sp, #24
 801f97c:	a80c      	add	r0, sp, #48	@ 0x30
 801f97e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801f980:	f7f9 f9a2 	bl	8018cc8 <uxr_deserialize_BaseObjectRequest>
 801f984:	2800      	cmp	r0, #0
 801f986:	d13a      	bne.n	801f9fe <read_submessage_format+0x15a>
 801f988:	68a2      	ldr	r2, [r4, #8]
 801f98a:	69e3      	ldr	r3, [r4, #28]
 801f98c:	4432      	add	r2, r6
 801f98e:	60a2      	str	r2, [r4, #8]
 801f990:	2b00      	cmp	r3, #0
 801f992:	d1b1      	bne.n	801f8f8 <read_submessage_format+0x54>
 801f994:	e7b2      	b.n	801f8fc <read_submessage_format+0x58>
 801f996:	68a2      	ldr	r2, [r4, #8]
 801f998:	4432      	add	r2, r6
 801f99a:	60a2      	str	r2, [r4, #8]
 801f99c:	e7ac      	b.n	801f8f8 <read_submessage_format+0x54>
 801f99e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801f9a2:	2b00      	cmp	r3, #0
 801f9a4:	d1dc      	bne.n	801f960 <read_submessage_format+0xbc>
 801f9a6:	e7a9      	b.n	801f8fc <read_submessage_format+0x58>
 801f9a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801f9ac:	2b00      	cmp	r3, #0
 801f9ae:	d1e4      	bne.n	801f97a <read_submessage_format+0xd6>
 801f9b0:	68a3      	ldr	r3, [r4, #8]
 801f9b2:	4433      	add	r3, r6
 801f9b4:	60a3      	str	r3, [r4, #8]
 801f9b6:	e7a1      	b.n	801f8fc <read_submessage_format+0x58>
 801f9b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801f9ba:	a80c      	add	r0, sp, #48	@ 0x30
 801f9bc:	1aed      	subs	r5, r5, r3
 801f9be:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801f9c2:	4435      	add	r5, r6
 801f9c4:	1a52      	subs	r2, r2, r1
 801f9c6:	f7f3 fd95 	bl	80134f4 <ucdr_init_buffer>
 801f9ca:	a80c      	add	r0, sp, #48	@ 0x30
 801f9cc:	b2ad      	uxth	r5, r5
 801f9ce:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801f9d2:	f7f3 fd63 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801f9d6:	ab0c      	add	r3, sp, #48	@ 0x30
 801f9d8:	2108      	movs	r1, #8
 801f9da:	9501      	str	r5, [sp, #4]
 801f9dc:	9300      	str	r3, [sp, #0]
 801f9de:	4642      	mov	r2, r8
 801f9e0:	f88d 1016 	strb.w	r1, [sp, #22]
 801f9e4:	ab06      	add	r3, sp, #24
 801f9e6:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 801f9ea:	4638      	mov	r0, r7
 801f9ec:	9102      	str	r1, [sp, #8]
 801f9ee:	f8d7 50a4 	ldr.w	r5, [r7, #164]	@ 0xa4
 801f9f2:	9905      	ldr	r1, [sp, #20]
 801f9f4:	47a8      	blx	r5
 801f9f6:	2301      	movs	r3, #1
 801f9f8:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801f9fc:	e7b6      	b.n	801f96c <read_submessage_format+0xc8>
 801f9fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801fa00:	a80c      	add	r0, sp, #48	@ 0x30
 801fa02:	1aed      	subs	r5, r5, r3
 801fa04:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801fa08:	4435      	add	r5, r6
 801fa0a:	1a52      	subs	r2, r2, r1
 801fa0c:	f7f3 fd72 	bl	80134f4 <ucdr_init_buffer>
 801fa10:	a80c      	add	r0, sp, #48	@ 0x30
 801fa12:	b2ad      	uxth	r5, r5
 801fa14:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801fa18:	f7f3 fd40 	bl	801349c <ucdr_set_on_full_buffer_callback>
 801fa1c:	ab0c      	add	r3, sp, #48	@ 0x30
 801fa1e:	2107      	movs	r1, #7
 801fa20:	9501      	str	r5, [sp, #4]
 801fa22:	9300      	str	r3, [sp, #0]
 801fa24:	4642      	mov	r2, r8
 801fa26:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801fa2a:	4638      	mov	r0, r7
 801fa2c:	f88d 1016 	strb.w	r1, [sp, #22]
 801fa30:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 801fa34:	ba5b      	rev16	r3, r3
 801fa36:	9102      	str	r1, [sp, #8]
 801fa38:	b29b      	uxth	r3, r3
 801fa3a:	f8d7 50ac 	ldr.w	r5, [r7, #172]	@ 0xac
 801fa3e:	9905      	ldr	r1, [sp, #20]
 801fa40:	47a8      	blx	r5
 801fa42:	2301      	movs	r3, #1
 801fa44:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801fa48:	e79e      	b.n	801f988 <read_submessage_format+0xe4>
 801fa4a:	bf00      	nop

0801fa4c <uxr_seq_num_add>:
 801fa4c:	4408      	add	r0, r1
 801fa4e:	b280      	uxth	r0, r0
 801fa50:	4770      	bx	lr
 801fa52:	bf00      	nop

0801fa54 <uxr_seq_num_sub>:
 801fa54:	1a40      	subs	r0, r0, r1
 801fa56:	b280      	uxth	r0, r0
 801fa58:	4770      	bx	lr
 801fa5a:	bf00      	nop

0801fa5c <uxr_seq_num_cmp>:
 801fa5c:	4288      	cmp	r0, r1
 801fa5e:	d010      	beq.n	801fa82 <uxr_seq_num_cmp+0x26>
 801fa60:	d207      	bcs.n	801fa72 <uxr_seq_num_cmp+0x16>
 801fa62:	1a09      	subs	r1, r1, r0
 801fa64:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801fa68:	bfb4      	ite	lt
 801fa6a:	f04f 30ff 	movlt.w	r0, #4294967295
 801fa6e:	2001      	movge	r0, #1
 801fa70:	4770      	bx	lr
 801fa72:	1a41      	subs	r1, r0, r1
 801fa74:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801fa78:	bfcc      	ite	gt
 801fa7a:	f04f 30ff 	movgt.w	r0, #4294967295
 801fa7e:	2001      	movle	r0, #1
 801fa80:	4770      	bx	lr
 801fa82:	2000      	movs	r0, #0
 801fa84:	4770      	bx	lr
 801fa86:	bf00      	nop

0801fa88 <uxr_init_framing_io>:
 801fa88:	2300      	movs	r3, #0
 801fa8a:	7041      	strb	r1, [r0, #1]
 801fa8c:	7003      	strb	r3, [r0, #0]
 801fa8e:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801fa90:	4770      	bx	lr
 801fa92:	bf00      	nop

0801fa94 <uxr_write_framed_msg>:
 801fa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fa98:	4617      	mov	r7, r2
 801fa9a:	7845      	ldrb	r5, [r0, #1]
 801fa9c:	227e      	movs	r2, #126	@ 0x7e
 801fa9e:	b085      	sub	sp, #20
 801faa0:	4604      	mov	r4, r0
 801faa2:	460e      	mov	r6, r1
 801faa4:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801faa8:	f1a5 027d 	sub.w	r2, r5, #125	@ 0x7d
 801faac:	469b      	mov	fp, r3
 801faae:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
 801fab2:	2a01      	cmp	r2, #1
 801fab4:	f89d c03c 	ldrb.w	ip, [sp, #60]	@ 0x3c
 801fab8:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801fabc:	f240 812c 	bls.w	801fd18 <uxr_write_framed_msg+0x284>
 801fac0:	2003      	movs	r0, #3
 801fac2:	2202      	movs	r2, #2
 801fac4:	f04f 0a05 	mov.w	sl, #5
 801fac8:	2104      	movs	r1, #4
 801faca:	4686      	mov	lr, r0
 801facc:	4613      	mov	r3, r2
 801face:	f884 5039 	strb.w	r5, [r4, #57]	@ 0x39
 801fad2:	f1ac 057d 	sub.w	r5, ip, #125	@ 0x7d
 801fad6:	4422      	add	r2, r4
 801fad8:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801fadc:	2d01      	cmp	r5, #1
 801fade:	f240 8110 	bls.w	801fd02 <uxr_write_framed_msg+0x26e>
 801fae2:	f882 c038 	strb.w	ip, [r2, #56]	@ 0x38
 801fae6:	fa5f fc89 	uxtb.w	ip, r9
 801faea:	f3c9 2507 	ubfx	r5, r9, #8, #8
 801faee:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801faf2:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801faf6:	f1a5 027d 	sub.w	r2, r5, #125	@ 0x7d
 801fafa:	f1be 0f01 	cmp.w	lr, #1
 801fafe:	b2d2      	uxtb	r2, r2
 801fb00:	d94b      	bls.n	801fb9a <uxr_write_framed_msg+0x106>
 801fb02:	4420      	add	r0, r4
 801fb04:	2a01      	cmp	r2, #1
 801fb06:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801fb0a:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 801fb0e:	d95c      	bls.n	801fbca <uxr_write_framed_msg+0x136>
 801fb10:	1c4a      	adds	r2, r1, #1
 801fb12:	4421      	add	r1, r4
 801fb14:	b2d2      	uxtb	r2, r2
 801fb16:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801fb1a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fb1e:	f1b9 0f00 	cmp.w	r9, #0
 801fb22:	f000 8106 	beq.w	801fd32 <uxr_write_framed_msg+0x29e>
 801fb26:	f04f 0c00 	mov.w	ip, #0
 801fb2a:	465b      	mov	r3, fp
 801fb2c:	4649      	mov	r1, r9
 801fb2e:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 801fd3c <uxr_write_framed_msg+0x2a8>
 801fb32:	46e3      	mov	fp, ip
 801fb34:	46e1      	mov	r9, ip
 801fb36:	f813 000b 	ldrb.w	r0, [r3, fp]
 801fb3a:	f1a0 057d 	sub.w	r5, r0, #125	@ 0x7d
 801fb3e:	2d01      	cmp	r5, #1
 801fb40:	d91b      	bls.n	801fb7a <uxr_write_framed_msg+0xe6>
 801fb42:	2a29      	cmp	r2, #41	@ 0x29
 801fb44:	d84e      	bhi.n	801fbe4 <uxr_write_framed_msg+0x150>
 801fb46:	1c55      	adds	r5, r2, #1
 801fb48:	4422      	add	r2, r4
 801fb4a:	f882 0038 	strb.w	r0, [r2, #56]	@ 0x38
 801fb4e:	b2ea      	uxtb	r2, r5
 801fb50:	ea89 0000 	eor.w	r0, r9, r0
 801fb54:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fb58:	f10b 0b01 	add.w	fp, fp, #1
 801fb5c:	b2c0      	uxtb	r0, r0
 801fb5e:	f83a 2010 	ldrh.w	r2, [sl, r0, lsl #1]
 801fb62:	ea82 2919 	eor.w	r9, r2, r9, lsr #8
 801fb66:	4559      	cmp	r1, fp
 801fb68:	d95b      	bls.n	801fc22 <uxr_write_framed_msg+0x18e>
 801fb6a:	f813 000b 	ldrb.w	r0, [r3, fp]
 801fb6e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801fb72:	f1a0 057d 	sub.w	r5, r0, #125	@ 0x7d
 801fb76:	2d01      	cmp	r5, #1
 801fb78:	d8e3      	bhi.n	801fb42 <uxr_write_framed_msg+0xae>
 801fb7a:	1c55      	adds	r5, r2, #1
 801fb7c:	b2ed      	uxtb	r5, r5
 801fb7e:	2d29      	cmp	r5, #41	@ 0x29
 801fb80:	d830      	bhi.n	801fbe4 <uxr_write_framed_msg+0x150>
 801fb82:	18a5      	adds	r5, r4, r2
 801fb84:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801fb88:	3202      	adds	r2, #2
 801fb8a:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 801fb8e:	f080 0c20 	eor.w	ip, r0, #32
 801fb92:	b2d2      	uxtb	r2, r2
 801fb94:	f885 c039 	strb.w	ip, [r5, #57]	@ 0x39
 801fb98:	e7da      	b.n	801fb50 <uxr_write_framed_msg+0xbc>
 801fb9a:	f08c 0c20 	eor.w	ip, ip, #32
 801fb9e:	eb04 0e00 	add.w	lr, r4, r0
 801fba2:	1c81      	adds	r1, r0, #2
 801fba4:	2a01      	cmp	r2, #1
 801fba6:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801fbaa:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801fbae:	b2c9      	uxtb	r1, r1
 801fbb0:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801fbb4:	f884 1062 	strb.w	r1, [r4, #98]	@ 0x62
 801fbb8:	d907      	bls.n	801fbca <uxr_write_framed_msg+0x136>
 801fbba:	1cc2      	adds	r2, r0, #3
 801fbbc:	4421      	add	r1, r4
 801fbbe:	b2d2      	uxtb	r2, r2
 801fbc0:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801fbc4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fbc8:	e7ad      	b.n	801fb26 <uxr_write_framed_msg+0x92>
 801fbca:	1c8a      	adds	r2, r1, #2
 801fbcc:	f085 0520 	eor.w	r5, r5, #32
 801fbd0:	4421      	add	r1, r4
 801fbd2:	207d      	movs	r0, #125	@ 0x7d
 801fbd4:	b2d2      	uxtb	r2, r2
 801fbd6:	f881 5039 	strb.w	r5, [r1, #57]	@ 0x39
 801fbda:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801fbde:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fbe2:	e7a0      	b.n	801fb26 <uxr_write_framed_msg+0x92>
 801fbe4:	e9cd 9b00 	strd	r9, fp, [sp]
 801fbe8:	2500      	movs	r5, #0
 801fbea:	4699      	mov	r9, r3
 801fbec:	468b      	mov	fp, r1
 801fbee:	e000      	b.n	801fbf2 <uxr_write_framed_msg+0x15e>
 801fbf0:	b158      	cbz	r0, 801fc0a <uxr_write_framed_msg+0x176>
 801fbf2:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801fbf6:	1b52      	subs	r2, r2, r5
 801fbf8:	4643      	mov	r3, r8
 801fbfa:	4638      	mov	r0, r7
 801fbfc:	4421      	add	r1, r4
 801fbfe:	47b0      	blx	r6
 801fc00:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801fc04:	4405      	add	r5, r0
 801fc06:	4295      	cmp	r5, r2
 801fc08:	d3f2      	bcc.n	801fbf0 <uxr_write_framed_msg+0x15c>
 801fc0a:	4295      	cmp	r5, r2
 801fc0c:	464b      	mov	r3, r9
 801fc0e:	4659      	mov	r1, fp
 801fc10:	f8dd 9000 	ldr.w	r9, [sp]
 801fc14:	f8dd b004 	ldr.w	fp, [sp, #4]
 801fc18:	d06f      	beq.n	801fcfa <uxr_write_framed_msg+0x266>
 801fc1a:	2000      	movs	r0, #0
 801fc1c:	b005      	add	sp, #20
 801fc1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc22:	46cc      	mov	ip, r9
 801fc24:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801fc28:	4689      	mov	r9, r1
 801fc2a:	f8ad c00c 	strh.w	ip, [sp, #12]
 801fc2e:	fa5f fc8c 	uxtb.w	ip, ip
 801fc32:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801fc36:	f04f 0a00 	mov.w	sl, #0
 801fc3a:	f04f 0b7d 	mov.w	fp, #125	@ 0x7d
 801fc3e:	2b01      	cmp	r3, #1
 801fc40:	d930      	bls.n	801fca4 <uxr_write_framed_msg+0x210>
 801fc42:	2a29      	cmp	r2, #41	@ 0x29
 801fc44:	d91c      	bls.n	801fc80 <uxr_write_framed_msg+0x1ec>
 801fc46:	2500      	movs	r5, #0
 801fc48:	e000      	b.n	801fc4c <uxr_write_framed_msg+0x1b8>
 801fc4a:	b158      	cbz	r0, 801fc64 <uxr_write_framed_msg+0x1d0>
 801fc4c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801fc50:	1b52      	subs	r2, r2, r5
 801fc52:	4643      	mov	r3, r8
 801fc54:	4638      	mov	r0, r7
 801fc56:	4421      	add	r1, r4
 801fc58:	47b0      	blx	r6
 801fc5a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801fc5e:	4405      	add	r5, r0
 801fc60:	4295      	cmp	r5, r2
 801fc62:	d3f2      	bcc.n	801fc4a <uxr_write_framed_msg+0x1b6>
 801fc64:	4295      	cmp	r5, r2
 801fc66:	d1d8      	bne.n	801fc1a <uxr_write_framed_msg+0x186>
 801fc68:	f10a 0310 	add.w	r3, sl, #16
 801fc6c:	2200      	movs	r2, #0
 801fc6e:	446b      	add	r3, sp
 801fc70:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801fc74:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fc78:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801fc7c:	2b01      	cmp	r3, #1
 801fc7e:	d911      	bls.n	801fca4 <uxr_write_framed_msg+0x210>
 801fc80:	18a3      	adds	r3, r4, r2
 801fc82:	3201      	adds	r2, #1
 801fc84:	b2d2      	uxtb	r2, r2
 801fc86:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801fc8a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fc8e:	f1ba 0f00 	cmp.w	sl, #0
 801fc92:	d119      	bne.n	801fcc8 <uxr_write_framed_msg+0x234>
 801fc94:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801fc98:	f04f 0a01 	mov.w	sl, #1
 801fc9c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801fca0:	2b01      	cmp	r3, #1
 801fca2:	d8ce      	bhi.n	801fc42 <uxr_write_framed_msg+0x1ae>
 801fca4:	1c53      	adds	r3, r2, #1
 801fca6:	b2db      	uxtb	r3, r3
 801fca8:	2b29      	cmp	r3, #41	@ 0x29
 801fcaa:	d8cc      	bhi.n	801fc46 <uxr_write_framed_msg+0x1b2>
 801fcac:	18a3      	adds	r3, r4, r2
 801fcae:	3202      	adds	r2, #2
 801fcb0:	f08c 0c20 	eor.w	ip, ip, #32
 801fcb4:	b2d2      	uxtb	r2, r2
 801fcb6:	f883 b038 	strb.w	fp, [r3, #56]	@ 0x38
 801fcba:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801fcbe:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fcc2:	f1ba 0f00 	cmp.w	sl, #0
 801fcc6:	d0e5      	beq.n	801fc94 <uxr_write_framed_msg+0x200>
 801fcc8:	2500      	movs	r5, #0
 801fcca:	e000      	b.n	801fcce <uxr_write_framed_msg+0x23a>
 801fccc:	b158      	cbz	r0, 801fce6 <uxr_write_framed_msg+0x252>
 801fcce:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801fcd2:	1b52      	subs	r2, r2, r5
 801fcd4:	4643      	mov	r3, r8
 801fcd6:	4638      	mov	r0, r7
 801fcd8:	4421      	add	r1, r4
 801fcda:	47b0      	blx	r6
 801fcdc:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801fce0:	4405      	add	r5, r0
 801fce2:	4295      	cmp	r5, r2
 801fce4:	d3f2      	bcc.n	801fccc <uxr_write_framed_msg+0x238>
 801fce6:	4295      	cmp	r5, r2
 801fce8:	d197      	bne.n	801fc1a <uxr_write_framed_msg+0x186>
 801fcea:	2300      	movs	r3, #0
 801fcec:	fa1f f089 	uxth.w	r0, r9
 801fcf0:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801fcf4:	b005      	add	sp, #20
 801fcf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fcfa:	2200      	movs	r2, #0
 801fcfc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801fd00:	e731      	b.n	801fb66 <uxr_write_framed_msg+0xd2>
 801fd02:	44a6      	add	lr, r4
 801fd04:	f08c 0c20 	eor.w	ip, ip, #32
 801fd08:	257d      	movs	r5, #125	@ 0x7d
 801fd0a:	4608      	mov	r0, r1
 801fd0c:	4651      	mov	r1, sl
 801fd0e:	f882 5038 	strb.w	r5, [r2, #56]	@ 0x38
 801fd12:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801fd16:	e6e6      	b.n	801fae6 <uxr_write_framed_msg+0x52>
 801fd18:	f085 0520 	eor.w	r5, r5, #32
 801fd1c:	2203      	movs	r2, #3
 801fd1e:	f04f 0a06 	mov.w	sl, #6
 801fd22:	2105      	movs	r1, #5
 801fd24:	f880 503a 	strb.w	r5, [r0, #58]	@ 0x3a
 801fd28:	2004      	movs	r0, #4
 801fd2a:	4613      	mov	r3, r2
 801fd2c:	257d      	movs	r5, #125	@ 0x7d
 801fd2e:	4686      	mov	lr, r0
 801fd30:	e6cd      	b.n	801face <uxr_write_framed_msg+0x3a>
 801fd32:	46cc      	mov	ip, r9
 801fd34:	f8ad 900c 	strh.w	r9, [sp, #12]
 801fd38:	e77b      	b.n	801fc32 <uxr_write_framed_msg+0x19e>
 801fd3a:	bf00      	nop
 801fd3c:	08026ad4 	.word	0x08026ad4

0801fd40 <uxr_framing_read_transport>:
 801fd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fd44:	4604      	mov	r4, r0
 801fd46:	b085      	sub	sp, #20
 801fd48:	461d      	mov	r5, r3
 801fd4a:	4689      	mov	r9, r1
 801fd4c:	4692      	mov	sl, r2
 801fd4e:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 801fd50:	f7f8 f8d8 	bl	8017f04 <uxr_millis>
 801fd54:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801fd58:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801fd5c:	4680      	mov	r8, r0
 801fd5e:	42b3      	cmp	r3, r6
 801fd60:	d05d      	beq.n	801fe1e <uxr_framing_read_transport+0xde>
 801fd62:	d819      	bhi.n	801fd98 <uxr_framing_read_transport+0x58>
 801fd64:	1e72      	subs	r2, r6, #1
 801fd66:	2600      	movs	r6, #0
 801fd68:	1ad2      	subs	r2, r2, r3
 801fd6a:	b2d2      	uxtb	r2, r2
 801fd6c:	42ba      	cmp	r2, r7
 801fd6e:	d81c      	bhi.n	801fdaa <uxr_framing_read_transport+0x6a>
 801fd70:	1993      	adds	r3, r2, r6
 801fd72:	42bb      	cmp	r3, r7
 801fd74:	d901      	bls.n	801fd7a <uxr_framing_read_transport+0x3a>
 801fd76:	1abf      	subs	r7, r7, r2
 801fd78:	b2fe      	uxtb	r6, r7
 801fd7a:	b9d2      	cbnz	r2, 801fdb2 <uxr_framing_read_transport+0x72>
 801fd7c:	2700      	movs	r7, #0
 801fd7e:	f7f8 f8c1 	bl	8017f04 <uxr_millis>
 801fd82:	682b      	ldr	r3, [r5, #0]
 801fd84:	eba0 0008 	sub.w	r0, r0, r8
 801fd88:	1a1b      	subs	r3, r3, r0
 801fd8a:	4638      	mov	r0, r7
 801fd8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801fd90:	602b      	str	r3, [r5, #0]
 801fd92:	b005      	add	sp, #20
 801fd94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fd98:	2e00      	cmp	r6, #0
 801fd9a:	d05c      	beq.n	801fe56 <uxr_framing_read_transport+0x116>
 801fd9c:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801fda0:	3e01      	subs	r6, #1
 801fda2:	b2da      	uxtb	r2, r3
 801fda4:	b2f6      	uxtb	r6, r6
 801fda6:	42ba      	cmp	r2, r7
 801fda8:	d9e2      	bls.n	801fd70 <uxr_framing_read_transport+0x30>
 801fdaa:	b2fa      	uxtb	r2, r7
 801fdac:	2600      	movs	r6, #0
 801fdae:	2a00      	cmp	r2, #0
 801fdb0:	d0e4      	beq.n	801fd7c <uxr_framing_read_transport+0x3c>
 801fdb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801fdb4:	4650      	mov	r0, sl
 801fdb6:	9203      	str	r2, [sp, #12]
 801fdb8:	f04f 0b2a 	mov.w	fp, #42	@ 0x2a
 801fdbc:	9300      	str	r3, [sp, #0]
 801fdbe:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801fdc2:	682b      	ldr	r3, [r5, #0]
 801fdc4:	3102      	adds	r1, #2
 801fdc6:	4421      	add	r1, r4
 801fdc8:	47c8      	blx	r9
 801fdca:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801fdce:	4a24      	ldr	r2, [pc, #144]	@ (801fe60 <uxr_framing_read_transport+0x120>)
 801fdd0:	4607      	mov	r7, r0
 801fdd2:	4403      	add	r3, r0
 801fdd4:	0859      	lsrs	r1, r3, #1
 801fdd6:	fba2 0101 	umull	r0, r1, r2, r1
 801fdda:	0889      	lsrs	r1, r1, #2
 801fddc:	fb0b 3111 	mls	r1, fp, r1, r3
 801fde0:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801fde4:	2f00      	cmp	r7, #0
 801fde6:	d0c9      	beq.n	801fd7c <uxr_framing_read_transport+0x3c>
 801fde8:	2e00      	cmp	r6, #0
 801fdea:	d0c8      	beq.n	801fd7e <uxr_framing_read_transport+0x3e>
 801fdec:	9a03      	ldr	r2, [sp, #12]
 801fdee:	4297      	cmp	r7, r2
 801fdf0:	d1c5      	bne.n	801fd7e <uxr_framing_read_transport+0x3e>
 801fdf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801fdf4:	3102      	adds	r1, #2
 801fdf6:	4632      	mov	r2, r6
 801fdf8:	4650      	mov	r0, sl
 801fdfa:	4421      	add	r1, r4
 801fdfc:	9300      	str	r3, [sp, #0]
 801fdfe:	2300      	movs	r3, #0
 801fe00:	47c8      	blx	r9
 801fe02:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801fe06:	4916      	ldr	r1, [pc, #88]	@ (801fe60 <uxr_framing_read_transport+0x120>)
 801fe08:	4407      	add	r7, r0
 801fe0a:	4403      	add	r3, r0
 801fe0c:	085a      	lsrs	r2, r3, #1
 801fe0e:	fba1 1202 	umull	r1, r2, r1, r2
 801fe12:	0892      	lsrs	r2, r2, #2
 801fe14:	fb0b 3312 	mls	r3, fp, r2, r3
 801fe18:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801fe1c:	e7af      	b.n	801fd7e <uxr_framing_read_transport+0x3e>
 801fe1e:	2300      	movs	r3, #0
 801fe20:	2f28      	cmp	r7, #40	@ 0x28
 801fe22:	85a3      	strh	r3, [r4, #44]	@ 0x2c
 801fe24:	d9c1      	bls.n	801fdaa <uxr_framing_read_transport+0x6a>
 801fe26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801fe28:	2229      	movs	r2, #41	@ 0x29
 801fe2a:	1ca1      	adds	r1, r4, #2
 801fe2c:	4650      	mov	r0, sl
 801fe2e:	9300      	str	r3, [sp, #0]
 801fe30:	682b      	ldr	r3, [r5, #0]
 801fe32:	47c8      	blx	r9
 801fe34:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801fe38:	4909      	ldr	r1, [pc, #36]	@ (801fe60 <uxr_framing_read_transport+0x120>)
 801fe3a:	4607      	mov	r7, r0
 801fe3c:	4403      	add	r3, r0
 801fe3e:	202a      	movs	r0, #42	@ 0x2a
 801fe40:	085a      	lsrs	r2, r3, #1
 801fe42:	fba1 1202 	umull	r1, r2, r1, r2
 801fe46:	0892      	lsrs	r2, r2, #2
 801fe48:	fb00 3312 	mls	r3, r0, r2, r3
 801fe4c:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801fe50:	2f00      	cmp	r7, #0
 801fe52:	d093      	beq.n	801fd7c <uxr_framing_read_transport+0x3c>
 801fe54:	e793      	b.n	801fd7e <uxr_framing_read_transport+0x3e>
 801fe56:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801fe5a:	b2da      	uxtb	r2, r3
 801fe5c:	e786      	b.n	801fd6c <uxr_framing_read_transport+0x2c>
 801fe5e:	bf00      	nop
 801fe60:	30c30c31 	.word	0x30c30c31

0801fe64 <uxr_read_framed_msg>:
 801fe64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fe68:	461e      	mov	r6, r3
 801fe6a:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 801fe6e:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801fe72:	b085      	sub	sp, #20
 801fe74:	4604      	mov	r4, r0
 801fe76:	4688      	mov	r8, r1
 801fe78:	429d      	cmp	r5, r3
 801fe7a:	4617      	mov	r7, r2
 801fe7c:	f000 819b 	beq.w	80201b6 <uxr_read_framed_msg+0x352>
 801fe80:	2000      	movs	r0, #0
 801fe82:	2800      	cmp	r0, #0
 801fe84:	d135      	bne.n	801fef2 <uxr_read_framed_msg+0x8e>
 801fe86:	7823      	ldrb	r3, [r4, #0]
 801fe88:	2b07      	cmp	r3, #7
 801fe8a:	d8fd      	bhi.n	801fe88 <uxr_read_framed_msg+0x24>
 801fe8c:	e8df f013 	tbh	[pc, r3, lsl #1]
 801fe90:	01100134 	.word	0x01100134
 801fe94:	00c900eb 	.word	0x00c900eb
 801fe98:	0057009d 	.word	0x0057009d
 801fe9c:	00080035 	.word	0x00080035
 801fea0:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801fea4:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801fea8:	4290      	cmp	r0, r2
 801feaa:	f000 815f 	beq.w	802016c <uxr_read_framed_msg+0x308>
 801feae:	1c55      	adds	r5, r2, #1
 801feb0:	18a3      	adds	r3, r4, r2
 801feb2:	f8df c39c 	ldr.w	ip, [pc, #924]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 801feb6:	7899      	ldrb	r1, [r3, #2]
 801feb8:	086b      	lsrs	r3, r5, #1
 801feba:	fbac e303 	umull	lr, r3, ip, r3
 801febe:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 801fec2:	297d      	cmp	r1, #125	@ 0x7d
 801fec4:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801fec8:	fb0e 5313 	mls	r3, lr, r3, r5
 801fecc:	b2dd      	uxtb	r5, r3
 801fece:	f000 8198 	beq.w	8020202 <uxr_read_framed_msg+0x39e>
 801fed2:	297e      	cmp	r1, #126	@ 0x7e
 801fed4:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
 801fed8:	f000 8211 	beq.w	80202fe <uxr_read_framed_msg+0x49a>
 801fedc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801fede:	2000      	movs	r0, #0
 801fee0:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801fee2:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801fee6:	7020      	strb	r0, [r4, #0]
 801fee8:	b29b      	uxth	r3, r3
 801feea:	429a      	cmp	r2, r3
 801feec:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801feee:	f000 8180 	beq.w	80201f2 <uxr_read_framed_msg+0x38e>
 801fef2:	2000      	movs	r0, #0
 801fef4:	b005      	add	sp, #20
 801fef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fefa:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801fefe:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ff02:	4290      	cmp	r0, r2
 801ff04:	f000 8140 	beq.w	8020188 <uxr_read_framed_msg+0x324>
 801ff08:	1c55      	adds	r5, r2, #1
 801ff0a:	18a3      	adds	r3, r4, r2
 801ff0c:	f8df c340 	ldr.w	ip, [pc, #832]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 801ff10:	7899      	ldrb	r1, [r3, #2]
 801ff12:	086b      	lsrs	r3, r5, #1
 801ff14:	fbac e303 	umull	lr, r3, ip, r3
 801ff18:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 801ff1c:	297d      	cmp	r1, #125	@ 0x7d
 801ff1e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801ff22:	fb0e 5313 	mls	r3, lr, r3, r5
 801ff26:	b2dd      	uxtb	r5, r3
 801ff28:	f000 817e 	beq.w	8020228 <uxr_read_framed_msg+0x3c4>
 801ff2c:	297e      	cmp	r1, #126	@ 0x7e
 801ff2e:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
 801ff32:	f000 81f3 	beq.w	802031c <uxr_read_framed_msg+0x4b8>
 801ff36:	2307      	movs	r3, #7
 801ff38:	86a1      	strh	r1, [r4, #52]	@ 0x34
 801ff3a:	7023      	strb	r3, [r4, #0]
 801ff3c:	e7a3      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 801ff3e:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ff40:	f8b4 c030 	ldrh.w	ip, [r4, #48]	@ 0x30
 801ff44:	459c      	cmp	ip, r3
 801ff46:	f240 814c 	bls.w	80201e2 <uxr_read_framed_msg+0x37e>
 801ff4a:	f04f 0b2a 	mov.w	fp, #42	@ 0x2a
 801ff4e:	f8df a304 	ldr.w	sl, [pc, #772]	@ 8020254 <uxr_read_framed_msg+0x3f0>
 801ff52:	9703      	str	r7, [sp, #12]
 801ff54:	e027      	b.n	801ffa6 <uxr_read_framed_msg+0x142>
 801ff56:	4fbe      	ldr	r7, [pc, #760]	@ (8020250 <uxr_read_framed_msg+0x3ec>)
 801ff58:	f89e e002 	ldrb.w	lr, [lr, #2]
 801ff5c:	fba7 9101 	umull	r9, r1, r7, r1
 801ff60:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801ff64:	ea4f 0191 	mov.w	r1, r1, lsr #2
 801ff68:	fb0b 0111 	mls	r1, fp, r1, r0
 801ff6c:	b2c8      	uxtb	r0, r1
 801ff6e:	f000 80de 	beq.w	802012e <uxr_read_framed_msg+0x2ca>
 801ff72:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801ff76:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801ff7a:	f000 80f0 	beq.w	802015e <uxr_read_framed_msg+0x2fa>
 801ff7e:	f806 e003 	strb.w	lr, [r6, r3]
 801ff82:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 801ff84:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ff86:	ea81 020e 	eor.w	r2, r1, lr
 801ff8a:	f8b4 c030 	ldrh.w	ip, [r4, #48]	@ 0x30
 801ff8e:	3301      	adds	r3, #1
 801ff90:	b2d2      	uxtb	r2, r2
 801ff92:	b29b      	uxth	r3, r3
 801ff94:	f83a 2012 	ldrh.w	r2, [sl, r2, lsl #1]
 801ff98:	4563      	cmp	r3, ip
 801ff9a:	8663      	strh	r3, [r4, #50]	@ 0x32
 801ff9c:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 801ffa0:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801ffa2:	f080 81cd 	bcs.w	8020340 <uxr_read_framed_msg+0x4dc>
 801ffa6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ffaa:	f894 502c 	ldrb.w	r5, [r4, #44]	@ 0x2c
 801ffae:	1c50      	adds	r0, r2, #1
 801ffb0:	eb04 0e02 	add.w	lr, r4, r2
 801ffb4:	4295      	cmp	r5, r2
 801ffb6:	ea4f 0150 	mov.w	r1, r0, lsr #1
 801ffba:	d1cc      	bne.n	801ff56 <uxr_read_framed_msg+0xf2>
 801ffbc:	4563      	cmp	r3, ip
 801ffbe:	9f03      	ldr	r7, [sp, #12]
 801ffc0:	f040 8111 	bne.w	80201e6 <uxr_read_framed_msg+0x382>
 801ffc4:	2306      	movs	r3, #6
 801ffc6:	7023      	strb	r3, [r4, #0]
 801ffc8:	e75d      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 801ffca:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801ffce:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ffd2:	4290      	cmp	r0, r2
 801ffd4:	f000 80ca 	beq.w	802016c <uxr_read_framed_msg+0x308>
 801ffd8:	1c55      	adds	r5, r2, #1
 801ffda:	18a3      	adds	r3, r4, r2
 801ffdc:	f8df c270 	ldr.w	ip, [pc, #624]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 801ffe0:	7899      	ldrb	r1, [r3, #2]
 801ffe2:	086b      	lsrs	r3, r5, #1
 801ffe4:	fbac e303 	umull	lr, r3, ip, r3
 801ffe8:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 801ffec:	297d      	cmp	r1, #125	@ 0x7d
 801ffee:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801fff2:	fb0e 5313 	mls	r3, lr, r3, r5
 801fff6:	b2dd      	uxtb	r5, r3
 801fff8:	f000 812e 	beq.w	8020258 <uxr_read_framed_msg+0x3f4>
 801fffc:	297e      	cmp	r1, #126	@ 0x7e
 801fffe:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
 8020002:	f000 817c 	beq.w	80202fe <uxr_read_framed_msg+0x49a>
 8020006:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8020008:	2200      	movs	r2, #0
 802000a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 802000e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8020010:	8662      	strh	r2, [r4, #50]	@ 0x32
 8020012:	b29b      	uxth	r3, r3
 8020014:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8020016:	428b      	cmp	r3, r1
 8020018:	8623      	strh	r3, [r4, #48]	@ 0x30
 802001a:	f240 80df 	bls.w	80201dc <uxr_read_framed_msg+0x378>
 802001e:	7022      	strb	r2, [r4, #0]
 8020020:	e767      	b.n	801fef2 <uxr_read_framed_msg+0x8e>
 8020022:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8020026:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 802002a:	4290      	cmp	r0, r2
 802002c:	f000 80ac 	beq.w	8020188 <uxr_read_framed_msg+0x324>
 8020030:	1c55      	adds	r5, r2, #1
 8020032:	18a3      	adds	r3, r4, r2
 8020034:	f8df c218 	ldr.w	ip, [pc, #536]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 8020038:	7899      	ldrb	r1, [r3, #2]
 802003a:	086b      	lsrs	r3, r5, #1
 802003c:	fbac e303 	umull	lr, r3, ip, r3
 8020040:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8020044:	297d      	cmp	r1, #125	@ 0x7d
 8020046:	ea4f 0393 	mov.w	r3, r3, lsr #2
 802004a:	fb0e 5313 	mls	r3, lr, r3, r5
 802004e:	b2dd      	uxtb	r5, r3
 8020050:	f000 812d 	beq.w	80202ae <uxr_read_framed_msg+0x44a>
 8020054:	297e      	cmp	r1, #126	@ 0x7e
 8020056:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
 802005a:	f000 815f 	beq.w	802031c <uxr_read_framed_msg+0x4b8>
 802005e:	2304      	movs	r3, #4
 8020060:	8621      	strh	r1, [r4, #48]	@ 0x30
 8020062:	7023      	strb	r3, [r4, #0]
 8020064:	e70f      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 8020066:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 802006a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 802006e:	4290      	cmp	r0, r2
 8020070:	f000 80b0 	beq.w	80201d4 <uxr_read_framed_msg+0x370>
 8020074:	1c55      	adds	r5, r2, #1
 8020076:	18a3      	adds	r3, r4, r2
 8020078:	f8df c1d4 	ldr.w	ip, [pc, #468]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 802007c:	7899      	ldrb	r1, [r3, #2]
 802007e:	086b      	lsrs	r3, r5, #1
 8020080:	fbac e303 	umull	lr, r3, ip, r3
 8020084:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8020088:	297d      	cmp	r1, #125	@ 0x7d
 802008a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 802008e:	fb0e 5313 	mls	r3, lr, r3, r5
 8020092:	b2dd      	uxtb	r5, r3
 8020094:	f000 811f 	beq.w	80202d6 <uxr_read_framed_msg+0x472>
 8020098:	297e      	cmp	r1, #126	@ 0x7e
 802009a:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
 802009e:	f000 814b 	beq.w	8020338 <uxr_read_framed_msg+0x4d4>
 80200a2:	7863      	ldrb	r3, [r4, #1]
 80200a4:	428b      	cmp	r3, r1
 80200a6:	bf0c      	ite	eq
 80200a8:	2303      	moveq	r3, #3
 80200aa:	2300      	movne	r3, #0
 80200ac:	7023      	strb	r3, [r4, #0]
 80200ae:	e6ea      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 80200b0:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80200b4:	2300      	movs	r3, #0
 80200b6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80200ba:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 80200be:	4291      	cmp	r1, r2
 80200c0:	d066      	beq.n	8020190 <uxr_read_framed_msg+0x32c>
 80200c2:	1c55      	adds	r5, r2, #1
 80200c4:	18a3      	adds	r3, r4, r2
 80200c6:	f8df c188 	ldr.w	ip, [pc, #392]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 80200ca:	7898      	ldrb	r0, [r3, #2]
 80200cc:	086b      	lsrs	r3, r5, #1
 80200ce:	fbac e303 	umull	lr, r3, ip, r3
 80200d2:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 80200d6:	287d      	cmp	r0, #125	@ 0x7d
 80200d8:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80200dc:	fb0e 5313 	mls	r3, lr, r3, r5
 80200e0:	b2dd      	uxtb	r5, r3
 80200e2:	f000 80cc 	beq.w	802027e <uxr_read_framed_msg+0x41a>
 80200e6:	287e      	cmp	r0, #126	@ 0x7e
 80200e8:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
 80200ec:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 80200f0:	d04e      	beq.n	8020190 <uxr_read_framed_msg+0x32c>
 80200f2:	2302      	movs	r3, #2
 80200f4:	7023      	strb	r3, [r4, #0]
 80200f6:	e6c6      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 80200f8:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 80200fc:	252a      	movs	r5, #42	@ 0x2a
 80200fe:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8020102:	f8df c14c 	ldr.w	ip, [pc, #332]	@ 8020250 <uxr_read_framed_msg+0x3ec>
 8020106:	e00a      	b.n	802011e <uxr_read_framed_msg+0x2ba>
 8020108:	fbac e303 	umull	lr, r3, ip, r3
 802010c:	7889      	ldrb	r1, [r1, #2]
 802010e:	089b      	lsrs	r3, r3, #2
 8020110:	297e      	cmp	r1, #126	@ 0x7e
 8020112:	fb05 2313 	mls	r3, r5, r3, r2
 8020116:	b2db      	uxtb	r3, r3
 8020118:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 802011c:	d023      	beq.n	8020166 <uxr_read_framed_msg+0x302>
 802011e:	1c5a      	adds	r2, r3, #1
 8020120:	4298      	cmp	r0, r3
 8020122:	eb04 0103 	add.w	r1, r4, r3
 8020126:	ea4f 0352 	mov.w	r3, r2, lsr #1
 802012a:	d1ed      	bne.n	8020108 <uxr_read_framed_msg+0x2a4>
 802012c:	e6e1      	b.n	801fef2 <uxr_read_framed_msg+0x8e>
 802012e:	3202      	adds	r2, #2
 8020130:	4285      	cmp	r5, r0
 8020132:	4421      	add	r1, r4
 8020134:	ea4f 0052 	mov.w	r0, r2, lsr #1
 8020138:	f43f af40 	beq.w	801ffbc <uxr_read_framed_msg+0x158>
 802013c:	4d44      	ldr	r5, [pc, #272]	@ (8020250 <uxr_read_framed_msg+0x3ec>)
 802013e:	f891 e002 	ldrb.w	lr, [r1, #2]
 8020142:	fba5 5000 	umull	r5, r0, r5, r0
 8020146:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 802014a:	f08e 0e20 	eor.w	lr, lr, #32
 802014e:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8020152:	fb0b 2210 	mls	r2, fp, r0, r2
 8020156:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 802015a:	f47f af10 	bne.w	801ff7e <uxr_read_framed_msg+0x11a>
 802015e:	4563      	cmp	r3, ip
 8020160:	9f03      	ldr	r7, [sp, #12]
 8020162:	f43f af2f 	beq.w	801ffc4 <uxr_read_framed_msg+0x160>
 8020166:	2301      	movs	r3, #1
 8020168:	7023      	strb	r3, [r4, #0]
 802016a:	e68c      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 802016c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802016e:	9300      	str	r3, [sp, #0]
 8020170:	2301      	movs	r3, #1
 8020172:	9301      	str	r3, [sp, #4]
 8020174:	463a      	mov	r2, r7
 8020176:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020178:	4641      	mov	r1, r8
 802017a:	4620      	mov	r0, r4
 802017c:	f7ff fde0 	bl	801fd40 <uxr_framing_read_transport>
 8020180:	fab0 f080 	clz	r0, r0
 8020184:	0940      	lsrs	r0, r0, #5
 8020186:	e67c      	b.n	801fe82 <uxr_read_framed_msg+0x1e>
 8020188:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802018a:	9300      	str	r3, [sp, #0]
 802018c:	2302      	movs	r3, #2
 802018e:	e7f0      	b.n	8020172 <uxr_read_framed_msg+0x30e>
 8020190:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020192:	463a      	mov	r2, r7
 8020194:	4641      	mov	r1, r8
 8020196:	4620      	mov	r0, r4
 8020198:	9300      	str	r3, [sp, #0]
 802019a:	2304      	movs	r3, #4
 802019c:	9301      	str	r3, [sp, #4]
 802019e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80201a0:	f7ff fdce 	bl	801fd40 <uxr_framing_read_transport>
 80201a4:	2800      	cmp	r0, #0
 80201a6:	f47f ae6e 	bne.w	801fe86 <uxr_read_framed_msg+0x22>
 80201aa:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 80201ae:	387e      	subs	r0, #126	@ 0x7e
 80201b0:	bf18      	it	ne
 80201b2:	2001      	movne	r0, #1
 80201b4:	e665      	b.n	801fe82 <uxr_read_framed_msg+0x1e>
 80201b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80201b8:	9300      	str	r3, [sp, #0]
 80201ba:	2305      	movs	r3, #5
 80201bc:	9301      	str	r3, [sp, #4]
 80201be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80201c0:	f7ff fdbe 	bl	801fd40 <uxr_framing_read_transport>
 80201c4:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 80201c8:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80201cc:	429a      	cmp	r2, r3
 80201ce:	f43f ae90 	beq.w	801fef2 <uxr_read_framed_msg+0x8e>
 80201d2:	e655      	b.n	801fe80 <uxr_read_framed_msg+0x1c>
 80201d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80201d6:	9300      	str	r3, [sp, #0]
 80201d8:	2303      	movs	r3, #3
 80201da:	e7ca      	b.n	8020172 <uxr_read_framed_msg+0x30e>
 80201dc:	2305      	movs	r3, #5
 80201de:	7023      	strb	r3, [r4, #0]
 80201e0:	e651      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 80201e2:	f43f aeef 	beq.w	801ffc4 <uxr_read_framed_msg+0x160>
 80201e6:	ebac 0303 	sub.w	r3, ip, r3
 80201ea:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80201ec:	3302      	adds	r3, #2
 80201ee:	9200      	str	r2, [sp, #0]
 80201f0:	e7bf      	b.n	8020172 <uxr_read_framed_msg+0x30e>
 80201f2:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 80201f6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80201f8:	7013      	strb	r3, [r2, #0]
 80201fa:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 80201fc:	b005      	add	sp, #20
 80201fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020202:	4285      	cmp	r5, r0
 8020204:	d0b2      	beq.n	802016c <uxr_read_framed_msg+0x308>
 8020206:	3202      	adds	r2, #2
 8020208:	4423      	add	r3, r4
 802020a:	7899      	ldrb	r1, [r3, #2]
 802020c:	0853      	lsrs	r3, r2, #1
 802020e:	fbac c303 	umull	ip, r3, ip, r3
 8020212:	297e      	cmp	r1, #126	@ 0x7e
 8020214:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8020218:	fb0e 2213 	mls	r2, lr, r3, r2
 802021c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8020220:	d06d      	beq.n	80202fe <uxr_read_framed_msg+0x49a>
 8020222:	f081 0120 	eor.w	r1, r1, #32
 8020226:	e659      	b.n	801fedc <uxr_read_framed_msg+0x78>
 8020228:	4285      	cmp	r5, r0
 802022a:	d0ad      	beq.n	8020188 <uxr_read_framed_msg+0x324>
 802022c:	3202      	adds	r2, #2
 802022e:	4423      	add	r3, r4
 8020230:	7899      	ldrb	r1, [r3, #2]
 8020232:	0853      	lsrs	r3, r2, #1
 8020234:	fbac c303 	umull	ip, r3, ip, r3
 8020238:	297e      	cmp	r1, #126	@ 0x7e
 802023a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 802023e:	fb0e 2213 	mls	r2, lr, r3, r2
 8020242:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8020246:	d069      	beq.n	802031c <uxr_read_framed_msg+0x4b8>
 8020248:	f081 0120 	eor.w	r1, r1, #32
 802024c:	e673      	b.n	801ff36 <uxr_read_framed_msg+0xd2>
 802024e:	bf00      	nop
 8020250:	30c30c31 	.word	0x30c30c31
 8020254:	08026ad4 	.word	0x08026ad4
 8020258:	42a8      	cmp	r0, r5
 802025a:	d087      	beq.n	802016c <uxr_read_framed_msg+0x308>
 802025c:	3202      	adds	r2, #2
 802025e:	4423      	add	r3, r4
 8020260:	7899      	ldrb	r1, [r3, #2]
 8020262:	0853      	lsrs	r3, r2, #1
 8020264:	fbac c303 	umull	ip, r3, ip, r3
 8020268:	297e      	cmp	r1, #126	@ 0x7e
 802026a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 802026e:	fb0e 2213 	mls	r2, lr, r3, r2
 8020272:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8020276:	d042      	beq.n	80202fe <uxr_read_framed_msg+0x49a>
 8020278:	f081 0120 	eor.w	r1, r1, #32
 802027c:	e6c3      	b.n	8020006 <uxr_read_framed_msg+0x1a2>
 802027e:	42a9      	cmp	r1, r5
 8020280:	d086      	beq.n	8020190 <uxr_read_framed_msg+0x32c>
 8020282:	3202      	adds	r2, #2
 8020284:	4423      	add	r3, r4
 8020286:	7899      	ldrb	r1, [r3, #2]
 8020288:	0853      	lsrs	r3, r2, #1
 802028a:	fbac c303 	umull	ip, r3, ip, r3
 802028e:	297e      	cmp	r1, #126	@ 0x7e
 8020290:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8020294:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8020298:	fb0e 2213 	mls	r2, lr, r3, r2
 802029c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80202a0:	f43f af76 	beq.w	8020190 <uxr_read_framed_msg+0x32c>
 80202a4:	f081 0120 	eor.w	r1, r1, #32
 80202a8:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80202ac:	e721      	b.n	80200f2 <uxr_read_framed_msg+0x28e>
 80202ae:	42a8      	cmp	r0, r5
 80202b0:	f43f af6a 	beq.w	8020188 <uxr_read_framed_msg+0x324>
 80202b4:	3202      	adds	r2, #2
 80202b6:	4423      	add	r3, r4
 80202b8:	7899      	ldrb	r1, [r3, #2]
 80202ba:	0853      	lsrs	r3, r2, #1
 80202bc:	fbac c303 	umull	ip, r3, ip, r3
 80202c0:	297e      	cmp	r1, #126	@ 0x7e
 80202c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80202c6:	fb0e 2213 	mls	r2, lr, r3, r2
 80202ca:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80202ce:	d025      	beq.n	802031c <uxr_read_framed_msg+0x4b8>
 80202d0:	f081 0120 	eor.w	r1, r1, #32
 80202d4:	e6c3      	b.n	802005e <uxr_read_framed_msg+0x1fa>
 80202d6:	4285      	cmp	r5, r0
 80202d8:	f43f af7c 	beq.w	80201d4 <uxr_read_framed_msg+0x370>
 80202dc:	3202      	adds	r2, #2
 80202de:	4423      	add	r3, r4
 80202e0:	7899      	ldrb	r1, [r3, #2]
 80202e2:	0853      	lsrs	r3, r2, #1
 80202e4:	fbac c303 	umull	ip, r3, ip, r3
 80202e8:	297e      	cmp	r1, #126	@ 0x7e
 80202ea:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80202ee:	fb0e 2213 	mls	r2, lr, r3, r2
 80202f2:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80202f6:	d01f      	beq.n	8020338 <uxr_read_framed_msg+0x4d4>
 80202f8:	f081 0120 	eor.w	r1, r1, #32
 80202fc:	e6d1      	b.n	80200a2 <uxr_read_framed_msg+0x23e>
 80202fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020300:	2501      	movs	r5, #1
 8020302:	463a      	mov	r2, r7
 8020304:	4641      	mov	r1, r8
 8020306:	9300      	str	r3, [sp, #0]
 8020308:	4620      	mov	r0, r4
 802030a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802030c:	9501      	str	r5, [sp, #4]
 802030e:	f7ff fd17 	bl	801fd40 <uxr_framing_read_transport>
 8020312:	2800      	cmp	r0, #0
 8020314:	f47f adb7 	bne.w	801fe86 <uxr_read_framed_msg+0x22>
 8020318:	7025      	strb	r5, [r4, #0]
 802031a:	e5b4      	b.n	801fe86 <uxr_read_framed_msg+0x22>
 802031c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802031e:	9300      	str	r3, [sp, #0]
 8020320:	2302      	movs	r3, #2
 8020322:	9301      	str	r3, [sp, #4]
 8020324:	463a      	mov	r2, r7
 8020326:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020328:	4641      	mov	r1, r8
 802032a:	4620      	mov	r0, r4
 802032c:	f7ff fd08 	bl	801fd40 <uxr_framing_read_transport>
 8020330:	2800      	cmp	r0, #0
 8020332:	f47f ada8 	bne.w	801fe86 <uxr_read_framed_msg+0x22>
 8020336:	e716      	b.n	8020166 <uxr_read_framed_msg+0x302>
 8020338:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802033a:	9300      	str	r3, [sp, #0]
 802033c:	2303      	movs	r3, #3
 802033e:	e7f0      	b.n	8020322 <uxr_read_framed_msg+0x4be>
 8020340:	9f03      	ldr	r7, [sp, #12]
 8020342:	f43f ae3f 	beq.w	801ffc4 <uxr_read_framed_msg+0x160>
 8020346:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 802034a:	f47f af4c 	bne.w	80201e6 <uxr_read_framed_msg+0x382>
 802034e:	2301      	movs	r3, #1
 8020350:	7023      	strb	r3, [r4, #0]
 8020352:	e598      	b.n	801fe86 <uxr_read_framed_msg+0x22>

08020354 <rcl_get_automatic_discovery_range>:
 8020354:	b530      	push	{r4, r5, lr}
 8020356:	2300      	movs	r3, #0
 8020358:	b083      	sub	sp, #12
 802035a:	9301      	str	r3, [sp, #4]
 802035c:	b1c0      	cbz	r0, 8020390 <rcl_get_automatic_discovery_range+0x3c>
 802035e:	4604      	mov	r4, r0
 8020360:	a901      	add	r1, sp, #4
 8020362:	4818      	ldr	r0, [pc, #96]	@ (80203c4 <rcl_get_automatic_discovery_range+0x70>)
 8020364:	f7fb ffe2 	bl	801c32c <rcutils_get_env>
 8020368:	b110      	cbz	r0, 8020370 <rcl_get_automatic_discovery_range+0x1c>
 802036a:	2001      	movs	r0, #1
 802036c:	b003      	add	sp, #12
 802036e:	bd30      	pop	{r4, r5, pc}
 8020370:	9d01      	ldr	r5, [sp, #4]
 8020372:	782b      	ldrb	r3, [r5, #0]
 8020374:	b923      	cbnz	r3, 8020380 <rcl_get_automatic_discovery_range+0x2c>
 8020376:	2303      	movs	r3, #3
 8020378:	7023      	strb	r3, [r4, #0]
 802037a:	2000      	movs	r0, #0
 802037c:	b003      	add	sp, #12
 802037e:	bd30      	pop	{r4, r5, pc}
 8020380:	4911      	ldr	r1, [pc, #68]	@ (80203c8 <rcl_get_automatic_discovery_range+0x74>)
 8020382:	4628      	mov	r0, r5
 8020384:	f7df ff44 	bl	8000210 <strcmp>
 8020388:	b928      	cbnz	r0, 8020396 <rcl_get_automatic_discovery_range+0x42>
 802038a:	2301      	movs	r3, #1
 802038c:	7023      	strb	r3, [r4, #0]
 802038e:	e7f4      	b.n	802037a <rcl_get_automatic_discovery_range+0x26>
 8020390:	200b      	movs	r0, #11
 8020392:	b003      	add	sp, #12
 8020394:	bd30      	pop	{r4, r5, pc}
 8020396:	490d      	ldr	r1, [pc, #52]	@ (80203cc <rcl_get_automatic_discovery_range+0x78>)
 8020398:	4628      	mov	r0, r5
 802039a:	f7df ff39 	bl	8000210 <strcmp>
 802039e:	b168      	cbz	r0, 80203bc <rcl_get_automatic_discovery_range+0x68>
 80203a0:	490b      	ldr	r1, [pc, #44]	@ (80203d0 <rcl_get_automatic_discovery_range+0x7c>)
 80203a2:	4628      	mov	r0, r5
 80203a4:	f7df ff34 	bl	8000210 <strcmp>
 80203a8:	2800      	cmp	r0, #0
 80203aa:	d0e4      	beq.n	8020376 <rcl_get_automatic_discovery_range+0x22>
 80203ac:	4909      	ldr	r1, [pc, #36]	@ (80203d4 <rcl_get_automatic_discovery_range+0x80>)
 80203ae:	4628      	mov	r0, r5
 80203b0:	f7df ff2e 	bl	8000210 <strcmp>
 80203b4:	b910      	cbnz	r0, 80203bc <rcl_get_automatic_discovery_range+0x68>
 80203b6:	2304      	movs	r3, #4
 80203b8:	7023      	strb	r3, [r4, #0]
 80203ba:	e7de      	b.n	802037a <rcl_get_automatic_discovery_range+0x26>
 80203bc:	2302      	movs	r3, #2
 80203be:	7023      	strb	r3, [r4, #0]
 80203c0:	e7db      	b.n	802037a <rcl_get_automatic_discovery_range+0x26>
 80203c2:	bf00      	nop
 80203c4:	08026020 	.word	0x08026020
 80203c8:	08026040 	.word	0x08026040
 80203cc:	08026044 	.word	0x08026044
 80203d0:	08026050 	.word	0x08026050
 80203d4:	08026058 	.word	0x08026058

080203d8 <rcl_automatic_discovery_range_to_string>:
 80203d8:	2804      	cmp	r0, #4
 80203da:	d803      	bhi.n	80203e4 <rcl_automatic_discovery_range_to_string+0xc>
 80203dc:	4b02      	ldr	r3, [pc, #8]	@ (80203e8 <rcl_automatic_discovery_range_to_string+0x10>)
 80203de:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80203e2:	4770      	bx	lr
 80203e4:	2000      	movs	r0, #0
 80203e6:	4770      	bx	lr
 80203e8:	08026cd4 	.word	0x08026cd4

080203ec <rcl_get_discovery_static_peers>:
 80203ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80203f0:	2300      	movs	r3, #0
 80203f2:	b08c      	sub	sp, #48	@ 0x30
 80203f4:	9304      	str	r3, [sp, #16]
 80203f6:	2900      	cmp	r1, #0
 80203f8:	d04e      	beq.n	8020498 <rcl_get_discovery_static_peers+0xac>
 80203fa:	4605      	mov	r5, r0
 80203fc:	2800      	cmp	r0, #0
 80203fe:	d04b      	beq.n	8020498 <rcl_get_discovery_static_peers+0xac>
 8020400:	460c      	mov	r4, r1
 8020402:	482e      	ldr	r0, [pc, #184]	@ (80204bc <rcl_get_discovery_static_peers+0xd0>)
 8020404:	a904      	add	r1, sp, #16
 8020406:	f7fb ff91 	bl	801c32c <rcutils_get_env>
 802040a:	b118      	cbz	r0, 8020414 <rcl_get_discovery_static_peers+0x28>
 802040c:	2001      	movs	r0, #1
 802040e:	b00c      	add	sp, #48	@ 0x30
 8020410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020414:	9b04      	ldr	r3, [sp, #16]
 8020416:	2b00      	cmp	r3, #0
 8020418:	d0f8      	beq.n	802040c <rcl_get_discovery_static_peers+0x20>
 802041a:	af05      	add	r7, sp, #20
 802041c:	4638      	mov	r0, r7
 802041e:	f000 fc15 	bl	8020c4c <rcutils_get_zero_initialized_string_array>
 8020422:	f104 0308 	add.w	r3, r4, #8
 8020426:	9703      	str	r7, [sp, #12]
 8020428:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802042c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8020430:	213b      	movs	r1, #59	@ 0x3b
 8020432:	9804      	ldr	r0, [sp, #16]
 8020434:	e894 000c 	ldmia.w	r4, {r2, r3}
 8020438:	f000 fb56 	bl	8020ae8 <rcutils_split>
 802043c:	2800      	cmp	r0, #0
 802043e:	d1e5      	bne.n	802040c <rcl_get_discovery_static_peers+0x20>
 8020440:	4622      	mov	r2, r4
 8020442:	9905      	ldr	r1, [sp, #20]
 8020444:	4628      	mov	r0, r5
 8020446:	f000 fc6f 	bl	8020d28 <rmw_discovery_options_init>
 802044a:	4606      	mov	r6, r0
 802044c:	bb90      	cbnz	r0, 80204b4 <rcl_get_discovery_static_peers+0xc8>
 802044e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8020452:	f1b9 0f00 	cmp.w	r9, #0
 8020456:	d026      	beq.n	80204a6 <rcl_get_discovery_static_peers+0xba>
 8020458:	f8dd a018 	ldr.w	sl, [sp, #24]
 802045c:	4680      	mov	r8, r0
 802045e:	f85a 4026 	ldr.w	r4, [sl, r6, lsl #2]
 8020462:	4620      	mov	r0, r4
 8020464:	f7df ff34 	bl	80002d0 <strlen>
 8020468:	28ff      	cmp	r0, #255	@ 0xff
 802046a:	4621      	mov	r1, r4
 802046c:	ea4f 2406 	mov.w	r4, r6, lsl #8
 8020470:	d816      	bhi.n	80204a0 <rcl_get_discovery_static_peers+0xb4>
 8020472:	6868      	ldr	r0, [r5, #4]
 8020474:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8020478:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 802047c:	3601      	adds	r6, #1
 802047e:	f001 ffc0 	bl	8022402 <strncpy>
 8020482:	686b      	ldr	r3, [r5, #4]
 8020484:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8020488:	4423      	add	r3, r4
 802048a:	454e      	cmp	r6, r9
 802048c:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 8020490:	d209      	bcs.n	80204a6 <rcl_get_discovery_static_peers+0xba>
 8020492:	f8dd a018 	ldr.w	sl, [sp, #24]
 8020496:	e7e2      	b.n	802045e <rcl_get_discovery_static_peers+0x72>
 8020498:	200b      	movs	r0, #11
 802049a:	b00c      	add	sp, #48	@ 0x30
 802049c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80204a0:	3601      	adds	r6, #1
 80204a2:	454e      	cmp	r6, r9
 80204a4:	d3db      	bcc.n	802045e <rcl_get_discovery_static_peers+0x72>
 80204a6:	4638      	mov	r0, r7
 80204a8:	f000 fc10 	bl	8020ccc <rcutils_string_array_fini>
 80204ac:	3800      	subs	r0, #0
 80204ae:	bf18      	it	ne
 80204b0:	2001      	movne	r0, #1
 80204b2:	e7ac      	b.n	802040e <rcl_get_discovery_static_peers+0x22>
 80204b4:	f7f9 f922 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 80204b8:	e7a9      	b.n	802040e <rcl_get_discovery_static_peers+0x22>
 80204ba:	bf00      	nop
 80204bc:	08026068 	.word	0x08026068

080204c0 <rcl_get_default_domain_id>:
 80204c0:	b530      	push	{r4, r5, lr}
 80204c2:	2300      	movs	r3, #0
 80204c4:	b083      	sub	sp, #12
 80204c6:	9300      	str	r3, [sp, #0]
 80204c8:	b1f0      	cbz	r0, 8020508 <rcl_get_default_domain_id+0x48>
 80204ca:	4604      	mov	r4, r0
 80204cc:	4669      	mov	r1, sp
 80204ce:	4812      	ldr	r0, [pc, #72]	@ (8020518 <rcl_get_default_domain_id+0x58>)
 80204d0:	f7fb ff2c 	bl	801c32c <rcutils_get_env>
 80204d4:	4602      	mov	r2, r0
 80204d6:	b108      	cbz	r0, 80204dc <rcl_get_default_domain_id+0x1c>
 80204d8:	2001      	movs	r0, #1
 80204da:	e004      	b.n	80204e6 <rcl_get_default_domain_id+0x26>
 80204dc:	9800      	ldr	r0, [sp, #0]
 80204de:	b108      	cbz	r0, 80204e4 <rcl_get_default_domain_id+0x24>
 80204e0:	7803      	ldrb	r3, [r0, #0]
 80204e2:	b913      	cbnz	r3, 80204ea <rcl_get_default_domain_id+0x2a>
 80204e4:	2000      	movs	r0, #0
 80204e6:	b003      	add	sp, #12
 80204e8:	bd30      	pop	{r4, r5, pc}
 80204ea:	a901      	add	r1, sp, #4
 80204ec:	9201      	str	r2, [sp, #4]
 80204ee:	f001 f83f 	bl	8021570 <strtoul>
 80204f2:	4605      	mov	r5, r0
 80204f4:	b158      	cbz	r0, 802050e <rcl_get_default_domain_id+0x4e>
 80204f6:	1c43      	adds	r3, r0, #1
 80204f8:	d104      	bne.n	8020504 <rcl_get_default_domain_id+0x44>
 80204fa:	f002 f805 	bl	8022508 <__errno>
 80204fe:	6803      	ldr	r3, [r0, #0]
 8020500:	2b22      	cmp	r3, #34	@ 0x22
 8020502:	d0e9      	beq.n	80204d8 <rcl_get_default_domain_id+0x18>
 8020504:	6025      	str	r5, [r4, #0]
 8020506:	e7ed      	b.n	80204e4 <rcl_get_default_domain_id+0x24>
 8020508:	200b      	movs	r0, #11
 802050a:	b003      	add	sp, #12
 802050c:	bd30      	pop	{r4, r5, pc}
 802050e:	9b01      	ldr	r3, [sp, #4]
 8020510:	781b      	ldrb	r3, [r3, #0]
 8020512:	2b00      	cmp	r3, #0
 8020514:	d0f6      	beq.n	8020504 <rcl_get_default_domain_id+0x44>
 8020516:	e7df      	b.n	80204d8 <rcl_get_default_domain_id+0x18>
 8020518:	08026148 	.word	0x08026148

0802051c <rcl_expand_topic_name>:
 802051c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020520:	b08b      	sub	sp, #44	@ 0x2c
 8020522:	4698      	mov	r8, r3
 8020524:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8020526:	2b00      	cmp	r3, #0
 8020528:	bf18      	it	ne
 802052a:	f1b8 0f00 	cmpne.w	r8, #0
 802052e:	bf0c      	ite	eq
 8020530:	2301      	moveq	r3, #1
 8020532:	2300      	movne	r3, #0
 8020534:	2a00      	cmp	r2, #0
 8020536:	bf08      	it	eq
 8020538:	f043 0301 	orreq.w	r3, r3, #1
 802053c:	2900      	cmp	r1, #0
 802053e:	bf08      	it	eq
 8020540:	f043 0301 	orreq.w	r3, r3, #1
 8020544:	2b00      	cmp	r3, #0
 8020546:	d13c      	bne.n	80205c2 <rcl_expand_topic_name+0xa6>
 8020548:	4616      	mov	r6, r2
 802054a:	fab0 f280 	clz	r2, r0
 802054e:	4604      	mov	r4, r0
 8020550:	0952      	lsrs	r2, r2, #5
 8020552:	2800      	cmp	r0, #0
 8020554:	d035      	beq.n	80205c2 <rcl_expand_topic_name+0xa6>
 8020556:	468b      	mov	fp, r1
 8020558:	a909      	add	r1, sp, #36	@ 0x24
 802055a:	f000 f9e5 	bl	8020928 <rcl_validate_topic_name>
 802055e:	4605      	mov	r5, r0
 8020560:	bb58      	cbnz	r0, 80205ba <rcl_expand_topic_name+0x9e>
 8020562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020564:	2b00      	cmp	r3, #0
 8020566:	d135      	bne.n	80205d4 <rcl_expand_topic_name+0xb8>
 8020568:	4602      	mov	r2, r0
 802056a:	a909      	add	r1, sp, #36	@ 0x24
 802056c:	4658      	mov	r0, fp
 802056e:	f7fc fb71 	bl	801cc54 <rmw_validate_node_name>
 8020572:	bb58      	cbnz	r0, 80205cc <rcl_expand_topic_name+0xb0>
 8020574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020576:	bb93      	cbnz	r3, 80205de <rcl_expand_topic_name+0xc2>
 8020578:	462a      	mov	r2, r5
 802057a:	a909      	add	r1, sp, #36	@ 0x24
 802057c:	4630      	mov	r0, r6
 802057e:	f7fc fb4b 	bl	801cc18 <rmw_validate_namespace>
 8020582:	bb18      	cbnz	r0, 80205cc <rcl_expand_topic_name+0xb0>
 8020584:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8020586:	2d00      	cmp	r5, #0
 8020588:	f040 809c 	bne.w	80206c4 <rcl_expand_topic_name+0x1a8>
 802058c:	217b      	movs	r1, #123	@ 0x7b
 802058e:	4620      	mov	r0, r4
 8020590:	f001 ff18 	bl	80223c4 <strchr>
 8020594:	7823      	ldrb	r3, [r4, #0]
 8020596:	4681      	mov	r9, r0
 8020598:	bb18      	cbnz	r0, 80205e2 <rcl_expand_topic_name+0xc6>
 802059a:	2b2f      	cmp	r3, #47	@ 0x2f
 802059c:	d121      	bne.n	80205e2 <rcl_expand_topic_name+0xc6>
 802059e:	ab17      	add	r3, sp, #92	@ 0x5c
 80205a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80205a4:	ab14      	add	r3, sp, #80	@ 0x50
 80205a6:	e88d 0003 	stmia.w	sp, {r0, r1}
 80205aa:	4620      	mov	r0, r4
 80205ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80205ae:	f7fc f811 	bl	801c5d4 <rcutils_strdup>
 80205b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80205b4:	6018      	str	r0, [r3, #0]
 80205b6:	b900      	cbnz	r0, 80205ba <rcl_expand_topic_name+0x9e>
 80205b8:	250a      	movs	r5, #10
 80205ba:	4628      	mov	r0, r5
 80205bc:	b00b      	add	sp, #44	@ 0x2c
 80205be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80205c2:	250b      	movs	r5, #11
 80205c4:	4628      	mov	r0, r5
 80205c6:	b00b      	add	sp, #44	@ 0x2c
 80205c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80205cc:	f7f9 f896 	bl	80196fc <rcl_convert_rmw_ret_to_rcl_ret>
 80205d0:	4605      	mov	r5, r0
 80205d2:	e7f2      	b.n	80205ba <rcl_expand_topic_name+0x9e>
 80205d4:	2567      	movs	r5, #103	@ 0x67
 80205d6:	4628      	mov	r0, r5
 80205d8:	b00b      	add	sp, #44	@ 0x2c
 80205da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80205de:	25c9      	movs	r5, #201	@ 0xc9
 80205e0:	e7eb      	b.n	80205ba <rcl_expand_topic_name+0x9e>
 80205e2:	2b7e      	cmp	r3, #126	@ 0x7e
 80205e4:	d070      	beq.n	80206c8 <rcl_expand_topic_name+0x1ac>
 80205e6:	f1b9 0f00 	cmp.w	r9, #0
 80205ea:	f000 80bd 	beq.w	8020768 <rcl_expand_topic_name+0x24c>
 80205ee:	2300      	movs	r3, #0
 80205f0:	4627      	mov	r7, r4
 80205f2:	469a      	mov	sl, r3
 80205f4:	e9cd 5406 	strd	r5, r4, [sp, #24]
 80205f8:	464c      	mov	r4, r9
 80205fa:	2c00      	cmp	r4, #0
 80205fc:	f000 80ae 	beq.w	802075c <rcl_expand_topic_name+0x240>
 8020600:	217d      	movs	r1, #125	@ 0x7d
 8020602:	4638      	mov	r0, r7
 8020604:	f001 fede 	bl	80223c4 <strchr>
 8020608:	1b05      	subs	r5, r0, r4
 802060a:	4621      	mov	r1, r4
 802060c:	4867      	ldr	r0, [pc, #412]	@ (80207ac <rcl_expand_topic_name+0x290>)
 802060e:	f105 0901 	add.w	r9, r5, #1
 8020612:	464a      	mov	r2, r9
 8020614:	f001 fee3 	bl	80223de <strncmp>
 8020618:	2800      	cmp	r0, #0
 802061a:	d051      	beq.n	80206c0 <rcl_expand_topic_name+0x1a4>
 802061c:	464a      	mov	r2, r9
 802061e:	4621      	mov	r1, r4
 8020620:	4863      	ldr	r0, [pc, #396]	@ (80207b0 <rcl_expand_topic_name+0x294>)
 8020622:	f001 fedc 	bl	80223de <strncmp>
 8020626:	b128      	cbz	r0, 8020634 <rcl_expand_topic_name+0x118>
 8020628:	464a      	mov	r2, r9
 802062a:	4621      	mov	r1, r4
 802062c:	4861      	ldr	r0, [pc, #388]	@ (80207b4 <rcl_expand_topic_name+0x298>)
 802062e:	f001 fed6 	bl	80223de <strncmp>
 8020632:	bb38      	cbnz	r0, 8020684 <rcl_expand_topic_name+0x168>
 8020634:	4635      	mov	r5, r6
 8020636:	ab16      	add	r3, sp, #88	@ 0x58
 8020638:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802063c:	ab14      	add	r3, sp, #80	@ 0x50
 802063e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8020642:	4620      	mov	r0, r4
 8020644:	4649      	mov	r1, r9
 8020646:	cb0c      	ldmia	r3, {r2, r3}
 8020648:	f7fb fffa 	bl	801c640 <rcutils_strndup>
 802064c:	4604      	mov	r4, r0
 802064e:	2800      	cmp	r0, #0
 8020650:	f000 80a2 	beq.w	8020798 <rcl_expand_topic_name+0x27c>
 8020654:	462a      	mov	r2, r5
 8020656:	4638      	mov	r0, r7
 8020658:	ab14      	add	r3, sp, #80	@ 0x50
 802065a:	4621      	mov	r1, r4
 802065c:	f7fb feb6 	bl	801c3cc <rcutils_repl_str>
 8020660:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020662:	4607      	mov	r7, r0
 8020664:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8020666:	4620      	mov	r0, r4
 8020668:	4798      	blx	r3
 802066a:	4650      	mov	r0, sl
 802066c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802066e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8020670:	4798      	blx	r3
 8020672:	2f00      	cmp	r7, #0
 8020674:	d06e      	beq.n	8020754 <rcl_expand_topic_name+0x238>
 8020676:	217b      	movs	r1, #123	@ 0x7b
 8020678:	4638      	mov	r0, r7
 802067a:	f001 fea3 	bl	80223c4 <strchr>
 802067e:	46ba      	mov	sl, r7
 8020680:	4604      	mov	r4, r0
 8020682:	e7ba      	b.n	80205fa <rcl_expand_topic_name+0xde>
 8020684:	1e6a      	subs	r2, r5, #1
 8020686:	1c61      	adds	r1, r4, #1
 8020688:	4640      	mov	r0, r8
 802068a:	f7fc f8f5 	bl	801c878 <rcutils_string_map_getn>
 802068e:	4605      	mov	r5, r0
 8020690:	2800      	cmp	r0, #0
 8020692:	d1d0      	bne.n	8020636 <rcl_expand_topic_name+0x11a>
 8020694:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8020696:	2569      	movs	r5, #105	@ 0x69
 8020698:	6018      	str	r0, [r3, #0]
 802069a:	ab16      	add	r3, sp, #88	@ 0x58
 802069c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80206a0:	ab14      	add	r3, sp, #80	@ 0x50
 80206a2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80206a6:	4649      	mov	r1, r9
 80206a8:	4620      	mov	r0, r4
 80206aa:	cb0c      	ldmia	r3, {r2, r3}
 80206ac:	f7fb ffc8 	bl	801c640 <rcutils_strndup>
 80206b0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80206b2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80206b4:	4798      	blx	r3
 80206b6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80206b8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80206ba:	4650      	mov	r0, sl
 80206bc:	4798      	blx	r3
 80206be:	e77c      	b.n	80205ba <rcl_expand_topic_name+0x9e>
 80206c0:	465d      	mov	r5, fp
 80206c2:	e7b8      	b.n	8020636 <rcl_expand_topic_name+0x11a>
 80206c4:	25ca      	movs	r5, #202	@ 0xca
 80206c6:	e778      	b.n	80205ba <rcl_expand_topic_name+0x9e>
 80206c8:	4630      	mov	r0, r6
 80206ca:	f7df fe01 	bl	80002d0 <strlen>
 80206ce:	4a3a      	ldr	r2, [pc, #232]	@ (80207b8 <rcl_expand_topic_name+0x29c>)
 80206d0:	4b3a      	ldr	r3, [pc, #232]	@ (80207bc <rcl_expand_topic_name+0x2a0>)
 80206d2:	2801      	cmp	r0, #1
 80206d4:	bf08      	it	eq
 80206d6:	4613      	moveq	r3, r2
 80206d8:	9302      	str	r3, [sp, #8]
 80206da:	1c63      	adds	r3, r4, #1
 80206dc:	9305      	str	r3, [sp, #20]
 80206de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80206e2:	9301      	str	r3, [sp, #4]
 80206e4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80206e6:	9300      	str	r3, [sp, #0]
 80206e8:	ab14      	add	r3, sp, #80	@ 0x50
 80206ea:	e9cd 6b03 	strd	r6, fp, [sp, #12]
 80206ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80206f0:	f7fb fe34 	bl	801c35c <rcutils_format_string_limit>
 80206f4:	4682      	mov	sl, r0
 80206f6:	b368      	cbz	r0, 8020754 <rcl_expand_topic_name+0x238>
 80206f8:	f1b9 0f00 	cmp.w	r9, #0
 80206fc:	d005      	beq.n	802070a <rcl_expand_topic_name+0x1ee>
 80206fe:	217b      	movs	r1, #123	@ 0x7b
 8020700:	4657      	mov	r7, sl
 8020702:	f001 fe5f 	bl	80223c4 <strchr>
 8020706:	4681      	mov	r9, r0
 8020708:	e774      	b.n	80205f4 <rcl_expand_topic_name+0xd8>
 802070a:	f89a 3000 	ldrb.w	r3, [sl]
 802070e:	2b2f      	cmp	r3, #47	@ 0x2f
 8020710:	d01c      	beq.n	802074c <rcl_expand_topic_name+0x230>
 8020712:	4630      	mov	r0, r6
 8020714:	f7df fddc 	bl	80002d0 <strlen>
 8020718:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 802071c:	4a28      	ldr	r2, [pc, #160]	@ (80207c0 <rcl_expand_topic_name+0x2a4>)
 802071e:	9301      	str	r3, [sp, #4]
 8020720:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8020722:	f8cd a010 	str.w	sl, [sp, #16]
 8020726:	9300      	str	r3, [sp, #0]
 8020728:	4b26      	ldr	r3, [pc, #152]	@ (80207c4 <rcl_expand_topic_name+0x2a8>)
 802072a:	9603      	str	r6, [sp, #12]
 802072c:	2801      	cmp	r0, #1
 802072e:	bf18      	it	ne
 8020730:	4613      	movne	r3, r2
 8020732:	9302      	str	r3, [sp, #8]
 8020734:	ab14      	add	r3, sp, #80	@ 0x50
 8020736:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8020738:	f7fb fe10 	bl	801c35c <rcutils_format_string_limit>
 802073c:	4604      	mov	r4, r0
 802073e:	4650      	mov	r0, sl
 8020740:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020742:	46a2      	mov	sl, r4
 8020744:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8020746:	4798      	blx	r3
 8020748:	4653      	mov	r3, sl
 802074a:	b11b      	cbz	r3, 8020754 <rcl_expand_topic_name+0x238>
 802074c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802074e:	f8c3 a000 	str.w	sl, [r3]
 8020752:	e732      	b.n	80205ba <rcl_expand_topic_name+0x9e>
 8020754:	2300      	movs	r3, #0
 8020756:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8020758:	6013      	str	r3, [r2, #0]
 802075a:	e72d      	b.n	80205b8 <rcl_expand_topic_name+0x9c>
 802075c:	4653      	mov	r3, sl
 802075e:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8020762:	2b00      	cmp	r3, #0
 8020764:	d1d1      	bne.n	802070a <rcl_expand_topic_name+0x1ee>
 8020766:	7823      	ldrb	r3, [r4, #0]
 8020768:	2b2f      	cmp	r3, #47	@ 0x2f
 802076a:	d01c      	beq.n	80207a6 <rcl_expand_topic_name+0x28a>
 802076c:	4630      	mov	r0, r6
 802076e:	f7df fdaf 	bl	80002d0 <strlen>
 8020772:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8020776:	4a12      	ldr	r2, [pc, #72]	@ (80207c0 <rcl_expand_topic_name+0x2a4>)
 8020778:	9301      	str	r3, [sp, #4]
 802077a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 802077c:	9404      	str	r4, [sp, #16]
 802077e:	9300      	str	r3, [sp, #0]
 8020780:	4b10      	ldr	r3, [pc, #64]	@ (80207c4 <rcl_expand_topic_name+0x2a8>)
 8020782:	9603      	str	r6, [sp, #12]
 8020784:	2801      	cmp	r0, #1
 8020786:	bf18      	it	ne
 8020788:	4613      	movne	r3, r2
 802078a:	9302      	str	r3, [sp, #8]
 802078c:	ab14      	add	r3, sp, #80	@ 0x50
 802078e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8020790:	f7fb fde4 	bl	801c35c <rcutils_format_string_limit>
 8020794:	4682      	mov	sl, r0
 8020796:	e7d7      	b.n	8020748 <rcl_expand_topic_name+0x22c>
 8020798:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 802079c:	4650      	mov	r0, sl
 802079e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80207a0:	6014      	str	r4, [r2, #0]
 80207a2:	4798      	blx	r3
 80207a4:	e708      	b.n	80205b8 <rcl_expand_topic_name+0x9c>
 80207a6:	2300      	movs	r3, #0
 80207a8:	469a      	mov	sl, r3
 80207aa:	e7cf      	b.n	802074c <rcl_expand_topic_name+0x230>
 80207ac:	08026160 	.word	0x08026160
 80207b0:	08026168 	.word	0x08026168
 80207b4:	08026170 	.word	0x08026170
 80207b8:	08025968 	.word	0x08025968
 80207bc:	08026158 	.word	0x08026158
 80207c0:	08025c6c 	.word	0x08025c6c
 80207c4:	08025978 	.word	0x08025978

080207c8 <rcl_get_default_topic_name_substitutions>:
 80207c8:	2800      	cmp	r0, #0
 80207ca:	bf0c      	ite	eq
 80207cc:	200b      	moveq	r0, #11
 80207ce:	2000      	movne	r0, #0
 80207d0:	4770      	bx	lr
 80207d2:	bf00      	nop

080207d4 <rcl_get_zero_initialized_guard_condition>:
 80207d4:	4a03      	ldr	r2, [pc, #12]	@ (80207e4 <rcl_get_zero_initialized_guard_condition+0x10>)
 80207d6:	4603      	mov	r3, r0
 80207d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80207dc:	e883 0003 	stmia.w	r3, {r0, r1}
 80207e0:	4618      	mov	r0, r3
 80207e2:	4770      	bx	lr
 80207e4:	08026ce8 	.word	0x08026ce8

080207e8 <rcl_guard_condition_init_from_rmw>:
 80207e8:	b082      	sub	sp, #8
 80207ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80207ee:	b086      	sub	sp, #24
 80207f0:	4604      	mov	r4, r0
 80207f2:	460e      	mov	r6, r1
 80207f4:	4615      	mov	r5, r2
 80207f6:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 80207fa:	f10d 0e04 	add.w	lr, sp, #4
 80207fe:	f84c 3f04 	str.w	r3, [ip, #4]!
 8020802:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8020806:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 802080a:	f8dc 3000 	ldr.w	r3, [ip]
 802080e:	a801      	add	r0, sp, #4
 8020810:	f8ce 3000 	str.w	r3, [lr]
 8020814:	f7f4 f872 	bl	80148fc <rcutils_allocator_is_valid>
 8020818:	f080 0301 	eor.w	r3, r0, #1
 802081c:	b2db      	uxtb	r3, r3
 802081e:	bb3b      	cbnz	r3, 8020870 <rcl_guard_condition_init_from_rmw+0x88>
 8020820:	b334      	cbz	r4, 8020870 <rcl_guard_condition_init_from_rmw+0x88>
 8020822:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8020826:	f1b8 0f00 	cmp.w	r8, #0
 802082a:	d11a      	bne.n	8020862 <rcl_guard_condition_init_from_rmw+0x7a>
 802082c:	b305      	cbz	r5, 8020870 <rcl_guard_condition_init_from_rmw+0x88>
 802082e:	4628      	mov	r0, r5
 8020830:	f7f8 ff84 	bl	801973c <rcl_context_is_valid>
 8020834:	b1f0      	cbz	r0, 8020874 <rcl_guard_condition_init_from_rmw+0x8c>
 8020836:	9b01      	ldr	r3, [sp, #4]
 8020838:	201c      	movs	r0, #28
 802083a:	9905      	ldr	r1, [sp, #20]
 802083c:	4798      	blx	r3
 802083e:	4607      	mov	r7, r0
 8020840:	6060      	str	r0, [r4, #4]
 8020842:	b320      	cbz	r0, 802088e <rcl_guard_condition_init_from_rmw+0xa6>
 8020844:	b1c6      	cbz	r6, 8020878 <rcl_guard_condition_init_from_rmw+0x90>
 8020846:	6006      	str	r6, [r0, #0]
 8020848:	f880 8004 	strb.w	r8, [r0, #4]
 802084c:	ac01      	add	r4, sp, #4
 802084e:	f107 0c08 	add.w	ip, r7, #8
 8020852:	2500      	movs	r5, #0
 8020854:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8020856:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 802085a:	6823      	ldr	r3, [r4, #0]
 802085c:	f8cc 3000 	str.w	r3, [ip]
 8020860:	e000      	b.n	8020864 <rcl_guard_condition_init_from_rmw+0x7c>
 8020862:	2564      	movs	r5, #100	@ 0x64
 8020864:	4628      	mov	r0, r5
 8020866:	b006      	add	sp, #24
 8020868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802086c:	b002      	add	sp, #8
 802086e:	4770      	bx	lr
 8020870:	250b      	movs	r5, #11
 8020872:	e7f7      	b.n	8020864 <rcl_guard_condition_init_from_rmw+0x7c>
 8020874:	2565      	movs	r5, #101	@ 0x65
 8020876:	e7f5      	b.n	8020864 <rcl_guard_condition_init_from_rmw+0x7c>
 8020878:	6828      	ldr	r0, [r5, #0]
 802087a:	3028      	adds	r0, #40	@ 0x28
 802087c:	f000 fb68 	bl	8020f50 <rmw_create_guard_condition>
 8020880:	6038      	str	r0, [r7, #0]
 8020882:	6867      	ldr	r7, [r4, #4]
 8020884:	683e      	ldr	r6, [r7, #0]
 8020886:	b126      	cbz	r6, 8020892 <rcl_guard_condition_init_from_rmw+0xaa>
 8020888:	2301      	movs	r3, #1
 802088a:	713b      	strb	r3, [r7, #4]
 802088c:	e7de      	b.n	802084c <rcl_guard_condition_init_from_rmw+0x64>
 802088e:	250a      	movs	r5, #10
 8020890:	e7e8      	b.n	8020864 <rcl_guard_condition_init_from_rmw+0x7c>
 8020892:	9b02      	ldr	r3, [sp, #8]
 8020894:	4638      	mov	r0, r7
 8020896:	9905      	ldr	r1, [sp, #20]
 8020898:	2501      	movs	r5, #1
 802089a:	4798      	blx	r3
 802089c:	6066      	str	r6, [r4, #4]
 802089e:	e7e1      	b.n	8020864 <rcl_guard_condition_init_from_rmw+0x7c>

080208a0 <rcl_guard_condition_fini>:
 80208a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80208a2:	b1e0      	cbz	r0, 80208de <rcl_guard_condition_fini+0x3e>
 80208a4:	4604      	mov	r4, r0
 80208a6:	6840      	ldr	r0, [r0, #4]
 80208a8:	b158      	cbz	r0, 80208c2 <rcl_guard_condition_fini+0x22>
 80208aa:	6803      	ldr	r3, [r0, #0]
 80208ac:	68c6      	ldr	r6, [r0, #12]
 80208ae:	6987      	ldr	r7, [r0, #24]
 80208b0:	b153      	cbz	r3, 80208c8 <rcl_guard_condition_fini+0x28>
 80208b2:	7905      	ldrb	r5, [r0, #4]
 80208b4:	b955      	cbnz	r5, 80208cc <rcl_guard_condition_fini+0x2c>
 80208b6:	4639      	mov	r1, r7
 80208b8:	47b0      	blx	r6
 80208ba:	2300      	movs	r3, #0
 80208bc:	4628      	mov	r0, r5
 80208be:	6063      	str	r3, [r4, #4]
 80208c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80208c2:	4605      	mov	r5, r0
 80208c4:	4628      	mov	r0, r5
 80208c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80208c8:	461d      	mov	r5, r3
 80208ca:	e7f4      	b.n	80208b6 <rcl_guard_condition_fini+0x16>
 80208cc:	4618      	mov	r0, r3
 80208ce:	f000 fb53 	bl	8020f78 <rmw_destroy_guard_condition>
 80208d2:	4605      	mov	r5, r0
 80208d4:	6860      	ldr	r0, [r4, #4]
 80208d6:	3d00      	subs	r5, #0
 80208d8:	bf18      	it	ne
 80208da:	2501      	movne	r5, #1
 80208dc:	e7eb      	b.n	80208b6 <rcl_guard_condition_fini+0x16>
 80208de:	250b      	movs	r5, #11
 80208e0:	4628      	mov	r0, r5
 80208e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080208e4 <rcl_guard_condition_get_default_options>:
 80208e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80208e6:	b087      	sub	sp, #28
 80208e8:	4606      	mov	r6, r0
 80208ea:	4c0b      	ldr	r4, [pc, #44]	@ (8020918 <rcl_guard_condition_get_default_options+0x34>)
 80208ec:	4668      	mov	r0, sp
 80208ee:	f7f3 ffd9 	bl	80148a4 <rcutils_get_default_allocator>
 80208f2:	46ee      	mov	lr, sp
 80208f4:	46a4      	mov	ip, r4
 80208f6:	4625      	mov	r5, r4
 80208f8:	4634      	mov	r4, r6
 80208fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80208fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8020902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8020904:	f8de 7000 	ldr.w	r7, [lr]
 8020908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802090a:	4630      	mov	r0, r6
 802090c:	f8cc 7000 	str.w	r7, [ip]
 8020910:	6027      	str	r7, [r4, #0]
 8020912:	b007      	add	sp, #28
 8020914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020916:	bf00      	nop
 8020918:	20028aa4 	.word	0x20028aa4

0802091c <rcl_guard_condition_get_rmw_handle>:
 802091c:	b110      	cbz	r0, 8020924 <rcl_guard_condition_get_rmw_handle+0x8>
 802091e:	6840      	ldr	r0, [r0, #4]
 8020920:	b100      	cbz	r0, 8020924 <rcl_guard_condition_get_rmw_handle+0x8>
 8020922:	6800      	ldr	r0, [r0, #0]
 8020924:	4770      	bx	lr
 8020926:	bf00      	nop

08020928 <rcl_validate_topic_name>:
 8020928:	2800      	cmp	r0, #0
 802092a:	d06b      	beq.n	8020a04 <rcl_validate_topic_name+0xdc>
 802092c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020930:	460e      	mov	r6, r1
 8020932:	2900      	cmp	r1, #0
 8020934:	d06d      	beq.n	8020a12 <rcl_validate_topic_name+0xea>
 8020936:	4604      	mov	r4, r0
 8020938:	4615      	mov	r5, r2
 802093a:	f7df fcc9 	bl	80002d0 <strlen>
 802093e:	b190      	cbz	r0, 8020966 <rcl_validate_topic_name+0x3e>
 8020940:	7821      	ldrb	r1, [r4, #0]
 8020942:	4a68      	ldr	r2, [pc, #416]	@ (8020ae4 <rcl_validate_topic_name+0x1bc>)
 8020944:	5c53      	ldrb	r3, [r2, r1]
 8020946:	f013 0304 	ands.w	r3, r3, #4
 802094a:	d15d      	bne.n	8020a08 <rcl_validate_topic_name+0xe0>
 802094c:	1e47      	subs	r7, r0, #1
 802094e:	f814 c007 	ldrb.w	ip, [r4, r7]
 8020952:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 8020956:	d10d      	bne.n	8020974 <rcl_validate_topic_name+0x4c>
 8020958:	2302      	movs	r3, #2
 802095a:	6033      	str	r3, [r6, #0]
 802095c:	b145      	cbz	r5, 8020970 <rcl_validate_topic_name+0x48>
 802095e:	2000      	movs	r0, #0
 8020960:	602f      	str	r7, [r5, #0]
 8020962:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020966:	2301      	movs	r3, #1
 8020968:	6033      	str	r3, [r6, #0]
 802096a:	b10d      	cbz	r5, 8020970 <rcl_validate_topic_name+0x48>
 802096c:	2300      	movs	r3, #0
 802096e:	602b      	str	r3, [r5, #0]
 8020970:	2000      	movs	r0, #0
 8020972:	e7f6      	b.n	8020962 <rcl_validate_topic_name+0x3a>
 8020974:	f104 38ff 	add.w	r8, r4, #4294967295
 8020978:	4699      	mov	r9, r3
 802097a:	469c      	mov	ip, r3
 802097c:	f818 af01 	ldrb.w	sl, [r8, #1]!
 8020980:	f1aa 0e2f 	sub.w	lr, sl, #47	@ 0x2f
 8020984:	f1be 0f4f 	cmp.w	lr, #79	@ 0x4f
 8020988:	d85a      	bhi.n	8020a40 <rcl_validate_topic_name+0x118>
 802098a:	e8df f00e 	tbb	[pc, lr]
 802098e:	4464      	.short	0x4464
 8020990:	44444444 	.word	0x44444444
 8020994:	44444444 	.word	0x44444444
 8020998:	59595944 	.word	0x59595944
 802099c:	59595959 	.word	0x59595959
 80209a0:	44444444 	.word	0x44444444
 80209a4:	44444444 	.word	0x44444444
 80209a8:	44444444 	.word	0x44444444
 80209ac:	44444444 	.word	0x44444444
 80209b0:	44444444 	.word	0x44444444
 80209b4:	44444444 	.word	0x44444444
 80209b8:	59594444 	.word	0x59594444
 80209bc:	592e5959 	.word	0x592e5959
 80209c0:	44444444 	.word	0x44444444
 80209c4:	44444444 	.word	0x44444444
 80209c8:	44444444 	.word	0x44444444
 80209cc:	44444444 	.word	0x44444444
 80209d0:	44444444 	.word	0x44444444
 80209d4:	44444444 	.word	0x44444444
 80209d8:	59284444 	.word	0x59284444
 80209dc:	6c74      	.short	0x6c74
 80209de:	f1b9 0f00 	cmp.w	r9, #0
 80209e2:	d13b      	bne.n	8020a5c <rcl_validate_topic_name+0x134>
 80209e4:	4663      	mov	r3, ip
 80209e6:	f04f 0901 	mov.w	r9, #1
 80209ea:	f10c 0c01 	add.w	ip, ip, #1
 80209ee:	4560      	cmp	r0, ip
 80209f0:	d1c4      	bne.n	802097c <rcl_validate_topic_name+0x54>
 80209f2:	f1b9 0f00 	cmp.w	r9, #0
 80209f6:	d04e      	beq.n	8020a96 <rcl_validate_topic_name+0x16e>
 80209f8:	2205      	movs	r2, #5
 80209fa:	6032      	str	r2, [r6, #0]
 80209fc:	2d00      	cmp	r5, #0
 80209fe:	d0b7      	beq.n	8020970 <rcl_validate_topic_name+0x48>
 8020a00:	602b      	str	r3, [r5, #0]
 8020a02:	e7b5      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a04:	200b      	movs	r0, #11
 8020a06:	4770      	bx	lr
 8020a08:	2304      	movs	r3, #4
 8020a0a:	6033      	str	r3, [r6, #0]
 8020a0c:	2d00      	cmp	r5, #0
 8020a0e:	d1ad      	bne.n	802096c <rcl_validate_topic_name+0x44>
 8020a10:	e7ae      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a12:	200b      	movs	r0, #11
 8020a14:	e7a5      	b.n	8020962 <rcl_validate_topic_name+0x3a>
 8020a16:	f812 e00a 	ldrb.w	lr, [r2, sl]
 8020a1a:	f01e 0f04 	tst.w	lr, #4
 8020a1e:	d0e4      	beq.n	80209ea <rcl_validate_topic_name+0xc2>
 8020a20:	f1bc 0f00 	cmp.w	ip, #0
 8020a24:	bf0c      	ite	eq
 8020a26:	f04f 0e00 	moveq.w	lr, #0
 8020a2a:	f009 0e01 	andne.w	lr, r9, #1
 8020a2e:	f1be 0f00 	cmp.w	lr, #0
 8020a32:	d0da      	beq.n	80209ea <rcl_validate_topic_name+0xc2>
 8020a34:	f10c 39ff 	add.w	r9, ip, #4294967295
 8020a38:	454b      	cmp	r3, r9
 8020a3a:	d027      	beq.n	8020a8c <rcl_validate_topic_name+0x164>
 8020a3c:	46f1      	mov	r9, lr
 8020a3e:	e7d4      	b.n	80209ea <rcl_validate_topic_name+0xc2>
 8020a40:	f1b9 0f00 	cmp.w	r9, #0
 8020a44:	bf0c      	ite	eq
 8020a46:	2303      	moveq	r3, #3
 8020a48:	2308      	movne	r3, #8
 8020a4a:	6033      	str	r3, [r6, #0]
 8020a4c:	2d00      	cmp	r5, #0
 8020a4e:	d08f      	beq.n	8020970 <rcl_validate_topic_name+0x48>
 8020a50:	f8c5 c000 	str.w	ip, [r5]
 8020a54:	e78c      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a56:	f1b9 0f00 	cmp.w	r9, #0
 8020a5a:	d0c6      	beq.n	80209ea <rcl_validate_topic_name+0xc2>
 8020a5c:	2308      	movs	r3, #8
 8020a5e:	6033      	str	r3, [r6, #0]
 8020a60:	2d00      	cmp	r5, #0
 8020a62:	d1f5      	bne.n	8020a50 <rcl_validate_topic_name+0x128>
 8020a64:	e784      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a66:	f1bc 0f00 	cmp.w	ip, #0
 8020a6a:	d0be      	beq.n	80209ea <rcl_validate_topic_name+0xc2>
 8020a6c:	2306      	movs	r3, #6
 8020a6e:	6033      	str	r3, [r6, #0]
 8020a70:	2d00      	cmp	r5, #0
 8020a72:	d1ed      	bne.n	8020a50 <rcl_validate_topic_name+0x128>
 8020a74:	e77c      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a76:	f1b9 0f00 	cmp.w	r9, #0
 8020a7a:	d104      	bne.n	8020a86 <rcl_validate_topic_name+0x15e>
 8020a7c:	2305      	movs	r3, #5
 8020a7e:	6033      	str	r3, [r6, #0]
 8020a80:	2d00      	cmp	r5, #0
 8020a82:	d1e5      	bne.n	8020a50 <rcl_validate_topic_name+0x128>
 8020a84:	e774      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a86:	f04f 0900 	mov.w	r9, #0
 8020a8a:	e7ae      	b.n	80209ea <rcl_validate_topic_name+0xc2>
 8020a8c:	2309      	movs	r3, #9
 8020a8e:	6033      	str	r3, [r6, #0]
 8020a90:	2d00      	cmp	r5, #0
 8020a92:	d1dd      	bne.n	8020a50 <rcl_validate_topic_name+0x128>
 8020a94:	e76c      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020a96:	2301      	movs	r3, #1
 8020a98:	e00c      	b.n	8020ab4 <rcl_validate_topic_name+0x18c>
 8020a9a:	297e      	cmp	r1, #126	@ 0x7e
 8020a9c:	d102      	bne.n	8020aa4 <rcl_validate_topic_name+0x17c>
 8020a9e:	f1b9 0f01 	cmp.w	r9, #1
 8020aa2:	d018      	beq.n	8020ad6 <rcl_validate_topic_name+0x1ae>
 8020aa4:	1c58      	adds	r0, r3, #1
 8020aa6:	459c      	cmp	ip, r3
 8020aa8:	f109 0901 	add.w	r9, r9, #1
 8020aac:	f104 0401 	add.w	r4, r4, #1
 8020ab0:	4603      	mov	r3, r0
 8020ab2:	d90d      	bls.n	8020ad0 <rcl_validate_topic_name+0x1a8>
 8020ab4:	454f      	cmp	r7, r9
 8020ab6:	d0f5      	beq.n	8020aa4 <rcl_validate_topic_name+0x17c>
 8020ab8:	7820      	ldrb	r0, [r4, #0]
 8020aba:	282f      	cmp	r0, #47	@ 0x2f
 8020abc:	d1ed      	bne.n	8020a9a <rcl_validate_topic_name+0x172>
 8020abe:	7860      	ldrb	r0, [r4, #1]
 8020ac0:	5c10      	ldrb	r0, [r2, r0]
 8020ac2:	0740      	lsls	r0, r0, #29
 8020ac4:	d5ee      	bpl.n	8020aa4 <rcl_validate_topic_name+0x17c>
 8020ac6:	2204      	movs	r2, #4
 8020ac8:	6032      	str	r2, [r6, #0]
 8020aca:	2d00      	cmp	r5, #0
 8020acc:	d198      	bne.n	8020a00 <rcl_validate_topic_name+0xd8>
 8020ace:	e74f      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020ad0:	2300      	movs	r3, #0
 8020ad2:	6033      	str	r3, [r6, #0]
 8020ad4:	e74c      	b.n	8020970 <rcl_validate_topic_name+0x48>
 8020ad6:	2307      	movs	r3, #7
 8020ad8:	6033      	str	r3, [r6, #0]
 8020ada:	2d00      	cmp	r5, #0
 8020adc:	f43f af48 	beq.w	8020970 <rcl_validate_topic_name+0x48>
 8020ae0:	2301      	movs	r3, #1
 8020ae2:	e78d      	b.n	8020a00 <rcl_validate_topic_name+0xd8>
 8020ae4:	08026eda 	.word	0x08026eda

08020ae8 <rcutils_split>:
 8020ae8:	b082      	sub	sp, #8
 8020aea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020aee:	b08b      	sub	sp, #44	@ 0x2c
 8020af0:	ac14      	add	r4, sp, #80	@ 0x50
 8020af2:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8020af4:	e884 000c 	stmia.w	r4, {r2, r3}
 8020af8:	2f00      	cmp	r7, #0
 8020afa:	f000 809f 	beq.w	8020c3c <rcutils_split+0x154>
 8020afe:	4606      	mov	r6, r0
 8020b00:	2800      	cmp	r0, #0
 8020b02:	d071      	beq.n	8020be8 <rcutils_split+0x100>
 8020b04:	7804      	ldrb	r4, [r0, #0]
 8020b06:	2c00      	cmp	r4, #0
 8020b08:	d06e      	beq.n	8020be8 <rcutils_split+0x100>
 8020b0a:	460d      	mov	r5, r1
 8020b0c:	f7df fbe0 	bl	80002d0 <strlen>
 8020b10:	1833      	adds	r3, r6, r0
 8020b12:	4680      	mov	r8, r0
 8020b14:	1b64      	subs	r4, r4, r5
 8020b16:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8020b1a:	fab4 f484 	clz	r4, r4
 8020b1e:	42ab      	cmp	r3, r5
 8020b20:	bf08      	it	eq
 8020b22:	f1a8 0801 	subeq.w	r8, r8, #1
 8020b26:	0964      	lsrs	r4, r4, #5
 8020b28:	4544      	cmp	r4, r8
 8020b2a:	d278      	bcs.n	8020c1e <rcutils_split+0x136>
 8020b2c:	1933      	adds	r3, r6, r4
 8020b2e:	eb06 0008 	add.w	r0, r6, r8
 8020b32:	2101      	movs	r1, #1
 8020b34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020b38:	42aa      	cmp	r2, r5
 8020b3a:	bf08      	it	eq
 8020b3c:	3101      	addeq	r1, #1
 8020b3e:	4283      	cmp	r3, r0
 8020b40:	d1f8      	bne.n	8020b34 <rcutils_split+0x4c>
 8020b42:	aa14      	add	r2, sp, #80	@ 0x50
 8020b44:	4638      	mov	r0, r7
 8020b46:	f000 f89f 	bl	8020c88 <rcutils_string_array_init>
 8020b4a:	4681      	mov	r9, r0
 8020b4c:	2800      	cmp	r0, #0
 8020b4e:	d159      	bne.n	8020c04 <rcutils_split+0x11c>
 8020b50:	46a2      	mov	sl, r4
 8020b52:	687a      	ldr	r2, [r7, #4]
 8020b54:	e002      	b.n	8020b5c <rcutils_split+0x74>
 8020b56:	3401      	adds	r4, #1
 8020b58:	4544      	cmp	r4, r8
 8020b5a:	d222      	bcs.n	8020ba2 <rcutils_split+0xba>
 8020b5c:	5d33      	ldrb	r3, [r6, r4]
 8020b5e:	42ab      	cmp	r3, r5
 8020b60:	d1f9      	bne.n	8020b56 <rcutils_split+0x6e>
 8020b62:	4554      	cmp	r4, sl
 8020b64:	eba4 0b0a 	sub.w	fp, r4, sl
 8020b68:	d037      	beq.n	8020bda <rcutils_split+0xf2>
 8020b6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8020b6c:	f10b 0002 	add.w	r0, fp, #2
 8020b70:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8020b72:	9201      	str	r2, [sp, #4]
 8020b74:	4798      	blx	r3
 8020b76:	9a01      	ldr	r2, [sp, #4]
 8020b78:	eb06 030a 	add.w	r3, r6, sl
 8020b7c:	f10b 0101 	add.w	r1, fp, #1
 8020b80:	f842 0029 	str.w	r0, [r2, r9, lsl #2]
 8020b84:	687a      	ldr	r2, [r7, #4]
 8020b86:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 8020b8a:	2800      	cmp	r0, #0
 8020b8c:	d038      	beq.n	8020c00 <rcutils_split+0x118>
 8020b8e:	4a2e      	ldr	r2, [pc, #184]	@ (8020c48 <rcutils_split+0x160>)
 8020b90:	f109 0901 	add.w	r9, r9, #1
 8020b94:	f001 fa7a 	bl	802208c <sniprintf>
 8020b98:	687a      	ldr	r2, [r7, #4]
 8020b9a:	3401      	adds	r4, #1
 8020b9c:	4544      	cmp	r4, r8
 8020b9e:	46a2      	mov	sl, r4
 8020ba0:	d3dc      	bcc.n	8020b5c <rcutils_split+0x74>
 8020ba2:	4554      	cmp	r4, sl
 8020ba4:	d043      	beq.n	8020c2e <rcutils_split+0x146>
 8020ba6:	eba4 040a 	sub.w	r4, r4, sl
 8020baa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8020bac:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8020bae:	1ca0      	adds	r0, r4, #2
 8020bb0:	9201      	str	r2, [sp, #4]
 8020bb2:	4798      	blx	r3
 8020bb4:	9a01      	ldr	r2, [sp, #4]
 8020bb6:	687b      	ldr	r3, [r7, #4]
 8020bb8:	f842 0029 	str.w	r0, [r2, r9, lsl #2]
 8020bbc:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 8020bc0:	b300      	cbz	r0, 8020c04 <rcutils_split+0x11c>
 8020bc2:	eb06 030a 	add.w	r3, r6, sl
 8020bc6:	4a20      	ldr	r2, [pc, #128]	@ (8020c48 <rcutils_split+0x160>)
 8020bc8:	1c61      	adds	r1, r4, #1
 8020bca:	f001 fa5f 	bl	802208c <sniprintf>
 8020bce:	2000      	movs	r0, #0
 8020bd0:	b00b      	add	sp, #44	@ 0x2c
 8020bd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020bd6:	b002      	add	sp, #8
 8020bd8:	4770      	bx	lr
 8020bda:	683b      	ldr	r3, [r7, #0]
 8020bdc:	2100      	movs	r1, #0
 8020bde:	3b01      	subs	r3, #1
 8020be0:	603b      	str	r3, [r7, #0]
 8020be2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8020be6:	e7d8      	b.n	8020b9a <rcutils_split+0xb2>
 8020be8:	ac02      	add	r4, sp, #8
 8020bea:	a802      	add	r0, sp, #8
 8020bec:	f000 f82e 	bl	8020c4c <rcutils_get_zero_initialized_string_array>
 8020bf0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8020bf2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8020bf4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8020bf8:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8020bfc:	2000      	movs	r0, #0
 8020bfe:	e7e7      	b.n	8020bd0 <rcutils_split+0xe8>
 8020c00:	f8c7 9000 	str.w	r9, [r7]
 8020c04:	4638      	mov	r0, r7
 8020c06:	f000 f861 	bl	8020ccc <rcutils_string_array_fini>
 8020c0a:	b928      	cbnz	r0, 8020c18 <rcutils_split+0x130>
 8020c0c:	200a      	movs	r0, #10
 8020c0e:	b00b      	add	sp, #44	@ 0x2c
 8020c10:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020c14:	b002      	add	sp, #8
 8020c16:	4770      	bx	lr
 8020c18:	f7f3 fe96 	bl	8014948 <rcutils_reset_error>
 8020c1c:	e7f6      	b.n	8020c0c <rcutils_split+0x124>
 8020c1e:	aa14      	add	r2, sp, #80	@ 0x50
 8020c20:	2101      	movs	r1, #1
 8020c22:	4638      	mov	r0, r7
 8020c24:	f000 f830 	bl	8020c88 <rcutils_string_array_init>
 8020c28:	2800      	cmp	r0, #0
 8020c2a:	d1eb      	bne.n	8020c04 <rcutils_split+0x11c>
 8020c2c:	687a      	ldr	r2, [r7, #4]
 8020c2e:	683b      	ldr	r3, [r7, #0]
 8020c30:	2100      	movs	r1, #0
 8020c32:	3b01      	subs	r3, #1
 8020c34:	603b      	str	r3, [r7, #0]
 8020c36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8020c3a:	e7df      	b.n	8020bfc <rcutils_split+0x114>
 8020c3c:	200b      	movs	r0, #11
 8020c3e:	b00b      	add	sp, #44	@ 0x2c
 8020c40:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020c44:	b002      	add	sp, #8
 8020c46:	4770      	bx	lr
 8020c48:	0802596c 	.word	0x0802596c

08020c4c <rcutils_get_zero_initialized_string_array>:
 8020c4c:	b570      	push	{r4, r5, r6, lr}
 8020c4e:	b086      	sub	sp, #24
 8020c50:	4606      	mov	r6, r0
 8020c52:	4c0c      	ldr	r4, [pc, #48]	@ (8020c84 <rcutils_get_zero_initialized_string_array+0x38>)
 8020c54:	4668      	mov	r0, sp
 8020c56:	f7f3 fe17 	bl	8014888 <rcutils_get_zero_initialized_allocator>
 8020c5a:	46ee      	mov	lr, sp
 8020c5c:	f104 0508 	add.w	r5, r4, #8
 8020c60:	46a4      	mov	ip, r4
 8020c62:	4634      	mov	r4, r6
 8020c64:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8020c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8020c6a:	f8de 3000 	ldr.w	r3, [lr]
 8020c6e:	602b      	str	r3, [r5, #0]
 8020c70:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8020c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8020c76:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8020c7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8020c7e:	4630      	mov	r0, r6
 8020c80:	b006      	add	sp, #24
 8020c82:	bd70      	pop	{r4, r5, r6, pc}
 8020c84:	20028ab8 	.word	0x20028ab8

08020c88 <rcutils_string_array_init>:
 8020c88:	b570      	push	{r4, r5, r6, lr}
 8020c8a:	b1d0      	cbz	r0, 8020cc2 <rcutils_string_array_init+0x3a>
 8020c8c:	4615      	mov	r5, r2
 8020c8e:	b1c2      	cbz	r2, 8020cc2 <rcutils_string_array_init+0x3a>
 8020c90:	460e      	mov	r6, r1
 8020c92:	4604      	mov	r4, r0
 8020c94:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 8020c98:	6001      	str	r1, [r0, #0]
 8020c9a:	2104      	movs	r1, #4
 8020c9c:	4630      	mov	r0, r6
 8020c9e:	4798      	blx	r3
 8020ca0:	6060      	str	r0, [r4, #4]
 8020ca2:	b106      	cbz	r6, 8020ca6 <rcutils_string_array_init+0x1e>
 8020ca4:	b180      	cbz	r0, 8020cc8 <rcutils_string_array_init+0x40>
 8020ca6:	46ae      	mov	lr, r5
 8020ca8:	f104 0c08 	add.w	ip, r4, #8
 8020cac:	2400      	movs	r4, #0
 8020cae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8020cb2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8020cb6:	f8de 3000 	ldr.w	r3, [lr]
 8020cba:	f8cc 3000 	str.w	r3, [ip]
 8020cbe:	4620      	mov	r0, r4
 8020cc0:	bd70      	pop	{r4, r5, r6, pc}
 8020cc2:	240b      	movs	r4, #11
 8020cc4:	4620      	mov	r0, r4
 8020cc6:	bd70      	pop	{r4, r5, r6, pc}
 8020cc8:	240a      	movs	r4, #10
 8020cca:	e7f8      	b.n	8020cbe <rcutils_string_array_init+0x36>

08020ccc <rcutils_string_array_fini>:
 8020ccc:	b310      	cbz	r0, 8020d14 <rcutils_string_array_fini+0x48>
 8020cce:	6843      	ldr	r3, [r0, #4]
 8020cd0:	b570      	push	{r4, r5, r6, lr}
 8020cd2:	4604      	mov	r4, r0
 8020cd4:	b1d3      	cbz	r3, 8020d0c <rcutils_string_array_fini+0x40>
 8020cd6:	3008      	adds	r0, #8
 8020cd8:	f7f3 fe10 	bl	80148fc <rcutils_allocator_is_valid>
 8020cdc:	b1c0      	cbz	r0, 8020d10 <rcutils_string_array_fini+0x44>
 8020cde:	e9d4 3000 	ldrd	r3, r0, [r4]
 8020ce2:	b16b      	cbz	r3, 8020d00 <rcutils_string_array_fini+0x34>
 8020ce4:	2500      	movs	r5, #0
 8020ce6:	462e      	mov	r6, r5
 8020ce8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8020cec:	68e3      	ldr	r3, [r4, #12]
 8020cee:	69a1      	ldr	r1, [r4, #24]
 8020cf0:	4798      	blx	r3
 8020cf2:	e9d4 3000 	ldrd	r3, r0, [r4]
 8020cf6:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8020cfa:	3501      	adds	r5, #1
 8020cfc:	42ab      	cmp	r3, r5
 8020cfe:	d8f3      	bhi.n	8020ce8 <rcutils_string_array_fini+0x1c>
 8020d00:	68e3      	ldr	r3, [r4, #12]
 8020d02:	69a1      	ldr	r1, [r4, #24]
 8020d04:	4798      	blx	r3
 8020d06:	2300      	movs	r3, #0
 8020d08:	e9c4 3300 	strd	r3, r3, [r4]
 8020d0c:	2000      	movs	r0, #0
 8020d0e:	bd70      	pop	{r4, r5, r6, pc}
 8020d10:	200b      	movs	r0, #11
 8020d12:	bd70      	pop	{r4, r5, r6, pc}
 8020d14:	200b      	movs	r0, #11
 8020d16:	4770      	bx	lr

08020d18 <rmw_get_zero_initialized_discovery_options>:
 8020d18:	b510      	push	{r4, lr}
 8020d1a:	4604      	mov	r4, r0
 8020d1c:	2220      	movs	r2, #32
 8020d1e:	2100      	movs	r1, #0
 8020d20:	f001 fb48 	bl	80223b4 <memset>
 8020d24:	4620      	mov	r0, r4
 8020d26:	bd10      	pop	{r4, pc}

08020d28 <rmw_discovery_options_init>:
 8020d28:	b328      	cbz	r0, 8020d76 <rmw_discovery_options_init+0x4e>
 8020d2a:	b570      	push	{r4, r5, r6, lr}
 8020d2c:	4604      	mov	r4, r0
 8020d2e:	4610      	mov	r0, r2
 8020d30:	460e      	mov	r6, r1
 8020d32:	4615      	mov	r5, r2
 8020d34:	f7f3 fde2 	bl	80148fc <rcutils_allocator_is_valid>
 8020d38:	b1d8      	cbz	r0, 8020d72 <rmw_discovery_options_init+0x4a>
 8020d3a:	68a3      	ldr	r3, [r4, #8]
 8020d3c:	b9cb      	cbnz	r3, 8020d72 <rmw_discovery_options_init+0x4a>
 8020d3e:	6863      	ldr	r3, [r4, #4]
 8020d40:	b9bb      	cbnz	r3, 8020d72 <rmw_discovery_options_init+0x4a>
 8020d42:	7823      	ldrb	r3, [r4, #0]
 8020d44:	b90b      	cbnz	r3, 8020d4a <rmw_discovery_options_init+0x22>
 8020d46:	2302      	movs	r3, #2
 8020d48:	7023      	strb	r3, [r4, #0]
 8020d4a:	b186      	cbz	r6, 8020d6e <rmw_discovery_options_init+0x46>
 8020d4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8020d50:	4630      	mov	r0, r6
 8020d52:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8020d56:	4798      	blx	r3
 8020d58:	6060      	str	r0, [r4, #4]
 8020d5a:	b170      	cbz	r0, 8020d7a <rmw_discovery_options_init+0x52>
 8020d5c:	f104 0c0c 	add.w	ip, r4, #12
 8020d60:	60a6      	str	r6, [r4, #8]
 8020d62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8020d64:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8020d68:	682b      	ldr	r3, [r5, #0]
 8020d6a:	f8cc 3000 	str.w	r3, [ip]
 8020d6e:	2000      	movs	r0, #0
 8020d70:	bd70      	pop	{r4, r5, r6, pc}
 8020d72:	200b      	movs	r0, #11
 8020d74:	bd70      	pop	{r4, r5, r6, pc}
 8020d76:	200b      	movs	r0, #11
 8020d78:	4770      	bx	lr
 8020d7a:	200a      	movs	r0, #10
 8020d7c:	bd70      	pop	{r4, r5, r6, pc}
 8020d7e:	bf00      	nop

08020d80 <on_status>:
 8020d80:	b082      	sub	sp, #8
 8020d82:	b002      	add	sp, #8
 8020d84:	4770      	bx	lr
 8020d86:	bf00      	nop

08020d88 <on_topic>:
 8020d88:	4a23      	ldr	r2, [pc, #140]	@ (8020e18 <on_topic+0x90>)
 8020d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020d8e:	6812      	ldr	r2, [r2, #0]
 8020d90:	b094      	sub	sp, #80	@ 0x50
 8020d92:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8020d94:	f8bd 506c 	ldrh.w	r5, [sp, #108]	@ 0x6c
 8020d98:	9113      	str	r1, [sp, #76]	@ 0x4c
 8020d9a:	9312      	str	r3, [sp, #72]	@ 0x48
 8020d9c:	b3c2      	cbz	r2, 8020e10 <on_topic+0x88>
 8020d9e:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8020da2:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8020da6:	e001      	b.n	8020dac <on_topic+0x24>
 8020da8:	6852      	ldr	r2, [r2, #4]
 8020daa:	b38a      	cbz	r2, 8020e10 <on_topic+0x88>
 8020dac:	6894      	ldr	r4, [r2, #8]
 8020dae:	8aa3      	ldrh	r3, [r4, #20]
 8020db0:	428b      	cmp	r3, r1
 8020db2:	d1f9      	bne.n	8020da8 <on_topic+0x20>
 8020db4:	7da3      	ldrb	r3, [r4, #22]
 8020db6:	4283      	cmp	r3, r0
 8020db8:	d1f6      	bne.n	8020da8 <on_topic+0x20>
 8020dba:	2248      	movs	r2, #72	@ 0x48
 8020dbc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8020dc0:	4668      	mov	r0, sp
 8020dc2:	f001 fbd6 	bl	8022572 <memcpy>
 8020dc6:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8020dca:	4620      	mov	r0, r4
 8020dcc:	cb0c      	ldmia	r3, {r2, r3}
 8020dce:	f7f4 f9e5 	bl	801519c <rmw_uxrce_get_static_input_buffer_for_entity>
 8020dd2:	4607      	mov	r7, r0
 8020dd4:	b1e0      	cbz	r0, 8020e10 <on_topic+0x88>
 8020dd6:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8020dda:	462a      	mov	r2, r5
 8020ddc:	4630      	mov	r0, r6
 8020dde:	f108 0110 	add.w	r1, r8, #16
 8020de2:	f7f5 fa5f 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8020de6:	b930      	cbnz	r0, 8020df6 <on_topic+0x6e>
 8020de8:	4639      	mov	r1, r7
 8020dea:	480c      	ldr	r0, [pc, #48]	@ (8020e1c <on_topic+0x94>)
 8020dec:	b014      	add	sp, #80	@ 0x50
 8020dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020df2:	f7fb bf95 	b.w	801cd20 <put_memory>
 8020df6:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8020dfa:	f8c8 5810 	str.w	r5, [r8, #2064]	@ 0x810
 8020dfe:	f7f3 ffdd 	bl	8014dbc <rmw_uros_epoch_nanos>
 8020e02:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8020e06:	2305      	movs	r3, #5
 8020e08:	e942 0102 	strd	r0, r1, [r2, #-8]
 8020e0c:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8020e10:	b014      	add	sp, #80	@ 0x50
 8020e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020e16:	bf00      	nop
 8020e18:	20026530 	.word	0x20026530
 8020e1c:	20025d80 	.word	0x20025d80

08020e20 <on_request>:
 8020e20:	4824      	ldr	r0, [pc, #144]	@ (8020eb4 <on_request+0x94>)
 8020e22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020e26:	6800      	ldr	r0, [r0, #0]
 8020e28:	b094      	sub	sp, #80	@ 0x50
 8020e2a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8020e2c:	f8bd 706c 	ldrh.w	r7, [sp, #108]	@ 0x6c
 8020e30:	9113      	str	r1, [sp, #76]	@ 0x4c
 8020e32:	2800      	cmp	r0, #0
 8020e34:	d03b      	beq.n	8020eae <on_request+0x8e>
 8020e36:	461d      	mov	r5, r3
 8020e38:	e001      	b.n	8020e3e <on_request+0x1e>
 8020e3a:	6840      	ldr	r0, [r0, #4]
 8020e3c:	b3b8      	cbz	r0, 8020eae <on_request+0x8e>
 8020e3e:	6884      	ldr	r4, [r0, #8]
 8020e40:	8b21      	ldrh	r1, [r4, #24]
 8020e42:	4291      	cmp	r1, r2
 8020e44:	d1f9      	bne.n	8020e3a <on_request+0x1a>
 8020e46:	2248      	movs	r2, #72	@ 0x48
 8020e48:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8020e4c:	4668      	mov	r0, sp
 8020e4e:	f001 fb90 	bl	8022572 <memcpy>
 8020e52:	f104 0320 	add.w	r3, r4, #32
 8020e56:	4620      	mov	r0, r4
 8020e58:	cb0c      	ldmia	r3, {r2, r3}
 8020e5a:	f7f4 f99f 	bl	801519c <rmw_uxrce_get_static_input_buffer_for_entity>
 8020e5e:	4680      	mov	r8, r0
 8020e60:	b328      	cbz	r0, 8020eae <on_request+0x8e>
 8020e62:	4630      	mov	r0, r6
 8020e64:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8020e68:	463a      	mov	r2, r7
 8020e6a:	f106 0110 	add.w	r1, r6, #16
 8020e6e:	f7f5 fa19 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8020e72:	b930      	cbnz	r0, 8020e82 <on_request+0x62>
 8020e74:	4641      	mov	r1, r8
 8020e76:	4810      	ldr	r0, [pc, #64]	@ (8020eb8 <on_request+0x98>)
 8020e78:	b014      	add	sp, #80	@ 0x50
 8020e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020e7e:	f7fb bf4f 	b.w	801cd20 <put_memory>
 8020e82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8020e84:	f606 0c28 	addw	ip, r6, #2088	@ 0x828
 8020e88:	f8c6 4814 	str.w	r4, [r6, #2068]	@ 0x814
 8020e8c:	f8c6 7810 	str.w	r7, [r6, #2064]	@ 0x810
 8020e90:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8020e94:	e895 0003 	ldmia.w	r5, {r0, r1}
 8020e98:	e88c 0003 	stmia.w	ip, {r0, r1}
 8020e9c:	f7f3 ff8e 	bl	8014dbc <rmw_uros_epoch_nanos>
 8020ea0:	f506 6202 	add.w	r2, r6, #2080	@ 0x820
 8020ea4:	2303      	movs	r3, #3
 8020ea6:	e942 0102 	strd	r0, r1, [r2, #-8]
 8020eaa:	f886 3820 	strb.w	r3, [r6, #2080]	@ 0x820
 8020eae:	b014      	add	sp, #80	@ 0x50
 8020eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020eb4:	200260e8 	.word	0x200260e8
 8020eb8:	20025d80 	.word	0x20025d80

08020ebc <on_reply>:
 8020ebc:	4822      	ldr	r0, [pc, #136]	@ (8020f48 <on_reply+0x8c>)
 8020ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020ec2:	6800      	ldr	r0, [r0, #0]
 8020ec4:	b094      	sub	sp, #80	@ 0x50
 8020ec6:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8020ec8:	f8bd 706c 	ldrh.w	r7, [sp, #108]	@ 0x6c
 8020ecc:	9113      	str	r1, [sp, #76]	@ 0x4c
 8020ece:	b3b8      	cbz	r0, 8020f40 <on_reply+0x84>
 8020ed0:	461d      	mov	r5, r3
 8020ed2:	e001      	b.n	8020ed8 <on_reply+0x1c>
 8020ed4:	6840      	ldr	r0, [r0, #4]
 8020ed6:	b398      	cbz	r0, 8020f40 <on_reply+0x84>
 8020ed8:	6884      	ldr	r4, [r0, #8]
 8020eda:	8b21      	ldrh	r1, [r4, #24]
 8020edc:	4291      	cmp	r1, r2
 8020ede:	d1f9      	bne.n	8020ed4 <on_reply+0x18>
 8020ee0:	2248      	movs	r2, #72	@ 0x48
 8020ee2:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8020ee6:	4668      	mov	r0, sp
 8020ee8:	f001 fb43 	bl	8022572 <memcpy>
 8020eec:	f104 0320 	add.w	r3, r4, #32
 8020ef0:	4620      	mov	r0, r4
 8020ef2:	cb0c      	ldmia	r3, {r2, r3}
 8020ef4:	f7f4 f952 	bl	801519c <rmw_uxrce_get_static_input_buffer_for_entity>
 8020ef8:	4680      	mov	r8, r0
 8020efa:	b308      	cbz	r0, 8020f40 <on_reply+0x84>
 8020efc:	4630      	mov	r0, r6
 8020efe:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8020f02:	463a      	mov	r2, r7
 8020f04:	f106 0110 	add.w	r1, r6, #16
 8020f08:	f7f5 f9cc 	bl	80162a4 <ucdr_deserialize_array_uint8_t>
 8020f0c:	b930      	cbnz	r0, 8020f1c <on_reply+0x60>
 8020f0e:	4641      	mov	r1, r8
 8020f10:	480e      	ldr	r0, [pc, #56]	@ (8020f4c <on_reply+0x90>)
 8020f12:	b014      	add	sp, #80	@ 0x50
 8020f14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020f18:	f7fb bf02 	b.w	801cd20 <put_memory>
 8020f1c:	2200      	movs	r2, #0
 8020f1e:	f8c6 4814 	str.w	r4, [r6, #2068]	@ 0x814
 8020f22:	f8c6 7810 	str.w	r7, [r6, #2064]	@ 0x810
 8020f26:	f8c6 282c 	str.w	r2, [r6, #2092]	@ 0x82c
 8020f2a:	f8c6 5828 	str.w	r5, [r6, #2088]	@ 0x828
 8020f2e:	f7f3 ff45 	bl	8014dbc <rmw_uros_epoch_nanos>
 8020f32:	f506 6202 	add.w	r2, r6, #2080	@ 0x820
 8020f36:	2304      	movs	r3, #4
 8020f38:	e942 0102 	strd	r0, r1, [r2, #-8]
 8020f3c:	f886 3820 	strb.w	r3, [r6, #2080]	@ 0x820
 8020f40:	b014      	add	sp, #80	@ 0x50
 8020f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020f46:	bf00      	nop
 8020f48:	20026010 	.word	0x20026010
 8020f4c:	20025d80 	.word	0x20025d80

08020f50 <rmw_create_guard_condition>:
 8020f50:	b538      	push	{r3, r4, r5, lr}
 8020f52:	4605      	mov	r5, r0
 8020f54:	4807      	ldr	r0, [pc, #28]	@ (8020f74 <rmw_create_guard_condition+0x24>)
 8020f56:	f7fb fed3 	bl	801cd00 <get_memory>
 8020f5a:	b150      	cbz	r0, 8020f72 <rmw_create_guard_condition+0x22>
 8020f5c:	6884      	ldr	r4, [r0, #8]
 8020f5e:	2300      	movs	r3, #0
 8020f60:	61e5      	str	r5, [r4, #28]
 8020f62:	7423      	strb	r3, [r4, #16]
 8020f64:	f7fb ff52 	bl	801ce0c <rmw_get_implementation_identifier>
 8020f68:	4603      	mov	r3, r0
 8020f6a:	f104 0014 	add.w	r0, r4, #20
 8020f6e:	e9c4 3405 	strd	r3, r4, [r4, #20]
 8020f72:	bd38      	pop	{r3, r4, r5, pc}
 8020f74:	20023b5c 	.word	0x20023b5c

08020f78 <rmw_destroy_guard_condition>:
 8020f78:	b508      	push	{r3, lr}
 8020f7a:	4b08      	ldr	r3, [pc, #32]	@ (8020f9c <rmw_destroy_guard_condition+0x24>)
 8020f7c:	6819      	ldr	r1, [r3, #0]
 8020f7e:	b911      	cbnz	r1, 8020f86 <rmw_destroy_guard_condition+0xe>
 8020f80:	e00a      	b.n	8020f98 <rmw_destroy_guard_condition+0x20>
 8020f82:	6849      	ldr	r1, [r1, #4]
 8020f84:	b141      	cbz	r1, 8020f98 <rmw_destroy_guard_condition+0x20>
 8020f86:	688b      	ldr	r3, [r1, #8]
 8020f88:	3314      	adds	r3, #20
 8020f8a:	4298      	cmp	r0, r3
 8020f8c:	d1f9      	bne.n	8020f82 <rmw_destroy_guard_condition+0xa>
 8020f8e:	4803      	ldr	r0, [pc, #12]	@ (8020f9c <rmw_destroy_guard_condition+0x24>)
 8020f90:	f7fb fec6 	bl	801cd20 <put_memory>
 8020f94:	2000      	movs	r0, #0
 8020f96:	bd08      	pop	{r3, pc}
 8020f98:	2001      	movs	r0, #1
 8020f9a:	bd08      	pop	{r3, pc}
 8020f9c:	20023b5c 	.word	0x20023b5c

08020fa0 <geometry_msgs__msg__Point__init>:
 8020fa0:	3800      	subs	r0, #0
 8020fa2:	bf18      	it	ne
 8020fa4:	2001      	movne	r0, #1
 8020fa6:	4770      	bx	lr

08020fa8 <geometry_msgs__msg__Point__fini>:
 8020fa8:	4770      	bx	lr
 8020faa:	bf00      	nop

08020fac <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 8020fac:	f7ff bff8 	b.w	8020fa0 <geometry_msgs__msg__Point__init>

08020fb0 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 8020fb0:	f7ff bffa 	b.w	8020fa8 <geometry_msgs__msg__Point__fini>

08020fb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8020fb4:	4b04      	ldr	r3, [pc, #16]	@ (8020fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8020fb6:	681a      	ldr	r2, [r3, #0]
 8020fb8:	b10a      	cbz	r2, 8020fbe <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 8020fba:	4803      	ldr	r0, [pc, #12]	@ (8020fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8020fbc:	4770      	bx	lr
 8020fbe:	4a03      	ldr	r2, [pc, #12]	@ (8020fcc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 8020fc0:	4801      	ldr	r0, [pc, #4]	@ (8020fc8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8020fc2:	6812      	ldr	r2, [r2, #0]
 8020fc4:	601a      	str	r2, [r3, #0]
 8020fc6:	4770      	bx	lr
 8020fc8:	20003050 	.word	0x20003050
 8020fcc:	200003bc 	.word	0x200003bc

08020fd0 <get_serialized_size_geometry_msgs__msg__Point>:
 8020fd0:	b1b8      	cbz	r0, 8021002 <get_serialized_size_geometry_msgs__msg__Point+0x32>
 8020fd2:	b570      	push	{r4, r5, r6, lr}
 8020fd4:	460d      	mov	r5, r1
 8020fd6:	2108      	movs	r1, #8
 8020fd8:	f105 0608 	add.w	r6, r5, #8
 8020fdc:	4628      	mov	r0, r5
 8020fde:	f7f2 fa8d 	bl	80134fc <ucdr_alignment>
 8020fe2:	2108      	movs	r1, #8
 8020fe4:	4406      	add	r6, r0
 8020fe6:	f1c5 0508 	rsb	r5, r5, #8
 8020fea:	4630      	mov	r0, r6
 8020fec:	f7f2 fa86 	bl	80134fc <ucdr_alignment>
 8020ff0:	2108      	movs	r1, #8
 8020ff2:	1844      	adds	r4, r0, r1
 8020ff4:	4434      	add	r4, r6
 8020ff6:	4620      	mov	r0, r4
 8020ff8:	f7f2 fa80 	bl	80134fc <ucdr_alignment>
 8020ffc:	4405      	add	r5, r0
 8020ffe:	1928      	adds	r0, r5, r4
 8021000:	bd70      	pop	{r4, r5, r6, pc}
 8021002:	4770      	bx	lr

08021004 <_Point__cdr_deserialize>:
 8021004:	b538      	push	{r3, r4, r5, lr}
 8021006:	460c      	mov	r4, r1
 8021008:	b171      	cbz	r1, 8021028 <_Point__cdr_deserialize+0x24>
 802100a:	4605      	mov	r5, r0
 802100c:	f7f2 f894 	bl	8013138 <ucdr_deserialize_double>
 8021010:	f104 0108 	add.w	r1, r4, #8
 8021014:	4628      	mov	r0, r5
 8021016:	f7f2 f88f 	bl	8013138 <ucdr_deserialize_double>
 802101a:	f104 0110 	add.w	r1, r4, #16
 802101e:	4628      	mov	r0, r5
 8021020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021024:	f7f2 b888 	b.w	8013138 <ucdr_deserialize_double>
 8021028:	4608      	mov	r0, r1
 802102a:	bd38      	pop	{r3, r4, r5, pc}

0802102c <_Point__cdr_serialize>:
 802102c:	b198      	cbz	r0, 8021056 <_Point__cdr_serialize+0x2a>
 802102e:	b538      	push	{r3, r4, r5, lr}
 8021030:	460d      	mov	r5, r1
 8021032:	4604      	mov	r4, r0
 8021034:	ed90 0b00 	vldr	d0, [r0]
 8021038:	4608      	mov	r0, r1
 802103a:	f7f1 feed 	bl	8012e18 <ucdr_serialize_double>
 802103e:	4628      	mov	r0, r5
 8021040:	ed94 0b02 	vldr	d0, [r4, #8]
 8021044:	f7f1 fee8 	bl	8012e18 <ucdr_serialize_double>
 8021048:	4628      	mov	r0, r5
 802104a:	ed94 0b04 	vldr	d0, [r4, #16]
 802104e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021052:	f7f1 bee1 	b.w	8012e18 <ucdr_serialize_double>
 8021056:	4770      	bx	lr

08021058 <_Point__get_serialized_size>:
 8021058:	b190      	cbz	r0, 8021080 <_Point__get_serialized_size+0x28>
 802105a:	2108      	movs	r1, #8
 802105c:	2000      	movs	r0, #0
 802105e:	b538      	push	{r3, r4, r5, lr}
 8021060:	f7f2 fa4c 	bl	80134fc <ucdr_alignment>
 8021064:	2108      	movs	r1, #8
 8021066:	1845      	adds	r5, r0, r1
 8021068:	4628      	mov	r0, r5
 802106a:	f7f2 fa47 	bl	80134fc <ucdr_alignment>
 802106e:	2108      	movs	r1, #8
 8021070:	1844      	adds	r4, r0, r1
 8021072:	442c      	add	r4, r5
 8021074:	4620      	mov	r0, r4
 8021076:	f7f2 fa41 	bl	80134fc <ucdr_alignment>
 802107a:	3008      	adds	r0, #8
 802107c:	4420      	add	r0, r4
 802107e:	bd38      	pop	{r3, r4, r5, pc}
 8021080:	4770      	bx	lr
 8021082:	bf00      	nop

08021084 <_Point__max_serialized_size>:
 8021084:	b538      	push	{r3, r4, r5, lr}
 8021086:	2108      	movs	r1, #8
 8021088:	2000      	movs	r0, #0
 802108a:	f7f2 fa37 	bl	80134fc <ucdr_alignment>
 802108e:	2108      	movs	r1, #8
 8021090:	1845      	adds	r5, r0, r1
 8021092:	4628      	mov	r0, r5
 8021094:	f7f2 fa32 	bl	80134fc <ucdr_alignment>
 8021098:	2108      	movs	r1, #8
 802109a:	1844      	adds	r4, r0, r1
 802109c:	442c      	add	r4, r5
 802109e:	4620      	mov	r0, r4
 80210a0:	f7f2 fa2c 	bl	80134fc <ucdr_alignment>
 80210a4:	3008      	adds	r0, #8
 80210a6:	4420      	add	r0, r4
 80210a8:	bd38      	pop	{r3, r4, r5, pc}
 80210aa:	bf00      	nop

080210ac <max_serialized_size_geometry_msgs__msg__Point>:
 80210ac:	b570      	push	{r4, r5, r6, lr}
 80210ae:	2301      	movs	r3, #1
 80210b0:	460c      	mov	r4, r1
 80210b2:	2108      	movs	r1, #8
 80210b4:	7003      	strb	r3, [r0, #0]
 80210b6:	4620      	mov	r0, r4
 80210b8:	f7f2 fa20 	bl	80134fc <ucdr_alignment>
 80210bc:	f104 0308 	add.w	r3, r4, #8
 80210c0:	2108      	movs	r1, #8
 80210c2:	f1c4 0408 	rsb	r4, r4, #8
 80210c6:	18c6      	adds	r6, r0, r3
 80210c8:	4630      	mov	r0, r6
 80210ca:	f7f2 fa17 	bl	80134fc <ucdr_alignment>
 80210ce:	2108      	movs	r1, #8
 80210d0:	1845      	adds	r5, r0, r1
 80210d2:	4435      	add	r5, r6
 80210d4:	4628      	mov	r0, r5
 80210d6:	f7f2 fa11 	bl	80134fc <ucdr_alignment>
 80210da:	4420      	add	r0, r4
 80210dc:	4428      	add	r0, r5
 80210de:	bd70      	pop	{r4, r5, r6, pc}

080210e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 80210e0:	4800      	ldr	r0, [pc, #0]	@ (80210e4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 80210e2:	4770      	bx	lr
 80210e4:	2000311c 	.word	0x2000311c

080210e8 <calloc>:
 80210e8:	4b02      	ldr	r3, [pc, #8]	@ (80210f4 <calloc+0xc>)
 80210ea:	460a      	mov	r2, r1
 80210ec:	4601      	mov	r1, r0
 80210ee:	6818      	ldr	r0, [r3, #0]
 80210f0:	f000 b802 	b.w	80210f8 <_calloc_r>
 80210f4:	2000315c 	.word	0x2000315c

080210f8 <_calloc_r>:
 80210f8:	b570      	push	{r4, r5, r6, lr}
 80210fa:	fba1 5402 	umull	r5, r4, r1, r2
 80210fe:	b934      	cbnz	r4, 802110e <_calloc_r+0x16>
 8021100:	4629      	mov	r1, r5
 8021102:	f000 f899 	bl	8021238 <_malloc_r>
 8021106:	4606      	mov	r6, r0
 8021108:	b928      	cbnz	r0, 8021116 <_calloc_r+0x1e>
 802110a:	4630      	mov	r0, r6
 802110c:	bd70      	pop	{r4, r5, r6, pc}
 802110e:	220c      	movs	r2, #12
 8021110:	6002      	str	r2, [r0, #0]
 8021112:	2600      	movs	r6, #0
 8021114:	e7f9      	b.n	802110a <_calloc_r+0x12>
 8021116:	462a      	mov	r2, r5
 8021118:	4621      	mov	r1, r4
 802111a:	f001 f94b 	bl	80223b4 <memset>
 802111e:	e7f4      	b.n	802110a <_calloc_r+0x12>

08021120 <exit>:
 8021120:	b508      	push	{r3, lr}
 8021122:	4b06      	ldr	r3, [pc, #24]	@ (802113c <exit+0x1c>)
 8021124:	4604      	mov	r4, r0
 8021126:	b113      	cbz	r3, 802112e <exit+0xe>
 8021128:	2100      	movs	r1, #0
 802112a:	f3af 8000 	nop.w
 802112e:	4b04      	ldr	r3, [pc, #16]	@ (8021140 <exit+0x20>)
 8021130:	681b      	ldr	r3, [r3, #0]
 8021132:	b103      	cbz	r3, 8021136 <exit+0x16>
 8021134:	4798      	blx	r3
 8021136:	4620      	mov	r0, r4
 8021138:	f7e6 fe56 	bl	8007de8 <_exit>
 802113c:	00000000 	.word	0x00000000
 8021140:	20028c14 	.word	0x20028c14

08021144 <getenv>:
 8021144:	b507      	push	{r0, r1, r2, lr}
 8021146:	4b04      	ldr	r3, [pc, #16]	@ (8021158 <getenv+0x14>)
 8021148:	4601      	mov	r1, r0
 802114a:	aa01      	add	r2, sp, #4
 802114c:	6818      	ldr	r0, [r3, #0]
 802114e:	f000 f805 	bl	802115c <_findenv_r>
 8021152:	b003      	add	sp, #12
 8021154:	f85d fb04 	ldr.w	pc, [sp], #4
 8021158:	2000315c 	.word	0x2000315c

0802115c <_findenv_r>:
 802115c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021160:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80211d0 <_findenv_r+0x74>
 8021164:	4606      	mov	r6, r0
 8021166:	4689      	mov	r9, r1
 8021168:	4617      	mov	r7, r2
 802116a:	f002 f889 	bl	8023280 <__env_lock>
 802116e:	f8da 4000 	ldr.w	r4, [sl]
 8021172:	b134      	cbz	r4, 8021182 <_findenv_r+0x26>
 8021174:	464b      	mov	r3, r9
 8021176:	4698      	mov	r8, r3
 8021178:	f813 2b01 	ldrb.w	r2, [r3], #1
 802117c:	b13a      	cbz	r2, 802118e <_findenv_r+0x32>
 802117e:	2a3d      	cmp	r2, #61	@ 0x3d
 8021180:	d1f9      	bne.n	8021176 <_findenv_r+0x1a>
 8021182:	4630      	mov	r0, r6
 8021184:	f002 f882 	bl	802328c <__env_unlock>
 8021188:	2000      	movs	r0, #0
 802118a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802118e:	eba8 0809 	sub.w	r8, r8, r9
 8021192:	46a3      	mov	fp, r4
 8021194:	f854 0b04 	ldr.w	r0, [r4], #4
 8021198:	2800      	cmp	r0, #0
 802119a:	d0f2      	beq.n	8021182 <_findenv_r+0x26>
 802119c:	4642      	mov	r2, r8
 802119e:	4649      	mov	r1, r9
 80211a0:	f001 f91d 	bl	80223de <strncmp>
 80211a4:	2800      	cmp	r0, #0
 80211a6:	d1f4      	bne.n	8021192 <_findenv_r+0x36>
 80211a8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80211ac:	eb03 0508 	add.w	r5, r3, r8
 80211b0:	f813 3008 	ldrb.w	r3, [r3, r8]
 80211b4:	2b3d      	cmp	r3, #61	@ 0x3d
 80211b6:	d1ec      	bne.n	8021192 <_findenv_r+0x36>
 80211b8:	f8da 3000 	ldr.w	r3, [sl]
 80211bc:	ebab 0303 	sub.w	r3, fp, r3
 80211c0:	109b      	asrs	r3, r3, #2
 80211c2:	4630      	mov	r0, r6
 80211c4:	603b      	str	r3, [r7, #0]
 80211c6:	f002 f861 	bl	802328c <__env_unlock>
 80211ca:	1c68      	adds	r0, r5, #1
 80211cc:	e7dd      	b.n	802118a <_findenv_r+0x2e>
 80211ce:	bf00      	nop
 80211d0:	20000048 	.word	0x20000048

080211d4 <malloc>:
 80211d4:	4b02      	ldr	r3, [pc, #8]	@ (80211e0 <malloc+0xc>)
 80211d6:	4601      	mov	r1, r0
 80211d8:	6818      	ldr	r0, [r3, #0]
 80211da:	f000 b82d 	b.w	8021238 <_malloc_r>
 80211de:	bf00      	nop
 80211e0:	2000315c 	.word	0x2000315c

080211e4 <free>:
 80211e4:	4b02      	ldr	r3, [pc, #8]	@ (80211f0 <free+0xc>)
 80211e6:	4601      	mov	r1, r0
 80211e8:	6818      	ldr	r0, [r3, #0]
 80211ea:	f002 b855 	b.w	8023298 <_free_r>
 80211ee:	bf00      	nop
 80211f0:	2000315c 	.word	0x2000315c

080211f4 <sbrk_aligned>:
 80211f4:	b570      	push	{r4, r5, r6, lr}
 80211f6:	4e0f      	ldr	r6, [pc, #60]	@ (8021234 <sbrk_aligned+0x40>)
 80211f8:	460c      	mov	r4, r1
 80211fa:	6831      	ldr	r1, [r6, #0]
 80211fc:	4605      	mov	r5, r0
 80211fe:	b911      	cbnz	r1, 8021206 <sbrk_aligned+0x12>
 8021200:	f001 f960 	bl	80224c4 <_sbrk_r>
 8021204:	6030      	str	r0, [r6, #0]
 8021206:	4621      	mov	r1, r4
 8021208:	4628      	mov	r0, r5
 802120a:	f001 f95b 	bl	80224c4 <_sbrk_r>
 802120e:	1c43      	adds	r3, r0, #1
 8021210:	d103      	bne.n	802121a <sbrk_aligned+0x26>
 8021212:	f04f 34ff 	mov.w	r4, #4294967295
 8021216:	4620      	mov	r0, r4
 8021218:	bd70      	pop	{r4, r5, r6, pc}
 802121a:	1cc4      	adds	r4, r0, #3
 802121c:	f024 0403 	bic.w	r4, r4, #3
 8021220:	42a0      	cmp	r0, r4
 8021222:	d0f8      	beq.n	8021216 <sbrk_aligned+0x22>
 8021224:	1a21      	subs	r1, r4, r0
 8021226:	4628      	mov	r0, r5
 8021228:	f001 f94c 	bl	80224c4 <_sbrk_r>
 802122c:	3001      	adds	r0, #1
 802122e:	d1f2      	bne.n	8021216 <sbrk_aligned+0x22>
 8021230:	e7ef      	b.n	8021212 <sbrk_aligned+0x1e>
 8021232:	bf00      	nop
 8021234:	20028ad4 	.word	0x20028ad4

08021238 <_malloc_r>:
 8021238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802123c:	1ccd      	adds	r5, r1, #3
 802123e:	f025 0503 	bic.w	r5, r5, #3
 8021242:	3508      	adds	r5, #8
 8021244:	2d0c      	cmp	r5, #12
 8021246:	bf38      	it	cc
 8021248:	250c      	movcc	r5, #12
 802124a:	2d00      	cmp	r5, #0
 802124c:	4606      	mov	r6, r0
 802124e:	db01      	blt.n	8021254 <_malloc_r+0x1c>
 8021250:	42a9      	cmp	r1, r5
 8021252:	d904      	bls.n	802125e <_malloc_r+0x26>
 8021254:	230c      	movs	r3, #12
 8021256:	6033      	str	r3, [r6, #0]
 8021258:	2000      	movs	r0, #0
 802125a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802125e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8021334 <_malloc_r+0xfc>
 8021262:	f000 f869 	bl	8021338 <__malloc_lock>
 8021266:	f8d8 3000 	ldr.w	r3, [r8]
 802126a:	461c      	mov	r4, r3
 802126c:	bb44      	cbnz	r4, 80212c0 <_malloc_r+0x88>
 802126e:	4629      	mov	r1, r5
 8021270:	4630      	mov	r0, r6
 8021272:	f7ff ffbf 	bl	80211f4 <sbrk_aligned>
 8021276:	1c43      	adds	r3, r0, #1
 8021278:	4604      	mov	r4, r0
 802127a:	d158      	bne.n	802132e <_malloc_r+0xf6>
 802127c:	f8d8 4000 	ldr.w	r4, [r8]
 8021280:	4627      	mov	r7, r4
 8021282:	2f00      	cmp	r7, #0
 8021284:	d143      	bne.n	802130e <_malloc_r+0xd6>
 8021286:	2c00      	cmp	r4, #0
 8021288:	d04b      	beq.n	8021322 <_malloc_r+0xea>
 802128a:	6823      	ldr	r3, [r4, #0]
 802128c:	4639      	mov	r1, r7
 802128e:	4630      	mov	r0, r6
 8021290:	eb04 0903 	add.w	r9, r4, r3
 8021294:	f001 f916 	bl	80224c4 <_sbrk_r>
 8021298:	4581      	cmp	r9, r0
 802129a:	d142      	bne.n	8021322 <_malloc_r+0xea>
 802129c:	6821      	ldr	r1, [r4, #0]
 802129e:	1a6d      	subs	r5, r5, r1
 80212a0:	4629      	mov	r1, r5
 80212a2:	4630      	mov	r0, r6
 80212a4:	f7ff ffa6 	bl	80211f4 <sbrk_aligned>
 80212a8:	3001      	adds	r0, #1
 80212aa:	d03a      	beq.n	8021322 <_malloc_r+0xea>
 80212ac:	6823      	ldr	r3, [r4, #0]
 80212ae:	442b      	add	r3, r5
 80212b0:	6023      	str	r3, [r4, #0]
 80212b2:	f8d8 3000 	ldr.w	r3, [r8]
 80212b6:	685a      	ldr	r2, [r3, #4]
 80212b8:	bb62      	cbnz	r2, 8021314 <_malloc_r+0xdc>
 80212ba:	f8c8 7000 	str.w	r7, [r8]
 80212be:	e00f      	b.n	80212e0 <_malloc_r+0xa8>
 80212c0:	6822      	ldr	r2, [r4, #0]
 80212c2:	1b52      	subs	r2, r2, r5
 80212c4:	d420      	bmi.n	8021308 <_malloc_r+0xd0>
 80212c6:	2a0b      	cmp	r2, #11
 80212c8:	d917      	bls.n	80212fa <_malloc_r+0xc2>
 80212ca:	1961      	adds	r1, r4, r5
 80212cc:	42a3      	cmp	r3, r4
 80212ce:	6025      	str	r5, [r4, #0]
 80212d0:	bf18      	it	ne
 80212d2:	6059      	strne	r1, [r3, #4]
 80212d4:	6863      	ldr	r3, [r4, #4]
 80212d6:	bf08      	it	eq
 80212d8:	f8c8 1000 	streq.w	r1, [r8]
 80212dc:	5162      	str	r2, [r4, r5]
 80212de:	604b      	str	r3, [r1, #4]
 80212e0:	4630      	mov	r0, r6
 80212e2:	f000 f82f 	bl	8021344 <__malloc_unlock>
 80212e6:	f104 000b 	add.w	r0, r4, #11
 80212ea:	1d23      	adds	r3, r4, #4
 80212ec:	f020 0007 	bic.w	r0, r0, #7
 80212f0:	1ac2      	subs	r2, r0, r3
 80212f2:	bf1c      	itt	ne
 80212f4:	1a1b      	subne	r3, r3, r0
 80212f6:	50a3      	strne	r3, [r4, r2]
 80212f8:	e7af      	b.n	802125a <_malloc_r+0x22>
 80212fa:	6862      	ldr	r2, [r4, #4]
 80212fc:	42a3      	cmp	r3, r4
 80212fe:	bf0c      	ite	eq
 8021300:	f8c8 2000 	streq.w	r2, [r8]
 8021304:	605a      	strne	r2, [r3, #4]
 8021306:	e7eb      	b.n	80212e0 <_malloc_r+0xa8>
 8021308:	4623      	mov	r3, r4
 802130a:	6864      	ldr	r4, [r4, #4]
 802130c:	e7ae      	b.n	802126c <_malloc_r+0x34>
 802130e:	463c      	mov	r4, r7
 8021310:	687f      	ldr	r7, [r7, #4]
 8021312:	e7b6      	b.n	8021282 <_malloc_r+0x4a>
 8021314:	461a      	mov	r2, r3
 8021316:	685b      	ldr	r3, [r3, #4]
 8021318:	42a3      	cmp	r3, r4
 802131a:	d1fb      	bne.n	8021314 <_malloc_r+0xdc>
 802131c:	2300      	movs	r3, #0
 802131e:	6053      	str	r3, [r2, #4]
 8021320:	e7de      	b.n	80212e0 <_malloc_r+0xa8>
 8021322:	230c      	movs	r3, #12
 8021324:	6033      	str	r3, [r6, #0]
 8021326:	4630      	mov	r0, r6
 8021328:	f000 f80c 	bl	8021344 <__malloc_unlock>
 802132c:	e794      	b.n	8021258 <_malloc_r+0x20>
 802132e:	6005      	str	r5, [r0, #0]
 8021330:	e7d6      	b.n	80212e0 <_malloc_r+0xa8>
 8021332:	bf00      	nop
 8021334:	20028ad8 	.word	0x20028ad8

08021338 <__malloc_lock>:
 8021338:	4801      	ldr	r0, [pc, #4]	@ (8021340 <__malloc_lock+0x8>)
 802133a:	f001 b910 	b.w	802255e <__retarget_lock_acquire_recursive>
 802133e:	bf00      	nop
 8021340:	20028c1d 	.word	0x20028c1d

08021344 <__malloc_unlock>:
 8021344:	4801      	ldr	r0, [pc, #4]	@ (802134c <__malloc_unlock+0x8>)
 8021346:	f001 b90b 	b.w	8022560 <__retarget_lock_release_recursive>
 802134a:	bf00      	nop
 802134c:	20028c1d 	.word	0x20028c1d

08021350 <srand>:
 8021350:	b538      	push	{r3, r4, r5, lr}
 8021352:	4b10      	ldr	r3, [pc, #64]	@ (8021394 <srand+0x44>)
 8021354:	681d      	ldr	r5, [r3, #0]
 8021356:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8021358:	4604      	mov	r4, r0
 802135a:	b9b3      	cbnz	r3, 802138a <srand+0x3a>
 802135c:	2018      	movs	r0, #24
 802135e:	f7ff ff39 	bl	80211d4 <malloc>
 8021362:	4602      	mov	r2, r0
 8021364:	6328      	str	r0, [r5, #48]	@ 0x30
 8021366:	b920      	cbnz	r0, 8021372 <srand+0x22>
 8021368:	4b0b      	ldr	r3, [pc, #44]	@ (8021398 <srand+0x48>)
 802136a:	480c      	ldr	r0, [pc, #48]	@ (802139c <srand+0x4c>)
 802136c:	2146      	movs	r1, #70	@ 0x46
 802136e:	f001 f90f 	bl	8022590 <__assert_func>
 8021372:	490b      	ldr	r1, [pc, #44]	@ (80213a0 <srand+0x50>)
 8021374:	4b0b      	ldr	r3, [pc, #44]	@ (80213a4 <srand+0x54>)
 8021376:	e9c0 1300 	strd	r1, r3, [r0]
 802137a:	4b0b      	ldr	r3, [pc, #44]	@ (80213a8 <srand+0x58>)
 802137c:	6083      	str	r3, [r0, #8]
 802137e:	230b      	movs	r3, #11
 8021380:	8183      	strh	r3, [r0, #12]
 8021382:	2100      	movs	r1, #0
 8021384:	2001      	movs	r0, #1
 8021386:	e9c2 0104 	strd	r0, r1, [r2, #16]
 802138a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 802138c:	2200      	movs	r2, #0
 802138e:	611c      	str	r4, [r3, #16]
 8021390:	615a      	str	r2, [r3, #20]
 8021392:	bd38      	pop	{r3, r4, r5, pc}
 8021394:	2000315c 	.word	0x2000315c
 8021398:	08026d10 	.word	0x08026d10
 802139c:	08026d27 	.word	0x08026d27
 80213a0:	abcd330e 	.word	0xabcd330e
 80213a4:	e66d1234 	.word	0xe66d1234
 80213a8:	0005deec 	.word	0x0005deec

080213ac <rand>:
 80213ac:	4b16      	ldr	r3, [pc, #88]	@ (8021408 <rand+0x5c>)
 80213ae:	b510      	push	{r4, lr}
 80213b0:	681c      	ldr	r4, [r3, #0]
 80213b2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80213b4:	b9b3      	cbnz	r3, 80213e4 <rand+0x38>
 80213b6:	2018      	movs	r0, #24
 80213b8:	f7ff ff0c 	bl	80211d4 <malloc>
 80213bc:	4602      	mov	r2, r0
 80213be:	6320      	str	r0, [r4, #48]	@ 0x30
 80213c0:	b920      	cbnz	r0, 80213cc <rand+0x20>
 80213c2:	4b12      	ldr	r3, [pc, #72]	@ (802140c <rand+0x60>)
 80213c4:	4812      	ldr	r0, [pc, #72]	@ (8021410 <rand+0x64>)
 80213c6:	2152      	movs	r1, #82	@ 0x52
 80213c8:	f001 f8e2 	bl	8022590 <__assert_func>
 80213cc:	4911      	ldr	r1, [pc, #68]	@ (8021414 <rand+0x68>)
 80213ce:	4b12      	ldr	r3, [pc, #72]	@ (8021418 <rand+0x6c>)
 80213d0:	e9c0 1300 	strd	r1, r3, [r0]
 80213d4:	4b11      	ldr	r3, [pc, #68]	@ (802141c <rand+0x70>)
 80213d6:	6083      	str	r3, [r0, #8]
 80213d8:	230b      	movs	r3, #11
 80213da:	8183      	strh	r3, [r0, #12]
 80213dc:	2100      	movs	r1, #0
 80213de:	2001      	movs	r0, #1
 80213e0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80213e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80213e6:	480e      	ldr	r0, [pc, #56]	@ (8021420 <rand+0x74>)
 80213e8:	690b      	ldr	r3, [r1, #16]
 80213ea:	694c      	ldr	r4, [r1, #20]
 80213ec:	4a0d      	ldr	r2, [pc, #52]	@ (8021424 <rand+0x78>)
 80213ee:	4358      	muls	r0, r3
 80213f0:	fb02 0004 	mla	r0, r2, r4, r0
 80213f4:	fba3 3202 	umull	r3, r2, r3, r2
 80213f8:	3301      	adds	r3, #1
 80213fa:	eb40 0002 	adc.w	r0, r0, r2
 80213fe:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8021402:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8021406:	bd10      	pop	{r4, pc}
 8021408:	2000315c 	.word	0x2000315c
 802140c:	08026d10 	.word	0x08026d10
 8021410:	08026d27 	.word	0x08026d27
 8021414:	abcd330e 	.word	0xabcd330e
 8021418:	e66d1234 	.word	0xe66d1234
 802141c:	0005deec 	.word	0x0005deec
 8021420:	5851f42d 	.word	0x5851f42d
 8021424:	4c957f2d 	.word	0x4c957f2d

08021428 <realloc>:
 8021428:	4b02      	ldr	r3, [pc, #8]	@ (8021434 <realloc+0xc>)
 802142a:	460a      	mov	r2, r1
 802142c:	4601      	mov	r1, r0
 802142e:	6818      	ldr	r0, [r3, #0]
 8021430:	f000 b802 	b.w	8021438 <_realloc_r>
 8021434:	2000315c 	.word	0x2000315c

08021438 <_realloc_r>:
 8021438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802143c:	4607      	mov	r7, r0
 802143e:	4614      	mov	r4, r2
 8021440:	460d      	mov	r5, r1
 8021442:	b921      	cbnz	r1, 802144e <_realloc_r+0x16>
 8021444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8021448:	4611      	mov	r1, r2
 802144a:	f7ff bef5 	b.w	8021238 <_malloc_r>
 802144e:	b92a      	cbnz	r2, 802145c <_realloc_r+0x24>
 8021450:	f001 ff22 	bl	8023298 <_free_r>
 8021454:	4625      	mov	r5, r4
 8021456:	4628      	mov	r0, r5
 8021458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802145c:	f002 fae0 	bl	8023a20 <_malloc_usable_size_r>
 8021460:	4284      	cmp	r4, r0
 8021462:	4606      	mov	r6, r0
 8021464:	d802      	bhi.n	802146c <_realloc_r+0x34>
 8021466:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802146a:	d8f4      	bhi.n	8021456 <_realloc_r+0x1e>
 802146c:	4621      	mov	r1, r4
 802146e:	4638      	mov	r0, r7
 8021470:	f7ff fee2 	bl	8021238 <_malloc_r>
 8021474:	4680      	mov	r8, r0
 8021476:	b908      	cbnz	r0, 802147c <_realloc_r+0x44>
 8021478:	4645      	mov	r5, r8
 802147a:	e7ec      	b.n	8021456 <_realloc_r+0x1e>
 802147c:	42b4      	cmp	r4, r6
 802147e:	4622      	mov	r2, r4
 8021480:	4629      	mov	r1, r5
 8021482:	bf28      	it	cs
 8021484:	4632      	movcs	r2, r6
 8021486:	f001 f874 	bl	8022572 <memcpy>
 802148a:	4629      	mov	r1, r5
 802148c:	4638      	mov	r0, r7
 802148e:	f001 ff03 	bl	8023298 <_free_r>
 8021492:	e7f1      	b.n	8021478 <_realloc_r+0x40>

08021494 <_strtoul_l.isra.0>:
 8021494:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021498:	4e34      	ldr	r6, [pc, #208]	@ (802156c <_strtoul_l.isra.0+0xd8>)
 802149a:	4686      	mov	lr, r0
 802149c:	460d      	mov	r5, r1
 802149e:	4628      	mov	r0, r5
 80214a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80214a4:	5d37      	ldrb	r7, [r6, r4]
 80214a6:	f017 0708 	ands.w	r7, r7, #8
 80214aa:	d1f8      	bne.n	802149e <_strtoul_l.isra.0+0xa>
 80214ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80214ae:	d110      	bne.n	80214d2 <_strtoul_l.isra.0+0x3e>
 80214b0:	782c      	ldrb	r4, [r5, #0]
 80214b2:	2701      	movs	r7, #1
 80214b4:	1c85      	adds	r5, r0, #2
 80214b6:	f033 0010 	bics.w	r0, r3, #16
 80214ba:	d115      	bne.n	80214e8 <_strtoul_l.isra.0+0x54>
 80214bc:	2c30      	cmp	r4, #48	@ 0x30
 80214be:	d10d      	bne.n	80214dc <_strtoul_l.isra.0+0x48>
 80214c0:	7828      	ldrb	r0, [r5, #0]
 80214c2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80214c6:	2858      	cmp	r0, #88	@ 0x58
 80214c8:	d108      	bne.n	80214dc <_strtoul_l.isra.0+0x48>
 80214ca:	786c      	ldrb	r4, [r5, #1]
 80214cc:	3502      	adds	r5, #2
 80214ce:	2310      	movs	r3, #16
 80214d0:	e00a      	b.n	80214e8 <_strtoul_l.isra.0+0x54>
 80214d2:	2c2b      	cmp	r4, #43	@ 0x2b
 80214d4:	bf04      	itt	eq
 80214d6:	782c      	ldrbeq	r4, [r5, #0]
 80214d8:	1c85      	addeq	r5, r0, #2
 80214da:	e7ec      	b.n	80214b6 <_strtoul_l.isra.0+0x22>
 80214dc:	2b00      	cmp	r3, #0
 80214de:	d1f6      	bne.n	80214ce <_strtoul_l.isra.0+0x3a>
 80214e0:	2c30      	cmp	r4, #48	@ 0x30
 80214e2:	bf14      	ite	ne
 80214e4:	230a      	movne	r3, #10
 80214e6:	2308      	moveq	r3, #8
 80214e8:	f04f 38ff 	mov.w	r8, #4294967295
 80214ec:	2600      	movs	r6, #0
 80214ee:	fbb8 f8f3 	udiv	r8, r8, r3
 80214f2:	fb03 f908 	mul.w	r9, r3, r8
 80214f6:	ea6f 0909 	mvn.w	r9, r9
 80214fa:	4630      	mov	r0, r6
 80214fc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8021500:	f1bc 0f09 	cmp.w	ip, #9
 8021504:	d810      	bhi.n	8021528 <_strtoul_l.isra.0+0x94>
 8021506:	4664      	mov	r4, ip
 8021508:	42a3      	cmp	r3, r4
 802150a:	dd1e      	ble.n	802154a <_strtoul_l.isra.0+0xb6>
 802150c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8021510:	d007      	beq.n	8021522 <_strtoul_l.isra.0+0x8e>
 8021512:	4580      	cmp	r8, r0
 8021514:	d316      	bcc.n	8021544 <_strtoul_l.isra.0+0xb0>
 8021516:	d101      	bne.n	802151c <_strtoul_l.isra.0+0x88>
 8021518:	45a1      	cmp	r9, r4
 802151a:	db13      	blt.n	8021544 <_strtoul_l.isra.0+0xb0>
 802151c:	fb00 4003 	mla	r0, r0, r3, r4
 8021520:	2601      	movs	r6, #1
 8021522:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021526:	e7e9      	b.n	80214fc <_strtoul_l.isra.0+0x68>
 8021528:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 802152c:	f1bc 0f19 	cmp.w	ip, #25
 8021530:	d801      	bhi.n	8021536 <_strtoul_l.isra.0+0xa2>
 8021532:	3c37      	subs	r4, #55	@ 0x37
 8021534:	e7e8      	b.n	8021508 <_strtoul_l.isra.0+0x74>
 8021536:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 802153a:	f1bc 0f19 	cmp.w	ip, #25
 802153e:	d804      	bhi.n	802154a <_strtoul_l.isra.0+0xb6>
 8021540:	3c57      	subs	r4, #87	@ 0x57
 8021542:	e7e1      	b.n	8021508 <_strtoul_l.isra.0+0x74>
 8021544:	f04f 36ff 	mov.w	r6, #4294967295
 8021548:	e7eb      	b.n	8021522 <_strtoul_l.isra.0+0x8e>
 802154a:	1c73      	adds	r3, r6, #1
 802154c:	d106      	bne.n	802155c <_strtoul_l.isra.0+0xc8>
 802154e:	2322      	movs	r3, #34	@ 0x22
 8021550:	f8ce 3000 	str.w	r3, [lr]
 8021554:	4630      	mov	r0, r6
 8021556:	b932      	cbnz	r2, 8021566 <_strtoul_l.isra.0+0xd2>
 8021558:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802155c:	b107      	cbz	r7, 8021560 <_strtoul_l.isra.0+0xcc>
 802155e:	4240      	negs	r0, r0
 8021560:	2a00      	cmp	r2, #0
 8021562:	d0f9      	beq.n	8021558 <_strtoul_l.isra.0+0xc4>
 8021564:	b106      	cbz	r6, 8021568 <_strtoul_l.isra.0+0xd4>
 8021566:	1e69      	subs	r1, r5, #1
 8021568:	6011      	str	r1, [r2, #0]
 802156a:	e7f5      	b.n	8021558 <_strtoul_l.isra.0+0xc4>
 802156c:	08026eda 	.word	0x08026eda

08021570 <strtoul>:
 8021570:	4613      	mov	r3, r2
 8021572:	460a      	mov	r2, r1
 8021574:	4601      	mov	r1, r0
 8021576:	4802      	ldr	r0, [pc, #8]	@ (8021580 <strtoul+0x10>)
 8021578:	6800      	ldr	r0, [r0, #0]
 802157a:	f7ff bf8b 	b.w	8021494 <_strtoul_l.isra.0>
 802157e:	bf00      	nop
 8021580:	2000315c 	.word	0x2000315c

08021584 <__cvt>:
 8021584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8021588:	ec57 6b10 	vmov	r6, r7, d0
 802158c:	2f00      	cmp	r7, #0
 802158e:	460c      	mov	r4, r1
 8021590:	4619      	mov	r1, r3
 8021592:	463b      	mov	r3, r7
 8021594:	bfbb      	ittet	lt
 8021596:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 802159a:	461f      	movlt	r7, r3
 802159c:	2300      	movge	r3, #0
 802159e:	232d      	movlt	r3, #45	@ 0x2d
 80215a0:	700b      	strb	r3, [r1, #0]
 80215a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80215a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80215a8:	4691      	mov	r9, r2
 80215aa:	f023 0820 	bic.w	r8, r3, #32
 80215ae:	bfbc      	itt	lt
 80215b0:	4632      	movlt	r2, r6
 80215b2:	4616      	movlt	r6, r2
 80215b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80215b8:	d005      	beq.n	80215c6 <__cvt+0x42>
 80215ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80215be:	d100      	bne.n	80215c2 <__cvt+0x3e>
 80215c0:	3401      	adds	r4, #1
 80215c2:	2102      	movs	r1, #2
 80215c4:	e000      	b.n	80215c8 <__cvt+0x44>
 80215c6:	2103      	movs	r1, #3
 80215c8:	ab03      	add	r3, sp, #12
 80215ca:	9301      	str	r3, [sp, #4]
 80215cc:	ab02      	add	r3, sp, #8
 80215ce:	9300      	str	r3, [sp, #0]
 80215d0:	ec47 6b10 	vmov	d0, r6, r7
 80215d4:	4653      	mov	r3, sl
 80215d6:	4622      	mov	r2, r4
 80215d8:	f001 f882 	bl	80226e0 <_dtoa_r>
 80215dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80215e0:	4605      	mov	r5, r0
 80215e2:	d119      	bne.n	8021618 <__cvt+0x94>
 80215e4:	f019 0f01 	tst.w	r9, #1
 80215e8:	d00e      	beq.n	8021608 <__cvt+0x84>
 80215ea:	eb00 0904 	add.w	r9, r0, r4
 80215ee:	2200      	movs	r2, #0
 80215f0:	2300      	movs	r3, #0
 80215f2:	4630      	mov	r0, r6
 80215f4:	4639      	mov	r1, r7
 80215f6:	f7df fa97 	bl	8000b28 <__aeabi_dcmpeq>
 80215fa:	b108      	cbz	r0, 8021600 <__cvt+0x7c>
 80215fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8021600:	2230      	movs	r2, #48	@ 0x30
 8021602:	9b03      	ldr	r3, [sp, #12]
 8021604:	454b      	cmp	r3, r9
 8021606:	d31e      	bcc.n	8021646 <__cvt+0xc2>
 8021608:	9b03      	ldr	r3, [sp, #12]
 802160a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802160c:	1b5b      	subs	r3, r3, r5
 802160e:	4628      	mov	r0, r5
 8021610:	6013      	str	r3, [r2, #0]
 8021612:	b004      	add	sp, #16
 8021614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021618:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 802161c:	eb00 0904 	add.w	r9, r0, r4
 8021620:	d1e5      	bne.n	80215ee <__cvt+0x6a>
 8021622:	7803      	ldrb	r3, [r0, #0]
 8021624:	2b30      	cmp	r3, #48	@ 0x30
 8021626:	d10a      	bne.n	802163e <__cvt+0xba>
 8021628:	2200      	movs	r2, #0
 802162a:	2300      	movs	r3, #0
 802162c:	4630      	mov	r0, r6
 802162e:	4639      	mov	r1, r7
 8021630:	f7df fa7a 	bl	8000b28 <__aeabi_dcmpeq>
 8021634:	b918      	cbnz	r0, 802163e <__cvt+0xba>
 8021636:	f1c4 0401 	rsb	r4, r4, #1
 802163a:	f8ca 4000 	str.w	r4, [sl]
 802163e:	f8da 3000 	ldr.w	r3, [sl]
 8021642:	4499      	add	r9, r3
 8021644:	e7d3      	b.n	80215ee <__cvt+0x6a>
 8021646:	1c59      	adds	r1, r3, #1
 8021648:	9103      	str	r1, [sp, #12]
 802164a:	701a      	strb	r2, [r3, #0]
 802164c:	e7d9      	b.n	8021602 <__cvt+0x7e>

0802164e <__exponent>:
 802164e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021650:	2900      	cmp	r1, #0
 8021652:	bfba      	itte	lt
 8021654:	4249      	neglt	r1, r1
 8021656:	232d      	movlt	r3, #45	@ 0x2d
 8021658:	232b      	movge	r3, #43	@ 0x2b
 802165a:	2909      	cmp	r1, #9
 802165c:	7002      	strb	r2, [r0, #0]
 802165e:	7043      	strb	r3, [r0, #1]
 8021660:	dd29      	ble.n	80216b6 <__exponent+0x68>
 8021662:	f10d 0307 	add.w	r3, sp, #7
 8021666:	461d      	mov	r5, r3
 8021668:	270a      	movs	r7, #10
 802166a:	461a      	mov	r2, r3
 802166c:	fbb1 f6f7 	udiv	r6, r1, r7
 8021670:	fb07 1416 	mls	r4, r7, r6, r1
 8021674:	3430      	adds	r4, #48	@ 0x30
 8021676:	f802 4c01 	strb.w	r4, [r2, #-1]
 802167a:	460c      	mov	r4, r1
 802167c:	2c63      	cmp	r4, #99	@ 0x63
 802167e:	f103 33ff 	add.w	r3, r3, #4294967295
 8021682:	4631      	mov	r1, r6
 8021684:	dcf1      	bgt.n	802166a <__exponent+0x1c>
 8021686:	3130      	adds	r1, #48	@ 0x30
 8021688:	1e94      	subs	r4, r2, #2
 802168a:	f803 1c01 	strb.w	r1, [r3, #-1]
 802168e:	1c41      	adds	r1, r0, #1
 8021690:	4623      	mov	r3, r4
 8021692:	42ab      	cmp	r3, r5
 8021694:	d30a      	bcc.n	80216ac <__exponent+0x5e>
 8021696:	f10d 0309 	add.w	r3, sp, #9
 802169a:	1a9b      	subs	r3, r3, r2
 802169c:	42ac      	cmp	r4, r5
 802169e:	bf88      	it	hi
 80216a0:	2300      	movhi	r3, #0
 80216a2:	3302      	adds	r3, #2
 80216a4:	4403      	add	r3, r0
 80216a6:	1a18      	subs	r0, r3, r0
 80216a8:	b003      	add	sp, #12
 80216aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80216ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 80216b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80216b4:	e7ed      	b.n	8021692 <__exponent+0x44>
 80216b6:	2330      	movs	r3, #48	@ 0x30
 80216b8:	3130      	adds	r1, #48	@ 0x30
 80216ba:	7083      	strb	r3, [r0, #2]
 80216bc:	70c1      	strb	r1, [r0, #3]
 80216be:	1d03      	adds	r3, r0, #4
 80216c0:	e7f1      	b.n	80216a6 <__exponent+0x58>
	...

080216c4 <_printf_float>:
 80216c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80216c8:	b08d      	sub	sp, #52	@ 0x34
 80216ca:	460c      	mov	r4, r1
 80216cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80216d0:	4616      	mov	r6, r2
 80216d2:	461f      	mov	r7, r3
 80216d4:	4605      	mov	r5, r0
 80216d6:	f000 febd 	bl	8022454 <_localeconv_r>
 80216da:	6803      	ldr	r3, [r0, #0]
 80216dc:	9304      	str	r3, [sp, #16]
 80216de:	4618      	mov	r0, r3
 80216e0:	f7de fdf6 	bl	80002d0 <strlen>
 80216e4:	2300      	movs	r3, #0
 80216e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80216e8:	f8d8 3000 	ldr.w	r3, [r8]
 80216ec:	9005      	str	r0, [sp, #20]
 80216ee:	3307      	adds	r3, #7
 80216f0:	f023 0307 	bic.w	r3, r3, #7
 80216f4:	f103 0208 	add.w	r2, r3, #8
 80216f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80216fc:	f8d4 b000 	ldr.w	fp, [r4]
 8021700:	f8c8 2000 	str.w	r2, [r8]
 8021704:	e9d3 8900 	ldrd	r8, r9, [r3]
 8021708:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 802170c:	9307      	str	r3, [sp, #28]
 802170e:	f8cd 8018 	str.w	r8, [sp, #24]
 8021712:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8021716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802171a:	4b9c      	ldr	r3, [pc, #624]	@ (802198c <_printf_float+0x2c8>)
 802171c:	f04f 32ff 	mov.w	r2, #4294967295
 8021720:	f7df fa34 	bl	8000b8c <__aeabi_dcmpun>
 8021724:	bb70      	cbnz	r0, 8021784 <_printf_float+0xc0>
 8021726:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802172a:	4b98      	ldr	r3, [pc, #608]	@ (802198c <_printf_float+0x2c8>)
 802172c:	f04f 32ff 	mov.w	r2, #4294967295
 8021730:	f7df fa0e 	bl	8000b50 <__aeabi_dcmple>
 8021734:	bb30      	cbnz	r0, 8021784 <_printf_float+0xc0>
 8021736:	2200      	movs	r2, #0
 8021738:	2300      	movs	r3, #0
 802173a:	4640      	mov	r0, r8
 802173c:	4649      	mov	r1, r9
 802173e:	f7df f9fd 	bl	8000b3c <__aeabi_dcmplt>
 8021742:	b110      	cbz	r0, 802174a <_printf_float+0x86>
 8021744:	232d      	movs	r3, #45	@ 0x2d
 8021746:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802174a:	4a91      	ldr	r2, [pc, #580]	@ (8021990 <_printf_float+0x2cc>)
 802174c:	4b91      	ldr	r3, [pc, #580]	@ (8021994 <_printf_float+0x2d0>)
 802174e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8021752:	bf8c      	ite	hi
 8021754:	4690      	movhi	r8, r2
 8021756:	4698      	movls	r8, r3
 8021758:	2303      	movs	r3, #3
 802175a:	6123      	str	r3, [r4, #16]
 802175c:	f02b 0304 	bic.w	r3, fp, #4
 8021760:	6023      	str	r3, [r4, #0]
 8021762:	f04f 0900 	mov.w	r9, #0
 8021766:	9700      	str	r7, [sp, #0]
 8021768:	4633      	mov	r3, r6
 802176a:	aa0b      	add	r2, sp, #44	@ 0x2c
 802176c:	4621      	mov	r1, r4
 802176e:	4628      	mov	r0, r5
 8021770:	f000 f9d2 	bl	8021b18 <_printf_common>
 8021774:	3001      	adds	r0, #1
 8021776:	f040 808d 	bne.w	8021894 <_printf_float+0x1d0>
 802177a:	f04f 30ff 	mov.w	r0, #4294967295
 802177e:	b00d      	add	sp, #52	@ 0x34
 8021780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021784:	4642      	mov	r2, r8
 8021786:	464b      	mov	r3, r9
 8021788:	4640      	mov	r0, r8
 802178a:	4649      	mov	r1, r9
 802178c:	f7df f9fe 	bl	8000b8c <__aeabi_dcmpun>
 8021790:	b140      	cbz	r0, 80217a4 <_printf_float+0xe0>
 8021792:	464b      	mov	r3, r9
 8021794:	2b00      	cmp	r3, #0
 8021796:	bfbc      	itt	lt
 8021798:	232d      	movlt	r3, #45	@ 0x2d
 802179a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 802179e:	4a7e      	ldr	r2, [pc, #504]	@ (8021998 <_printf_float+0x2d4>)
 80217a0:	4b7e      	ldr	r3, [pc, #504]	@ (802199c <_printf_float+0x2d8>)
 80217a2:	e7d4      	b.n	802174e <_printf_float+0x8a>
 80217a4:	6863      	ldr	r3, [r4, #4]
 80217a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80217aa:	9206      	str	r2, [sp, #24]
 80217ac:	1c5a      	adds	r2, r3, #1
 80217ae:	d13b      	bne.n	8021828 <_printf_float+0x164>
 80217b0:	2306      	movs	r3, #6
 80217b2:	6063      	str	r3, [r4, #4]
 80217b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80217b8:	2300      	movs	r3, #0
 80217ba:	6022      	str	r2, [r4, #0]
 80217bc:	9303      	str	r3, [sp, #12]
 80217be:	ab0a      	add	r3, sp, #40	@ 0x28
 80217c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80217c4:	ab09      	add	r3, sp, #36	@ 0x24
 80217c6:	9300      	str	r3, [sp, #0]
 80217c8:	6861      	ldr	r1, [r4, #4]
 80217ca:	ec49 8b10 	vmov	d0, r8, r9
 80217ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80217d2:	4628      	mov	r0, r5
 80217d4:	f7ff fed6 	bl	8021584 <__cvt>
 80217d8:	9b06      	ldr	r3, [sp, #24]
 80217da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80217dc:	2b47      	cmp	r3, #71	@ 0x47
 80217de:	4680      	mov	r8, r0
 80217e0:	d129      	bne.n	8021836 <_printf_float+0x172>
 80217e2:	1cc8      	adds	r0, r1, #3
 80217e4:	db02      	blt.n	80217ec <_printf_float+0x128>
 80217e6:	6863      	ldr	r3, [r4, #4]
 80217e8:	4299      	cmp	r1, r3
 80217ea:	dd41      	ble.n	8021870 <_printf_float+0x1ac>
 80217ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80217f0:	fa5f fa8a 	uxtb.w	sl, sl
 80217f4:	3901      	subs	r1, #1
 80217f6:	4652      	mov	r2, sl
 80217f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80217fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80217fe:	f7ff ff26 	bl	802164e <__exponent>
 8021802:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8021804:	1813      	adds	r3, r2, r0
 8021806:	2a01      	cmp	r2, #1
 8021808:	4681      	mov	r9, r0
 802180a:	6123      	str	r3, [r4, #16]
 802180c:	dc02      	bgt.n	8021814 <_printf_float+0x150>
 802180e:	6822      	ldr	r2, [r4, #0]
 8021810:	07d2      	lsls	r2, r2, #31
 8021812:	d501      	bpl.n	8021818 <_printf_float+0x154>
 8021814:	3301      	adds	r3, #1
 8021816:	6123      	str	r3, [r4, #16]
 8021818:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 802181c:	2b00      	cmp	r3, #0
 802181e:	d0a2      	beq.n	8021766 <_printf_float+0xa2>
 8021820:	232d      	movs	r3, #45	@ 0x2d
 8021822:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021826:	e79e      	b.n	8021766 <_printf_float+0xa2>
 8021828:	9a06      	ldr	r2, [sp, #24]
 802182a:	2a47      	cmp	r2, #71	@ 0x47
 802182c:	d1c2      	bne.n	80217b4 <_printf_float+0xf0>
 802182e:	2b00      	cmp	r3, #0
 8021830:	d1c0      	bne.n	80217b4 <_printf_float+0xf0>
 8021832:	2301      	movs	r3, #1
 8021834:	e7bd      	b.n	80217b2 <_printf_float+0xee>
 8021836:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 802183a:	d9db      	bls.n	80217f4 <_printf_float+0x130>
 802183c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8021840:	d118      	bne.n	8021874 <_printf_float+0x1b0>
 8021842:	2900      	cmp	r1, #0
 8021844:	6863      	ldr	r3, [r4, #4]
 8021846:	dd0b      	ble.n	8021860 <_printf_float+0x19c>
 8021848:	6121      	str	r1, [r4, #16]
 802184a:	b913      	cbnz	r3, 8021852 <_printf_float+0x18e>
 802184c:	6822      	ldr	r2, [r4, #0]
 802184e:	07d0      	lsls	r0, r2, #31
 8021850:	d502      	bpl.n	8021858 <_printf_float+0x194>
 8021852:	3301      	adds	r3, #1
 8021854:	440b      	add	r3, r1
 8021856:	6123      	str	r3, [r4, #16]
 8021858:	65a1      	str	r1, [r4, #88]	@ 0x58
 802185a:	f04f 0900 	mov.w	r9, #0
 802185e:	e7db      	b.n	8021818 <_printf_float+0x154>
 8021860:	b913      	cbnz	r3, 8021868 <_printf_float+0x1a4>
 8021862:	6822      	ldr	r2, [r4, #0]
 8021864:	07d2      	lsls	r2, r2, #31
 8021866:	d501      	bpl.n	802186c <_printf_float+0x1a8>
 8021868:	3302      	adds	r3, #2
 802186a:	e7f4      	b.n	8021856 <_printf_float+0x192>
 802186c:	2301      	movs	r3, #1
 802186e:	e7f2      	b.n	8021856 <_printf_float+0x192>
 8021870:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8021874:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021876:	4299      	cmp	r1, r3
 8021878:	db05      	blt.n	8021886 <_printf_float+0x1c2>
 802187a:	6823      	ldr	r3, [r4, #0]
 802187c:	6121      	str	r1, [r4, #16]
 802187e:	07d8      	lsls	r0, r3, #31
 8021880:	d5ea      	bpl.n	8021858 <_printf_float+0x194>
 8021882:	1c4b      	adds	r3, r1, #1
 8021884:	e7e7      	b.n	8021856 <_printf_float+0x192>
 8021886:	2900      	cmp	r1, #0
 8021888:	bfd4      	ite	le
 802188a:	f1c1 0202 	rsble	r2, r1, #2
 802188e:	2201      	movgt	r2, #1
 8021890:	4413      	add	r3, r2
 8021892:	e7e0      	b.n	8021856 <_printf_float+0x192>
 8021894:	6823      	ldr	r3, [r4, #0]
 8021896:	055a      	lsls	r2, r3, #21
 8021898:	d407      	bmi.n	80218aa <_printf_float+0x1e6>
 802189a:	6923      	ldr	r3, [r4, #16]
 802189c:	4642      	mov	r2, r8
 802189e:	4631      	mov	r1, r6
 80218a0:	4628      	mov	r0, r5
 80218a2:	47b8      	blx	r7
 80218a4:	3001      	adds	r0, #1
 80218a6:	d12b      	bne.n	8021900 <_printf_float+0x23c>
 80218a8:	e767      	b.n	802177a <_printf_float+0xb6>
 80218aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80218ae:	f240 80dd 	bls.w	8021a6c <_printf_float+0x3a8>
 80218b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80218b6:	2200      	movs	r2, #0
 80218b8:	2300      	movs	r3, #0
 80218ba:	f7df f935 	bl	8000b28 <__aeabi_dcmpeq>
 80218be:	2800      	cmp	r0, #0
 80218c0:	d033      	beq.n	802192a <_printf_float+0x266>
 80218c2:	4a37      	ldr	r2, [pc, #220]	@ (80219a0 <_printf_float+0x2dc>)
 80218c4:	2301      	movs	r3, #1
 80218c6:	4631      	mov	r1, r6
 80218c8:	4628      	mov	r0, r5
 80218ca:	47b8      	blx	r7
 80218cc:	3001      	adds	r0, #1
 80218ce:	f43f af54 	beq.w	802177a <_printf_float+0xb6>
 80218d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80218d6:	4543      	cmp	r3, r8
 80218d8:	db02      	blt.n	80218e0 <_printf_float+0x21c>
 80218da:	6823      	ldr	r3, [r4, #0]
 80218dc:	07d8      	lsls	r0, r3, #31
 80218de:	d50f      	bpl.n	8021900 <_printf_float+0x23c>
 80218e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80218e4:	4631      	mov	r1, r6
 80218e6:	4628      	mov	r0, r5
 80218e8:	47b8      	blx	r7
 80218ea:	3001      	adds	r0, #1
 80218ec:	f43f af45 	beq.w	802177a <_printf_float+0xb6>
 80218f0:	f04f 0900 	mov.w	r9, #0
 80218f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80218f8:	f104 0a1a 	add.w	sl, r4, #26
 80218fc:	45c8      	cmp	r8, r9
 80218fe:	dc09      	bgt.n	8021914 <_printf_float+0x250>
 8021900:	6823      	ldr	r3, [r4, #0]
 8021902:	079b      	lsls	r3, r3, #30
 8021904:	f100 8103 	bmi.w	8021b0e <_printf_float+0x44a>
 8021908:	68e0      	ldr	r0, [r4, #12]
 802190a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802190c:	4298      	cmp	r0, r3
 802190e:	bfb8      	it	lt
 8021910:	4618      	movlt	r0, r3
 8021912:	e734      	b.n	802177e <_printf_float+0xba>
 8021914:	2301      	movs	r3, #1
 8021916:	4652      	mov	r2, sl
 8021918:	4631      	mov	r1, r6
 802191a:	4628      	mov	r0, r5
 802191c:	47b8      	blx	r7
 802191e:	3001      	adds	r0, #1
 8021920:	f43f af2b 	beq.w	802177a <_printf_float+0xb6>
 8021924:	f109 0901 	add.w	r9, r9, #1
 8021928:	e7e8      	b.n	80218fc <_printf_float+0x238>
 802192a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802192c:	2b00      	cmp	r3, #0
 802192e:	dc39      	bgt.n	80219a4 <_printf_float+0x2e0>
 8021930:	4a1b      	ldr	r2, [pc, #108]	@ (80219a0 <_printf_float+0x2dc>)
 8021932:	2301      	movs	r3, #1
 8021934:	4631      	mov	r1, r6
 8021936:	4628      	mov	r0, r5
 8021938:	47b8      	blx	r7
 802193a:	3001      	adds	r0, #1
 802193c:	f43f af1d 	beq.w	802177a <_printf_float+0xb6>
 8021940:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8021944:	ea59 0303 	orrs.w	r3, r9, r3
 8021948:	d102      	bne.n	8021950 <_printf_float+0x28c>
 802194a:	6823      	ldr	r3, [r4, #0]
 802194c:	07d9      	lsls	r1, r3, #31
 802194e:	d5d7      	bpl.n	8021900 <_printf_float+0x23c>
 8021950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021954:	4631      	mov	r1, r6
 8021956:	4628      	mov	r0, r5
 8021958:	47b8      	blx	r7
 802195a:	3001      	adds	r0, #1
 802195c:	f43f af0d 	beq.w	802177a <_printf_float+0xb6>
 8021960:	f04f 0a00 	mov.w	sl, #0
 8021964:	f104 0b1a 	add.w	fp, r4, #26
 8021968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802196a:	425b      	negs	r3, r3
 802196c:	4553      	cmp	r3, sl
 802196e:	dc01      	bgt.n	8021974 <_printf_float+0x2b0>
 8021970:	464b      	mov	r3, r9
 8021972:	e793      	b.n	802189c <_printf_float+0x1d8>
 8021974:	2301      	movs	r3, #1
 8021976:	465a      	mov	r2, fp
 8021978:	4631      	mov	r1, r6
 802197a:	4628      	mov	r0, r5
 802197c:	47b8      	blx	r7
 802197e:	3001      	adds	r0, #1
 8021980:	f43f aefb 	beq.w	802177a <_printf_float+0xb6>
 8021984:	f10a 0a01 	add.w	sl, sl, #1
 8021988:	e7ee      	b.n	8021968 <_printf_float+0x2a4>
 802198a:	bf00      	nop
 802198c:	7fefffff 	.word	0x7fefffff
 8021990:	08026d83 	.word	0x08026d83
 8021994:	08026d7f 	.word	0x08026d7f
 8021998:	08026d8b 	.word	0x08026d8b
 802199c:	08026d87 	.word	0x08026d87
 80219a0:	08026d8f 	.word	0x08026d8f
 80219a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80219a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80219aa:	4553      	cmp	r3, sl
 80219ac:	bfa8      	it	ge
 80219ae:	4653      	movge	r3, sl
 80219b0:	2b00      	cmp	r3, #0
 80219b2:	4699      	mov	r9, r3
 80219b4:	dc36      	bgt.n	8021a24 <_printf_float+0x360>
 80219b6:	f04f 0b00 	mov.w	fp, #0
 80219ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80219be:	f104 021a 	add.w	r2, r4, #26
 80219c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80219c4:	9306      	str	r3, [sp, #24]
 80219c6:	eba3 0309 	sub.w	r3, r3, r9
 80219ca:	455b      	cmp	r3, fp
 80219cc:	dc31      	bgt.n	8021a32 <_printf_float+0x36e>
 80219ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80219d0:	459a      	cmp	sl, r3
 80219d2:	dc3a      	bgt.n	8021a4a <_printf_float+0x386>
 80219d4:	6823      	ldr	r3, [r4, #0]
 80219d6:	07da      	lsls	r2, r3, #31
 80219d8:	d437      	bmi.n	8021a4a <_printf_float+0x386>
 80219da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80219dc:	ebaa 0903 	sub.w	r9, sl, r3
 80219e0:	9b06      	ldr	r3, [sp, #24]
 80219e2:	ebaa 0303 	sub.w	r3, sl, r3
 80219e6:	4599      	cmp	r9, r3
 80219e8:	bfa8      	it	ge
 80219ea:	4699      	movge	r9, r3
 80219ec:	f1b9 0f00 	cmp.w	r9, #0
 80219f0:	dc33      	bgt.n	8021a5a <_printf_float+0x396>
 80219f2:	f04f 0800 	mov.w	r8, #0
 80219f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80219fa:	f104 0b1a 	add.w	fp, r4, #26
 80219fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021a00:	ebaa 0303 	sub.w	r3, sl, r3
 8021a04:	eba3 0309 	sub.w	r3, r3, r9
 8021a08:	4543      	cmp	r3, r8
 8021a0a:	f77f af79 	ble.w	8021900 <_printf_float+0x23c>
 8021a0e:	2301      	movs	r3, #1
 8021a10:	465a      	mov	r2, fp
 8021a12:	4631      	mov	r1, r6
 8021a14:	4628      	mov	r0, r5
 8021a16:	47b8      	blx	r7
 8021a18:	3001      	adds	r0, #1
 8021a1a:	f43f aeae 	beq.w	802177a <_printf_float+0xb6>
 8021a1e:	f108 0801 	add.w	r8, r8, #1
 8021a22:	e7ec      	b.n	80219fe <_printf_float+0x33a>
 8021a24:	4642      	mov	r2, r8
 8021a26:	4631      	mov	r1, r6
 8021a28:	4628      	mov	r0, r5
 8021a2a:	47b8      	blx	r7
 8021a2c:	3001      	adds	r0, #1
 8021a2e:	d1c2      	bne.n	80219b6 <_printf_float+0x2f2>
 8021a30:	e6a3      	b.n	802177a <_printf_float+0xb6>
 8021a32:	2301      	movs	r3, #1
 8021a34:	4631      	mov	r1, r6
 8021a36:	4628      	mov	r0, r5
 8021a38:	9206      	str	r2, [sp, #24]
 8021a3a:	47b8      	blx	r7
 8021a3c:	3001      	adds	r0, #1
 8021a3e:	f43f ae9c 	beq.w	802177a <_printf_float+0xb6>
 8021a42:	9a06      	ldr	r2, [sp, #24]
 8021a44:	f10b 0b01 	add.w	fp, fp, #1
 8021a48:	e7bb      	b.n	80219c2 <_printf_float+0x2fe>
 8021a4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021a4e:	4631      	mov	r1, r6
 8021a50:	4628      	mov	r0, r5
 8021a52:	47b8      	blx	r7
 8021a54:	3001      	adds	r0, #1
 8021a56:	d1c0      	bne.n	80219da <_printf_float+0x316>
 8021a58:	e68f      	b.n	802177a <_printf_float+0xb6>
 8021a5a:	9a06      	ldr	r2, [sp, #24]
 8021a5c:	464b      	mov	r3, r9
 8021a5e:	4442      	add	r2, r8
 8021a60:	4631      	mov	r1, r6
 8021a62:	4628      	mov	r0, r5
 8021a64:	47b8      	blx	r7
 8021a66:	3001      	adds	r0, #1
 8021a68:	d1c3      	bne.n	80219f2 <_printf_float+0x32e>
 8021a6a:	e686      	b.n	802177a <_printf_float+0xb6>
 8021a6c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8021a70:	f1ba 0f01 	cmp.w	sl, #1
 8021a74:	dc01      	bgt.n	8021a7a <_printf_float+0x3b6>
 8021a76:	07db      	lsls	r3, r3, #31
 8021a78:	d536      	bpl.n	8021ae8 <_printf_float+0x424>
 8021a7a:	2301      	movs	r3, #1
 8021a7c:	4642      	mov	r2, r8
 8021a7e:	4631      	mov	r1, r6
 8021a80:	4628      	mov	r0, r5
 8021a82:	47b8      	blx	r7
 8021a84:	3001      	adds	r0, #1
 8021a86:	f43f ae78 	beq.w	802177a <_printf_float+0xb6>
 8021a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021a8e:	4631      	mov	r1, r6
 8021a90:	4628      	mov	r0, r5
 8021a92:	47b8      	blx	r7
 8021a94:	3001      	adds	r0, #1
 8021a96:	f43f ae70 	beq.w	802177a <_printf_float+0xb6>
 8021a9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8021a9e:	2200      	movs	r2, #0
 8021aa0:	2300      	movs	r3, #0
 8021aa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8021aa6:	f7df f83f 	bl	8000b28 <__aeabi_dcmpeq>
 8021aaa:	b9c0      	cbnz	r0, 8021ade <_printf_float+0x41a>
 8021aac:	4653      	mov	r3, sl
 8021aae:	f108 0201 	add.w	r2, r8, #1
 8021ab2:	4631      	mov	r1, r6
 8021ab4:	4628      	mov	r0, r5
 8021ab6:	47b8      	blx	r7
 8021ab8:	3001      	adds	r0, #1
 8021aba:	d10c      	bne.n	8021ad6 <_printf_float+0x412>
 8021abc:	e65d      	b.n	802177a <_printf_float+0xb6>
 8021abe:	2301      	movs	r3, #1
 8021ac0:	465a      	mov	r2, fp
 8021ac2:	4631      	mov	r1, r6
 8021ac4:	4628      	mov	r0, r5
 8021ac6:	47b8      	blx	r7
 8021ac8:	3001      	adds	r0, #1
 8021aca:	f43f ae56 	beq.w	802177a <_printf_float+0xb6>
 8021ace:	f108 0801 	add.w	r8, r8, #1
 8021ad2:	45d0      	cmp	r8, sl
 8021ad4:	dbf3      	blt.n	8021abe <_printf_float+0x3fa>
 8021ad6:	464b      	mov	r3, r9
 8021ad8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8021adc:	e6df      	b.n	802189e <_printf_float+0x1da>
 8021ade:	f04f 0800 	mov.w	r8, #0
 8021ae2:	f104 0b1a 	add.w	fp, r4, #26
 8021ae6:	e7f4      	b.n	8021ad2 <_printf_float+0x40e>
 8021ae8:	2301      	movs	r3, #1
 8021aea:	4642      	mov	r2, r8
 8021aec:	e7e1      	b.n	8021ab2 <_printf_float+0x3ee>
 8021aee:	2301      	movs	r3, #1
 8021af0:	464a      	mov	r2, r9
 8021af2:	4631      	mov	r1, r6
 8021af4:	4628      	mov	r0, r5
 8021af6:	47b8      	blx	r7
 8021af8:	3001      	adds	r0, #1
 8021afa:	f43f ae3e 	beq.w	802177a <_printf_float+0xb6>
 8021afe:	f108 0801 	add.w	r8, r8, #1
 8021b02:	68e3      	ldr	r3, [r4, #12]
 8021b04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8021b06:	1a5b      	subs	r3, r3, r1
 8021b08:	4543      	cmp	r3, r8
 8021b0a:	dcf0      	bgt.n	8021aee <_printf_float+0x42a>
 8021b0c:	e6fc      	b.n	8021908 <_printf_float+0x244>
 8021b0e:	f04f 0800 	mov.w	r8, #0
 8021b12:	f104 0919 	add.w	r9, r4, #25
 8021b16:	e7f4      	b.n	8021b02 <_printf_float+0x43e>

08021b18 <_printf_common>:
 8021b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021b1c:	4616      	mov	r6, r2
 8021b1e:	4698      	mov	r8, r3
 8021b20:	688a      	ldr	r2, [r1, #8]
 8021b22:	690b      	ldr	r3, [r1, #16]
 8021b24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8021b28:	4293      	cmp	r3, r2
 8021b2a:	bfb8      	it	lt
 8021b2c:	4613      	movlt	r3, r2
 8021b2e:	6033      	str	r3, [r6, #0]
 8021b30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8021b34:	4607      	mov	r7, r0
 8021b36:	460c      	mov	r4, r1
 8021b38:	b10a      	cbz	r2, 8021b3e <_printf_common+0x26>
 8021b3a:	3301      	adds	r3, #1
 8021b3c:	6033      	str	r3, [r6, #0]
 8021b3e:	6823      	ldr	r3, [r4, #0]
 8021b40:	0699      	lsls	r1, r3, #26
 8021b42:	bf42      	ittt	mi
 8021b44:	6833      	ldrmi	r3, [r6, #0]
 8021b46:	3302      	addmi	r3, #2
 8021b48:	6033      	strmi	r3, [r6, #0]
 8021b4a:	6825      	ldr	r5, [r4, #0]
 8021b4c:	f015 0506 	ands.w	r5, r5, #6
 8021b50:	d106      	bne.n	8021b60 <_printf_common+0x48>
 8021b52:	f104 0a19 	add.w	sl, r4, #25
 8021b56:	68e3      	ldr	r3, [r4, #12]
 8021b58:	6832      	ldr	r2, [r6, #0]
 8021b5a:	1a9b      	subs	r3, r3, r2
 8021b5c:	42ab      	cmp	r3, r5
 8021b5e:	dc26      	bgt.n	8021bae <_printf_common+0x96>
 8021b60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8021b64:	6822      	ldr	r2, [r4, #0]
 8021b66:	3b00      	subs	r3, #0
 8021b68:	bf18      	it	ne
 8021b6a:	2301      	movne	r3, #1
 8021b6c:	0692      	lsls	r2, r2, #26
 8021b6e:	d42b      	bmi.n	8021bc8 <_printf_common+0xb0>
 8021b70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8021b74:	4641      	mov	r1, r8
 8021b76:	4638      	mov	r0, r7
 8021b78:	47c8      	blx	r9
 8021b7a:	3001      	adds	r0, #1
 8021b7c:	d01e      	beq.n	8021bbc <_printf_common+0xa4>
 8021b7e:	6823      	ldr	r3, [r4, #0]
 8021b80:	6922      	ldr	r2, [r4, #16]
 8021b82:	f003 0306 	and.w	r3, r3, #6
 8021b86:	2b04      	cmp	r3, #4
 8021b88:	bf02      	ittt	eq
 8021b8a:	68e5      	ldreq	r5, [r4, #12]
 8021b8c:	6833      	ldreq	r3, [r6, #0]
 8021b8e:	1aed      	subeq	r5, r5, r3
 8021b90:	68a3      	ldr	r3, [r4, #8]
 8021b92:	bf0c      	ite	eq
 8021b94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8021b98:	2500      	movne	r5, #0
 8021b9a:	4293      	cmp	r3, r2
 8021b9c:	bfc4      	itt	gt
 8021b9e:	1a9b      	subgt	r3, r3, r2
 8021ba0:	18ed      	addgt	r5, r5, r3
 8021ba2:	2600      	movs	r6, #0
 8021ba4:	341a      	adds	r4, #26
 8021ba6:	42b5      	cmp	r5, r6
 8021ba8:	d11a      	bne.n	8021be0 <_printf_common+0xc8>
 8021baa:	2000      	movs	r0, #0
 8021bac:	e008      	b.n	8021bc0 <_printf_common+0xa8>
 8021bae:	2301      	movs	r3, #1
 8021bb0:	4652      	mov	r2, sl
 8021bb2:	4641      	mov	r1, r8
 8021bb4:	4638      	mov	r0, r7
 8021bb6:	47c8      	blx	r9
 8021bb8:	3001      	adds	r0, #1
 8021bba:	d103      	bne.n	8021bc4 <_printf_common+0xac>
 8021bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8021bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021bc4:	3501      	adds	r5, #1
 8021bc6:	e7c6      	b.n	8021b56 <_printf_common+0x3e>
 8021bc8:	18e1      	adds	r1, r4, r3
 8021bca:	1c5a      	adds	r2, r3, #1
 8021bcc:	2030      	movs	r0, #48	@ 0x30
 8021bce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8021bd2:	4422      	add	r2, r4
 8021bd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8021bd8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8021bdc:	3302      	adds	r3, #2
 8021bde:	e7c7      	b.n	8021b70 <_printf_common+0x58>
 8021be0:	2301      	movs	r3, #1
 8021be2:	4622      	mov	r2, r4
 8021be4:	4641      	mov	r1, r8
 8021be6:	4638      	mov	r0, r7
 8021be8:	47c8      	blx	r9
 8021bea:	3001      	adds	r0, #1
 8021bec:	d0e6      	beq.n	8021bbc <_printf_common+0xa4>
 8021bee:	3601      	adds	r6, #1
 8021bf0:	e7d9      	b.n	8021ba6 <_printf_common+0x8e>
	...

08021bf4 <_printf_i>:
 8021bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8021bf8:	7e0f      	ldrb	r7, [r1, #24]
 8021bfa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8021bfc:	2f78      	cmp	r7, #120	@ 0x78
 8021bfe:	4691      	mov	r9, r2
 8021c00:	4680      	mov	r8, r0
 8021c02:	460c      	mov	r4, r1
 8021c04:	469a      	mov	sl, r3
 8021c06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8021c0a:	d807      	bhi.n	8021c1c <_printf_i+0x28>
 8021c0c:	2f62      	cmp	r7, #98	@ 0x62
 8021c0e:	d80a      	bhi.n	8021c26 <_printf_i+0x32>
 8021c10:	2f00      	cmp	r7, #0
 8021c12:	f000 80d1 	beq.w	8021db8 <_printf_i+0x1c4>
 8021c16:	2f58      	cmp	r7, #88	@ 0x58
 8021c18:	f000 80b8 	beq.w	8021d8c <_printf_i+0x198>
 8021c1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021c20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8021c24:	e03a      	b.n	8021c9c <_printf_i+0xa8>
 8021c26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8021c2a:	2b15      	cmp	r3, #21
 8021c2c:	d8f6      	bhi.n	8021c1c <_printf_i+0x28>
 8021c2e:	a101      	add	r1, pc, #4	@ (adr r1, 8021c34 <_printf_i+0x40>)
 8021c30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8021c34:	08021c8d 	.word	0x08021c8d
 8021c38:	08021ca1 	.word	0x08021ca1
 8021c3c:	08021c1d 	.word	0x08021c1d
 8021c40:	08021c1d 	.word	0x08021c1d
 8021c44:	08021c1d 	.word	0x08021c1d
 8021c48:	08021c1d 	.word	0x08021c1d
 8021c4c:	08021ca1 	.word	0x08021ca1
 8021c50:	08021c1d 	.word	0x08021c1d
 8021c54:	08021c1d 	.word	0x08021c1d
 8021c58:	08021c1d 	.word	0x08021c1d
 8021c5c:	08021c1d 	.word	0x08021c1d
 8021c60:	08021d9f 	.word	0x08021d9f
 8021c64:	08021ccb 	.word	0x08021ccb
 8021c68:	08021d59 	.word	0x08021d59
 8021c6c:	08021c1d 	.word	0x08021c1d
 8021c70:	08021c1d 	.word	0x08021c1d
 8021c74:	08021dc1 	.word	0x08021dc1
 8021c78:	08021c1d 	.word	0x08021c1d
 8021c7c:	08021ccb 	.word	0x08021ccb
 8021c80:	08021c1d 	.word	0x08021c1d
 8021c84:	08021c1d 	.word	0x08021c1d
 8021c88:	08021d61 	.word	0x08021d61
 8021c8c:	6833      	ldr	r3, [r6, #0]
 8021c8e:	1d1a      	adds	r2, r3, #4
 8021c90:	681b      	ldr	r3, [r3, #0]
 8021c92:	6032      	str	r2, [r6, #0]
 8021c94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021c98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8021c9c:	2301      	movs	r3, #1
 8021c9e:	e09c      	b.n	8021dda <_printf_i+0x1e6>
 8021ca0:	6833      	ldr	r3, [r6, #0]
 8021ca2:	6820      	ldr	r0, [r4, #0]
 8021ca4:	1d19      	adds	r1, r3, #4
 8021ca6:	6031      	str	r1, [r6, #0]
 8021ca8:	0606      	lsls	r6, r0, #24
 8021caa:	d501      	bpl.n	8021cb0 <_printf_i+0xbc>
 8021cac:	681d      	ldr	r5, [r3, #0]
 8021cae:	e003      	b.n	8021cb8 <_printf_i+0xc4>
 8021cb0:	0645      	lsls	r5, r0, #25
 8021cb2:	d5fb      	bpl.n	8021cac <_printf_i+0xb8>
 8021cb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8021cb8:	2d00      	cmp	r5, #0
 8021cba:	da03      	bge.n	8021cc4 <_printf_i+0xd0>
 8021cbc:	232d      	movs	r3, #45	@ 0x2d
 8021cbe:	426d      	negs	r5, r5
 8021cc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021cc4:	4858      	ldr	r0, [pc, #352]	@ (8021e28 <_printf_i+0x234>)
 8021cc6:	230a      	movs	r3, #10
 8021cc8:	e011      	b.n	8021cee <_printf_i+0xfa>
 8021cca:	6821      	ldr	r1, [r4, #0]
 8021ccc:	6833      	ldr	r3, [r6, #0]
 8021cce:	0608      	lsls	r0, r1, #24
 8021cd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8021cd4:	d402      	bmi.n	8021cdc <_printf_i+0xe8>
 8021cd6:	0649      	lsls	r1, r1, #25
 8021cd8:	bf48      	it	mi
 8021cda:	b2ad      	uxthmi	r5, r5
 8021cdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8021cde:	4852      	ldr	r0, [pc, #328]	@ (8021e28 <_printf_i+0x234>)
 8021ce0:	6033      	str	r3, [r6, #0]
 8021ce2:	bf14      	ite	ne
 8021ce4:	230a      	movne	r3, #10
 8021ce6:	2308      	moveq	r3, #8
 8021ce8:	2100      	movs	r1, #0
 8021cea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8021cee:	6866      	ldr	r6, [r4, #4]
 8021cf0:	60a6      	str	r6, [r4, #8]
 8021cf2:	2e00      	cmp	r6, #0
 8021cf4:	db05      	blt.n	8021d02 <_printf_i+0x10e>
 8021cf6:	6821      	ldr	r1, [r4, #0]
 8021cf8:	432e      	orrs	r6, r5
 8021cfa:	f021 0104 	bic.w	r1, r1, #4
 8021cfe:	6021      	str	r1, [r4, #0]
 8021d00:	d04b      	beq.n	8021d9a <_printf_i+0x1a6>
 8021d02:	4616      	mov	r6, r2
 8021d04:	fbb5 f1f3 	udiv	r1, r5, r3
 8021d08:	fb03 5711 	mls	r7, r3, r1, r5
 8021d0c:	5dc7      	ldrb	r7, [r0, r7]
 8021d0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8021d12:	462f      	mov	r7, r5
 8021d14:	42bb      	cmp	r3, r7
 8021d16:	460d      	mov	r5, r1
 8021d18:	d9f4      	bls.n	8021d04 <_printf_i+0x110>
 8021d1a:	2b08      	cmp	r3, #8
 8021d1c:	d10b      	bne.n	8021d36 <_printf_i+0x142>
 8021d1e:	6823      	ldr	r3, [r4, #0]
 8021d20:	07df      	lsls	r7, r3, #31
 8021d22:	d508      	bpl.n	8021d36 <_printf_i+0x142>
 8021d24:	6923      	ldr	r3, [r4, #16]
 8021d26:	6861      	ldr	r1, [r4, #4]
 8021d28:	4299      	cmp	r1, r3
 8021d2a:	bfde      	ittt	le
 8021d2c:	2330      	movle	r3, #48	@ 0x30
 8021d2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8021d32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8021d36:	1b92      	subs	r2, r2, r6
 8021d38:	6122      	str	r2, [r4, #16]
 8021d3a:	f8cd a000 	str.w	sl, [sp]
 8021d3e:	464b      	mov	r3, r9
 8021d40:	aa03      	add	r2, sp, #12
 8021d42:	4621      	mov	r1, r4
 8021d44:	4640      	mov	r0, r8
 8021d46:	f7ff fee7 	bl	8021b18 <_printf_common>
 8021d4a:	3001      	adds	r0, #1
 8021d4c:	d14a      	bne.n	8021de4 <_printf_i+0x1f0>
 8021d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8021d52:	b004      	add	sp, #16
 8021d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021d58:	6823      	ldr	r3, [r4, #0]
 8021d5a:	f043 0320 	orr.w	r3, r3, #32
 8021d5e:	6023      	str	r3, [r4, #0]
 8021d60:	4832      	ldr	r0, [pc, #200]	@ (8021e2c <_printf_i+0x238>)
 8021d62:	2778      	movs	r7, #120	@ 0x78
 8021d64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8021d68:	6823      	ldr	r3, [r4, #0]
 8021d6a:	6831      	ldr	r1, [r6, #0]
 8021d6c:	061f      	lsls	r7, r3, #24
 8021d6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8021d72:	d402      	bmi.n	8021d7a <_printf_i+0x186>
 8021d74:	065f      	lsls	r7, r3, #25
 8021d76:	bf48      	it	mi
 8021d78:	b2ad      	uxthmi	r5, r5
 8021d7a:	6031      	str	r1, [r6, #0]
 8021d7c:	07d9      	lsls	r1, r3, #31
 8021d7e:	bf44      	itt	mi
 8021d80:	f043 0320 	orrmi.w	r3, r3, #32
 8021d84:	6023      	strmi	r3, [r4, #0]
 8021d86:	b11d      	cbz	r5, 8021d90 <_printf_i+0x19c>
 8021d88:	2310      	movs	r3, #16
 8021d8a:	e7ad      	b.n	8021ce8 <_printf_i+0xf4>
 8021d8c:	4826      	ldr	r0, [pc, #152]	@ (8021e28 <_printf_i+0x234>)
 8021d8e:	e7e9      	b.n	8021d64 <_printf_i+0x170>
 8021d90:	6823      	ldr	r3, [r4, #0]
 8021d92:	f023 0320 	bic.w	r3, r3, #32
 8021d96:	6023      	str	r3, [r4, #0]
 8021d98:	e7f6      	b.n	8021d88 <_printf_i+0x194>
 8021d9a:	4616      	mov	r6, r2
 8021d9c:	e7bd      	b.n	8021d1a <_printf_i+0x126>
 8021d9e:	6833      	ldr	r3, [r6, #0]
 8021da0:	6825      	ldr	r5, [r4, #0]
 8021da2:	6961      	ldr	r1, [r4, #20]
 8021da4:	1d18      	adds	r0, r3, #4
 8021da6:	6030      	str	r0, [r6, #0]
 8021da8:	062e      	lsls	r6, r5, #24
 8021daa:	681b      	ldr	r3, [r3, #0]
 8021dac:	d501      	bpl.n	8021db2 <_printf_i+0x1be>
 8021dae:	6019      	str	r1, [r3, #0]
 8021db0:	e002      	b.n	8021db8 <_printf_i+0x1c4>
 8021db2:	0668      	lsls	r0, r5, #25
 8021db4:	d5fb      	bpl.n	8021dae <_printf_i+0x1ba>
 8021db6:	8019      	strh	r1, [r3, #0]
 8021db8:	2300      	movs	r3, #0
 8021dba:	6123      	str	r3, [r4, #16]
 8021dbc:	4616      	mov	r6, r2
 8021dbe:	e7bc      	b.n	8021d3a <_printf_i+0x146>
 8021dc0:	6833      	ldr	r3, [r6, #0]
 8021dc2:	1d1a      	adds	r2, r3, #4
 8021dc4:	6032      	str	r2, [r6, #0]
 8021dc6:	681e      	ldr	r6, [r3, #0]
 8021dc8:	6862      	ldr	r2, [r4, #4]
 8021dca:	2100      	movs	r1, #0
 8021dcc:	4630      	mov	r0, r6
 8021dce:	f7de fa2f 	bl	8000230 <memchr>
 8021dd2:	b108      	cbz	r0, 8021dd8 <_printf_i+0x1e4>
 8021dd4:	1b80      	subs	r0, r0, r6
 8021dd6:	6060      	str	r0, [r4, #4]
 8021dd8:	6863      	ldr	r3, [r4, #4]
 8021dda:	6123      	str	r3, [r4, #16]
 8021ddc:	2300      	movs	r3, #0
 8021dde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021de2:	e7aa      	b.n	8021d3a <_printf_i+0x146>
 8021de4:	6923      	ldr	r3, [r4, #16]
 8021de6:	4632      	mov	r2, r6
 8021de8:	4649      	mov	r1, r9
 8021dea:	4640      	mov	r0, r8
 8021dec:	47d0      	blx	sl
 8021dee:	3001      	adds	r0, #1
 8021df0:	d0ad      	beq.n	8021d4e <_printf_i+0x15a>
 8021df2:	6823      	ldr	r3, [r4, #0]
 8021df4:	079b      	lsls	r3, r3, #30
 8021df6:	d413      	bmi.n	8021e20 <_printf_i+0x22c>
 8021df8:	68e0      	ldr	r0, [r4, #12]
 8021dfa:	9b03      	ldr	r3, [sp, #12]
 8021dfc:	4298      	cmp	r0, r3
 8021dfe:	bfb8      	it	lt
 8021e00:	4618      	movlt	r0, r3
 8021e02:	e7a6      	b.n	8021d52 <_printf_i+0x15e>
 8021e04:	2301      	movs	r3, #1
 8021e06:	4632      	mov	r2, r6
 8021e08:	4649      	mov	r1, r9
 8021e0a:	4640      	mov	r0, r8
 8021e0c:	47d0      	blx	sl
 8021e0e:	3001      	adds	r0, #1
 8021e10:	d09d      	beq.n	8021d4e <_printf_i+0x15a>
 8021e12:	3501      	adds	r5, #1
 8021e14:	68e3      	ldr	r3, [r4, #12]
 8021e16:	9903      	ldr	r1, [sp, #12]
 8021e18:	1a5b      	subs	r3, r3, r1
 8021e1a:	42ab      	cmp	r3, r5
 8021e1c:	dcf2      	bgt.n	8021e04 <_printf_i+0x210>
 8021e1e:	e7eb      	b.n	8021df8 <_printf_i+0x204>
 8021e20:	2500      	movs	r5, #0
 8021e22:	f104 0619 	add.w	r6, r4, #25
 8021e26:	e7f5      	b.n	8021e14 <_printf_i+0x220>
 8021e28:	08026d91 	.word	0x08026d91
 8021e2c:	08026da2 	.word	0x08026da2

08021e30 <std>:
 8021e30:	2300      	movs	r3, #0
 8021e32:	b510      	push	{r4, lr}
 8021e34:	4604      	mov	r4, r0
 8021e36:	e9c0 3300 	strd	r3, r3, [r0]
 8021e3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8021e3e:	6083      	str	r3, [r0, #8]
 8021e40:	8181      	strh	r1, [r0, #12]
 8021e42:	6643      	str	r3, [r0, #100]	@ 0x64
 8021e44:	81c2      	strh	r2, [r0, #14]
 8021e46:	6183      	str	r3, [r0, #24]
 8021e48:	4619      	mov	r1, r3
 8021e4a:	2208      	movs	r2, #8
 8021e4c:	305c      	adds	r0, #92	@ 0x5c
 8021e4e:	f000 fab1 	bl	80223b4 <memset>
 8021e52:	4b0d      	ldr	r3, [pc, #52]	@ (8021e88 <std+0x58>)
 8021e54:	6263      	str	r3, [r4, #36]	@ 0x24
 8021e56:	4b0d      	ldr	r3, [pc, #52]	@ (8021e8c <std+0x5c>)
 8021e58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8021e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8021e90 <std+0x60>)
 8021e5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8021e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8021e94 <std+0x64>)
 8021e60:	6323      	str	r3, [r4, #48]	@ 0x30
 8021e62:	4b0d      	ldr	r3, [pc, #52]	@ (8021e98 <std+0x68>)
 8021e64:	6224      	str	r4, [r4, #32]
 8021e66:	429c      	cmp	r4, r3
 8021e68:	d006      	beq.n	8021e78 <std+0x48>
 8021e6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8021e6e:	4294      	cmp	r4, r2
 8021e70:	d002      	beq.n	8021e78 <std+0x48>
 8021e72:	33d0      	adds	r3, #208	@ 0xd0
 8021e74:	429c      	cmp	r4, r3
 8021e76:	d105      	bne.n	8021e84 <std+0x54>
 8021e78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8021e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021e80:	f000 bb6c 	b.w	802255c <__retarget_lock_init_recursive>
 8021e84:	bd10      	pop	{r4, pc}
 8021e86:	bf00      	nop
 8021e88:	080220f9 	.word	0x080220f9
 8021e8c:	0802211b 	.word	0x0802211b
 8021e90:	08022153 	.word	0x08022153
 8021e94:	08022177 	.word	0x08022177
 8021e98:	20028adc 	.word	0x20028adc

08021e9c <stdio_exit_handler>:
 8021e9c:	4a02      	ldr	r2, [pc, #8]	@ (8021ea8 <stdio_exit_handler+0xc>)
 8021e9e:	4903      	ldr	r1, [pc, #12]	@ (8021eac <stdio_exit_handler+0x10>)
 8021ea0:	4803      	ldr	r0, [pc, #12]	@ (8021eb0 <stdio_exit_handler+0x14>)
 8021ea2:	f000 b869 	b.w	8021f78 <_fwalk_sglue>
 8021ea6:	bf00      	nop
 8021ea8:	20003150 	.word	0x20003150
 8021eac:	0802406d 	.word	0x0802406d
 8021eb0:	20003160 	.word	0x20003160

08021eb4 <cleanup_stdio>:
 8021eb4:	6841      	ldr	r1, [r0, #4]
 8021eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8021ee8 <cleanup_stdio+0x34>)
 8021eb8:	4299      	cmp	r1, r3
 8021eba:	b510      	push	{r4, lr}
 8021ebc:	4604      	mov	r4, r0
 8021ebe:	d001      	beq.n	8021ec4 <cleanup_stdio+0x10>
 8021ec0:	f002 f8d4 	bl	802406c <_fflush_r>
 8021ec4:	68a1      	ldr	r1, [r4, #8]
 8021ec6:	4b09      	ldr	r3, [pc, #36]	@ (8021eec <cleanup_stdio+0x38>)
 8021ec8:	4299      	cmp	r1, r3
 8021eca:	d002      	beq.n	8021ed2 <cleanup_stdio+0x1e>
 8021ecc:	4620      	mov	r0, r4
 8021ece:	f002 f8cd 	bl	802406c <_fflush_r>
 8021ed2:	68e1      	ldr	r1, [r4, #12]
 8021ed4:	4b06      	ldr	r3, [pc, #24]	@ (8021ef0 <cleanup_stdio+0x3c>)
 8021ed6:	4299      	cmp	r1, r3
 8021ed8:	d004      	beq.n	8021ee4 <cleanup_stdio+0x30>
 8021eda:	4620      	mov	r0, r4
 8021edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021ee0:	f002 b8c4 	b.w	802406c <_fflush_r>
 8021ee4:	bd10      	pop	{r4, pc}
 8021ee6:	bf00      	nop
 8021ee8:	20028adc 	.word	0x20028adc
 8021eec:	20028b44 	.word	0x20028b44
 8021ef0:	20028bac 	.word	0x20028bac

08021ef4 <global_stdio_init.part.0>:
 8021ef4:	b510      	push	{r4, lr}
 8021ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8021f24 <global_stdio_init.part.0+0x30>)
 8021ef8:	4c0b      	ldr	r4, [pc, #44]	@ (8021f28 <global_stdio_init.part.0+0x34>)
 8021efa:	4a0c      	ldr	r2, [pc, #48]	@ (8021f2c <global_stdio_init.part.0+0x38>)
 8021efc:	601a      	str	r2, [r3, #0]
 8021efe:	4620      	mov	r0, r4
 8021f00:	2200      	movs	r2, #0
 8021f02:	2104      	movs	r1, #4
 8021f04:	f7ff ff94 	bl	8021e30 <std>
 8021f08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8021f0c:	2201      	movs	r2, #1
 8021f0e:	2109      	movs	r1, #9
 8021f10:	f7ff ff8e 	bl	8021e30 <std>
 8021f14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8021f18:	2202      	movs	r2, #2
 8021f1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021f1e:	2112      	movs	r1, #18
 8021f20:	f7ff bf86 	b.w	8021e30 <std>
 8021f24:	20028c14 	.word	0x20028c14
 8021f28:	20028adc 	.word	0x20028adc
 8021f2c:	08021e9d 	.word	0x08021e9d

08021f30 <__sfp_lock_acquire>:
 8021f30:	4801      	ldr	r0, [pc, #4]	@ (8021f38 <__sfp_lock_acquire+0x8>)
 8021f32:	f000 bb14 	b.w	802255e <__retarget_lock_acquire_recursive>
 8021f36:	bf00      	nop
 8021f38:	20028c1e 	.word	0x20028c1e

08021f3c <__sfp_lock_release>:
 8021f3c:	4801      	ldr	r0, [pc, #4]	@ (8021f44 <__sfp_lock_release+0x8>)
 8021f3e:	f000 bb0f 	b.w	8022560 <__retarget_lock_release_recursive>
 8021f42:	bf00      	nop
 8021f44:	20028c1e 	.word	0x20028c1e

08021f48 <__sinit>:
 8021f48:	b510      	push	{r4, lr}
 8021f4a:	4604      	mov	r4, r0
 8021f4c:	f7ff fff0 	bl	8021f30 <__sfp_lock_acquire>
 8021f50:	6a23      	ldr	r3, [r4, #32]
 8021f52:	b11b      	cbz	r3, 8021f5c <__sinit+0x14>
 8021f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021f58:	f7ff bff0 	b.w	8021f3c <__sfp_lock_release>
 8021f5c:	4b04      	ldr	r3, [pc, #16]	@ (8021f70 <__sinit+0x28>)
 8021f5e:	6223      	str	r3, [r4, #32]
 8021f60:	4b04      	ldr	r3, [pc, #16]	@ (8021f74 <__sinit+0x2c>)
 8021f62:	681b      	ldr	r3, [r3, #0]
 8021f64:	2b00      	cmp	r3, #0
 8021f66:	d1f5      	bne.n	8021f54 <__sinit+0xc>
 8021f68:	f7ff ffc4 	bl	8021ef4 <global_stdio_init.part.0>
 8021f6c:	e7f2      	b.n	8021f54 <__sinit+0xc>
 8021f6e:	bf00      	nop
 8021f70:	08021eb5 	.word	0x08021eb5
 8021f74:	20028c14 	.word	0x20028c14

08021f78 <_fwalk_sglue>:
 8021f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021f7c:	4607      	mov	r7, r0
 8021f7e:	4688      	mov	r8, r1
 8021f80:	4614      	mov	r4, r2
 8021f82:	2600      	movs	r6, #0
 8021f84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8021f88:	f1b9 0901 	subs.w	r9, r9, #1
 8021f8c:	d505      	bpl.n	8021f9a <_fwalk_sglue+0x22>
 8021f8e:	6824      	ldr	r4, [r4, #0]
 8021f90:	2c00      	cmp	r4, #0
 8021f92:	d1f7      	bne.n	8021f84 <_fwalk_sglue+0xc>
 8021f94:	4630      	mov	r0, r6
 8021f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021f9a:	89ab      	ldrh	r3, [r5, #12]
 8021f9c:	2b01      	cmp	r3, #1
 8021f9e:	d907      	bls.n	8021fb0 <_fwalk_sglue+0x38>
 8021fa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8021fa4:	3301      	adds	r3, #1
 8021fa6:	d003      	beq.n	8021fb0 <_fwalk_sglue+0x38>
 8021fa8:	4629      	mov	r1, r5
 8021faa:	4638      	mov	r0, r7
 8021fac:	47c0      	blx	r8
 8021fae:	4306      	orrs	r6, r0
 8021fb0:	3568      	adds	r5, #104	@ 0x68
 8021fb2:	e7e9      	b.n	8021f88 <_fwalk_sglue+0x10>

08021fb4 <_fwrite_r>:
 8021fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021fb8:	9c08      	ldr	r4, [sp, #32]
 8021fba:	468a      	mov	sl, r1
 8021fbc:	4690      	mov	r8, r2
 8021fbe:	fb02 f903 	mul.w	r9, r2, r3
 8021fc2:	4606      	mov	r6, r0
 8021fc4:	b118      	cbz	r0, 8021fce <_fwrite_r+0x1a>
 8021fc6:	6a03      	ldr	r3, [r0, #32]
 8021fc8:	b90b      	cbnz	r3, 8021fce <_fwrite_r+0x1a>
 8021fca:	f7ff ffbd 	bl	8021f48 <__sinit>
 8021fce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021fd0:	07dd      	lsls	r5, r3, #31
 8021fd2:	d405      	bmi.n	8021fe0 <_fwrite_r+0x2c>
 8021fd4:	89a3      	ldrh	r3, [r4, #12]
 8021fd6:	0598      	lsls	r0, r3, #22
 8021fd8:	d402      	bmi.n	8021fe0 <_fwrite_r+0x2c>
 8021fda:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021fdc:	f000 fabf 	bl	802255e <__retarget_lock_acquire_recursive>
 8021fe0:	89a3      	ldrh	r3, [r4, #12]
 8021fe2:	0719      	lsls	r1, r3, #28
 8021fe4:	d516      	bpl.n	8022014 <_fwrite_r+0x60>
 8021fe6:	6923      	ldr	r3, [r4, #16]
 8021fe8:	b1a3      	cbz	r3, 8022014 <_fwrite_r+0x60>
 8021fea:	2500      	movs	r5, #0
 8021fec:	454d      	cmp	r5, r9
 8021fee:	d01f      	beq.n	8022030 <_fwrite_r+0x7c>
 8021ff0:	68a7      	ldr	r7, [r4, #8]
 8021ff2:	f81a 1005 	ldrb.w	r1, [sl, r5]
 8021ff6:	3f01      	subs	r7, #1
 8021ff8:	2f00      	cmp	r7, #0
 8021ffa:	60a7      	str	r7, [r4, #8]
 8021ffc:	da04      	bge.n	8022008 <_fwrite_r+0x54>
 8021ffe:	69a3      	ldr	r3, [r4, #24]
 8022000:	429f      	cmp	r7, r3
 8022002:	db0f      	blt.n	8022024 <_fwrite_r+0x70>
 8022004:	290a      	cmp	r1, #10
 8022006:	d00d      	beq.n	8022024 <_fwrite_r+0x70>
 8022008:	6823      	ldr	r3, [r4, #0]
 802200a:	1c5a      	adds	r2, r3, #1
 802200c:	6022      	str	r2, [r4, #0]
 802200e:	7019      	strb	r1, [r3, #0]
 8022010:	3501      	adds	r5, #1
 8022012:	e7eb      	b.n	8021fec <_fwrite_r+0x38>
 8022014:	4621      	mov	r1, r4
 8022016:	4630      	mov	r0, r6
 8022018:	f000 f94c 	bl	80222b4 <__swsetup_r>
 802201c:	2800      	cmp	r0, #0
 802201e:	d0e4      	beq.n	8021fea <_fwrite_r+0x36>
 8022020:	2500      	movs	r5, #0
 8022022:	e005      	b.n	8022030 <_fwrite_r+0x7c>
 8022024:	4622      	mov	r2, r4
 8022026:	4630      	mov	r0, r6
 8022028:	f000 f906 	bl	8022238 <__swbuf_r>
 802202c:	3001      	adds	r0, #1
 802202e:	d1ef      	bne.n	8022010 <_fwrite_r+0x5c>
 8022030:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8022032:	07da      	lsls	r2, r3, #31
 8022034:	d405      	bmi.n	8022042 <_fwrite_r+0x8e>
 8022036:	89a3      	ldrh	r3, [r4, #12]
 8022038:	059b      	lsls	r3, r3, #22
 802203a:	d402      	bmi.n	8022042 <_fwrite_r+0x8e>
 802203c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802203e:	f000 fa8f 	bl	8022560 <__retarget_lock_release_recursive>
 8022042:	fbb5 f0f8 	udiv	r0, r5, r8
 8022046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0802204c <fwrite>:
 802204c:	b507      	push	{r0, r1, r2, lr}
 802204e:	9300      	str	r3, [sp, #0]
 8022050:	4613      	mov	r3, r2
 8022052:	460a      	mov	r2, r1
 8022054:	4601      	mov	r1, r0
 8022056:	4803      	ldr	r0, [pc, #12]	@ (8022064 <fwrite+0x18>)
 8022058:	6800      	ldr	r0, [r0, #0]
 802205a:	f7ff ffab 	bl	8021fb4 <_fwrite_r>
 802205e:	b003      	add	sp, #12
 8022060:	f85d fb04 	ldr.w	pc, [sp], #4
 8022064:	2000315c 	.word	0x2000315c

08022068 <iprintf>:
 8022068:	b40f      	push	{r0, r1, r2, r3}
 802206a:	b507      	push	{r0, r1, r2, lr}
 802206c:	4906      	ldr	r1, [pc, #24]	@ (8022088 <iprintf+0x20>)
 802206e:	ab04      	add	r3, sp, #16
 8022070:	6808      	ldr	r0, [r1, #0]
 8022072:	f853 2b04 	ldr.w	r2, [r3], #4
 8022076:	6881      	ldr	r1, [r0, #8]
 8022078:	9301      	str	r3, [sp, #4]
 802207a:	f001 fe5b 	bl	8023d34 <_vfiprintf_r>
 802207e:	b003      	add	sp, #12
 8022080:	f85d eb04 	ldr.w	lr, [sp], #4
 8022084:	b004      	add	sp, #16
 8022086:	4770      	bx	lr
 8022088:	2000315c 	.word	0x2000315c

0802208c <sniprintf>:
 802208c:	b40c      	push	{r2, r3}
 802208e:	b530      	push	{r4, r5, lr}
 8022090:	4b18      	ldr	r3, [pc, #96]	@ (80220f4 <sniprintf+0x68>)
 8022092:	1e0c      	subs	r4, r1, #0
 8022094:	681d      	ldr	r5, [r3, #0]
 8022096:	b09d      	sub	sp, #116	@ 0x74
 8022098:	da08      	bge.n	80220ac <sniprintf+0x20>
 802209a:	238b      	movs	r3, #139	@ 0x8b
 802209c:	602b      	str	r3, [r5, #0]
 802209e:	f04f 30ff 	mov.w	r0, #4294967295
 80220a2:	b01d      	add	sp, #116	@ 0x74
 80220a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80220a8:	b002      	add	sp, #8
 80220aa:	4770      	bx	lr
 80220ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80220b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80220b4:	f04f 0300 	mov.w	r3, #0
 80220b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80220ba:	bf14      	ite	ne
 80220bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80220c0:	4623      	moveq	r3, r4
 80220c2:	9304      	str	r3, [sp, #16]
 80220c4:	9307      	str	r3, [sp, #28]
 80220c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80220ca:	9002      	str	r0, [sp, #8]
 80220cc:	9006      	str	r0, [sp, #24]
 80220ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 80220d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80220d4:	ab21      	add	r3, sp, #132	@ 0x84
 80220d6:	a902      	add	r1, sp, #8
 80220d8:	4628      	mov	r0, r5
 80220da:	9301      	str	r3, [sp, #4]
 80220dc:	f001 fd04 	bl	8023ae8 <_svfiprintf_r>
 80220e0:	1c43      	adds	r3, r0, #1
 80220e2:	bfbc      	itt	lt
 80220e4:	238b      	movlt	r3, #139	@ 0x8b
 80220e6:	602b      	strlt	r3, [r5, #0]
 80220e8:	2c00      	cmp	r4, #0
 80220ea:	d0da      	beq.n	80220a2 <sniprintf+0x16>
 80220ec:	9b02      	ldr	r3, [sp, #8]
 80220ee:	2200      	movs	r2, #0
 80220f0:	701a      	strb	r2, [r3, #0]
 80220f2:	e7d6      	b.n	80220a2 <sniprintf+0x16>
 80220f4:	2000315c 	.word	0x2000315c

080220f8 <__sread>:
 80220f8:	b510      	push	{r4, lr}
 80220fa:	460c      	mov	r4, r1
 80220fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022100:	f000 f9ce 	bl	80224a0 <_read_r>
 8022104:	2800      	cmp	r0, #0
 8022106:	bfab      	itete	ge
 8022108:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802210a:	89a3      	ldrhlt	r3, [r4, #12]
 802210c:	181b      	addge	r3, r3, r0
 802210e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8022112:	bfac      	ite	ge
 8022114:	6563      	strge	r3, [r4, #84]	@ 0x54
 8022116:	81a3      	strhlt	r3, [r4, #12]
 8022118:	bd10      	pop	{r4, pc}

0802211a <__swrite>:
 802211a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802211e:	461f      	mov	r7, r3
 8022120:	898b      	ldrh	r3, [r1, #12]
 8022122:	05db      	lsls	r3, r3, #23
 8022124:	4605      	mov	r5, r0
 8022126:	460c      	mov	r4, r1
 8022128:	4616      	mov	r6, r2
 802212a:	d505      	bpl.n	8022138 <__swrite+0x1e>
 802212c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022130:	2302      	movs	r3, #2
 8022132:	2200      	movs	r2, #0
 8022134:	f000 f9a2 	bl	802247c <_lseek_r>
 8022138:	89a3      	ldrh	r3, [r4, #12]
 802213a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802213e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8022142:	81a3      	strh	r3, [r4, #12]
 8022144:	4632      	mov	r2, r6
 8022146:	463b      	mov	r3, r7
 8022148:	4628      	mov	r0, r5
 802214a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802214e:	f000 b9c9 	b.w	80224e4 <_write_r>

08022152 <__sseek>:
 8022152:	b510      	push	{r4, lr}
 8022154:	460c      	mov	r4, r1
 8022156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802215a:	f000 f98f 	bl	802247c <_lseek_r>
 802215e:	1c43      	adds	r3, r0, #1
 8022160:	89a3      	ldrh	r3, [r4, #12]
 8022162:	bf15      	itete	ne
 8022164:	6560      	strne	r0, [r4, #84]	@ 0x54
 8022166:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 802216a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 802216e:	81a3      	strheq	r3, [r4, #12]
 8022170:	bf18      	it	ne
 8022172:	81a3      	strhne	r3, [r4, #12]
 8022174:	bd10      	pop	{r4, pc}

08022176 <__sclose>:
 8022176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802217a:	f000 b96f 	b.w	802245c <_close_r>

0802217e <_vsniprintf_r>:
 802217e:	b530      	push	{r4, r5, lr}
 8022180:	4614      	mov	r4, r2
 8022182:	2c00      	cmp	r4, #0
 8022184:	b09b      	sub	sp, #108	@ 0x6c
 8022186:	4605      	mov	r5, r0
 8022188:	461a      	mov	r2, r3
 802218a:	da05      	bge.n	8022198 <_vsniprintf_r+0x1a>
 802218c:	238b      	movs	r3, #139	@ 0x8b
 802218e:	6003      	str	r3, [r0, #0]
 8022190:	f04f 30ff 	mov.w	r0, #4294967295
 8022194:	b01b      	add	sp, #108	@ 0x6c
 8022196:	bd30      	pop	{r4, r5, pc}
 8022198:	f44f 7302 	mov.w	r3, #520	@ 0x208
 802219c:	f8ad 300c 	strh.w	r3, [sp, #12]
 80221a0:	f04f 0300 	mov.w	r3, #0
 80221a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80221a6:	bf14      	ite	ne
 80221a8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80221ac:	4623      	moveq	r3, r4
 80221ae:	9302      	str	r3, [sp, #8]
 80221b0:	9305      	str	r3, [sp, #20]
 80221b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80221b6:	9100      	str	r1, [sp, #0]
 80221b8:	9104      	str	r1, [sp, #16]
 80221ba:	f8ad 300e 	strh.w	r3, [sp, #14]
 80221be:	4669      	mov	r1, sp
 80221c0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80221c2:	f001 fc91 	bl	8023ae8 <_svfiprintf_r>
 80221c6:	1c43      	adds	r3, r0, #1
 80221c8:	bfbc      	itt	lt
 80221ca:	238b      	movlt	r3, #139	@ 0x8b
 80221cc:	602b      	strlt	r3, [r5, #0]
 80221ce:	2c00      	cmp	r4, #0
 80221d0:	d0e0      	beq.n	8022194 <_vsniprintf_r+0x16>
 80221d2:	9b00      	ldr	r3, [sp, #0]
 80221d4:	2200      	movs	r2, #0
 80221d6:	701a      	strb	r2, [r3, #0]
 80221d8:	e7dc      	b.n	8022194 <_vsniprintf_r+0x16>
	...

080221dc <vsniprintf>:
 80221dc:	b507      	push	{r0, r1, r2, lr}
 80221de:	9300      	str	r3, [sp, #0]
 80221e0:	4613      	mov	r3, r2
 80221e2:	460a      	mov	r2, r1
 80221e4:	4601      	mov	r1, r0
 80221e6:	4803      	ldr	r0, [pc, #12]	@ (80221f4 <vsniprintf+0x18>)
 80221e8:	6800      	ldr	r0, [r0, #0]
 80221ea:	f7ff ffc8 	bl	802217e <_vsniprintf_r>
 80221ee:	b003      	add	sp, #12
 80221f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80221f4:	2000315c 	.word	0x2000315c

080221f8 <_vsiprintf_r>:
 80221f8:	b510      	push	{r4, lr}
 80221fa:	b09a      	sub	sp, #104	@ 0x68
 80221fc:	2400      	movs	r4, #0
 80221fe:	9100      	str	r1, [sp, #0]
 8022200:	9104      	str	r1, [sp, #16]
 8022202:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8022206:	9105      	str	r1, [sp, #20]
 8022208:	9102      	str	r1, [sp, #8]
 802220a:	4905      	ldr	r1, [pc, #20]	@ (8022220 <_vsiprintf_r+0x28>)
 802220c:	9103      	str	r1, [sp, #12]
 802220e:	4669      	mov	r1, sp
 8022210:	9419      	str	r4, [sp, #100]	@ 0x64
 8022212:	f001 fc69 	bl	8023ae8 <_svfiprintf_r>
 8022216:	9b00      	ldr	r3, [sp, #0]
 8022218:	701c      	strb	r4, [r3, #0]
 802221a:	b01a      	add	sp, #104	@ 0x68
 802221c:	bd10      	pop	{r4, pc}
 802221e:	bf00      	nop
 8022220:	ffff0208 	.word	0xffff0208

08022224 <vsiprintf>:
 8022224:	4613      	mov	r3, r2
 8022226:	460a      	mov	r2, r1
 8022228:	4601      	mov	r1, r0
 802222a:	4802      	ldr	r0, [pc, #8]	@ (8022234 <vsiprintf+0x10>)
 802222c:	6800      	ldr	r0, [r0, #0]
 802222e:	f7ff bfe3 	b.w	80221f8 <_vsiprintf_r>
 8022232:	bf00      	nop
 8022234:	2000315c 	.word	0x2000315c

08022238 <__swbuf_r>:
 8022238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802223a:	460e      	mov	r6, r1
 802223c:	4614      	mov	r4, r2
 802223e:	4605      	mov	r5, r0
 8022240:	b118      	cbz	r0, 802224a <__swbuf_r+0x12>
 8022242:	6a03      	ldr	r3, [r0, #32]
 8022244:	b90b      	cbnz	r3, 802224a <__swbuf_r+0x12>
 8022246:	f7ff fe7f 	bl	8021f48 <__sinit>
 802224a:	69a3      	ldr	r3, [r4, #24]
 802224c:	60a3      	str	r3, [r4, #8]
 802224e:	89a3      	ldrh	r3, [r4, #12]
 8022250:	071a      	lsls	r2, r3, #28
 8022252:	d501      	bpl.n	8022258 <__swbuf_r+0x20>
 8022254:	6923      	ldr	r3, [r4, #16]
 8022256:	b943      	cbnz	r3, 802226a <__swbuf_r+0x32>
 8022258:	4621      	mov	r1, r4
 802225a:	4628      	mov	r0, r5
 802225c:	f000 f82a 	bl	80222b4 <__swsetup_r>
 8022260:	b118      	cbz	r0, 802226a <__swbuf_r+0x32>
 8022262:	f04f 37ff 	mov.w	r7, #4294967295
 8022266:	4638      	mov	r0, r7
 8022268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802226a:	6823      	ldr	r3, [r4, #0]
 802226c:	6922      	ldr	r2, [r4, #16]
 802226e:	1a98      	subs	r0, r3, r2
 8022270:	6963      	ldr	r3, [r4, #20]
 8022272:	b2f6      	uxtb	r6, r6
 8022274:	4283      	cmp	r3, r0
 8022276:	4637      	mov	r7, r6
 8022278:	dc05      	bgt.n	8022286 <__swbuf_r+0x4e>
 802227a:	4621      	mov	r1, r4
 802227c:	4628      	mov	r0, r5
 802227e:	f001 fef5 	bl	802406c <_fflush_r>
 8022282:	2800      	cmp	r0, #0
 8022284:	d1ed      	bne.n	8022262 <__swbuf_r+0x2a>
 8022286:	68a3      	ldr	r3, [r4, #8]
 8022288:	3b01      	subs	r3, #1
 802228a:	60a3      	str	r3, [r4, #8]
 802228c:	6823      	ldr	r3, [r4, #0]
 802228e:	1c5a      	adds	r2, r3, #1
 8022290:	6022      	str	r2, [r4, #0]
 8022292:	701e      	strb	r6, [r3, #0]
 8022294:	6962      	ldr	r2, [r4, #20]
 8022296:	1c43      	adds	r3, r0, #1
 8022298:	429a      	cmp	r2, r3
 802229a:	d004      	beq.n	80222a6 <__swbuf_r+0x6e>
 802229c:	89a3      	ldrh	r3, [r4, #12]
 802229e:	07db      	lsls	r3, r3, #31
 80222a0:	d5e1      	bpl.n	8022266 <__swbuf_r+0x2e>
 80222a2:	2e0a      	cmp	r6, #10
 80222a4:	d1df      	bne.n	8022266 <__swbuf_r+0x2e>
 80222a6:	4621      	mov	r1, r4
 80222a8:	4628      	mov	r0, r5
 80222aa:	f001 fedf 	bl	802406c <_fflush_r>
 80222ae:	2800      	cmp	r0, #0
 80222b0:	d0d9      	beq.n	8022266 <__swbuf_r+0x2e>
 80222b2:	e7d6      	b.n	8022262 <__swbuf_r+0x2a>

080222b4 <__swsetup_r>:
 80222b4:	b538      	push	{r3, r4, r5, lr}
 80222b6:	4b29      	ldr	r3, [pc, #164]	@ (802235c <__swsetup_r+0xa8>)
 80222b8:	4605      	mov	r5, r0
 80222ba:	6818      	ldr	r0, [r3, #0]
 80222bc:	460c      	mov	r4, r1
 80222be:	b118      	cbz	r0, 80222c8 <__swsetup_r+0x14>
 80222c0:	6a03      	ldr	r3, [r0, #32]
 80222c2:	b90b      	cbnz	r3, 80222c8 <__swsetup_r+0x14>
 80222c4:	f7ff fe40 	bl	8021f48 <__sinit>
 80222c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80222cc:	0719      	lsls	r1, r3, #28
 80222ce:	d422      	bmi.n	8022316 <__swsetup_r+0x62>
 80222d0:	06da      	lsls	r2, r3, #27
 80222d2:	d407      	bmi.n	80222e4 <__swsetup_r+0x30>
 80222d4:	2209      	movs	r2, #9
 80222d6:	602a      	str	r2, [r5, #0]
 80222d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80222dc:	81a3      	strh	r3, [r4, #12]
 80222de:	f04f 30ff 	mov.w	r0, #4294967295
 80222e2:	e033      	b.n	802234c <__swsetup_r+0x98>
 80222e4:	0758      	lsls	r0, r3, #29
 80222e6:	d512      	bpl.n	802230e <__swsetup_r+0x5a>
 80222e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80222ea:	b141      	cbz	r1, 80222fe <__swsetup_r+0x4a>
 80222ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80222f0:	4299      	cmp	r1, r3
 80222f2:	d002      	beq.n	80222fa <__swsetup_r+0x46>
 80222f4:	4628      	mov	r0, r5
 80222f6:	f000 ffcf 	bl	8023298 <_free_r>
 80222fa:	2300      	movs	r3, #0
 80222fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80222fe:	89a3      	ldrh	r3, [r4, #12]
 8022300:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8022304:	81a3      	strh	r3, [r4, #12]
 8022306:	2300      	movs	r3, #0
 8022308:	6063      	str	r3, [r4, #4]
 802230a:	6923      	ldr	r3, [r4, #16]
 802230c:	6023      	str	r3, [r4, #0]
 802230e:	89a3      	ldrh	r3, [r4, #12]
 8022310:	f043 0308 	orr.w	r3, r3, #8
 8022314:	81a3      	strh	r3, [r4, #12]
 8022316:	6923      	ldr	r3, [r4, #16]
 8022318:	b94b      	cbnz	r3, 802232e <__swsetup_r+0x7a>
 802231a:	89a3      	ldrh	r3, [r4, #12]
 802231c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8022320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8022324:	d003      	beq.n	802232e <__swsetup_r+0x7a>
 8022326:	4621      	mov	r1, r4
 8022328:	4628      	mov	r0, r5
 802232a:	f001 feff 	bl	802412c <__smakebuf_r>
 802232e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022332:	f013 0201 	ands.w	r2, r3, #1
 8022336:	d00a      	beq.n	802234e <__swsetup_r+0x9a>
 8022338:	2200      	movs	r2, #0
 802233a:	60a2      	str	r2, [r4, #8]
 802233c:	6962      	ldr	r2, [r4, #20]
 802233e:	4252      	negs	r2, r2
 8022340:	61a2      	str	r2, [r4, #24]
 8022342:	6922      	ldr	r2, [r4, #16]
 8022344:	b942      	cbnz	r2, 8022358 <__swsetup_r+0xa4>
 8022346:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802234a:	d1c5      	bne.n	80222d8 <__swsetup_r+0x24>
 802234c:	bd38      	pop	{r3, r4, r5, pc}
 802234e:	0799      	lsls	r1, r3, #30
 8022350:	bf58      	it	pl
 8022352:	6962      	ldrpl	r2, [r4, #20]
 8022354:	60a2      	str	r2, [r4, #8]
 8022356:	e7f4      	b.n	8022342 <__swsetup_r+0x8e>
 8022358:	2000      	movs	r0, #0
 802235a:	e7f7      	b.n	802234c <__swsetup_r+0x98>
 802235c:	2000315c 	.word	0x2000315c

08022360 <memcmp>:
 8022360:	b510      	push	{r4, lr}
 8022362:	3901      	subs	r1, #1
 8022364:	4402      	add	r2, r0
 8022366:	4290      	cmp	r0, r2
 8022368:	d101      	bne.n	802236e <memcmp+0xe>
 802236a:	2000      	movs	r0, #0
 802236c:	e005      	b.n	802237a <memcmp+0x1a>
 802236e:	7803      	ldrb	r3, [r0, #0]
 8022370:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8022374:	42a3      	cmp	r3, r4
 8022376:	d001      	beq.n	802237c <memcmp+0x1c>
 8022378:	1b18      	subs	r0, r3, r4
 802237a:	bd10      	pop	{r4, pc}
 802237c:	3001      	adds	r0, #1
 802237e:	e7f2      	b.n	8022366 <memcmp+0x6>

08022380 <memmove>:
 8022380:	4288      	cmp	r0, r1
 8022382:	b510      	push	{r4, lr}
 8022384:	eb01 0402 	add.w	r4, r1, r2
 8022388:	d902      	bls.n	8022390 <memmove+0x10>
 802238a:	4284      	cmp	r4, r0
 802238c:	4623      	mov	r3, r4
 802238e:	d807      	bhi.n	80223a0 <memmove+0x20>
 8022390:	1e43      	subs	r3, r0, #1
 8022392:	42a1      	cmp	r1, r4
 8022394:	d008      	beq.n	80223a8 <memmove+0x28>
 8022396:	f811 2b01 	ldrb.w	r2, [r1], #1
 802239a:	f803 2f01 	strb.w	r2, [r3, #1]!
 802239e:	e7f8      	b.n	8022392 <memmove+0x12>
 80223a0:	4402      	add	r2, r0
 80223a2:	4601      	mov	r1, r0
 80223a4:	428a      	cmp	r2, r1
 80223a6:	d100      	bne.n	80223aa <memmove+0x2a>
 80223a8:	bd10      	pop	{r4, pc}
 80223aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80223ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80223b2:	e7f7      	b.n	80223a4 <memmove+0x24>

080223b4 <memset>:
 80223b4:	4402      	add	r2, r0
 80223b6:	4603      	mov	r3, r0
 80223b8:	4293      	cmp	r3, r2
 80223ba:	d100      	bne.n	80223be <memset+0xa>
 80223bc:	4770      	bx	lr
 80223be:	f803 1b01 	strb.w	r1, [r3], #1
 80223c2:	e7f9      	b.n	80223b8 <memset+0x4>

080223c4 <strchr>:
 80223c4:	b2c9      	uxtb	r1, r1
 80223c6:	4603      	mov	r3, r0
 80223c8:	4618      	mov	r0, r3
 80223ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80223ce:	b112      	cbz	r2, 80223d6 <strchr+0x12>
 80223d0:	428a      	cmp	r2, r1
 80223d2:	d1f9      	bne.n	80223c8 <strchr+0x4>
 80223d4:	4770      	bx	lr
 80223d6:	2900      	cmp	r1, #0
 80223d8:	bf18      	it	ne
 80223da:	2000      	movne	r0, #0
 80223dc:	4770      	bx	lr

080223de <strncmp>:
 80223de:	b510      	push	{r4, lr}
 80223e0:	b16a      	cbz	r2, 80223fe <strncmp+0x20>
 80223e2:	3901      	subs	r1, #1
 80223e4:	1884      	adds	r4, r0, r2
 80223e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80223ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80223ee:	429a      	cmp	r2, r3
 80223f0:	d103      	bne.n	80223fa <strncmp+0x1c>
 80223f2:	42a0      	cmp	r0, r4
 80223f4:	d001      	beq.n	80223fa <strncmp+0x1c>
 80223f6:	2a00      	cmp	r2, #0
 80223f8:	d1f5      	bne.n	80223e6 <strncmp+0x8>
 80223fa:	1ad0      	subs	r0, r2, r3
 80223fc:	bd10      	pop	{r4, pc}
 80223fe:	4610      	mov	r0, r2
 8022400:	e7fc      	b.n	80223fc <strncmp+0x1e>

08022402 <strncpy>:
 8022402:	b510      	push	{r4, lr}
 8022404:	3901      	subs	r1, #1
 8022406:	4603      	mov	r3, r0
 8022408:	b132      	cbz	r2, 8022418 <strncpy+0x16>
 802240a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802240e:	f803 4b01 	strb.w	r4, [r3], #1
 8022412:	3a01      	subs	r2, #1
 8022414:	2c00      	cmp	r4, #0
 8022416:	d1f7      	bne.n	8022408 <strncpy+0x6>
 8022418:	441a      	add	r2, r3
 802241a:	2100      	movs	r1, #0
 802241c:	4293      	cmp	r3, r2
 802241e:	d100      	bne.n	8022422 <strncpy+0x20>
 8022420:	bd10      	pop	{r4, pc}
 8022422:	f803 1b01 	strb.w	r1, [r3], #1
 8022426:	e7f9      	b.n	802241c <strncpy+0x1a>

08022428 <strstr>:
 8022428:	780a      	ldrb	r2, [r1, #0]
 802242a:	b570      	push	{r4, r5, r6, lr}
 802242c:	b96a      	cbnz	r2, 802244a <strstr+0x22>
 802242e:	bd70      	pop	{r4, r5, r6, pc}
 8022430:	429a      	cmp	r2, r3
 8022432:	d109      	bne.n	8022448 <strstr+0x20>
 8022434:	460c      	mov	r4, r1
 8022436:	4605      	mov	r5, r0
 8022438:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 802243c:	2b00      	cmp	r3, #0
 802243e:	d0f6      	beq.n	802242e <strstr+0x6>
 8022440:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8022444:	429e      	cmp	r6, r3
 8022446:	d0f7      	beq.n	8022438 <strstr+0x10>
 8022448:	3001      	adds	r0, #1
 802244a:	7803      	ldrb	r3, [r0, #0]
 802244c:	2b00      	cmp	r3, #0
 802244e:	d1ef      	bne.n	8022430 <strstr+0x8>
 8022450:	4618      	mov	r0, r3
 8022452:	e7ec      	b.n	802242e <strstr+0x6>

08022454 <_localeconv_r>:
 8022454:	4800      	ldr	r0, [pc, #0]	@ (8022458 <_localeconv_r+0x4>)
 8022456:	4770      	bx	lr
 8022458:	2000329c 	.word	0x2000329c

0802245c <_close_r>:
 802245c:	b538      	push	{r3, r4, r5, lr}
 802245e:	4d06      	ldr	r5, [pc, #24]	@ (8022478 <_close_r+0x1c>)
 8022460:	2300      	movs	r3, #0
 8022462:	4604      	mov	r4, r0
 8022464:	4608      	mov	r0, r1
 8022466:	602b      	str	r3, [r5, #0]
 8022468:	f7e5 fd02 	bl	8007e70 <_close>
 802246c:	1c43      	adds	r3, r0, #1
 802246e:	d102      	bne.n	8022476 <_close_r+0x1a>
 8022470:	682b      	ldr	r3, [r5, #0]
 8022472:	b103      	cbz	r3, 8022476 <_close_r+0x1a>
 8022474:	6023      	str	r3, [r4, #0]
 8022476:	bd38      	pop	{r3, r4, r5, pc}
 8022478:	20028c18 	.word	0x20028c18

0802247c <_lseek_r>:
 802247c:	b538      	push	{r3, r4, r5, lr}
 802247e:	4d07      	ldr	r5, [pc, #28]	@ (802249c <_lseek_r+0x20>)
 8022480:	4604      	mov	r4, r0
 8022482:	4608      	mov	r0, r1
 8022484:	4611      	mov	r1, r2
 8022486:	2200      	movs	r2, #0
 8022488:	602a      	str	r2, [r5, #0]
 802248a:	461a      	mov	r2, r3
 802248c:	f7e5 fd17 	bl	8007ebe <_lseek>
 8022490:	1c43      	adds	r3, r0, #1
 8022492:	d102      	bne.n	802249a <_lseek_r+0x1e>
 8022494:	682b      	ldr	r3, [r5, #0]
 8022496:	b103      	cbz	r3, 802249a <_lseek_r+0x1e>
 8022498:	6023      	str	r3, [r4, #0]
 802249a:	bd38      	pop	{r3, r4, r5, pc}
 802249c:	20028c18 	.word	0x20028c18

080224a0 <_read_r>:
 80224a0:	b538      	push	{r3, r4, r5, lr}
 80224a2:	4d07      	ldr	r5, [pc, #28]	@ (80224c0 <_read_r+0x20>)
 80224a4:	4604      	mov	r4, r0
 80224a6:	4608      	mov	r0, r1
 80224a8:	4611      	mov	r1, r2
 80224aa:	2200      	movs	r2, #0
 80224ac:	602a      	str	r2, [r5, #0]
 80224ae:	461a      	mov	r2, r3
 80224b0:	f7e5 fca5 	bl	8007dfe <_read>
 80224b4:	1c43      	adds	r3, r0, #1
 80224b6:	d102      	bne.n	80224be <_read_r+0x1e>
 80224b8:	682b      	ldr	r3, [r5, #0]
 80224ba:	b103      	cbz	r3, 80224be <_read_r+0x1e>
 80224bc:	6023      	str	r3, [r4, #0]
 80224be:	bd38      	pop	{r3, r4, r5, pc}
 80224c0:	20028c18 	.word	0x20028c18

080224c4 <_sbrk_r>:
 80224c4:	b538      	push	{r3, r4, r5, lr}
 80224c6:	4d06      	ldr	r5, [pc, #24]	@ (80224e0 <_sbrk_r+0x1c>)
 80224c8:	2300      	movs	r3, #0
 80224ca:	4604      	mov	r4, r0
 80224cc:	4608      	mov	r0, r1
 80224ce:	602b      	str	r3, [r5, #0]
 80224d0:	f7e5 fd02 	bl	8007ed8 <_sbrk>
 80224d4:	1c43      	adds	r3, r0, #1
 80224d6:	d102      	bne.n	80224de <_sbrk_r+0x1a>
 80224d8:	682b      	ldr	r3, [r5, #0]
 80224da:	b103      	cbz	r3, 80224de <_sbrk_r+0x1a>
 80224dc:	6023      	str	r3, [r4, #0]
 80224de:	bd38      	pop	{r3, r4, r5, pc}
 80224e0:	20028c18 	.word	0x20028c18

080224e4 <_write_r>:
 80224e4:	b538      	push	{r3, r4, r5, lr}
 80224e6:	4d07      	ldr	r5, [pc, #28]	@ (8022504 <_write_r+0x20>)
 80224e8:	4604      	mov	r4, r0
 80224ea:	4608      	mov	r0, r1
 80224ec:	4611      	mov	r1, r2
 80224ee:	2200      	movs	r2, #0
 80224f0:	602a      	str	r2, [r5, #0]
 80224f2:	461a      	mov	r2, r3
 80224f4:	f7e5 fca0 	bl	8007e38 <_write>
 80224f8:	1c43      	adds	r3, r0, #1
 80224fa:	d102      	bne.n	8022502 <_write_r+0x1e>
 80224fc:	682b      	ldr	r3, [r5, #0]
 80224fe:	b103      	cbz	r3, 8022502 <_write_r+0x1e>
 8022500:	6023      	str	r3, [r4, #0]
 8022502:	bd38      	pop	{r3, r4, r5, pc}
 8022504:	20028c18 	.word	0x20028c18

08022508 <__errno>:
 8022508:	4b01      	ldr	r3, [pc, #4]	@ (8022510 <__errno+0x8>)
 802250a:	6818      	ldr	r0, [r3, #0]
 802250c:	4770      	bx	lr
 802250e:	bf00      	nop
 8022510:	2000315c 	.word	0x2000315c

08022514 <__libc_init_array>:
 8022514:	b570      	push	{r4, r5, r6, lr}
 8022516:	4d0d      	ldr	r5, [pc, #52]	@ (802254c <__libc_init_array+0x38>)
 8022518:	4c0d      	ldr	r4, [pc, #52]	@ (8022550 <__libc_init_array+0x3c>)
 802251a:	1b64      	subs	r4, r4, r5
 802251c:	10a4      	asrs	r4, r4, #2
 802251e:	2600      	movs	r6, #0
 8022520:	42a6      	cmp	r6, r4
 8022522:	d109      	bne.n	8022538 <__libc_init_array+0x24>
 8022524:	4d0b      	ldr	r5, [pc, #44]	@ (8022554 <__libc_init_array+0x40>)
 8022526:	4c0c      	ldr	r4, [pc, #48]	@ (8022558 <__libc_init_array+0x44>)
 8022528:	f002 fc3c 	bl	8024da4 <_init>
 802252c:	1b64      	subs	r4, r4, r5
 802252e:	10a4      	asrs	r4, r4, #2
 8022530:	2600      	movs	r6, #0
 8022532:	42a6      	cmp	r6, r4
 8022534:	d105      	bne.n	8022542 <__libc_init_array+0x2e>
 8022536:	bd70      	pop	{r4, r5, r6, pc}
 8022538:	f855 3b04 	ldr.w	r3, [r5], #4
 802253c:	4798      	blx	r3
 802253e:	3601      	adds	r6, #1
 8022540:	e7ee      	b.n	8022520 <__libc_init_array+0xc>
 8022542:	f855 3b04 	ldr.w	r3, [r5], #4
 8022546:	4798      	blx	r3
 8022548:	3601      	adds	r6, #1
 802254a:	e7f2      	b.n	8022532 <__libc_init_array+0x1e>
 802254c:	080274b0 	.word	0x080274b0
 8022550:	080274b0 	.word	0x080274b0
 8022554:	080274b0 	.word	0x080274b0
 8022558:	080274c0 	.word	0x080274c0

0802255c <__retarget_lock_init_recursive>:
 802255c:	4770      	bx	lr

0802255e <__retarget_lock_acquire_recursive>:
 802255e:	4770      	bx	lr

08022560 <__retarget_lock_release_recursive>:
 8022560:	4770      	bx	lr

08022562 <strcpy>:
 8022562:	4603      	mov	r3, r0
 8022564:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022568:	f803 2b01 	strb.w	r2, [r3], #1
 802256c:	2a00      	cmp	r2, #0
 802256e:	d1f9      	bne.n	8022564 <strcpy+0x2>
 8022570:	4770      	bx	lr

08022572 <memcpy>:
 8022572:	440a      	add	r2, r1
 8022574:	4291      	cmp	r1, r2
 8022576:	f100 33ff 	add.w	r3, r0, #4294967295
 802257a:	d100      	bne.n	802257e <memcpy+0xc>
 802257c:	4770      	bx	lr
 802257e:	b510      	push	{r4, lr}
 8022580:	f811 4b01 	ldrb.w	r4, [r1], #1
 8022584:	f803 4f01 	strb.w	r4, [r3, #1]!
 8022588:	4291      	cmp	r1, r2
 802258a:	d1f9      	bne.n	8022580 <memcpy+0xe>
 802258c:	bd10      	pop	{r4, pc}
	...

08022590 <__assert_func>:
 8022590:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8022592:	4614      	mov	r4, r2
 8022594:	461a      	mov	r2, r3
 8022596:	4b09      	ldr	r3, [pc, #36]	@ (80225bc <__assert_func+0x2c>)
 8022598:	681b      	ldr	r3, [r3, #0]
 802259a:	4605      	mov	r5, r0
 802259c:	68d8      	ldr	r0, [r3, #12]
 802259e:	b14c      	cbz	r4, 80225b4 <__assert_func+0x24>
 80225a0:	4b07      	ldr	r3, [pc, #28]	@ (80225c0 <__assert_func+0x30>)
 80225a2:	9100      	str	r1, [sp, #0]
 80225a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80225a8:	4906      	ldr	r1, [pc, #24]	@ (80225c4 <__assert_func+0x34>)
 80225aa:	462b      	mov	r3, r5
 80225ac:	f001 fd86 	bl	80240bc <fiprintf>
 80225b0:	f001 fe1a 	bl	80241e8 <abort>
 80225b4:	4b04      	ldr	r3, [pc, #16]	@ (80225c8 <__assert_func+0x38>)
 80225b6:	461c      	mov	r4, r3
 80225b8:	e7f3      	b.n	80225a2 <__assert_func+0x12>
 80225ba:	bf00      	nop
 80225bc:	2000315c 	.word	0x2000315c
 80225c0:	08026db3 	.word	0x08026db3
 80225c4:	08026dc0 	.word	0x08026dc0
 80225c8:	08026dee 	.word	0x08026dee

080225cc <quorem>:
 80225cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80225d0:	6903      	ldr	r3, [r0, #16]
 80225d2:	690c      	ldr	r4, [r1, #16]
 80225d4:	42a3      	cmp	r3, r4
 80225d6:	4607      	mov	r7, r0
 80225d8:	db7e      	blt.n	80226d8 <quorem+0x10c>
 80225da:	3c01      	subs	r4, #1
 80225dc:	f101 0814 	add.w	r8, r1, #20
 80225e0:	00a3      	lsls	r3, r4, #2
 80225e2:	f100 0514 	add.w	r5, r0, #20
 80225e6:	9300      	str	r3, [sp, #0]
 80225e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80225ec:	9301      	str	r3, [sp, #4]
 80225ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80225f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80225f6:	3301      	adds	r3, #1
 80225f8:	429a      	cmp	r2, r3
 80225fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80225fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8022602:	d32e      	bcc.n	8022662 <quorem+0x96>
 8022604:	f04f 0a00 	mov.w	sl, #0
 8022608:	46c4      	mov	ip, r8
 802260a:	46ae      	mov	lr, r5
 802260c:	46d3      	mov	fp, sl
 802260e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8022612:	b298      	uxth	r0, r3
 8022614:	fb06 a000 	mla	r0, r6, r0, sl
 8022618:	0c02      	lsrs	r2, r0, #16
 802261a:	0c1b      	lsrs	r3, r3, #16
 802261c:	fb06 2303 	mla	r3, r6, r3, r2
 8022620:	f8de 2000 	ldr.w	r2, [lr]
 8022624:	b280      	uxth	r0, r0
 8022626:	b292      	uxth	r2, r2
 8022628:	1a12      	subs	r2, r2, r0
 802262a:	445a      	add	r2, fp
 802262c:	f8de 0000 	ldr.w	r0, [lr]
 8022630:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8022634:	b29b      	uxth	r3, r3
 8022636:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 802263a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 802263e:	b292      	uxth	r2, r2
 8022640:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8022644:	45e1      	cmp	r9, ip
 8022646:	f84e 2b04 	str.w	r2, [lr], #4
 802264a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 802264e:	d2de      	bcs.n	802260e <quorem+0x42>
 8022650:	9b00      	ldr	r3, [sp, #0]
 8022652:	58eb      	ldr	r3, [r5, r3]
 8022654:	b92b      	cbnz	r3, 8022662 <quorem+0x96>
 8022656:	9b01      	ldr	r3, [sp, #4]
 8022658:	3b04      	subs	r3, #4
 802265a:	429d      	cmp	r5, r3
 802265c:	461a      	mov	r2, r3
 802265e:	d32f      	bcc.n	80226c0 <quorem+0xf4>
 8022660:	613c      	str	r4, [r7, #16]
 8022662:	4638      	mov	r0, r7
 8022664:	f001 f8d4 	bl	8023810 <__mcmp>
 8022668:	2800      	cmp	r0, #0
 802266a:	db25      	blt.n	80226b8 <quorem+0xec>
 802266c:	4629      	mov	r1, r5
 802266e:	2000      	movs	r0, #0
 8022670:	f858 2b04 	ldr.w	r2, [r8], #4
 8022674:	f8d1 c000 	ldr.w	ip, [r1]
 8022678:	fa1f fe82 	uxth.w	lr, r2
 802267c:	fa1f f38c 	uxth.w	r3, ip
 8022680:	eba3 030e 	sub.w	r3, r3, lr
 8022684:	4403      	add	r3, r0
 8022686:	0c12      	lsrs	r2, r2, #16
 8022688:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 802268c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8022690:	b29b      	uxth	r3, r3
 8022692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8022696:	45c1      	cmp	r9, r8
 8022698:	f841 3b04 	str.w	r3, [r1], #4
 802269c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80226a0:	d2e6      	bcs.n	8022670 <quorem+0xa4>
 80226a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80226a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80226aa:	b922      	cbnz	r2, 80226b6 <quorem+0xea>
 80226ac:	3b04      	subs	r3, #4
 80226ae:	429d      	cmp	r5, r3
 80226b0:	461a      	mov	r2, r3
 80226b2:	d30b      	bcc.n	80226cc <quorem+0x100>
 80226b4:	613c      	str	r4, [r7, #16]
 80226b6:	3601      	adds	r6, #1
 80226b8:	4630      	mov	r0, r6
 80226ba:	b003      	add	sp, #12
 80226bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80226c0:	6812      	ldr	r2, [r2, #0]
 80226c2:	3b04      	subs	r3, #4
 80226c4:	2a00      	cmp	r2, #0
 80226c6:	d1cb      	bne.n	8022660 <quorem+0x94>
 80226c8:	3c01      	subs	r4, #1
 80226ca:	e7c6      	b.n	802265a <quorem+0x8e>
 80226cc:	6812      	ldr	r2, [r2, #0]
 80226ce:	3b04      	subs	r3, #4
 80226d0:	2a00      	cmp	r2, #0
 80226d2:	d1ef      	bne.n	80226b4 <quorem+0xe8>
 80226d4:	3c01      	subs	r4, #1
 80226d6:	e7ea      	b.n	80226ae <quorem+0xe2>
 80226d8:	2000      	movs	r0, #0
 80226da:	e7ee      	b.n	80226ba <quorem+0xee>
 80226dc:	0000      	movs	r0, r0
	...

080226e0 <_dtoa_r>:
 80226e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80226e4:	69c7      	ldr	r7, [r0, #28]
 80226e6:	b097      	sub	sp, #92	@ 0x5c
 80226e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80226ec:	ec55 4b10 	vmov	r4, r5, d0
 80226f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80226f2:	9107      	str	r1, [sp, #28]
 80226f4:	4681      	mov	r9, r0
 80226f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80226f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80226fa:	b97f      	cbnz	r7, 802271c <_dtoa_r+0x3c>
 80226fc:	2010      	movs	r0, #16
 80226fe:	f7fe fd69 	bl	80211d4 <malloc>
 8022702:	4602      	mov	r2, r0
 8022704:	f8c9 001c 	str.w	r0, [r9, #28]
 8022708:	b920      	cbnz	r0, 8022714 <_dtoa_r+0x34>
 802270a:	4ba9      	ldr	r3, [pc, #676]	@ (80229b0 <_dtoa_r+0x2d0>)
 802270c:	21ef      	movs	r1, #239	@ 0xef
 802270e:	48a9      	ldr	r0, [pc, #676]	@ (80229b4 <_dtoa_r+0x2d4>)
 8022710:	f7ff ff3e 	bl	8022590 <__assert_func>
 8022714:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8022718:	6007      	str	r7, [r0, #0]
 802271a:	60c7      	str	r7, [r0, #12]
 802271c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8022720:	6819      	ldr	r1, [r3, #0]
 8022722:	b159      	cbz	r1, 802273c <_dtoa_r+0x5c>
 8022724:	685a      	ldr	r2, [r3, #4]
 8022726:	604a      	str	r2, [r1, #4]
 8022728:	2301      	movs	r3, #1
 802272a:	4093      	lsls	r3, r2
 802272c:	608b      	str	r3, [r1, #8]
 802272e:	4648      	mov	r0, r9
 8022730:	f000 fe3c 	bl	80233ac <_Bfree>
 8022734:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8022738:	2200      	movs	r2, #0
 802273a:	601a      	str	r2, [r3, #0]
 802273c:	1e2b      	subs	r3, r5, #0
 802273e:	bfb9      	ittee	lt
 8022740:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8022744:	9305      	strlt	r3, [sp, #20]
 8022746:	2300      	movge	r3, #0
 8022748:	6033      	strge	r3, [r6, #0]
 802274a:	9f05      	ldr	r7, [sp, #20]
 802274c:	4b9a      	ldr	r3, [pc, #616]	@ (80229b8 <_dtoa_r+0x2d8>)
 802274e:	bfbc      	itt	lt
 8022750:	2201      	movlt	r2, #1
 8022752:	6032      	strlt	r2, [r6, #0]
 8022754:	43bb      	bics	r3, r7
 8022756:	d112      	bne.n	802277e <_dtoa_r+0x9e>
 8022758:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802275a:	f242 730f 	movw	r3, #9999	@ 0x270f
 802275e:	6013      	str	r3, [r2, #0]
 8022760:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8022764:	4323      	orrs	r3, r4
 8022766:	f000 855a 	beq.w	802321e <_dtoa_r+0xb3e>
 802276a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 802276c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80229cc <_dtoa_r+0x2ec>
 8022770:	2b00      	cmp	r3, #0
 8022772:	f000 855c 	beq.w	802322e <_dtoa_r+0xb4e>
 8022776:	f10a 0303 	add.w	r3, sl, #3
 802277a:	f000 bd56 	b.w	802322a <_dtoa_r+0xb4a>
 802277e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8022782:	2200      	movs	r2, #0
 8022784:	ec51 0b17 	vmov	r0, r1, d7
 8022788:	2300      	movs	r3, #0
 802278a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 802278e:	f7de f9cb 	bl	8000b28 <__aeabi_dcmpeq>
 8022792:	4680      	mov	r8, r0
 8022794:	b158      	cbz	r0, 80227ae <_dtoa_r+0xce>
 8022796:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022798:	2301      	movs	r3, #1
 802279a:	6013      	str	r3, [r2, #0]
 802279c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 802279e:	b113      	cbz	r3, 80227a6 <_dtoa_r+0xc6>
 80227a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80227a2:	4b86      	ldr	r3, [pc, #536]	@ (80229bc <_dtoa_r+0x2dc>)
 80227a4:	6013      	str	r3, [r2, #0]
 80227a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80229d0 <_dtoa_r+0x2f0>
 80227aa:	f000 bd40 	b.w	802322e <_dtoa_r+0xb4e>
 80227ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80227b2:	aa14      	add	r2, sp, #80	@ 0x50
 80227b4:	a915      	add	r1, sp, #84	@ 0x54
 80227b6:	4648      	mov	r0, r9
 80227b8:	f001 f8da 	bl	8023970 <__d2b>
 80227bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80227c0:	9002      	str	r0, [sp, #8]
 80227c2:	2e00      	cmp	r6, #0
 80227c4:	d078      	beq.n	80228b8 <_dtoa_r+0x1d8>
 80227c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80227c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80227cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80227d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80227d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80227d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80227dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80227e0:	4619      	mov	r1, r3
 80227e2:	2200      	movs	r2, #0
 80227e4:	4b76      	ldr	r3, [pc, #472]	@ (80229c0 <_dtoa_r+0x2e0>)
 80227e6:	f7dd fd7f 	bl	80002e8 <__aeabi_dsub>
 80227ea:	a36b      	add	r3, pc, #428	@ (adr r3, 8022998 <_dtoa_r+0x2b8>)
 80227ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227f0:	f7dd ff32 	bl	8000658 <__aeabi_dmul>
 80227f4:	a36a      	add	r3, pc, #424	@ (adr r3, 80229a0 <_dtoa_r+0x2c0>)
 80227f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80227fa:	f7dd fd77 	bl	80002ec <__adddf3>
 80227fe:	4604      	mov	r4, r0
 8022800:	4630      	mov	r0, r6
 8022802:	460d      	mov	r5, r1
 8022804:	f7dd febe 	bl	8000584 <__aeabi_i2d>
 8022808:	a367      	add	r3, pc, #412	@ (adr r3, 80229a8 <_dtoa_r+0x2c8>)
 802280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802280e:	f7dd ff23 	bl	8000658 <__aeabi_dmul>
 8022812:	4602      	mov	r2, r0
 8022814:	460b      	mov	r3, r1
 8022816:	4620      	mov	r0, r4
 8022818:	4629      	mov	r1, r5
 802281a:	f7dd fd67 	bl	80002ec <__adddf3>
 802281e:	4604      	mov	r4, r0
 8022820:	460d      	mov	r5, r1
 8022822:	f7de f9c9 	bl	8000bb8 <__aeabi_d2iz>
 8022826:	2200      	movs	r2, #0
 8022828:	4607      	mov	r7, r0
 802282a:	2300      	movs	r3, #0
 802282c:	4620      	mov	r0, r4
 802282e:	4629      	mov	r1, r5
 8022830:	f7de f984 	bl	8000b3c <__aeabi_dcmplt>
 8022834:	b140      	cbz	r0, 8022848 <_dtoa_r+0x168>
 8022836:	4638      	mov	r0, r7
 8022838:	f7dd fea4 	bl	8000584 <__aeabi_i2d>
 802283c:	4622      	mov	r2, r4
 802283e:	462b      	mov	r3, r5
 8022840:	f7de f972 	bl	8000b28 <__aeabi_dcmpeq>
 8022844:	b900      	cbnz	r0, 8022848 <_dtoa_r+0x168>
 8022846:	3f01      	subs	r7, #1
 8022848:	2f16      	cmp	r7, #22
 802284a:	d852      	bhi.n	80228f2 <_dtoa_r+0x212>
 802284c:	4b5d      	ldr	r3, [pc, #372]	@ (80229c4 <_dtoa_r+0x2e4>)
 802284e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8022852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022856:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 802285a:	f7de f96f 	bl	8000b3c <__aeabi_dcmplt>
 802285e:	2800      	cmp	r0, #0
 8022860:	d049      	beq.n	80228f6 <_dtoa_r+0x216>
 8022862:	3f01      	subs	r7, #1
 8022864:	2300      	movs	r3, #0
 8022866:	9310      	str	r3, [sp, #64]	@ 0x40
 8022868:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 802286a:	1b9b      	subs	r3, r3, r6
 802286c:	1e5a      	subs	r2, r3, #1
 802286e:	bf45      	ittet	mi
 8022870:	f1c3 0301 	rsbmi	r3, r3, #1
 8022874:	9300      	strmi	r3, [sp, #0]
 8022876:	2300      	movpl	r3, #0
 8022878:	2300      	movmi	r3, #0
 802287a:	9206      	str	r2, [sp, #24]
 802287c:	bf54      	ite	pl
 802287e:	9300      	strpl	r3, [sp, #0]
 8022880:	9306      	strmi	r3, [sp, #24]
 8022882:	2f00      	cmp	r7, #0
 8022884:	db39      	blt.n	80228fa <_dtoa_r+0x21a>
 8022886:	9b06      	ldr	r3, [sp, #24]
 8022888:	970d      	str	r7, [sp, #52]	@ 0x34
 802288a:	443b      	add	r3, r7
 802288c:	9306      	str	r3, [sp, #24]
 802288e:	2300      	movs	r3, #0
 8022890:	9308      	str	r3, [sp, #32]
 8022892:	9b07      	ldr	r3, [sp, #28]
 8022894:	2b09      	cmp	r3, #9
 8022896:	d863      	bhi.n	8022960 <_dtoa_r+0x280>
 8022898:	2b05      	cmp	r3, #5
 802289a:	bfc4      	itt	gt
 802289c:	3b04      	subgt	r3, #4
 802289e:	9307      	strgt	r3, [sp, #28]
 80228a0:	9b07      	ldr	r3, [sp, #28]
 80228a2:	f1a3 0302 	sub.w	r3, r3, #2
 80228a6:	bfcc      	ite	gt
 80228a8:	2400      	movgt	r4, #0
 80228aa:	2401      	movle	r4, #1
 80228ac:	2b03      	cmp	r3, #3
 80228ae:	d863      	bhi.n	8022978 <_dtoa_r+0x298>
 80228b0:	e8df f003 	tbb	[pc, r3]
 80228b4:	2b375452 	.word	0x2b375452
 80228b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80228bc:	441e      	add	r6, r3
 80228be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80228c2:	2b20      	cmp	r3, #32
 80228c4:	bfc1      	itttt	gt
 80228c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80228ca:	409f      	lslgt	r7, r3
 80228cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80228d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80228d4:	bfd6      	itet	le
 80228d6:	f1c3 0320 	rsble	r3, r3, #32
 80228da:	ea47 0003 	orrgt.w	r0, r7, r3
 80228de:	fa04 f003 	lslle.w	r0, r4, r3
 80228e2:	f7dd fe3f 	bl	8000564 <__aeabi_ui2d>
 80228e6:	2201      	movs	r2, #1
 80228e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80228ec:	3e01      	subs	r6, #1
 80228ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80228f0:	e776      	b.n	80227e0 <_dtoa_r+0x100>
 80228f2:	2301      	movs	r3, #1
 80228f4:	e7b7      	b.n	8022866 <_dtoa_r+0x186>
 80228f6:	9010      	str	r0, [sp, #64]	@ 0x40
 80228f8:	e7b6      	b.n	8022868 <_dtoa_r+0x188>
 80228fa:	9b00      	ldr	r3, [sp, #0]
 80228fc:	1bdb      	subs	r3, r3, r7
 80228fe:	9300      	str	r3, [sp, #0]
 8022900:	427b      	negs	r3, r7
 8022902:	9308      	str	r3, [sp, #32]
 8022904:	2300      	movs	r3, #0
 8022906:	930d      	str	r3, [sp, #52]	@ 0x34
 8022908:	e7c3      	b.n	8022892 <_dtoa_r+0x1b2>
 802290a:	2301      	movs	r3, #1
 802290c:	9309      	str	r3, [sp, #36]	@ 0x24
 802290e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022910:	eb07 0b03 	add.w	fp, r7, r3
 8022914:	f10b 0301 	add.w	r3, fp, #1
 8022918:	2b01      	cmp	r3, #1
 802291a:	9303      	str	r3, [sp, #12]
 802291c:	bfb8      	it	lt
 802291e:	2301      	movlt	r3, #1
 8022920:	e006      	b.n	8022930 <_dtoa_r+0x250>
 8022922:	2301      	movs	r3, #1
 8022924:	9309      	str	r3, [sp, #36]	@ 0x24
 8022926:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022928:	2b00      	cmp	r3, #0
 802292a:	dd28      	ble.n	802297e <_dtoa_r+0x29e>
 802292c:	469b      	mov	fp, r3
 802292e:	9303      	str	r3, [sp, #12]
 8022930:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8022934:	2100      	movs	r1, #0
 8022936:	2204      	movs	r2, #4
 8022938:	f102 0514 	add.w	r5, r2, #20
 802293c:	429d      	cmp	r5, r3
 802293e:	d926      	bls.n	802298e <_dtoa_r+0x2ae>
 8022940:	6041      	str	r1, [r0, #4]
 8022942:	4648      	mov	r0, r9
 8022944:	f000 fcf2 	bl	802332c <_Balloc>
 8022948:	4682      	mov	sl, r0
 802294a:	2800      	cmp	r0, #0
 802294c:	d142      	bne.n	80229d4 <_dtoa_r+0x2f4>
 802294e:	4b1e      	ldr	r3, [pc, #120]	@ (80229c8 <_dtoa_r+0x2e8>)
 8022950:	4602      	mov	r2, r0
 8022952:	f240 11af 	movw	r1, #431	@ 0x1af
 8022956:	e6da      	b.n	802270e <_dtoa_r+0x2e>
 8022958:	2300      	movs	r3, #0
 802295a:	e7e3      	b.n	8022924 <_dtoa_r+0x244>
 802295c:	2300      	movs	r3, #0
 802295e:	e7d5      	b.n	802290c <_dtoa_r+0x22c>
 8022960:	2401      	movs	r4, #1
 8022962:	2300      	movs	r3, #0
 8022964:	9307      	str	r3, [sp, #28]
 8022966:	9409      	str	r4, [sp, #36]	@ 0x24
 8022968:	f04f 3bff 	mov.w	fp, #4294967295
 802296c:	2200      	movs	r2, #0
 802296e:	f8cd b00c 	str.w	fp, [sp, #12]
 8022972:	2312      	movs	r3, #18
 8022974:	920c      	str	r2, [sp, #48]	@ 0x30
 8022976:	e7db      	b.n	8022930 <_dtoa_r+0x250>
 8022978:	2301      	movs	r3, #1
 802297a:	9309      	str	r3, [sp, #36]	@ 0x24
 802297c:	e7f4      	b.n	8022968 <_dtoa_r+0x288>
 802297e:	f04f 0b01 	mov.w	fp, #1
 8022982:	f8cd b00c 	str.w	fp, [sp, #12]
 8022986:	465b      	mov	r3, fp
 8022988:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 802298c:	e7d0      	b.n	8022930 <_dtoa_r+0x250>
 802298e:	3101      	adds	r1, #1
 8022990:	0052      	lsls	r2, r2, #1
 8022992:	e7d1      	b.n	8022938 <_dtoa_r+0x258>
 8022994:	f3af 8000 	nop.w
 8022998:	636f4361 	.word	0x636f4361
 802299c:	3fd287a7 	.word	0x3fd287a7
 80229a0:	8b60c8b3 	.word	0x8b60c8b3
 80229a4:	3fc68a28 	.word	0x3fc68a28
 80229a8:	509f79fb 	.word	0x509f79fb
 80229ac:	3fd34413 	.word	0x3fd34413
 80229b0:	08026d10 	.word	0x08026d10
 80229b4:	08026dfc 	.word	0x08026dfc
 80229b8:	7ff00000 	.word	0x7ff00000
 80229bc:	08026d90 	.word	0x08026d90
 80229c0:	3ff80000 	.word	0x3ff80000
 80229c4:	08027010 	.word	0x08027010
 80229c8:	08026e54 	.word	0x08026e54
 80229cc:	08026df8 	.word	0x08026df8
 80229d0:	08026d8f 	.word	0x08026d8f
 80229d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80229d8:	6018      	str	r0, [r3, #0]
 80229da:	9b03      	ldr	r3, [sp, #12]
 80229dc:	2b0e      	cmp	r3, #14
 80229de:	f200 80a1 	bhi.w	8022b24 <_dtoa_r+0x444>
 80229e2:	2c00      	cmp	r4, #0
 80229e4:	f000 809e 	beq.w	8022b24 <_dtoa_r+0x444>
 80229e8:	2f00      	cmp	r7, #0
 80229ea:	dd33      	ble.n	8022a54 <_dtoa_r+0x374>
 80229ec:	4b9c      	ldr	r3, [pc, #624]	@ (8022c60 <_dtoa_r+0x580>)
 80229ee:	f007 020f 	and.w	r2, r7, #15
 80229f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80229f6:	ed93 7b00 	vldr	d7, [r3]
 80229fa:	05f8      	lsls	r0, r7, #23
 80229fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8022a00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8022a04:	d516      	bpl.n	8022a34 <_dtoa_r+0x354>
 8022a06:	4b97      	ldr	r3, [pc, #604]	@ (8022c64 <_dtoa_r+0x584>)
 8022a08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8022a0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8022a10:	f7dd ff4c 	bl	80008ac <__aeabi_ddiv>
 8022a14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022a18:	f004 040f 	and.w	r4, r4, #15
 8022a1c:	2603      	movs	r6, #3
 8022a1e:	4d91      	ldr	r5, [pc, #580]	@ (8022c64 <_dtoa_r+0x584>)
 8022a20:	b954      	cbnz	r4, 8022a38 <_dtoa_r+0x358>
 8022a22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022a26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022a2a:	f7dd ff3f 	bl	80008ac <__aeabi_ddiv>
 8022a2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022a32:	e028      	b.n	8022a86 <_dtoa_r+0x3a6>
 8022a34:	2602      	movs	r6, #2
 8022a36:	e7f2      	b.n	8022a1e <_dtoa_r+0x33e>
 8022a38:	07e1      	lsls	r1, r4, #31
 8022a3a:	d508      	bpl.n	8022a4e <_dtoa_r+0x36e>
 8022a3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8022a40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8022a44:	f7dd fe08 	bl	8000658 <__aeabi_dmul>
 8022a48:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022a4c:	3601      	adds	r6, #1
 8022a4e:	1064      	asrs	r4, r4, #1
 8022a50:	3508      	adds	r5, #8
 8022a52:	e7e5      	b.n	8022a20 <_dtoa_r+0x340>
 8022a54:	f000 80af 	beq.w	8022bb6 <_dtoa_r+0x4d6>
 8022a58:	427c      	negs	r4, r7
 8022a5a:	4b81      	ldr	r3, [pc, #516]	@ (8022c60 <_dtoa_r+0x580>)
 8022a5c:	4d81      	ldr	r5, [pc, #516]	@ (8022c64 <_dtoa_r+0x584>)
 8022a5e:	f004 020f 	and.w	r2, r4, #15
 8022a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022a6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8022a6e:	f7dd fdf3 	bl	8000658 <__aeabi_dmul>
 8022a72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022a76:	1124      	asrs	r4, r4, #4
 8022a78:	2300      	movs	r3, #0
 8022a7a:	2602      	movs	r6, #2
 8022a7c:	2c00      	cmp	r4, #0
 8022a7e:	f040 808f 	bne.w	8022ba0 <_dtoa_r+0x4c0>
 8022a82:	2b00      	cmp	r3, #0
 8022a84:	d1d3      	bne.n	8022a2e <_dtoa_r+0x34e>
 8022a86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8022a88:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8022a8c:	2b00      	cmp	r3, #0
 8022a8e:	f000 8094 	beq.w	8022bba <_dtoa_r+0x4da>
 8022a92:	4b75      	ldr	r3, [pc, #468]	@ (8022c68 <_dtoa_r+0x588>)
 8022a94:	2200      	movs	r2, #0
 8022a96:	4620      	mov	r0, r4
 8022a98:	4629      	mov	r1, r5
 8022a9a:	f7de f84f 	bl	8000b3c <__aeabi_dcmplt>
 8022a9e:	2800      	cmp	r0, #0
 8022aa0:	f000 808b 	beq.w	8022bba <_dtoa_r+0x4da>
 8022aa4:	9b03      	ldr	r3, [sp, #12]
 8022aa6:	2b00      	cmp	r3, #0
 8022aa8:	f000 8087 	beq.w	8022bba <_dtoa_r+0x4da>
 8022aac:	f1bb 0f00 	cmp.w	fp, #0
 8022ab0:	dd34      	ble.n	8022b1c <_dtoa_r+0x43c>
 8022ab2:	4620      	mov	r0, r4
 8022ab4:	4b6d      	ldr	r3, [pc, #436]	@ (8022c6c <_dtoa_r+0x58c>)
 8022ab6:	2200      	movs	r2, #0
 8022ab8:	4629      	mov	r1, r5
 8022aba:	f7dd fdcd 	bl	8000658 <__aeabi_dmul>
 8022abe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022ac2:	f107 38ff 	add.w	r8, r7, #4294967295
 8022ac6:	3601      	adds	r6, #1
 8022ac8:	465c      	mov	r4, fp
 8022aca:	4630      	mov	r0, r6
 8022acc:	f7dd fd5a 	bl	8000584 <__aeabi_i2d>
 8022ad0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022ad4:	f7dd fdc0 	bl	8000658 <__aeabi_dmul>
 8022ad8:	4b65      	ldr	r3, [pc, #404]	@ (8022c70 <_dtoa_r+0x590>)
 8022ada:	2200      	movs	r2, #0
 8022adc:	f7dd fc06 	bl	80002ec <__adddf3>
 8022ae0:	4605      	mov	r5, r0
 8022ae2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8022ae6:	2c00      	cmp	r4, #0
 8022ae8:	d16a      	bne.n	8022bc0 <_dtoa_r+0x4e0>
 8022aea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022aee:	4b61      	ldr	r3, [pc, #388]	@ (8022c74 <_dtoa_r+0x594>)
 8022af0:	2200      	movs	r2, #0
 8022af2:	f7dd fbf9 	bl	80002e8 <__aeabi_dsub>
 8022af6:	4602      	mov	r2, r0
 8022af8:	460b      	mov	r3, r1
 8022afa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022afe:	462a      	mov	r2, r5
 8022b00:	4633      	mov	r3, r6
 8022b02:	f7de f839 	bl	8000b78 <__aeabi_dcmpgt>
 8022b06:	2800      	cmp	r0, #0
 8022b08:	f040 8298 	bne.w	802303c <_dtoa_r+0x95c>
 8022b0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022b10:	462a      	mov	r2, r5
 8022b12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8022b16:	f7de f811 	bl	8000b3c <__aeabi_dcmplt>
 8022b1a:	bb38      	cbnz	r0, 8022b6c <_dtoa_r+0x48c>
 8022b1c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8022b20:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8022b24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8022b26:	2b00      	cmp	r3, #0
 8022b28:	f2c0 8157 	blt.w	8022dda <_dtoa_r+0x6fa>
 8022b2c:	2f0e      	cmp	r7, #14
 8022b2e:	f300 8154 	bgt.w	8022dda <_dtoa_r+0x6fa>
 8022b32:	4b4b      	ldr	r3, [pc, #300]	@ (8022c60 <_dtoa_r+0x580>)
 8022b34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8022b38:	ed93 7b00 	vldr	d7, [r3]
 8022b3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022b3e:	2b00      	cmp	r3, #0
 8022b40:	ed8d 7b00 	vstr	d7, [sp]
 8022b44:	f280 80e5 	bge.w	8022d12 <_dtoa_r+0x632>
 8022b48:	9b03      	ldr	r3, [sp, #12]
 8022b4a:	2b00      	cmp	r3, #0
 8022b4c:	f300 80e1 	bgt.w	8022d12 <_dtoa_r+0x632>
 8022b50:	d10c      	bne.n	8022b6c <_dtoa_r+0x48c>
 8022b52:	4b48      	ldr	r3, [pc, #288]	@ (8022c74 <_dtoa_r+0x594>)
 8022b54:	2200      	movs	r2, #0
 8022b56:	ec51 0b17 	vmov	r0, r1, d7
 8022b5a:	f7dd fd7d 	bl	8000658 <__aeabi_dmul>
 8022b5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022b62:	f7dd ffff 	bl	8000b64 <__aeabi_dcmpge>
 8022b66:	2800      	cmp	r0, #0
 8022b68:	f000 8266 	beq.w	8023038 <_dtoa_r+0x958>
 8022b6c:	2400      	movs	r4, #0
 8022b6e:	4625      	mov	r5, r4
 8022b70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022b72:	4656      	mov	r6, sl
 8022b74:	ea6f 0803 	mvn.w	r8, r3
 8022b78:	2700      	movs	r7, #0
 8022b7a:	4621      	mov	r1, r4
 8022b7c:	4648      	mov	r0, r9
 8022b7e:	f000 fc15 	bl	80233ac <_Bfree>
 8022b82:	2d00      	cmp	r5, #0
 8022b84:	f000 80bd 	beq.w	8022d02 <_dtoa_r+0x622>
 8022b88:	b12f      	cbz	r7, 8022b96 <_dtoa_r+0x4b6>
 8022b8a:	42af      	cmp	r7, r5
 8022b8c:	d003      	beq.n	8022b96 <_dtoa_r+0x4b6>
 8022b8e:	4639      	mov	r1, r7
 8022b90:	4648      	mov	r0, r9
 8022b92:	f000 fc0b 	bl	80233ac <_Bfree>
 8022b96:	4629      	mov	r1, r5
 8022b98:	4648      	mov	r0, r9
 8022b9a:	f000 fc07 	bl	80233ac <_Bfree>
 8022b9e:	e0b0      	b.n	8022d02 <_dtoa_r+0x622>
 8022ba0:	07e2      	lsls	r2, r4, #31
 8022ba2:	d505      	bpl.n	8022bb0 <_dtoa_r+0x4d0>
 8022ba4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8022ba8:	f7dd fd56 	bl	8000658 <__aeabi_dmul>
 8022bac:	3601      	adds	r6, #1
 8022bae:	2301      	movs	r3, #1
 8022bb0:	1064      	asrs	r4, r4, #1
 8022bb2:	3508      	adds	r5, #8
 8022bb4:	e762      	b.n	8022a7c <_dtoa_r+0x39c>
 8022bb6:	2602      	movs	r6, #2
 8022bb8:	e765      	b.n	8022a86 <_dtoa_r+0x3a6>
 8022bba:	9c03      	ldr	r4, [sp, #12]
 8022bbc:	46b8      	mov	r8, r7
 8022bbe:	e784      	b.n	8022aca <_dtoa_r+0x3ea>
 8022bc0:	4b27      	ldr	r3, [pc, #156]	@ (8022c60 <_dtoa_r+0x580>)
 8022bc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8022bc4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8022bc8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8022bcc:	4454      	add	r4, sl
 8022bce:	2900      	cmp	r1, #0
 8022bd0:	d054      	beq.n	8022c7c <_dtoa_r+0x59c>
 8022bd2:	4929      	ldr	r1, [pc, #164]	@ (8022c78 <_dtoa_r+0x598>)
 8022bd4:	2000      	movs	r0, #0
 8022bd6:	f7dd fe69 	bl	80008ac <__aeabi_ddiv>
 8022bda:	4633      	mov	r3, r6
 8022bdc:	462a      	mov	r2, r5
 8022bde:	f7dd fb83 	bl	80002e8 <__aeabi_dsub>
 8022be2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022be6:	4656      	mov	r6, sl
 8022be8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022bec:	f7dd ffe4 	bl	8000bb8 <__aeabi_d2iz>
 8022bf0:	4605      	mov	r5, r0
 8022bf2:	f7dd fcc7 	bl	8000584 <__aeabi_i2d>
 8022bf6:	4602      	mov	r2, r0
 8022bf8:	460b      	mov	r3, r1
 8022bfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022bfe:	f7dd fb73 	bl	80002e8 <__aeabi_dsub>
 8022c02:	3530      	adds	r5, #48	@ 0x30
 8022c04:	4602      	mov	r2, r0
 8022c06:	460b      	mov	r3, r1
 8022c08:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022c0c:	f806 5b01 	strb.w	r5, [r6], #1
 8022c10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022c14:	f7dd ff92 	bl	8000b3c <__aeabi_dcmplt>
 8022c18:	2800      	cmp	r0, #0
 8022c1a:	d172      	bne.n	8022d02 <_dtoa_r+0x622>
 8022c1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022c20:	4911      	ldr	r1, [pc, #68]	@ (8022c68 <_dtoa_r+0x588>)
 8022c22:	2000      	movs	r0, #0
 8022c24:	f7dd fb60 	bl	80002e8 <__aeabi_dsub>
 8022c28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022c2c:	f7dd ff86 	bl	8000b3c <__aeabi_dcmplt>
 8022c30:	2800      	cmp	r0, #0
 8022c32:	f040 80b4 	bne.w	8022d9e <_dtoa_r+0x6be>
 8022c36:	42a6      	cmp	r6, r4
 8022c38:	f43f af70 	beq.w	8022b1c <_dtoa_r+0x43c>
 8022c3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8022c40:	4b0a      	ldr	r3, [pc, #40]	@ (8022c6c <_dtoa_r+0x58c>)
 8022c42:	2200      	movs	r2, #0
 8022c44:	f7dd fd08 	bl	8000658 <__aeabi_dmul>
 8022c48:	4b08      	ldr	r3, [pc, #32]	@ (8022c6c <_dtoa_r+0x58c>)
 8022c4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022c4e:	2200      	movs	r2, #0
 8022c50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022c54:	f7dd fd00 	bl	8000658 <__aeabi_dmul>
 8022c58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022c5c:	e7c4      	b.n	8022be8 <_dtoa_r+0x508>
 8022c5e:	bf00      	nop
 8022c60:	08027010 	.word	0x08027010
 8022c64:	08026fe8 	.word	0x08026fe8
 8022c68:	3ff00000 	.word	0x3ff00000
 8022c6c:	40240000 	.word	0x40240000
 8022c70:	401c0000 	.word	0x401c0000
 8022c74:	40140000 	.word	0x40140000
 8022c78:	3fe00000 	.word	0x3fe00000
 8022c7c:	4631      	mov	r1, r6
 8022c7e:	4628      	mov	r0, r5
 8022c80:	f7dd fcea 	bl	8000658 <__aeabi_dmul>
 8022c84:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022c88:	9413      	str	r4, [sp, #76]	@ 0x4c
 8022c8a:	4656      	mov	r6, sl
 8022c8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022c90:	f7dd ff92 	bl	8000bb8 <__aeabi_d2iz>
 8022c94:	4605      	mov	r5, r0
 8022c96:	f7dd fc75 	bl	8000584 <__aeabi_i2d>
 8022c9a:	4602      	mov	r2, r0
 8022c9c:	460b      	mov	r3, r1
 8022c9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022ca2:	f7dd fb21 	bl	80002e8 <__aeabi_dsub>
 8022ca6:	3530      	adds	r5, #48	@ 0x30
 8022ca8:	f806 5b01 	strb.w	r5, [r6], #1
 8022cac:	4602      	mov	r2, r0
 8022cae:	460b      	mov	r3, r1
 8022cb0:	42a6      	cmp	r6, r4
 8022cb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022cb6:	f04f 0200 	mov.w	r2, #0
 8022cba:	d124      	bne.n	8022d06 <_dtoa_r+0x626>
 8022cbc:	4baf      	ldr	r3, [pc, #700]	@ (8022f7c <_dtoa_r+0x89c>)
 8022cbe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8022cc2:	f7dd fb13 	bl	80002ec <__adddf3>
 8022cc6:	4602      	mov	r2, r0
 8022cc8:	460b      	mov	r3, r1
 8022cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022cce:	f7dd ff53 	bl	8000b78 <__aeabi_dcmpgt>
 8022cd2:	2800      	cmp	r0, #0
 8022cd4:	d163      	bne.n	8022d9e <_dtoa_r+0x6be>
 8022cd6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022cda:	49a8      	ldr	r1, [pc, #672]	@ (8022f7c <_dtoa_r+0x89c>)
 8022cdc:	2000      	movs	r0, #0
 8022cde:	f7dd fb03 	bl	80002e8 <__aeabi_dsub>
 8022ce2:	4602      	mov	r2, r0
 8022ce4:	460b      	mov	r3, r1
 8022ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022cea:	f7dd ff27 	bl	8000b3c <__aeabi_dcmplt>
 8022cee:	2800      	cmp	r0, #0
 8022cf0:	f43f af14 	beq.w	8022b1c <_dtoa_r+0x43c>
 8022cf4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8022cf6:	1e73      	subs	r3, r6, #1
 8022cf8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8022cfa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022cfe:	2b30      	cmp	r3, #48	@ 0x30
 8022d00:	d0f8      	beq.n	8022cf4 <_dtoa_r+0x614>
 8022d02:	4647      	mov	r7, r8
 8022d04:	e03b      	b.n	8022d7e <_dtoa_r+0x69e>
 8022d06:	4b9e      	ldr	r3, [pc, #632]	@ (8022f80 <_dtoa_r+0x8a0>)
 8022d08:	f7dd fca6 	bl	8000658 <__aeabi_dmul>
 8022d0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022d10:	e7bc      	b.n	8022c8c <_dtoa_r+0x5ac>
 8022d12:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8022d16:	4656      	mov	r6, sl
 8022d18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022d1c:	4620      	mov	r0, r4
 8022d1e:	4629      	mov	r1, r5
 8022d20:	f7dd fdc4 	bl	80008ac <__aeabi_ddiv>
 8022d24:	f7dd ff48 	bl	8000bb8 <__aeabi_d2iz>
 8022d28:	4680      	mov	r8, r0
 8022d2a:	f7dd fc2b 	bl	8000584 <__aeabi_i2d>
 8022d2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022d32:	f7dd fc91 	bl	8000658 <__aeabi_dmul>
 8022d36:	4602      	mov	r2, r0
 8022d38:	460b      	mov	r3, r1
 8022d3a:	4620      	mov	r0, r4
 8022d3c:	4629      	mov	r1, r5
 8022d3e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8022d42:	f7dd fad1 	bl	80002e8 <__aeabi_dsub>
 8022d46:	f806 4b01 	strb.w	r4, [r6], #1
 8022d4a:	9d03      	ldr	r5, [sp, #12]
 8022d4c:	eba6 040a 	sub.w	r4, r6, sl
 8022d50:	42a5      	cmp	r5, r4
 8022d52:	4602      	mov	r2, r0
 8022d54:	460b      	mov	r3, r1
 8022d56:	d133      	bne.n	8022dc0 <_dtoa_r+0x6e0>
 8022d58:	f7dd fac8 	bl	80002ec <__adddf3>
 8022d5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022d60:	4604      	mov	r4, r0
 8022d62:	460d      	mov	r5, r1
 8022d64:	f7dd ff08 	bl	8000b78 <__aeabi_dcmpgt>
 8022d68:	b9c0      	cbnz	r0, 8022d9c <_dtoa_r+0x6bc>
 8022d6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022d6e:	4620      	mov	r0, r4
 8022d70:	4629      	mov	r1, r5
 8022d72:	f7dd fed9 	bl	8000b28 <__aeabi_dcmpeq>
 8022d76:	b110      	cbz	r0, 8022d7e <_dtoa_r+0x69e>
 8022d78:	f018 0f01 	tst.w	r8, #1
 8022d7c:	d10e      	bne.n	8022d9c <_dtoa_r+0x6bc>
 8022d7e:	9902      	ldr	r1, [sp, #8]
 8022d80:	4648      	mov	r0, r9
 8022d82:	f000 fb13 	bl	80233ac <_Bfree>
 8022d86:	2300      	movs	r3, #0
 8022d88:	7033      	strb	r3, [r6, #0]
 8022d8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022d8c:	3701      	adds	r7, #1
 8022d8e:	601f      	str	r7, [r3, #0]
 8022d90:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8022d92:	2b00      	cmp	r3, #0
 8022d94:	f000 824b 	beq.w	802322e <_dtoa_r+0xb4e>
 8022d98:	601e      	str	r6, [r3, #0]
 8022d9a:	e248      	b.n	802322e <_dtoa_r+0xb4e>
 8022d9c:	46b8      	mov	r8, r7
 8022d9e:	4633      	mov	r3, r6
 8022da0:	461e      	mov	r6, r3
 8022da2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8022da6:	2a39      	cmp	r2, #57	@ 0x39
 8022da8:	d106      	bne.n	8022db8 <_dtoa_r+0x6d8>
 8022daa:	459a      	cmp	sl, r3
 8022dac:	d1f8      	bne.n	8022da0 <_dtoa_r+0x6c0>
 8022dae:	2230      	movs	r2, #48	@ 0x30
 8022db0:	f108 0801 	add.w	r8, r8, #1
 8022db4:	f88a 2000 	strb.w	r2, [sl]
 8022db8:	781a      	ldrb	r2, [r3, #0]
 8022dba:	3201      	adds	r2, #1
 8022dbc:	701a      	strb	r2, [r3, #0]
 8022dbe:	e7a0      	b.n	8022d02 <_dtoa_r+0x622>
 8022dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8022f80 <_dtoa_r+0x8a0>)
 8022dc2:	2200      	movs	r2, #0
 8022dc4:	f7dd fc48 	bl	8000658 <__aeabi_dmul>
 8022dc8:	2200      	movs	r2, #0
 8022dca:	2300      	movs	r3, #0
 8022dcc:	4604      	mov	r4, r0
 8022dce:	460d      	mov	r5, r1
 8022dd0:	f7dd feaa 	bl	8000b28 <__aeabi_dcmpeq>
 8022dd4:	2800      	cmp	r0, #0
 8022dd6:	d09f      	beq.n	8022d18 <_dtoa_r+0x638>
 8022dd8:	e7d1      	b.n	8022d7e <_dtoa_r+0x69e>
 8022dda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022ddc:	2a00      	cmp	r2, #0
 8022dde:	f000 80ea 	beq.w	8022fb6 <_dtoa_r+0x8d6>
 8022de2:	9a07      	ldr	r2, [sp, #28]
 8022de4:	2a01      	cmp	r2, #1
 8022de6:	f300 80cd 	bgt.w	8022f84 <_dtoa_r+0x8a4>
 8022dea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8022dec:	2a00      	cmp	r2, #0
 8022dee:	f000 80c1 	beq.w	8022f74 <_dtoa_r+0x894>
 8022df2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8022df6:	9c08      	ldr	r4, [sp, #32]
 8022df8:	9e00      	ldr	r6, [sp, #0]
 8022dfa:	9a00      	ldr	r2, [sp, #0]
 8022dfc:	441a      	add	r2, r3
 8022dfe:	9200      	str	r2, [sp, #0]
 8022e00:	9a06      	ldr	r2, [sp, #24]
 8022e02:	2101      	movs	r1, #1
 8022e04:	441a      	add	r2, r3
 8022e06:	4648      	mov	r0, r9
 8022e08:	9206      	str	r2, [sp, #24]
 8022e0a:	f000 fb83 	bl	8023514 <__i2b>
 8022e0e:	4605      	mov	r5, r0
 8022e10:	b166      	cbz	r6, 8022e2c <_dtoa_r+0x74c>
 8022e12:	9b06      	ldr	r3, [sp, #24]
 8022e14:	2b00      	cmp	r3, #0
 8022e16:	dd09      	ble.n	8022e2c <_dtoa_r+0x74c>
 8022e18:	42b3      	cmp	r3, r6
 8022e1a:	9a00      	ldr	r2, [sp, #0]
 8022e1c:	bfa8      	it	ge
 8022e1e:	4633      	movge	r3, r6
 8022e20:	1ad2      	subs	r2, r2, r3
 8022e22:	9200      	str	r2, [sp, #0]
 8022e24:	9a06      	ldr	r2, [sp, #24]
 8022e26:	1af6      	subs	r6, r6, r3
 8022e28:	1ad3      	subs	r3, r2, r3
 8022e2a:	9306      	str	r3, [sp, #24]
 8022e2c:	9b08      	ldr	r3, [sp, #32]
 8022e2e:	b30b      	cbz	r3, 8022e74 <_dtoa_r+0x794>
 8022e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022e32:	2b00      	cmp	r3, #0
 8022e34:	f000 80c6 	beq.w	8022fc4 <_dtoa_r+0x8e4>
 8022e38:	2c00      	cmp	r4, #0
 8022e3a:	f000 80c0 	beq.w	8022fbe <_dtoa_r+0x8de>
 8022e3e:	4629      	mov	r1, r5
 8022e40:	4622      	mov	r2, r4
 8022e42:	4648      	mov	r0, r9
 8022e44:	f000 fc1e 	bl	8023684 <__pow5mult>
 8022e48:	9a02      	ldr	r2, [sp, #8]
 8022e4a:	4601      	mov	r1, r0
 8022e4c:	4605      	mov	r5, r0
 8022e4e:	4648      	mov	r0, r9
 8022e50:	f000 fb76 	bl	8023540 <__multiply>
 8022e54:	9902      	ldr	r1, [sp, #8]
 8022e56:	4680      	mov	r8, r0
 8022e58:	4648      	mov	r0, r9
 8022e5a:	f000 faa7 	bl	80233ac <_Bfree>
 8022e5e:	9b08      	ldr	r3, [sp, #32]
 8022e60:	1b1b      	subs	r3, r3, r4
 8022e62:	9308      	str	r3, [sp, #32]
 8022e64:	f000 80b1 	beq.w	8022fca <_dtoa_r+0x8ea>
 8022e68:	9a08      	ldr	r2, [sp, #32]
 8022e6a:	4641      	mov	r1, r8
 8022e6c:	4648      	mov	r0, r9
 8022e6e:	f000 fc09 	bl	8023684 <__pow5mult>
 8022e72:	9002      	str	r0, [sp, #8]
 8022e74:	2101      	movs	r1, #1
 8022e76:	4648      	mov	r0, r9
 8022e78:	f000 fb4c 	bl	8023514 <__i2b>
 8022e7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022e7e:	4604      	mov	r4, r0
 8022e80:	2b00      	cmp	r3, #0
 8022e82:	f000 81d8 	beq.w	8023236 <_dtoa_r+0xb56>
 8022e86:	461a      	mov	r2, r3
 8022e88:	4601      	mov	r1, r0
 8022e8a:	4648      	mov	r0, r9
 8022e8c:	f000 fbfa 	bl	8023684 <__pow5mult>
 8022e90:	9b07      	ldr	r3, [sp, #28]
 8022e92:	2b01      	cmp	r3, #1
 8022e94:	4604      	mov	r4, r0
 8022e96:	f300 809f 	bgt.w	8022fd8 <_dtoa_r+0x8f8>
 8022e9a:	9b04      	ldr	r3, [sp, #16]
 8022e9c:	2b00      	cmp	r3, #0
 8022e9e:	f040 8097 	bne.w	8022fd0 <_dtoa_r+0x8f0>
 8022ea2:	9b05      	ldr	r3, [sp, #20]
 8022ea4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8022ea8:	2b00      	cmp	r3, #0
 8022eaa:	f040 8093 	bne.w	8022fd4 <_dtoa_r+0x8f4>
 8022eae:	9b05      	ldr	r3, [sp, #20]
 8022eb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8022eb4:	0d1b      	lsrs	r3, r3, #20
 8022eb6:	051b      	lsls	r3, r3, #20
 8022eb8:	b133      	cbz	r3, 8022ec8 <_dtoa_r+0x7e8>
 8022eba:	9b00      	ldr	r3, [sp, #0]
 8022ebc:	3301      	adds	r3, #1
 8022ebe:	9300      	str	r3, [sp, #0]
 8022ec0:	9b06      	ldr	r3, [sp, #24]
 8022ec2:	3301      	adds	r3, #1
 8022ec4:	9306      	str	r3, [sp, #24]
 8022ec6:	2301      	movs	r3, #1
 8022ec8:	9308      	str	r3, [sp, #32]
 8022eca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022ecc:	2b00      	cmp	r3, #0
 8022ece:	f000 81b8 	beq.w	8023242 <_dtoa_r+0xb62>
 8022ed2:	6923      	ldr	r3, [r4, #16]
 8022ed4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8022ed8:	6918      	ldr	r0, [r3, #16]
 8022eda:	f000 facf 	bl	802347c <__hi0bits>
 8022ede:	f1c0 0020 	rsb	r0, r0, #32
 8022ee2:	9b06      	ldr	r3, [sp, #24]
 8022ee4:	4418      	add	r0, r3
 8022ee6:	f010 001f 	ands.w	r0, r0, #31
 8022eea:	f000 8082 	beq.w	8022ff2 <_dtoa_r+0x912>
 8022eee:	f1c0 0320 	rsb	r3, r0, #32
 8022ef2:	2b04      	cmp	r3, #4
 8022ef4:	dd73      	ble.n	8022fde <_dtoa_r+0x8fe>
 8022ef6:	9b00      	ldr	r3, [sp, #0]
 8022ef8:	f1c0 001c 	rsb	r0, r0, #28
 8022efc:	4403      	add	r3, r0
 8022efe:	9300      	str	r3, [sp, #0]
 8022f00:	9b06      	ldr	r3, [sp, #24]
 8022f02:	4403      	add	r3, r0
 8022f04:	4406      	add	r6, r0
 8022f06:	9306      	str	r3, [sp, #24]
 8022f08:	9b00      	ldr	r3, [sp, #0]
 8022f0a:	2b00      	cmp	r3, #0
 8022f0c:	dd05      	ble.n	8022f1a <_dtoa_r+0x83a>
 8022f0e:	9902      	ldr	r1, [sp, #8]
 8022f10:	461a      	mov	r2, r3
 8022f12:	4648      	mov	r0, r9
 8022f14:	f000 fc10 	bl	8023738 <__lshift>
 8022f18:	9002      	str	r0, [sp, #8]
 8022f1a:	9b06      	ldr	r3, [sp, #24]
 8022f1c:	2b00      	cmp	r3, #0
 8022f1e:	dd05      	ble.n	8022f2c <_dtoa_r+0x84c>
 8022f20:	4621      	mov	r1, r4
 8022f22:	461a      	mov	r2, r3
 8022f24:	4648      	mov	r0, r9
 8022f26:	f000 fc07 	bl	8023738 <__lshift>
 8022f2a:	4604      	mov	r4, r0
 8022f2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8022f2e:	2b00      	cmp	r3, #0
 8022f30:	d061      	beq.n	8022ff6 <_dtoa_r+0x916>
 8022f32:	9802      	ldr	r0, [sp, #8]
 8022f34:	4621      	mov	r1, r4
 8022f36:	f000 fc6b 	bl	8023810 <__mcmp>
 8022f3a:	2800      	cmp	r0, #0
 8022f3c:	da5b      	bge.n	8022ff6 <_dtoa_r+0x916>
 8022f3e:	2300      	movs	r3, #0
 8022f40:	9902      	ldr	r1, [sp, #8]
 8022f42:	220a      	movs	r2, #10
 8022f44:	4648      	mov	r0, r9
 8022f46:	f000 fa53 	bl	80233f0 <__multadd>
 8022f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022f4c:	9002      	str	r0, [sp, #8]
 8022f4e:	f107 38ff 	add.w	r8, r7, #4294967295
 8022f52:	2b00      	cmp	r3, #0
 8022f54:	f000 8177 	beq.w	8023246 <_dtoa_r+0xb66>
 8022f58:	4629      	mov	r1, r5
 8022f5a:	2300      	movs	r3, #0
 8022f5c:	220a      	movs	r2, #10
 8022f5e:	4648      	mov	r0, r9
 8022f60:	f000 fa46 	bl	80233f0 <__multadd>
 8022f64:	f1bb 0f00 	cmp.w	fp, #0
 8022f68:	4605      	mov	r5, r0
 8022f6a:	dc6f      	bgt.n	802304c <_dtoa_r+0x96c>
 8022f6c:	9b07      	ldr	r3, [sp, #28]
 8022f6e:	2b02      	cmp	r3, #2
 8022f70:	dc49      	bgt.n	8023006 <_dtoa_r+0x926>
 8022f72:	e06b      	b.n	802304c <_dtoa_r+0x96c>
 8022f74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8022f76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8022f7a:	e73c      	b.n	8022df6 <_dtoa_r+0x716>
 8022f7c:	3fe00000 	.word	0x3fe00000
 8022f80:	40240000 	.word	0x40240000
 8022f84:	9b03      	ldr	r3, [sp, #12]
 8022f86:	1e5c      	subs	r4, r3, #1
 8022f88:	9b08      	ldr	r3, [sp, #32]
 8022f8a:	42a3      	cmp	r3, r4
 8022f8c:	db09      	blt.n	8022fa2 <_dtoa_r+0x8c2>
 8022f8e:	1b1c      	subs	r4, r3, r4
 8022f90:	9b03      	ldr	r3, [sp, #12]
 8022f92:	2b00      	cmp	r3, #0
 8022f94:	f6bf af30 	bge.w	8022df8 <_dtoa_r+0x718>
 8022f98:	9b00      	ldr	r3, [sp, #0]
 8022f9a:	9a03      	ldr	r2, [sp, #12]
 8022f9c:	1a9e      	subs	r6, r3, r2
 8022f9e:	2300      	movs	r3, #0
 8022fa0:	e72b      	b.n	8022dfa <_dtoa_r+0x71a>
 8022fa2:	9b08      	ldr	r3, [sp, #32]
 8022fa4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8022fa6:	9408      	str	r4, [sp, #32]
 8022fa8:	1ae3      	subs	r3, r4, r3
 8022faa:	441a      	add	r2, r3
 8022fac:	9e00      	ldr	r6, [sp, #0]
 8022fae:	9b03      	ldr	r3, [sp, #12]
 8022fb0:	920d      	str	r2, [sp, #52]	@ 0x34
 8022fb2:	2400      	movs	r4, #0
 8022fb4:	e721      	b.n	8022dfa <_dtoa_r+0x71a>
 8022fb6:	9c08      	ldr	r4, [sp, #32]
 8022fb8:	9e00      	ldr	r6, [sp, #0]
 8022fba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8022fbc:	e728      	b.n	8022e10 <_dtoa_r+0x730>
 8022fbe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8022fc2:	e751      	b.n	8022e68 <_dtoa_r+0x788>
 8022fc4:	9a08      	ldr	r2, [sp, #32]
 8022fc6:	9902      	ldr	r1, [sp, #8]
 8022fc8:	e750      	b.n	8022e6c <_dtoa_r+0x78c>
 8022fca:	f8cd 8008 	str.w	r8, [sp, #8]
 8022fce:	e751      	b.n	8022e74 <_dtoa_r+0x794>
 8022fd0:	2300      	movs	r3, #0
 8022fd2:	e779      	b.n	8022ec8 <_dtoa_r+0x7e8>
 8022fd4:	9b04      	ldr	r3, [sp, #16]
 8022fd6:	e777      	b.n	8022ec8 <_dtoa_r+0x7e8>
 8022fd8:	2300      	movs	r3, #0
 8022fda:	9308      	str	r3, [sp, #32]
 8022fdc:	e779      	b.n	8022ed2 <_dtoa_r+0x7f2>
 8022fde:	d093      	beq.n	8022f08 <_dtoa_r+0x828>
 8022fe0:	9a00      	ldr	r2, [sp, #0]
 8022fe2:	331c      	adds	r3, #28
 8022fe4:	441a      	add	r2, r3
 8022fe6:	9200      	str	r2, [sp, #0]
 8022fe8:	9a06      	ldr	r2, [sp, #24]
 8022fea:	441a      	add	r2, r3
 8022fec:	441e      	add	r6, r3
 8022fee:	9206      	str	r2, [sp, #24]
 8022ff0:	e78a      	b.n	8022f08 <_dtoa_r+0x828>
 8022ff2:	4603      	mov	r3, r0
 8022ff4:	e7f4      	b.n	8022fe0 <_dtoa_r+0x900>
 8022ff6:	9b03      	ldr	r3, [sp, #12]
 8022ff8:	2b00      	cmp	r3, #0
 8022ffa:	46b8      	mov	r8, r7
 8022ffc:	dc20      	bgt.n	8023040 <_dtoa_r+0x960>
 8022ffe:	469b      	mov	fp, r3
 8023000:	9b07      	ldr	r3, [sp, #28]
 8023002:	2b02      	cmp	r3, #2
 8023004:	dd1e      	ble.n	8023044 <_dtoa_r+0x964>
 8023006:	f1bb 0f00 	cmp.w	fp, #0
 802300a:	f47f adb1 	bne.w	8022b70 <_dtoa_r+0x490>
 802300e:	4621      	mov	r1, r4
 8023010:	465b      	mov	r3, fp
 8023012:	2205      	movs	r2, #5
 8023014:	4648      	mov	r0, r9
 8023016:	f000 f9eb 	bl	80233f0 <__multadd>
 802301a:	4601      	mov	r1, r0
 802301c:	4604      	mov	r4, r0
 802301e:	9802      	ldr	r0, [sp, #8]
 8023020:	f000 fbf6 	bl	8023810 <__mcmp>
 8023024:	2800      	cmp	r0, #0
 8023026:	f77f ada3 	ble.w	8022b70 <_dtoa_r+0x490>
 802302a:	4656      	mov	r6, sl
 802302c:	2331      	movs	r3, #49	@ 0x31
 802302e:	f806 3b01 	strb.w	r3, [r6], #1
 8023032:	f108 0801 	add.w	r8, r8, #1
 8023036:	e59f      	b.n	8022b78 <_dtoa_r+0x498>
 8023038:	9c03      	ldr	r4, [sp, #12]
 802303a:	46b8      	mov	r8, r7
 802303c:	4625      	mov	r5, r4
 802303e:	e7f4      	b.n	802302a <_dtoa_r+0x94a>
 8023040:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8023044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023046:	2b00      	cmp	r3, #0
 8023048:	f000 8101 	beq.w	802324e <_dtoa_r+0xb6e>
 802304c:	2e00      	cmp	r6, #0
 802304e:	dd05      	ble.n	802305c <_dtoa_r+0x97c>
 8023050:	4629      	mov	r1, r5
 8023052:	4632      	mov	r2, r6
 8023054:	4648      	mov	r0, r9
 8023056:	f000 fb6f 	bl	8023738 <__lshift>
 802305a:	4605      	mov	r5, r0
 802305c:	9b08      	ldr	r3, [sp, #32]
 802305e:	2b00      	cmp	r3, #0
 8023060:	d05c      	beq.n	802311c <_dtoa_r+0xa3c>
 8023062:	6869      	ldr	r1, [r5, #4]
 8023064:	4648      	mov	r0, r9
 8023066:	f000 f961 	bl	802332c <_Balloc>
 802306a:	4606      	mov	r6, r0
 802306c:	b928      	cbnz	r0, 802307a <_dtoa_r+0x99a>
 802306e:	4b82      	ldr	r3, [pc, #520]	@ (8023278 <_dtoa_r+0xb98>)
 8023070:	4602      	mov	r2, r0
 8023072:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8023076:	f7ff bb4a 	b.w	802270e <_dtoa_r+0x2e>
 802307a:	692a      	ldr	r2, [r5, #16]
 802307c:	3202      	adds	r2, #2
 802307e:	0092      	lsls	r2, r2, #2
 8023080:	f105 010c 	add.w	r1, r5, #12
 8023084:	300c      	adds	r0, #12
 8023086:	f7ff fa74 	bl	8022572 <memcpy>
 802308a:	2201      	movs	r2, #1
 802308c:	4631      	mov	r1, r6
 802308e:	4648      	mov	r0, r9
 8023090:	f000 fb52 	bl	8023738 <__lshift>
 8023094:	f10a 0301 	add.w	r3, sl, #1
 8023098:	9300      	str	r3, [sp, #0]
 802309a:	eb0a 030b 	add.w	r3, sl, fp
 802309e:	9308      	str	r3, [sp, #32]
 80230a0:	9b04      	ldr	r3, [sp, #16]
 80230a2:	f003 0301 	and.w	r3, r3, #1
 80230a6:	462f      	mov	r7, r5
 80230a8:	9306      	str	r3, [sp, #24]
 80230aa:	4605      	mov	r5, r0
 80230ac:	9b00      	ldr	r3, [sp, #0]
 80230ae:	9802      	ldr	r0, [sp, #8]
 80230b0:	4621      	mov	r1, r4
 80230b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80230b6:	f7ff fa89 	bl	80225cc <quorem>
 80230ba:	4603      	mov	r3, r0
 80230bc:	3330      	adds	r3, #48	@ 0x30
 80230be:	9003      	str	r0, [sp, #12]
 80230c0:	4639      	mov	r1, r7
 80230c2:	9802      	ldr	r0, [sp, #8]
 80230c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80230c6:	f000 fba3 	bl	8023810 <__mcmp>
 80230ca:	462a      	mov	r2, r5
 80230cc:	9004      	str	r0, [sp, #16]
 80230ce:	4621      	mov	r1, r4
 80230d0:	4648      	mov	r0, r9
 80230d2:	f000 fbb9 	bl	8023848 <__mdiff>
 80230d6:	68c2      	ldr	r2, [r0, #12]
 80230d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80230da:	4606      	mov	r6, r0
 80230dc:	bb02      	cbnz	r2, 8023120 <_dtoa_r+0xa40>
 80230de:	4601      	mov	r1, r0
 80230e0:	9802      	ldr	r0, [sp, #8]
 80230e2:	f000 fb95 	bl	8023810 <__mcmp>
 80230e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80230e8:	4602      	mov	r2, r0
 80230ea:	4631      	mov	r1, r6
 80230ec:	4648      	mov	r0, r9
 80230ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80230f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80230f2:	f000 f95b 	bl	80233ac <_Bfree>
 80230f6:	9b07      	ldr	r3, [sp, #28]
 80230f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80230fa:	9e00      	ldr	r6, [sp, #0]
 80230fc:	ea42 0103 	orr.w	r1, r2, r3
 8023100:	9b06      	ldr	r3, [sp, #24]
 8023102:	4319      	orrs	r1, r3
 8023104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023106:	d10d      	bne.n	8023124 <_dtoa_r+0xa44>
 8023108:	2b39      	cmp	r3, #57	@ 0x39
 802310a:	d027      	beq.n	802315c <_dtoa_r+0xa7c>
 802310c:	9a04      	ldr	r2, [sp, #16]
 802310e:	2a00      	cmp	r2, #0
 8023110:	dd01      	ble.n	8023116 <_dtoa_r+0xa36>
 8023112:	9b03      	ldr	r3, [sp, #12]
 8023114:	3331      	adds	r3, #49	@ 0x31
 8023116:	f88b 3000 	strb.w	r3, [fp]
 802311a:	e52e      	b.n	8022b7a <_dtoa_r+0x49a>
 802311c:	4628      	mov	r0, r5
 802311e:	e7b9      	b.n	8023094 <_dtoa_r+0x9b4>
 8023120:	2201      	movs	r2, #1
 8023122:	e7e2      	b.n	80230ea <_dtoa_r+0xa0a>
 8023124:	9904      	ldr	r1, [sp, #16]
 8023126:	2900      	cmp	r1, #0
 8023128:	db04      	blt.n	8023134 <_dtoa_r+0xa54>
 802312a:	9807      	ldr	r0, [sp, #28]
 802312c:	4301      	orrs	r1, r0
 802312e:	9806      	ldr	r0, [sp, #24]
 8023130:	4301      	orrs	r1, r0
 8023132:	d120      	bne.n	8023176 <_dtoa_r+0xa96>
 8023134:	2a00      	cmp	r2, #0
 8023136:	ddee      	ble.n	8023116 <_dtoa_r+0xa36>
 8023138:	9902      	ldr	r1, [sp, #8]
 802313a:	9300      	str	r3, [sp, #0]
 802313c:	2201      	movs	r2, #1
 802313e:	4648      	mov	r0, r9
 8023140:	f000 fafa 	bl	8023738 <__lshift>
 8023144:	4621      	mov	r1, r4
 8023146:	9002      	str	r0, [sp, #8]
 8023148:	f000 fb62 	bl	8023810 <__mcmp>
 802314c:	2800      	cmp	r0, #0
 802314e:	9b00      	ldr	r3, [sp, #0]
 8023150:	dc02      	bgt.n	8023158 <_dtoa_r+0xa78>
 8023152:	d1e0      	bne.n	8023116 <_dtoa_r+0xa36>
 8023154:	07da      	lsls	r2, r3, #31
 8023156:	d5de      	bpl.n	8023116 <_dtoa_r+0xa36>
 8023158:	2b39      	cmp	r3, #57	@ 0x39
 802315a:	d1da      	bne.n	8023112 <_dtoa_r+0xa32>
 802315c:	2339      	movs	r3, #57	@ 0x39
 802315e:	f88b 3000 	strb.w	r3, [fp]
 8023162:	4633      	mov	r3, r6
 8023164:	461e      	mov	r6, r3
 8023166:	3b01      	subs	r3, #1
 8023168:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 802316c:	2a39      	cmp	r2, #57	@ 0x39
 802316e:	d04e      	beq.n	802320e <_dtoa_r+0xb2e>
 8023170:	3201      	adds	r2, #1
 8023172:	701a      	strb	r2, [r3, #0]
 8023174:	e501      	b.n	8022b7a <_dtoa_r+0x49a>
 8023176:	2a00      	cmp	r2, #0
 8023178:	dd03      	ble.n	8023182 <_dtoa_r+0xaa2>
 802317a:	2b39      	cmp	r3, #57	@ 0x39
 802317c:	d0ee      	beq.n	802315c <_dtoa_r+0xa7c>
 802317e:	3301      	adds	r3, #1
 8023180:	e7c9      	b.n	8023116 <_dtoa_r+0xa36>
 8023182:	9a00      	ldr	r2, [sp, #0]
 8023184:	9908      	ldr	r1, [sp, #32]
 8023186:	f802 3c01 	strb.w	r3, [r2, #-1]
 802318a:	428a      	cmp	r2, r1
 802318c:	d028      	beq.n	80231e0 <_dtoa_r+0xb00>
 802318e:	9902      	ldr	r1, [sp, #8]
 8023190:	2300      	movs	r3, #0
 8023192:	220a      	movs	r2, #10
 8023194:	4648      	mov	r0, r9
 8023196:	f000 f92b 	bl	80233f0 <__multadd>
 802319a:	42af      	cmp	r7, r5
 802319c:	9002      	str	r0, [sp, #8]
 802319e:	f04f 0300 	mov.w	r3, #0
 80231a2:	f04f 020a 	mov.w	r2, #10
 80231a6:	4639      	mov	r1, r7
 80231a8:	4648      	mov	r0, r9
 80231aa:	d107      	bne.n	80231bc <_dtoa_r+0xadc>
 80231ac:	f000 f920 	bl	80233f0 <__multadd>
 80231b0:	4607      	mov	r7, r0
 80231b2:	4605      	mov	r5, r0
 80231b4:	9b00      	ldr	r3, [sp, #0]
 80231b6:	3301      	adds	r3, #1
 80231b8:	9300      	str	r3, [sp, #0]
 80231ba:	e777      	b.n	80230ac <_dtoa_r+0x9cc>
 80231bc:	f000 f918 	bl	80233f0 <__multadd>
 80231c0:	4629      	mov	r1, r5
 80231c2:	4607      	mov	r7, r0
 80231c4:	2300      	movs	r3, #0
 80231c6:	220a      	movs	r2, #10
 80231c8:	4648      	mov	r0, r9
 80231ca:	f000 f911 	bl	80233f0 <__multadd>
 80231ce:	4605      	mov	r5, r0
 80231d0:	e7f0      	b.n	80231b4 <_dtoa_r+0xad4>
 80231d2:	f1bb 0f00 	cmp.w	fp, #0
 80231d6:	bfcc      	ite	gt
 80231d8:	465e      	movgt	r6, fp
 80231da:	2601      	movle	r6, #1
 80231dc:	4456      	add	r6, sl
 80231de:	2700      	movs	r7, #0
 80231e0:	9902      	ldr	r1, [sp, #8]
 80231e2:	9300      	str	r3, [sp, #0]
 80231e4:	2201      	movs	r2, #1
 80231e6:	4648      	mov	r0, r9
 80231e8:	f000 faa6 	bl	8023738 <__lshift>
 80231ec:	4621      	mov	r1, r4
 80231ee:	9002      	str	r0, [sp, #8]
 80231f0:	f000 fb0e 	bl	8023810 <__mcmp>
 80231f4:	2800      	cmp	r0, #0
 80231f6:	dcb4      	bgt.n	8023162 <_dtoa_r+0xa82>
 80231f8:	d102      	bne.n	8023200 <_dtoa_r+0xb20>
 80231fa:	9b00      	ldr	r3, [sp, #0]
 80231fc:	07db      	lsls	r3, r3, #31
 80231fe:	d4b0      	bmi.n	8023162 <_dtoa_r+0xa82>
 8023200:	4633      	mov	r3, r6
 8023202:	461e      	mov	r6, r3
 8023204:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8023208:	2a30      	cmp	r2, #48	@ 0x30
 802320a:	d0fa      	beq.n	8023202 <_dtoa_r+0xb22>
 802320c:	e4b5      	b.n	8022b7a <_dtoa_r+0x49a>
 802320e:	459a      	cmp	sl, r3
 8023210:	d1a8      	bne.n	8023164 <_dtoa_r+0xa84>
 8023212:	2331      	movs	r3, #49	@ 0x31
 8023214:	f108 0801 	add.w	r8, r8, #1
 8023218:	f88a 3000 	strb.w	r3, [sl]
 802321c:	e4ad      	b.n	8022b7a <_dtoa_r+0x49a>
 802321e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8023220:	f8df a058 	ldr.w	sl, [pc, #88]	@ 802327c <_dtoa_r+0xb9c>
 8023224:	b11b      	cbz	r3, 802322e <_dtoa_r+0xb4e>
 8023226:	f10a 0308 	add.w	r3, sl, #8
 802322a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 802322c:	6013      	str	r3, [r2, #0]
 802322e:	4650      	mov	r0, sl
 8023230:	b017      	add	sp, #92	@ 0x5c
 8023232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023236:	9b07      	ldr	r3, [sp, #28]
 8023238:	2b01      	cmp	r3, #1
 802323a:	f77f ae2e 	ble.w	8022e9a <_dtoa_r+0x7ba>
 802323e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8023240:	9308      	str	r3, [sp, #32]
 8023242:	2001      	movs	r0, #1
 8023244:	e64d      	b.n	8022ee2 <_dtoa_r+0x802>
 8023246:	f1bb 0f00 	cmp.w	fp, #0
 802324a:	f77f aed9 	ble.w	8023000 <_dtoa_r+0x920>
 802324e:	4656      	mov	r6, sl
 8023250:	9802      	ldr	r0, [sp, #8]
 8023252:	4621      	mov	r1, r4
 8023254:	f7ff f9ba 	bl	80225cc <quorem>
 8023258:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 802325c:	f806 3b01 	strb.w	r3, [r6], #1
 8023260:	eba6 020a 	sub.w	r2, r6, sl
 8023264:	4593      	cmp	fp, r2
 8023266:	ddb4      	ble.n	80231d2 <_dtoa_r+0xaf2>
 8023268:	9902      	ldr	r1, [sp, #8]
 802326a:	2300      	movs	r3, #0
 802326c:	220a      	movs	r2, #10
 802326e:	4648      	mov	r0, r9
 8023270:	f000 f8be 	bl	80233f0 <__multadd>
 8023274:	9002      	str	r0, [sp, #8]
 8023276:	e7eb      	b.n	8023250 <_dtoa_r+0xb70>
 8023278:	08026e54 	.word	0x08026e54
 802327c:	08026def 	.word	0x08026def

08023280 <__env_lock>:
 8023280:	4801      	ldr	r0, [pc, #4]	@ (8023288 <__env_lock+0x8>)
 8023282:	f7ff b96c 	b.w	802255e <__retarget_lock_acquire_recursive>
 8023286:	bf00      	nop
 8023288:	20028c1c 	.word	0x20028c1c

0802328c <__env_unlock>:
 802328c:	4801      	ldr	r0, [pc, #4]	@ (8023294 <__env_unlock+0x8>)
 802328e:	f7ff b967 	b.w	8022560 <__retarget_lock_release_recursive>
 8023292:	bf00      	nop
 8023294:	20028c1c 	.word	0x20028c1c

08023298 <_free_r>:
 8023298:	b538      	push	{r3, r4, r5, lr}
 802329a:	4605      	mov	r5, r0
 802329c:	2900      	cmp	r1, #0
 802329e:	d041      	beq.n	8023324 <_free_r+0x8c>
 80232a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80232a4:	1f0c      	subs	r4, r1, #4
 80232a6:	2b00      	cmp	r3, #0
 80232a8:	bfb8      	it	lt
 80232aa:	18e4      	addlt	r4, r4, r3
 80232ac:	f7fe f844 	bl	8021338 <__malloc_lock>
 80232b0:	4a1d      	ldr	r2, [pc, #116]	@ (8023328 <_free_r+0x90>)
 80232b2:	6813      	ldr	r3, [r2, #0]
 80232b4:	b933      	cbnz	r3, 80232c4 <_free_r+0x2c>
 80232b6:	6063      	str	r3, [r4, #4]
 80232b8:	6014      	str	r4, [r2, #0]
 80232ba:	4628      	mov	r0, r5
 80232bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80232c0:	f7fe b840 	b.w	8021344 <__malloc_unlock>
 80232c4:	42a3      	cmp	r3, r4
 80232c6:	d908      	bls.n	80232da <_free_r+0x42>
 80232c8:	6820      	ldr	r0, [r4, #0]
 80232ca:	1821      	adds	r1, r4, r0
 80232cc:	428b      	cmp	r3, r1
 80232ce:	bf01      	itttt	eq
 80232d0:	6819      	ldreq	r1, [r3, #0]
 80232d2:	685b      	ldreq	r3, [r3, #4]
 80232d4:	1809      	addeq	r1, r1, r0
 80232d6:	6021      	streq	r1, [r4, #0]
 80232d8:	e7ed      	b.n	80232b6 <_free_r+0x1e>
 80232da:	461a      	mov	r2, r3
 80232dc:	685b      	ldr	r3, [r3, #4]
 80232de:	b10b      	cbz	r3, 80232e4 <_free_r+0x4c>
 80232e0:	42a3      	cmp	r3, r4
 80232e2:	d9fa      	bls.n	80232da <_free_r+0x42>
 80232e4:	6811      	ldr	r1, [r2, #0]
 80232e6:	1850      	adds	r0, r2, r1
 80232e8:	42a0      	cmp	r0, r4
 80232ea:	d10b      	bne.n	8023304 <_free_r+0x6c>
 80232ec:	6820      	ldr	r0, [r4, #0]
 80232ee:	4401      	add	r1, r0
 80232f0:	1850      	adds	r0, r2, r1
 80232f2:	4283      	cmp	r3, r0
 80232f4:	6011      	str	r1, [r2, #0]
 80232f6:	d1e0      	bne.n	80232ba <_free_r+0x22>
 80232f8:	6818      	ldr	r0, [r3, #0]
 80232fa:	685b      	ldr	r3, [r3, #4]
 80232fc:	6053      	str	r3, [r2, #4]
 80232fe:	4408      	add	r0, r1
 8023300:	6010      	str	r0, [r2, #0]
 8023302:	e7da      	b.n	80232ba <_free_r+0x22>
 8023304:	d902      	bls.n	802330c <_free_r+0x74>
 8023306:	230c      	movs	r3, #12
 8023308:	602b      	str	r3, [r5, #0]
 802330a:	e7d6      	b.n	80232ba <_free_r+0x22>
 802330c:	6820      	ldr	r0, [r4, #0]
 802330e:	1821      	adds	r1, r4, r0
 8023310:	428b      	cmp	r3, r1
 8023312:	bf04      	itt	eq
 8023314:	6819      	ldreq	r1, [r3, #0]
 8023316:	685b      	ldreq	r3, [r3, #4]
 8023318:	6063      	str	r3, [r4, #4]
 802331a:	bf04      	itt	eq
 802331c:	1809      	addeq	r1, r1, r0
 802331e:	6021      	streq	r1, [r4, #0]
 8023320:	6054      	str	r4, [r2, #4]
 8023322:	e7ca      	b.n	80232ba <_free_r+0x22>
 8023324:	bd38      	pop	{r3, r4, r5, pc}
 8023326:	bf00      	nop
 8023328:	20028ad8 	.word	0x20028ad8

0802332c <_Balloc>:
 802332c:	b570      	push	{r4, r5, r6, lr}
 802332e:	69c6      	ldr	r6, [r0, #28]
 8023330:	4604      	mov	r4, r0
 8023332:	460d      	mov	r5, r1
 8023334:	b976      	cbnz	r6, 8023354 <_Balloc+0x28>
 8023336:	2010      	movs	r0, #16
 8023338:	f7fd ff4c 	bl	80211d4 <malloc>
 802333c:	4602      	mov	r2, r0
 802333e:	61e0      	str	r0, [r4, #28]
 8023340:	b920      	cbnz	r0, 802334c <_Balloc+0x20>
 8023342:	4b18      	ldr	r3, [pc, #96]	@ (80233a4 <_Balloc+0x78>)
 8023344:	4818      	ldr	r0, [pc, #96]	@ (80233a8 <_Balloc+0x7c>)
 8023346:	216b      	movs	r1, #107	@ 0x6b
 8023348:	f7ff f922 	bl	8022590 <__assert_func>
 802334c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8023350:	6006      	str	r6, [r0, #0]
 8023352:	60c6      	str	r6, [r0, #12]
 8023354:	69e6      	ldr	r6, [r4, #28]
 8023356:	68f3      	ldr	r3, [r6, #12]
 8023358:	b183      	cbz	r3, 802337c <_Balloc+0x50>
 802335a:	69e3      	ldr	r3, [r4, #28]
 802335c:	68db      	ldr	r3, [r3, #12]
 802335e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8023362:	b9b8      	cbnz	r0, 8023394 <_Balloc+0x68>
 8023364:	2101      	movs	r1, #1
 8023366:	fa01 f605 	lsl.w	r6, r1, r5
 802336a:	1d72      	adds	r2, r6, #5
 802336c:	0092      	lsls	r2, r2, #2
 802336e:	4620      	mov	r0, r4
 8023370:	f7fd fec2 	bl	80210f8 <_calloc_r>
 8023374:	b160      	cbz	r0, 8023390 <_Balloc+0x64>
 8023376:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802337a:	e00e      	b.n	802339a <_Balloc+0x6e>
 802337c:	2221      	movs	r2, #33	@ 0x21
 802337e:	2104      	movs	r1, #4
 8023380:	4620      	mov	r0, r4
 8023382:	f7fd feb9 	bl	80210f8 <_calloc_r>
 8023386:	69e3      	ldr	r3, [r4, #28]
 8023388:	60f0      	str	r0, [r6, #12]
 802338a:	68db      	ldr	r3, [r3, #12]
 802338c:	2b00      	cmp	r3, #0
 802338e:	d1e4      	bne.n	802335a <_Balloc+0x2e>
 8023390:	2000      	movs	r0, #0
 8023392:	bd70      	pop	{r4, r5, r6, pc}
 8023394:	6802      	ldr	r2, [r0, #0]
 8023396:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802339a:	2300      	movs	r3, #0
 802339c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80233a0:	e7f7      	b.n	8023392 <_Balloc+0x66>
 80233a2:	bf00      	nop
 80233a4:	08026d10 	.word	0x08026d10
 80233a8:	08026e65 	.word	0x08026e65

080233ac <_Bfree>:
 80233ac:	b570      	push	{r4, r5, r6, lr}
 80233ae:	69c6      	ldr	r6, [r0, #28]
 80233b0:	4605      	mov	r5, r0
 80233b2:	460c      	mov	r4, r1
 80233b4:	b976      	cbnz	r6, 80233d4 <_Bfree+0x28>
 80233b6:	2010      	movs	r0, #16
 80233b8:	f7fd ff0c 	bl	80211d4 <malloc>
 80233bc:	4602      	mov	r2, r0
 80233be:	61e8      	str	r0, [r5, #28]
 80233c0:	b920      	cbnz	r0, 80233cc <_Bfree+0x20>
 80233c2:	4b09      	ldr	r3, [pc, #36]	@ (80233e8 <_Bfree+0x3c>)
 80233c4:	4809      	ldr	r0, [pc, #36]	@ (80233ec <_Bfree+0x40>)
 80233c6:	218f      	movs	r1, #143	@ 0x8f
 80233c8:	f7ff f8e2 	bl	8022590 <__assert_func>
 80233cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80233d0:	6006      	str	r6, [r0, #0]
 80233d2:	60c6      	str	r6, [r0, #12]
 80233d4:	b13c      	cbz	r4, 80233e6 <_Bfree+0x3a>
 80233d6:	69eb      	ldr	r3, [r5, #28]
 80233d8:	6862      	ldr	r2, [r4, #4]
 80233da:	68db      	ldr	r3, [r3, #12]
 80233dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80233e0:	6021      	str	r1, [r4, #0]
 80233e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80233e6:	bd70      	pop	{r4, r5, r6, pc}
 80233e8:	08026d10 	.word	0x08026d10
 80233ec:	08026e65 	.word	0x08026e65

080233f0 <__multadd>:
 80233f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80233f4:	690d      	ldr	r5, [r1, #16]
 80233f6:	4607      	mov	r7, r0
 80233f8:	460c      	mov	r4, r1
 80233fa:	461e      	mov	r6, r3
 80233fc:	f101 0c14 	add.w	ip, r1, #20
 8023400:	2000      	movs	r0, #0
 8023402:	f8dc 3000 	ldr.w	r3, [ip]
 8023406:	b299      	uxth	r1, r3
 8023408:	fb02 6101 	mla	r1, r2, r1, r6
 802340c:	0c1e      	lsrs	r6, r3, #16
 802340e:	0c0b      	lsrs	r3, r1, #16
 8023410:	fb02 3306 	mla	r3, r2, r6, r3
 8023414:	b289      	uxth	r1, r1
 8023416:	3001      	adds	r0, #1
 8023418:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 802341c:	4285      	cmp	r5, r0
 802341e:	f84c 1b04 	str.w	r1, [ip], #4
 8023422:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8023426:	dcec      	bgt.n	8023402 <__multadd+0x12>
 8023428:	b30e      	cbz	r6, 802346e <__multadd+0x7e>
 802342a:	68a3      	ldr	r3, [r4, #8]
 802342c:	42ab      	cmp	r3, r5
 802342e:	dc19      	bgt.n	8023464 <__multadd+0x74>
 8023430:	6861      	ldr	r1, [r4, #4]
 8023432:	4638      	mov	r0, r7
 8023434:	3101      	adds	r1, #1
 8023436:	f7ff ff79 	bl	802332c <_Balloc>
 802343a:	4680      	mov	r8, r0
 802343c:	b928      	cbnz	r0, 802344a <__multadd+0x5a>
 802343e:	4602      	mov	r2, r0
 8023440:	4b0c      	ldr	r3, [pc, #48]	@ (8023474 <__multadd+0x84>)
 8023442:	480d      	ldr	r0, [pc, #52]	@ (8023478 <__multadd+0x88>)
 8023444:	21ba      	movs	r1, #186	@ 0xba
 8023446:	f7ff f8a3 	bl	8022590 <__assert_func>
 802344a:	6922      	ldr	r2, [r4, #16]
 802344c:	3202      	adds	r2, #2
 802344e:	f104 010c 	add.w	r1, r4, #12
 8023452:	0092      	lsls	r2, r2, #2
 8023454:	300c      	adds	r0, #12
 8023456:	f7ff f88c 	bl	8022572 <memcpy>
 802345a:	4621      	mov	r1, r4
 802345c:	4638      	mov	r0, r7
 802345e:	f7ff ffa5 	bl	80233ac <_Bfree>
 8023462:	4644      	mov	r4, r8
 8023464:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8023468:	3501      	adds	r5, #1
 802346a:	615e      	str	r6, [r3, #20]
 802346c:	6125      	str	r5, [r4, #16]
 802346e:	4620      	mov	r0, r4
 8023470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023474:	08026e54 	.word	0x08026e54
 8023478:	08026e65 	.word	0x08026e65

0802347c <__hi0bits>:
 802347c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8023480:	4603      	mov	r3, r0
 8023482:	bf36      	itet	cc
 8023484:	0403      	lslcc	r3, r0, #16
 8023486:	2000      	movcs	r0, #0
 8023488:	2010      	movcc	r0, #16
 802348a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802348e:	bf3c      	itt	cc
 8023490:	021b      	lslcc	r3, r3, #8
 8023492:	3008      	addcc	r0, #8
 8023494:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8023498:	bf3c      	itt	cc
 802349a:	011b      	lslcc	r3, r3, #4
 802349c:	3004      	addcc	r0, #4
 802349e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80234a2:	bf3c      	itt	cc
 80234a4:	009b      	lslcc	r3, r3, #2
 80234a6:	3002      	addcc	r0, #2
 80234a8:	2b00      	cmp	r3, #0
 80234aa:	db05      	blt.n	80234b8 <__hi0bits+0x3c>
 80234ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80234b0:	f100 0001 	add.w	r0, r0, #1
 80234b4:	bf08      	it	eq
 80234b6:	2020      	moveq	r0, #32
 80234b8:	4770      	bx	lr

080234ba <__lo0bits>:
 80234ba:	6803      	ldr	r3, [r0, #0]
 80234bc:	4602      	mov	r2, r0
 80234be:	f013 0007 	ands.w	r0, r3, #7
 80234c2:	d00b      	beq.n	80234dc <__lo0bits+0x22>
 80234c4:	07d9      	lsls	r1, r3, #31
 80234c6:	d421      	bmi.n	802350c <__lo0bits+0x52>
 80234c8:	0798      	lsls	r0, r3, #30
 80234ca:	bf49      	itett	mi
 80234cc:	085b      	lsrmi	r3, r3, #1
 80234ce:	089b      	lsrpl	r3, r3, #2
 80234d0:	2001      	movmi	r0, #1
 80234d2:	6013      	strmi	r3, [r2, #0]
 80234d4:	bf5c      	itt	pl
 80234d6:	6013      	strpl	r3, [r2, #0]
 80234d8:	2002      	movpl	r0, #2
 80234da:	4770      	bx	lr
 80234dc:	b299      	uxth	r1, r3
 80234de:	b909      	cbnz	r1, 80234e4 <__lo0bits+0x2a>
 80234e0:	0c1b      	lsrs	r3, r3, #16
 80234e2:	2010      	movs	r0, #16
 80234e4:	b2d9      	uxtb	r1, r3
 80234e6:	b909      	cbnz	r1, 80234ec <__lo0bits+0x32>
 80234e8:	3008      	adds	r0, #8
 80234ea:	0a1b      	lsrs	r3, r3, #8
 80234ec:	0719      	lsls	r1, r3, #28
 80234ee:	bf04      	itt	eq
 80234f0:	091b      	lsreq	r3, r3, #4
 80234f2:	3004      	addeq	r0, #4
 80234f4:	0799      	lsls	r1, r3, #30
 80234f6:	bf04      	itt	eq
 80234f8:	089b      	lsreq	r3, r3, #2
 80234fa:	3002      	addeq	r0, #2
 80234fc:	07d9      	lsls	r1, r3, #31
 80234fe:	d403      	bmi.n	8023508 <__lo0bits+0x4e>
 8023500:	085b      	lsrs	r3, r3, #1
 8023502:	f100 0001 	add.w	r0, r0, #1
 8023506:	d003      	beq.n	8023510 <__lo0bits+0x56>
 8023508:	6013      	str	r3, [r2, #0]
 802350a:	4770      	bx	lr
 802350c:	2000      	movs	r0, #0
 802350e:	4770      	bx	lr
 8023510:	2020      	movs	r0, #32
 8023512:	4770      	bx	lr

08023514 <__i2b>:
 8023514:	b510      	push	{r4, lr}
 8023516:	460c      	mov	r4, r1
 8023518:	2101      	movs	r1, #1
 802351a:	f7ff ff07 	bl	802332c <_Balloc>
 802351e:	4602      	mov	r2, r0
 8023520:	b928      	cbnz	r0, 802352e <__i2b+0x1a>
 8023522:	4b05      	ldr	r3, [pc, #20]	@ (8023538 <__i2b+0x24>)
 8023524:	4805      	ldr	r0, [pc, #20]	@ (802353c <__i2b+0x28>)
 8023526:	f240 1145 	movw	r1, #325	@ 0x145
 802352a:	f7ff f831 	bl	8022590 <__assert_func>
 802352e:	2301      	movs	r3, #1
 8023530:	6144      	str	r4, [r0, #20]
 8023532:	6103      	str	r3, [r0, #16]
 8023534:	bd10      	pop	{r4, pc}
 8023536:	bf00      	nop
 8023538:	08026e54 	.word	0x08026e54
 802353c:	08026e65 	.word	0x08026e65

08023540 <__multiply>:
 8023540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023544:	4617      	mov	r7, r2
 8023546:	690a      	ldr	r2, [r1, #16]
 8023548:	693b      	ldr	r3, [r7, #16]
 802354a:	429a      	cmp	r2, r3
 802354c:	bfa8      	it	ge
 802354e:	463b      	movge	r3, r7
 8023550:	4689      	mov	r9, r1
 8023552:	bfa4      	itt	ge
 8023554:	460f      	movge	r7, r1
 8023556:	4699      	movge	r9, r3
 8023558:	693d      	ldr	r5, [r7, #16]
 802355a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 802355e:	68bb      	ldr	r3, [r7, #8]
 8023560:	6879      	ldr	r1, [r7, #4]
 8023562:	eb05 060a 	add.w	r6, r5, sl
 8023566:	42b3      	cmp	r3, r6
 8023568:	b085      	sub	sp, #20
 802356a:	bfb8      	it	lt
 802356c:	3101      	addlt	r1, #1
 802356e:	f7ff fedd 	bl	802332c <_Balloc>
 8023572:	b930      	cbnz	r0, 8023582 <__multiply+0x42>
 8023574:	4602      	mov	r2, r0
 8023576:	4b41      	ldr	r3, [pc, #260]	@ (802367c <__multiply+0x13c>)
 8023578:	4841      	ldr	r0, [pc, #260]	@ (8023680 <__multiply+0x140>)
 802357a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 802357e:	f7ff f807 	bl	8022590 <__assert_func>
 8023582:	f100 0414 	add.w	r4, r0, #20
 8023586:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 802358a:	4623      	mov	r3, r4
 802358c:	2200      	movs	r2, #0
 802358e:	4573      	cmp	r3, lr
 8023590:	d320      	bcc.n	80235d4 <__multiply+0x94>
 8023592:	f107 0814 	add.w	r8, r7, #20
 8023596:	f109 0114 	add.w	r1, r9, #20
 802359a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 802359e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80235a2:	9302      	str	r3, [sp, #8]
 80235a4:	1beb      	subs	r3, r5, r7
 80235a6:	3b15      	subs	r3, #21
 80235a8:	f023 0303 	bic.w	r3, r3, #3
 80235ac:	3304      	adds	r3, #4
 80235ae:	3715      	adds	r7, #21
 80235b0:	42bd      	cmp	r5, r7
 80235b2:	bf38      	it	cc
 80235b4:	2304      	movcc	r3, #4
 80235b6:	9301      	str	r3, [sp, #4]
 80235b8:	9b02      	ldr	r3, [sp, #8]
 80235ba:	9103      	str	r1, [sp, #12]
 80235bc:	428b      	cmp	r3, r1
 80235be:	d80c      	bhi.n	80235da <__multiply+0x9a>
 80235c0:	2e00      	cmp	r6, #0
 80235c2:	dd03      	ble.n	80235cc <__multiply+0x8c>
 80235c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80235c8:	2b00      	cmp	r3, #0
 80235ca:	d055      	beq.n	8023678 <__multiply+0x138>
 80235cc:	6106      	str	r6, [r0, #16]
 80235ce:	b005      	add	sp, #20
 80235d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80235d4:	f843 2b04 	str.w	r2, [r3], #4
 80235d8:	e7d9      	b.n	802358e <__multiply+0x4e>
 80235da:	f8b1 a000 	ldrh.w	sl, [r1]
 80235de:	f1ba 0f00 	cmp.w	sl, #0
 80235e2:	d01f      	beq.n	8023624 <__multiply+0xe4>
 80235e4:	46c4      	mov	ip, r8
 80235e6:	46a1      	mov	r9, r4
 80235e8:	2700      	movs	r7, #0
 80235ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 80235ee:	f8d9 3000 	ldr.w	r3, [r9]
 80235f2:	fa1f fb82 	uxth.w	fp, r2
 80235f6:	b29b      	uxth	r3, r3
 80235f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80235fc:	443b      	add	r3, r7
 80235fe:	f8d9 7000 	ldr.w	r7, [r9]
 8023602:	0c12      	lsrs	r2, r2, #16
 8023604:	0c3f      	lsrs	r7, r7, #16
 8023606:	fb0a 7202 	mla	r2, sl, r2, r7
 802360a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 802360e:	b29b      	uxth	r3, r3
 8023610:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023614:	4565      	cmp	r5, ip
 8023616:	f849 3b04 	str.w	r3, [r9], #4
 802361a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 802361e:	d8e4      	bhi.n	80235ea <__multiply+0xaa>
 8023620:	9b01      	ldr	r3, [sp, #4]
 8023622:	50e7      	str	r7, [r4, r3]
 8023624:	9b03      	ldr	r3, [sp, #12]
 8023626:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 802362a:	3104      	adds	r1, #4
 802362c:	f1b9 0f00 	cmp.w	r9, #0
 8023630:	d020      	beq.n	8023674 <__multiply+0x134>
 8023632:	6823      	ldr	r3, [r4, #0]
 8023634:	4647      	mov	r7, r8
 8023636:	46a4      	mov	ip, r4
 8023638:	f04f 0a00 	mov.w	sl, #0
 802363c:	f8b7 b000 	ldrh.w	fp, [r7]
 8023640:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8023644:	fb09 220b 	mla	r2, r9, fp, r2
 8023648:	4452      	add	r2, sl
 802364a:	b29b      	uxth	r3, r3
 802364c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023650:	f84c 3b04 	str.w	r3, [ip], #4
 8023654:	f857 3b04 	ldr.w	r3, [r7], #4
 8023658:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802365c:	f8bc 3000 	ldrh.w	r3, [ip]
 8023660:	fb09 330a 	mla	r3, r9, sl, r3
 8023664:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8023668:	42bd      	cmp	r5, r7
 802366a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802366e:	d8e5      	bhi.n	802363c <__multiply+0xfc>
 8023670:	9a01      	ldr	r2, [sp, #4]
 8023672:	50a3      	str	r3, [r4, r2]
 8023674:	3404      	adds	r4, #4
 8023676:	e79f      	b.n	80235b8 <__multiply+0x78>
 8023678:	3e01      	subs	r6, #1
 802367a:	e7a1      	b.n	80235c0 <__multiply+0x80>
 802367c:	08026e54 	.word	0x08026e54
 8023680:	08026e65 	.word	0x08026e65

08023684 <__pow5mult>:
 8023684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023688:	4615      	mov	r5, r2
 802368a:	f012 0203 	ands.w	r2, r2, #3
 802368e:	4607      	mov	r7, r0
 8023690:	460e      	mov	r6, r1
 8023692:	d007      	beq.n	80236a4 <__pow5mult+0x20>
 8023694:	4c25      	ldr	r4, [pc, #148]	@ (802372c <__pow5mult+0xa8>)
 8023696:	3a01      	subs	r2, #1
 8023698:	2300      	movs	r3, #0
 802369a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802369e:	f7ff fea7 	bl	80233f0 <__multadd>
 80236a2:	4606      	mov	r6, r0
 80236a4:	10ad      	asrs	r5, r5, #2
 80236a6:	d03d      	beq.n	8023724 <__pow5mult+0xa0>
 80236a8:	69fc      	ldr	r4, [r7, #28]
 80236aa:	b97c      	cbnz	r4, 80236cc <__pow5mult+0x48>
 80236ac:	2010      	movs	r0, #16
 80236ae:	f7fd fd91 	bl	80211d4 <malloc>
 80236b2:	4602      	mov	r2, r0
 80236b4:	61f8      	str	r0, [r7, #28]
 80236b6:	b928      	cbnz	r0, 80236c4 <__pow5mult+0x40>
 80236b8:	4b1d      	ldr	r3, [pc, #116]	@ (8023730 <__pow5mult+0xac>)
 80236ba:	481e      	ldr	r0, [pc, #120]	@ (8023734 <__pow5mult+0xb0>)
 80236bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80236c0:	f7fe ff66 	bl	8022590 <__assert_func>
 80236c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80236c8:	6004      	str	r4, [r0, #0]
 80236ca:	60c4      	str	r4, [r0, #12]
 80236cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80236d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80236d4:	b94c      	cbnz	r4, 80236ea <__pow5mult+0x66>
 80236d6:	f240 2171 	movw	r1, #625	@ 0x271
 80236da:	4638      	mov	r0, r7
 80236dc:	f7ff ff1a 	bl	8023514 <__i2b>
 80236e0:	2300      	movs	r3, #0
 80236e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80236e6:	4604      	mov	r4, r0
 80236e8:	6003      	str	r3, [r0, #0]
 80236ea:	f04f 0900 	mov.w	r9, #0
 80236ee:	07eb      	lsls	r3, r5, #31
 80236f0:	d50a      	bpl.n	8023708 <__pow5mult+0x84>
 80236f2:	4631      	mov	r1, r6
 80236f4:	4622      	mov	r2, r4
 80236f6:	4638      	mov	r0, r7
 80236f8:	f7ff ff22 	bl	8023540 <__multiply>
 80236fc:	4631      	mov	r1, r6
 80236fe:	4680      	mov	r8, r0
 8023700:	4638      	mov	r0, r7
 8023702:	f7ff fe53 	bl	80233ac <_Bfree>
 8023706:	4646      	mov	r6, r8
 8023708:	106d      	asrs	r5, r5, #1
 802370a:	d00b      	beq.n	8023724 <__pow5mult+0xa0>
 802370c:	6820      	ldr	r0, [r4, #0]
 802370e:	b938      	cbnz	r0, 8023720 <__pow5mult+0x9c>
 8023710:	4622      	mov	r2, r4
 8023712:	4621      	mov	r1, r4
 8023714:	4638      	mov	r0, r7
 8023716:	f7ff ff13 	bl	8023540 <__multiply>
 802371a:	6020      	str	r0, [r4, #0]
 802371c:	f8c0 9000 	str.w	r9, [r0]
 8023720:	4604      	mov	r4, r0
 8023722:	e7e4      	b.n	80236ee <__pow5mult+0x6a>
 8023724:	4630      	mov	r0, r6
 8023726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802372a:	bf00      	nop
 802372c:	08026fdc 	.word	0x08026fdc
 8023730:	08026d10 	.word	0x08026d10
 8023734:	08026e65 	.word	0x08026e65

08023738 <__lshift>:
 8023738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802373c:	460c      	mov	r4, r1
 802373e:	6849      	ldr	r1, [r1, #4]
 8023740:	6923      	ldr	r3, [r4, #16]
 8023742:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8023746:	68a3      	ldr	r3, [r4, #8]
 8023748:	4607      	mov	r7, r0
 802374a:	4691      	mov	r9, r2
 802374c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8023750:	f108 0601 	add.w	r6, r8, #1
 8023754:	42b3      	cmp	r3, r6
 8023756:	db0b      	blt.n	8023770 <__lshift+0x38>
 8023758:	4638      	mov	r0, r7
 802375a:	f7ff fde7 	bl	802332c <_Balloc>
 802375e:	4605      	mov	r5, r0
 8023760:	b948      	cbnz	r0, 8023776 <__lshift+0x3e>
 8023762:	4602      	mov	r2, r0
 8023764:	4b28      	ldr	r3, [pc, #160]	@ (8023808 <__lshift+0xd0>)
 8023766:	4829      	ldr	r0, [pc, #164]	@ (802380c <__lshift+0xd4>)
 8023768:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 802376c:	f7fe ff10 	bl	8022590 <__assert_func>
 8023770:	3101      	adds	r1, #1
 8023772:	005b      	lsls	r3, r3, #1
 8023774:	e7ee      	b.n	8023754 <__lshift+0x1c>
 8023776:	2300      	movs	r3, #0
 8023778:	f100 0114 	add.w	r1, r0, #20
 802377c:	f100 0210 	add.w	r2, r0, #16
 8023780:	4618      	mov	r0, r3
 8023782:	4553      	cmp	r3, sl
 8023784:	db33      	blt.n	80237ee <__lshift+0xb6>
 8023786:	6920      	ldr	r0, [r4, #16]
 8023788:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802378c:	f104 0314 	add.w	r3, r4, #20
 8023790:	f019 091f 	ands.w	r9, r9, #31
 8023794:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8023798:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 802379c:	d02b      	beq.n	80237f6 <__lshift+0xbe>
 802379e:	f1c9 0e20 	rsb	lr, r9, #32
 80237a2:	468a      	mov	sl, r1
 80237a4:	2200      	movs	r2, #0
 80237a6:	6818      	ldr	r0, [r3, #0]
 80237a8:	fa00 f009 	lsl.w	r0, r0, r9
 80237ac:	4310      	orrs	r0, r2
 80237ae:	f84a 0b04 	str.w	r0, [sl], #4
 80237b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80237b6:	459c      	cmp	ip, r3
 80237b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80237bc:	d8f3      	bhi.n	80237a6 <__lshift+0x6e>
 80237be:	ebac 0304 	sub.w	r3, ip, r4
 80237c2:	3b15      	subs	r3, #21
 80237c4:	f023 0303 	bic.w	r3, r3, #3
 80237c8:	3304      	adds	r3, #4
 80237ca:	f104 0015 	add.w	r0, r4, #21
 80237ce:	4560      	cmp	r0, ip
 80237d0:	bf88      	it	hi
 80237d2:	2304      	movhi	r3, #4
 80237d4:	50ca      	str	r2, [r1, r3]
 80237d6:	b10a      	cbz	r2, 80237dc <__lshift+0xa4>
 80237d8:	f108 0602 	add.w	r6, r8, #2
 80237dc:	3e01      	subs	r6, #1
 80237de:	4638      	mov	r0, r7
 80237e0:	612e      	str	r6, [r5, #16]
 80237e2:	4621      	mov	r1, r4
 80237e4:	f7ff fde2 	bl	80233ac <_Bfree>
 80237e8:	4628      	mov	r0, r5
 80237ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80237ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80237f2:	3301      	adds	r3, #1
 80237f4:	e7c5      	b.n	8023782 <__lshift+0x4a>
 80237f6:	3904      	subs	r1, #4
 80237f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80237fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8023800:	459c      	cmp	ip, r3
 8023802:	d8f9      	bhi.n	80237f8 <__lshift+0xc0>
 8023804:	e7ea      	b.n	80237dc <__lshift+0xa4>
 8023806:	bf00      	nop
 8023808:	08026e54 	.word	0x08026e54
 802380c:	08026e65 	.word	0x08026e65

08023810 <__mcmp>:
 8023810:	690a      	ldr	r2, [r1, #16]
 8023812:	4603      	mov	r3, r0
 8023814:	6900      	ldr	r0, [r0, #16]
 8023816:	1a80      	subs	r0, r0, r2
 8023818:	b530      	push	{r4, r5, lr}
 802381a:	d10e      	bne.n	802383a <__mcmp+0x2a>
 802381c:	3314      	adds	r3, #20
 802381e:	3114      	adds	r1, #20
 8023820:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8023824:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8023828:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 802382c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8023830:	4295      	cmp	r5, r2
 8023832:	d003      	beq.n	802383c <__mcmp+0x2c>
 8023834:	d205      	bcs.n	8023842 <__mcmp+0x32>
 8023836:	f04f 30ff 	mov.w	r0, #4294967295
 802383a:	bd30      	pop	{r4, r5, pc}
 802383c:	42a3      	cmp	r3, r4
 802383e:	d3f3      	bcc.n	8023828 <__mcmp+0x18>
 8023840:	e7fb      	b.n	802383a <__mcmp+0x2a>
 8023842:	2001      	movs	r0, #1
 8023844:	e7f9      	b.n	802383a <__mcmp+0x2a>
	...

08023848 <__mdiff>:
 8023848:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802384c:	4689      	mov	r9, r1
 802384e:	4606      	mov	r6, r0
 8023850:	4611      	mov	r1, r2
 8023852:	4648      	mov	r0, r9
 8023854:	4614      	mov	r4, r2
 8023856:	f7ff ffdb 	bl	8023810 <__mcmp>
 802385a:	1e05      	subs	r5, r0, #0
 802385c:	d112      	bne.n	8023884 <__mdiff+0x3c>
 802385e:	4629      	mov	r1, r5
 8023860:	4630      	mov	r0, r6
 8023862:	f7ff fd63 	bl	802332c <_Balloc>
 8023866:	4602      	mov	r2, r0
 8023868:	b928      	cbnz	r0, 8023876 <__mdiff+0x2e>
 802386a:	4b3f      	ldr	r3, [pc, #252]	@ (8023968 <__mdiff+0x120>)
 802386c:	f240 2137 	movw	r1, #567	@ 0x237
 8023870:	483e      	ldr	r0, [pc, #248]	@ (802396c <__mdiff+0x124>)
 8023872:	f7fe fe8d 	bl	8022590 <__assert_func>
 8023876:	2301      	movs	r3, #1
 8023878:	e9c0 3504 	strd	r3, r5, [r0, #16]
 802387c:	4610      	mov	r0, r2
 802387e:	b003      	add	sp, #12
 8023880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023884:	bfbc      	itt	lt
 8023886:	464b      	movlt	r3, r9
 8023888:	46a1      	movlt	r9, r4
 802388a:	4630      	mov	r0, r6
 802388c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8023890:	bfba      	itte	lt
 8023892:	461c      	movlt	r4, r3
 8023894:	2501      	movlt	r5, #1
 8023896:	2500      	movge	r5, #0
 8023898:	f7ff fd48 	bl	802332c <_Balloc>
 802389c:	4602      	mov	r2, r0
 802389e:	b918      	cbnz	r0, 80238a8 <__mdiff+0x60>
 80238a0:	4b31      	ldr	r3, [pc, #196]	@ (8023968 <__mdiff+0x120>)
 80238a2:	f240 2145 	movw	r1, #581	@ 0x245
 80238a6:	e7e3      	b.n	8023870 <__mdiff+0x28>
 80238a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80238ac:	6926      	ldr	r6, [r4, #16]
 80238ae:	60c5      	str	r5, [r0, #12]
 80238b0:	f109 0310 	add.w	r3, r9, #16
 80238b4:	f109 0514 	add.w	r5, r9, #20
 80238b8:	f104 0e14 	add.w	lr, r4, #20
 80238bc:	f100 0b14 	add.w	fp, r0, #20
 80238c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80238c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80238c8:	9301      	str	r3, [sp, #4]
 80238ca:	46d9      	mov	r9, fp
 80238cc:	f04f 0c00 	mov.w	ip, #0
 80238d0:	9b01      	ldr	r3, [sp, #4]
 80238d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80238d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80238da:	9301      	str	r3, [sp, #4]
 80238dc:	fa1f f38a 	uxth.w	r3, sl
 80238e0:	4619      	mov	r1, r3
 80238e2:	b283      	uxth	r3, r0
 80238e4:	1acb      	subs	r3, r1, r3
 80238e6:	0c00      	lsrs	r0, r0, #16
 80238e8:	4463      	add	r3, ip
 80238ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80238ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80238f2:	b29b      	uxth	r3, r3
 80238f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80238f8:	4576      	cmp	r6, lr
 80238fa:	f849 3b04 	str.w	r3, [r9], #4
 80238fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8023902:	d8e5      	bhi.n	80238d0 <__mdiff+0x88>
 8023904:	1b33      	subs	r3, r6, r4
 8023906:	3b15      	subs	r3, #21
 8023908:	f023 0303 	bic.w	r3, r3, #3
 802390c:	3415      	adds	r4, #21
 802390e:	3304      	adds	r3, #4
 8023910:	42a6      	cmp	r6, r4
 8023912:	bf38      	it	cc
 8023914:	2304      	movcc	r3, #4
 8023916:	441d      	add	r5, r3
 8023918:	445b      	add	r3, fp
 802391a:	461e      	mov	r6, r3
 802391c:	462c      	mov	r4, r5
 802391e:	4544      	cmp	r4, r8
 8023920:	d30e      	bcc.n	8023940 <__mdiff+0xf8>
 8023922:	f108 0103 	add.w	r1, r8, #3
 8023926:	1b49      	subs	r1, r1, r5
 8023928:	f021 0103 	bic.w	r1, r1, #3
 802392c:	3d03      	subs	r5, #3
 802392e:	45a8      	cmp	r8, r5
 8023930:	bf38      	it	cc
 8023932:	2100      	movcc	r1, #0
 8023934:	440b      	add	r3, r1
 8023936:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802393a:	b191      	cbz	r1, 8023962 <__mdiff+0x11a>
 802393c:	6117      	str	r7, [r2, #16]
 802393e:	e79d      	b.n	802387c <__mdiff+0x34>
 8023940:	f854 1b04 	ldr.w	r1, [r4], #4
 8023944:	46e6      	mov	lr, ip
 8023946:	0c08      	lsrs	r0, r1, #16
 8023948:	fa1c fc81 	uxtah	ip, ip, r1
 802394c:	4471      	add	r1, lr
 802394e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8023952:	b289      	uxth	r1, r1
 8023954:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8023958:	f846 1b04 	str.w	r1, [r6], #4
 802395c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8023960:	e7dd      	b.n	802391e <__mdiff+0xd6>
 8023962:	3f01      	subs	r7, #1
 8023964:	e7e7      	b.n	8023936 <__mdiff+0xee>
 8023966:	bf00      	nop
 8023968:	08026e54 	.word	0x08026e54
 802396c:	08026e65 	.word	0x08026e65

08023970 <__d2b>:
 8023970:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023974:	460f      	mov	r7, r1
 8023976:	2101      	movs	r1, #1
 8023978:	ec59 8b10 	vmov	r8, r9, d0
 802397c:	4616      	mov	r6, r2
 802397e:	f7ff fcd5 	bl	802332c <_Balloc>
 8023982:	4604      	mov	r4, r0
 8023984:	b930      	cbnz	r0, 8023994 <__d2b+0x24>
 8023986:	4602      	mov	r2, r0
 8023988:	4b23      	ldr	r3, [pc, #140]	@ (8023a18 <__d2b+0xa8>)
 802398a:	4824      	ldr	r0, [pc, #144]	@ (8023a1c <__d2b+0xac>)
 802398c:	f240 310f 	movw	r1, #783	@ 0x30f
 8023990:	f7fe fdfe 	bl	8022590 <__assert_func>
 8023994:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8023998:	f3c9 0313 	ubfx	r3, r9, #0, #20
 802399c:	b10d      	cbz	r5, 80239a2 <__d2b+0x32>
 802399e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80239a2:	9301      	str	r3, [sp, #4]
 80239a4:	f1b8 0300 	subs.w	r3, r8, #0
 80239a8:	d023      	beq.n	80239f2 <__d2b+0x82>
 80239aa:	4668      	mov	r0, sp
 80239ac:	9300      	str	r3, [sp, #0]
 80239ae:	f7ff fd84 	bl	80234ba <__lo0bits>
 80239b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80239b6:	b1d0      	cbz	r0, 80239ee <__d2b+0x7e>
 80239b8:	f1c0 0320 	rsb	r3, r0, #32
 80239bc:	fa02 f303 	lsl.w	r3, r2, r3
 80239c0:	430b      	orrs	r3, r1
 80239c2:	40c2      	lsrs	r2, r0
 80239c4:	6163      	str	r3, [r4, #20]
 80239c6:	9201      	str	r2, [sp, #4]
 80239c8:	9b01      	ldr	r3, [sp, #4]
 80239ca:	61a3      	str	r3, [r4, #24]
 80239cc:	2b00      	cmp	r3, #0
 80239ce:	bf0c      	ite	eq
 80239d0:	2201      	moveq	r2, #1
 80239d2:	2202      	movne	r2, #2
 80239d4:	6122      	str	r2, [r4, #16]
 80239d6:	b1a5      	cbz	r5, 8023a02 <__d2b+0x92>
 80239d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80239dc:	4405      	add	r5, r0
 80239de:	603d      	str	r5, [r7, #0]
 80239e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80239e4:	6030      	str	r0, [r6, #0]
 80239e6:	4620      	mov	r0, r4
 80239e8:	b003      	add	sp, #12
 80239ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80239ee:	6161      	str	r1, [r4, #20]
 80239f0:	e7ea      	b.n	80239c8 <__d2b+0x58>
 80239f2:	a801      	add	r0, sp, #4
 80239f4:	f7ff fd61 	bl	80234ba <__lo0bits>
 80239f8:	9b01      	ldr	r3, [sp, #4]
 80239fa:	6163      	str	r3, [r4, #20]
 80239fc:	3020      	adds	r0, #32
 80239fe:	2201      	movs	r2, #1
 8023a00:	e7e8      	b.n	80239d4 <__d2b+0x64>
 8023a02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8023a06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8023a0a:	6038      	str	r0, [r7, #0]
 8023a0c:	6918      	ldr	r0, [r3, #16]
 8023a0e:	f7ff fd35 	bl	802347c <__hi0bits>
 8023a12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8023a16:	e7e5      	b.n	80239e4 <__d2b+0x74>
 8023a18:	08026e54 	.word	0x08026e54
 8023a1c:	08026e65 	.word	0x08026e65

08023a20 <_malloc_usable_size_r>:
 8023a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8023a24:	1f18      	subs	r0, r3, #4
 8023a26:	2b00      	cmp	r3, #0
 8023a28:	bfbc      	itt	lt
 8023a2a:	580b      	ldrlt	r3, [r1, r0]
 8023a2c:	18c0      	addlt	r0, r0, r3
 8023a2e:	4770      	bx	lr

08023a30 <__ssputs_r>:
 8023a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023a34:	688e      	ldr	r6, [r1, #8]
 8023a36:	461f      	mov	r7, r3
 8023a38:	42be      	cmp	r6, r7
 8023a3a:	680b      	ldr	r3, [r1, #0]
 8023a3c:	4682      	mov	sl, r0
 8023a3e:	460c      	mov	r4, r1
 8023a40:	4690      	mov	r8, r2
 8023a42:	d82d      	bhi.n	8023aa0 <__ssputs_r+0x70>
 8023a44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8023a48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8023a4c:	d026      	beq.n	8023a9c <__ssputs_r+0x6c>
 8023a4e:	6965      	ldr	r5, [r4, #20]
 8023a50:	6909      	ldr	r1, [r1, #16]
 8023a52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8023a56:	eba3 0901 	sub.w	r9, r3, r1
 8023a5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8023a5e:	1c7b      	adds	r3, r7, #1
 8023a60:	444b      	add	r3, r9
 8023a62:	106d      	asrs	r5, r5, #1
 8023a64:	429d      	cmp	r5, r3
 8023a66:	bf38      	it	cc
 8023a68:	461d      	movcc	r5, r3
 8023a6a:	0553      	lsls	r3, r2, #21
 8023a6c:	d527      	bpl.n	8023abe <__ssputs_r+0x8e>
 8023a6e:	4629      	mov	r1, r5
 8023a70:	f7fd fbe2 	bl	8021238 <_malloc_r>
 8023a74:	4606      	mov	r6, r0
 8023a76:	b360      	cbz	r0, 8023ad2 <__ssputs_r+0xa2>
 8023a78:	6921      	ldr	r1, [r4, #16]
 8023a7a:	464a      	mov	r2, r9
 8023a7c:	f7fe fd79 	bl	8022572 <memcpy>
 8023a80:	89a3      	ldrh	r3, [r4, #12]
 8023a82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8023a86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8023a8a:	81a3      	strh	r3, [r4, #12]
 8023a8c:	6126      	str	r6, [r4, #16]
 8023a8e:	6165      	str	r5, [r4, #20]
 8023a90:	444e      	add	r6, r9
 8023a92:	eba5 0509 	sub.w	r5, r5, r9
 8023a96:	6026      	str	r6, [r4, #0]
 8023a98:	60a5      	str	r5, [r4, #8]
 8023a9a:	463e      	mov	r6, r7
 8023a9c:	42be      	cmp	r6, r7
 8023a9e:	d900      	bls.n	8023aa2 <__ssputs_r+0x72>
 8023aa0:	463e      	mov	r6, r7
 8023aa2:	6820      	ldr	r0, [r4, #0]
 8023aa4:	4632      	mov	r2, r6
 8023aa6:	4641      	mov	r1, r8
 8023aa8:	f7fe fc6a 	bl	8022380 <memmove>
 8023aac:	68a3      	ldr	r3, [r4, #8]
 8023aae:	1b9b      	subs	r3, r3, r6
 8023ab0:	60a3      	str	r3, [r4, #8]
 8023ab2:	6823      	ldr	r3, [r4, #0]
 8023ab4:	4433      	add	r3, r6
 8023ab6:	6023      	str	r3, [r4, #0]
 8023ab8:	2000      	movs	r0, #0
 8023aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023abe:	462a      	mov	r2, r5
 8023ac0:	f7fd fcba 	bl	8021438 <_realloc_r>
 8023ac4:	4606      	mov	r6, r0
 8023ac6:	2800      	cmp	r0, #0
 8023ac8:	d1e0      	bne.n	8023a8c <__ssputs_r+0x5c>
 8023aca:	6921      	ldr	r1, [r4, #16]
 8023acc:	4650      	mov	r0, sl
 8023ace:	f7ff fbe3 	bl	8023298 <_free_r>
 8023ad2:	230c      	movs	r3, #12
 8023ad4:	f8ca 3000 	str.w	r3, [sl]
 8023ad8:	89a3      	ldrh	r3, [r4, #12]
 8023ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8023ade:	81a3      	strh	r3, [r4, #12]
 8023ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8023ae4:	e7e9      	b.n	8023aba <__ssputs_r+0x8a>
	...

08023ae8 <_svfiprintf_r>:
 8023ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023aec:	4698      	mov	r8, r3
 8023aee:	898b      	ldrh	r3, [r1, #12]
 8023af0:	061b      	lsls	r3, r3, #24
 8023af2:	b09d      	sub	sp, #116	@ 0x74
 8023af4:	4607      	mov	r7, r0
 8023af6:	460d      	mov	r5, r1
 8023af8:	4614      	mov	r4, r2
 8023afa:	d510      	bpl.n	8023b1e <_svfiprintf_r+0x36>
 8023afc:	690b      	ldr	r3, [r1, #16]
 8023afe:	b973      	cbnz	r3, 8023b1e <_svfiprintf_r+0x36>
 8023b00:	2140      	movs	r1, #64	@ 0x40
 8023b02:	f7fd fb99 	bl	8021238 <_malloc_r>
 8023b06:	6028      	str	r0, [r5, #0]
 8023b08:	6128      	str	r0, [r5, #16]
 8023b0a:	b930      	cbnz	r0, 8023b1a <_svfiprintf_r+0x32>
 8023b0c:	230c      	movs	r3, #12
 8023b0e:	603b      	str	r3, [r7, #0]
 8023b10:	f04f 30ff 	mov.w	r0, #4294967295
 8023b14:	b01d      	add	sp, #116	@ 0x74
 8023b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023b1a:	2340      	movs	r3, #64	@ 0x40
 8023b1c:	616b      	str	r3, [r5, #20]
 8023b1e:	2300      	movs	r3, #0
 8023b20:	9309      	str	r3, [sp, #36]	@ 0x24
 8023b22:	2320      	movs	r3, #32
 8023b24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8023b28:	f8cd 800c 	str.w	r8, [sp, #12]
 8023b2c:	2330      	movs	r3, #48	@ 0x30
 8023b2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8023ccc <_svfiprintf_r+0x1e4>
 8023b32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8023b36:	f04f 0901 	mov.w	r9, #1
 8023b3a:	4623      	mov	r3, r4
 8023b3c:	469a      	mov	sl, r3
 8023b3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023b42:	b10a      	cbz	r2, 8023b48 <_svfiprintf_r+0x60>
 8023b44:	2a25      	cmp	r2, #37	@ 0x25
 8023b46:	d1f9      	bne.n	8023b3c <_svfiprintf_r+0x54>
 8023b48:	ebba 0b04 	subs.w	fp, sl, r4
 8023b4c:	d00b      	beq.n	8023b66 <_svfiprintf_r+0x7e>
 8023b4e:	465b      	mov	r3, fp
 8023b50:	4622      	mov	r2, r4
 8023b52:	4629      	mov	r1, r5
 8023b54:	4638      	mov	r0, r7
 8023b56:	f7ff ff6b 	bl	8023a30 <__ssputs_r>
 8023b5a:	3001      	adds	r0, #1
 8023b5c:	f000 80a7 	beq.w	8023cae <_svfiprintf_r+0x1c6>
 8023b60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023b62:	445a      	add	r2, fp
 8023b64:	9209      	str	r2, [sp, #36]	@ 0x24
 8023b66:	f89a 3000 	ldrb.w	r3, [sl]
 8023b6a:	2b00      	cmp	r3, #0
 8023b6c:	f000 809f 	beq.w	8023cae <_svfiprintf_r+0x1c6>
 8023b70:	2300      	movs	r3, #0
 8023b72:	f04f 32ff 	mov.w	r2, #4294967295
 8023b76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023b7a:	f10a 0a01 	add.w	sl, sl, #1
 8023b7e:	9304      	str	r3, [sp, #16]
 8023b80:	9307      	str	r3, [sp, #28]
 8023b82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8023b86:	931a      	str	r3, [sp, #104]	@ 0x68
 8023b88:	4654      	mov	r4, sl
 8023b8a:	2205      	movs	r2, #5
 8023b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023b90:	484e      	ldr	r0, [pc, #312]	@ (8023ccc <_svfiprintf_r+0x1e4>)
 8023b92:	f7dc fb4d 	bl	8000230 <memchr>
 8023b96:	9a04      	ldr	r2, [sp, #16]
 8023b98:	b9d8      	cbnz	r0, 8023bd2 <_svfiprintf_r+0xea>
 8023b9a:	06d0      	lsls	r0, r2, #27
 8023b9c:	bf44      	itt	mi
 8023b9e:	2320      	movmi	r3, #32
 8023ba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023ba4:	0711      	lsls	r1, r2, #28
 8023ba6:	bf44      	itt	mi
 8023ba8:	232b      	movmi	r3, #43	@ 0x2b
 8023baa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023bae:	f89a 3000 	ldrb.w	r3, [sl]
 8023bb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8023bb4:	d015      	beq.n	8023be2 <_svfiprintf_r+0xfa>
 8023bb6:	9a07      	ldr	r2, [sp, #28]
 8023bb8:	4654      	mov	r4, sl
 8023bba:	2000      	movs	r0, #0
 8023bbc:	f04f 0c0a 	mov.w	ip, #10
 8023bc0:	4621      	mov	r1, r4
 8023bc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023bc6:	3b30      	subs	r3, #48	@ 0x30
 8023bc8:	2b09      	cmp	r3, #9
 8023bca:	d94b      	bls.n	8023c64 <_svfiprintf_r+0x17c>
 8023bcc:	b1b0      	cbz	r0, 8023bfc <_svfiprintf_r+0x114>
 8023bce:	9207      	str	r2, [sp, #28]
 8023bd0:	e014      	b.n	8023bfc <_svfiprintf_r+0x114>
 8023bd2:	eba0 0308 	sub.w	r3, r0, r8
 8023bd6:	fa09 f303 	lsl.w	r3, r9, r3
 8023bda:	4313      	orrs	r3, r2
 8023bdc:	9304      	str	r3, [sp, #16]
 8023bde:	46a2      	mov	sl, r4
 8023be0:	e7d2      	b.n	8023b88 <_svfiprintf_r+0xa0>
 8023be2:	9b03      	ldr	r3, [sp, #12]
 8023be4:	1d19      	adds	r1, r3, #4
 8023be6:	681b      	ldr	r3, [r3, #0]
 8023be8:	9103      	str	r1, [sp, #12]
 8023bea:	2b00      	cmp	r3, #0
 8023bec:	bfbb      	ittet	lt
 8023bee:	425b      	neglt	r3, r3
 8023bf0:	f042 0202 	orrlt.w	r2, r2, #2
 8023bf4:	9307      	strge	r3, [sp, #28]
 8023bf6:	9307      	strlt	r3, [sp, #28]
 8023bf8:	bfb8      	it	lt
 8023bfa:	9204      	strlt	r2, [sp, #16]
 8023bfc:	7823      	ldrb	r3, [r4, #0]
 8023bfe:	2b2e      	cmp	r3, #46	@ 0x2e
 8023c00:	d10a      	bne.n	8023c18 <_svfiprintf_r+0x130>
 8023c02:	7863      	ldrb	r3, [r4, #1]
 8023c04:	2b2a      	cmp	r3, #42	@ 0x2a
 8023c06:	d132      	bne.n	8023c6e <_svfiprintf_r+0x186>
 8023c08:	9b03      	ldr	r3, [sp, #12]
 8023c0a:	1d1a      	adds	r2, r3, #4
 8023c0c:	681b      	ldr	r3, [r3, #0]
 8023c0e:	9203      	str	r2, [sp, #12]
 8023c10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8023c14:	3402      	adds	r4, #2
 8023c16:	9305      	str	r3, [sp, #20]
 8023c18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8023cdc <_svfiprintf_r+0x1f4>
 8023c1c:	7821      	ldrb	r1, [r4, #0]
 8023c1e:	2203      	movs	r2, #3
 8023c20:	4650      	mov	r0, sl
 8023c22:	f7dc fb05 	bl	8000230 <memchr>
 8023c26:	b138      	cbz	r0, 8023c38 <_svfiprintf_r+0x150>
 8023c28:	9b04      	ldr	r3, [sp, #16]
 8023c2a:	eba0 000a 	sub.w	r0, r0, sl
 8023c2e:	2240      	movs	r2, #64	@ 0x40
 8023c30:	4082      	lsls	r2, r0
 8023c32:	4313      	orrs	r3, r2
 8023c34:	3401      	adds	r4, #1
 8023c36:	9304      	str	r3, [sp, #16]
 8023c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023c3c:	4824      	ldr	r0, [pc, #144]	@ (8023cd0 <_svfiprintf_r+0x1e8>)
 8023c3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8023c42:	2206      	movs	r2, #6
 8023c44:	f7dc faf4 	bl	8000230 <memchr>
 8023c48:	2800      	cmp	r0, #0
 8023c4a:	d036      	beq.n	8023cba <_svfiprintf_r+0x1d2>
 8023c4c:	4b21      	ldr	r3, [pc, #132]	@ (8023cd4 <_svfiprintf_r+0x1ec>)
 8023c4e:	bb1b      	cbnz	r3, 8023c98 <_svfiprintf_r+0x1b0>
 8023c50:	9b03      	ldr	r3, [sp, #12]
 8023c52:	3307      	adds	r3, #7
 8023c54:	f023 0307 	bic.w	r3, r3, #7
 8023c58:	3308      	adds	r3, #8
 8023c5a:	9303      	str	r3, [sp, #12]
 8023c5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023c5e:	4433      	add	r3, r6
 8023c60:	9309      	str	r3, [sp, #36]	@ 0x24
 8023c62:	e76a      	b.n	8023b3a <_svfiprintf_r+0x52>
 8023c64:	fb0c 3202 	mla	r2, ip, r2, r3
 8023c68:	460c      	mov	r4, r1
 8023c6a:	2001      	movs	r0, #1
 8023c6c:	e7a8      	b.n	8023bc0 <_svfiprintf_r+0xd8>
 8023c6e:	2300      	movs	r3, #0
 8023c70:	3401      	adds	r4, #1
 8023c72:	9305      	str	r3, [sp, #20]
 8023c74:	4619      	mov	r1, r3
 8023c76:	f04f 0c0a 	mov.w	ip, #10
 8023c7a:	4620      	mov	r0, r4
 8023c7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023c80:	3a30      	subs	r2, #48	@ 0x30
 8023c82:	2a09      	cmp	r2, #9
 8023c84:	d903      	bls.n	8023c8e <_svfiprintf_r+0x1a6>
 8023c86:	2b00      	cmp	r3, #0
 8023c88:	d0c6      	beq.n	8023c18 <_svfiprintf_r+0x130>
 8023c8a:	9105      	str	r1, [sp, #20]
 8023c8c:	e7c4      	b.n	8023c18 <_svfiprintf_r+0x130>
 8023c8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8023c92:	4604      	mov	r4, r0
 8023c94:	2301      	movs	r3, #1
 8023c96:	e7f0      	b.n	8023c7a <_svfiprintf_r+0x192>
 8023c98:	ab03      	add	r3, sp, #12
 8023c9a:	9300      	str	r3, [sp, #0]
 8023c9c:	462a      	mov	r2, r5
 8023c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8023cd8 <_svfiprintf_r+0x1f0>)
 8023ca0:	a904      	add	r1, sp, #16
 8023ca2:	4638      	mov	r0, r7
 8023ca4:	f7fd fd0e 	bl	80216c4 <_printf_float>
 8023ca8:	1c42      	adds	r2, r0, #1
 8023caa:	4606      	mov	r6, r0
 8023cac:	d1d6      	bne.n	8023c5c <_svfiprintf_r+0x174>
 8023cae:	89ab      	ldrh	r3, [r5, #12]
 8023cb0:	065b      	lsls	r3, r3, #25
 8023cb2:	f53f af2d 	bmi.w	8023b10 <_svfiprintf_r+0x28>
 8023cb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023cb8:	e72c      	b.n	8023b14 <_svfiprintf_r+0x2c>
 8023cba:	ab03      	add	r3, sp, #12
 8023cbc:	9300      	str	r3, [sp, #0]
 8023cbe:	462a      	mov	r2, r5
 8023cc0:	4b05      	ldr	r3, [pc, #20]	@ (8023cd8 <_svfiprintf_r+0x1f0>)
 8023cc2:	a904      	add	r1, sp, #16
 8023cc4:	4638      	mov	r0, r7
 8023cc6:	f7fd ff95 	bl	8021bf4 <_printf_i>
 8023cca:	e7ed      	b.n	8023ca8 <_svfiprintf_r+0x1c0>
 8023ccc:	08026ebe 	.word	0x08026ebe
 8023cd0:	08026ec8 	.word	0x08026ec8
 8023cd4:	080216c5 	.word	0x080216c5
 8023cd8:	08023a31 	.word	0x08023a31
 8023cdc:	08026ec4 	.word	0x08026ec4

08023ce0 <__sfputc_r>:
 8023ce0:	6893      	ldr	r3, [r2, #8]
 8023ce2:	3b01      	subs	r3, #1
 8023ce4:	2b00      	cmp	r3, #0
 8023ce6:	b410      	push	{r4}
 8023ce8:	6093      	str	r3, [r2, #8]
 8023cea:	da08      	bge.n	8023cfe <__sfputc_r+0x1e>
 8023cec:	6994      	ldr	r4, [r2, #24]
 8023cee:	42a3      	cmp	r3, r4
 8023cf0:	db01      	blt.n	8023cf6 <__sfputc_r+0x16>
 8023cf2:	290a      	cmp	r1, #10
 8023cf4:	d103      	bne.n	8023cfe <__sfputc_r+0x1e>
 8023cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023cfa:	f7fe ba9d 	b.w	8022238 <__swbuf_r>
 8023cfe:	6813      	ldr	r3, [r2, #0]
 8023d00:	1c58      	adds	r0, r3, #1
 8023d02:	6010      	str	r0, [r2, #0]
 8023d04:	7019      	strb	r1, [r3, #0]
 8023d06:	4608      	mov	r0, r1
 8023d08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023d0c:	4770      	bx	lr

08023d0e <__sfputs_r>:
 8023d0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023d10:	4606      	mov	r6, r0
 8023d12:	460f      	mov	r7, r1
 8023d14:	4614      	mov	r4, r2
 8023d16:	18d5      	adds	r5, r2, r3
 8023d18:	42ac      	cmp	r4, r5
 8023d1a:	d101      	bne.n	8023d20 <__sfputs_r+0x12>
 8023d1c:	2000      	movs	r0, #0
 8023d1e:	e007      	b.n	8023d30 <__sfputs_r+0x22>
 8023d20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023d24:	463a      	mov	r2, r7
 8023d26:	4630      	mov	r0, r6
 8023d28:	f7ff ffda 	bl	8023ce0 <__sfputc_r>
 8023d2c:	1c43      	adds	r3, r0, #1
 8023d2e:	d1f3      	bne.n	8023d18 <__sfputs_r+0xa>
 8023d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023d34 <_vfiprintf_r>:
 8023d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023d38:	460d      	mov	r5, r1
 8023d3a:	b09d      	sub	sp, #116	@ 0x74
 8023d3c:	4614      	mov	r4, r2
 8023d3e:	4698      	mov	r8, r3
 8023d40:	4606      	mov	r6, r0
 8023d42:	b118      	cbz	r0, 8023d4c <_vfiprintf_r+0x18>
 8023d44:	6a03      	ldr	r3, [r0, #32]
 8023d46:	b90b      	cbnz	r3, 8023d4c <_vfiprintf_r+0x18>
 8023d48:	f7fe f8fe 	bl	8021f48 <__sinit>
 8023d4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023d4e:	07d9      	lsls	r1, r3, #31
 8023d50:	d405      	bmi.n	8023d5e <_vfiprintf_r+0x2a>
 8023d52:	89ab      	ldrh	r3, [r5, #12]
 8023d54:	059a      	lsls	r2, r3, #22
 8023d56:	d402      	bmi.n	8023d5e <_vfiprintf_r+0x2a>
 8023d58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023d5a:	f7fe fc00 	bl	802255e <__retarget_lock_acquire_recursive>
 8023d5e:	89ab      	ldrh	r3, [r5, #12]
 8023d60:	071b      	lsls	r3, r3, #28
 8023d62:	d501      	bpl.n	8023d68 <_vfiprintf_r+0x34>
 8023d64:	692b      	ldr	r3, [r5, #16]
 8023d66:	b99b      	cbnz	r3, 8023d90 <_vfiprintf_r+0x5c>
 8023d68:	4629      	mov	r1, r5
 8023d6a:	4630      	mov	r0, r6
 8023d6c:	f7fe faa2 	bl	80222b4 <__swsetup_r>
 8023d70:	b170      	cbz	r0, 8023d90 <_vfiprintf_r+0x5c>
 8023d72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023d74:	07dc      	lsls	r4, r3, #31
 8023d76:	d504      	bpl.n	8023d82 <_vfiprintf_r+0x4e>
 8023d78:	f04f 30ff 	mov.w	r0, #4294967295
 8023d7c:	b01d      	add	sp, #116	@ 0x74
 8023d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023d82:	89ab      	ldrh	r3, [r5, #12]
 8023d84:	0598      	lsls	r0, r3, #22
 8023d86:	d4f7      	bmi.n	8023d78 <_vfiprintf_r+0x44>
 8023d88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023d8a:	f7fe fbe9 	bl	8022560 <__retarget_lock_release_recursive>
 8023d8e:	e7f3      	b.n	8023d78 <_vfiprintf_r+0x44>
 8023d90:	2300      	movs	r3, #0
 8023d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8023d94:	2320      	movs	r3, #32
 8023d96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8023d9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8023d9e:	2330      	movs	r3, #48	@ 0x30
 8023da0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8023f50 <_vfiprintf_r+0x21c>
 8023da4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8023da8:	f04f 0901 	mov.w	r9, #1
 8023dac:	4623      	mov	r3, r4
 8023dae:	469a      	mov	sl, r3
 8023db0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023db4:	b10a      	cbz	r2, 8023dba <_vfiprintf_r+0x86>
 8023db6:	2a25      	cmp	r2, #37	@ 0x25
 8023db8:	d1f9      	bne.n	8023dae <_vfiprintf_r+0x7a>
 8023dba:	ebba 0b04 	subs.w	fp, sl, r4
 8023dbe:	d00b      	beq.n	8023dd8 <_vfiprintf_r+0xa4>
 8023dc0:	465b      	mov	r3, fp
 8023dc2:	4622      	mov	r2, r4
 8023dc4:	4629      	mov	r1, r5
 8023dc6:	4630      	mov	r0, r6
 8023dc8:	f7ff ffa1 	bl	8023d0e <__sfputs_r>
 8023dcc:	3001      	adds	r0, #1
 8023dce:	f000 80a7 	beq.w	8023f20 <_vfiprintf_r+0x1ec>
 8023dd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023dd4:	445a      	add	r2, fp
 8023dd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8023dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8023ddc:	2b00      	cmp	r3, #0
 8023dde:	f000 809f 	beq.w	8023f20 <_vfiprintf_r+0x1ec>
 8023de2:	2300      	movs	r3, #0
 8023de4:	f04f 32ff 	mov.w	r2, #4294967295
 8023de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023dec:	f10a 0a01 	add.w	sl, sl, #1
 8023df0:	9304      	str	r3, [sp, #16]
 8023df2:	9307      	str	r3, [sp, #28]
 8023df4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8023df8:	931a      	str	r3, [sp, #104]	@ 0x68
 8023dfa:	4654      	mov	r4, sl
 8023dfc:	2205      	movs	r2, #5
 8023dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023e02:	4853      	ldr	r0, [pc, #332]	@ (8023f50 <_vfiprintf_r+0x21c>)
 8023e04:	f7dc fa14 	bl	8000230 <memchr>
 8023e08:	9a04      	ldr	r2, [sp, #16]
 8023e0a:	b9d8      	cbnz	r0, 8023e44 <_vfiprintf_r+0x110>
 8023e0c:	06d1      	lsls	r1, r2, #27
 8023e0e:	bf44      	itt	mi
 8023e10:	2320      	movmi	r3, #32
 8023e12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023e16:	0713      	lsls	r3, r2, #28
 8023e18:	bf44      	itt	mi
 8023e1a:	232b      	movmi	r3, #43	@ 0x2b
 8023e1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023e20:	f89a 3000 	ldrb.w	r3, [sl]
 8023e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8023e26:	d015      	beq.n	8023e54 <_vfiprintf_r+0x120>
 8023e28:	9a07      	ldr	r2, [sp, #28]
 8023e2a:	4654      	mov	r4, sl
 8023e2c:	2000      	movs	r0, #0
 8023e2e:	f04f 0c0a 	mov.w	ip, #10
 8023e32:	4621      	mov	r1, r4
 8023e34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023e38:	3b30      	subs	r3, #48	@ 0x30
 8023e3a:	2b09      	cmp	r3, #9
 8023e3c:	d94b      	bls.n	8023ed6 <_vfiprintf_r+0x1a2>
 8023e3e:	b1b0      	cbz	r0, 8023e6e <_vfiprintf_r+0x13a>
 8023e40:	9207      	str	r2, [sp, #28]
 8023e42:	e014      	b.n	8023e6e <_vfiprintf_r+0x13a>
 8023e44:	eba0 0308 	sub.w	r3, r0, r8
 8023e48:	fa09 f303 	lsl.w	r3, r9, r3
 8023e4c:	4313      	orrs	r3, r2
 8023e4e:	9304      	str	r3, [sp, #16]
 8023e50:	46a2      	mov	sl, r4
 8023e52:	e7d2      	b.n	8023dfa <_vfiprintf_r+0xc6>
 8023e54:	9b03      	ldr	r3, [sp, #12]
 8023e56:	1d19      	adds	r1, r3, #4
 8023e58:	681b      	ldr	r3, [r3, #0]
 8023e5a:	9103      	str	r1, [sp, #12]
 8023e5c:	2b00      	cmp	r3, #0
 8023e5e:	bfbb      	ittet	lt
 8023e60:	425b      	neglt	r3, r3
 8023e62:	f042 0202 	orrlt.w	r2, r2, #2
 8023e66:	9307      	strge	r3, [sp, #28]
 8023e68:	9307      	strlt	r3, [sp, #28]
 8023e6a:	bfb8      	it	lt
 8023e6c:	9204      	strlt	r2, [sp, #16]
 8023e6e:	7823      	ldrb	r3, [r4, #0]
 8023e70:	2b2e      	cmp	r3, #46	@ 0x2e
 8023e72:	d10a      	bne.n	8023e8a <_vfiprintf_r+0x156>
 8023e74:	7863      	ldrb	r3, [r4, #1]
 8023e76:	2b2a      	cmp	r3, #42	@ 0x2a
 8023e78:	d132      	bne.n	8023ee0 <_vfiprintf_r+0x1ac>
 8023e7a:	9b03      	ldr	r3, [sp, #12]
 8023e7c:	1d1a      	adds	r2, r3, #4
 8023e7e:	681b      	ldr	r3, [r3, #0]
 8023e80:	9203      	str	r2, [sp, #12]
 8023e82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8023e86:	3402      	adds	r4, #2
 8023e88:	9305      	str	r3, [sp, #20]
 8023e8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8023f60 <_vfiprintf_r+0x22c>
 8023e8e:	7821      	ldrb	r1, [r4, #0]
 8023e90:	2203      	movs	r2, #3
 8023e92:	4650      	mov	r0, sl
 8023e94:	f7dc f9cc 	bl	8000230 <memchr>
 8023e98:	b138      	cbz	r0, 8023eaa <_vfiprintf_r+0x176>
 8023e9a:	9b04      	ldr	r3, [sp, #16]
 8023e9c:	eba0 000a 	sub.w	r0, r0, sl
 8023ea0:	2240      	movs	r2, #64	@ 0x40
 8023ea2:	4082      	lsls	r2, r0
 8023ea4:	4313      	orrs	r3, r2
 8023ea6:	3401      	adds	r4, #1
 8023ea8:	9304      	str	r3, [sp, #16]
 8023eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023eae:	4829      	ldr	r0, [pc, #164]	@ (8023f54 <_vfiprintf_r+0x220>)
 8023eb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8023eb4:	2206      	movs	r2, #6
 8023eb6:	f7dc f9bb 	bl	8000230 <memchr>
 8023eba:	2800      	cmp	r0, #0
 8023ebc:	d03f      	beq.n	8023f3e <_vfiprintf_r+0x20a>
 8023ebe:	4b26      	ldr	r3, [pc, #152]	@ (8023f58 <_vfiprintf_r+0x224>)
 8023ec0:	bb1b      	cbnz	r3, 8023f0a <_vfiprintf_r+0x1d6>
 8023ec2:	9b03      	ldr	r3, [sp, #12]
 8023ec4:	3307      	adds	r3, #7
 8023ec6:	f023 0307 	bic.w	r3, r3, #7
 8023eca:	3308      	adds	r3, #8
 8023ecc:	9303      	str	r3, [sp, #12]
 8023ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023ed0:	443b      	add	r3, r7
 8023ed2:	9309      	str	r3, [sp, #36]	@ 0x24
 8023ed4:	e76a      	b.n	8023dac <_vfiprintf_r+0x78>
 8023ed6:	fb0c 3202 	mla	r2, ip, r2, r3
 8023eda:	460c      	mov	r4, r1
 8023edc:	2001      	movs	r0, #1
 8023ede:	e7a8      	b.n	8023e32 <_vfiprintf_r+0xfe>
 8023ee0:	2300      	movs	r3, #0
 8023ee2:	3401      	adds	r4, #1
 8023ee4:	9305      	str	r3, [sp, #20]
 8023ee6:	4619      	mov	r1, r3
 8023ee8:	f04f 0c0a 	mov.w	ip, #10
 8023eec:	4620      	mov	r0, r4
 8023eee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023ef2:	3a30      	subs	r2, #48	@ 0x30
 8023ef4:	2a09      	cmp	r2, #9
 8023ef6:	d903      	bls.n	8023f00 <_vfiprintf_r+0x1cc>
 8023ef8:	2b00      	cmp	r3, #0
 8023efa:	d0c6      	beq.n	8023e8a <_vfiprintf_r+0x156>
 8023efc:	9105      	str	r1, [sp, #20]
 8023efe:	e7c4      	b.n	8023e8a <_vfiprintf_r+0x156>
 8023f00:	fb0c 2101 	mla	r1, ip, r1, r2
 8023f04:	4604      	mov	r4, r0
 8023f06:	2301      	movs	r3, #1
 8023f08:	e7f0      	b.n	8023eec <_vfiprintf_r+0x1b8>
 8023f0a:	ab03      	add	r3, sp, #12
 8023f0c:	9300      	str	r3, [sp, #0]
 8023f0e:	462a      	mov	r2, r5
 8023f10:	4b12      	ldr	r3, [pc, #72]	@ (8023f5c <_vfiprintf_r+0x228>)
 8023f12:	a904      	add	r1, sp, #16
 8023f14:	4630      	mov	r0, r6
 8023f16:	f7fd fbd5 	bl	80216c4 <_printf_float>
 8023f1a:	4607      	mov	r7, r0
 8023f1c:	1c78      	adds	r0, r7, #1
 8023f1e:	d1d6      	bne.n	8023ece <_vfiprintf_r+0x19a>
 8023f20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023f22:	07d9      	lsls	r1, r3, #31
 8023f24:	d405      	bmi.n	8023f32 <_vfiprintf_r+0x1fe>
 8023f26:	89ab      	ldrh	r3, [r5, #12]
 8023f28:	059a      	lsls	r2, r3, #22
 8023f2a:	d402      	bmi.n	8023f32 <_vfiprintf_r+0x1fe>
 8023f2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023f2e:	f7fe fb17 	bl	8022560 <__retarget_lock_release_recursive>
 8023f32:	89ab      	ldrh	r3, [r5, #12]
 8023f34:	065b      	lsls	r3, r3, #25
 8023f36:	f53f af1f 	bmi.w	8023d78 <_vfiprintf_r+0x44>
 8023f3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f3c:	e71e      	b.n	8023d7c <_vfiprintf_r+0x48>
 8023f3e:	ab03      	add	r3, sp, #12
 8023f40:	9300      	str	r3, [sp, #0]
 8023f42:	462a      	mov	r2, r5
 8023f44:	4b05      	ldr	r3, [pc, #20]	@ (8023f5c <_vfiprintf_r+0x228>)
 8023f46:	a904      	add	r1, sp, #16
 8023f48:	4630      	mov	r0, r6
 8023f4a:	f7fd fe53 	bl	8021bf4 <_printf_i>
 8023f4e:	e7e4      	b.n	8023f1a <_vfiprintf_r+0x1e6>
 8023f50:	08026ebe 	.word	0x08026ebe
 8023f54:	08026ec8 	.word	0x08026ec8
 8023f58:	080216c5 	.word	0x080216c5
 8023f5c:	08023d0f 	.word	0x08023d0f
 8023f60:	08026ec4 	.word	0x08026ec4

08023f64 <__sflush_r>:
 8023f64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8023f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023f6c:	0716      	lsls	r6, r2, #28
 8023f6e:	4605      	mov	r5, r0
 8023f70:	460c      	mov	r4, r1
 8023f72:	d454      	bmi.n	802401e <__sflush_r+0xba>
 8023f74:	684b      	ldr	r3, [r1, #4]
 8023f76:	2b00      	cmp	r3, #0
 8023f78:	dc02      	bgt.n	8023f80 <__sflush_r+0x1c>
 8023f7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8023f7c:	2b00      	cmp	r3, #0
 8023f7e:	dd48      	ble.n	8024012 <__sflush_r+0xae>
 8023f80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8023f82:	2e00      	cmp	r6, #0
 8023f84:	d045      	beq.n	8024012 <__sflush_r+0xae>
 8023f86:	2300      	movs	r3, #0
 8023f88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8023f8c:	682f      	ldr	r7, [r5, #0]
 8023f8e:	6a21      	ldr	r1, [r4, #32]
 8023f90:	602b      	str	r3, [r5, #0]
 8023f92:	d030      	beq.n	8023ff6 <__sflush_r+0x92>
 8023f94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8023f96:	89a3      	ldrh	r3, [r4, #12]
 8023f98:	0759      	lsls	r1, r3, #29
 8023f9a:	d505      	bpl.n	8023fa8 <__sflush_r+0x44>
 8023f9c:	6863      	ldr	r3, [r4, #4]
 8023f9e:	1ad2      	subs	r2, r2, r3
 8023fa0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8023fa2:	b10b      	cbz	r3, 8023fa8 <__sflush_r+0x44>
 8023fa4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8023fa6:	1ad2      	subs	r2, r2, r3
 8023fa8:	2300      	movs	r3, #0
 8023faa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8023fac:	6a21      	ldr	r1, [r4, #32]
 8023fae:	4628      	mov	r0, r5
 8023fb0:	47b0      	blx	r6
 8023fb2:	1c43      	adds	r3, r0, #1
 8023fb4:	89a3      	ldrh	r3, [r4, #12]
 8023fb6:	d106      	bne.n	8023fc6 <__sflush_r+0x62>
 8023fb8:	6829      	ldr	r1, [r5, #0]
 8023fba:	291d      	cmp	r1, #29
 8023fbc:	d82b      	bhi.n	8024016 <__sflush_r+0xb2>
 8023fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8024068 <__sflush_r+0x104>)
 8023fc0:	40ca      	lsrs	r2, r1
 8023fc2:	07d6      	lsls	r6, r2, #31
 8023fc4:	d527      	bpl.n	8024016 <__sflush_r+0xb2>
 8023fc6:	2200      	movs	r2, #0
 8023fc8:	6062      	str	r2, [r4, #4]
 8023fca:	04d9      	lsls	r1, r3, #19
 8023fcc:	6922      	ldr	r2, [r4, #16]
 8023fce:	6022      	str	r2, [r4, #0]
 8023fd0:	d504      	bpl.n	8023fdc <__sflush_r+0x78>
 8023fd2:	1c42      	adds	r2, r0, #1
 8023fd4:	d101      	bne.n	8023fda <__sflush_r+0x76>
 8023fd6:	682b      	ldr	r3, [r5, #0]
 8023fd8:	b903      	cbnz	r3, 8023fdc <__sflush_r+0x78>
 8023fda:	6560      	str	r0, [r4, #84]	@ 0x54
 8023fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8023fde:	602f      	str	r7, [r5, #0]
 8023fe0:	b1b9      	cbz	r1, 8024012 <__sflush_r+0xae>
 8023fe2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8023fe6:	4299      	cmp	r1, r3
 8023fe8:	d002      	beq.n	8023ff0 <__sflush_r+0x8c>
 8023fea:	4628      	mov	r0, r5
 8023fec:	f7ff f954 	bl	8023298 <_free_r>
 8023ff0:	2300      	movs	r3, #0
 8023ff2:	6363      	str	r3, [r4, #52]	@ 0x34
 8023ff4:	e00d      	b.n	8024012 <__sflush_r+0xae>
 8023ff6:	2301      	movs	r3, #1
 8023ff8:	4628      	mov	r0, r5
 8023ffa:	47b0      	blx	r6
 8023ffc:	4602      	mov	r2, r0
 8023ffe:	1c50      	adds	r0, r2, #1
 8024000:	d1c9      	bne.n	8023f96 <__sflush_r+0x32>
 8024002:	682b      	ldr	r3, [r5, #0]
 8024004:	2b00      	cmp	r3, #0
 8024006:	d0c6      	beq.n	8023f96 <__sflush_r+0x32>
 8024008:	2b1d      	cmp	r3, #29
 802400a:	d001      	beq.n	8024010 <__sflush_r+0xac>
 802400c:	2b16      	cmp	r3, #22
 802400e:	d11e      	bne.n	802404e <__sflush_r+0xea>
 8024010:	602f      	str	r7, [r5, #0]
 8024012:	2000      	movs	r0, #0
 8024014:	e022      	b.n	802405c <__sflush_r+0xf8>
 8024016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802401a:	b21b      	sxth	r3, r3
 802401c:	e01b      	b.n	8024056 <__sflush_r+0xf2>
 802401e:	690f      	ldr	r7, [r1, #16]
 8024020:	2f00      	cmp	r7, #0
 8024022:	d0f6      	beq.n	8024012 <__sflush_r+0xae>
 8024024:	0793      	lsls	r3, r2, #30
 8024026:	680e      	ldr	r6, [r1, #0]
 8024028:	bf08      	it	eq
 802402a:	694b      	ldreq	r3, [r1, #20]
 802402c:	600f      	str	r7, [r1, #0]
 802402e:	bf18      	it	ne
 8024030:	2300      	movne	r3, #0
 8024032:	eba6 0807 	sub.w	r8, r6, r7
 8024036:	608b      	str	r3, [r1, #8]
 8024038:	f1b8 0f00 	cmp.w	r8, #0
 802403c:	dde9      	ble.n	8024012 <__sflush_r+0xae>
 802403e:	6a21      	ldr	r1, [r4, #32]
 8024040:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8024042:	4643      	mov	r3, r8
 8024044:	463a      	mov	r2, r7
 8024046:	4628      	mov	r0, r5
 8024048:	47b0      	blx	r6
 802404a:	2800      	cmp	r0, #0
 802404c:	dc08      	bgt.n	8024060 <__sflush_r+0xfc>
 802404e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8024056:	81a3      	strh	r3, [r4, #12]
 8024058:	f04f 30ff 	mov.w	r0, #4294967295
 802405c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024060:	4407      	add	r7, r0
 8024062:	eba8 0800 	sub.w	r8, r8, r0
 8024066:	e7e7      	b.n	8024038 <__sflush_r+0xd4>
 8024068:	20400001 	.word	0x20400001

0802406c <_fflush_r>:
 802406c:	b538      	push	{r3, r4, r5, lr}
 802406e:	690b      	ldr	r3, [r1, #16]
 8024070:	4605      	mov	r5, r0
 8024072:	460c      	mov	r4, r1
 8024074:	b913      	cbnz	r3, 802407c <_fflush_r+0x10>
 8024076:	2500      	movs	r5, #0
 8024078:	4628      	mov	r0, r5
 802407a:	bd38      	pop	{r3, r4, r5, pc}
 802407c:	b118      	cbz	r0, 8024086 <_fflush_r+0x1a>
 802407e:	6a03      	ldr	r3, [r0, #32]
 8024080:	b90b      	cbnz	r3, 8024086 <_fflush_r+0x1a>
 8024082:	f7fd ff61 	bl	8021f48 <__sinit>
 8024086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802408a:	2b00      	cmp	r3, #0
 802408c:	d0f3      	beq.n	8024076 <_fflush_r+0xa>
 802408e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8024090:	07d0      	lsls	r0, r2, #31
 8024092:	d404      	bmi.n	802409e <_fflush_r+0x32>
 8024094:	0599      	lsls	r1, r3, #22
 8024096:	d402      	bmi.n	802409e <_fflush_r+0x32>
 8024098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802409a:	f7fe fa60 	bl	802255e <__retarget_lock_acquire_recursive>
 802409e:	4628      	mov	r0, r5
 80240a0:	4621      	mov	r1, r4
 80240a2:	f7ff ff5f 	bl	8023f64 <__sflush_r>
 80240a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80240a8:	07da      	lsls	r2, r3, #31
 80240aa:	4605      	mov	r5, r0
 80240ac:	d4e4      	bmi.n	8024078 <_fflush_r+0xc>
 80240ae:	89a3      	ldrh	r3, [r4, #12]
 80240b0:	059b      	lsls	r3, r3, #22
 80240b2:	d4e1      	bmi.n	8024078 <_fflush_r+0xc>
 80240b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80240b6:	f7fe fa53 	bl	8022560 <__retarget_lock_release_recursive>
 80240ba:	e7dd      	b.n	8024078 <_fflush_r+0xc>

080240bc <fiprintf>:
 80240bc:	b40e      	push	{r1, r2, r3}
 80240be:	b503      	push	{r0, r1, lr}
 80240c0:	4601      	mov	r1, r0
 80240c2:	ab03      	add	r3, sp, #12
 80240c4:	4805      	ldr	r0, [pc, #20]	@ (80240dc <fiprintf+0x20>)
 80240c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80240ca:	6800      	ldr	r0, [r0, #0]
 80240cc:	9301      	str	r3, [sp, #4]
 80240ce:	f7ff fe31 	bl	8023d34 <_vfiprintf_r>
 80240d2:	b002      	add	sp, #8
 80240d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80240d8:	b003      	add	sp, #12
 80240da:	4770      	bx	lr
 80240dc:	2000315c 	.word	0x2000315c

080240e0 <__swhatbuf_r>:
 80240e0:	b570      	push	{r4, r5, r6, lr}
 80240e2:	460c      	mov	r4, r1
 80240e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80240e8:	2900      	cmp	r1, #0
 80240ea:	b096      	sub	sp, #88	@ 0x58
 80240ec:	4615      	mov	r5, r2
 80240ee:	461e      	mov	r6, r3
 80240f0:	da0d      	bge.n	802410e <__swhatbuf_r+0x2e>
 80240f2:	89a3      	ldrh	r3, [r4, #12]
 80240f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80240f8:	f04f 0100 	mov.w	r1, #0
 80240fc:	bf14      	ite	ne
 80240fe:	2340      	movne	r3, #64	@ 0x40
 8024100:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8024104:	2000      	movs	r0, #0
 8024106:	6031      	str	r1, [r6, #0]
 8024108:	602b      	str	r3, [r5, #0]
 802410a:	b016      	add	sp, #88	@ 0x58
 802410c:	bd70      	pop	{r4, r5, r6, pc}
 802410e:	466a      	mov	r2, sp
 8024110:	f000 f848 	bl	80241a4 <_fstat_r>
 8024114:	2800      	cmp	r0, #0
 8024116:	dbec      	blt.n	80240f2 <__swhatbuf_r+0x12>
 8024118:	9901      	ldr	r1, [sp, #4]
 802411a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802411e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8024122:	4259      	negs	r1, r3
 8024124:	4159      	adcs	r1, r3
 8024126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802412a:	e7eb      	b.n	8024104 <__swhatbuf_r+0x24>

0802412c <__smakebuf_r>:
 802412c:	898b      	ldrh	r3, [r1, #12]
 802412e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024130:	079d      	lsls	r5, r3, #30
 8024132:	4606      	mov	r6, r0
 8024134:	460c      	mov	r4, r1
 8024136:	d507      	bpl.n	8024148 <__smakebuf_r+0x1c>
 8024138:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 802413c:	6023      	str	r3, [r4, #0]
 802413e:	6123      	str	r3, [r4, #16]
 8024140:	2301      	movs	r3, #1
 8024142:	6163      	str	r3, [r4, #20]
 8024144:	b003      	add	sp, #12
 8024146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024148:	ab01      	add	r3, sp, #4
 802414a:	466a      	mov	r2, sp
 802414c:	f7ff ffc8 	bl	80240e0 <__swhatbuf_r>
 8024150:	9f00      	ldr	r7, [sp, #0]
 8024152:	4605      	mov	r5, r0
 8024154:	4639      	mov	r1, r7
 8024156:	4630      	mov	r0, r6
 8024158:	f7fd f86e 	bl	8021238 <_malloc_r>
 802415c:	b948      	cbnz	r0, 8024172 <__smakebuf_r+0x46>
 802415e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024162:	059a      	lsls	r2, r3, #22
 8024164:	d4ee      	bmi.n	8024144 <__smakebuf_r+0x18>
 8024166:	f023 0303 	bic.w	r3, r3, #3
 802416a:	f043 0302 	orr.w	r3, r3, #2
 802416e:	81a3      	strh	r3, [r4, #12]
 8024170:	e7e2      	b.n	8024138 <__smakebuf_r+0xc>
 8024172:	89a3      	ldrh	r3, [r4, #12]
 8024174:	6020      	str	r0, [r4, #0]
 8024176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802417a:	81a3      	strh	r3, [r4, #12]
 802417c:	9b01      	ldr	r3, [sp, #4]
 802417e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8024182:	b15b      	cbz	r3, 802419c <__smakebuf_r+0x70>
 8024184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8024188:	4630      	mov	r0, r6
 802418a:	f000 f81d 	bl	80241c8 <_isatty_r>
 802418e:	b128      	cbz	r0, 802419c <__smakebuf_r+0x70>
 8024190:	89a3      	ldrh	r3, [r4, #12]
 8024192:	f023 0303 	bic.w	r3, r3, #3
 8024196:	f043 0301 	orr.w	r3, r3, #1
 802419a:	81a3      	strh	r3, [r4, #12]
 802419c:	89a3      	ldrh	r3, [r4, #12]
 802419e:	431d      	orrs	r5, r3
 80241a0:	81a5      	strh	r5, [r4, #12]
 80241a2:	e7cf      	b.n	8024144 <__smakebuf_r+0x18>

080241a4 <_fstat_r>:
 80241a4:	b538      	push	{r3, r4, r5, lr}
 80241a6:	4d07      	ldr	r5, [pc, #28]	@ (80241c4 <_fstat_r+0x20>)
 80241a8:	2300      	movs	r3, #0
 80241aa:	4604      	mov	r4, r0
 80241ac:	4608      	mov	r0, r1
 80241ae:	4611      	mov	r1, r2
 80241b0:	602b      	str	r3, [r5, #0]
 80241b2:	f7e3 fe69 	bl	8007e88 <_fstat>
 80241b6:	1c43      	adds	r3, r0, #1
 80241b8:	d102      	bne.n	80241c0 <_fstat_r+0x1c>
 80241ba:	682b      	ldr	r3, [r5, #0]
 80241bc:	b103      	cbz	r3, 80241c0 <_fstat_r+0x1c>
 80241be:	6023      	str	r3, [r4, #0]
 80241c0:	bd38      	pop	{r3, r4, r5, pc}
 80241c2:	bf00      	nop
 80241c4:	20028c18 	.word	0x20028c18

080241c8 <_isatty_r>:
 80241c8:	b538      	push	{r3, r4, r5, lr}
 80241ca:	4d06      	ldr	r5, [pc, #24]	@ (80241e4 <_isatty_r+0x1c>)
 80241cc:	2300      	movs	r3, #0
 80241ce:	4604      	mov	r4, r0
 80241d0:	4608      	mov	r0, r1
 80241d2:	602b      	str	r3, [r5, #0]
 80241d4:	f7e3 fe68 	bl	8007ea8 <_isatty>
 80241d8:	1c43      	adds	r3, r0, #1
 80241da:	d102      	bne.n	80241e2 <_isatty_r+0x1a>
 80241dc:	682b      	ldr	r3, [r5, #0]
 80241de:	b103      	cbz	r3, 80241e2 <_isatty_r+0x1a>
 80241e0:	6023      	str	r3, [r4, #0]
 80241e2:	bd38      	pop	{r3, r4, r5, pc}
 80241e4:	20028c18 	.word	0x20028c18

080241e8 <abort>:
 80241e8:	b508      	push	{r3, lr}
 80241ea:	2006      	movs	r0, #6
 80241ec:	f000 f84a 	bl	8024284 <raise>
 80241f0:	2001      	movs	r0, #1
 80241f2:	f7e3 fdf9 	bl	8007de8 <_exit>

080241f6 <__ascii_mbtowc>:
 80241f6:	b082      	sub	sp, #8
 80241f8:	b901      	cbnz	r1, 80241fc <__ascii_mbtowc+0x6>
 80241fa:	a901      	add	r1, sp, #4
 80241fc:	b142      	cbz	r2, 8024210 <__ascii_mbtowc+0x1a>
 80241fe:	b14b      	cbz	r3, 8024214 <__ascii_mbtowc+0x1e>
 8024200:	7813      	ldrb	r3, [r2, #0]
 8024202:	600b      	str	r3, [r1, #0]
 8024204:	7812      	ldrb	r2, [r2, #0]
 8024206:	1e10      	subs	r0, r2, #0
 8024208:	bf18      	it	ne
 802420a:	2001      	movne	r0, #1
 802420c:	b002      	add	sp, #8
 802420e:	4770      	bx	lr
 8024210:	4610      	mov	r0, r2
 8024212:	e7fb      	b.n	802420c <__ascii_mbtowc+0x16>
 8024214:	f06f 0001 	mvn.w	r0, #1
 8024218:	e7f8      	b.n	802420c <__ascii_mbtowc+0x16>

0802421a <__ascii_wctomb>:
 802421a:	4603      	mov	r3, r0
 802421c:	4608      	mov	r0, r1
 802421e:	b141      	cbz	r1, 8024232 <__ascii_wctomb+0x18>
 8024220:	2aff      	cmp	r2, #255	@ 0xff
 8024222:	d904      	bls.n	802422e <__ascii_wctomb+0x14>
 8024224:	228a      	movs	r2, #138	@ 0x8a
 8024226:	601a      	str	r2, [r3, #0]
 8024228:	f04f 30ff 	mov.w	r0, #4294967295
 802422c:	4770      	bx	lr
 802422e:	700a      	strb	r2, [r1, #0]
 8024230:	2001      	movs	r0, #1
 8024232:	4770      	bx	lr

08024234 <_raise_r>:
 8024234:	291f      	cmp	r1, #31
 8024236:	b538      	push	{r3, r4, r5, lr}
 8024238:	4605      	mov	r5, r0
 802423a:	460c      	mov	r4, r1
 802423c:	d904      	bls.n	8024248 <_raise_r+0x14>
 802423e:	2316      	movs	r3, #22
 8024240:	6003      	str	r3, [r0, #0]
 8024242:	f04f 30ff 	mov.w	r0, #4294967295
 8024246:	bd38      	pop	{r3, r4, r5, pc}
 8024248:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802424a:	b112      	cbz	r2, 8024252 <_raise_r+0x1e>
 802424c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8024250:	b94b      	cbnz	r3, 8024266 <_raise_r+0x32>
 8024252:	4628      	mov	r0, r5
 8024254:	f000 f830 	bl	80242b8 <_getpid_r>
 8024258:	4622      	mov	r2, r4
 802425a:	4601      	mov	r1, r0
 802425c:	4628      	mov	r0, r5
 802425e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024262:	f000 b817 	b.w	8024294 <_kill_r>
 8024266:	2b01      	cmp	r3, #1
 8024268:	d00a      	beq.n	8024280 <_raise_r+0x4c>
 802426a:	1c59      	adds	r1, r3, #1
 802426c:	d103      	bne.n	8024276 <_raise_r+0x42>
 802426e:	2316      	movs	r3, #22
 8024270:	6003      	str	r3, [r0, #0]
 8024272:	2001      	movs	r0, #1
 8024274:	e7e7      	b.n	8024246 <_raise_r+0x12>
 8024276:	2100      	movs	r1, #0
 8024278:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 802427c:	4620      	mov	r0, r4
 802427e:	4798      	blx	r3
 8024280:	2000      	movs	r0, #0
 8024282:	e7e0      	b.n	8024246 <_raise_r+0x12>

08024284 <raise>:
 8024284:	4b02      	ldr	r3, [pc, #8]	@ (8024290 <raise+0xc>)
 8024286:	4601      	mov	r1, r0
 8024288:	6818      	ldr	r0, [r3, #0]
 802428a:	f7ff bfd3 	b.w	8024234 <_raise_r>
 802428e:	bf00      	nop
 8024290:	2000315c 	.word	0x2000315c

08024294 <_kill_r>:
 8024294:	b538      	push	{r3, r4, r5, lr}
 8024296:	4d07      	ldr	r5, [pc, #28]	@ (80242b4 <_kill_r+0x20>)
 8024298:	2300      	movs	r3, #0
 802429a:	4604      	mov	r4, r0
 802429c:	4608      	mov	r0, r1
 802429e:	4611      	mov	r1, r2
 80242a0:	602b      	str	r3, [r5, #0]
 80242a2:	f7e3 fd91 	bl	8007dc8 <_kill>
 80242a6:	1c43      	adds	r3, r0, #1
 80242a8:	d102      	bne.n	80242b0 <_kill_r+0x1c>
 80242aa:	682b      	ldr	r3, [r5, #0]
 80242ac:	b103      	cbz	r3, 80242b0 <_kill_r+0x1c>
 80242ae:	6023      	str	r3, [r4, #0]
 80242b0:	bd38      	pop	{r3, r4, r5, pc}
 80242b2:	bf00      	nop
 80242b4:	20028c18 	.word	0x20028c18

080242b8 <_getpid_r>:
 80242b8:	f7e3 bd7e 	b.w	8007db8 <_getpid>

080242bc <cosf>:
 80242bc:	ee10 3a10 	vmov	r3, s0
 80242c0:	b507      	push	{r0, r1, r2, lr}
 80242c2:	4a1e      	ldr	r2, [pc, #120]	@ (802433c <cosf+0x80>)
 80242c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80242c8:	4293      	cmp	r3, r2
 80242ca:	d806      	bhi.n	80242da <cosf+0x1e>
 80242cc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8024340 <cosf+0x84>
 80242d0:	b003      	add	sp, #12
 80242d2:	f85d eb04 	ldr.w	lr, [sp], #4
 80242d6:	f000 b87b 	b.w	80243d0 <__kernel_cosf>
 80242da:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80242de:	d304      	bcc.n	80242ea <cosf+0x2e>
 80242e0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80242e4:	b003      	add	sp, #12
 80242e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80242ea:	4668      	mov	r0, sp
 80242ec:	f000 f910 	bl	8024510 <__ieee754_rem_pio2f>
 80242f0:	f000 0003 	and.w	r0, r0, #3
 80242f4:	2801      	cmp	r0, #1
 80242f6:	d009      	beq.n	802430c <cosf+0x50>
 80242f8:	2802      	cmp	r0, #2
 80242fa:	d010      	beq.n	802431e <cosf+0x62>
 80242fc:	b9b0      	cbnz	r0, 802432c <cosf+0x70>
 80242fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8024302:	ed9d 0a00 	vldr	s0, [sp]
 8024306:	f000 f863 	bl	80243d0 <__kernel_cosf>
 802430a:	e7eb      	b.n	80242e4 <cosf+0x28>
 802430c:	eddd 0a01 	vldr	s1, [sp, #4]
 8024310:	ed9d 0a00 	vldr	s0, [sp]
 8024314:	f000 f8b4 	bl	8024480 <__kernel_sinf>
 8024318:	eeb1 0a40 	vneg.f32	s0, s0
 802431c:	e7e2      	b.n	80242e4 <cosf+0x28>
 802431e:	eddd 0a01 	vldr	s1, [sp, #4]
 8024322:	ed9d 0a00 	vldr	s0, [sp]
 8024326:	f000 f853 	bl	80243d0 <__kernel_cosf>
 802432a:	e7f5      	b.n	8024318 <cosf+0x5c>
 802432c:	eddd 0a01 	vldr	s1, [sp, #4]
 8024330:	ed9d 0a00 	vldr	s0, [sp]
 8024334:	2001      	movs	r0, #1
 8024336:	f000 f8a3 	bl	8024480 <__kernel_sinf>
 802433a:	e7d3      	b.n	80242e4 <cosf+0x28>
 802433c:	3f490fd8 	.word	0x3f490fd8
 8024340:	00000000 	.word	0x00000000

08024344 <sinf>:
 8024344:	ee10 3a10 	vmov	r3, s0
 8024348:	b507      	push	{r0, r1, r2, lr}
 802434a:	4a1f      	ldr	r2, [pc, #124]	@ (80243c8 <sinf+0x84>)
 802434c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8024350:	4293      	cmp	r3, r2
 8024352:	d807      	bhi.n	8024364 <sinf+0x20>
 8024354:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80243cc <sinf+0x88>
 8024358:	2000      	movs	r0, #0
 802435a:	b003      	add	sp, #12
 802435c:	f85d eb04 	ldr.w	lr, [sp], #4
 8024360:	f000 b88e 	b.w	8024480 <__kernel_sinf>
 8024364:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8024368:	d304      	bcc.n	8024374 <sinf+0x30>
 802436a:	ee30 0a40 	vsub.f32	s0, s0, s0
 802436e:	b003      	add	sp, #12
 8024370:	f85d fb04 	ldr.w	pc, [sp], #4
 8024374:	4668      	mov	r0, sp
 8024376:	f000 f8cb 	bl	8024510 <__ieee754_rem_pio2f>
 802437a:	f000 0003 	and.w	r0, r0, #3
 802437e:	2801      	cmp	r0, #1
 8024380:	d00a      	beq.n	8024398 <sinf+0x54>
 8024382:	2802      	cmp	r0, #2
 8024384:	d00f      	beq.n	80243a6 <sinf+0x62>
 8024386:	b9c0      	cbnz	r0, 80243ba <sinf+0x76>
 8024388:	eddd 0a01 	vldr	s1, [sp, #4]
 802438c:	ed9d 0a00 	vldr	s0, [sp]
 8024390:	2001      	movs	r0, #1
 8024392:	f000 f875 	bl	8024480 <__kernel_sinf>
 8024396:	e7ea      	b.n	802436e <sinf+0x2a>
 8024398:	eddd 0a01 	vldr	s1, [sp, #4]
 802439c:	ed9d 0a00 	vldr	s0, [sp]
 80243a0:	f000 f816 	bl	80243d0 <__kernel_cosf>
 80243a4:	e7e3      	b.n	802436e <sinf+0x2a>
 80243a6:	eddd 0a01 	vldr	s1, [sp, #4]
 80243aa:	ed9d 0a00 	vldr	s0, [sp]
 80243ae:	2001      	movs	r0, #1
 80243b0:	f000 f866 	bl	8024480 <__kernel_sinf>
 80243b4:	eeb1 0a40 	vneg.f32	s0, s0
 80243b8:	e7d9      	b.n	802436e <sinf+0x2a>
 80243ba:	eddd 0a01 	vldr	s1, [sp, #4]
 80243be:	ed9d 0a00 	vldr	s0, [sp]
 80243c2:	f000 f805 	bl	80243d0 <__kernel_cosf>
 80243c6:	e7f5      	b.n	80243b4 <sinf+0x70>
 80243c8:	3f490fd8 	.word	0x3f490fd8
 80243cc:	00000000 	.word	0x00000000

080243d0 <__kernel_cosf>:
 80243d0:	ee10 3a10 	vmov	r3, s0
 80243d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80243d8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80243dc:	eef0 6a40 	vmov.f32	s13, s0
 80243e0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80243e4:	d204      	bcs.n	80243f0 <__kernel_cosf+0x20>
 80243e6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80243ea:	ee17 2a90 	vmov	r2, s15
 80243ee:	b342      	cbz	r2, 8024442 <__kernel_cosf+0x72>
 80243f0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80243f4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8024460 <__kernel_cosf+0x90>
 80243f8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8024464 <__kernel_cosf+0x94>
 80243fc:	4a1a      	ldr	r2, [pc, #104]	@ (8024468 <__kernel_cosf+0x98>)
 80243fe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8024402:	4293      	cmp	r3, r2
 8024404:	eddf 7a19 	vldr	s15, [pc, #100]	@ 802446c <__kernel_cosf+0x9c>
 8024408:	eee6 7a07 	vfma.f32	s15, s12, s14
 802440c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8024470 <__kernel_cosf+0xa0>
 8024410:	eea7 6a87 	vfma.f32	s12, s15, s14
 8024414:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8024474 <__kernel_cosf+0xa4>
 8024418:	eee6 7a07 	vfma.f32	s15, s12, s14
 802441c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8024478 <__kernel_cosf+0xa8>
 8024420:	eea7 6a87 	vfma.f32	s12, s15, s14
 8024424:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8024428:	ee26 6a07 	vmul.f32	s12, s12, s14
 802442c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8024430:	eee7 0a06 	vfma.f32	s1, s14, s12
 8024434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8024438:	d804      	bhi.n	8024444 <__kernel_cosf+0x74>
 802443a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 802443e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8024442:	4770      	bx	lr
 8024444:	4a0d      	ldr	r2, [pc, #52]	@ (802447c <__kernel_cosf+0xac>)
 8024446:	4293      	cmp	r3, r2
 8024448:	bf9a      	itte	ls
 802444a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 802444e:	ee07 3a10 	vmovls	s14, r3
 8024452:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8024456:	ee30 0a47 	vsub.f32	s0, s0, s14
 802445a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802445e:	e7ec      	b.n	802443a <__kernel_cosf+0x6a>
 8024460:	ad47d74e 	.word	0xad47d74e
 8024464:	310f74f6 	.word	0x310f74f6
 8024468:	3e999999 	.word	0x3e999999
 802446c:	b493f27c 	.word	0xb493f27c
 8024470:	37d00d01 	.word	0x37d00d01
 8024474:	bab60b61 	.word	0xbab60b61
 8024478:	3d2aaaab 	.word	0x3d2aaaab
 802447c:	3f480000 	.word	0x3f480000

08024480 <__kernel_sinf>:
 8024480:	ee10 3a10 	vmov	r3, s0
 8024484:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8024488:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 802448c:	d204      	bcs.n	8024498 <__kernel_sinf+0x18>
 802448e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8024492:	ee17 3a90 	vmov	r3, s15
 8024496:	b35b      	cbz	r3, 80244f0 <__kernel_sinf+0x70>
 8024498:	ee20 7a00 	vmul.f32	s14, s0, s0
 802449c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80244f4 <__kernel_sinf+0x74>
 80244a0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80244f8 <__kernel_sinf+0x78>
 80244a4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80244a8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80244fc <__kernel_sinf+0x7c>
 80244ac:	eee6 7a07 	vfma.f32	s15, s12, s14
 80244b0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8024500 <__kernel_sinf+0x80>
 80244b4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80244b8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8024504 <__kernel_sinf+0x84>
 80244bc:	ee60 6a07 	vmul.f32	s13, s0, s14
 80244c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80244c4:	b930      	cbnz	r0, 80244d4 <__kernel_sinf+0x54>
 80244c6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8024508 <__kernel_sinf+0x88>
 80244ca:	eea7 6a27 	vfma.f32	s12, s14, s15
 80244ce:	eea6 0a26 	vfma.f32	s0, s12, s13
 80244d2:	4770      	bx	lr
 80244d4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80244d8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80244dc:	eee0 7a86 	vfma.f32	s15, s1, s12
 80244e0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80244e4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 802450c <__kernel_sinf+0x8c>
 80244e8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80244ec:	ee30 0a60 	vsub.f32	s0, s0, s1
 80244f0:	4770      	bx	lr
 80244f2:	bf00      	nop
 80244f4:	2f2ec9d3 	.word	0x2f2ec9d3
 80244f8:	b2d72f34 	.word	0xb2d72f34
 80244fc:	3638ef1b 	.word	0x3638ef1b
 8024500:	b9500d01 	.word	0xb9500d01
 8024504:	3c088889 	.word	0x3c088889
 8024508:	be2aaaab 	.word	0xbe2aaaab
 802450c:	3e2aaaab 	.word	0x3e2aaaab

08024510 <__ieee754_rem_pio2f>:
 8024510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024512:	ee10 6a10 	vmov	r6, s0
 8024516:	4b88      	ldr	r3, [pc, #544]	@ (8024738 <__ieee754_rem_pio2f+0x228>)
 8024518:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 802451c:	429d      	cmp	r5, r3
 802451e:	b087      	sub	sp, #28
 8024520:	4604      	mov	r4, r0
 8024522:	d805      	bhi.n	8024530 <__ieee754_rem_pio2f+0x20>
 8024524:	2300      	movs	r3, #0
 8024526:	ed80 0a00 	vstr	s0, [r0]
 802452a:	6043      	str	r3, [r0, #4]
 802452c:	2000      	movs	r0, #0
 802452e:	e022      	b.n	8024576 <__ieee754_rem_pio2f+0x66>
 8024530:	4b82      	ldr	r3, [pc, #520]	@ (802473c <__ieee754_rem_pio2f+0x22c>)
 8024532:	429d      	cmp	r5, r3
 8024534:	d83a      	bhi.n	80245ac <__ieee754_rem_pio2f+0x9c>
 8024536:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 802453a:	2e00      	cmp	r6, #0
 802453c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8024740 <__ieee754_rem_pio2f+0x230>
 8024540:	4a80      	ldr	r2, [pc, #512]	@ (8024744 <__ieee754_rem_pio2f+0x234>)
 8024542:	f023 030f 	bic.w	r3, r3, #15
 8024546:	dd18      	ble.n	802457a <__ieee754_rem_pio2f+0x6a>
 8024548:	4293      	cmp	r3, r2
 802454a:	ee70 7a47 	vsub.f32	s15, s0, s14
 802454e:	bf09      	itett	eq
 8024550:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8024748 <__ieee754_rem_pio2f+0x238>
 8024554:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 802474c <__ieee754_rem_pio2f+0x23c>
 8024558:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8024750 <__ieee754_rem_pio2f+0x240>
 802455c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8024560:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8024564:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024568:	ed80 7a00 	vstr	s14, [r0]
 802456c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8024570:	edc0 7a01 	vstr	s15, [r0, #4]
 8024574:	2001      	movs	r0, #1
 8024576:	b007      	add	sp, #28
 8024578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802457a:	4293      	cmp	r3, r2
 802457c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8024580:	bf09      	itett	eq
 8024582:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8024748 <__ieee754_rem_pio2f+0x238>
 8024586:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 802474c <__ieee754_rem_pio2f+0x23c>
 802458a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8024750 <__ieee754_rem_pio2f+0x240>
 802458e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8024592:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802459a:	ed80 7a00 	vstr	s14, [r0]
 802459e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80245a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80245a6:	f04f 30ff 	mov.w	r0, #4294967295
 80245aa:	e7e4      	b.n	8024576 <__ieee754_rem_pio2f+0x66>
 80245ac:	4b69      	ldr	r3, [pc, #420]	@ (8024754 <__ieee754_rem_pio2f+0x244>)
 80245ae:	429d      	cmp	r5, r3
 80245b0:	d873      	bhi.n	802469a <__ieee754_rem_pio2f+0x18a>
 80245b2:	f000 f8dd 	bl	8024770 <fabsf>
 80245b6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8024758 <__ieee754_rem_pio2f+0x248>
 80245ba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80245be:	eee0 7a07 	vfma.f32	s15, s0, s14
 80245c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80245c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80245ca:	ee17 0a90 	vmov	r0, s15
 80245ce:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8024740 <__ieee754_rem_pio2f+0x230>
 80245d2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80245d6:	281f      	cmp	r0, #31
 80245d8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 802474c <__ieee754_rem_pio2f+0x23c>
 80245dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80245e0:	eeb1 6a47 	vneg.f32	s12, s14
 80245e4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80245e8:	ee16 1a90 	vmov	r1, s13
 80245ec:	dc09      	bgt.n	8024602 <__ieee754_rem_pio2f+0xf2>
 80245ee:	4a5b      	ldr	r2, [pc, #364]	@ (802475c <__ieee754_rem_pio2f+0x24c>)
 80245f0:	1e47      	subs	r7, r0, #1
 80245f2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80245f6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80245fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80245fe:	4293      	cmp	r3, r2
 8024600:	d107      	bne.n	8024612 <__ieee754_rem_pio2f+0x102>
 8024602:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8024606:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 802460a:	2a08      	cmp	r2, #8
 802460c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8024610:	dc14      	bgt.n	802463c <__ieee754_rem_pio2f+0x12c>
 8024612:	6021      	str	r1, [r4, #0]
 8024614:	ed94 7a00 	vldr	s14, [r4]
 8024618:	ee30 0a47 	vsub.f32	s0, s0, s14
 802461c:	2e00      	cmp	r6, #0
 802461e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8024622:	ed84 0a01 	vstr	s0, [r4, #4]
 8024626:	daa6      	bge.n	8024576 <__ieee754_rem_pio2f+0x66>
 8024628:	eeb1 7a47 	vneg.f32	s14, s14
 802462c:	eeb1 0a40 	vneg.f32	s0, s0
 8024630:	ed84 7a00 	vstr	s14, [r4]
 8024634:	ed84 0a01 	vstr	s0, [r4, #4]
 8024638:	4240      	negs	r0, r0
 802463a:	e79c      	b.n	8024576 <__ieee754_rem_pio2f+0x66>
 802463c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8024748 <__ieee754_rem_pio2f+0x238>
 8024640:	eef0 6a40 	vmov.f32	s13, s0
 8024644:	eee6 6a25 	vfma.f32	s13, s12, s11
 8024648:	ee70 7a66 	vsub.f32	s15, s0, s13
 802464c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8024650:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8024750 <__ieee754_rem_pio2f+0x240>
 8024654:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8024658:	ee76 5ae7 	vsub.f32	s11, s13, s15
 802465c:	ee15 2a90 	vmov	r2, s11
 8024660:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8024664:	1a5b      	subs	r3, r3, r1
 8024666:	2b19      	cmp	r3, #25
 8024668:	dc04      	bgt.n	8024674 <__ieee754_rem_pio2f+0x164>
 802466a:	edc4 5a00 	vstr	s11, [r4]
 802466e:	eeb0 0a66 	vmov.f32	s0, s13
 8024672:	e7cf      	b.n	8024614 <__ieee754_rem_pio2f+0x104>
 8024674:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8024760 <__ieee754_rem_pio2f+0x250>
 8024678:	eeb0 0a66 	vmov.f32	s0, s13
 802467c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8024680:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8024684:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8024764 <__ieee754_rem_pio2f+0x254>
 8024688:	eee6 7a25 	vfma.f32	s15, s12, s11
 802468c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8024690:	ee30 7a67 	vsub.f32	s14, s0, s15
 8024694:	ed84 7a00 	vstr	s14, [r4]
 8024698:	e7bc      	b.n	8024614 <__ieee754_rem_pio2f+0x104>
 802469a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 802469e:	d306      	bcc.n	80246ae <__ieee754_rem_pio2f+0x19e>
 80246a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80246a4:	edc0 7a01 	vstr	s15, [r0, #4]
 80246a8:	edc0 7a00 	vstr	s15, [r0]
 80246ac:	e73e      	b.n	802452c <__ieee754_rem_pio2f+0x1c>
 80246ae:	15ea      	asrs	r2, r5, #23
 80246b0:	3a86      	subs	r2, #134	@ 0x86
 80246b2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80246b6:	ee07 3a90 	vmov	s15, r3
 80246ba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80246be:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8024768 <__ieee754_rem_pio2f+0x258>
 80246c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80246c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80246ca:	ed8d 7a03 	vstr	s14, [sp, #12]
 80246ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80246d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80246d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80246da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80246de:	ed8d 7a04 	vstr	s14, [sp, #16]
 80246e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80246e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80246ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80246ee:	edcd 7a05 	vstr	s15, [sp, #20]
 80246f2:	d11e      	bne.n	8024732 <__ieee754_rem_pio2f+0x222>
 80246f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80246f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80246fc:	bf0c      	ite	eq
 80246fe:	2301      	moveq	r3, #1
 8024700:	2302      	movne	r3, #2
 8024702:	491a      	ldr	r1, [pc, #104]	@ (802476c <__ieee754_rem_pio2f+0x25c>)
 8024704:	9101      	str	r1, [sp, #4]
 8024706:	2102      	movs	r1, #2
 8024708:	9100      	str	r1, [sp, #0]
 802470a:	a803      	add	r0, sp, #12
 802470c:	4621      	mov	r1, r4
 802470e:	f000 f837 	bl	8024780 <__kernel_rem_pio2f>
 8024712:	2e00      	cmp	r6, #0
 8024714:	f6bf af2f 	bge.w	8024576 <__ieee754_rem_pio2f+0x66>
 8024718:	edd4 7a00 	vldr	s15, [r4]
 802471c:	eef1 7a67 	vneg.f32	s15, s15
 8024720:	edc4 7a00 	vstr	s15, [r4]
 8024724:	edd4 7a01 	vldr	s15, [r4, #4]
 8024728:	eef1 7a67 	vneg.f32	s15, s15
 802472c:	edc4 7a01 	vstr	s15, [r4, #4]
 8024730:	e782      	b.n	8024638 <__ieee754_rem_pio2f+0x128>
 8024732:	2303      	movs	r3, #3
 8024734:	e7e5      	b.n	8024702 <__ieee754_rem_pio2f+0x1f2>
 8024736:	bf00      	nop
 8024738:	3f490fd8 	.word	0x3f490fd8
 802473c:	4016cbe3 	.word	0x4016cbe3
 8024740:	3fc90f80 	.word	0x3fc90f80
 8024744:	3fc90fd0 	.word	0x3fc90fd0
 8024748:	37354400 	.word	0x37354400
 802474c:	37354443 	.word	0x37354443
 8024750:	2e85a308 	.word	0x2e85a308
 8024754:	43490f80 	.word	0x43490f80
 8024758:	3f22f984 	.word	0x3f22f984
 802475c:	080270d8 	.word	0x080270d8
 8024760:	2e85a300 	.word	0x2e85a300
 8024764:	248d3132 	.word	0x248d3132
 8024768:	43800000 	.word	0x43800000
 802476c:	08027158 	.word	0x08027158

08024770 <fabsf>:
 8024770:	ee10 3a10 	vmov	r3, s0
 8024774:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8024778:	ee00 3a10 	vmov	s0, r3
 802477c:	4770      	bx	lr
	...

08024780 <__kernel_rem_pio2f>:
 8024780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024784:	ed2d 8b04 	vpush	{d8-d9}
 8024788:	b0d9      	sub	sp, #356	@ 0x164
 802478a:	4690      	mov	r8, r2
 802478c:	9001      	str	r0, [sp, #4]
 802478e:	4ab6      	ldr	r2, [pc, #728]	@ (8024a68 <__kernel_rem_pio2f+0x2e8>)
 8024790:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8024792:	f118 0f04 	cmn.w	r8, #4
 8024796:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 802479a:	460f      	mov	r7, r1
 802479c:	f103 3bff 	add.w	fp, r3, #4294967295
 80247a0:	db26      	blt.n	80247f0 <__kernel_rem_pio2f+0x70>
 80247a2:	f1b8 0203 	subs.w	r2, r8, #3
 80247a6:	bf48      	it	mi
 80247a8:	f108 0204 	addmi.w	r2, r8, #4
 80247ac:	10d2      	asrs	r2, r2, #3
 80247ae:	1c55      	adds	r5, r2, #1
 80247b0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80247b2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 80247b6:	00e8      	lsls	r0, r5, #3
 80247b8:	eba2 060b 	sub.w	r6, r2, fp
 80247bc:	9002      	str	r0, [sp, #8]
 80247be:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80247c2:	eb0a 0c0b 	add.w	ip, sl, fp
 80247c6:	ac1c      	add	r4, sp, #112	@ 0x70
 80247c8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80247cc:	2000      	movs	r0, #0
 80247ce:	4560      	cmp	r0, ip
 80247d0:	dd10      	ble.n	80247f4 <__kernel_rem_pio2f+0x74>
 80247d2:	a91c      	add	r1, sp, #112	@ 0x70
 80247d4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80247d8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80247dc:	2600      	movs	r6, #0
 80247de:	4556      	cmp	r6, sl
 80247e0:	dc24      	bgt.n	802482c <__kernel_rem_pio2f+0xac>
 80247e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80247e6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 80247ea:	4684      	mov	ip, r0
 80247ec:	2400      	movs	r4, #0
 80247ee:	e016      	b.n	802481e <__kernel_rem_pio2f+0x9e>
 80247f0:	2200      	movs	r2, #0
 80247f2:	e7dc      	b.n	80247ae <__kernel_rem_pio2f+0x2e>
 80247f4:	42c6      	cmn	r6, r0
 80247f6:	bf5d      	ittte	pl
 80247f8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80247fc:	ee07 1a90 	vmovpl	s15, r1
 8024800:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8024804:	eef0 7a47 	vmovmi.f32	s15, s14
 8024808:	ece4 7a01 	vstmia	r4!, {s15}
 802480c:	3001      	adds	r0, #1
 802480e:	e7de      	b.n	80247ce <__kernel_rem_pio2f+0x4e>
 8024810:	ecfe 6a01 	vldmia	lr!, {s13}
 8024814:	ed3c 7a01 	vldmdb	ip!, {s14}
 8024818:	eee6 7a87 	vfma.f32	s15, s13, s14
 802481c:	3401      	adds	r4, #1
 802481e:	455c      	cmp	r4, fp
 8024820:	ddf6      	ble.n	8024810 <__kernel_rem_pio2f+0x90>
 8024822:	ece9 7a01 	vstmia	r9!, {s15}
 8024826:	3601      	adds	r6, #1
 8024828:	3004      	adds	r0, #4
 802482a:	e7d8      	b.n	80247de <__kernel_rem_pio2f+0x5e>
 802482c:	a908      	add	r1, sp, #32
 802482e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8024832:	9104      	str	r1, [sp, #16]
 8024834:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8024836:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8024a74 <__kernel_rem_pio2f+0x2f4>
 802483a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8024a70 <__kernel_rem_pio2f+0x2f0>
 802483e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8024842:	9203      	str	r2, [sp, #12]
 8024844:	4654      	mov	r4, sl
 8024846:	00a2      	lsls	r2, r4, #2
 8024848:	9205      	str	r2, [sp, #20]
 802484a:	aa58      	add	r2, sp, #352	@ 0x160
 802484c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8024850:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8024854:	a944      	add	r1, sp, #272	@ 0x110
 8024856:	aa08      	add	r2, sp, #32
 8024858:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 802485c:	4694      	mov	ip, r2
 802485e:	4626      	mov	r6, r4
 8024860:	2e00      	cmp	r6, #0
 8024862:	dc4c      	bgt.n	80248fe <__kernel_rem_pio2f+0x17e>
 8024864:	4628      	mov	r0, r5
 8024866:	e9cd 2306 	strd	r2, r3, [sp, #24]
 802486a:	f000 f9f1 	bl	8024c50 <scalbnf>
 802486e:	eeb0 8a40 	vmov.f32	s16, s0
 8024872:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8024876:	ee28 0a00 	vmul.f32	s0, s16, s0
 802487a:	f000 fa4f 	bl	8024d1c <floorf>
 802487e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8024882:	eea0 8a67 	vfms.f32	s16, s0, s15
 8024886:	2d00      	cmp	r5, #0
 8024888:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802488c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8024890:	ee17 9a90 	vmov	r9, s15
 8024894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024898:	ee38 8a67 	vsub.f32	s16, s16, s15
 802489c:	dd41      	ble.n	8024922 <__kernel_rem_pio2f+0x1a2>
 802489e:	f104 3cff 	add.w	ip, r4, #4294967295
 80248a2:	a908      	add	r1, sp, #32
 80248a4:	f1c5 0e08 	rsb	lr, r5, #8
 80248a8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80248ac:	fa46 f00e 	asr.w	r0, r6, lr
 80248b0:	4481      	add	r9, r0
 80248b2:	fa00 f00e 	lsl.w	r0, r0, lr
 80248b6:	1a36      	subs	r6, r6, r0
 80248b8:	f1c5 0007 	rsb	r0, r5, #7
 80248bc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80248c0:	4106      	asrs	r6, r0
 80248c2:	2e00      	cmp	r6, #0
 80248c4:	dd3c      	ble.n	8024940 <__kernel_rem_pio2f+0x1c0>
 80248c6:	f04f 0e00 	mov.w	lr, #0
 80248ca:	f109 0901 	add.w	r9, r9, #1
 80248ce:	4670      	mov	r0, lr
 80248d0:	4574      	cmp	r4, lr
 80248d2:	dc68      	bgt.n	80249a6 <__kernel_rem_pio2f+0x226>
 80248d4:	2d00      	cmp	r5, #0
 80248d6:	dd03      	ble.n	80248e0 <__kernel_rem_pio2f+0x160>
 80248d8:	2d01      	cmp	r5, #1
 80248da:	d074      	beq.n	80249c6 <__kernel_rem_pio2f+0x246>
 80248dc:	2d02      	cmp	r5, #2
 80248de:	d07d      	beq.n	80249dc <__kernel_rem_pio2f+0x25c>
 80248e0:	2e02      	cmp	r6, #2
 80248e2:	d12d      	bne.n	8024940 <__kernel_rem_pio2f+0x1c0>
 80248e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80248e8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80248ec:	b340      	cbz	r0, 8024940 <__kernel_rem_pio2f+0x1c0>
 80248ee:	4628      	mov	r0, r5
 80248f0:	9306      	str	r3, [sp, #24]
 80248f2:	f000 f9ad 	bl	8024c50 <scalbnf>
 80248f6:	9b06      	ldr	r3, [sp, #24]
 80248f8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80248fc:	e020      	b.n	8024940 <__kernel_rem_pio2f+0x1c0>
 80248fe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8024902:	3e01      	subs	r6, #1
 8024904:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802490c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8024910:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024914:	ecac 0a01 	vstmia	ip!, {s0}
 8024918:	ed30 0a01 	vldmdb	r0!, {s0}
 802491c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8024920:	e79e      	b.n	8024860 <__kernel_rem_pio2f+0xe0>
 8024922:	d105      	bne.n	8024930 <__kernel_rem_pio2f+0x1b0>
 8024924:	1e60      	subs	r0, r4, #1
 8024926:	a908      	add	r1, sp, #32
 8024928:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 802492c:	11f6      	asrs	r6, r6, #7
 802492e:	e7c8      	b.n	80248c2 <__kernel_rem_pio2f+0x142>
 8024930:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8024934:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8024938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802493c:	da31      	bge.n	80249a2 <__kernel_rem_pio2f+0x222>
 802493e:	2600      	movs	r6, #0
 8024940:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8024944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024948:	f040 8098 	bne.w	8024a7c <__kernel_rem_pio2f+0x2fc>
 802494c:	1e60      	subs	r0, r4, #1
 802494e:	2200      	movs	r2, #0
 8024950:	4550      	cmp	r0, sl
 8024952:	da4b      	bge.n	80249ec <__kernel_rem_pio2f+0x26c>
 8024954:	2a00      	cmp	r2, #0
 8024956:	d065      	beq.n	8024a24 <__kernel_rem_pio2f+0x2a4>
 8024958:	3c01      	subs	r4, #1
 802495a:	ab08      	add	r3, sp, #32
 802495c:	3d08      	subs	r5, #8
 802495e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8024962:	2b00      	cmp	r3, #0
 8024964:	d0f8      	beq.n	8024958 <__kernel_rem_pio2f+0x1d8>
 8024966:	4628      	mov	r0, r5
 8024968:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 802496c:	f000 f970 	bl	8024c50 <scalbnf>
 8024970:	1c63      	adds	r3, r4, #1
 8024972:	aa44      	add	r2, sp, #272	@ 0x110
 8024974:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8024a74 <__kernel_rem_pio2f+0x2f4>
 8024978:	0099      	lsls	r1, r3, #2
 802497a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 802497e:	4623      	mov	r3, r4
 8024980:	2b00      	cmp	r3, #0
 8024982:	f280 80a9 	bge.w	8024ad8 <__kernel_rem_pio2f+0x358>
 8024986:	4623      	mov	r3, r4
 8024988:	2b00      	cmp	r3, #0
 802498a:	f2c0 80c7 	blt.w	8024b1c <__kernel_rem_pio2f+0x39c>
 802498e:	aa44      	add	r2, sp, #272	@ 0x110
 8024990:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8024994:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8024a6c <__kernel_rem_pio2f+0x2ec>
 8024998:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 802499c:	2000      	movs	r0, #0
 802499e:	1ae2      	subs	r2, r4, r3
 80249a0:	e0b1      	b.n	8024b06 <__kernel_rem_pio2f+0x386>
 80249a2:	2602      	movs	r6, #2
 80249a4:	e78f      	b.n	80248c6 <__kernel_rem_pio2f+0x146>
 80249a6:	f852 1b04 	ldr.w	r1, [r2], #4
 80249aa:	b948      	cbnz	r0, 80249c0 <__kernel_rem_pio2f+0x240>
 80249ac:	b121      	cbz	r1, 80249b8 <__kernel_rem_pio2f+0x238>
 80249ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80249b2:	f842 1c04 	str.w	r1, [r2, #-4]
 80249b6:	2101      	movs	r1, #1
 80249b8:	f10e 0e01 	add.w	lr, lr, #1
 80249bc:	4608      	mov	r0, r1
 80249be:	e787      	b.n	80248d0 <__kernel_rem_pio2f+0x150>
 80249c0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80249c4:	e7f5      	b.n	80249b2 <__kernel_rem_pio2f+0x232>
 80249c6:	f104 3cff 	add.w	ip, r4, #4294967295
 80249ca:	aa08      	add	r2, sp, #32
 80249cc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80249d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80249d4:	a908      	add	r1, sp, #32
 80249d6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80249da:	e781      	b.n	80248e0 <__kernel_rem_pio2f+0x160>
 80249dc:	f104 3cff 	add.w	ip, r4, #4294967295
 80249e0:	aa08      	add	r2, sp, #32
 80249e2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80249e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80249ea:	e7f3      	b.n	80249d4 <__kernel_rem_pio2f+0x254>
 80249ec:	a908      	add	r1, sp, #32
 80249ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80249f2:	3801      	subs	r0, #1
 80249f4:	430a      	orrs	r2, r1
 80249f6:	e7ab      	b.n	8024950 <__kernel_rem_pio2f+0x1d0>
 80249f8:	3201      	adds	r2, #1
 80249fa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80249fe:	2e00      	cmp	r6, #0
 8024a00:	d0fa      	beq.n	80249f8 <__kernel_rem_pio2f+0x278>
 8024a02:	9905      	ldr	r1, [sp, #20]
 8024a04:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8024a08:	eb0d 0001 	add.w	r0, sp, r1
 8024a0c:	18e6      	adds	r6, r4, r3
 8024a0e:	a91c      	add	r1, sp, #112	@ 0x70
 8024a10:	f104 0c01 	add.w	ip, r4, #1
 8024a14:	384c      	subs	r0, #76	@ 0x4c
 8024a16:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8024a1a:	4422      	add	r2, r4
 8024a1c:	4562      	cmp	r2, ip
 8024a1e:	da04      	bge.n	8024a2a <__kernel_rem_pio2f+0x2aa>
 8024a20:	4614      	mov	r4, r2
 8024a22:	e710      	b.n	8024846 <__kernel_rem_pio2f+0xc6>
 8024a24:	9804      	ldr	r0, [sp, #16]
 8024a26:	2201      	movs	r2, #1
 8024a28:	e7e7      	b.n	80249fa <__kernel_rem_pio2f+0x27a>
 8024a2a:	9903      	ldr	r1, [sp, #12]
 8024a2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8024a30:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8024a34:	9105      	str	r1, [sp, #20]
 8024a36:	ee07 1a90 	vmov	s15, r1
 8024a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024a3e:	2400      	movs	r4, #0
 8024a40:	ece6 7a01 	vstmia	r6!, {s15}
 8024a44:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 8024a48:	46b1      	mov	r9, r6
 8024a4a:	455c      	cmp	r4, fp
 8024a4c:	dd04      	ble.n	8024a58 <__kernel_rem_pio2f+0x2d8>
 8024a4e:	ece0 7a01 	vstmia	r0!, {s15}
 8024a52:	f10c 0c01 	add.w	ip, ip, #1
 8024a56:	e7e1      	b.n	8024a1c <__kernel_rem_pio2f+0x29c>
 8024a58:	ecfe 6a01 	vldmia	lr!, {s13}
 8024a5c:	ed39 7a01 	vldmdb	r9!, {s14}
 8024a60:	3401      	adds	r4, #1
 8024a62:	eee6 7a87 	vfma.f32	s15, s13, s14
 8024a66:	e7f0      	b.n	8024a4a <__kernel_rem_pio2f+0x2ca>
 8024a68:	0802749c 	.word	0x0802749c
 8024a6c:	08027470 	.word	0x08027470
 8024a70:	43800000 	.word	0x43800000
 8024a74:	3b800000 	.word	0x3b800000
 8024a78:	00000000 	.word	0x00000000
 8024a7c:	9b02      	ldr	r3, [sp, #8]
 8024a7e:	eeb0 0a48 	vmov.f32	s0, s16
 8024a82:	eba3 0008 	sub.w	r0, r3, r8
 8024a86:	f000 f8e3 	bl	8024c50 <scalbnf>
 8024a8a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8024a70 <__kernel_rem_pio2f+0x2f0>
 8024a8e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8024a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024a96:	db19      	blt.n	8024acc <__kernel_rem_pio2f+0x34c>
 8024a98:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8024a74 <__kernel_rem_pio2f+0x2f4>
 8024a9c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8024aa0:	aa08      	add	r2, sp, #32
 8024aa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024aa6:	3508      	adds	r5, #8
 8024aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024aac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8024ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024ab4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024ab8:	ee10 3a10 	vmov	r3, s0
 8024abc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8024ac0:	ee17 3a90 	vmov	r3, s15
 8024ac4:	3401      	adds	r4, #1
 8024ac6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8024aca:	e74c      	b.n	8024966 <__kernel_rem_pio2f+0x1e6>
 8024acc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024ad0:	aa08      	add	r2, sp, #32
 8024ad2:	ee10 3a10 	vmov	r3, s0
 8024ad6:	e7f6      	b.n	8024ac6 <__kernel_rem_pio2f+0x346>
 8024ad8:	a808      	add	r0, sp, #32
 8024ada:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8024ade:	9001      	str	r0, [sp, #4]
 8024ae0:	ee07 0a90 	vmov	s15, r0
 8024ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024ae8:	3b01      	subs	r3, #1
 8024aea:	ee67 7a80 	vmul.f32	s15, s15, s0
 8024aee:	ee20 0a07 	vmul.f32	s0, s0, s14
 8024af2:	ed62 7a01 	vstmdb	r2!, {s15}
 8024af6:	e743      	b.n	8024980 <__kernel_rem_pio2f+0x200>
 8024af8:	ecfc 6a01 	vldmia	ip!, {s13}
 8024afc:	ecb5 7a01 	vldmia	r5!, {s14}
 8024b00:	eee6 7a87 	vfma.f32	s15, s13, s14
 8024b04:	3001      	adds	r0, #1
 8024b06:	4550      	cmp	r0, sl
 8024b08:	dc01      	bgt.n	8024b0e <__kernel_rem_pio2f+0x38e>
 8024b0a:	4290      	cmp	r0, r2
 8024b0c:	ddf4      	ble.n	8024af8 <__kernel_rem_pio2f+0x378>
 8024b0e:	a858      	add	r0, sp, #352	@ 0x160
 8024b10:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8024b14:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8024b18:	3b01      	subs	r3, #1
 8024b1a:	e735      	b.n	8024988 <__kernel_rem_pio2f+0x208>
 8024b1c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8024b1e:	2b02      	cmp	r3, #2
 8024b20:	dc09      	bgt.n	8024b36 <__kernel_rem_pio2f+0x3b6>
 8024b22:	2b00      	cmp	r3, #0
 8024b24:	dc27      	bgt.n	8024b76 <__kernel_rem_pio2f+0x3f6>
 8024b26:	d040      	beq.n	8024baa <__kernel_rem_pio2f+0x42a>
 8024b28:	f009 0007 	and.w	r0, r9, #7
 8024b2c:	b059      	add	sp, #356	@ 0x164
 8024b2e:	ecbd 8b04 	vpop	{d8-d9}
 8024b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024b36:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8024b38:	2b03      	cmp	r3, #3
 8024b3a:	d1f5      	bne.n	8024b28 <__kernel_rem_pio2f+0x3a8>
 8024b3c:	aa30      	add	r2, sp, #192	@ 0xc0
 8024b3e:	1f0b      	subs	r3, r1, #4
 8024b40:	4413      	add	r3, r2
 8024b42:	461a      	mov	r2, r3
 8024b44:	4620      	mov	r0, r4
 8024b46:	2800      	cmp	r0, #0
 8024b48:	dc50      	bgt.n	8024bec <__kernel_rem_pio2f+0x46c>
 8024b4a:	4622      	mov	r2, r4
 8024b4c:	2a01      	cmp	r2, #1
 8024b4e:	dc5d      	bgt.n	8024c0c <__kernel_rem_pio2f+0x48c>
 8024b50:	ab30      	add	r3, sp, #192	@ 0xc0
 8024b52:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 8024b56:	440b      	add	r3, r1
 8024b58:	2c01      	cmp	r4, #1
 8024b5a:	dc67      	bgt.n	8024c2c <__kernel_rem_pio2f+0x4ac>
 8024b5c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8024b60:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8024b64:	2e00      	cmp	r6, #0
 8024b66:	d167      	bne.n	8024c38 <__kernel_rem_pio2f+0x4b8>
 8024b68:	edc7 6a00 	vstr	s13, [r7]
 8024b6c:	ed87 7a01 	vstr	s14, [r7, #4]
 8024b70:	edc7 7a02 	vstr	s15, [r7, #8]
 8024b74:	e7d8      	b.n	8024b28 <__kernel_rem_pio2f+0x3a8>
 8024b76:	ab30      	add	r3, sp, #192	@ 0xc0
 8024b78:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 8024b7c:	440b      	add	r3, r1
 8024b7e:	4622      	mov	r2, r4
 8024b80:	2a00      	cmp	r2, #0
 8024b82:	da24      	bge.n	8024bce <__kernel_rem_pio2f+0x44e>
 8024b84:	b34e      	cbz	r6, 8024bda <__kernel_rem_pio2f+0x45a>
 8024b86:	eef1 7a47 	vneg.f32	s15, s14
 8024b8a:	edc7 7a00 	vstr	s15, [r7]
 8024b8e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8024b92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024b96:	aa31      	add	r2, sp, #196	@ 0xc4
 8024b98:	2301      	movs	r3, #1
 8024b9a:	429c      	cmp	r4, r3
 8024b9c:	da20      	bge.n	8024be0 <__kernel_rem_pio2f+0x460>
 8024b9e:	b10e      	cbz	r6, 8024ba4 <__kernel_rem_pio2f+0x424>
 8024ba0:	eef1 7a67 	vneg.f32	s15, s15
 8024ba4:	edc7 7a01 	vstr	s15, [r7, #4]
 8024ba8:	e7be      	b.n	8024b28 <__kernel_rem_pio2f+0x3a8>
 8024baa:	ab30      	add	r3, sp, #192	@ 0xc0
 8024bac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8024a78 <__kernel_rem_pio2f+0x2f8>
 8024bb0:	440b      	add	r3, r1
 8024bb2:	2c00      	cmp	r4, #0
 8024bb4:	da05      	bge.n	8024bc2 <__kernel_rem_pio2f+0x442>
 8024bb6:	b10e      	cbz	r6, 8024bbc <__kernel_rem_pio2f+0x43c>
 8024bb8:	eef1 7a67 	vneg.f32	s15, s15
 8024bbc:	edc7 7a00 	vstr	s15, [r7]
 8024bc0:	e7b2      	b.n	8024b28 <__kernel_rem_pio2f+0x3a8>
 8024bc2:	ed33 7a01 	vldmdb	r3!, {s14}
 8024bc6:	3c01      	subs	r4, #1
 8024bc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024bcc:	e7f1      	b.n	8024bb2 <__kernel_rem_pio2f+0x432>
 8024bce:	ed73 7a01 	vldmdb	r3!, {s15}
 8024bd2:	3a01      	subs	r2, #1
 8024bd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8024bd8:	e7d2      	b.n	8024b80 <__kernel_rem_pio2f+0x400>
 8024bda:	eef0 7a47 	vmov.f32	s15, s14
 8024bde:	e7d4      	b.n	8024b8a <__kernel_rem_pio2f+0x40a>
 8024be0:	ecb2 7a01 	vldmia	r2!, {s14}
 8024be4:	3301      	adds	r3, #1
 8024be6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024bea:	e7d6      	b.n	8024b9a <__kernel_rem_pio2f+0x41a>
 8024bec:	ed72 7a01 	vldmdb	r2!, {s15}
 8024bf0:	edd2 6a01 	vldr	s13, [r2, #4]
 8024bf4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024bf8:	3801      	subs	r0, #1
 8024bfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024bfe:	ed82 7a00 	vstr	s14, [r2]
 8024c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8024c06:	edc2 7a01 	vstr	s15, [r2, #4]
 8024c0a:	e79c      	b.n	8024b46 <__kernel_rem_pio2f+0x3c6>
 8024c0c:	ed73 7a01 	vldmdb	r3!, {s15}
 8024c10:	edd3 6a01 	vldr	s13, [r3, #4]
 8024c14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024c18:	3a01      	subs	r2, #1
 8024c1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024c1e:	ed83 7a00 	vstr	s14, [r3]
 8024c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8024c26:	edc3 7a01 	vstr	s15, [r3, #4]
 8024c2a:	e78f      	b.n	8024b4c <__kernel_rem_pio2f+0x3cc>
 8024c2c:	ed33 7a01 	vldmdb	r3!, {s14}
 8024c30:	3c01      	subs	r4, #1
 8024c32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024c36:	e78f      	b.n	8024b58 <__kernel_rem_pio2f+0x3d8>
 8024c38:	eef1 6a66 	vneg.f32	s13, s13
 8024c3c:	eeb1 7a47 	vneg.f32	s14, s14
 8024c40:	edc7 6a00 	vstr	s13, [r7]
 8024c44:	ed87 7a01 	vstr	s14, [r7, #4]
 8024c48:	eef1 7a67 	vneg.f32	s15, s15
 8024c4c:	e790      	b.n	8024b70 <__kernel_rem_pio2f+0x3f0>
 8024c4e:	bf00      	nop

08024c50 <scalbnf>:
 8024c50:	ee10 3a10 	vmov	r3, s0
 8024c54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8024c58:	d02b      	beq.n	8024cb2 <scalbnf+0x62>
 8024c5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8024c5e:	d302      	bcc.n	8024c66 <scalbnf+0x16>
 8024c60:	ee30 0a00 	vadd.f32	s0, s0, s0
 8024c64:	4770      	bx	lr
 8024c66:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8024c6a:	d123      	bne.n	8024cb4 <scalbnf+0x64>
 8024c6c:	4b24      	ldr	r3, [pc, #144]	@ (8024d00 <scalbnf+0xb0>)
 8024c6e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8024d04 <scalbnf+0xb4>
 8024c72:	4298      	cmp	r0, r3
 8024c74:	ee20 0a27 	vmul.f32	s0, s0, s15
 8024c78:	db17      	blt.n	8024caa <scalbnf+0x5a>
 8024c7a:	ee10 3a10 	vmov	r3, s0
 8024c7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8024c82:	3a19      	subs	r2, #25
 8024c84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8024c88:	4288      	cmp	r0, r1
 8024c8a:	dd15      	ble.n	8024cb8 <scalbnf+0x68>
 8024c8c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8024d08 <scalbnf+0xb8>
 8024c90:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8024d0c <scalbnf+0xbc>
 8024c94:	ee10 3a10 	vmov	r3, s0
 8024c98:	eeb0 7a67 	vmov.f32	s14, s15
 8024c9c:	2b00      	cmp	r3, #0
 8024c9e:	bfb8      	it	lt
 8024ca0:	eef0 7a66 	vmovlt.f32	s15, s13
 8024ca4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8024ca8:	4770      	bx	lr
 8024caa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8024d10 <scalbnf+0xc0>
 8024cae:	ee27 0a80 	vmul.f32	s0, s15, s0
 8024cb2:	4770      	bx	lr
 8024cb4:	0dd2      	lsrs	r2, r2, #23
 8024cb6:	e7e5      	b.n	8024c84 <scalbnf+0x34>
 8024cb8:	4410      	add	r0, r2
 8024cba:	28fe      	cmp	r0, #254	@ 0xfe
 8024cbc:	dce6      	bgt.n	8024c8c <scalbnf+0x3c>
 8024cbe:	2800      	cmp	r0, #0
 8024cc0:	dd06      	ble.n	8024cd0 <scalbnf+0x80>
 8024cc2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8024cc6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8024cca:	ee00 3a10 	vmov	s0, r3
 8024cce:	4770      	bx	lr
 8024cd0:	f110 0f16 	cmn.w	r0, #22
 8024cd4:	da09      	bge.n	8024cea <scalbnf+0x9a>
 8024cd6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8024d10 <scalbnf+0xc0>
 8024cda:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8024d14 <scalbnf+0xc4>
 8024cde:	ee10 3a10 	vmov	r3, s0
 8024ce2:	eeb0 7a67 	vmov.f32	s14, s15
 8024ce6:	2b00      	cmp	r3, #0
 8024ce8:	e7d9      	b.n	8024c9e <scalbnf+0x4e>
 8024cea:	3019      	adds	r0, #25
 8024cec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8024cf0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8024cf4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8024d18 <scalbnf+0xc8>
 8024cf8:	ee07 3a90 	vmov	s15, r3
 8024cfc:	e7d7      	b.n	8024cae <scalbnf+0x5e>
 8024cfe:	bf00      	nop
 8024d00:	ffff3cb0 	.word	0xffff3cb0
 8024d04:	4c000000 	.word	0x4c000000
 8024d08:	7149f2ca 	.word	0x7149f2ca
 8024d0c:	f149f2ca 	.word	0xf149f2ca
 8024d10:	0da24260 	.word	0x0da24260
 8024d14:	8da24260 	.word	0x8da24260
 8024d18:	33000000 	.word	0x33000000

08024d1c <floorf>:
 8024d1c:	ee10 3a10 	vmov	r3, s0
 8024d20:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8024d24:	3a7f      	subs	r2, #127	@ 0x7f
 8024d26:	2a16      	cmp	r2, #22
 8024d28:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8024d2c:	dc2b      	bgt.n	8024d86 <floorf+0x6a>
 8024d2e:	2a00      	cmp	r2, #0
 8024d30:	da12      	bge.n	8024d58 <floorf+0x3c>
 8024d32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8024d98 <floorf+0x7c>
 8024d36:	ee30 0a27 	vadd.f32	s0, s0, s15
 8024d3a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8024d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024d42:	dd06      	ble.n	8024d52 <floorf+0x36>
 8024d44:	2b00      	cmp	r3, #0
 8024d46:	da24      	bge.n	8024d92 <floorf+0x76>
 8024d48:	2900      	cmp	r1, #0
 8024d4a:	4b14      	ldr	r3, [pc, #80]	@ (8024d9c <floorf+0x80>)
 8024d4c:	bf08      	it	eq
 8024d4e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8024d52:	ee00 3a10 	vmov	s0, r3
 8024d56:	4770      	bx	lr
 8024d58:	4911      	ldr	r1, [pc, #68]	@ (8024da0 <floorf+0x84>)
 8024d5a:	4111      	asrs	r1, r2
 8024d5c:	420b      	tst	r3, r1
 8024d5e:	d0fa      	beq.n	8024d56 <floorf+0x3a>
 8024d60:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8024d98 <floorf+0x7c>
 8024d64:	ee30 0a27 	vadd.f32	s0, s0, s15
 8024d68:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8024d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024d70:	ddef      	ble.n	8024d52 <floorf+0x36>
 8024d72:	2b00      	cmp	r3, #0
 8024d74:	bfbe      	ittt	lt
 8024d76:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8024d7a:	fa40 f202 	asrlt.w	r2, r0, r2
 8024d7e:	189b      	addlt	r3, r3, r2
 8024d80:	ea23 0301 	bic.w	r3, r3, r1
 8024d84:	e7e5      	b.n	8024d52 <floorf+0x36>
 8024d86:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8024d8a:	d3e4      	bcc.n	8024d56 <floorf+0x3a>
 8024d8c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8024d90:	4770      	bx	lr
 8024d92:	2300      	movs	r3, #0
 8024d94:	e7dd      	b.n	8024d52 <floorf+0x36>
 8024d96:	bf00      	nop
 8024d98:	7149f2ca 	.word	0x7149f2ca
 8024d9c:	bf800000 	.word	0xbf800000
 8024da0:	007fffff 	.word	0x007fffff

08024da4 <_init>:
 8024da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024da6:	bf00      	nop
 8024da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024daa:	bc08      	pop	{r3}
 8024dac:	469e      	mov	lr, r3
 8024dae:	4770      	bx	lr

08024db0 <_fini>:
 8024db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024db2:	bf00      	nop
 8024db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024db6:	bc08      	pop	{r3}
 8024db8:	469e      	mov	lr, r3
 8024dba:	4770      	bx	lr
