****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Tue Jun 16 02:37:46 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     21
Critical Path Length:              7.02
Critical Path Slack:               0.04
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.83
Critical Path Slack:               2.46
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              2.10
Critical Path Slack:               0.04
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              4.41
Critical Path Slack:              -0.12
Critical Path Clk Period:          4.80
Total Negative Slack:             -0.78
No. of Violating Paths:              22
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              2.36
Critical Path Slack:               0.01
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     21
Critical Path Length:              7.02
Critical Path Slack:              -0.00
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.83
Critical Path Slack:               2.42
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              2.10
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              4.41
Critical Path Slack:              -0.16
Critical Path Clk Period:          4.80
Total Negative Slack:             -2.20
No. of Violating Paths:              59
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.53
Critical Path Slack:              -0.01
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.02
No. of Violating Paths:               5
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SD_DDR_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.63
Critical Path Slack:               0.03
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             31
Hierarchical Port Count:           2188
Leaf Cell Count:                  45012
Buf/Inv Cell Count:                7182
Buf Cell Count:                    2803
Inv Cell Count:                    4379
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         39863
Sequential Cell Count:             5149
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           103632.30
Noncombinational Area:         46606.71
Buf/Inv Area:                  15852.23
Total Buffer Area:              9532.94
Total Inverter Area:            6319.29
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         381983.79
Cell Area (netlist and physical only):       501932.64
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             48024
Nets with Violations:               141
Max Trans Violations:                14
Max Cap Violations:                 140
----------------------------------------

1
