// Seed: 4017287132
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  wand  id_5,
    output wire  id_6
);
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1
    , id_15,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output logic id_5,
    output wire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    output wor id_10,
    input tri1 id_11,
    output logic id_12,
    input tri id_13
);
  initial begin
    id_12 <= 1;
    id_5  <= id_2 * 1 - id_7;
    id_3 = 1'd0;
    id_12 <= 1;
  end
  module_0(
      id_8, id_6, id_3, id_4, id_10, id_4, id_6
  );
endmodule
