<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Register_File.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_File_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Register_File_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_lab5.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level_lab5.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_level_lab5.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level_lab5.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level_lab5.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level_lab5.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab5.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level_lab5.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_level_lab5.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level_lab5.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_level_lab5.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_level_lab5.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_level_lab5.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_lab5.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_level_lab5.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level_lab5.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level_lab5.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_level_lab5.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_level_lab5.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_level_lab5.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_lab5.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_level_lab5.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level_lab5.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_lab5_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab5_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_lab5_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_lab5_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab5_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_level_lab5_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab5_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab5_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_level_lab5_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_level_lab5_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab5_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_lab5_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_level_lab5_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_level_lab5_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab5_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508882807" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508882807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508952588" xil_pn:in_ck="-498678695934029657" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508952588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Display_Controller.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Register_File_tb.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="decoder3to8.v"/>
      <outfile xil_pn:name="hexto7segment.v"/>
      <outfile xil_pn:name="one_shot.v"/>
      <outfile xil_pn:name="pixel_clk.v"/>
      <outfile xil_pn:name="pixel_controller.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="top_level_lab5.v"/>
    </transform>
    <transform xil_pn:end_ts="1508882810" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2530325222356544848" xil_pn:start_ts="1508882810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508882810" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4849949981750385458" xil_pn:start_ts="1508882810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508882810" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5746486690742994134" xil_pn:start_ts="1508882810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508952588" xil_pn:in_ck="-498678695934029657" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508952588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Display_Controller.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Register_File_tb.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="decoder3to8.v"/>
      <outfile xil_pn:name="hexto7segment.v"/>
      <outfile xil_pn:name="one_shot.v"/>
      <outfile xil_pn:name="pixel_clk.v"/>
      <outfile xil_pn:name="pixel_controller.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="top_level_lab5.v"/>
    </transform>
    <transform xil_pn:end_ts="1508952592" xil_pn:in_ck="-498678695934029657" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7839285563972275185" xil_pn:start_ts="1508952588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register_File_tb_beh.prj"/>
      <outfile xil_pn:name="Register_File_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508952592" xil_pn:in_ck="5048263526463971464" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3948804788237562034" xil_pn:start_ts="1508952592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register_File_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4398689937741426562" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5746486690742994134" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1571125062017708252" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962498" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1026867018688531764" xil_pn:start_ts="1508962498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962890" xil_pn:in_ck="-243137581412431446" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7283208436303775001" xil_pn:start_ts="1508962878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level_lab5.lso"/>
      <outfile xil_pn:name="top_level_lab5.ngc"/>
      <outfile xil_pn:name="top_level_lab5.ngr"/>
      <outfile xil_pn:name="top_level_lab5.prj"/>
      <outfile xil_pn:name="top_level_lab5.stx"/>
      <outfile xil_pn:name="top_level_lab5.syr"/>
      <outfile xil_pn:name="top_level_lab5.xst"/>
      <outfile xil_pn:name="top_level_lab5_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508962513" xil_pn:in_ck="5670224860998600179" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9160074673877233201" xil_pn:start_ts="1508962513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508962899" xil_pn:in_ck="-449697337026990426" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3629660728563973989" xil_pn:start_ts="1508962890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_level_lab5.bld"/>
      <outfile xil_pn:name="top_level_lab5.ngd"/>
      <outfile xil_pn:name="top_level_lab5_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1508962932" xil_pn:in_ck="2441651036904444103" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1508962899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_level_lab5.pcf"/>
      <outfile xil_pn:name="top_level_lab5_map.map"/>
      <outfile xil_pn:name="top_level_lab5_map.mrp"/>
      <outfile xil_pn:name="top_level_lab5_map.ncd"/>
      <outfile xil_pn:name="top_level_lab5_map.ngm"/>
      <outfile xil_pn:name="top_level_lab5_map.xrpt"/>
      <outfile xil_pn:name="top_level_lab5_summary.xml"/>
      <outfile xil_pn:name="top_level_lab5_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1508962968" xil_pn:in_ck="8712427050558725888" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1508962932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_level_lab5.ncd"/>
      <outfile xil_pn:name="top_level_lab5.pad"/>
      <outfile xil_pn:name="top_level_lab5.par"/>
      <outfile xil_pn:name="top_level_lab5.ptwx"/>
      <outfile xil_pn:name="top_level_lab5.unroutes"/>
      <outfile xil_pn:name="top_level_lab5.xpi"/>
      <outfile xil_pn:name="top_level_lab5_pad.csv"/>
      <outfile xil_pn:name="top_level_lab5_pad.txt"/>
      <outfile xil_pn:name="top_level_lab5_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1508963005" xil_pn:in_ck="2649979289558587344" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1508962968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_level_lab5.bgn"/>
      <outfile xil_pn:name="top_level_lab5.bit"/>
      <outfile xil_pn:name="top_level_lab5.drc"/>
      <outfile xil_pn:name="top_level_lab5.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1508962968" xil_pn:in_ck="8165291225855670211" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1508962952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_level_lab5.twr"/>
      <outfile xil_pn:name="top_level_lab5.twx"/>
    </transform>
  </transforms>

</generated_project>
