#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 27 13:47:57 2023
# Process ID: 16820
# Current directory: D:/GitRepo/pipelined_CPU/IC_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17916 D:\GitRepo\pipelined_CPU\IC_UART\IC_UART.xpr
# Log file: D:/GitRepo/pipelined_CPU/IC_UART/vivado.log
# Journal file: D:/GitRepo/pipelined_CPU/IC_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rs232' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_rs232_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/rs232.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs232
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/tb_rs232.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rs232
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim'
"xelab -wto 576a5b2bdb524d3c829ed52025bd7595 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rs232_behav xil_defaultlib.tb_rs232 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 576a5b2bdb524d3c829ed52025bd7595 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rs232_behav xil_defaultlib.tb_rs232 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(UART_BPS=14'b10010110000...
Compiling module xil_defaultlib.uart_tx(UART_BPS=14'b10010110000...
Compiling module xil_defaultlib.rs232
Compiling module xil_defaultlib.tb_rs232
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rs232_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim/xsim.dir/tb_rs232_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 27 13:56:59 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rs232_behav -key {Behavioral:sim_1:Functional:tb_rs232} -tclbatch {tb_rs232.tcl} -view {D:/GitRepo/pipelined_CPU/IC_UART/tb_rs232_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/GitRepo/pipelined_CPU/IC_UART/tb_rs232_behav.wcfg
source tb_rs232.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rs232_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 813.809 ; gain = 11.262
run 10 ms
