Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 20:05:01 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (554)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (554)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.250       -3.566                      3                 1156        0.013        0.000                      0                 1156        4.500        0.000                       0                   620  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.250       -3.566                      3                 1142        0.013        0.000                      0                 1142        4.500        0.000                       0                   620  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.502        0.000                      0                   14        1.242        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.250ns,  Total Violation       -3.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 3.863ns (36.205%)  route 6.807ns (63.795%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.549     5.070    u_game/u_FlagGame/clk
    SLICE_X45Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.683     6.209    u_game/u_FlagGame/S[2]
    SLICE_X44Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.333 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.633     6.966    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.090 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.473     7.563    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.687 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.687    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.088 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.088    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.202    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.515 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=15, routed)          0.683     9.198    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.306     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.334     9.838    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.223 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.223    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.536 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[3]
                         net (fo=3, routed)           0.736    11.272    u_game/u_FlagGame/hundreds0__75_carry__1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.578 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.578    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.979 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.949    12.927    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.051 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=1, routed)           0.573    13.625    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.749 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=3, routed)           0.574    14.322    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.446 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.299    14.745    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.869 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.871    15.740    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.491    14.832    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.490    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 3.863ns (36.442%)  route 6.737ns (63.558%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.549     5.070    u_game/u_FlagGame/clk
    SLICE_X45Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.683     6.209    u_game/u_FlagGame/S[2]
    SLICE_X44Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.333 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.633     6.966    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.090 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.473     7.563    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.687 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.687    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.088 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.088    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.202    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.515 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=15, routed)          0.683     9.198    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.306     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.334     9.838    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.223 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.223    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.536 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[3]
                         net (fo=3, routed)           0.736    11.272    u_game/u_FlagGame/hundreds0__75_carry__1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.578 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.578    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.979 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.764    12.743    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X47Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.867 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp_replica/O
                         net (fo=3, routed)           0.975    13.842    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0_repN
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.966 r  u_Text_display/u_Text_score/u_font/data_reg_i_29/O
                         net (fo=4, routed)           0.324    14.290    u_Text_display/u_Text_score/u_font/data_reg_i_29_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    14.414 r  u_Text_display/u_Text_score/u_font/data_reg_i_10/O
                         net (fo=1, routed)           0.403    14.817    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.941 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.730    15.671    u_Text_display/u_Text_score/u_font/data_reg_3[6]
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.491    14.832    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.490    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 3.863ns (36.596%)  route 6.693ns (63.404%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.549     5.070    u_game/u_FlagGame/clk
    SLICE_X45Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.683     6.209    u_game/u_FlagGame/S[2]
    SLICE_X44Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.333 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.633     6.966    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.090 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.473     7.563    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.687 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.687    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.088 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.088    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.202    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.515 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=15, routed)          0.683     9.198    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.306     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.334     9.838    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.223 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.223    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.536 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[3]
                         net (fo=3, routed)           0.736    11.272    u_game/u_FlagGame/hundreds0__75_carry__1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.578 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.578    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.979 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.949    12.927    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.051 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=1, routed)           0.573    13.625    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.749 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=3, routed)           0.574    14.322    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124    14.446 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.315    14.761    u_game/u_FlagGame/data_reg
    SLICE_X46Y32         LUT5 (Prop_lut5_I2_O)        0.124    14.885 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.741    15.626    u_Text_display/u_Text_score/u_font/data_reg_3[5]
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.491    14.832    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.490    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 3.917ns (41.808%)  route 5.452ns (58.192%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.586     5.107    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.979 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.045    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.470 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.503     9.973    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.731    11.827    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.149    12.100    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.224 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.650    12.875    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.445    13.444    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.568 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    14.476    u_game/u_color_find/red_flag_D_count
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_color_find/clk
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[0]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X50Y26         FDCE (Setup_fdce_C_CE)      -0.169    14.754    u_game/u_color_find/red_flag_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 3.917ns (41.808%)  route 5.452ns (58.192%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.586     5.107    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.979 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.045    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.470 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.503     9.973    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.731    11.827    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.149    12.100    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.224 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.650    12.875    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.445    13.444    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.568 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    14.476    u_game/u_color_find/red_flag_D_count
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_color_find/clk
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[1]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X50Y26         FDCE (Setup_fdce_C_CE)      -0.169    14.754    u_game/u_color_find/red_flag_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 3.917ns (41.808%)  route 5.452ns (58.192%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.586     5.107    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.979 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.045    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.470 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.503     9.973    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.731    11.827    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.149    12.100    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.224 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.650    12.875    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.445    13.444    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.568 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    14.476    u_game/u_color_find/red_flag_D_count
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_color_find/clk
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[2]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X50Y26         FDCE (Setup_fdce_C_CE)      -0.169    14.754    u_game/u_color_find/red_flag_D_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 3.917ns (41.808%)  route 5.452ns (58.192%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.586     5.107    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.979 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.045    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.470 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.503     9.973    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.731    11.827    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.149    12.100    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.224 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.650    12.875    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.445    13.444    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.568 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    14.476    u_game/u_color_find/red_flag_D_count
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.437    14.778    u_game/u_color_find/clk
    SLICE_X50Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[3]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X50Y26         FDCE (Setup_fdce_C_CE)      -0.169    14.754    u_game/u_color_find/red_flag_D_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 3.615ns (39.585%)  route 5.517ns (60.415%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.549     5.070    u_game/u_FlagGame/clk
    SLICE_X45Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_game/u_FlagGame/game_score_reg[3]/Q
                         net (fo=24, routed)          0.683     6.209    u_game/u_FlagGame/S[2]
    SLICE_X44Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.333 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.633     6.966    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.090 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.473     7.563    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.687 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.687    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.088 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.088    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.202    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.515 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[3]
                         net (fo=15, routed)          0.683     9.198    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_4
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.306     9.504 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_1/O
                         net (fo=1, routed)           0.334     9.838    u_Text_display/u_Text_score/hundreds0__50_carry_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.223 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.000    10.223    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.536 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[3]
                         net (fo=3, routed)           0.736    11.272    u_game/u_FlagGame/hundreds0__75_carry__1[3]
    SLICE_X45Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.578 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.578    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.979 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.673    12.652    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124    12.776 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=4, routed)           0.487    13.263    u_game/u_FlagGame/data_reg_8
    SLICE_X46Y35         LUT6 (Prop_lut6_I3_O)        0.124    13.387 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.815    14.203    u_Text_display/u_Text_score/u_font/data_reg_3[4]
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.491    14.832    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y15         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.092    
                         clock uncertainty           -0.035    15.056    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.490    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 3.917ns (42.229%)  route 5.359ns (57.771%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.586     5.107    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.979 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.045    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.470 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.503     9.973    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.731    11.827    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.149    12.100    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.224 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.650    12.875    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.445    13.444    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.568 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.815    14.383    u_game/u_color_find/red_flag_D_count
    SLICE_X50Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.438    14.779    u_game/u_color_find/clk
    SLICE_X50Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[4]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X50Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.755    u_game/u_color_find/red_flag_D_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 3.917ns (42.229%)  route 5.359ns (57.771%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.586     5.107    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.979 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.045    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.470 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           1.503     9.973    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X54Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.731    11.827    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.951 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.149    12.100    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_13_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    12.224 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.650    12.875    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.999 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.445    13.444    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    13.568 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.815    14.383    u_game/u_color_find/red_flag_D_count
    SLICE_X50Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.438    14.779    u_game/u_color_find/clk
    SLICE_X50Y27         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X50Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.755    u_game/u_color_find/red_flag_D_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.200%)  route 0.156ns (38.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y49         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  u_game/u_PRNG/u_xorshift/y_reg[12]/Q
                         net (fo=1, routed)           0.156     1.751    u_game/u_PRNG/u_ButtonPushTimeCounter/x_reg[15][12]
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.098     1.849 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[12]_i_1/O
                         net (fo=1, routed)           0.000     1.849    u_game/u_PRNG/u_xorshift/x_reg[15]_0[12]
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/x_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDPE (Hold_fdpe_C_D)         0.121     1.836    u_game/u_PRNG/u_xorshift/x_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.075%)  route 0.236ns (55.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y50         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_xorshift/x_reg[15]/Q
                         net (fo=4, routed)           0.236     1.822    u_game/u_PRNG/u_xorshift/x[15]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.867 r  u_game/u_PRNG/u_xorshift/w[26]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u_game/u_PRNG/u_xorshift/w[26]_i_1_n_0
    SLICE_X40Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[26]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X40Y47         FDCE (Hold_fdce_C_D)         0.092     1.809    u_game/u_PRNG/u_xorshift/w_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.185ns (38.091%)  route 0.301ns (61.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y51         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/count_reg[24]/Q
                         net (fo=2, routed)           0.301     1.887    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][24]
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.044     1.931 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[8]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u_game/u_PRNG/u_xorshift/D[8]
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y47         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[8]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.131     1.848    u_game/u_PRNG/u_xorshift/z_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.207ns (42.459%)  route 0.281ns (57.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X42Y51         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u_game/u_PRNG/u_sys_counter/count_reg[29]/Q
                         net (fo=2, routed)           0.281     1.890    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][29]
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.043     1.933 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[13]_i_1/O
                         net (fo=1, routed)           0.000     1.933    u_game/u_PRNG/u_xorshift/D[13]
    SLICE_X42Y48         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y48         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[13]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDPE (Hold_fdpe_C_D)         0.131     1.848    u_game/u_PRNG/u_xorshift/z_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/z_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.228ns (48.798%)  route 0.239ns (51.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.573 r  u_game/u_PRNG/u_xorshift/z_reg[15]/Q
                         net (fo=1, routed)           0.239     1.812    u_game/u_PRNG/u_ButtonPushTimeCounter/y_reg[15][15]
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.100     1.912 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[15]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_game/u_PRNG/u_xorshift/y_reg[15]_1[15]
    SLICE_X40Y49         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y49         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[15]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.107     1.824    u_game/u_PRNG/u_xorshift/y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.218%)  route 0.301ns (61.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y51         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/count_reg[24]/Q
                         net (fo=2, routed)           0.301     1.887    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][24]
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.932 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.932    u_game/u_PRNG/u_xorshift/x_reg[15]_0[8]
    SLICE_X42Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y47         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[8]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.121     1.838    u_game/u_PRNG/u_xorshift/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.694%)  route 0.281ns (57.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X42Y51         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u_game/u_PRNG/u_sys_counter/count_reg[29]/Q
                         net (fo=2, routed)           0.281     1.890    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][29]
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.935 r  u_game/u_PRNG/u_ButtonPushTimeCounter/x[13]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_game/u_PRNG/u_xorshift/x_reg[15]_0[13]
    SLICE_X42Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X42Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[13]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X42Y48         FDCE (Hold_fdce_C_D)         0.121     1.838    u_game/u_PRNG/u_xorshift/x_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/w_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.183ns (37.816%)  route 0.301ns (62.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y49         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_xorshift/w_reg[15]/Q
                         net (fo=2, routed)           0.301     1.889    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15]_0[15]
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.042     1.931 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[15]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u_game/u_PRNG/u_xorshift/D[15]
    SLICE_X40Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y50         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDPE (Hold_fdpe_C_D)         0.107     1.822    u_game/u_PRNG/u_xorshift/z_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/temp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X36Y49         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/temp_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    u_game/u_PRNG/u_sys_counter/temp_reg[18]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  u_game/u_PRNG/u_sys_counter/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    u_game/u_PRNG/u_sys_counter/temp_reg[16]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  u_game/u_PRNG/u_sys_counter/temp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    u_game/u_PRNG/u_sys_counter/temp_reg[20]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.830     1.958    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X36Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    u_game/u_PRNG/u_sys_counter/temp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.183ns (36.492%)  route 0.318ns (63.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y50         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_sys_counter/count_reg[22]/Q
                         net (fo=2, routed)           0.318     1.905    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][22]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.042     1.947 r  u_game/u_PRNG/u_ButtonPushTimeCounter/z[6]_i_1/O
                         net (fo=1, routed)           0.000     1.947    u_game/u_PRNG/u_xorshift/D[6]
    SLICE_X43Y49         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X43Y49         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[6]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.107     1.824    u_game/u_PRNG/u_xorshift/z_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y30  u_fndController/U_Clk_Div_1Khz/tick_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  u_game/u_color_find/blue_flag_D_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  u_game/u_color_find/blue_flag_D_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  u_game/u_color_find/blue_flag_D_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  u_game/u_color_find/blue_flag_D_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35  u_game/u_color_find/blue_flag_D_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y35  u_game/u_color_find/blue_flag_D_count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32  u_game/u_color_find/USER_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_game/u_color_find/blue_flag_D_count_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_game/u_color_find/blue_flag_D_count_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_game/u_color_find/blue_flag_D_count_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y37  u_game/u_color_find/blue_flag_D_count_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y38  u_game/u_color_find/blue_flag_D_count_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y38  u_game/u_color_find/blue_flag_D_count_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.672ns (17.647%)  route 3.136ns (82.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.305     8.890    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X44Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.434    14.775    u_game/u_FlagGame/clk
    SLICE_X44Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X44Y27         FDCE (Recov_fdce_C_CLR)     -0.608    14.392    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.672ns (17.667%)  route 3.132ns (82.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.301     8.886    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.434    14.775    u_game/u_FlagGame/clk
    SLICE_X45Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.608    14.392    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.672ns (17.667%)  route 3.132ns (82.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.301     8.886    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.434    14.775    u_game/u_FlagGame/clk
    SLICE_X45Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.608    14.392    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.672ns (17.667%)  route 3.132ns (82.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.301     8.886    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.434    14.775    u_game/u_FlagGame/clk
    SLICE_X45Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y27         FDCE (Recov_fdce_C_CLR)     -0.608    14.392    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.672ns (19.042%)  route 2.857ns (80.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.026     8.611    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X44Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y28         FDCE (Recov_fdce_C_CLR)     -0.608    14.394    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.672ns (19.066%)  route 2.853ns (80.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.022     8.607    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X45Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDCE (Recov_fdce_C_CLR)     -0.608    14.394    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.672ns (19.438%)  route 2.785ns (80.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.954     8.539    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X47Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X47Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y28         FDCE (Recov_fdce_C_CLR)     -0.608    14.394    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.672ns (20.118%)  route 2.668ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.837     8.422    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X43Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_FlagGame/clk
    SLICE_X43Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.608    14.405    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.672ns (20.118%)  route 2.668ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.837     8.422    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X43Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_FlagGame/clk
    SLICE_X43Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.608    14.405    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.672ns (20.118%)  route 2.668ns (79.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.561     5.082    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.518     5.600 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.831     6.431    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.154     6.585 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          1.837     8.422    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X42Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    u_game/u_FlagGame/clk
    SLICE_X42Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X42Y27         FDCE (Recov_fdce_C_CLR)     -0.522    14.491    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.206ns (18.864%)  route 0.886ns (81.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.648     2.534    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X40Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X40Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X40Y27         FDCE (Remov_fdce_C_CLR)     -0.157     1.292    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.206ns (17.960%)  route 0.941ns (82.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.703     2.589    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.819     1.946    u_game/u_FlagGame/clk
    SLICE_X45Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X45Y26         FDCE (Remov_fdce_C_CLR)     -0.157     1.311    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.206ns (18.044%)  route 0.936ns (81.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.697     2.584    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X43Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X43Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.157     1.293    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.206ns (16.833%)  route 1.018ns (83.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.779     2.666    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X42Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X42Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y27         FDCE (Remov_fdce_C_CLR)     -0.132     1.317    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.206ns (16.833%)  route 1.018ns (83.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.779     2.666    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X42Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X42Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y27         FDCE (Remov_fdce_C_CLR)     -0.132     1.317    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.206ns (16.833%)  route 1.018ns (83.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.779     2.666    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X43Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X43Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.157     1.292    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.206ns (16.833%)  route 1.018ns (83.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.779     2.666    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X43Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X43Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.157     1.292    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.206ns (16.326%)  route 1.056ns (83.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.817     2.704    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X47Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X47Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X47Y28         FDCE (Remov_fdce_C_CLR)     -0.157     1.314    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.206ns (16.016%)  route 1.080ns (83.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.842     2.728    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X45Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X45Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X45Y28         FDCE (Remov_fdce_C_CLR)     -0.157     1.314    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.419ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.206ns (15.962%)  route 1.085ns (84.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.559     1.442    u_game/u_FlagGame/clk
    SLICE_X42Y36         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.238     1.845    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.042     1.887 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.846     2.733    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X44Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X44Y28         FDCE (Remov_fdce_C_CLR)     -0.157     1.314    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  1.419    





