{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741448348149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741448348150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  8 16:39:07 2025 " "Processing started: Sat Mar  8 16:39:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741448348150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448348150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448348150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741448349065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741448349065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_top " "Found entity 1: modulo_top" {  } { { "../Code/modulo_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ggt_top " "Found entity 1: ggt_top" {  } { { "../Code/ggt_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_modulo " "Found entity 1: datapath_modulo" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_modulo " "Found entity 1: controller_modulo" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_modulo " "Found entity 1: alu_modulo" {  } { { "../Code/alu_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Code/alu.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741448362809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ggt_top " "Elaborating entity \"ggt_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741448362879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "../Code/ggt_top.v" "controller" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_r controller.v(52) " "Verilog HDL or VHDL warning at controller.v(52): object \"valid_r\" assigned a value but never read" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741448362885 "|testbench|ggt_top:top|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "../Code/ggt_top.v" "datapath" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362887 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl1_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"Zahl1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl2_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"Zahl2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[0\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[1\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[2\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[3\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[4\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[5\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[6\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362891 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[7\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[8\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[9\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[10\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[11\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[12\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[13\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[14\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[15\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[0\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[1\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[2\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[3\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[4\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[5\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[6\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362892 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[7\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[8\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[9\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[10\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[11\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[12\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[13\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[14\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[15\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362893 "|ggt_top|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath\|alu:alu\"" {  } { { "../Code/datapath.v" "alu" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_top datapath:datapath\|alu:alu\|modulo_top:modulo " "Elaborating entity \"modulo_top\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\"" {  } { { "../Code/alu.v" "modulo" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_modulo datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller " "Elaborating entity \"controller_modulo\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\"" {  } { { "../Code/modulo_top.v" "controller" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(59) " "Verilog HDL assignment warning at controller_modulo.v(59): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741448362902 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(100) " "Verilog HDL assignment warning at controller_modulo.v(100): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741448362902 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(120) " "Verilog HDL assignment warning at controller_modulo.v(120): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741448362902 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_modulo datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath " "Elaborating entity \"datapath_modulo\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\"" {  } { { "../Code/modulo_top.v" "datapath" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "running datapath_modulo.v(30) " "Verilog HDL or VHDL warning at datapath_modulo.v(30): object \"running\" assigned a value but never read" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741448362907 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl1_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"Zahl1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741448362907 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl2_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"Zahl2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741448362907 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath_modulo.v(126) " "Verilog HDL assignment warning at datapath_modulo.v(126): truncated value with size 16 to match size of target (1)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362908 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362909 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362910 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362910 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362910 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448362910 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_modulo datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|alu_modulo:alu " "Elaborating entity \"alu_modulo\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|alu_modulo:alu\"" {  } { { "../Code/datapath_modulo.v" "alu" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448362911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[0\] " "Latch datapath:datapath\|Zahl2_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363867 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[0\] " "Latch datapath:datapath\|Zahl1_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363867 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[15\] " "Latch datapath:datapath\|Zahl1_r\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363867 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[15\] " "Latch datapath:datapath\|Zahl2_r\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363867 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[14\] " "Latch datapath:datapath\|Zahl1_r\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363867 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[14\] " "Latch datapath:datapath\|Zahl2_r\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363868 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[13\] " "Latch datapath:datapath\|Zahl1_r\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363868 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[13\] " "Latch datapath:datapath\|Zahl2_r\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363868 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[12\] " "Latch datapath:datapath\|Zahl1_r\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363868 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[12\] " "Latch datapath:datapath\|Zahl2_r\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363868 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[11\] " "Latch datapath:datapath\|Zahl1_r\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363868 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[11\] " "Latch datapath:datapath\|Zahl2_r\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363869 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[10\] " "Latch datapath:datapath\|Zahl1_r\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363869 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[10\] " "Latch datapath:datapath\|Zahl2_r\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363869 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[9\] " "Latch datapath:datapath\|Zahl1_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363869 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[9\] " "Latch datapath:datapath\|Zahl2_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363869 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[8\] " "Latch datapath:datapath\|Zahl1_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363869 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[8\] " "Latch datapath:datapath\|Zahl2_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[7\] " "Latch datapath:datapath\|Zahl1_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[7\] " "Latch datapath:datapath\|Zahl2_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[6\] " "Latch datapath:datapath\|Zahl1_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[6\] " "Latch datapath:datapath\|Zahl2_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[5\] " "Latch datapath:datapath\|Zahl1_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[5\] " "Latch datapath:datapath\|Zahl2_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363870 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[4\] " "Latch datapath:datapath\|Zahl1_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363871 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[4\] " "Latch datapath:datapath\|Zahl2_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363871 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[3\] " "Latch datapath:datapath\|Zahl1_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363871 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[3\] " "Latch datapath:datapath\|Zahl2_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363871 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[2\] " "Latch datapath:datapath\|Zahl1_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363871 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[2\] " "Latch datapath:datapath\|Zahl2_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363871 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[1\] " "Latch datapath:datapath\|Zahl1_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363872 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[1\] " "Latch datapath:datapath\|Zahl2_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741448363872 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741448363872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741448364222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741448364975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741448365295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741448365295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "562 " "Implemented 562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741448365439 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741448365439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741448365439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741448365439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741448365505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  8 16:39:25 2025 " "Processing ended: Sat Mar  8 16:39:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741448365505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741448365505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741448365505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741448365505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1741448367722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741448367724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  8 16:39:26 2025 " "Processing started: Sat Mar  8 16:39:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741448367724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1741448367724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1741448367724 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1741448367982 ""}
{ "Info" "0" "" "Project  = Euklidischer_Algorithmus" {  } {  } 0 0 "Project  = Euklidischer_Algorithmus" 0 0 "Fitter" 0 0 1741448367983 ""}
{ "Info" "0" "" "Revision = Euklidischer_Algorithmus" {  } {  } 0 0 "Revision = Euklidischer_Algorithmus" 0 0 "Fitter" 0 0 1741448367984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741448368167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741448368168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Euklidischer_Algorithmus 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"Euklidischer_Algorithmus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741448368195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741448368264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741448368264 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741448368531 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741448368549 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1741448368874 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741448368898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741448368898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741448368898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741448368898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741448368906 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741448368906 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741448368908 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741448368908 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741448368908 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741448368908 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741448368910 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1741448369352 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1741448370247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Euklidischer_Algorithmus.sdc " "Synopsys Design Constraints File file not found: 'Euklidischer_Algorithmus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741448370248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741448370249 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741448370261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1741448370262 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1741448370263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:controller\|current_state.STATE_write_zwischenspeicher " "Destination node controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:controller\|current_state.STATE_write_both " "Destination node controller:controller\|current_state.STATE_write_both" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:controller\|current_state.STATE_write_numbers " "Destination node controller:controller\|current_state.STATE_write_numbers" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:controller\|current_state.STATE_write_Zahl " "Destination node controller:controller\|current_state.STATE_write_Zahl" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:datapath\|start_r " "Destination node datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1741448370377 ""}  } { { "../Code/ggt_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741448370377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "Automatically promoted node datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|ergebnis_r\[0\]~0 " "Destination node datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|ergebnis_r\[0\]~0" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state~16 " "Destination node datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state~16" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741448370377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1741448370377 ""}  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741448370377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:datapath\|Zahl1_r\[0\]~5  " "Automatically promoted node datapath:datapath\|Zahl1_r\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741448370378 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741448370378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:datapath\|Zahl2_r\[1\]~2  " "Automatically promoted node datapath:datapath\|Zahl2_r\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741448370378 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741448370378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741448371240 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741448371242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741448371242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741448371245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741448371248 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1741448371252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1741448371252 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741448371253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741448371328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1741448371330 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741448371330 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 2.5V 34 17 0 " "Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 34 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1741448371337 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1741448371337 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1741448371337 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1741448371339 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1741448371339 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1741448371339 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741448371532 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741448371547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741448373152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741448373460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741448373503 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741448382292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741448382292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741448383443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.0% " "4e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1741448385305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741448385832 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741448385832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1741448390847 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741448390847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741448390855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.68 " "Total time spent on timing analysis during the Fitter is 1.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741448391377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741448391425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741448392519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741448392520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741448393935 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741448395261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/output_files/Euklidischer_Algorithmus.fit.smsg " "Generated suppressed messages file C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/output_files/Euklidischer_Algorithmus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741448395958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5593 " "Peak virtual memory: 5593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741448396962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  8 16:39:56 2025 " "Processing ended: Sat Mar  8 16:39:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741448396962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741448396962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741448396962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741448396962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1741448398614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741448398615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  8 16:39:58 2025 " "Processing started: Sat Mar  8 16:39:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741448398615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1741448398615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1741448398615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1741448399294 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1741448400714 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1741448400851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741448401786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  8 16:40:01 2025 " "Processing ended: Sat Mar  8 16:40:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741448401786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741448401786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741448401786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1741448401786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1741448403339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741448403340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  8 16:40:03 2025 " "Processing started: Sat Mar  8 16:40:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741448403340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1741448403340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1741448403340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1741448404052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1741448404057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1741448404057 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1741448404812 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Euklidischer_Algorithmus.sdc " "Synopsys Design Constraints File file not found: 'Euklidischer_Algorithmus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1741448404837 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register controller:controller\|current_state.STATE_calc clk " "Register controller:controller\|current_state.STATE_calc is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1741448404846 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1741448404846 "|ggt_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " "Node: datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|Zahl2_r\[15\] datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " "Latch datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|Zahl2_r\[15\] is being clocked by datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1741448404846 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1741448404846 "|ggt_top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state.STATE_update"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:controller\|current_state.STATE_find_smaller " "Node: controller:controller\|current_state.STATE_find_smaller was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch datapath:datapath\|Zahl2_r\[15\] controller:controller\|current_state.STATE_find_smaller " "Latch datapath:datapath\|Zahl2_r\[15\] is being clocked by controller:controller\|current_state.STATE_find_smaller" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1741448404847 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1741448404847 "|ggt_top|controller:controller|current_state.STATE_find_smaller"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1741448404849 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1741448404900 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1741448404903 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1741448404924 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1741448405352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1741448405444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1741448406738 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1741448407555 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "220.61 mW " "Total thermal power estimate for the design is 220.61 mW" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/21.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1741448407802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741448408276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  8 16:40:08 2025 " "Processing ended: Sat Mar  8 16:40:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741448408276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741448408276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741448408276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1741448408276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1741448410556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741448410557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  8 16:40:09 2025 " "Processing started: Sat Mar  8 16:40:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741448410557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741448410557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_sta Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741448410558 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741448410898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741448411287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741448411287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448411354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448411354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1741448411662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Euklidischer_Algorithmus.sdc " "Synopsys Design Constraints File file not found: 'Euklidischer_Algorithmus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741448411704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448411705 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741448411709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " "create_clock -period 1.000 -name datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741448411709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:controller\|current_state.STATE_find_smaller controller:controller\|current_state.STATE_find_smaller " "create_clock -period 1.000 -name controller:controller\|current_state.STATE_find_smaller controller:controller\|current_state.STATE_find_smaller" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741448411709 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741448411709 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741448411717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741448411719 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741448411720 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741448411741 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1741448411754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741448411761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.271 " "Worst-case setup slack is -8.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.271            -634.864 clk  " "   -8.271            -634.864 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.195            -199.230 controller:controller\|current_state.STATE_find_smaller  " "   -7.195            -199.230 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -36.310 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "   -1.684             -36.310 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448411766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "    0.447               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 controller:controller\|current_state.STATE_find_smaller  " "    0.524               0.000 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448411777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741448411784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741448411791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -298.913 clk  " "   -3.000            -298.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 controller:controller\|current_state.STATE_find_smaller  " "    0.282               0.000 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "    0.463               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448411797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448411797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741448411836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741448411883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741448413178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741448413406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741448413423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.738 " "Worst-case setup slack is -7.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.738            -593.002 clk  " "   -7.738            -593.002 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.914            -190.037 controller:controller\|current_state.STATE_find_smaller  " "   -6.914            -190.037 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.639             -34.752 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "   -1.639             -34.752 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448413427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 controller:controller\|current_state.STATE_find_smaller  " "    0.377               0.000 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "    0.516               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448413438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741448413445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741448413453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -298.913 clk  " "   -3.000            -298.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 controller:controller\|current_state.STATE_find_smaller  " "    0.274               0.000 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "    0.374               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448413459 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741448413492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741448413839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741448413845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.684 " "Worst-case setup slack is -2.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684            -181.484 clk  " "   -2.684            -181.484 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.300             -63.009 controller:controller\|current_state.STATE_find_smaller  " "   -2.300             -63.009 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -2.346 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "   -0.307              -2.346 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448413849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 controller:controller\|current_state.STATE_find_smaller  " "    0.026               0.000 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 clk  " "    0.038               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "    0.336               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448413860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741448413867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741448413873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -210.959 clk  " "   -3.000            -210.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update  " "    0.360               0.000 datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\|current_state.STATE_update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 controller:controller\|current_state.STATE_find_smaller  " "    0.387               0.000 controller:controller\|current_state.STATE_find_smaller " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741448413878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741448413878 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741448415691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741448415693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741448415810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar  8 16:40:15 2025 " "Processing ended: Sat Mar  8 16:40:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741448415810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741448415810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741448415810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741448415810 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741448416682 ""}
