INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sources_1/new/rising_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gabri/Desktop/UT/junior/EE316/lab_4/lab_4.srcs/sim_1/new/tb_rising_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rising_edge
