============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:36:04 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp169/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g123__5526/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[2]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp172/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g122__8428/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[3]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp181/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g127__5107/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[6]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp175/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g121__4319/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[4]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[0]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp163/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g125__6783/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[0]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp166/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g128__2398/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[1]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp178/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g124__6260/Y    -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[5]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g126__3680/Y   -       A->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    10      38    (-,-) 
  Z_reg[7]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp145/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g123__5526/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[2]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp148/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g122__8428/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[3]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp157/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g127__5107/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[6]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_3_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[4]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp151/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g121__4319/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[4]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_7_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[0]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp139/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g125__6783/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[0]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_6_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp142/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g128__2398/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[1]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_2_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[5]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp154/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g124__6260/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[5]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      23                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[7]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp160/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g126__3680/Y    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  1.0    17    11      38    (-,-) 
  Z_reg[7]/D      -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      38    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (5 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp169/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g123__5526/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[2]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: MET (5 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp172/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g122__8428/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[3]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: MET (5 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp181/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g127__5107/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[6]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (5 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp175/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g121__4319/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[4]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: MET (5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[0]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp163/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g125__6783/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[0]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: MET (5 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp166/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g128__2398/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[1]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (5 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp178/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g124__6260/Y    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[5]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (5 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      21                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.5    14    13      28    (-,-) 
  g126__3680/Y   -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      36    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 25: MET (6 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp145/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  1.3    13    12      27    (-,-) 
  g123__5526/Y    -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    14     7      34    (-,-) 
  Z_reg[2]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      34    (-,-) 
#----------------------------------------------------------------------------------------------------

