
*** Running vivado
    with args -log Camera_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Camera_Demo.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Camera_Demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/xilinx_ll/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top Camera_Demo -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 398.246 ; gain = 105.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Camera_Demo' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (2#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (3#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'csi2_d_phy_rx_0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/csi2_d_phy_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi2_d_phy_rx_0' (4#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/csi2_d_phy_rx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'Data_Read' of module 'csi2_d_phy_rx_0' requires 33 connections, but only 25 given [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
INFO: [Synth 8-6157] synthesizing module 'csi_to_axis_0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi_to_axis_0' (5#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_Csi_To_Dvp' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
	Parameter Default_AXIS_TREADY bound to: 1'b1 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIS_Data_RAM' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_Data_RAM' (6#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Csi_To_Dvp' (7#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_Bayer_To_RGB' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
	Parameter DELAY_LINE bound to: 2 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_IDLE_START bound to: 3'b001 
	Parameter ST_PATTERN0 bound to: 3'b010 
	Parameter ST_PATTERN1 bound to: 3'b011 
	Parameter ST_IDLE_GR bound to: 3'b100 
	Parameter ST_PATTERN2 bound to: 3'b101 
	Parameter ST_PATTERN3 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'RAM_Line' [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Line' (8#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Bayer_To_RGB' (9#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'o_set_y' does not match port width (10) of module 'Driver_Bayer_To_RGB' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:157]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI' (10#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'o_set_y' does not match port width (11) of module 'Driver_MIPI' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:91]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (11#1) [D:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
	Parameter SLAVE_ADDRESS bound to: 8'b01101100 
	Parameter INITIAL_NUM bound to: 8'b01011000 
	Parameter REG_ADDR2_EN bound to: 1'b1 
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
	Parameter WAIT_DELAY bound to: 20'b00011000011010100000 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5647' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5647' (12#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6157] synthesizing module 'Trigger_Generator' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
	Parameter ST_WAIT bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_HOLD bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Trigger_Generator' (13#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
WARNING: [Synth 8-6014] Unused sequential element en_rd_rom_reg was removed.  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:133]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (14#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter System_Clk_MHz bound to: 13'b0000001100100 
	Parameter Set_IIC_SCL_kHz bound to: 13'b0000001100100 
	Parameter SCL_Divider bound to: 13'b0000000000001 
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter SCL_H_START bound to: 0 - type: integer 
	Parameter SCL_H_CENTER bound to: 249 - type: integer 
	Parameter SCL_L_START bound to: 499 - type: integer 
	Parameter SCL_L_CENTER bound to: 749 - type: integer 
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_W_SADDR bound to: 5'b00010 
	Parameter ST_ACK_0 bound to: 5'b00011 
	Parameter ST_W_ADDR_H bound to: 5'b00100 
	Parameter ST_ACK_1 bound to: 5'b00101 
	Parameter ST_W_ADDR_L bound to: 5'b00110 
	Parameter ST_ACK_2 bound to: 5'b00111 
	Parameter ST_W_DATA bound to: 5'b01000 
	Parameter ST_ACK_3 bound to: 5'b01001 
	Parameter ST_START_R bound to: 5'b01010 
	Parameter ST_W_SADDR_R bound to: 5'b01011 
	Parameter ST_ACK_4 bound to: 5'b01100 
	Parameter ST_R_DATA bound to: 5'b01101 
	Parameter ST_NACK bound to: 5'b01110 
	Parameter ST_STOP bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:388]
WARNING: [Synth 8-5788] Register data_r_o_reg in module Driver_IIC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (15#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
INFO: [Synth 8-6157] synthesizing module 'vip' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v:23]
	Parameter NUM_ROW bound to: 1 - type: integer 
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter H_PIXEL bound to: 480 - type: integer 
	Parameter V_PIXEL bound to: 272 - type: integer 
	Parameter DEPBIT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/rgb2ycbcr.v:23]
WARNING: [Synth 8-3848] Net rgb888_b in module/entity rgb2ycbcr does not have driver. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/rgb2ycbcr.v:63]
WARNING: [Synth 8-3848] Net rgb888_r in module/entity rgb2ycbcr does not have driver. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/rgb2ycbcr.v:61]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (16#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binarization' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/binarization.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binarization' (17#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/binarization.v:23]
INFO: [Synth 8-6157] synthesizing module 'projection' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:23]
	Parameter NUM_ROW bound to: 1 - type: integer 
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter H_PIXEL bound to: 480 - type: integer 
	Parameter V_PIXEL bound to: 272 - type: integer 
	Parameter DEPBIT bound to: 10 - type: integer 
	Parameter st_init bound to: 3'b001 
	Parameter st_project bound to: 3'b010 
	Parameter st_process bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:194]
INFO: [Synth 8-6157] synthesizing module 'myram' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 480 - type: integer 
	Parameter DEPBIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myram' (18#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
WARNING: [Synth 8-689] width (11) of port connection 'waddr' does not match port width (10) of module 'myram' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:289]
WARNING: [Synth 8-689] width (11) of port connection 'raddr' does not match port width (10) of module 'myram' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:290]
INFO: [Synth 8-6157] synthesizing module 'myram__parameterized0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 272 - type: integer 
	Parameter DEPBIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myram__parameterized0' (18#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
WARNING: [Synth 8-689] width (11) of port connection 'waddr' does not match port width (10) of module 'myram__parameterized0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:305]
WARNING: [Synth 8-689] width (11) of port connection 'raddr' does not match port width (10) of module 'myram__parameterized0' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:306]
INFO: [Synth 8-6157] synthesizing module 'myram__parameterized1' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPBIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myram__parameterized1' (18#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
WARNING: [Synth 8-689] width (10) of port connection 'dq_o' does not match port width (11) of module 'myram__parameterized1' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:324]
INFO: [Synth 8-6157] synthesizing module 'myram__parameterized2' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DEPBIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myram__parameterized2' (18#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/myram.v:22]
WARNING: [Synth 8-689] width (10) of port connection 'dq_o' does not match port width (11) of module 'myram__parameterized2' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:340]
WARNING: [Synth 8-5788] Register col_border_addr_wr_reg in module projection is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:208]
WARNING: [Synth 8-5788] Register row_border_addr_wr_reg in module projection is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:209]
WARNING: [Synth 8-5788] Register col_border_data_wr_reg in module projection is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:252]
WARNING: [Synth 8-5788] Register row_border_data_wr_reg in module projection is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:265]
INFO: [Synth 8-6155] done synthesizing module 'projection' (19#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:23]
INFO: [Synth 8-6157] synthesizing module 'digital_recognition' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:21]
	Parameter NUM_ROW bound to: 1 - type: integer 
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter H_PIXEL bound to: 480 - type: integer 
	Parameter V_PIXEL bound to: 272 - type: integer 
	Parameter NUM_WIDTH bound to: 15 - type: integer 
	Parameter FP_1_3 bound to: 6'b010101 
	Parameter FP_2_3 bound to: 6'b101011 
	Parameter FP_2_5 bound to: 6'b011010 
	Parameter FP_3_5 bound to: 6'b100110 
	Parameter NUM_TOTAL bound to: 3 - type: integer 
WARNING: [Synth 8-5788] Register cent_y_reg in module digital_recognition is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:197]
INFO: [Synth 8-6155] done synthesizing module 'digital_recognition' (20#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:21]
WARNING: [Synth 8-689] width (24) of port connection 'color_rgb' does not match port width (16) of module 'digital_recognition' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v:157]
WARNING: [Synth 8-689] width (10) of port connection 'row_border_addr' does not match port width (11) of module 'digital_recognition' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v:161]
WARNING: [Synth 8-689] width (10) of port connection 'col_border_addr' does not match port width (11) of module 'digital_recognition' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v:163]
WARNING: [Synth 8-689] width (24) of port connection 'digit' does not match port width (16) of module 'digital_recognition' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v:170]
INFO: [Synth 8-6155] done synthesizing module 'vip' (21#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/vip.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'digit' does not match port width (24) of module 'vip' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:172]
WARNING: [Synth 8-3848] Net iic_read in module/entity Camera_Demo does not have driver. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Camera_Demo' (22#1) [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:23]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[3]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[2]
WARNING: [Synth 8-3331] design myram__parameterized2 has unconnected port raddr[1]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design myram__parameterized1 has unconnected port raddr[3]
WARNING: [Synth 8-3331] design myram__parameterized0 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design myram has unconnected port raddr[9]
WARNING: [Synth 8-3331] design projection has unconnected port frame_hsync
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[7]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[6]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[5]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[4]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[2]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[1]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[0]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[7]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[6]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[5]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[4]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[2]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[1]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[0]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[7]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[6]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[5]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[4]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[2]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[1]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[0]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[23]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[22]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[21]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[20]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[19]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[18]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[17]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 457.035 ; gain = 163.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MIPI_Camera_IIC:i_iic_read to constant 0 [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:134]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 457.035 ; gain = 163.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 457.035 ; gain = 163.938
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi'
Finished Parsing XDC File [f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi'
Parsing XDC File [f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_Read'
Finished Parsing XDC File [f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_Read'
Parsing XDC File [f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Mini_HDMI_Driver'
Finished Parsing XDC File [f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Mini_HDMI_Driver'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/AXIS_Data_RAM/AXIS_Data_RAM/AXIS_Data_RAM_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/AXIS_Data_RAM/AXIS_Data_RAM/AXIS_Data_RAM_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1'
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2'
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'MIPI_Trans_Driver/camera_clock'
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'MIPI_Trans_Driver/camera_clock'
Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc:46]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc:47]
Finished Parsing XDC File [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Camera_Demo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 766.922 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 766.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 766.922 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 766.922 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.922 ; gain = 473.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.922 ; gain = 473.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_rx_data_n. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_rx_data_n. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_rx_data_p. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_rx_data_p. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_n[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_n[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_n[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_n[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_p[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_p[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_p[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_p[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  f:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/.Xil/Vivado-2016-DESKTOP-UM4PI0U/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Data_To_Csi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Data_Read. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_HDMI_Driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/camera_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 766.922 ; gain = 473.824
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rgb_data_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Trigger_Generator'
INFO: [Synth 8-5544] ROM "flg_hold" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flg_iic_ok" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flg_iic_ok" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "flg_initial" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flg_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iic_scl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iic_write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iic_busy_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'v_we_reg' into 'h_we_reg' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:183]
INFO: [Synth 8-4471] merging register 'v_di_reg' into 'h_di_reg' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:186]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'projection'
INFO: [Synth 8-5546] ROM "h_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_raddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_raddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_raddr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "project_done_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_border_ram_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_area_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "digit_id" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_WAIT |                               00 |                               00
                ST_START |                               01 |                               01
                 ST_HOLD |                               10 |                               10
                  ST_END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Trigger_Generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_init |                            00001 |                            00001
              st_project |                            00010 |                            00010
              st_process |                            00100 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'projection'
WARNING: [Synth 8-327] inferring latch for variable 'nxt_state_reg' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'num_col_reg' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'num_row_reg' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/projection.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'row_area_reg[0]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'col_area_reg[0]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'col_area_reg[1]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'col_area_reg[2]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'col_area_reg[3]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'real_num_total_reg' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 766.922 ; gain = 473.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               55 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 57    
+---RAMs : 
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   4 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_Csi_To_Dvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Driver_Bayer_To_RGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               55 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module ROM_OV5647 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module Trigger_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module OV5647_Init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Driver_IIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
Module rgb2ycbcr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module binarization 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module myram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module myram__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module myram__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module myram__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
Module projection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 15    
Module digital_recognition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---RAMs : 
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "h_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_raddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_raddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_raddr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "project_done_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'row_cnt_reg[3:0]' into 'row_cnt_reg[3:0]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:251]
INFO: [Synth 8-4471] merging register 'col_cnt_reg[3:0]' into 'col_cnt_reg[3:0]' [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:241]
INFO: [Synth 8-5544] ROM "row_area_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_area_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "digit_id" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP v25_t1, operation Mode is: A*(B:0x1a).
DSP Report: operator v25_t1 is absorbed into DSP v25_t1.
DSP Report: Generating DSP v25_t0, operation Mode is: PCIN+A*(B:0x26).
DSP Report: operator v25_t0 is absorbed into DSP v25_t0.
DSP Report: operator v25_t1 is absorbed into DSP v25_t0.
DSP Report: Generating DSP v23_t1, operation Mode is: A*(B:0x2b).
DSP Report: operator v23_t1 is absorbed into DSP v23_t1.
DSP Report: Generating DSP v23_t0, operation Mode is: PCIN+A*(B:0x15).
DSP Report: operator v23_t0 is absorbed into DSP v23_t0.
DSP Report: operator v23_t1 is absorbed into DSP v23_t0.
INFO: [Synth 8-5546] ROM "MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MIPI_Camera_Driver/flg_initial" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MIPI_Camera_Driver/flg_delay" won't be mapped to RAM because it is too sparse
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3917] design Camera_Demo has port o_camera_gpio driven by constant 1
WARNING: [Synth 8-3331] design projection has unconnected port frame_hsync
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[9]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[8]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[7]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[6]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[5]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[4]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[3]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[2]
WARNING: [Synth 8-3331] design projection has unconnected port row_border_addr_rd[1]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[9]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[8]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[7]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[6]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[5]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[4]
WARNING: [Synth 8-3331] design projection has unconnected port col_border_addr_rd[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[7]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[6]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[5]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[4]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[2]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[1]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_red[0]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[7]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[6]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[5]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[4]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[2]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[1]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_green[0]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[7]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[6]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[5]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[4]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[3]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[2]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[1]
WARNING: [Synth 8-3331] design rgb2ycbcr has unconnected port img_blue[0]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[23]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[22]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[21]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[20]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[19]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[18]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[17]
WARNING: [Synth 8-3331] design vip has unconnected port pre_rgb[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MIPI_Camera_Driver/Trigger_Write/buffer_out_level_reg )
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[0]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[1]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[2]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[3]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[0]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[1]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[2]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[3]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[4]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[8]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[4]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[5]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[6]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/v_raddr_reg_rep[7]' (FDCE) to 'u_vip/u_projection/v_raddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[5]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[6]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[7]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_projection/h_raddr_reg_rep[8]' (FDCE) to 'u_vip/u_projection/h_raddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[13]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[12]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[11]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[10]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[9]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[8]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[7]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[6]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[5]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[4]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[3]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[2]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m2_reg[1]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[6]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[5]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[4]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[3]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[2]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[1]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m1_reg[0]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[13]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[12]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[11]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[10]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[9]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[8]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[7]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[6]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[5]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[4]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[3]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[2]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m1_reg[1]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[1]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[2]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[3]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[4]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[5]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[6]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[7]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[8]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[9]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[10]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[11]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[12]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[13]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m1_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[1]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[2]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[3]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[4]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[5]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[6]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[7]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[8]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[9]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[10]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[11]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[12]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[13]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m2_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[0]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[1]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[2]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[3]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[4]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[5]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[6]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m2_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m0_reg[15]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_r_m0_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_vip/u_rgb2ycbcr/rgb_g_m0_reg[14]' (FDC) to 'u_vip/u_rgb2ycbcr/rgb_b_m0_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vip/u_rgb2ycbcr/rgb_g_m0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vip/u_projection/nxt_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPI_Camera_Driver/slave_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPI_Camera_IIC/state_current_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vip/u_digital_recognition/col_border_l_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vip/u_digital_recognition/col_border_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vip/u_digital_recognition/row_border_low_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_vip/u_digital_recognition/row_border_hgh_reg[10] )
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/nxt_state_reg[4]) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[10]) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[9]) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[8]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[7]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[6]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[5]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[4]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[3]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[2]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[1]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/h_raddr_reg_rep[0]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[10]) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[9]) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[8]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[7]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[6]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[5]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[4]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[3]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[2]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[1]__0) is unused and will be removed from module Camera_Demo.
WARNING: [Synth 8-3332] Sequential element (u_vip/u_projection/v_raddr_reg_rep[0]__0) is unused and will be removed from module Camera_Demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 766.922 ; gain = 473.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM_OV5647  | p_0_out    | 128x24        | LUT            | 
|Camera_Demo | p_0_out    | 128x24        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives                                  | 
+------------+-----------------------------------------------+-----------+----------------------+---------------------------------------------+
|Camera_Demo | u_vip/u_projection/u_h_myram/mem_reg          | Implied   | 512 x 1              | RAM32X1D x 1  RAM64X1D x 1  RAM128X1D x 3   | 
|Camera_Demo | u_vip/u_projection/u_v_myram/mem_reg          | Implied   | 512 x 1              | RAM16X1D x 1  RAM128X1D x 2                 | 
|Camera_Demo | u_vip/u_projection/u_col_border_myram/mem_reg | Implied   | 8 x 10               | RAM32M x 2                                  | 
|Camera_Demo | u_vip/u_projection/u_row_border_myram/mem_reg | Implied   | 2 x 10               | RAM32M x 2                                  | 
|Camera_Demo | u_vip/u_digital_recognition/y_flag_reg        | Implied   | 4 x 2                | RAM16X1S x 2                                | 
|Camera_Demo | u_vip/u_digital_recognition/y_reg             | Implied   | 4 x 2                | RAM16X1D x 2                                | 
|Camera_Demo | u_vip/u_digital_recognition/x2_r_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
|Camera_Demo | u_vip/u_digital_recognition/x2_l_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
|Camera_Demo | u_vip/u_digital_recognition/x1_r_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
|Camera_Demo | u_vip/u_digital_recognition/x1_l_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
+------------+-----------------------------------------------+-----------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|digital_recognition | A*(B:0x1a)      | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|digital_recognition | PCIN+A*(B:0x26) | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|digital_recognition | A*(B:0x2b)      | 17     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|digital_recognition | PCIN+A*(B:0x15) | 17     | 5      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:209]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/digital_recognition.v:209]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out2' to pin 'clk_10/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MIPI_Trans_Driver/camera_clock/clk_in1' to pin 'MIPI_Trans_Driver/Data_Read/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MIPI_Trans_Driver/camera_clock/clk_out1' to pin 'MIPI_Trans_Driver/camera_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'MIPI_Trans_Driver/camera_clock/clk_in1' to 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]/C'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 799.852 ; gain = 506.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 802.352 ; gain = 509.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives                                  | 
+------------+-----------------------------------------------+-----------+----------------------+---------------------------------------------+
|Camera_Demo | u_vip/u_projection/u_h_myram/mem_reg          | Implied   | 512 x 1              | RAM32X1D x 1  RAM64X1D x 1  RAM128X1D x 3   | 
|Camera_Demo | u_vip/u_projection/u_v_myram/mem_reg          | Implied   | 512 x 1              | RAM16X1D x 1  RAM128X1D x 2                 | 
|Camera_Demo | u_vip/u_projection/u_col_border_myram/mem_reg | Implied   | 8 x 10               | RAM32M x 2                                  | 
|Camera_Demo | u_vip/u_projection/u_row_border_myram/mem_reg | Implied   | 2 x 10               | RAM32M x 2                                  | 
|Camera_Demo | u_vip/u_digital_recognition/y_flag_reg        | Implied   | 4 x 2                | RAM16X1S x 2                                | 
|Camera_Demo | u_vip/u_digital_recognition/y_reg             | Implied   | 4 x 2                | RAM16X1D x 2                                | 
|Camera_Demo | u_vip/u_digital_recognition/x2_r_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
|Camera_Demo | u_vip/u_digital_recognition/x2_l_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
|Camera_Demo | u_vip/u_digital_recognition/x1_r_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
|Camera_Demo | u_vip/u_digital_recognition/x1_l_reg          | Implied   | 4 x 1                | RAM16X1D x 1                                | 
+------------+-----------------------------------------------+-----------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop MIPI_Camera_IIC/sda_dir_o_reg is being inverted and renamed to MIPI_Camera_IIC/sda_dir_o_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_o_reg     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_o_reg     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[10] | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[0]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]  | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | u_vip/u_binarization/pre_frame_vsync_d_reg             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Camera_Demo | u_vip/u_binarization/pre_frame_hsync_d_reg             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Camera_Demo | u_vip/u_binarization/pre_frame_de_d_reg                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |rgb2dvi_0       |         1|
|3     |clk_wiz_1       |         1|
|4     |csi2_d_phy_rx_0 |         1|
|5     |csi_to_axis_0   |         1|
|6     |RAM_Line        |         3|
|7     |AXIS_Data_RAM   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |AXIS_Data_RAM   |     1|
|2     |RAM_Line        |     1|
|3     |RAM_Line__3     |     1|
|4     |RAM_Line__4     |     1|
|5     |clk_wiz_0       |     1|
|6     |clk_wiz_1       |     1|
|7     |csi2_d_phy_rx_0 |     1|
|8     |csi_to_axis_0   |     1|
|9     |rgb2dvi_0       |     1|
|10    |BUFG            |     1|
|11    |CARRY4          |    49|
|12    |LUT1            |    25|
|13    |LUT2            |   161|
|14    |LUT3            |    85|
|15    |LUT4            |   131|
|16    |LUT5            |   100|
|17    |LUT6            |   231|
|18    |MUXF7           |    19|
|19    |RAM128X1D       |     5|
|20    |RAM16X1D        |     7|
|21    |RAM16X1S        |     2|
|22    |RAM32M          |     4|
|23    |RAM32X1D        |     1|
|24    |RAM64X1D        |     1|
|25    |SRL16E          |    27|
|26    |FDCE            |   255|
|27    |FDPE            |    13|
|28    |FDRE            |   269|
|29    |FDSE            |    12|
|30    |LD              |    24|
|31    |LDC             |    11|
|32    |IBUF            |     3|
|33    |IOBUF           |     1|
|34    |OBUF            |     2|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |  1553|
|2     |  MIPI_Camera_Driver      |OV5647_Init           |   212|
|3     |    OV5647                |ROM_OV5647            |    91|
|4     |    Trigger_Write         |Trigger_Generator     |    18|
|5     |  MIPI_Camera_IIC         |Driver_IIC            |   129|
|6     |  MIPI_Trans_Driver       |Driver_MIPI           |   469|
|7     |    Driver_Bayer_To_RGB0  |Driver_Bayer_To_RGB   |   223|
|8     |    Driver_Csi_To_Dvp0    |Driver_Csi_To_Dvp     |   174|
|9     |  u_vip                   |vip                   |   726|
|10    |    u_binarization        |binarization          |     5|
|11    |    u_digital_recognition |digital_recognition   |   368|
|12    |    u_projection          |projection            |   341|
|13    |      u_col_border_myram  |myram__parameterized1 |     5|
|14    |      u_h_myram           |myram                 |    31|
|15    |      u_row_border_myram  |myram__parameterized2 |     3|
|16    |      u_v_myram           |myram__parameterized0 |    24|
|17    |    u_rgb2ycbcr           |rgb2ycbcr             |    12|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 829.613 ; gain = 226.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 829.613 ; gain = 536.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 24 instances
  LDC => LDCE: 11 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 5 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM16X1S => RAM32X1S (RAMS32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 829.613 ; gain = 548.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/Camera_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Camera_Demo_utilization_synth.rpt -pb Camera_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 15:23:35 2020...
