<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>OpenNSL API Guide and Reference Manual: Customizing OpenNSL Platform</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen_brcm.css" rel="stylesheet" type="text/css" />
<link href="tabs_brcm.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenNSL API Guide and Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Welcome</span></a></li>
      <li class="current"><a href="pages.html"><span>OpenNSL&#160;Documentation</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Customizing OpenNSL Platform </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><h1><a class="anchor" id="OPENNSL_CUSTOMIZATION_OVERVIEW"></a>
Overview</h1>
<p>OpenNSL provides a mechanism to customize the Switch initialization, by accepting a set of properties through a configuration file. The properties are mainly used to customize the platform without having to re-compile the OpenNSL.</p>
<p>It also provides a mechanism to customize the platform, by accepting a set of diagnostic commands through a file, that are applied after system initialization.</p>
<h1><a class="anchor" id="OPENNSL_PLATFORM_CUSTOMIZATION_CONFIG"></a>
Platform customization using config file</h1>
<p>OpenNSL is enhanced to accept the platform configuration from a file. During initialization, OpenNSL checks for the presence of configuration file. If the file exists, the configuration from the file is applied. Note that OpenNSL does not validate the property values specified in the file. For properties with invalid values, the default value would be assumed. Run-time modifications to the configuration file do not take effect until OpenNSL is re-initialized.</p>
<p>The configuration file is retrieved in the following order: </p>
<ul>
<li>The config file is specified via environment variable OPENNSL_CONFIG_FILE. This option is given the highest precedence so that configuration files can be changed without recompiling code.</li>
</ul>
<pre>
     # export OPENNSL_CONFIG_FILE=/home/admin/opennsl.cfg
</pre><ul>
<li>The config file is specified as an input parameter to the <a class="el" href="driver_8h.html#a06a6fe41f5ea8664c461423d3cad0923" title="Function to initialize the switch.">opennsl_driver_init()</a> function. rv = opennsl_driver_init(params);</li>
</ul>
<ul>
<li>The location '/etc/opennsl' is checked for presence of 'opennsl.cfg' file.</li>
</ul>
<ul>
<li>If the config file is not specified or does not exist, OpenNSL applies the default configuration for the given platform.</li>
</ul>
<p>End users can potentially use different configuration files based on the platform variant.</p>
<p><a class="el" href="OPENNSL_CUSTOMIZING_OPENNSL.html#OPENNSL_CONFIG_PROPERTIES">Config properties</a> list all the valid config properties and <a class="el" href="OPENNSL_CUSTOMIZING_OPENNSL.html#OPENNSL_CONFIG_EXAMPLE">Example configuration</a> list the sample configuration.</p>
<h1><a class="anchor" id="OPENNSL_PLATFORM_CUSTOMIZATION_POSTINIT"></a>
Platform customization using post initialization script</h1>
<p>OpenNSL is enhanced to check for the presence of post initialization script file at the end of the system initialization. If the file exists, the commands from the file are applied. Note that OpenNSL continues execution of commands with appropriate logs for invalid commands.</p>
<p>The post initialization script file is retrieved in the following order: </p>
<ul>
<li>The post initialization script file is specified via environment variable OPENNSL_POST_INIT_CONFIG_FILE.</li>
</ul>
<pre>
     # export OPENNSL_POST_INIT_CONFIG_FILE=/home/admin/opennsl_postinit.cfg
</pre><ul>
<li>The post initialization script file is specified as an input parameter to the <a class="el" href="driver_8h.html#a06a6fe41f5ea8664c461423d3cad0923" title="Function to initialize the switch.">opennsl_driver_init()</a> function. rv = opennsl_driver_init(params);</li>
</ul>
<ul>
<li>The location '/etc/opennsl' is checked for presence of 'opennsl-postinit.cfg' file.</li>
</ul>
<p>End users can potentially use different post initialization script file based on the platform variant.</p>
<p><a class="el" href="OPENNSL_CUSTOMIZING_OPENNSL.html#OPENNSL_POST_INIT_CONFIG_EXAMPLE">Sample Post Initilization Script</a> list the sample post initilization script.</p>
<h1><a class="anchor" id="OPENNSL_CONFIG_PROPERTIES"></a>
Config properties</h1>
<p>A property is a 'name=value' pair where name is a string and value is typically specified as a number. Each property has a default value that is compiled into the driver and takes effect if the property is not customized. The following properties are allowed.</p>
<table  border="1">
<tr>
<th align="left"><b>Property</b>  </th><th align="left"><p class="starttd"><b>Description</b>  </p>
<p class="endtd"></p>
</th></tr>
<tr>
<td>arl_clean_timeout_usec </td><td><p class="starttd">Timeout for hardware-accelerated ARL delete operations including: delete by port, delete by port+modid, delete by VLAN, delete by trunk.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>asf_mem_profile </td><td><p class="starttd">BCM56960/BCM56970 : MMU Cell Buffer Allocation Profile to support ASF (cut-thru) Forwarding 0: No cut-through support 1: Similar speed profile (Default) 2: Extreme speed profile  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_linkscan_interval </td><td><p class="starttd">Linkscan interval in microseconds. If non-zero, bcm_init() will start linkscan  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_num_cos=&lt;val&gt; </td><td><p class="starttd">Initial number of CoS queues the driver configures the Switch for.<br/>
 Example: To set the number of COS queues to 8, use "bcm_num_cos=8"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_stat_flags </td><td><p class="starttd">Flag values to be ORd together: 0x0 indicates that counter DMA should NOT be used 0x1 indicates that counter DMA should be used (default).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_stat_interval=&lt;val&gt; </td><td><p class="starttd">Set statistics collection interval in microseconds. Setting this to 0 will prevent counters from being started.<br/>
 Example: bcm_stat_interval=2000000  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_stat_jumbo </td><td><p class="starttd">Threshold value for oversize (*OVR) frame size. Values over 1518 affect the *OVR statistics computation  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_stat_pbmp </td><td><p class="starttd">BCM Statistics Collection: Set bitmap of ports on which stat collection will be enabled. Default is all ports.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_stat_sync_timeout </td><td><p class="starttd">Timeout delay in microseconds before bcm_stat_sync returns BCM_E_TIMEOUT  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_tunnel_term_compatible_mode </td><td><p class="starttd">Enable Tunnel Termination for protocol types, compatible for all devices. Setting the compatible mode ignores protocol match and sets protocol mask to zero.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm_xlate_port_enable </td><td><p class="starttd">Convenience variable that can be used to turn off both physical and system port mapping. This variable overrides the dedicated variables described above.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm56340_2x10 </td><td><p class="starttd">Enable 12xF.QSGMII + 2xFlex[4x10] + 1GE mode for BCM56340.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm56340_4x10 </td><td><p class="starttd">Enable 12xF.QSGMII + Flex[4x10] + 2xHG[21] + 1GE mode for BCM56340.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm886xx_ether_ip_enable </td><td><p class="starttd">Enable/disable etherIP (RFC 3378) support.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm886xx_ip4_tunnel_termination_mode </td><td><p class="starttd">See SDK documentation.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm886xx_l2gre_enable </td><td><p class="starttd">Enable/disable L2GRE support.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm886xx_vxlan_enable </td><td><p class="starttd">Enable/disable VXLAN support.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>bcm886xx_vxlan_tunnel_lookup_mode </td><td><p class="starttd">See SDK documentation.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>cdma_timeout_usec=&lt;val&gt; </td><td><p class="starttd">Counter DMA collection pass timeout in microseconds.<br/>
 Example: cdma_timeout_usec=3000000  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>core_clock_frequency </td><td><p class="starttd">Core clock frequency applied to Switch chip. Any unsupported frequency will be ignored  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>ctr_evict_enable </td><td><p class="starttd">Enables to reduce the frequency of software polling of some counters that support eviction.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>dma_desc_timeout_usec </td><td><p class="starttd">SBUSDMA descriptor mode operation timeout in microseconds  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>dport_map_direct </td><td><p class="starttd">Traditionally, specifying a raw number instead of a port name in the diag shell will be parsed as if port numbers are counted from 1 up to the number of enabled ports. Typically this would mean that for a gigabit Switch, port 1 would correspond to ge0, and so forth. Setting this flag causes raw port numbers to be parsed as internal port numbers.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>dport_map_enable </td><td><p class="starttd">Enable diag shell port mapping. Port names will be assigned in dport order, and the BCM shell will list multiple ports in dport order regardless of the internal port numbering.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>dport_map_indexed </td><td><p class="starttd">Port names for each port type (fe, ge, etc.) will increment by one starting at zero, e.g. if a Switch has four xe ports with dport numbers 24, 25, 26, and 27, they will be named xe0, xe1, xe2, and xe3. In non-indexed mode the ports would be named xe24, xe25, xe26, and xe27.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>dport_map_port </td><td><p class="starttd">Map dport number &lt;dport&gt; to internal port number &lt;port&gt;. dport_map_port_&lt;port&gt;=&lt;dport&gt;  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>dpp_clock_ratio </td><td><p class="starttd">DPP clock ratio applied to Switch chip, any unsupported ratio will be ignored.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>fpem_mem_entries </td><td><p class="starttd">Number of FPEM mem entries.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>help_cli_enable </td><td><p class="starttd">Display the usage information for a CLI command when "help &lt;cmd&gt;" is used.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>higig2_hdr_mode </td><td><p class="starttd">Uncomment the following line to make all HG ports default to HiGig2.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>host_as_route_disable=&lt;val&gt; </td><td><p class="starttd">To enable/disable HOST AS ROUTE feature which allows the entry to be automatically added to the route table if the host table is either full or there is a hash collision by calling bcm_l3_host_add API with BCM_L3_HOST_AS_ROUTE flag. <br/>
 Possible value for &lt;val&gt; are: <br/>
 0 - Enable HOST AS ROUTE (default) <br/>
 1 - Disable HOST AS ROUTE <br/>
 Example: To disable Host As Route feature, use "host_as_route_disable=1"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>ipmc_do_vlan </td><td><p class="starttd">Include the VLAN as part of the hash key for L3 IPMC  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>ipv6_lpm_128b_enable=&lt;val&gt; </td><td><p class="starttd">1: Enable IPv6 128b prefix LPM routes. <br/>
 0: Disable IPv6 128b prefix LPM routes. <br/>
 Example: ipv6_lpm_128b_enable=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>knet_filter_persist </td><td><p class="starttd">Do not create default KNET Rx filter and preserve existing KNET filters during BCM API initialization and shutdown.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l2_mem_entries=&lt;val&gt; </td><td><p class="starttd">Specify number of widest L2 memory entries. <br/>
 Example: To set number of L2 entries to 32768, use "l2_mem_entries=32768"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l2delete_chunks </td><td><p class="starttd">L2 table is DMAed into memory to search for entries to delete when no hardware assists are available. DMA is done in smaller parts to minimize memory use. Must be port of 2.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l2mod_dma_intr_enable </td><td><p class="starttd">Command memory controls.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l2xmsg_hostbuf_size=&lt;val&gt; </td><td><p class="starttd">Size of the buffer that is used to drain L2 FIFO when working in the L2 FIFO mode. <br/>
 Example: l2xmsg_hostbuf_size=16384  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l2xmsg_mode=&lt;val&gt; </td><td><p class="starttd">Mode control to select L2 Table DMA mode for L2 table change notifications. 0 - Polled, 1 - FIFO mode. <br/>
 Example: l2xmsg_mode=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l3_alpm_enable=&lt;val&gt; </td><td><p class="starttd">Enable ALPM for L3 Prefix routes. Set to 1 for parallel search mode, 2 for combined search mode. 3 for TCAM/ALPM mode. <br/>
 Example: l3_alpm_enable=2  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l3_intf_vlan_split_egress=&lt;val&gt; </td><td><p class="starttd">Specifies egress objects can have different egress properties.<br/>
 Possible value for &lt;val&gt; are: <br/>
 0 - opennsl_l3_intf_t objects with the same l3a_vid can NOT have different egress properties(e.g. l3a_mtu, l3a_mac_addr). However, Stict Mode URPF and ICMP redirected to cpu are guaranteed to work. <br/>
 1 - opennsl_l3_intf_t objects with the same l3a_vid can have different (split) egress personalities, e.g. l3a_mtu, l3a_mac_addr. However, Strict Mode URPF and ICMP redirected to cpu are not guaranteed to work. <br/>
 Example: l3_intf_vlan_split_egress=0x1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l3_max_ecmp_mode </td><td><p class="starttd">Control the scalability of ECMP groups  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>l3_mem_entries=&lt;val&gt; </td><td><p class="starttd">Specify number of widest L3 memory entries. <br/>
 Example: To set number of L3 entries to 16384, use "l3_mem_entries=16384"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>lls_num_l2uc=&lt;val&gt; </td><td><p class="starttd">The default number of unicast queues at L2 for Linked List Scheduler (LLS) setup. <br/>
 Example: lls_num_l2uc=16  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>load_firmware </td><td><p class="starttd">this property is for debug and diagnostic purpose. byte0: 0: not loading WC firmware 1: load from MDIO. default method. 2: load from parallel bus if applicable. Provide fast downloading time</p>
<p>byte1: 0: inform uC not to perform checksum calculation(default). Save ~70ms for WC init time 1: inform uC to perform checksum calculation.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>lpm_ipv6_128b_reserved=&lt;val&gt; </td><td><p class="starttd">Possible values for &lt;val&gt; are: <br/>
 1: Number of entries specified by num_ipv6_lpm_128b_entries property are reserved exclusively for 128B V6 LPM entries. <br/>
 0: Do not reserve any entries for 128B V6 entries and use the whole of paired TCAMs for either 128B V6, 64B V6, V4 entries. Ignored if lpm_scaling_enable is 0. <br/>
 Example: lpm_ipv6_128b_reserved=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>lpm_scaling_enable=&lt;val&gt; </td><td><p class="starttd">Possible values for &lt;val&gt; are: <br/>
 1: Allow adding 64B IPV6 LPM entries in unreserved paired TCAM. <br/>
 0: Do not allow adding 64B IPV6 LPM entries in paired TCAM. <br/>
 Example: lpm_scaling_enable=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>max_vp_lags=&lt;val&gt; </td><td><p class="starttd">The maximum number of virtual port trunk groups. <br/>
 Example: max_vp_lags=0  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mdio_output_delay=&lt;val&gt; </td><td><p class="starttd">Number of clock delay between the rising edge of MDC and the starting data of MDIO.<br/>
 Example: mdio_output_delay=0xb  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_cache_enable </td><td><p class="starttd">Enable/Disable Memory table cache.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_check_max_override </td><td><p class="starttd">Check for mem max override properties and reconfigure memories.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_check_nocache_override </td><td><p class="starttd">Check for mem no-cache override properties and avoid caching.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_clear_chunk_size </td><td><p class="starttd">The size in bytes of memory to be used when clearing a table using bulk table operations. The number of table entries cleared in one operation will vary by table entry width.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_clear_hw_acceleration </td><td><p class="starttd">Clear tables using the fastest method supported by the device.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_nocache </td><td><p class="starttd">Disable Memory table cache  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mem_scan_enable </td><td><p class="starttd">Control to automatically run background memory scan to detect and correct memory errors in certain statis hardware memories (tables).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>memcmd_intr_enable </td><td><p class="starttd">Command memory controls  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>memlist_enable </td><td><p class="starttd">When enabled, table information is displayed on issuing "listmem" CLI command.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>miim_intr_enable=&lt;val&gt; </td><td><p class="starttd">This variable controls the interrupt mode for MII operations. <br/>
 Possible value for &lt;val&gt; are: <br/>
 1 - Use interrupts for MII operations <br/>
 0 - Use polling mode for MII operations <br/>
 Example: To use polling mode for MII operations, use "miim_intr_enable=0"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>miim_timeout_usec </td><td><p class="starttd">MIIM operation timeout in microseconds  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>mmu_lossless=&lt;val&gt; </td><td><p class="starttd">To set the default MMU lossless behaviour.<br/>
 Possible value for &lt;val&gt; are: <br/>
 0 - For lossy application. Addressing fairness between queues. <br/>
 1 - For lossless application. Addressing avoiding packet loss, pause generation. <br/>
 Example: mmu_lossless=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>module_64ports=&lt;val&gt; </td><td><p class="starttd">Device that can support more than 32 ports per single modid will operate in configuration where all ports are mapped to the base modid. <br/>
 Example: module_64ports=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>multicast_l2_range </td><td><p class="starttd">In BCM568xx and BCM567xx devices, some L2 and L3 multicast information is stored in a shared resource. This value describes the number of resource entries devoted to L2 multicast.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>multicast_l3_range </td><td><p class="starttd">In BCM568xx and BCM567xx devices, some L2 and L3 multicast information is stored in a shared resource. This value describes the number of resource entries devoted to IP multicast.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>num_ipv6_lpm_128b_entries=&lt;val&gt; </td><td><p class="starttd">Configure the number of 128b prefix LPM routes. <br/>
 Example: num_ipv6_lpm_128b_entries=2000  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>os=&lt;val&gt; </td><td><p class="starttd">Set the flavor of OS in use to "unix" or "linux" Example: os=unix  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>oversubscribe_mode </td><td><p class="starttd">Config to describe the system Linerate or Oversubscribe mode. 0: Linerate only (default). 1: Oversubscribe mode (all ports will be oversub). 2: Mixed mode. Check device specification for applicability. Port bitmap specified via pbmp_oversubscribe.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>parity_correction </td><td><p class="starttd">Control to disable parity correction  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>parity_enable </td><td><p class="starttd">Control to disable parity messages  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>pbmp_gport_stack </td><td><p class="starttd">Control GE ports as regular front panel Ethernet ports.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>pbmp_oversubscribe=&lt;pbmp&gt; </td><td><p class="starttd">Port bitmap for ports in oversubscription mode.<br/>
 Example: To set oversubsciption mode for all 72 XE ports on a platform, use "pbmp_oversubscribe=0x1fffffffffffffffffe"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>pbmp_xport_xe=&lt;pbmp&gt; </td><td><p class="starttd">Select the XE ports by specifying the port bitmap.<br/>
 Example: To have 72 XE ports on a platform, use "pbmp_xport_xe=0x1fffffffffffffffffe"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>pci2eb_override </td><td><p class="starttd">Indication that RCPU unit is present on a device  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_5464S </td><td><p class="starttd">Specifies the external PHY device is BCM5464S.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_84328 </td><td><p class="starttd">To use 84328 as the PHY identifier in the PHY device family.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_84752 </td><td><p class="starttd">This specifies the external PHY device is BCM84752.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_an_allow_pll_change </td><td><p class="starttd">This controls if pll change allowed during AN enable(1), disable(0).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_an_c37_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">This controls the clause 37 auto-negotiation. <br/>
 Use value of 0 to disable and 3 to use clause 37 auto negotiation. <br/>
 Example: To set the C37 auto-negotiation on all xe ports, use "phy_an_c37_xe=3"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_an_c73_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">This controls the clause 73 auto-negotiation. <br/>
 Use value of 0 to disable clause 73 auto negotiation. <br/>
 Example: To disable C73 auto-negotiation on all xe ports, use "phy_an_c73_xe=0"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_an_fec </td><td><p class="starttd">This controls the clause 74(FEC) enable(1), disable(0).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_automedium </td><td><p class="starttd">Fiber vs copper autodetection enable.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_aux_voltage_enable </td><td><p class="starttd">This controls whether to enable the auxiliary ouput voltage from the applicable PHY devices. enable(1), disable(0).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_chain_rx_lane_map_physical </td><td><p class="starttd">Remap Rx lanes to desired mapping on applicable PHY devices.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_chain_rx_polarity_flip_physical </td><td><p class="starttd">Flip PHY lane RX polarity on applicable PHY devices.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_chain_tx_lane_map_physical </td><td><p class="starttd">Remap Tx lanes to desired mapping on applicable PHY devices.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_chain_tx_polarity_flip_physical </td><td><p class="starttd">Flip PHY lane TX polarity on applicable PHY devices.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_ext_an_fec </td><td><p class="starttd">Advertise Clause 74 (or) Clause 91 Forward Error Correction (FEC) as part of Auto-Negotiation ability for external PHYs 0 - Do not advertise FEC as Auto-Negotiation ability. 1 - Advertise FEC as Auto-Negotiation ability.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_ext_rom_boot </td><td><p class="starttd">This controls whether to load the external ROM microcode to the applicable PHY devices, load(1), not load(0).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_gearbox_enable </td><td><p class="starttd">Setting this property to 1 enables the gearbox data path mode on select PHY devices.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_led[0..3]_mode </td><td><p class="starttd">LED selector values from phy registers.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_led3_output_disable </td><td><p class="starttd">Controls LED for LOS signal.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_led_ctrl </td><td><p class="starttd">Control the LED function on 546x phy device.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_led_link_speed_mode </td><td><p class="starttd">Indicate the link and speed status of the copper interfaces.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_led_select </td><td><p class="starttd">Select the multi-color LED display pattern on 546x phy device.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_line_tx_mode </td><td><p class="starttd">To enable transmission on line side of the interface.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_pcs_rx_polarity_flip </td><td><p class="starttd">Flip PCS lane RX polarity. See phy_xaui_tx_polarity_flip for values.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_pcs_tx_polarity_flip </td><td><p class="starttd">Flip PCS lane TX polarity. See phy_xaui_tx_polarity_flip for values.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_port_primary_and_offset </td><td><p class="starttd">Specifies the base port and phy index of a multi slice phy chip. phy_port_primary_and_offset_&lt;port&gt;=0xPPOO 0xPP=primary port number 0xOO=offset of the slice For example,for ports ge0-ge3 Primary Port number is 02 (base port) phy_port_primary_and_offset_ge0=0x0200 primary port number=0x02 offset=00 phy_port_primary_and_offset_ge1=0x0201 primary port number=0x02 offset=01 phy_port_primary_and_offset_ge2=0x0202 primary port number=0x02 offset=02 phy_port_primary_and_offset_ge3=0x0203 primary port number=0x02 offset=03  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_rx_polarity_flip </td><td><p class="starttd">Flip PHY lane RX polarity on applicable ext PHY devices Detail see phy_tx_polarity_flip.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_sgmii_autoneg </td><td><p class="starttd">Enable SGMII autonegotiation between the serdes and PHY.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_system_tx_mode </td><td><p class="starttd">To enable transmission on system side of the interface.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_tx_polarity_flip </td><td><p class="starttd">Flip PHY lane TX polarity on applicable ext PHY devices Format: phy_tx_polarity_flip_logicalPort = VALUE VALUE: 1 - Flip TX polarity. 0 - Do not flip TX polarity. Each bit represents one lane. For Example: phy_tx_polarity_flip_ce0 = 0x5 Flip TX polarity on the first and third lane of ce0 on external phy The polarity info of one core needs to be given in a signle command.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_xaui_rx_polarity_flip_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Flip XAUI lane RX polarity. See phy_xaui_tx_polarity_flip for values. <br/>
 Example: To set XAUI RX lane polarity settings for port 4 to a value of 0xe, use "phy_xaui_rx_polarity_flip_4=0xe"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>phy_xaui_tx_polarity_flip_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Flip XAUI lane TX polarity on applicable serdes devices. <br/>
 Possible values for &lt;val&gt; are: <br/>
 1 - Flip TX polarity on all lane(s) of the port <br/>
 0x000F - Flip TX polarity on lane 0. <br/>
 0x00F0 - Flip TX polarity on lane 1. <br/>
 0x0F00 - Flip TX polarity on lane 2. <br/>
 0xF000 - Flip TX polarity on lane 3. <br/>
 Example: To set XAUI TX lane polarity settings for port 3 to a value of 0xe, use "phy_xaui_tx_polarity_flip_3=0xe"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_flex_enable </td><td><p class="starttd">Indicates that the port module(macro) on which this physical port resides is flex enable or not. This property is per port macro. For port macros consisting of multiple smaller port macros, enabling flex on that port macro also enables flex on the smaller port macros.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_init_adv </td><td><p class="starttd">Default local advertisement settings for a port  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_init_autoneg </td><td><p class="starttd">Default auto negotiation state of the port  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_init_cl72=&lt;val&gt; </td><td><p class="starttd">Possible value for &lt;val&gt; are: <br/>
 1 - To initialize the port with CL72 enabled. <br/>
 0 - To initialize the port with CL72 diabled. <br/>
 Example: port_init_cl72=0  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_init_duplex </td><td><p class="starttd">Default duplex mode the port will initialize with  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_init_speed </td><td><p class="starttd">Default speed that the port will initialize with  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_max_speed </td><td><p class="starttd">overwrite the default port max speed  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_phy_addr </td><td><p class="starttd">PHY address of a port. Used also to specify the MDIO address of non-switching interfaces, such as external tcams in the format port_phy_addr_ext_tcam#. Format: port_phy_addr_logicalPort = mdio_addr For example: port_phy_addr_ce0 = 0x10  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_phy_clause </td><td><p class="starttd">MDIO Bus Property to select the MDIO access mechanism (CLAUSE22 / CLAUSE45)  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_phy_id0 </td><td><p class="starttd">First part of a uniqe PHY identifier, if not specified in register  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_phy_id1 </td><td><p class="starttd">Second part of a uniqe PHY identifier, if not specified in register  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_phy_precondition_before_probe </td><td><p class="starttd">This controls whether to precondition this port before probing of PHY on this port for applicable PHY devices, precondition(1)/not(0).  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>port_uc_mc_accounting_combine </td><td><p class="starttd">Tells whether to use separate or combined port use-count, port limit and port resume for UC and MC  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>portgroup </td><td><p class="starttd">Specifies the number of lanes used by each port in the flex port group.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>portmap_&lt;port&gt;= &lt;pnum&gt;:&lt;bandwidth&gt; </td><td><p class="starttd">Specify Port numbering and bandwidth assignment <br/>
 port - Logical port number <br/>
 pnum - Physical port number <br/>
 bandwidth - Port bandwidth in Gb. <br/>
 Example: To map logical port 1 to physical port 29 and set the bandwidth to 40Gig, use "portmap_1=29:40"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>ptp_bs_fref </td><td><p class="starttd">PTP BroadSync/10Mhz PLL value for fref parameter  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>ptp_ts_pll_fref </td><td><p class="starttd">PTP Timestamping PLL value for fref parameter  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>rate_ext_mdio_divisor=&lt;val&gt; </td><td><p class="starttd">The frequency of the MDIO clock is a function of the core clock. This property is used to select external MDIO clock rate divisor.<br/>
 Example: rate_ext_mdio_divisor=0x80  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>reglist_enable </td><td><p class="starttd">When enabled, register information is displayed on issuing "listreg" CLI command.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>robust_hash_disable_egress_vlan </td><td><p class="starttd">Disable robust hashing for EGR_VLAN_XLATE table.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>robust_hash_disable_mpls </td><td><p class="starttd">Disable robust hashing for MPLS_ENTRY table.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>robust_hash_disable_vlan </td><td><p class="starttd">Disable robust hashing for VLAN_XLATE table.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>robust_hash_seed_egress_vlan </td><td><p class="starttd">Set random seed to configure remapping structures for robust hash egress vlan translate table.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>robust_hash_seed_mpls </td><td><p class="starttd">Set random seed to configure remapping structures for robust hash MPLS table.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>robust_hash_seed_vlan </td><td><p class="starttd">Set random seed to configure remapping structures for robust hash vlan translate table.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>scache_filename=&lt;filename&gt; </td><td><p class="starttd">Specify the file to which the warmboot cache data is written during warmboot operations. This is used to use the SDK system defaults for stable location and size, when stable_filename and stable_location are not specified explicitly. <br/>
 Example: To use "/tmp/scache_file" for scache data, use "scache_filename=/tmp/scache_file"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>schan_intr_enable=&lt;val&gt; </td><td><p class="starttd">This variable controls the interrupt mode for Address Resolution Logic (ARL) operations. <br/>
 Possible value for &lt;val&gt; are: <br/>
 1 - Use interrupts for ARL insert/delete operations <br/>
 0 - Use polling mode for all operations <br/>
 Example: schan_intr_enable=0  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>schan_timeout_usec </td><td><p class="starttd">S-Channel operation timeout in microseconds. Note that ARL insert/delete messages can take a while if the ARL is highly active.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_automedium=&lt;val&gt; </td><td><p class="starttd">Configure signal auto-detection between SGMII and fiber. This only works when auto-negotiation is enabled.<br/>
 Example: serdes_automedium=0  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_driver_current_lane&lt;lnum&gt;_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Serdes core driver current. Valid range: 8 bit. <br/>
 Example: To set the driver current for port 1, lane 3 to a value of 0x6, use "serdes_driver_current_lane3_1=0x6"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_fiber_pref </td><td><p class="starttd">This manually selects either fiber or SGMII when auto-detection is off  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_firmware_mode=&lt;val&gt; </td><td><p class="starttd">To set Serdes micro controller firmware mode. <br/>
 Example: serdes_firmware_mode=2  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_if_type=&lt;val&gt; </td><td><p class="starttd">To manually select the port interface type like SFI, XFI, GMII, SGMII, XAUI, XLAUI. <br/>
 Use the values defined in _shr_port_if_t for &lt;val&gt;. <br/>
 Example: serdes_if_type=10 for XFI interface type.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_pre_driver_current_lane&lt;lnum&gt;_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Serdes core pre-driver current. Valid range: 8 bit. <br/>
 Example: To set the pre-driver current for port 1, lane 0 to a value of 0x4, use "serdes_pre_driver_current_lane0_1=0x4"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_preemphasis_lane&lt;lnum&gt;_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Serdes core preemphasis. Valid range: 16 bit. <br/>
 Example: To set the pre-emphasis setting for port 1, lane 2 to a value of 0xc6e0, use "serdes_preemphasis_lane2_1=0xc6e0"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_rx_los_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">To control serdes Loss Of Signal(LOS) function. Possible values for &lt;val&gt; are: 0-disable, 1-enable.<br/>
 Example: To enable serdes LOS on port 29, use "serdes_rx_los_29=1"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>serdes_sgmii_master </td><td><p class="starttd">Switch serdes SGMII master/slave mode configuration. Default is slave.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>skip_L2_USER_ENTRY=&lt;val&gt; </td><td><p class="starttd">To control sending of some reserved multicast MAC addresses to the CPU as PDU's. <br/>
 Possible value for &lt;val&gt; are: <br/>
 1 - To enable L2 caching of BPDU MAC addresses. <br/>
 0 - To disable L2 caching of BPDU MAC addresses. <br/>
 Example: skip_L2_USER_ENTRY=0  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>split_horizon_forwarding_groups_mode </td><td><p class="starttd">See SDK documentation.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>sram_scan_enable </td><td><p class="starttd">Control to automatically run background sram scan to detect and correct parity or ECC errors in certain static hardware memories (SRAM memories)  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>stable_filename=&lt;filename&gt; </td><td><p class="starttd">Specify the stable file to which the stable cache data (warmboot data) is written during warmboot operations.  To use this propery, "stable_location" has to be set to 2. <br/>
 Example: To use "/tmp/scache_file" for scache data, use "stable_filename=/tmp/scache_file"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>stable_location=&lt;val&gt; </td><td><p class="starttd">Specify the stable cache option for Warm Boot operations. Please choose a value of 3 in order to use "stable_filename" property. <br/>
 Example: stable_location=3  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>stable_size=&lt;val&gt; </td><td><p class="starttd">Specify the stable cache size in bytes used for Warm boot operations. It depends on the features provided by the underlying silicon. Please choose the stable cache size appropriately. <br/>
 Example: Stable cache size of atleast 85MB is recommended for platforms with Tomahawk silicon, which can be set by using "stable_size=89128960".  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>stat_if_parity_enable </td><td><p class="starttd">If TRUE, parity checking is enabled. Reports with parity-errors are discarded. The parity indications are on expense of some other fields, as described in the statistics report format documentation.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>switch_bypass_mode </td><td><p class="starttd">On BCM5682x, BCM5672x and BCM56960 devices, some of the switching logic may be skipped to decrease traffic latency. On BCM5682x and BCM5672x, the three modes available are: 0 - normal operation 1 - Skip L3 Switch logic 2 - Skip L3 and FP Switch logic On BCM56960, the Switch latency bypass modes availabe are: 0 - normal operation 1 - balanced latency L2 + L3 2 - low latency L2  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>table_dma_enable </td><td><p class="starttd">Enable/Disable TABLE DMA.  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>tdma_intr_enable=&lt;val&gt; </td><td><p class="starttd">This variable controls the interrupt mode for Table DMA operations. <br/>
 Possible value for &lt;val&gt; are: <br/>
 1 - Use interrupts for Table DMA operations <br/>
 0 - Use polling mode for Table DMA operations <br/>
 Example: tdma_intr_enable=0  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>tdma_timeout_usec=&lt;val&gt; </td><td><p class="starttd">Table DMA operation timeout in microseconds.<br/>
 Example: tdma_timeout_usec=3000000  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>trunk_extend=&lt;val&gt; </td><td><p class="starttd">To extend maximum number of front panel trunk groups from 32 to 128. <br/>
 Example: trunk_extend=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>tslam_dma_enable </td><td><p class="starttd">Enable/Disable SLAM DMA  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>tslam_intr_enable=&lt;val&gt; </td><td><p class="starttd">This variable controls the interrupt mode for Table SLAM DMA operations. <br/>
 Possible value for &lt;val&gt; are: <br/>
 1 - Use interrupts for Table SLAM DMA operations <br/>
 0 - Use polling mode for Table SLAM DMA operations <br/>
  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>tslam_timeout_usec=&lt;val&gt; </td><td><p class="starttd">Table SLAM DMA operation timeout in microseconds.<br/>
 Example: tslam_timeout_usec=3000000  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>xgxs_lcpll_xtal_refclk=&lt;val&gt; </td><td><p class="starttd">To use crystal input for LCPLL. <br/>
 Example: xgxs_lcpll_xtal_refclk=1  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>xgxs_pdetect_10g </td><td><p class="starttd">Unicore 10G parallel detect (10/12 Gbps legacy speed detection)  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>xgxs_rx_lane_map_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Remap XGXS RX lanes to desired mapping. Four bits were used for specifying each lane in the format of Lane 0 (bit 15-12), Lane 1 (bit 11-8), lane 2 (bit 7-4), and lane 3 (bit 3-0). For example, to reverse the rx lane mapping in 3, 2, 1, 0 order, set xgxs_rx_lane_map=0x3210. However for Warpcore serdes device, the format is in reversed order, that is, Lane 3 (bit 15-12), Lane 2 (bit 11-8),lane 1 (bit 7-4), and lane 0 (bit 3-0). The example above will be: xgxs_rx_lane_map=0x0123. <br/>
 Example: To set RX lane map for port 1 to a value of 0x213, use "xgxs_rx_lane_map_1=0x213"  </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>xgxs_tx_lane_map_&lt;port&gt;=&lt;val&gt; </td><td><p class="starttd">Remap XGXS TX lanes to desired mapping. See xgxs_rx_lane_map for values. <br/>
 Example: To set TX lane map for port 29 to a value of 0x3021, use "xgxs_tx_lane_map_29=0x3021"  </p>
<p class="endtd"></p>
</td></tr>
</table>
<p>Please refer to Hardware specification for more details on the parameters required for platform customization.</p>
<h1><a class="anchor" id="OPENNSL_CONFIG_EXAMPLE"></a>
Example configuration</h1>
<p>#The following sample configuration is used to configure the first two ports in 40g mode. <br/>
 portmap_1=29:40 <br/>
 portmap_2=25:40 <br/>
</p>
<p>#The following sample configuration is used to configure the same set of ports in 10g mode, with each 40g converting into four 10g ports. <br/>
 portmap_1=29:10 <br/>
 portmap_2=30:10 <br/>
 portmap_3=31:10 <br/>
 portmap_4=32:10 <br/>
 portmap_5=25:10 <br/>
 portmap_6=26:10 <br/>
 portmap_7=27:10 <br/>
 portmap_8=28:10 <br/>
</p>
<p>#The following sample configuration is used for warmboot operations. <br/>
 stable_location=3 <br/>
 stable_filename=/tmp/scache_file <br/>
 stable_size=89128960 <br/>
</p>
<h1><a class="anchor" id="OPENNSL_POST_INIT_CONFIG_EXAMPLE"></a>
Sample Post Initilization Script</h1>
<p>#The following commands are used to program LED's on AS5712 platform. <br/>
 led 0 stop <br/>
 local led0_code '\ <br/>
 06 FE 80 D2 19 71 08 E0 60 FE E9 D2 0F 75 10 81 \ <br/>
 61 FD 02 3F 60 FF 28 32 0F 87 67 4A 96 FF 06 FF \ <br/>
 D2 2B 74 16 02 1F 60 FF 28 32 0F 87 67 4A 96 FF \ <br/>
 06 FF D2 13 74 28 02 0F 60 FF 28 32 0F 87 67 4A \ <br/>
 96 FF 06 FF D2 0B 74 3A 3A 48 32 07 32 08 C7 32 \ <br/>
 04 C7 97 71 57 77 69 32 00 32 01 B7 97 71 63 32 \ <br/>
 0E 77 6B 26 FD 97 27 77 6B 32 0F 87 57 00 00 00' <br/>
 led 0 prog $led0_code <br/>
 led 0 start <br/>
</p>
<p>led 1 stop <br/>
 local led1_code '\ <br/>
 06 FE 80 D2 19 71 08 E0 60 FE E9 D2 0F 75 10 81 \ <br/>
 61 FD 02 20 67 89 02 24 67 89 02 10 67 89 02 28 \ <br/>
 67 89 02 2C 67 89 02 0C 67 89 02 2C 67 79 02 28 \ <br/>
 67 79 02 24 67 79 02 20 67 79 02 10 67 79 02 0C \ <br/>
 67 79 02 0B 60 FF 28 32 0F 87 67 56 96 FF 06 FF \ <br/>
 D2 FF 74 46 3A 36 32 07 32 08 C7 32 04 C7 97 71 \ <br/>
 63 77 75 32 00 32 01 B7 97 71 6F 32 0E 77 77 26 \ <br/>
 FD 97 27 77 77 32 0F 87 57 12 A0 F8 15 1A 01 75 \ <br/>
 85 28 67 56 57 32 0F 87 57 12 A0 F8 15 1A 01 71 \ <br/>
 A1 28 67 56 80 28 67 56 80 28 67 56 80 28 67 56 \ <br/>
 57 32 0F 87 32 0F 87 32 0F 87 32 0F 87 57 00 00' <br/>
 led 1 prog $led1_code <br/>
 led 1 start <br/>
 </p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<!--BEGIN GENERATE_TREEVIEW -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<hr>
<p>	
<table class="footer-brcm">
	<tr>
		<td class="footer-brcm"><img src="BRCM_Red+Black_noTag_RGB.png" align=left></td>
		<td class="footer-brcm"><small><b>&copy;  2016-17 by Broadcom Limited. All rights reserved.</b></small>
			<div class="footer-brcm"><small>Broadcom Limited reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. 
Information furnished by Broadcom Limited is believed to be accurate and reliable. However, Broadcom Limited does not assume any liability arising 
out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license 
under its patent rights nor the rights of others. </small>
			</div>
		</td>
	</tr>
</table>	
</p>	
</div>
<!--END GENERATE_TREEVIEW-->
</body>
</html>
