
---------- Begin Simulation Statistics ----------
final_tick                               1841101004052                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375308                       # Simulator instruction rate (inst/s)
host_mem_usage                               10795636                       # Number of bytes of host memory used
host_op_rate                                   712988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2696.49                       # Real time elapsed on the host
host_tick_rate                              682777494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1012013274                       # Number of instructions simulated
sim_ops                                    1922563666                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.841101                       # Number of seconds simulated
sim_ticks                                1841101004052                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5528831844                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5528831844                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                          2602000                       # Number of branches fetched
system.cpu1.committedInsts                   12013273                       # Number of instructions committed
system.cpu1.committedOps                     22560614                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                    2190088                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          191                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1325118                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          101                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.990627                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                   14837034                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          195                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.009373                       # Percentage of non-idle cycles
system.cpu1.numCycles                        51821357                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              485717.981138                       # Number of busy cycles
system.cpu1.num_cc_register_reads            10615041                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            6971735                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      1520289                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                560201                       # Number of float alu accesses
system.cpu1.num_fp_insts                       560201                       # number of float instructions
system.cpu1.num_fp_register_reads              769384                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             424067                       # number of times the floating registers were written
system.cpu1.num_func_calls                     662440                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              51335639.018862                       # Number of idle cycles
system.cpu1.num_int_alu_accesses             22159771                       # Number of integer alu accesses
system.cpu1.num_int_insts                    22159771                       # number of integer instructions
system.cpu1.num_int_register_reads           43025756                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          18106975                       # number of times the integer registers were written
system.cpu1.num_load_insts                    2180840                       # Number of load instructions
system.cpu1.num_mem_refs                      3505758                       # number of memory refs
system.cpu1.num_store_insts                   1324918                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               113023      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                 18695474     82.87%     83.37% # Class of executed instruction
system.cpu1.op_class::IntMult                   17031      0.08%     83.44% # Class of executed instruction
system.cpu1.op_class::IntDiv                       98      0.00%     83.44% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  20394      0.09%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    4470      0.02%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   54516      0.24%     83.80% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     982      0.00%     83.80% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    9420      0.04%     83.84% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  38510      0.17%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              27958      0.12%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              22404      0.10%     84.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv               3059      0.01%     84.25% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.25% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             45459      0.20%     84.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt              2058      0.01%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::MemRead                 2052496      9.10%     93.56% # Class of executed instruction
system.cpu1.op_class::MemWrite                1209956      5.36%     98.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             128344      0.57%     99.49% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite            114962      0.51%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  22560614                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5529064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11321205                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12898331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25797603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1108                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5787772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5318                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5523746                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4369                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5787772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17113346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17113346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17113346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    371037376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    371037376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               371037376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5792141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5792141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5792141                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16467477785                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31001674003                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38205423                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38205423                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38205423                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38205423                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84338.682119                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84338.682119                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84338.682119                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84338.682119                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37903725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37903725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37903725                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37903725                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83672.682119                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83672.682119                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83672.682119                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83672.682119                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38205423                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38205423                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84338.682119                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84338.682119                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37903725                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37903725                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83672.682119                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83672.682119                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.379379                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.379379                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801522                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801522                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 583995582504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 583995582504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 583995582504                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 583995582504                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 46708.358124                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46708.358124                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 46708.358124                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46708.358124                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2145                       # number of writebacks
system.cpu0.dcache.writebacks::total             2145                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 575668570518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 575668570518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 575668570518                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 575668570518                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 46042.358124                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46042.358124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 46042.358124                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46042.358124                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 583964780337                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 583964780337                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46709.925573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46709.925573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 575638486965                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 575638486965                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46043.925573                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46043.925573                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     30802167                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     30802167                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28546.957368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28546.957368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     30083553                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     30083553                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27880.957368                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27880.957368                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14833226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14833226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14833226                       # number of overall hits
system.cpu1.icache.overall_hits::total       14833226                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3808                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3808                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3808                       # number of overall misses
system.cpu1.icache.overall_misses::total         3808                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    230278824                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    230278824                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    230278824                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    230278824                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14837034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14837034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14837034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14837034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000257                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000257                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60472.380252                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60472.380252                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60472.380252                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60472.380252                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3296                       # number of writebacks
system.cpu1.icache.writebacks::total             3296                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3808                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3808                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    227742696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    227742696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    227742696                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    227742696                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59806.380252                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59806.380252                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59806.380252                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59806.380252                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3296                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14833226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14833226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    230278824                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    230278824                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14837034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14837034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60472.380252                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60472.380252                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    227742696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    227742696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59806.380252                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59806.380252                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984309                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14837034                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3808                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3896.279937                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984309                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        118700080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       118700080                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3123216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3123216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3123216                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3123216                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       391990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        391990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       391990                       # number of overall misses
system.cpu1.dcache.overall_misses::total       391990                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5073929658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5073929658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5073929658                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5073929658                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3515206                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3515206                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3515206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3515206                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.111513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.111513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.111513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111513                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12944.028312                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12944.028312                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12944.028312                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12944.028312                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       227950                       # number of writebacks
system.cpu1.dcache.writebacks::total           227950                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       391990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       391990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       391990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       391990                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4812864318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4812864318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4812864318                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4812864318                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.111513                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.111513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.111513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.111513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12278.028312                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12278.028312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12278.028312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12278.028312                       # average overall mshr miss latency
system.cpu1.dcache.replacements                391982                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1826732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1826732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       363356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       363356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4437973584                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4437973584                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2190088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2190088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 12213.844230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12213.844230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       363356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       363356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4195978488                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4195978488                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.165909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.165909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11547.844230                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11547.844230                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1296484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1296484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        28634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        28634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    635956074                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    635956074                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1325118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1325118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.021609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 22209.823077                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22209.823077                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    616885830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    616885830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.021609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 21543.823077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21543.823077                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3515206                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           391990                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.967591                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28513638                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28513638                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6721219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              384620                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7107131                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6721219                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1291                       # number of overall hits
system.l2.overall_hits::.cpu1.data             384620                       # number of overall hits
system.l2.overall_hits::total                 7107131                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5781802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              7370                       # number of demand (read+write) misses
system.l2.demand_misses::total                5792141                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5781802                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2517                       # number of overall misses
system.l2.overall_misses::.cpu1.data             7370                       # number of overall misses
system.l2.overall_misses::total               5792141                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37435860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 498269781783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    211402053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    632404296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     499151023992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37435860                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 498269781783                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    211402053                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    632404296                       # number of overall miss cycles
system.l2.overall_miss_latency::total    499151023992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          391990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12899272                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         391990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12899272                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.462432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.660977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.018802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.449029                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.462432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.660977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.018802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.449029                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82822.699115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86178.977036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83989.691299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85807.909905                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86177.291608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82822.699115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86178.977036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83989.691299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85807.909905                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86177.291608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5318                       # number of writebacks
system.l2.writebacks::total                      5318                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5781802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         7370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5792141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5781802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         7370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5792141                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34350936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 458803368297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    194217318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    582089207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 459614025758                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34350936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 458803368297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    194217318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    582089207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 459614025758                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.462432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.018802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.449029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.462432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.018802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.449029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75997.646018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79353.005914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77162.224076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78980.896472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79351.318581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75997.646018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79353.005914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77162.224076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78980.896472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79351.318581                       # average overall mshr miss latency
system.l2.replacements                        5530023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       230095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           230095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       230095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       230095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          149                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           149                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           4017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     21404241                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    345881772                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     367286013                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        28634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.326228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.140288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.147040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 60807.502841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86104.498880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84066.379721                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         4017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     19001600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    318457525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    337459125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.326228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.140288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.147040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 53981.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79277.452079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77239.442664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37435860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    211402053                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    248837913                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.660977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82822.699115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83989.691299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83812.028629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34350936                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    194217318                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    228568254                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.696785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75997.646018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77162.224076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76984.928932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6720492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       360003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7080495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5781450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5784803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 498248377542                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    286522524                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 498534900066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       363356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12865298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.462444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.009228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86180.521762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85452.586937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86180.099835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5781450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5784803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 458784366697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    263631682                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 459047998379                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.462444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.009228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79354.550623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78625.613480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79354.128114                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258888.725978                       # Cycle average of tags in use
system.l2.tags.total_refs                    25797454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5792167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.453852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.081736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       27.590228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    258231.038022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      159.946604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      469.069400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.562899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.564333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       233454                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 728125051                       # Number of tag accesses
system.l2.tags.data_accesses                728125051                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                5530023                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     370035328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        161088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        471680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          370697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       161088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        190016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       340352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          340352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5781802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           7370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5792141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5318                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5318                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        200985892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            87495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           256195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201345295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        87495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           103208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         184863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               184863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         184863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       200985892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           87495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          256195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            201530158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5781583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      7370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.771491127626                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12062091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4792                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5792141                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5318                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5792141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5318                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            181033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            180802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            180785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            180699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            180821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            181202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           180689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           181001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           181307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           180844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           181516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           180926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           180815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           181634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           181063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           181129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           180994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           181087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           181038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           181256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           180944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           180683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           181051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           180799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           181147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           180802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              155                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 124257987021                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19298684104                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            225570286645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21453.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38945.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5792141                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5318                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5788100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5796996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      5796996    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5796996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8424.609929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2522.293955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  41441.509739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383          265     93.97%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            6      2.13%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            6      2.13%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.35%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455            1      0.35%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-606207            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.992908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.992484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.119098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.35%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              281     99.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              370683008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  324736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               370697024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               340352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       201.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1841100760296                       # Total gap between requests
system.mem_ctrls.avgGap                     317570.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    370021312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       161088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       471680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       324736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15712.337311387919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 200978279.402181655169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 87495.471267175642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 256194.526515329577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176381.414862792706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5781802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         7370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5318                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16018272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 225178723417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92190994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    283353962                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28658502345528                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35438.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38946.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36627.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38446.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5388962456.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4521207993.121831                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         7981671033.997566                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        7945870076.150146                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       5864613.216000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159817534247.516296                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     81458802468.524658                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     544699849273.354675                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       806430799705.592285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        438.015512                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1624617379732                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82763450000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 133720174320                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4518488441.377818                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7976869979.188108                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7940806678.319793                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       6105236.928000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159817534247.516296                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     81431588746.369934                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     544718636411.471375                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       806410029740.893311                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        438.004231                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1624700818702                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82763450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 133636735350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1841101004052                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12869559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       235413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18189605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12865298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1175962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38696875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800330624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       454656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     39676160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              840492992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5530023                       # Total snoops (count)
system.tol2bus.snoopTraffic                    340352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18429295                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18428187     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1108      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18429295                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8746066845                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         391598010                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3804524                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12490761667                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
