
ProjectAdumbrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e84  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00085e84  00085e84  0000de84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f4  20070000  00085e8c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a2f4  200709f8  00086888  000109f8  2**3
                  ALLOC
  4 .stack        00002004  2007acec  00090b7c  000109f8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109f4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a1d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000155f6  00000000  00000000  00010a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003c4c  00000000  00000000  0002606e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00009388  00000000  00000000  00029cba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000fe8  00000000  00000000  00033042  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ef8  00000000  00000000  0003402a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00009ea9  00000000  00000000  00034f22  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000156ee  00000000  00000000  0003edcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006bd48  00000000  00000000  000544b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002f40  00000000  00000000  000c0204  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ccf0 	.word	0x2007ccf0
   80004:	000823d1 	.word	0x000823d1
   80008:	000823cd 	.word	0x000823cd
   8000c:	000823cd 	.word	0x000823cd
   80010:	000823cd 	.word	0x000823cd
   80014:	000823cd 	.word	0x000823cd
   80018:	000823cd 	.word	0x000823cd
	...
   8002c:	000804bd 	.word	0x000804bd
   80030:	000823cd 	.word	0x000823cd
   80034:	00000000 	.word	0x00000000
   80038:	00080539 	.word	0x00080539
   8003c:	00080575 	.word	0x00080575
   80040:	000823cd 	.word	0x000823cd
   80044:	000823cd 	.word	0x000823cd
   80048:	000823cd 	.word	0x000823cd
   8004c:	000823cd 	.word	0x000823cd
   80050:	000823cd 	.word	0x000823cd
   80054:	000823cd 	.word	0x000823cd
   80058:	000823cd 	.word	0x000823cd
   8005c:	000823cd 	.word	0x000823cd
   80060:	000823cd 	.word	0x000823cd
   80064:	000823cd 	.word	0x000823cd
   80068:	00000000 	.word	0x00000000
   8006c:	0008223d 	.word	0x0008223d
   80070:	00082251 	.word	0x00082251
   80074:	00082265 	.word	0x00082265
   80078:	00082279 	.word	0x00082279
	...
   80084:	000819c9 	.word	0x000819c9
   80088:	000823cd 	.word	0x000823cd
   8008c:	000823cd 	.word	0x000823cd
   80090:	000823cd 	.word	0x000823cd
   80094:	000823cd 	.word	0x000823cd
   80098:	000823cd 	.word	0x000823cd
   8009c:	000823cd 	.word	0x000823cd
   800a0:	000823cd 	.word	0x000823cd
   800a4:	00000000 	.word	0x00000000
   800a8:	000823cd 	.word	0x000823cd
   800ac:	00081ea5 	.word	0x00081ea5
   800b0:	00081e71 	.word	0x00081e71
   800b4:	000823cd 	.word	0x000823cd
   800b8:	000823cd 	.word	0x000823cd
   800bc:	000823cd 	.word	0x000823cd
   800c0:	000823cd 	.word	0x000823cd
   800c4:	000823cd 	.word	0x000823cd
   800c8:	000823cd 	.word	0x000823cd
   800cc:	000823cd 	.word	0x000823cd
   800d0:	000823cd 	.word	0x000823cd
   800d4:	000823cd 	.word	0x000823cd
   800d8:	000823cd 	.word	0x000823cd
   800dc:	000823cd 	.word	0x000823cd
   800e0:	000823cd 	.word	0x000823cd
   800e4:	000823cd 	.word	0x000823cd
   800e8:	000823cd 	.word	0x000823cd
   800ec:	000823cd 	.word	0x000823cd
   800f0:	000823cd 	.word	0x000823cd

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709f8 	.word	0x200709f8
   80110:	00000000 	.word	0x00000000
   80114:	00085e8c 	.word	0x00085e8c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00085e8c 	.word	0x00085e8c
   8013c:	200709fc 	.word	0x200709fc
   80140:	00085e8c 	.word	0x00085e8c
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	2007acb0 	.word	0x2007acb0
   80184:	2007aca8 	.word	0x2007aca8

00080188 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80188:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   8018c:	6a08      	ldr	r0, [r1, #32]
}
   8018e:	4770      	bx	lr

00080190 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80190:	4b0f      	ldr	r3, [pc, #60]	; (801d0 <twi_set_speed+0x40>)
   80192:	4299      	cmp	r1, r3
   80194:	d819      	bhi.n	801ca <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80196:	0049      	lsls	r1, r1, #1
   80198:	fbb2 f2f1 	udiv	r2, r2, r1
   8019c:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8019e:	2aff      	cmp	r2, #255	; 0xff
   801a0:	d907      	bls.n	801b2 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   801a2:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   801a4:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   801a6:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   801a8:	2aff      	cmp	r2, #255	; 0xff
   801aa:	d903      	bls.n	801b4 <twi_set_speed+0x24>
   801ac:	2b07      	cmp	r3, #7
   801ae:	d1f9      	bne.n	801a4 <twi_set_speed+0x14>
   801b0:	e000      	b.n	801b4 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   801b2:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   801b4:	0211      	lsls	r1, r2, #8
   801b6:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   801b8:	041b      	lsls	r3, r3, #16
   801ba:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   801be:	430b      	orrs	r3, r1
   801c0:	b2d2      	uxtb	r2, r2
   801c2:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   801c4:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   801c6:	2000      	movs	r0, #0
   801c8:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   801ca:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   801cc:	4770      	bx	lr
   801ce:	bf00      	nop
   801d0:	00061a80 	.word	0x00061a80

000801d4 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   801d4:	b538      	push	{r3, r4, r5, lr}
   801d6:	4604      	mov	r4, r0
   801d8:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   801da:	f04f 33ff 	mov.w	r3, #4294967295
   801de:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   801e0:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   801e2:	2380      	movs	r3, #128	; 0x80
   801e4:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   801e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   801e8:	2308      	movs	r3, #8
   801ea:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   801ec:	2320      	movs	r3, #32
   801ee:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   801f0:	2304      	movs	r3, #4
   801f2:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   801f4:	6849      	ldr	r1, [r1, #4]
   801f6:	682a      	ldr	r2, [r5, #0]
   801f8:	4b05      	ldr	r3, [pc, #20]	; (80210 <twi_master_init+0x3c>)
   801fa:	4798      	blx	r3
   801fc:	2801      	cmp	r0, #1
   801fe:	bf14      	ite	ne
   80200:	2000      	movne	r0, #0
   80202:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   80204:	7a6b      	ldrb	r3, [r5, #9]
   80206:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80208:	bf04      	itt	eq
   8020a:	2340      	moveq	r3, #64	; 0x40
   8020c:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   8020e:	bd38      	pop	{r3, r4, r5, pc}
   80210:	00080191 	.word	0x00080191

00080214 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   80214:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   80218:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8021a:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   8021c:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   8021e:	2b00      	cmp	r3, #0
   80220:	d049      	beq.n	802b6 <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80222:	2200      	movs	r2, #0
   80224:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80226:	6848      	ldr	r0, [r1, #4]
   80228:	0200      	lsls	r0, r0, #8
   8022a:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   8022e:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   80232:	7c0d      	ldrb	r5, [r1, #16]
   80234:	042d      	lsls	r5, r5, #16
   80236:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   8023a:	4328      	orrs	r0, r5
   8023c:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   8023e:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80240:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80242:	b15a      	cbz	r2, 8025c <twi_master_read+0x48>
		return 0;

	val = addr[0];
   80244:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   80246:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80248:	bfc4      	itt	gt
   8024a:	784d      	ldrbgt	r5, [r1, #1]
   8024c:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80250:	2a02      	cmp	r2, #2
   80252:	dd04      	ble.n	8025e <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   80254:	788a      	ldrb	r2, [r1, #2]
   80256:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   8025a:	e000      	b.n	8025e <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   8025c:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8025e:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80260:	2b01      	cmp	r3, #1
   80262:	d104      	bne.n	8026e <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   80264:	2203      	movs	r2, #3
   80266:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80268:	f04f 0c01 	mov.w	ip, #1
   8026c:	e02b      	b.n	802c6 <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   8026e:	2201      	movs	r2, #1
   80270:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   80272:	f04f 0c00 	mov.w	ip, #0
   80276:	e026      	b.n	802c6 <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80278:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   8027a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8027e:	d11c      	bne.n	802ba <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80280:	1e55      	subs	r5, r2, #1
   80282:	b1e2      	cbz	r2, 802be <twi_master_read+0xaa>
   80284:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   80286:	2b01      	cmp	r3, #1
   80288:	d105      	bne.n	80296 <twi_master_read+0x82>
   8028a:	f1bc 0f00 	cmp.w	ip, #0
   8028e:	d102      	bne.n	80296 <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80290:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   80294:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   80296:	f011 0f02 	tst.w	r1, #2
   8029a:	d004      	beq.n	802a6 <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8029c:	6b22      	ldr	r2, [r4, #48]	; 0x30
   8029e:	7032      	strb	r2, [r6, #0]

		cnt--;
   802a0:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   802a2:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   802a4:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   802a6:	2b00      	cmp	r3, #0
   802a8:	d1e6      	bne.n	80278 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   802aa:	6a23      	ldr	r3, [r4, #32]
   802ac:	f013 0f01 	tst.w	r3, #1
   802b0:	d0fb      	beq.n	802aa <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   802b2:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   802b4:	e014      	b.n	802e0 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   802b6:	2001      	movs	r0, #1
   802b8:	e012      	b.n	802e0 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   802ba:	2005      	movs	r0, #5
   802bc:	e010      	b.n	802e0 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   802be:	2009      	movs	r0, #9
   802c0:	e00e      	b.n	802e0 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   802c2:	2005      	movs	r0, #5
   802c4:	e00c      	b.n	802e0 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   802c6:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   802c8:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   802cc:	d1f9      	bne.n	802c2 <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   802ce:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   802d2:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   802d6:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   802da:	f643 2798 	movw	r7, #15000	; 0x3a98
   802de:	e7d2      	b.n	80286 <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   802e0:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   802e4:	4770      	bx	lr
   802e6:	bf00      	nop

000802e8 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   802e8:	b470      	push	{r4, r5, r6}
   802ea:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   802ec:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   802ee:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   802f0:	2a00      	cmp	r2, #0
   802f2:	d03f      	beq.n	80374 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   802f4:	2400      	movs	r4, #0
   802f6:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   802f8:	7c0e      	ldrb	r6, [r1, #16]
   802fa:	0436      	lsls	r6, r6, #16
   802fc:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80300:	684d      	ldr	r5, [r1, #4]
   80302:	022d      	lsls	r5, r5, #8
   80304:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80308:	4335      	orrs	r5, r6
   8030a:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   8030c:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8030e:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80310:	b15c      	cbz	r4, 8032a <twi_master_write+0x42>
		return 0;

	val = addr[0];
   80312:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   80314:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   80316:	bfc4      	itt	gt
   80318:	784e      	ldrbgt	r6, [r1, #1]
   8031a:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   8031e:	2c02      	cmp	r4, #2
   80320:	dd04      	ble.n	8032c <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   80322:	7889      	ldrb	r1, [r1, #2]
   80324:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   80328:	e000      	b.n	8032c <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   8032a:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8032c:	60dd      	str	r5, [r3, #12]
   8032e:	e00b      	b.n	80348 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80330:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80332:	f411 7f80 	tst.w	r1, #256	; 0x100
   80336:	d11f      	bne.n	80378 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80338:	f011 0f04 	tst.w	r1, #4
   8033c:	d0f8      	beq.n	80330 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   8033e:	f810 1b01 	ldrb.w	r1, [r0], #1
   80342:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   80344:	3a01      	subs	r2, #1
   80346:	d007      	beq.n	80358 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80348:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8034a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8034e:	d115      	bne.n	8037c <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80350:	f011 0f04 	tst.w	r1, #4
   80354:	d1f3      	bne.n	8033e <twi_master_write+0x56>
   80356:	e7eb      	b.n	80330 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80358:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   8035a:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   8035e:	d10f      	bne.n	80380 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80360:	f012 0f04 	tst.w	r2, #4
   80364:	d0f8      	beq.n	80358 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   80366:	2202      	movs	r2, #2
   80368:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8036a:	6a1a      	ldr	r2, [r3, #32]
   8036c:	f012 0f01 	tst.w	r2, #1
   80370:	d0fb      	beq.n	8036a <twi_master_write+0x82>
   80372:	e006      	b.n	80382 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80374:	2001      	movs	r0, #1
   80376:	e004      	b.n	80382 <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80378:	2005      	movs	r0, #5
   8037a:	e002      	b.n	80382 <twi_master_write+0x9a>
   8037c:	2005      	movs	r0, #5
   8037e:	e000      	b.n	80382 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80380:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   80382:	bc70      	pop	{r4, r5, r6}
   80384:	4770      	bx	lr
   80386:	bf00      	nop

00080388 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
   80388:	b500      	push	{lr}
   8038a:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
   8038c:	2300      	movs	r3, #0
   8038e:	aa06      	add	r2, sp, #24
   80390:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
   80394:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
   80396:	2201      	movs	r2, #1
   80398:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
   8039a:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
   8039e:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
   803a2:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
   803a4:	a901      	add	r1, sp, #4
   803a6:	4b02      	ldr	r3, [pc, #8]	; (803b0 <twi_probe+0x28>)
   803a8:	4798      	blx	r3
}
   803aa:	b007      	add	sp, #28
   803ac:	f85d fb04 	ldr.w	pc, [sp], #4
   803b0:	000802e9 	.word	0x000802e9

000803b4 <twi_set_slave_addr>:
 * \param ul_device_addr Device address of the SAM slave device on the I2C bus.
 */
void twi_set_slave_addr(Twi *p_twi, uint32_t ul_device_addr)
{
	/* Set slave address */
	p_twi->TWI_SMR = TWI_SMR_SADR(ul_device_addr);
   803b4:	0409      	lsls	r1, r1, #16
   803b6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   803ba:	6081      	str	r1, [r0, #8]
   803bc:	4770      	bx	lr
   803be:	bf00      	nop

000803c0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   803c0:	6943      	ldr	r3, [r0, #20]
   803c2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   803c6:	bf1d      	ittte	ne
   803c8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   803cc:	61c1      	strne	r1, [r0, #28]
	return 0;
   803ce:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   803d0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   803d2:	4770      	bx	lr

000803d4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   803d4:	6943      	ldr	r3, [r0, #20]
   803d6:	f013 0f01 	tst.w	r3, #1
   803da:	d005      	beq.n	803e8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   803dc:	6983      	ldr	r3, [r0, #24]
   803de:	f3c3 0308 	ubfx	r3, r3, #0, #9
   803e2:	600b      	str	r3, [r1, #0]

	return 0;
   803e4:	2000      	movs	r0, #0
   803e6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   803e8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   803ea:	4770      	bx	lr

000803ec <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   803ec:	f100 0308 	add.w	r3, r0, #8
   803f0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   803f2:	f04f 32ff 	mov.w	r2, #4294967295
   803f6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   803f8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   803fa:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   803fc:	2300      	movs	r3, #0
   803fe:	6003      	str	r3, [r0, #0]
   80400:	4770      	bx	lr
   80402:	bf00      	nop

00080404 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80404:	2300      	movs	r3, #0
   80406:	6103      	str	r3, [r0, #16]
   80408:	4770      	bx	lr
   8040a:	bf00      	nop

0008040c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   8040c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8040e:	685a      	ldr	r2, [r3, #4]
   80410:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80412:	6842      	ldr	r2, [r0, #4]
   80414:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80416:	685a      	ldr	r2, [r3, #4]
   80418:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8041a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   8041c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8041e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80420:	6803      	ldr	r3, [r0, #0]
   80422:	3301      	adds	r3, #1
   80424:	6003      	str	r3, [r0, #0]
   80426:	4770      	bx	lr

00080428 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80428:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   8042a:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   8042c:	f1b4 3fff 	cmp.w	r4, #4294967295
   80430:	d101      	bne.n	80436 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80432:	6903      	ldr	r3, [r0, #16]
   80434:	e00a      	b.n	8044c <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80436:	f100 0308 	add.w	r3, r0, #8
   8043a:	68c2      	ldr	r2, [r0, #12]
   8043c:	6812      	ldr	r2, [r2, #0]
   8043e:	4294      	cmp	r4, r2
   80440:	d304      	bcc.n	8044c <vListInsert+0x24>
   80442:	685b      	ldr	r3, [r3, #4]
   80444:	685a      	ldr	r2, [r3, #4]
   80446:	6812      	ldr	r2, [r2, #0]
   80448:	4294      	cmp	r4, r2
   8044a:	d2fa      	bcs.n	80442 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   8044c:	685a      	ldr	r2, [r3, #4]
   8044e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80450:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80452:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80454:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80456:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80458:	6803      	ldr	r3, [r0, #0]
   8045a:	3301      	adds	r3, #1
   8045c:	6003      	str	r3, [r0, #0]
}
   8045e:	f85d 4b04 	ldr.w	r4, [sp], #4
   80462:	4770      	bx	lr

00080464 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80464:	6843      	ldr	r3, [r0, #4]
   80466:	6882      	ldr	r2, [r0, #8]
   80468:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8046a:	6883      	ldr	r3, [r0, #8]
   8046c:	6842      	ldr	r2, [r0, #4]
   8046e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80470:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80472:	685a      	ldr	r2, [r3, #4]
   80474:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80476:	bf04      	itt	eq
   80478:	6882      	ldreq	r2, [r0, #8]
   8047a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   8047c:	2200      	movs	r2, #0
   8047e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80480:	681a      	ldr	r2, [r3, #0]
   80482:	3a01      	subs	r2, #1
   80484:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80486:	6818      	ldr	r0, [r3, #0]
}
   80488:	4770      	bx	lr
   8048a:	bf00      	nop

0008048c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   8048c:	4803      	ldr	r0, [pc, #12]	; (8049c <prvPortStartFirstTask+0x10>)
   8048e:	6800      	ldr	r0, [r0, #0]
   80490:	6800      	ldr	r0, [r0, #0]
   80492:	f380 8808 	msr	MSP, r0
   80496:	b662      	cpsie	i
   80498:	df00      	svc	0
   8049a:	bf00      	nop
   8049c:	e000ed08 	.word	0xe000ed08

000804a0 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   804a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   804a4:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   804a8:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   804ac:	2300      	movs	r3, #0
   804ae:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   804b2:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   804b6:	3840      	subs	r0, #64	; 0x40
   804b8:	4770      	bx	lr
   804ba:	bf00      	nop

000804bc <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   804bc:	4b06      	ldr	r3, [pc, #24]	; (804d8 <pxCurrentTCBConst2>)
   804be:	6819      	ldr	r1, [r3, #0]
   804c0:	6808      	ldr	r0, [r1, #0]
   804c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   804c6:	f380 8809 	msr	PSP, r0
   804ca:	f04f 0000 	mov.w	r0, #0
   804ce:	f380 8811 	msr	BASEPRI, r0
   804d2:	f04e 0e0d 	orr.w	lr, lr, #13
   804d6:	4770      	bx	lr

000804d8 <pxCurrentTCBConst2>:
   804d8:	2007aadc 	.word	0x2007aadc

000804dc <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   804dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   804e0:	4b01      	ldr	r3, [pc, #4]	; (804e8 <vPortYieldFromISR+0xc>)
   804e2:	601a      	str	r2, [r3, #0]
   804e4:	4770      	bx	lr
   804e6:	bf00      	nop
   804e8:	e000ed04 	.word	0xe000ed04

000804ec <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   804ec:	f3ef 8011 	mrs	r0, BASEPRI
   804f0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   804f4:	f381 8811 	msr	BASEPRI, r1
   804f8:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   804fa:	2000      	movs	r0, #0

000804fc <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   804fc:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   804fe:	4b03      	ldr	r3, [pc, #12]	; (8050c <vPortEnterCritical+0x10>)
   80500:	4798      	blx	r3
	uxCriticalNesting++;
   80502:	4b03      	ldr	r3, [pc, #12]	; (80510 <vPortEnterCritical+0x14>)
   80504:	681a      	ldr	r2, [r3, #0]
   80506:	3201      	adds	r2, #1
   80508:	601a      	str	r2, [r3, #0]
   8050a:	bd08      	pop	{r3, pc}
   8050c:	000804ed 	.word	0x000804ed
   80510:	2007012c 	.word	0x2007012c

00080514 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80514:	f380 8811 	msr	BASEPRI, r0
   80518:	4770      	bx	lr
   8051a:	bf00      	nop

0008051c <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   8051c:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   8051e:	4a04      	ldr	r2, [pc, #16]	; (80530 <vPortExitCritical+0x14>)
   80520:	6813      	ldr	r3, [r2, #0]
   80522:	3b01      	subs	r3, #1
   80524:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80526:	b913      	cbnz	r3, 8052e <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80528:	2000      	movs	r0, #0
   8052a:	4b02      	ldr	r3, [pc, #8]	; (80534 <vPortExitCritical+0x18>)
   8052c:	4798      	blx	r3
   8052e:	bd08      	pop	{r3, pc}
   80530:	2007012c 	.word	0x2007012c
   80534:	00080515 	.word	0x00080515

00080538 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80538:	f3ef 8009 	mrs	r0, PSP
   8053c:	4b0c      	ldr	r3, [pc, #48]	; (80570 <pxCurrentTCBConst>)
   8053e:	681a      	ldr	r2, [r3, #0]
   80540:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80544:	6010      	str	r0, [r2, #0]
   80546:	e92d 4008 	stmdb	sp!, {r3, lr}
   8054a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8054e:	f380 8811 	msr	BASEPRI, r0
   80552:	f000 fecf 	bl	812f4 <vTaskSwitchContext>
   80556:	f04f 0000 	mov.w	r0, #0
   8055a:	f380 8811 	msr	BASEPRI, r0
   8055e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80562:	6819      	ldr	r1, [r3, #0]
   80564:	6808      	ldr	r0, [r1, #0]
   80566:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8056a:	f380 8809 	msr	PSP, r0
   8056e:	4770      	bx	lr

00080570 <pxCurrentTCBConst>:
   80570:	2007aadc 	.word	0x2007aadc

00080574 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80574:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8057a:	4b05      	ldr	r3, [pc, #20]	; (80590 <SysTick_Handler+0x1c>)
   8057c:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   8057e:	4b05      	ldr	r3, [pc, #20]	; (80594 <SysTick_Handler+0x20>)
   80580:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80582:	4b05      	ldr	r3, [pc, #20]	; (80598 <SysTick_Handler+0x24>)
   80584:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80586:	2000      	movs	r0, #0
   80588:	4b04      	ldr	r3, [pc, #16]	; (8059c <SysTick_Handler+0x28>)
   8058a:	4798      	blx	r3
   8058c:	bd08      	pop	{r3, pc}
   8058e:	bf00      	nop
   80590:	e000ed04 	.word	0xe000ed04
   80594:	000804ed 	.word	0x000804ed
   80598:	00081001 	.word	0x00081001
   8059c:	00080515 	.word	0x00080515

000805a0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   805a0:	4a03      	ldr	r2, [pc, #12]	; (805b0 <vPortSetupTimerInterrupt+0x10>)
   805a2:	4b04      	ldr	r3, [pc, #16]	; (805b4 <vPortSetupTimerInterrupt+0x14>)
   805a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   805a6:	2207      	movs	r2, #7
   805a8:	3b04      	subs	r3, #4
   805aa:	601a      	str	r2, [r3, #0]
   805ac:	4770      	bx	lr
   805ae:	bf00      	nop
   805b0:	0001481f 	.word	0x0001481f
   805b4:	e000e014 	.word	0xe000e014

000805b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   805b8:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   805ba:	4b09      	ldr	r3, [pc, #36]	; (805e0 <xPortStartScheduler+0x28>)
   805bc:	681a      	ldr	r2, [r3, #0]
   805be:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   805c2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   805c4:	681a      	ldr	r2, [r3, #0]
   805c6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   805ca:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   805cc:	4b05      	ldr	r3, [pc, #20]	; (805e4 <xPortStartScheduler+0x2c>)
   805ce:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   805d0:	2400      	movs	r4, #0
   805d2:	4b05      	ldr	r3, [pc, #20]	; (805e8 <xPortStartScheduler+0x30>)
   805d4:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   805d6:	4b05      	ldr	r3, [pc, #20]	; (805ec <xPortStartScheduler+0x34>)
   805d8:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   805da:	4620      	mov	r0, r4
   805dc:	bd10      	pop	{r4, pc}
   805de:	bf00      	nop
   805e0:	e000ed20 	.word	0xe000ed20
   805e4:	000805a1 	.word	0x000805a1
   805e8:	2007012c 	.word	0x2007012c
   805ec:	0008048d 	.word	0x0008048d

000805f0 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   805f0:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   805f2:	4a13      	ldr	r2, [pc, #76]	; (80640 <prvInsertBlockIntoFreeList+0x50>)
   805f4:	6813      	ldr	r3, [r2, #0]
   805f6:	4283      	cmp	r3, r0
   805f8:	d201      	bcs.n	805fe <prvInsertBlockIntoFreeList+0xe>
   805fa:	461a      	mov	r2, r3
   805fc:	e7fa      	b.n	805f4 <prvInsertBlockIntoFreeList+0x4>
   805fe:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80600:	6854      	ldr	r4, [r2, #4]
   80602:	1915      	adds	r5, r2, r4
   80604:	4285      	cmp	r5, r0
   80606:	d103      	bne.n	80610 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80608:	6868      	ldr	r0, [r5, #4]
   8060a:	4404      	add	r4, r0
   8060c:	6054      	str	r4, [r2, #4]
   8060e:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80610:	6842      	ldr	r2, [r0, #4]
   80612:	1884      	adds	r4, r0, r2
   80614:	42a3      	cmp	r3, r4
   80616:	d10c      	bne.n	80632 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80618:	4c0a      	ldr	r4, [pc, #40]	; (80644 <prvInsertBlockIntoFreeList+0x54>)
   8061a:	6824      	ldr	r4, [r4, #0]
   8061c:	429c      	cmp	r4, r3
   8061e:	d006      	beq.n	8062e <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80620:	685b      	ldr	r3, [r3, #4]
   80622:	441a      	add	r2, r3
   80624:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80626:	680b      	ldr	r3, [r1, #0]
   80628:	681b      	ldr	r3, [r3, #0]
   8062a:	6003      	str	r3, [r0, #0]
   8062c:	e002      	b.n	80634 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   8062e:	6003      	str	r3, [r0, #0]
   80630:	e000      	b.n	80634 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80632:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80634:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80636:	bf18      	it	ne
   80638:	6008      	strne	r0, [r1, #0]
	}
}
   8063a:	bc30      	pop	{r4, r5}
   8063c:	4770      	bx	lr
   8063e:	bf00      	nop
   80640:	2007aa1c 	.word	0x2007aa1c
   80644:	2007aa18 	.word	0x2007aa18

00080648 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80648:	b538      	push	{r3, r4, r5, lr}
   8064a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   8064c:	4b28      	ldr	r3, [pc, #160]	; (806f0 <pvPortMalloc+0xa8>)
   8064e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80650:	4b28      	ldr	r3, [pc, #160]	; (806f4 <pvPortMalloc+0xac>)
   80652:	681b      	ldr	r3, [r3, #0]
   80654:	b99b      	cbnz	r3, 8067e <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80656:	4a28      	ldr	r2, [pc, #160]	; (806f8 <pvPortMalloc+0xb0>)
   80658:	4b28      	ldr	r3, [pc, #160]	; (806fc <pvPortMalloc+0xb4>)
   8065a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   8065c:	2100      	movs	r1, #0
   8065e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80660:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   80664:	1898      	adds	r0, r3, r2
   80666:	4d23      	ldr	r5, [pc, #140]	; (806f4 <pvPortMalloc+0xac>)
   80668:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8066a:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   8066e:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80670:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80674:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80676:	4b22      	ldr	r3, [pc, #136]	; (80700 <pvPortMalloc+0xb8>)
   80678:	681a      	ldr	r2, [r3, #0]
   8067a:	3a10      	subs	r2, #16
   8067c:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   8067e:	2c00      	cmp	r4, #0
   80680:	d02d      	beq.n	806de <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80682:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80686:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8068a:	bf1c      	itt	ne
   8068c:	f022 0207 	bicne.w	r2, r2, #7
   80690:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80692:	1e51      	subs	r1, r2, #1
   80694:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   80698:	4299      	cmp	r1, r3
   8069a:	d822      	bhi.n	806e2 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   8069c:	4916      	ldr	r1, [pc, #88]	; (806f8 <pvPortMalloc+0xb0>)
   8069e:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   806a0:	6863      	ldr	r3, [r4, #4]
   806a2:	429a      	cmp	r2, r3
   806a4:	d904      	bls.n	806b0 <pvPortMalloc+0x68>
   806a6:	6823      	ldr	r3, [r4, #0]
   806a8:	b113      	cbz	r3, 806b0 <pvPortMalloc+0x68>
   806aa:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   806ac:	461c      	mov	r4, r3
   806ae:	e7f7      	b.n	806a0 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   806b0:	4b10      	ldr	r3, [pc, #64]	; (806f4 <pvPortMalloc+0xac>)
   806b2:	681b      	ldr	r3, [r3, #0]
   806b4:	429c      	cmp	r4, r3
   806b6:	d016      	beq.n	806e6 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   806b8:	680d      	ldr	r5, [r1, #0]
   806ba:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   806bc:	6823      	ldr	r3, [r4, #0]
   806be:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   806c0:	6863      	ldr	r3, [r4, #4]
   806c2:	1a9b      	subs	r3, r3, r2
   806c4:	2b20      	cmp	r3, #32
   806c6:	d904      	bls.n	806d2 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   806c8:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   806ca:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   806cc:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   806ce:	4b0d      	ldr	r3, [pc, #52]	; (80704 <pvPortMalloc+0xbc>)
   806d0:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   806d2:	4b0b      	ldr	r3, [pc, #44]	; (80700 <pvPortMalloc+0xb8>)
   806d4:	681a      	ldr	r2, [r3, #0]
   806d6:	6861      	ldr	r1, [r4, #4]
   806d8:	1a52      	subs	r2, r2, r1
   806da:	601a      	str	r2, [r3, #0]
   806dc:	e004      	b.n	806e8 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   806de:	2500      	movs	r5, #0
   806e0:	e002      	b.n	806e8 <pvPortMalloc+0xa0>
   806e2:	2500      	movs	r5, #0
   806e4:	e000      	b.n	806e8 <pvPortMalloc+0xa0>
   806e6:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   806e8:	4b07      	ldr	r3, [pc, #28]	; (80708 <pvPortMalloc+0xc0>)
   806ea:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   806ec:	4628      	mov	r0, r5
   806ee:	bd38      	pop	{r3, r4, r5, pc}
   806f0:	00080fd1 	.word	0x00080fd1
   806f4:	2007aa18 	.word	0x2007aa18
   806f8:	2007aa1c 	.word	0x2007aa1c
   806fc:	20070a18 	.word	0x20070a18
   80700:	20070130 	.word	0x20070130
   80704:	000805f1 	.word	0x000805f1
   80708:	00081121 	.word	0x00081121

0008070c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   8070c:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   8070e:	4604      	mov	r4, r0
   80710:	b168      	cbz	r0, 8072e <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80712:	4b07      	ldr	r3, [pc, #28]	; (80730 <vPortFree+0x24>)
   80714:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80716:	4b07      	ldr	r3, [pc, #28]	; (80734 <vPortFree+0x28>)
   80718:	6819      	ldr	r1, [r3, #0]
   8071a:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   8071e:	440a      	add	r2, r1
   80720:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80722:	f1a4 0010 	sub.w	r0, r4, #16
   80726:	4b04      	ldr	r3, [pc, #16]	; (80738 <vPortFree+0x2c>)
   80728:	4798      	blx	r3
		}
		xTaskResumeAll();
   8072a:	4b04      	ldr	r3, [pc, #16]	; (8073c <vPortFree+0x30>)
   8072c:	4798      	blx	r3
   8072e:	bd10      	pop	{r4, pc}
   80730:	00080fd1 	.word	0x00080fd1
   80734:	20070130 	.word	0x20070130
   80738:	000805f1 	.word	0x000805f1
   8073c:	00081121 	.word	0x00081121

00080740 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80740:	b510      	push	{r4, lr}
   80742:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80744:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80746:	b93b      	cbnz	r3, 80758 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80748:	6803      	ldr	r3, [r0, #0]
   8074a:	bb1b      	cbnz	r3, 80794 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   8074c:	6840      	ldr	r0, [r0, #4]
   8074e:	4b13      	ldr	r3, [pc, #76]	; (8079c <prvCopyDataToQueue+0x5c>)
   80750:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80752:	2300      	movs	r3, #0
   80754:	6063      	str	r3, [r4, #4]
   80756:	e01d      	b.n	80794 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80758:	b96a      	cbnz	r2, 80776 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8075a:	6880      	ldr	r0, [r0, #8]
   8075c:	461a      	mov	r2, r3
   8075e:	4b10      	ldr	r3, [pc, #64]	; (807a0 <prvCopyDataToQueue+0x60>)
   80760:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80762:	68a2      	ldr	r2, [r4, #8]
   80764:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80766:	4413      	add	r3, r2
   80768:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   8076a:	6862      	ldr	r2, [r4, #4]
   8076c:	4293      	cmp	r3, r2
   8076e:	d311      	bcc.n	80794 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80770:	6823      	ldr	r3, [r4, #0]
   80772:	60a3      	str	r3, [r4, #8]
   80774:	e00e      	b.n	80794 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80776:	68c0      	ldr	r0, [r0, #12]
   80778:	461a      	mov	r2, r3
   8077a:	4b09      	ldr	r3, [pc, #36]	; (807a0 <prvCopyDataToQueue+0x60>)
   8077c:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   8077e:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80780:	4252      	negs	r2, r2
   80782:	68e3      	ldr	r3, [r4, #12]
   80784:	4413      	add	r3, r2
   80786:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80788:	6821      	ldr	r1, [r4, #0]
   8078a:	428b      	cmp	r3, r1
   8078c:	d202      	bcs.n	80794 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   8078e:	6863      	ldr	r3, [r4, #4]
   80790:	441a      	add	r2, r3
   80792:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80794:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80796:	3301      	adds	r3, #1
   80798:	63a3      	str	r3, [r4, #56]	; 0x38
   8079a:	bd10      	pop	{r4, pc}
   8079c:	0008160d 	.word	0x0008160d
   807a0:	00082b0d 	.word	0x00082b0d

000807a4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   807a4:	b538      	push	{r3, r4, r5, lr}
   807a6:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   807a8:	6805      	ldr	r5, [r0, #0]
   807aa:	b15d      	cbz	r5, 807c4 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   807ac:	6c02      	ldr	r2, [r0, #64]	; 0x40
   807ae:	68c4      	ldr	r4, [r0, #12]
   807b0:	4414      	add	r4, r2
   807b2:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   807b4:	6840      	ldr	r0, [r0, #4]
   807b6:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   807b8:	bf28      	it	cs
   807ba:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   807bc:	4608      	mov	r0, r1
   807be:	68d9      	ldr	r1, [r3, #12]
   807c0:	4b01      	ldr	r3, [pc, #4]	; (807c8 <prvCopyDataFromQueue+0x24>)
   807c2:	4798      	blx	r3
   807c4:	bd38      	pop	{r3, r4, r5, pc}
   807c6:	bf00      	nop
   807c8:	00082b0d 	.word	0x00082b0d

000807cc <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   807cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807ce:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   807d0:	4b1d      	ldr	r3, [pc, #116]	; (80848 <prvUnlockQueue+0x7c>)
   807d2:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   807d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   807d6:	2b00      	cmp	r3, #0
   807d8:	dd12      	ble.n	80800 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   807da:	6a63      	ldr	r3, [r4, #36]	; 0x24
   807dc:	b183      	cbz	r3, 80800 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   807de:	f104 0624 	add.w	r6, r4, #36	; 0x24
   807e2:	4d1a      	ldr	r5, [pc, #104]	; (8084c <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   807e4:	4f1a      	ldr	r7, [pc, #104]	; (80850 <prvUnlockQueue+0x84>)
   807e6:	e001      	b.n	807ec <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   807e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   807ea:	b14b      	cbz	r3, 80800 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   807ec:	4630      	mov	r0, r6
   807ee:	47a8      	blx	r5
   807f0:	b100      	cbz	r0, 807f4 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   807f2:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   807f4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   807f6:	3b01      	subs	r3, #1
   807f8:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   807fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   807fc:	2b00      	cmp	r3, #0
   807fe:	dcf3      	bgt.n	807e8 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80800:	f04f 33ff 	mov.w	r3, #4294967295
   80804:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80806:	4b13      	ldr	r3, [pc, #76]	; (80854 <prvUnlockQueue+0x88>)
   80808:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   8080a:	4b0f      	ldr	r3, [pc, #60]	; (80848 <prvUnlockQueue+0x7c>)
   8080c:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8080e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80810:	2b00      	cmp	r3, #0
   80812:	dd12      	ble.n	8083a <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80814:	6923      	ldr	r3, [r4, #16]
   80816:	b183      	cbz	r3, 8083a <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80818:	f104 0610 	add.w	r6, r4, #16
   8081c:	4d0b      	ldr	r5, [pc, #44]	; (8084c <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   8081e:	4f0c      	ldr	r7, [pc, #48]	; (80850 <prvUnlockQueue+0x84>)
   80820:	e001      	b.n	80826 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80822:	6923      	ldr	r3, [r4, #16]
   80824:	b14b      	cbz	r3, 8083a <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80826:	4630      	mov	r0, r6
   80828:	47a8      	blx	r5
   8082a:	b100      	cbz	r0, 8082e <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   8082c:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   8082e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80830:	3b01      	subs	r3, #1
   80832:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80834:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80836:	2b00      	cmp	r3, #0
   80838:	dcf3      	bgt.n	80822 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   8083a:	f04f 33ff 	mov.w	r3, #4294967295
   8083e:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80840:	4b04      	ldr	r3, [pc, #16]	; (80854 <prvUnlockQueue+0x88>)
   80842:	4798      	blx	r3
   80844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80846:	bf00      	nop
   80848:	000804fd 	.word	0x000804fd
   8084c:	00081429 	.word	0x00081429
   80850:	00081559 	.word	0x00081559
   80854:	0008051d 	.word	0x0008051d

00080858 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80858:	b538      	push	{r3, r4, r5, lr}
   8085a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   8085c:	4604      	mov	r4, r0
   8085e:	b918      	cbnz	r0, 80868 <xQueueGenericReset+0x10>
   80860:	4b16      	ldr	r3, [pc, #88]	; (808bc <xQueueGenericReset+0x64>)
   80862:	4798      	blx	r3
   80864:	bf00      	nop
   80866:	e7fd      	b.n	80864 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80868:	4b15      	ldr	r3, [pc, #84]	; (808c0 <xQueueGenericReset+0x68>)
   8086a:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   8086c:	6823      	ldr	r3, [r4, #0]
   8086e:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80870:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80872:	fb00 f002 	mul.w	r0, r0, r2
   80876:	1819      	adds	r1, r3, r0
   80878:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   8087a:	2100      	movs	r1, #0
   8087c:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8087e:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80880:	1a82      	subs	r2, r0, r2
   80882:	4413      	add	r3, r2
   80884:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80886:	f04f 33ff 	mov.w	r3, #4294967295
   8088a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   8088c:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8088e:	b955      	cbnz	r5, 808a6 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80890:	6923      	ldr	r3, [r4, #16]
   80892:	b17b      	cbz	r3, 808b4 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80894:	f104 0010 	add.w	r0, r4, #16
   80898:	4b0a      	ldr	r3, [pc, #40]	; (808c4 <xQueueGenericReset+0x6c>)
   8089a:	4798      	blx	r3
   8089c:	2801      	cmp	r0, #1
   8089e:	d109      	bne.n	808b4 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   808a0:	4b09      	ldr	r3, [pc, #36]	; (808c8 <xQueueGenericReset+0x70>)
   808a2:	4798      	blx	r3
   808a4:	e006      	b.n	808b4 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   808a6:	f104 0010 	add.w	r0, r4, #16
   808aa:	4d08      	ldr	r5, [pc, #32]	; (808cc <xQueueGenericReset+0x74>)
   808ac:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   808ae:	f104 0024 	add.w	r0, r4, #36	; 0x24
   808b2:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   808b4:	4b06      	ldr	r3, [pc, #24]	; (808d0 <xQueueGenericReset+0x78>)
   808b6:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   808b8:	2001      	movs	r0, #1
   808ba:	bd38      	pop	{r3, r4, r5, pc}
   808bc:	000804ed 	.word	0x000804ed
   808c0:	000804fd 	.word	0x000804fd
   808c4:	00081429 	.word	0x00081429
   808c8:	000804dd 	.word	0x000804dd
   808cc:	000803ed 	.word	0x000803ed
   808d0:	0008051d 	.word	0x0008051d

000808d4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   808d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808d6:	460d      	mov	r5, r1
   808d8:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   808da:	4606      	mov	r6, r0
   808dc:	b188      	cbz	r0, 80902 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   808de:	2050      	movs	r0, #80	; 0x50
   808e0:	4b0e      	ldr	r3, [pc, #56]	; (8091c <xQueueGenericCreate+0x48>)
   808e2:	4798      	blx	r3
		if( pxNewQueue != NULL )
   808e4:	4604      	mov	r4, r0
   808e6:	b160      	cbz	r0, 80902 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   808e8:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   808ec:	3001      	adds	r0, #1
   808ee:	4b0b      	ldr	r3, [pc, #44]	; (8091c <xQueueGenericCreate+0x48>)
   808f0:	4798      	blx	r3
   808f2:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   808f4:	b940      	cbnz	r0, 80908 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   808f6:	4620      	mov	r0, r4
   808f8:	4b09      	ldr	r3, [pc, #36]	; (80920 <xQueueGenericCreate+0x4c>)
   808fa:	4798      	blx	r3
   808fc:	e001      	b.n	80902 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   808fe:	bf00      	nop
   80900:	e7fd      	b.n	808fe <xQueueGenericCreate+0x2a>
   80902:	4b08      	ldr	r3, [pc, #32]	; (80924 <xQueueGenericCreate+0x50>)
   80904:	4798      	blx	r3
   80906:	e7fa      	b.n	808fe <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80908:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   8090a:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   8090c:	4620      	mov	r0, r4
   8090e:	2101      	movs	r1, #1
   80910:	4b05      	ldr	r3, [pc, #20]	; (80928 <xQueueGenericCreate+0x54>)
   80912:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80914:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80918:	4620      	mov	r0, r4
   8091a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8091c:	00080649 	.word	0x00080649
   80920:	0008070d 	.word	0x0008070d
   80924:	000804ed 	.word	0x000804ed
   80928:	00080859 	.word	0x00080859

0008092c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   8092c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80930:	b085      	sub	sp, #20
   80932:	468a      	mov	sl, r1
   80934:	9201      	str	r2, [sp, #4]
   80936:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80938:	4604      	mov	r4, r0
   8093a:	b918      	cbnz	r0, 80944 <xQueueGenericSend+0x18>
   8093c:	4b36      	ldr	r3, [pc, #216]	; (80a18 <xQueueGenericSend+0xec>)
   8093e:	4798      	blx	r3
   80940:	bf00      	nop
   80942:	e7fd      	b.n	80940 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80944:	b909      	cbnz	r1, 8094a <xQueueGenericSend+0x1e>
   80946:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80948:	b91b      	cbnz	r3, 80952 <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   8094a:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8094c:	4e33      	ldr	r6, [pc, #204]	; (80a1c <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8094e:	4d34      	ldr	r5, [pc, #208]	; (80a20 <xQueueGenericSend+0xf4>)
   80950:	e003      	b.n	8095a <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80952:	4b31      	ldr	r3, [pc, #196]	; (80a18 <xQueueGenericSend+0xec>)
   80954:	4798      	blx	r3
   80956:	bf00      	nop
   80958:	e7fd      	b.n	80956 <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8095a:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8095c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8095e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80960:	429a      	cmp	r2, r3
   80962:	d212      	bcs.n	8098a <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80964:	4620      	mov	r0, r4
   80966:	4651      	mov	r1, sl
   80968:	465a      	mov	r2, fp
   8096a:	4b2e      	ldr	r3, [pc, #184]	; (80a24 <xQueueGenericSend+0xf8>)
   8096c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8096e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80970:	b13b      	cbz	r3, 80982 <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80972:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80976:	4b2c      	ldr	r3, [pc, #176]	; (80a28 <xQueueGenericSend+0xfc>)
   80978:	4798      	blx	r3
   8097a:	2801      	cmp	r0, #1
   8097c:	d101      	bne.n	80982 <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   8097e:	4b2b      	ldr	r3, [pc, #172]	; (80a2c <xQueueGenericSend+0x100>)
   80980:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80982:	4b27      	ldr	r3, [pc, #156]	; (80a20 <xQueueGenericSend+0xf4>)
   80984:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80986:	2001      	movs	r0, #1
   80988:	e043      	b.n	80a12 <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8098a:	9b01      	ldr	r3, [sp, #4]
   8098c:	b91b      	cbnz	r3, 80996 <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8098e:	4b24      	ldr	r3, [pc, #144]	; (80a20 <xQueueGenericSend+0xf4>)
   80990:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80992:	2000      	movs	r0, #0
   80994:	e03d      	b.n	80a12 <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   80996:	b91f      	cbnz	r7, 809a0 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80998:	a802      	add	r0, sp, #8
   8099a:	4b25      	ldr	r3, [pc, #148]	; (80a30 <xQueueGenericSend+0x104>)
   8099c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8099e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   809a0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   809a2:	4b24      	ldr	r3, [pc, #144]	; (80a34 <xQueueGenericSend+0x108>)
   809a4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   809a6:	47b0      	blx	r6
   809a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   809aa:	f1b3 3fff 	cmp.w	r3, #4294967295
   809ae:	bf04      	itt	eq
   809b0:	2300      	moveq	r3, #0
   809b2:	6463      	streq	r3, [r4, #68]	; 0x44
   809b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   809b6:	f1b3 3fff 	cmp.w	r3, #4294967295
   809ba:	bf04      	itt	eq
   809bc:	2300      	moveq	r3, #0
   809be:	64a3      	streq	r3, [r4, #72]	; 0x48
   809c0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   809c2:	a802      	add	r0, sp, #8
   809c4:	a901      	add	r1, sp, #4
   809c6:	4b1c      	ldr	r3, [pc, #112]	; (80a38 <xQueueGenericSend+0x10c>)
   809c8:	4798      	blx	r3
   809ca:	b9e0      	cbnz	r0, 80a06 <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   809cc:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   809ce:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   809d2:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   809d6:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   809d8:	45c1      	cmp	r9, r8
   809da:	d10e      	bne.n	809fa <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   809dc:	f104 0010 	add.w	r0, r4, #16
   809e0:	9901      	ldr	r1, [sp, #4]
   809e2:	4b16      	ldr	r3, [pc, #88]	; (80a3c <xQueueGenericSend+0x110>)
   809e4:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   809e6:	4620      	mov	r0, r4
   809e8:	4b15      	ldr	r3, [pc, #84]	; (80a40 <xQueueGenericSend+0x114>)
   809ea:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   809ec:	4b15      	ldr	r3, [pc, #84]	; (80a44 <xQueueGenericSend+0x118>)
   809ee:	4798      	blx	r3
   809f0:	2800      	cmp	r0, #0
   809f2:	d1b2      	bne.n	8095a <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   809f4:	4b0d      	ldr	r3, [pc, #52]	; (80a2c <xQueueGenericSend+0x100>)
   809f6:	4798      	blx	r3
   809f8:	e7af      	b.n	8095a <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   809fa:	4620      	mov	r0, r4
   809fc:	4b10      	ldr	r3, [pc, #64]	; (80a40 <xQueueGenericSend+0x114>)
   809fe:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80a00:	4b10      	ldr	r3, [pc, #64]	; (80a44 <xQueueGenericSend+0x118>)
   80a02:	4798      	blx	r3
   80a04:	e7a9      	b.n	8095a <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80a06:	4620      	mov	r0, r4
   80a08:	4b0d      	ldr	r3, [pc, #52]	; (80a40 <xQueueGenericSend+0x114>)
   80a0a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80a0c:	4b0d      	ldr	r3, [pc, #52]	; (80a44 <xQueueGenericSend+0x118>)
   80a0e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80a10:	2000      	movs	r0, #0
		}
	}
}
   80a12:	b005      	add	sp, #20
   80a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a18:	000804ed 	.word	0x000804ed
   80a1c:	000804fd 	.word	0x000804fd
   80a20:	0008051d 	.word	0x0008051d
   80a24:	00080741 	.word	0x00080741
   80a28:	00081429 	.word	0x00081429
   80a2c:	000804dd 	.word	0x000804dd
   80a30:	000814ad 	.word	0x000814ad
   80a34:	00080fd1 	.word	0x00080fd1
   80a38:	000814d5 	.word	0x000814d5
   80a3c:	00081385 	.word	0x00081385
   80a40:	000807cd 	.word	0x000807cd
   80a44:	00081121 	.word	0x00081121

00080a48 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a4c:	460e      	mov	r6, r1
   80a4e:	4615      	mov	r5, r2
   80a50:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80a52:	4604      	mov	r4, r0
   80a54:	b918      	cbnz	r0, 80a5e <xQueueGenericSendFromISR+0x16>
   80a56:	4b1c      	ldr	r3, [pc, #112]	; (80ac8 <xQueueGenericSendFromISR+0x80>)
   80a58:	4798      	blx	r3
   80a5a:	bf00      	nop
   80a5c:	e7fd      	b.n	80a5a <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80a5e:	b929      	cbnz	r1, 80a6c <xQueueGenericSendFromISR+0x24>
   80a60:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80a62:	b11b      	cbz	r3, 80a6c <xQueueGenericSendFromISR+0x24>
   80a64:	4b18      	ldr	r3, [pc, #96]	; (80ac8 <xQueueGenericSendFromISR+0x80>)
   80a66:	4798      	blx	r3
   80a68:	bf00      	nop
   80a6a:	e7fd      	b.n	80a68 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80a6c:	4b16      	ldr	r3, [pc, #88]	; (80ac8 <xQueueGenericSendFromISR+0x80>)
   80a6e:	4798      	blx	r3
   80a70:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80a72:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80a74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80a76:	429a      	cmp	r2, r3
   80a78:	d218      	bcs.n	80aac <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80a7a:	4620      	mov	r0, r4
   80a7c:	4631      	mov	r1, r6
   80a7e:	4642      	mov	r2, r8
   80a80:	4b12      	ldr	r3, [pc, #72]	; (80acc <xQueueGenericSendFromISR+0x84>)
   80a82:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80a84:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80a86:	f1b3 3fff 	cmp.w	r3, #4294967295
   80a8a:	d10a      	bne.n	80aa2 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80a8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80a8e:	b17b      	cbz	r3, 80ab0 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80a90:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80a94:	4b0e      	ldr	r3, [pc, #56]	; (80ad0 <xQueueGenericSendFromISR+0x88>)
   80a96:	4798      	blx	r3
   80a98:	b160      	cbz	r0, 80ab4 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80a9a:	b16d      	cbz	r5, 80ab8 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80a9c:	2401      	movs	r4, #1
   80a9e:	602c      	str	r4, [r5, #0]
   80aa0:	e00b      	b.n	80aba <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80aa2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80aa4:	3301      	adds	r3, #1
   80aa6:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80aa8:	2401      	movs	r4, #1
   80aaa:	e006      	b.n	80aba <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80aac:	2400      	movs	r4, #0
   80aae:	e004      	b.n	80aba <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80ab0:	2401      	movs	r4, #1
   80ab2:	e002      	b.n	80aba <xQueueGenericSendFromISR+0x72>
   80ab4:	2401      	movs	r4, #1
   80ab6:	e000      	b.n	80aba <xQueueGenericSendFromISR+0x72>
   80ab8:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80aba:	4638      	mov	r0, r7
   80abc:	4b05      	ldr	r3, [pc, #20]	; (80ad4 <xQueueGenericSendFromISR+0x8c>)
   80abe:	4798      	blx	r3

	return xReturn;
}
   80ac0:	4620      	mov	r0, r4
   80ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ac6:	bf00      	nop
   80ac8:	000804ed 	.word	0x000804ed
   80acc:	00080741 	.word	0x00080741
   80ad0:	00081429 	.word	0x00081429
   80ad4:	00080515 	.word	0x00080515

00080ad8 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80adc:	b085      	sub	sp, #20
   80ade:	4689      	mov	r9, r1
   80ae0:	9201      	str	r2, [sp, #4]
   80ae2:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80ae4:	4604      	mov	r4, r0
   80ae6:	b918      	cbnz	r0, 80af0 <xQueueGenericReceive+0x18>
   80ae8:	4b44      	ldr	r3, [pc, #272]	; (80bfc <xQueueGenericReceive+0x124>)
   80aea:	4798      	blx	r3
   80aec:	bf00      	nop
   80aee:	e7fd      	b.n	80aec <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80af0:	b909      	cbnz	r1, 80af6 <xQueueGenericReceive+0x1e>
   80af2:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80af4:	b92b      	cbnz	r3, 80b02 <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80af6:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80af8:	4e41      	ldr	r6, [pc, #260]	; (80c00 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80afa:	f8df b134 	ldr.w	fp, [pc, #308]	; 80c30 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80afe:	4d41      	ldr	r5, [pc, #260]	; (80c04 <xQueueGenericReceive+0x12c>)
   80b00:	e003      	b.n	80b0a <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80b02:	4b3e      	ldr	r3, [pc, #248]	; (80bfc <xQueueGenericReceive+0x124>)
   80b04:	4798      	blx	r3
   80b06:	bf00      	nop
   80b08:	e7fd      	b.n	80b06 <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80b0a:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80b0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80b0e:	2b00      	cmp	r3, #0
   80b10:	d028      	beq.n	80b64 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80b12:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80b14:	4620      	mov	r0, r4
   80b16:	4649      	mov	r1, r9
   80b18:	4b3b      	ldr	r3, [pc, #236]	; (80c08 <xQueueGenericReceive+0x130>)
   80b1a:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80b1c:	f1ba 0f00 	cmp.w	sl, #0
   80b20:	d112      	bne.n	80b48 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80b22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80b24:	3b01      	subs	r3, #1
   80b26:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80b28:	6823      	ldr	r3, [r4, #0]
   80b2a:	b913      	cbnz	r3, 80b32 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80b2c:	4b37      	ldr	r3, [pc, #220]	; (80c0c <xQueueGenericReceive+0x134>)
   80b2e:	4798      	blx	r3
   80b30:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b32:	6923      	ldr	r3, [r4, #16]
   80b34:	b193      	cbz	r3, 80b5c <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80b36:	f104 0010 	add.w	r0, r4, #16
   80b3a:	4b35      	ldr	r3, [pc, #212]	; (80c10 <xQueueGenericReceive+0x138>)
   80b3c:	4798      	blx	r3
   80b3e:	2801      	cmp	r0, #1
   80b40:	d10c      	bne.n	80b5c <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   80b42:	4b34      	ldr	r3, [pc, #208]	; (80c14 <xQueueGenericReceive+0x13c>)
   80b44:	4798      	blx	r3
   80b46:	e009      	b.n	80b5c <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80b48:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b4c:	b133      	cbz	r3, 80b5c <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80b4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80b52:	4b2f      	ldr	r3, [pc, #188]	; (80c10 <xQueueGenericReceive+0x138>)
   80b54:	4798      	blx	r3
   80b56:	b108      	cbz	r0, 80b5c <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80b58:	4b2e      	ldr	r3, [pc, #184]	; (80c14 <xQueueGenericReceive+0x13c>)
   80b5a:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80b5c:	4b29      	ldr	r3, [pc, #164]	; (80c04 <xQueueGenericReceive+0x12c>)
   80b5e:	4798      	blx	r3
				return pdPASS;
   80b60:	2001      	movs	r0, #1
   80b62:	e048      	b.n	80bf6 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80b64:	9b01      	ldr	r3, [sp, #4]
   80b66:	b91b      	cbnz	r3, 80b70 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80b68:	4b26      	ldr	r3, [pc, #152]	; (80c04 <xQueueGenericReceive+0x12c>)
   80b6a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80b6c:	2000      	movs	r0, #0
   80b6e:	e042      	b.n	80bf6 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   80b70:	b917      	cbnz	r7, 80b78 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80b72:	a802      	add	r0, sp, #8
   80b74:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80b76:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80b78:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80b7a:	4b27      	ldr	r3, [pc, #156]	; (80c18 <xQueueGenericReceive+0x140>)
   80b7c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80b7e:	47b0      	blx	r6
   80b80:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b82:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b86:	bf04      	itt	eq
   80b88:	2300      	moveq	r3, #0
   80b8a:	6463      	streq	r3, [r4, #68]	; 0x44
   80b8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b92:	bf04      	itt	eq
   80b94:	2300      	moveq	r3, #0
   80b96:	64a3      	streq	r3, [r4, #72]	; 0x48
   80b98:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80b9a:	a802      	add	r0, sp, #8
   80b9c:	a901      	add	r1, sp, #4
   80b9e:	4b1f      	ldr	r3, [pc, #124]	; (80c1c <xQueueGenericReceive+0x144>)
   80ba0:	4798      	blx	r3
   80ba2:	bb10      	cbnz	r0, 80bea <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80ba4:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   80ba6:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   80baa:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80bac:	f1b8 0f00 	cmp.w	r8, #0
   80bb0:	d115      	bne.n	80bde <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80bb2:	6823      	ldr	r3, [r4, #0]
   80bb4:	b923      	cbnz	r3, 80bc0 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   80bb6:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   80bb8:	6860      	ldr	r0, [r4, #4]
   80bba:	4b19      	ldr	r3, [pc, #100]	; (80c20 <xQueueGenericReceive+0x148>)
   80bbc:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   80bbe:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80bc0:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80bc4:	9901      	ldr	r1, [sp, #4]
   80bc6:	4b17      	ldr	r3, [pc, #92]	; (80c24 <xQueueGenericReceive+0x14c>)
   80bc8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80bca:	4620      	mov	r0, r4
   80bcc:	4b16      	ldr	r3, [pc, #88]	; (80c28 <xQueueGenericReceive+0x150>)
   80bce:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80bd0:	4b16      	ldr	r3, [pc, #88]	; (80c2c <xQueueGenericReceive+0x154>)
   80bd2:	4798      	blx	r3
   80bd4:	2800      	cmp	r0, #0
   80bd6:	d198      	bne.n	80b0a <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   80bd8:	4b0e      	ldr	r3, [pc, #56]	; (80c14 <xQueueGenericReceive+0x13c>)
   80bda:	4798      	blx	r3
   80bdc:	e795      	b.n	80b0a <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80bde:	4620      	mov	r0, r4
   80be0:	4b11      	ldr	r3, [pc, #68]	; (80c28 <xQueueGenericReceive+0x150>)
   80be2:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80be4:	4b11      	ldr	r3, [pc, #68]	; (80c2c <xQueueGenericReceive+0x154>)
   80be6:	4798      	blx	r3
   80be8:	e78f      	b.n	80b0a <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   80bea:	4620      	mov	r0, r4
   80bec:	4b0e      	ldr	r3, [pc, #56]	; (80c28 <xQueueGenericReceive+0x150>)
   80bee:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80bf0:	4b0e      	ldr	r3, [pc, #56]	; (80c2c <xQueueGenericReceive+0x154>)
   80bf2:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   80bf4:	2000      	movs	r0, #0
		}
	}
}
   80bf6:	b005      	add	sp, #20
   80bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bfc:	000804ed 	.word	0x000804ed
   80c00:	000804fd 	.word	0x000804fd
   80c04:	0008051d 	.word	0x0008051d
   80c08:	000807a5 	.word	0x000807a5
   80c0c:	00081565 	.word	0x00081565
   80c10:	00081429 	.word	0x00081429
   80c14:	000804dd 	.word	0x000804dd
   80c18:	00080fd1 	.word	0x00080fd1
   80c1c:	000814d5 	.word	0x000814d5
   80c20:	00081591 	.word	0x00081591
   80c24:	00081385 	.word	0x00081385
   80c28:	000807cd 	.word	0x000807cd
   80c2c:	00081121 	.word	0x00081121
   80c30:	000814ad 	.word	0x000814ad

00080c34 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80c34:	b538      	push	{r3, r4, r5, lr}
   80c36:	4604      	mov	r4, r0
   80c38:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80c3a:	4b0d      	ldr	r3, [pc, #52]	; (80c70 <vQueueWaitForMessageRestricted+0x3c>)
   80c3c:	4798      	blx	r3
   80c3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80c40:	f1b3 3fff 	cmp.w	r3, #4294967295
   80c44:	bf04      	itt	eq
   80c46:	2300      	moveq	r3, #0
   80c48:	6463      	streq	r3, [r4, #68]	; 0x44
   80c4a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
   80c50:	bf04      	itt	eq
   80c52:	2300      	moveq	r3, #0
   80c54:	64a3      	streq	r3, [r4, #72]	; 0x48
   80c56:	4b07      	ldr	r3, [pc, #28]	; (80c74 <vQueueWaitForMessageRestricted+0x40>)
   80c58:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80c5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80c5c:	b923      	cbnz	r3, 80c68 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80c5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80c62:	4629      	mov	r1, r5
   80c64:	4b04      	ldr	r3, [pc, #16]	; (80c78 <vQueueWaitForMessageRestricted+0x44>)
   80c66:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80c68:	4620      	mov	r0, r4
   80c6a:	4b04      	ldr	r3, [pc, #16]	; (80c7c <vQueueWaitForMessageRestricted+0x48>)
   80c6c:	4798      	blx	r3
   80c6e:	bd38      	pop	{r3, r4, r5, pc}
   80c70:	000804fd 	.word	0x000804fd
   80c74:	0008051d 	.word	0x0008051d
   80c78:	000813e5 	.word	0x000813e5
   80c7c:	000807cd 	.word	0x000807cd

00080c80 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80c80:	b510      	push	{r4, lr}
   80c82:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80c84:	4b0e      	ldr	r3, [pc, #56]	; (80cc0 <prvAddCurrentTaskToDelayedList+0x40>)
   80c86:	681b      	ldr	r3, [r3, #0]
   80c88:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80c8a:	4b0e      	ldr	r3, [pc, #56]	; (80cc4 <prvAddCurrentTaskToDelayedList+0x44>)
   80c8c:	681b      	ldr	r3, [r3, #0]
   80c8e:	4298      	cmp	r0, r3
   80c90:	d207      	bcs.n	80ca2 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80c92:	4b0d      	ldr	r3, [pc, #52]	; (80cc8 <prvAddCurrentTaskToDelayedList+0x48>)
   80c94:	6818      	ldr	r0, [r3, #0]
   80c96:	4b0a      	ldr	r3, [pc, #40]	; (80cc0 <prvAddCurrentTaskToDelayedList+0x40>)
   80c98:	6819      	ldr	r1, [r3, #0]
   80c9a:	3104      	adds	r1, #4
   80c9c:	4b0b      	ldr	r3, [pc, #44]	; (80ccc <prvAddCurrentTaskToDelayedList+0x4c>)
   80c9e:	4798      	blx	r3
   80ca0:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80ca2:	4b0b      	ldr	r3, [pc, #44]	; (80cd0 <prvAddCurrentTaskToDelayedList+0x50>)
   80ca4:	6818      	ldr	r0, [r3, #0]
   80ca6:	4b06      	ldr	r3, [pc, #24]	; (80cc0 <prvAddCurrentTaskToDelayedList+0x40>)
   80ca8:	6819      	ldr	r1, [r3, #0]
   80caa:	3104      	adds	r1, #4
   80cac:	4b07      	ldr	r3, [pc, #28]	; (80ccc <prvAddCurrentTaskToDelayedList+0x4c>)
   80cae:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80cb0:	4b08      	ldr	r3, [pc, #32]	; (80cd4 <prvAddCurrentTaskToDelayedList+0x54>)
   80cb2:	681b      	ldr	r3, [r3, #0]
   80cb4:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80cb6:	bf3c      	itt	cc
   80cb8:	4b06      	ldrcc	r3, [pc, #24]	; (80cd4 <prvAddCurrentTaskToDelayedList+0x54>)
   80cba:	601c      	strcc	r4, [r3, #0]
   80cbc:	bd10      	pop	{r4, pc}
   80cbe:	bf00      	nop
   80cc0:	2007aadc 	.word	0x2007aadc
   80cc4:	2007aaf8 	.word	0x2007aaf8
   80cc8:	2007aafc 	.word	0x2007aafc
   80ccc:	00080429 	.word	0x00080429
   80cd0:	2007aa3c 	.word	0x2007aa3c
   80cd4:	20070134 	.word	0x20070134

00080cd8 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80cd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80cdc:	460e      	mov	r6, r1
   80cde:	4617      	mov	r7, r2
   80ce0:	469a      	mov	sl, r3
   80ce2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   80ce4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   80ce8:	4681      	mov	r9, r0
   80cea:	b918      	cbnz	r0, 80cf4 <xTaskGenericCreate+0x1c>
   80cec:	4b62      	ldr	r3, [pc, #392]	; (80e78 <xTaskGenericCreate+0x1a0>)
   80cee:	4798      	blx	r3
   80cf0:	bf00      	nop
   80cf2:	e7fd      	b.n	80cf0 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   80cf4:	2d04      	cmp	r5, #4
   80cf6:	d903      	bls.n	80d00 <xTaskGenericCreate+0x28>
   80cf8:	4b5f      	ldr	r3, [pc, #380]	; (80e78 <xTaskGenericCreate+0x1a0>)
   80cfa:	4798      	blx	r3
   80cfc:	bf00      	nop
   80cfe:	e7fd      	b.n	80cfc <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   80d00:	204c      	movs	r0, #76	; 0x4c
   80d02:	4b5e      	ldr	r3, [pc, #376]	; (80e7c <xTaskGenericCreate+0x1a4>)
   80d04:	4798      	blx	r3

	if( pxNewTCB != NULL )
   80d06:	4604      	mov	r4, r0
   80d08:	2800      	cmp	r0, #0
   80d0a:	f000 80b1 	beq.w	80e70 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80d0e:	f1b8 0f00 	cmp.w	r8, #0
   80d12:	f040 80a9 	bne.w	80e68 <xTaskGenericCreate+0x190>
   80d16:	00b8      	lsls	r0, r7, #2
   80d18:	4b58      	ldr	r3, [pc, #352]	; (80e7c <xTaskGenericCreate+0x1a4>)
   80d1a:	4798      	blx	r3
   80d1c:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   80d1e:	b918      	cbnz	r0, 80d28 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   80d20:	4620      	mov	r0, r4
   80d22:	4b57      	ldr	r3, [pc, #348]	; (80e80 <xTaskGenericCreate+0x1a8>)
   80d24:	4798      	blx	r3
   80d26:	e0a3      	b.n	80e70 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   80d28:	21a5      	movs	r1, #165	; 0xa5
   80d2a:	00ba      	lsls	r2, r7, #2
   80d2c:	4b55      	ldr	r3, [pc, #340]	; (80e84 <xTaskGenericCreate+0x1ac>)
   80d2e:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   80d30:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   80d34:	3f01      	subs	r7, #1
   80d36:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80d38:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   80d3c:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   80d40:	f104 0034 	add.w	r0, r4, #52	; 0x34
   80d44:	4631      	mov	r1, r6
   80d46:	220a      	movs	r2, #10
   80d48:	4b4f      	ldr	r3, [pc, #316]	; (80e88 <xTaskGenericCreate+0x1b0>)
   80d4a:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   80d4c:	2300      	movs	r3, #0
   80d4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   80d52:	2d04      	cmp	r5, #4
   80d54:	bf34      	ite	cc
   80d56:	462e      	movcc	r6, r5
   80d58:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   80d5a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   80d5c:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   80d5e:	1d27      	adds	r7, r4, #4
   80d60:	4638      	mov	r0, r7
   80d62:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80ed4 <xTaskGenericCreate+0x1fc>
   80d66:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   80d68:	f104 0018 	add.w	r0, r4, #24
   80d6c:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   80d6e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   80d70:	f1c6 0605 	rsb	r6, r6, #5
   80d74:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   80d76:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   80d78:	4658      	mov	r0, fp
   80d7a:	4649      	mov	r1, r9
   80d7c:	4652      	mov	r2, sl
   80d7e:	4b43      	ldr	r3, [pc, #268]	; (80e8c <xTaskGenericCreate+0x1b4>)
   80d80:	4798      	blx	r3
   80d82:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   80d84:	f010 0f07 	tst.w	r0, #7
   80d88:	d003      	beq.n	80d92 <xTaskGenericCreate+0xba>
   80d8a:	4b3b      	ldr	r3, [pc, #236]	; (80e78 <xTaskGenericCreate+0x1a0>)
   80d8c:	4798      	blx	r3
   80d8e:	bf00      	nop
   80d90:	e7fd      	b.n	80d8e <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   80d92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d94:	b103      	cbz	r3, 80d98 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   80d96:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   80d98:	4b3d      	ldr	r3, [pc, #244]	; (80e90 <xTaskGenericCreate+0x1b8>)
   80d9a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   80d9c:	4b3d      	ldr	r3, [pc, #244]	; (80e94 <xTaskGenericCreate+0x1bc>)
   80d9e:	681a      	ldr	r2, [r3, #0]
   80da0:	3201      	adds	r2, #1
   80da2:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   80da4:	4b3c      	ldr	r3, [pc, #240]	; (80e98 <xTaskGenericCreate+0x1c0>)
   80da6:	681b      	ldr	r3, [r3, #0]
   80da8:	bb2b      	cbnz	r3, 80df6 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   80daa:	4b3b      	ldr	r3, [pc, #236]	; (80e98 <xTaskGenericCreate+0x1c0>)
   80dac:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   80dae:	4b39      	ldr	r3, [pc, #228]	; (80e94 <xTaskGenericCreate+0x1bc>)
   80db0:	681b      	ldr	r3, [r3, #0]
   80db2:	2b01      	cmp	r3, #1
   80db4:	d129      	bne.n	80e0a <xTaskGenericCreate+0x132>
   80db6:	4e39      	ldr	r6, [pc, #228]	; (80e9c <xTaskGenericCreate+0x1c4>)
   80db8:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   80dbc:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 80ea0 <xTaskGenericCreate+0x1c8>
   80dc0:	4630      	mov	r0, r6
   80dc2:	47c0      	blx	r8
   80dc4:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   80dc6:	454e      	cmp	r6, r9
   80dc8:	d1fa      	bne.n	80dc0 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   80dca:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80ed8 <xTaskGenericCreate+0x200>
   80dce:	4648      	mov	r0, r9
   80dd0:	4e33      	ldr	r6, [pc, #204]	; (80ea0 <xTaskGenericCreate+0x1c8>)
   80dd2:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   80dd4:	f8df 8104 	ldr.w	r8, [pc, #260]	; 80edc <xTaskGenericCreate+0x204>
   80dd8:	4640      	mov	r0, r8
   80dda:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   80ddc:	4831      	ldr	r0, [pc, #196]	; (80ea4 <xTaskGenericCreate+0x1cc>)
   80dde:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   80de0:	4831      	ldr	r0, [pc, #196]	; (80ea8 <xTaskGenericCreate+0x1d0>)
   80de2:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   80de4:	4831      	ldr	r0, [pc, #196]	; (80eac <xTaskGenericCreate+0x1d4>)
   80de6:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   80de8:	4b31      	ldr	r3, [pc, #196]	; (80eb0 <xTaskGenericCreate+0x1d8>)
   80dea:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   80dee:	4b31      	ldr	r3, [pc, #196]	; (80eb4 <xTaskGenericCreate+0x1dc>)
   80df0:	f8c3 8000 	str.w	r8, [r3]
   80df4:	e009      	b.n	80e0a <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   80df6:	4b30      	ldr	r3, [pc, #192]	; (80eb8 <xTaskGenericCreate+0x1e0>)
   80df8:	681b      	ldr	r3, [r3, #0]
   80dfa:	b933      	cbnz	r3, 80e0a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   80dfc:	4b26      	ldr	r3, [pc, #152]	; (80e98 <xTaskGenericCreate+0x1c0>)
   80dfe:	681b      	ldr	r3, [r3, #0]
   80e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80e02:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   80e04:	bf24      	itt	cs
   80e06:	4b24      	ldrcs	r3, [pc, #144]	; (80e98 <xTaskGenericCreate+0x1c0>)
   80e08:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   80e0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80e0c:	4a2b      	ldr	r2, [pc, #172]	; (80ebc <xTaskGenericCreate+0x1e4>)
   80e0e:	6812      	ldr	r2, [r2, #0]
   80e10:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   80e12:	bf84      	itt	hi
   80e14:	4a29      	ldrhi	r2, [pc, #164]	; (80ebc <xTaskGenericCreate+0x1e4>)
   80e16:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   80e18:	4a29      	ldr	r2, [pc, #164]	; (80ec0 <xTaskGenericCreate+0x1e8>)
   80e1a:	6811      	ldr	r1, [r2, #0]
   80e1c:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   80e1e:	3101      	adds	r1, #1
   80e20:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   80e22:	4a28      	ldr	r2, [pc, #160]	; (80ec4 <xTaskGenericCreate+0x1ec>)
   80e24:	6812      	ldr	r2, [r2, #0]
   80e26:	4293      	cmp	r3, r2
   80e28:	bf84      	itt	hi
   80e2a:	4a26      	ldrhi	r2, [pc, #152]	; (80ec4 <xTaskGenericCreate+0x1ec>)
   80e2c:	6013      	strhi	r3, [r2, #0]
   80e2e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e32:	481a      	ldr	r0, [pc, #104]	; (80e9c <xTaskGenericCreate+0x1c4>)
   80e34:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   80e38:	4639      	mov	r1, r7
   80e3a:	4b23      	ldr	r3, [pc, #140]	; (80ec8 <xTaskGenericCreate+0x1f0>)
   80e3c:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   80e3e:	4b23      	ldr	r3, [pc, #140]	; (80ecc <xTaskGenericCreate+0x1f4>)
   80e40:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   80e42:	4b1d      	ldr	r3, [pc, #116]	; (80eb8 <xTaskGenericCreate+0x1e0>)
   80e44:	681b      	ldr	r3, [r3, #0]
   80e46:	b14b      	cbz	r3, 80e5c <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   80e48:	4b13      	ldr	r3, [pc, #76]	; (80e98 <xTaskGenericCreate+0x1c0>)
   80e4a:	681b      	ldr	r3, [r3, #0]
   80e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80e4e:	429d      	cmp	r5, r3
   80e50:	d907      	bls.n	80e62 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   80e52:	4b1f      	ldr	r3, [pc, #124]	; (80ed0 <xTaskGenericCreate+0x1f8>)
   80e54:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   80e56:	2001      	movs	r0, #1
   80e58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e5c:	2001      	movs	r0, #1
   80e5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e62:	2001      	movs	r0, #1
   80e64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80e68:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   80e6c:	4640      	mov	r0, r8
   80e6e:	e75b      	b.n	80d28 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   80e70:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   80e74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e78:	000804ed 	.word	0x000804ed
   80e7c:	00080649 	.word	0x00080649
   80e80:	0008070d 	.word	0x0008070d
   80e84:	00082bf9 	.word	0x00082bf9
   80e88:	00082e6d 	.word	0x00082e6d
   80e8c:	000804a1 	.word	0x000804a1
   80e90:	000804fd 	.word	0x000804fd
   80e94:	2007ab1c 	.word	0x2007ab1c
   80e98:	2007aadc 	.word	0x2007aadc
   80e9c:	2007aa74 	.word	0x2007aa74
   80ea0:	000803ed 	.word	0x000803ed
   80ea4:	2007aae0 	.word	0x2007aae0
   80ea8:	2007aa48 	.word	0x2007aa48
   80eac:	2007aa28 	.word	0x2007aa28
   80eb0:	2007aa3c 	.word	0x2007aa3c
   80eb4:	2007aafc 	.word	0x2007aafc
   80eb8:	2007aa40 	.word	0x2007aa40
   80ebc:	2007ab20 	.word	0x2007ab20
   80ec0:	2007ab00 	.word	0x2007ab00
   80ec4:	2007aa70 	.word	0x2007aa70
   80ec8:	0008040d 	.word	0x0008040d
   80ecc:	0008051d 	.word	0x0008051d
   80ed0:	000804dd 	.word	0x000804dd
   80ed4:	00080405 	.word	0x00080405
   80ed8:	2007ab04 	.word	0x2007ab04
   80edc:	2007aa5c 	.word	0x2007aa5c

00080ee0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
   80ee0:	b570      	push	{r4, r5, r6, lr}
   80ee2:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
   80ee4:	4b16      	ldr	r3, [pc, #88]	; (80f40 <vTaskDelete+0x60>)
   80ee6:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
   80ee8:	4b16      	ldr	r3, [pc, #88]	; (80f44 <vTaskDelete+0x64>)
   80eea:	681b      	ldr	r3, [r3, #0]
   80eec:	429c      	cmp	r4, r3
   80eee:	d003      	beq.n	80ef8 <vTaskDelete+0x18>
   80ef0:	4626      	mov	r6, r4
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
   80ef2:	b92c      	cbnz	r4, 80f00 <vTaskDelete+0x20>
   80ef4:	4626      	mov	r6, r4
   80ef6:	e000      	b.n	80efa <vTaskDelete+0x1a>
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
			{
				pxTaskToDelete = NULL;
   80ef8:	2600      	movs	r6, #0
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
   80efa:	4b12      	ldr	r3, [pc, #72]	; (80f44 <vTaskDelete+0x64>)
   80efc:	681c      	ldr	r4, [r3, #0]
   80efe:	e7ff      	b.n	80f00 <vTaskDelete+0x20>

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   80f00:	1d25      	adds	r5, r4, #4
   80f02:	4628      	mov	r0, r5
   80f04:	4b10      	ldr	r3, [pc, #64]	; (80f48 <vTaskDelete+0x68>)
   80f06:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
   80f08:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80f0a:	b11b      	cbz	r3, 80f14 <vTaskDelete+0x34>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
   80f0c:	f104 0018 	add.w	r0, r4, #24
   80f10:	4b0d      	ldr	r3, [pc, #52]	; (80f48 <vTaskDelete+0x68>)
   80f12:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
   80f14:	480d      	ldr	r0, [pc, #52]	; (80f4c <vTaskDelete+0x6c>)
   80f16:	4629      	mov	r1, r5
   80f18:	4b0d      	ldr	r3, [pc, #52]	; (80f50 <vTaskDelete+0x70>)
   80f1a:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
   80f1c:	4b0d      	ldr	r3, [pc, #52]	; (80f54 <vTaskDelete+0x74>)
   80f1e:	681a      	ldr	r2, [r3, #0]
   80f20:	3201      	adds	r2, #1
   80f22:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
   80f24:	4b0c      	ldr	r3, [pc, #48]	; (80f58 <vTaskDelete+0x78>)
   80f26:	681a      	ldr	r2, [r3, #0]
   80f28:	3201      	adds	r2, #1
   80f2a:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   80f2c:	4b0b      	ldr	r3, [pc, #44]	; (80f5c <vTaskDelete+0x7c>)
   80f2e:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
   80f30:	4b0b      	ldr	r3, [pc, #44]	; (80f60 <vTaskDelete+0x80>)
   80f32:	681b      	ldr	r3, [r3, #0]
   80f34:	b113      	cbz	r3, 80f3c <vTaskDelete+0x5c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
   80f36:	b90e      	cbnz	r6, 80f3c <vTaskDelete+0x5c>
			{
				portYIELD_WITHIN_API();
   80f38:	4b0a      	ldr	r3, [pc, #40]	; (80f64 <vTaskDelete+0x84>)
   80f3a:	4798      	blx	r3
   80f3c:	bd70      	pop	{r4, r5, r6, pc}
   80f3e:	bf00      	nop
   80f40:	000804fd 	.word	0x000804fd
   80f44:	2007aadc 	.word	0x2007aadc
   80f48:	00080465 	.word	0x00080465
   80f4c:	2007aa48 	.word	0x2007aa48
   80f50:	0008040d 	.word	0x0008040d
   80f54:	2007aa44 	.word	0x2007aa44
   80f58:	2007ab00 	.word	0x2007ab00
   80f5c:	0008051d 	.word	0x0008051d
   80f60:	2007aa40 	.word	0x2007aa40
   80f64:	000804dd 	.word	0x000804dd

00080f68 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   80f68:	b510      	push	{r4, lr}
   80f6a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   80f6c:	2300      	movs	r3, #0
   80f6e:	9300      	str	r3, [sp, #0]
   80f70:	9301      	str	r3, [sp, #4]
   80f72:	9302      	str	r3, [sp, #8]
   80f74:	9303      	str	r3, [sp, #12]
   80f76:	480e      	ldr	r0, [pc, #56]	; (80fb0 <vTaskStartScheduler+0x48>)
   80f78:	490e      	ldr	r1, [pc, #56]	; (80fb4 <vTaskStartScheduler+0x4c>)
   80f7a:	2282      	movs	r2, #130	; 0x82
   80f7c:	4c0e      	ldr	r4, [pc, #56]	; (80fb8 <vTaskStartScheduler+0x50>)
   80f7e:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   80f80:	2801      	cmp	r0, #1
   80f82:	d10e      	bne.n	80fa2 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   80f84:	4b0d      	ldr	r3, [pc, #52]	; (80fbc <vTaskStartScheduler+0x54>)
   80f86:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   80f88:	2801      	cmp	r0, #1
   80f8a:	d10a      	bne.n	80fa2 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   80f8c:	4b0c      	ldr	r3, [pc, #48]	; (80fc0 <vTaskStartScheduler+0x58>)
   80f8e:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   80f90:	2201      	movs	r2, #1
   80f92:	4b0c      	ldr	r3, [pc, #48]	; (80fc4 <vTaskStartScheduler+0x5c>)
   80f94:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   80f96:	2200      	movs	r2, #0
   80f98:	4b0b      	ldr	r3, [pc, #44]	; (80fc8 <vTaskStartScheduler+0x60>)
   80f9a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   80f9c:	4b0b      	ldr	r3, [pc, #44]	; (80fcc <vTaskStartScheduler+0x64>)
   80f9e:	4798      	blx	r3
   80fa0:	e004      	b.n	80fac <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   80fa2:	b918      	cbnz	r0, 80fac <vTaskStartScheduler+0x44>
   80fa4:	4b06      	ldr	r3, [pc, #24]	; (80fc0 <vTaskStartScheduler+0x58>)
   80fa6:	4798      	blx	r3
   80fa8:	bf00      	nop
   80faa:	e7fd      	b.n	80fa8 <vTaskStartScheduler+0x40>
}
   80fac:	b004      	add	sp, #16
   80fae:	bd10      	pop	{r4, pc}
   80fb0:	00081271 	.word	0x00081271
   80fb4:	00085b10 	.word	0x00085b10
   80fb8:	00080cd9 	.word	0x00080cd9
   80fbc:	00081705 	.word	0x00081705
   80fc0:	000804ed 	.word	0x000804ed
   80fc4:	2007aa40 	.word	0x2007aa40
   80fc8:	2007aaf8 	.word	0x2007aaf8
   80fcc:	000805b9 	.word	0x000805b9

00080fd0 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   80fd0:	4b02      	ldr	r3, [pc, #8]	; (80fdc <vTaskSuspendAll+0xc>)
   80fd2:	681a      	ldr	r2, [r3, #0]
   80fd4:	3201      	adds	r2, #1
   80fd6:	601a      	str	r2, [r3, #0]
   80fd8:	4770      	bx	lr
   80fda:	bf00      	nop
   80fdc:	2007aad8 	.word	0x2007aad8

00080fe0 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   80fe0:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   80fe2:	4b04      	ldr	r3, [pc, #16]	; (80ff4 <xTaskGetTickCount+0x14>)
   80fe4:	4798      	blx	r3
	{
		xTicks = xTickCount;
   80fe6:	4b04      	ldr	r3, [pc, #16]	; (80ff8 <xTaskGetTickCount+0x18>)
   80fe8:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   80fea:	4b04      	ldr	r3, [pc, #16]	; (80ffc <xTaskGetTickCount+0x1c>)
   80fec:	4798      	blx	r3

	return xTicks;
}
   80fee:	4620      	mov	r0, r4
   80ff0:	bd10      	pop	{r4, pc}
   80ff2:	bf00      	nop
   80ff4:	000804fd 	.word	0x000804fd
   80ff8:	2007aaf8 	.word	0x2007aaf8
   80ffc:	0008051d 	.word	0x0008051d

00081000 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81004:	4b3a      	ldr	r3, [pc, #232]	; (810f0 <vTaskIncrementTick+0xf0>)
   81006:	681b      	ldr	r3, [r3, #0]
   81008:	2b00      	cmp	r3, #0
   8100a:	d16b      	bne.n	810e4 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   8100c:	4b39      	ldr	r3, [pc, #228]	; (810f4 <vTaskIncrementTick+0xf4>)
   8100e:	681a      	ldr	r2, [r3, #0]
   81010:	3201      	adds	r2, #1
   81012:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   81014:	681b      	ldr	r3, [r3, #0]
   81016:	bb03      	cbnz	r3, 8105a <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81018:	4b37      	ldr	r3, [pc, #220]	; (810f8 <vTaskIncrementTick+0xf8>)
   8101a:	681b      	ldr	r3, [r3, #0]
   8101c:	681b      	ldr	r3, [r3, #0]
   8101e:	b11b      	cbz	r3, 81028 <vTaskIncrementTick+0x28>
   81020:	4b36      	ldr	r3, [pc, #216]	; (810fc <vTaskIncrementTick+0xfc>)
   81022:	4798      	blx	r3
   81024:	bf00      	nop
   81026:	e7fd      	b.n	81024 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   81028:	4b33      	ldr	r3, [pc, #204]	; (810f8 <vTaskIncrementTick+0xf8>)
   8102a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   8102c:	4a34      	ldr	r2, [pc, #208]	; (81100 <vTaskIncrementTick+0x100>)
   8102e:	6810      	ldr	r0, [r2, #0]
   81030:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81032:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81034:	4a33      	ldr	r2, [pc, #204]	; (81104 <vTaskIncrementTick+0x104>)
   81036:	6811      	ldr	r1, [r2, #0]
   81038:	3101      	adds	r1, #1
   8103a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8103c:	681b      	ldr	r3, [r3, #0]
   8103e:	681b      	ldr	r3, [r3, #0]
   81040:	b923      	cbnz	r3, 8104c <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81042:	f04f 32ff 	mov.w	r2, #4294967295
   81046:	4b30      	ldr	r3, [pc, #192]	; (81108 <vTaskIncrementTick+0x108>)
   81048:	601a      	str	r2, [r3, #0]
   8104a:	e006      	b.n	8105a <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   8104c:	4b2a      	ldr	r3, [pc, #168]	; (810f8 <vTaskIncrementTick+0xf8>)
   8104e:	681b      	ldr	r3, [r3, #0]
   81050:	68db      	ldr	r3, [r3, #12]
   81052:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81054:	685a      	ldr	r2, [r3, #4]
   81056:	4b2c      	ldr	r3, [pc, #176]	; (81108 <vTaskIncrementTick+0x108>)
   81058:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8105a:	4b26      	ldr	r3, [pc, #152]	; (810f4 <vTaskIncrementTick+0xf4>)
   8105c:	681a      	ldr	r2, [r3, #0]
   8105e:	4b2a      	ldr	r3, [pc, #168]	; (81108 <vTaskIncrementTick+0x108>)
   81060:	681b      	ldr	r3, [r3, #0]
   81062:	429a      	cmp	r2, r3
   81064:	d342      	bcc.n	810ec <vTaskIncrementTick+0xec>
   81066:	4b24      	ldr	r3, [pc, #144]	; (810f8 <vTaskIncrementTick+0xf8>)
   81068:	681b      	ldr	r3, [r3, #0]
   8106a:	681b      	ldr	r3, [r3, #0]
   8106c:	b14b      	cbz	r3, 81082 <vTaskIncrementTick+0x82>
   8106e:	4b22      	ldr	r3, [pc, #136]	; (810f8 <vTaskIncrementTick+0xf8>)
   81070:	681b      	ldr	r3, [r3, #0]
   81072:	68db      	ldr	r3, [r3, #12]
   81074:	68dc      	ldr	r4, [r3, #12]
   81076:	6863      	ldr	r3, [r4, #4]
   81078:	4a1e      	ldr	r2, [pc, #120]	; (810f4 <vTaskIncrementTick+0xf4>)
   8107a:	6812      	ldr	r2, [r2, #0]
   8107c:	4293      	cmp	r3, r2
   8107e:	d913      	bls.n	810a8 <vTaskIncrementTick+0xa8>
   81080:	e00e      	b.n	810a0 <vTaskIncrementTick+0xa0>
   81082:	f04f 32ff 	mov.w	r2, #4294967295
   81086:	4b20      	ldr	r3, [pc, #128]	; (81108 <vTaskIncrementTick+0x108>)
   81088:	601a      	str	r2, [r3, #0]
   8108a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8108e:	4b1a      	ldr	r3, [pc, #104]	; (810f8 <vTaskIncrementTick+0xf8>)
   81090:	681b      	ldr	r3, [r3, #0]
   81092:	68db      	ldr	r3, [r3, #12]
   81094:	68dc      	ldr	r4, [r3, #12]
   81096:	6863      	ldr	r3, [r4, #4]
   81098:	4a16      	ldr	r2, [pc, #88]	; (810f4 <vTaskIncrementTick+0xf4>)
   8109a:	6812      	ldr	r2, [r2, #0]
   8109c:	4293      	cmp	r3, r2
   8109e:	d907      	bls.n	810b0 <vTaskIncrementTick+0xb0>
   810a0:	4a19      	ldr	r2, [pc, #100]	; (81108 <vTaskIncrementTick+0x108>)
   810a2:	6013      	str	r3, [r2, #0]
   810a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810a8:	4e18      	ldr	r6, [pc, #96]	; (8110c <vTaskIncrementTick+0x10c>)
   810aa:	4f19      	ldr	r7, [pc, #100]	; (81110 <vTaskIncrementTick+0x110>)
   810ac:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8111c <vTaskIncrementTick+0x11c>
   810b0:	1d25      	adds	r5, r4, #4
   810b2:	4628      	mov	r0, r5
   810b4:	47b0      	blx	r6
   810b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   810b8:	b113      	cbz	r3, 810c0 <vTaskIncrementTick+0xc0>
   810ba:	f104 0018 	add.w	r0, r4, #24
   810be:	47b0      	blx	r6
   810c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   810c2:	683a      	ldr	r2, [r7, #0]
   810c4:	4293      	cmp	r3, r2
   810c6:	bf88      	it	hi
   810c8:	603b      	strhi	r3, [r7, #0]
   810ca:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   810ce:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   810d2:	4629      	mov	r1, r5
   810d4:	4b0f      	ldr	r3, [pc, #60]	; (81114 <vTaskIncrementTick+0x114>)
   810d6:	4798      	blx	r3
   810d8:	4b07      	ldr	r3, [pc, #28]	; (810f8 <vTaskIncrementTick+0xf8>)
   810da:	681b      	ldr	r3, [r3, #0]
   810dc:	681b      	ldr	r3, [r3, #0]
   810de:	2b00      	cmp	r3, #0
   810e0:	d1d5      	bne.n	8108e <vTaskIncrementTick+0x8e>
   810e2:	e7ce      	b.n	81082 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   810e4:	4b0c      	ldr	r3, [pc, #48]	; (81118 <vTaskIncrementTick+0x118>)
   810e6:	681a      	ldr	r2, [r3, #0]
   810e8:	3201      	adds	r2, #1
   810ea:	601a      	str	r2, [r3, #0]
   810ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810f0:	2007aad8 	.word	0x2007aad8
   810f4:	2007aaf8 	.word	0x2007aaf8
   810f8:	2007aa3c 	.word	0x2007aa3c
   810fc:	000804ed 	.word	0x000804ed
   81100:	2007aafc 	.word	0x2007aafc
   81104:	2007aaf4 	.word	0x2007aaf4
   81108:	20070134 	.word	0x20070134
   8110c:	00080465 	.word	0x00080465
   81110:	2007aa70 	.word	0x2007aa70
   81114:	0008040d 	.word	0x0008040d
   81118:	2007aa24 	.word	0x2007aa24
   8111c:	2007aa74 	.word	0x2007aa74

00081120 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81124:	4b31      	ldr	r3, [pc, #196]	; (811ec <xTaskResumeAll+0xcc>)
   81126:	681b      	ldr	r3, [r3, #0]
   81128:	b91b      	cbnz	r3, 81132 <xTaskResumeAll+0x12>
   8112a:	4b31      	ldr	r3, [pc, #196]	; (811f0 <xTaskResumeAll+0xd0>)
   8112c:	4798      	blx	r3
   8112e:	bf00      	nop
   81130:	e7fd      	b.n	8112e <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81132:	4b30      	ldr	r3, [pc, #192]	; (811f4 <xTaskResumeAll+0xd4>)
   81134:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81136:	4b2d      	ldr	r3, [pc, #180]	; (811ec <xTaskResumeAll+0xcc>)
   81138:	681a      	ldr	r2, [r3, #0]
   8113a:	3a01      	subs	r2, #1
   8113c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8113e:	681b      	ldr	r3, [r3, #0]
   81140:	2b00      	cmp	r3, #0
   81142:	d148      	bne.n	811d6 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81144:	4b2c      	ldr	r3, [pc, #176]	; (811f8 <xTaskResumeAll+0xd8>)
   81146:	681b      	ldr	r3, [r3, #0]
   81148:	2b00      	cmp	r3, #0
   8114a:	d046      	beq.n	811da <xTaskResumeAll+0xba>
   8114c:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8114e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81224 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81152:	4f2a      	ldr	r7, [pc, #168]	; (811fc <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81154:	4e2a      	ldr	r6, [pc, #168]	; (81200 <xTaskResumeAll+0xe0>)
   81156:	e01d      	b.n	81194 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81158:	f8d8 300c 	ldr.w	r3, [r8, #12]
   8115c:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   8115e:	f104 0018 	add.w	r0, r4, #24
   81162:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81164:	f104 0904 	add.w	r9, r4, #4
   81168:	4648      	mov	r0, r9
   8116a:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   8116c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8116e:	6832      	ldr	r2, [r6, #0]
   81170:	4293      	cmp	r3, r2
   81172:	bf88      	it	hi
   81174:	6033      	strhi	r3, [r6, #0]
   81176:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8117a:	4822      	ldr	r0, [pc, #136]	; (81204 <xTaskResumeAll+0xe4>)
   8117c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81180:	4649      	mov	r1, r9
   81182:	4b21      	ldr	r3, [pc, #132]	; (81208 <xTaskResumeAll+0xe8>)
   81184:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81186:	4b21      	ldr	r3, [pc, #132]	; (8120c <xTaskResumeAll+0xec>)
   81188:	681b      	ldr	r3, [r3, #0]
   8118a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8118c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8118e:	429a      	cmp	r2, r3
   81190:	bf28      	it	cs
   81192:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81194:	f8d8 3000 	ldr.w	r3, [r8]
   81198:	2b00      	cmp	r3, #0
   8119a:	d1dd      	bne.n	81158 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8119c:	4b1c      	ldr	r3, [pc, #112]	; (81210 <xTaskResumeAll+0xf0>)
   8119e:	681b      	ldr	r3, [r3, #0]
   811a0:	b163      	cbz	r3, 811bc <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   811a2:	4b1b      	ldr	r3, [pc, #108]	; (81210 <xTaskResumeAll+0xf0>)
   811a4:	681b      	ldr	r3, [r3, #0]
   811a6:	b17b      	cbz	r3, 811c8 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   811a8:	4d1a      	ldr	r5, [pc, #104]	; (81214 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   811aa:	4c19      	ldr	r4, [pc, #100]	; (81210 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   811ac:	47a8      	blx	r5
						--uxMissedTicks;
   811ae:	6823      	ldr	r3, [r4, #0]
   811b0:	3b01      	subs	r3, #1
   811b2:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   811b4:	6823      	ldr	r3, [r4, #0]
   811b6:	2b00      	cmp	r3, #0
   811b8:	d1f8      	bne.n	811ac <xTaskResumeAll+0x8c>
   811ba:	e005      	b.n	811c8 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   811bc:	2d01      	cmp	r5, #1
   811be:	d003      	beq.n	811c8 <xTaskResumeAll+0xa8>
   811c0:	4b15      	ldr	r3, [pc, #84]	; (81218 <xTaskResumeAll+0xf8>)
   811c2:	681b      	ldr	r3, [r3, #0]
   811c4:	2b01      	cmp	r3, #1
   811c6:	d10a      	bne.n	811de <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   811c8:	2200      	movs	r2, #0
   811ca:	4b13      	ldr	r3, [pc, #76]	; (81218 <xTaskResumeAll+0xf8>)
   811cc:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   811ce:	4b13      	ldr	r3, [pc, #76]	; (8121c <xTaskResumeAll+0xfc>)
   811d0:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   811d2:	2401      	movs	r4, #1
   811d4:	e004      	b.n	811e0 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   811d6:	2400      	movs	r4, #0
   811d8:	e002      	b.n	811e0 <xTaskResumeAll+0xc0>
   811da:	2400      	movs	r4, #0
   811dc:	e000      	b.n	811e0 <xTaskResumeAll+0xc0>
   811de:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   811e0:	4b0f      	ldr	r3, [pc, #60]	; (81220 <xTaskResumeAll+0x100>)
   811e2:	4798      	blx	r3

	return xAlreadyYielded;
}
   811e4:	4620      	mov	r0, r4
   811e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   811ea:	bf00      	nop
   811ec:	2007aad8 	.word	0x2007aad8
   811f0:	000804ed 	.word	0x000804ed
   811f4:	000804fd 	.word	0x000804fd
   811f8:	2007ab1c 	.word	0x2007ab1c
   811fc:	00080465 	.word	0x00080465
   81200:	2007aa70 	.word	0x2007aa70
   81204:	2007aa74 	.word	0x2007aa74
   81208:	0008040d 	.word	0x0008040d
   8120c:	2007aadc 	.word	0x2007aadc
   81210:	2007aa24 	.word	0x2007aa24
   81214:	00081001 	.word	0x00081001
   81218:	2007ab18 	.word	0x2007ab18
   8121c:	000804dd 	.word	0x000804dd
   81220:	0008051d 	.word	0x0008051d
   81224:	2007aae0 	.word	0x2007aae0

00081228 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   81228:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   8122a:	4604      	mov	r4, r0
   8122c:	b178      	cbz	r0, 8124e <vTaskDelay+0x26>
		{
			vTaskSuspendAll();
   8122e:	4b09      	ldr	r3, [pc, #36]	; (81254 <vTaskDelay+0x2c>)
   81230:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   81232:	4b09      	ldr	r3, [pc, #36]	; (81258 <vTaskDelay+0x30>)
   81234:	681b      	ldr	r3, [r3, #0]
   81236:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81238:	4b08      	ldr	r3, [pc, #32]	; (8125c <vTaskDelay+0x34>)
   8123a:	6818      	ldr	r0, [r3, #0]
   8123c:	3004      	adds	r0, #4
   8123e:	4b08      	ldr	r3, [pc, #32]	; (81260 <vTaskDelay+0x38>)
   81240:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81242:	4620      	mov	r0, r4
   81244:	4b07      	ldr	r3, [pc, #28]	; (81264 <vTaskDelay+0x3c>)
   81246:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   81248:	4b07      	ldr	r3, [pc, #28]	; (81268 <vTaskDelay+0x40>)
   8124a:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8124c:	b908      	cbnz	r0, 81252 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
   8124e:	4b07      	ldr	r3, [pc, #28]	; (8126c <vTaskDelay+0x44>)
   81250:	4798      	blx	r3
   81252:	bd10      	pop	{r4, pc}
   81254:	00080fd1 	.word	0x00080fd1
   81258:	2007aaf8 	.word	0x2007aaf8
   8125c:	2007aadc 	.word	0x2007aadc
   81260:	00080465 	.word	0x00080465
   81264:	00080c81 	.word	0x00080c81
   81268:	00081121 	.word	0x00081121
   8126c:	000804dd 	.word	0x000804dd

00081270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81270:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81272:	4d15      	ldr	r5, [pc, #84]	; (812c8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81274:	4e15      	ldr	r6, [pc, #84]	; (812cc <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81276:	f8df 8078 	ldr.w	r8, [pc, #120]	; 812f0 <prvIdleTask+0x80>
   8127a:	e01c      	b.n	812b6 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   8127c:	4b14      	ldr	r3, [pc, #80]	; (812d0 <prvIdleTask+0x60>)
   8127e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81280:	4b14      	ldr	r3, [pc, #80]	; (812d4 <prvIdleTask+0x64>)
   81282:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81284:	4b14      	ldr	r3, [pc, #80]	; (812d8 <prvIdleTask+0x68>)
   81286:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81288:	b1ac      	cbz	r4, 812b6 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   8128a:	4b14      	ldr	r3, [pc, #80]	; (812dc <prvIdleTask+0x6c>)
   8128c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   8128e:	4b11      	ldr	r3, [pc, #68]	; (812d4 <prvIdleTask+0x64>)
   81290:	68db      	ldr	r3, [r3, #12]
   81292:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81294:	1d20      	adds	r0, r4, #4
   81296:	4b12      	ldr	r3, [pc, #72]	; (812e0 <prvIdleTask+0x70>)
   81298:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8129a:	4b12      	ldr	r3, [pc, #72]	; (812e4 <prvIdleTask+0x74>)
   8129c:	681a      	ldr	r2, [r3, #0]
   8129e:	3a01      	subs	r2, #1
   812a0:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   812a2:	682b      	ldr	r3, [r5, #0]
   812a4:	3b01      	subs	r3, #1
   812a6:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   812a8:	4b0f      	ldr	r3, [pc, #60]	; (812e8 <prvIdleTask+0x78>)
   812aa:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   812ac:	6b20      	ldr	r0, [r4, #48]	; 0x30
   812ae:	4f0f      	ldr	r7, [pc, #60]	; (812ec <prvIdleTask+0x7c>)
   812b0:	47b8      	blx	r7
		vPortFree( pxTCB );
   812b2:	4620      	mov	r0, r4
   812b4:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   812b6:	682b      	ldr	r3, [r5, #0]
   812b8:	2b00      	cmp	r3, #0
   812ba:	d1df      	bne.n	8127c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   812bc:	6833      	ldr	r3, [r6, #0]
   812be:	2b01      	cmp	r3, #1
   812c0:	d9f9      	bls.n	812b6 <prvIdleTask+0x46>
			{
				taskYIELD();
   812c2:	47c0      	blx	r8
   812c4:	e7f7      	b.n	812b6 <prvIdleTask+0x46>
   812c6:	bf00      	nop
   812c8:	2007aa44 	.word	0x2007aa44
   812cc:	2007aa74 	.word	0x2007aa74
   812d0:	00080fd1 	.word	0x00080fd1
   812d4:	2007aa48 	.word	0x2007aa48
   812d8:	00081121 	.word	0x00081121
   812dc:	000804fd 	.word	0x000804fd
   812e0:	00080465 	.word	0x00080465
   812e4:	2007ab1c 	.word	0x2007ab1c
   812e8:	0008051d 	.word	0x0008051d
   812ec:	0008070d 	.word	0x0008070d
   812f0:	000804dd 	.word	0x000804dd

000812f4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   812f4:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   812f6:	4b1d      	ldr	r3, [pc, #116]	; (8136c <vTaskSwitchContext+0x78>)
   812f8:	681b      	ldr	r3, [r3, #0]
   812fa:	b95b      	cbnz	r3, 81314 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   812fc:	4b1c      	ldr	r3, [pc, #112]	; (81370 <vTaskSwitchContext+0x7c>)
   812fe:	681b      	ldr	r3, [r3, #0]
   81300:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81304:	009b      	lsls	r3, r3, #2
   81306:	4a1b      	ldr	r2, [pc, #108]	; (81374 <vTaskSwitchContext+0x80>)
   81308:	58d3      	ldr	r3, [r2, r3]
   8130a:	b9cb      	cbnz	r3, 81340 <vTaskSwitchContext+0x4c>
   8130c:	4b18      	ldr	r3, [pc, #96]	; (81370 <vTaskSwitchContext+0x7c>)
   8130e:	681b      	ldr	r3, [r3, #0]
   81310:	b953      	cbnz	r3, 81328 <vTaskSwitchContext+0x34>
   81312:	e005      	b.n	81320 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81314:	2201      	movs	r2, #1
   81316:	4b18      	ldr	r3, [pc, #96]	; (81378 <vTaskSwitchContext+0x84>)
   81318:	601a      	str	r2, [r3, #0]
   8131a:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8131c:	681a      	ldr	r2, [r3, #0]
   8131e:	b92a      	cbnz	r2, 8132c <vTaskSwitchContext+0x38>
   81320:	4b16      	ldr	r3, [pc, #88]	; (8137c <vTaskSwitchContext+0x88>)
   81322:	4798      	blx	r3
   81324:	bf00      	nop
   81326:	e7fd      	b.n	81324 <vTaskSwitchContext+0x30>
   81328:	4b11      	ldr	r3, [pc, #68]	; (81370 <vTaskSwitchContext+0x7c>)
   8132a:	4912      	ldr	r1, [pc, #72]	; (81374 <vTaskSwitchContext+0x80>)
   8132c:	681a      	ldr	r2, [r3, #0]
   8132e:	3a01      	subs	r2, #1
   81330:	601a      	str	r2, [r3, #0]
   81332:	681a      	ldr	r2, [r3, #0]
   81334:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81338:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   8133c:	2a00      	cmp	r2, #0
   8133e:	d0ed      	beq.n	8131c <vTaskSwitchContext+0x28>
   81340:	4b0b      	ldr	r3, [pc, #44]	; (81370 <vTaskSwitchContext+0x7c>)
   81342:	681b      	ldr	r3, [r3, #0]
   81344:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81348:	4a0a      	ldr	r2, [pc, #40]	; (81374 <vTaskSwitchContext+0x80>)
   8134a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8134e:	685a      	ldr	r2, [r3, #4]
   81350:	6852      	ldr	r2, [r2, #4]
   81352:	605a      	str	r2, [r3, #4]
   81354:	f103 0108 	add.w	r1, r3, #8
   81358:	428a      	cmp	r2, r1
   8135a:	bf04      	itt	eq
   8135c:	6852      	ldreq	r2, [r2, #4]
   8135e:	605a      	streq	r2, [r3, #4]
   81360:	685b      	ldr	r3, [r3, #4]
   81362:	68da      	ldr	r2, [r3, #12]
   81364:	4b06      	ldr	r3, [pc, #24]	; (81380 <vTaskSwitchContext+0x8c>)
   81366:	601a      	str	r2, [r3, #0]
   81368:	bd08      	pop	{r3, pc}
   8136a:	bf00      	nop
   8136c:	2007aad8 	.word	0x2007aad8
   81370:	2007aa70 	.word	0x2007aa70
   81374:	2007aa74 	.word	0x2007aa74
   81378:	2007ab18 	.word	0x2007ab18
   8137c:	000804ed 	.word	0x000804ed
   81380:	2007aadc 	.word	0x2007aadc

00081384 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81384:	b538      	push	{r3, r4, r5, lr}
   81386:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81388:	b918      	cbnz	r0, 81392 <vTaskPlaceOnEventList+0xe>
   8138a:	4b0e      	ldr	r3, [pc, #56]	; (813c4 <vTaskPlaceOnEventList+0x40>)
   8138c:	4798      	blx	r3
   8138e:	bf00      	nop
   81390:	e7fd      	b.n	8138e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81392:	4d0d      	ldr	r5, [pc, #52]	; (813c8 <vTaskPlaceOnEventList+0x44>)
   81394:	6829      	ldr	r1, [r5, #0]
   81396:	3118      	adds	r1, #24
   81398:	4b0c      	ldr	r3, [pc, #48]	; (813cc <vTaskPlaceOnEventList+0x48>)
   8139a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8139c:	6828      	ldr	r0, [r5, #0]
   8139e:	3004      	adds	r0, #4
   813a0:	4b0b      	ldr	r3, [pc, #44]	; (813d0 <vTaskPlaceOnEventList+0x4c>)
   813a2:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   813a4:	f1b4 3fff 	cmp.w	r4, #4294967295
   813a8:	d105      	bne.n	813b6 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   813aa:	6829      	ldr	r1, [r5, #0]
   813ac:	4809      	ldr	r0, [pc, #36]	; (813d4 <vTaskPlaceOnEventList+0x50>)
   813ae:	3104      	adds	r1, #4
   813b0:	4b09      	ldr	r3, [pc, #36]	; (813d8 <vTaskPlaceOnEventList+0x54>)
   813b2:	4798      	blx	r3
   813b4:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   813b6:	4b09      	ldr	r3, [pc, #36]	; (813dc <vTaskPlaceOnEventList+0x58>)
   813b8:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   813ba:	4420      	add	r0, r4
   813bc:	4b08      	ldr	r3, [pc, #32]	; (813e0 <vTaskPlaceOnEventList+0x5c>)
   813be:	4798      	blx	r3
   813c0:	bd38      	pop	{r3, r4, r5, pc}
   813c2:	bf00      	nop
   813c4:	000804ed 	.word	0x000804ed
   813c8:	2007aadc 	.word	0x2007aadc
   813cc:	00080429 	.word	0x00080429
   813d0:	00080465 	.word	0x00080465
   813d4:	2007aa28 	.word	0x2007aa28
   813d8:	0008040d 	.word	0x0008040d
   813dc:	2007aaf8 	.word	0x2007aaf8
   813e0:	00080c81 	.word	0x00080c81

000813e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   813e4:	b538      	push	{r3, r4, r5, lr}
   813e6:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   813e8:	b918      	cbnz	r0, 813f2 <vTaskPlaceOnEventListRestricted+0xe>
   813ea:	4b09      	ldr	r3, [pc, #36]	; (81410 <vTaskPlaceOnEventListRestricted+0x2c>)
   813ec:	4798      	blx	r3
   813ee:	bf00      	nop
   813f0:	e7fd      	b.n	813ee <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   813f2:	4c08      	ldr	r4, [pc, #32]	; (81414 <vTaskPlaceOnEventListRestricted+0x30>)
   813f4:	6821      	ldr	r1, [r4, #0]
   813f6:	3118      	adds	r1, #24
   813f8:	4b07      	ldr	r3, [pc, #28]	; (81418 <vTaskPlaceOnEventListRestricted+0x34>)
   813fa:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   813fc:	6820      	ldr	r0, [r4, #0]
   813fe:	3004      	adds	r0, #4
   81400:	4b06      	ldr	r3, [pc, #24]	; (8141c <vTaskPlaceOnEventListRestricted+0x38>)
   81402:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81404:	4b06      	ldr	r3, [pc, #24]	; (81420 <vTaskPlaceOnEventListRestricted+0x3c>)
   81406:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81408:	4428      	add	r0, r5
   8140a:	4b06      	ldr	r3, [pc, #24]	; (81424 <vTaskPlaceOnEventListRestricted+0x40>)
   8140c:	4798      	blx	r3
   8140e:	bd38      	pop	{r3, r4, r5, pc}
   81410:	000804ed 	.word	0x000804ed
   81414:	2007aadc 	.word	0x2007aadc
   81418:	0008040d 	.word	0x0008040d
   8141c:	00080465 	.word	0x00080465
   81420:	2007aaf8 	.word	0x2007aaf8
   81424:	00080c81 	.word	0x00080c81

00081428 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81428:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   8142a:	68c3      	ldr	r3, [r0, #12]
   8142c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   8142e:	b91c      	cbnz	r4, 81438 <xTaskRemoveFromEventList+0x10>
   81430:	4b16      	ldr	r3, [pc, #88]	; (8148c <xTaskRemoveFromEventList+0x64>)
   81432:	4798      	blx	r3
   81434:	bf00      	nop
   81436:	e7fd      	b.n	81434 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81438:	f104 0518 	add.w	r5, r4, #24
   8143c:	4628      	mov	r0, r5
   8143e:	4b14      	ldr	r3, [pc, #80]	; (81490 <xTaskRemoveFromEventList+0x68>)
   81440:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81442:	4b14      	ldr	r3, [pc, #80]	; (81494 <xTaskRemoveFromEventList+0x6c>)
   81444:	681b      	ldr	r3, [r3, #0]
   81446:	b99b      	cbnz	r3, 81470 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81448:	1d25      	adds	r5, r4, #4
   8144a:	4628      	mov	r0, r5
   8144c:	4b10      	ldr	r3, [pc, #64]	; (81490 <xTaskRemoveFromEventList+0x68>)
   8144e:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81450:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81452:	4a11      	ldr	r2, [pc, #68]	; (81498 <xTaskRemoveFromEventList+0x70>)
   81454:	6812      	ldr	r2, [r2, #0]
   81456:	4293      	cmp	r3, r2
   81458:	bf84      	itt	hi
   8145a:	4a0f      	ldrhi	r2, [pc, #60]	; (81498 <xTaskRemoveFromEventList+0x70>)
   8145c:	6013      	strhi	r3, [r2, #0]
   8145e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81462:	480e      	ldr	r0, [pc, #56]	; (8149c <xTaskRemoveFromEventList+0x74>)
   81464:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81468:	4629      	mov	r1, r5
   8146a:	4b0d      	ldr	r3, [pc, #52]	; (814a0 <xTaskRemoveFromEventList+0x78>)
   8146c:	4798      	blx	r3
   8146e:	e003      	b.n	81478 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81470:	480c      	ldr	r0, [pc, #48]	; (814a4 <xTaskRemoveFromEventList+0x7c>)
   81472:	4629      	mov	r1, r5
   81474:	4b0a      	ldr	r3, [pc, #40]	; (814a0 <xTaskRemoveFromEventList+0x78>)
   81476:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81478:	4b0b      	ldr	r3, [pc, #44]	; (814a8 <xTaskRemoveFromEventList+0x80>)
   8147a:	681b      	ldr	r3, [r3, #0]
   8147c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81480:	4298      	cmp	r0, r3
   81482:	bf34      	ite	cc
   81484:	2000      	movcc	r0, #0
   81486:	2001      	movcs	r0, #1
   81488:	bd38      	pop	{r3, r4, r5, pc}
   8148a:	bf00      	nop
   8148c:	000804ed 	.word	0x000804ed
   81490:	00080465 	.word	0x00080465
   81494:	2007aad8 	.word	0x2007aad8
   81498:	2007aa70 	.word	0x2007aa70
   8149c:	2007aa74 	.word	0x2007aa74
   814a0:	0008040d 	.word	0x0008040d
   814a4:	2007aae0 	.word	0x2007aae0
   814a8:	2007aadc 	.word	0x2007aadc

000814ac <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   814ac:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   814ae:	b918      	cbnz	r0, 814b8 <vTaskSetTimeOutState+0xc>
   814b0:	4b05      	ldr	r3, [pc, #20]	; (814c8 <vTaskSetTimeOutState+0x1c>)
   814b2:	4798      	blx	r3
   814b4:	bf00      	nop
   814b6:	e7fd      	b.n	814b4 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   814b8:	4a04      	ldr	r2, [pc, #16]	; (814cc <vTaskSetTimeOutState+0x20>)
   814ba:	6812      	ldr	r2, [r2, #0]
   814bc:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   814be:	4a04      	ldr	r2, [pc, #16]	; (814d0 <vTaskSetTimeOutState+0x24>)
   814c0:	6812      	ldr	r2, [r2, #0]
   814c2:	6042      	str	r2, [r0, #4]
   814c4:	bd08      	pop	{r3, pc}
   814c6:	bf00      	nop
   814c8:	000804ed 	.word	0x000804ed
   814cc:	2007aaf4 	.word	0x2007aaf4
   814d0:	2007aaf8 	.word	0x2007aaf8

000814d4 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   814d4:	b538      	push	{r3, r4, r5, lr}
   814d6:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   814d8:	4604      	mov	r4, r0
   814da:	b918      	cbnz	r0, 814e4 <xTaskCheckForTimeOut+0x10>
   814dc:	4b18      	ldr	r3, [pc, #96]	; (81540 <xTaskCheckForTimeOut+0x6c>)
   814de:	4798      	blx	r3
   814e0:	bf00      	nop
   814e2:	e7fd      	b.n	814e0 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   814e4:	b919      	cbnz	r1, 814ee <xTaskCheckForTimeOut+0x1a>
   814e6:	4b16      	ldr	r3, [pc, #88]	; (81540 <xTaskCheckForTimeOut+0x6c>)
   814e8:	4798      	blx	r3
   814ea:	bf00      	nop
   814ec:	e7fd      	b.n	814ea <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   814ee:	4b15      	ldr	r3, [pc, #84]	; (81544 <xTaskCheckForTimeOut+0x70>)
   814f0:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   814f2:	682b      	ldr	r3, [r5, #0]
   814f4:	f1b3 3fff 	cmp.w	r3, #4294967295
   814f8:	d019      	beq.n	8152e <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   814fa:	4a13      	ldr	r2, [pc, #76]	; (81548 <xTaskCheckForTimeOut+0x74>)
   814fc:	6811      	ldr	r1, [r2, #0]
   814fe:	6822      	ldr	r2, [r4, #0]
   81500:	428a      	cmp	r2, r1
   81502:	d004      	beq.n	8150e <xTaskCheckForTimeOut+0x3a>
   81504:	4a11      	ldr	r2, [pc, #68]	; (8154c <xTaskCheckForTimeOut+0x78>)
   81506:	6811      	ldr	r1, [r2, #0]
   81508:	6862      	ldr	r2, [r4, #4]
   8150a:	428a      	cmp	r2, r1
   8150c:	d911      	bls.n	81532 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   8150e:	4a0f      	ldr	r2, [pc, #60]	; (8154c <xTaskCheckForTimeOut+0x78>)
   81510:	6811      	ldr	r1, [r2, #0]
   81512:	6862      	ldr	r2, [r4, #4]
   81514:	1a89      	subs	r1, r1, r2
   81516:	428b      	cmp	r3, r1
   81518:	d90d      	bls.n	81536 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   8151a:	490c      	ldr	r1, [pc, #48]	; (8154c <xTaskCheckForTimeOut+0x78>)
   8151c:	6809      	ldr	r1, [r1, #0]
   8151e:	1a52      	subs	r2, r2, r1
   81520:	4413      	add	r3, r2
   81522:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81524:	4620      	mov	r0, r4
   81526:	4b0a      	ldr	r3, [pc, #40]	; (81550 <xTaskCheckForTimeOut+0x7c>)
   81528:	4798      	blx	r3
			xReturn = pdFALSE;
   8152a:	2400      	movs	r4, #0
   8152c:	e004      	b.n	81538 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8152e:	2400      	movs	r4, #0
   81530:	e002      	b.n	81538 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81532:	2401      	movs	r4, #1
   81534:	e000      	b.n	81538 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81536:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81538:	4b06      	ldr	r3, [pc, #24]	; (81554 <xTaskCheckForTimeOut+0x80>)
   8153a:	4798      	blx	r3

	return xReturn;
}
   8153c:	4620      	mov	r0, r4
   8153e:	bd38      	pop	{r3, r4, r5, pc}
   81540:	000804ed 	.word	0x000804ed
   81544:	000804fd 	.word	0x000804fd
   81548:	2007aaf4 	.word	0x2007aaf4
   8154c:	2007aaf8 	.word	0x2007aaf8
   81550:	000814ad 	.word	0x000814ad
   81554:	0008051d 	.word	0x0008051d

00081558 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81558:	2201      	movs	r2, #1
   8155a:	4b01      	ldr	r3, [pc, #4]	; (81560 <vTaskMissedYield+0x8>)
   8155c:	601a      	str	r2, [r3, #0]
   8155e:	4770      	bx	lr
   81560:	2007ab18 	.word	0x2007ab18

00081564 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81564:	4b01      	ldr	r3, [pc, #4]	; (8156c <xTaskGetCurrentTaskHandle+0x8>)
   81566:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81568:	4770      	bx	lr
   8156a:	bf00      	nop
   8156c:	2007aadc 	.word	0x2007aadc

00081570 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81570:	4b05      	ldr	r3, [pc, #20]	; (81588 <xTaskGetSchedulerState+0x18>)
   81572:	681b      	ldr	r3, [r3, #0]
   81574:	b133      	cbz	r3, 81584 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81576:	4b05      	ldr	r3, [pc, #20]	; (8158c <xTaskGetSchedulerState+0x1c>)
   81578:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8157a:	2b00      	cmp	r3, #0
   8157c:	bf14      	ite	ne
   8157e:	2002      	movne	r0, #2
   81580:	2001      	moveq	r0, #1
   81582:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81584:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81586:	4770      	bx	lr
   81588:	2007aa40 	.word	0x2007aa40
   8158c:	2007aad8 	.word	0x2007aad8

00081590 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81590:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81592:	4604      	mov	r4, r0
   81594:	2800      	cmp	r0, #0
   81596:	d02e      	beq.n	815f6 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81598:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8159a:	4a17      	ldr	r2, [pc, #92]	; (815f8 <vTaskPriorityInherit+0x68>)
   8159c:	6812      	ldr	r2, [r2, #0]
   8159e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   815a0:	4293      	cmp	r3, r2
   815a2:	d228      	bcs.n	815f6 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   815a4:	4a14      	ldr	r2, [pc, #80]	; (815f8 <vTaskPriorityInherit+0x68>)
   815a6:	6812      	ldr	r2, [r2, #0]
   815a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   815aa:	f1c2 0205 	rsb	r2, r2, #5
   815ae:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   815b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   815b4:	4a11      	ldr	r2, [pc, #68]	; (815fc <vTaskPriorityInherit+0x6c>)
   815b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   815ba:	6942      	ldr	r2, [r0, #20]
   815bc:	429a      	cmp	r2, r3
   815be:	d116      	bne.n	815ee <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   815c0:	1d05      	adds	r5, r0, #4
   815c2:	4628      	mov	r0, r5
   815c4:	4b0e      	ldr	r3, [pc, #56]	; (81600 <vTaskPriorityInherit+0x70>)
   815c6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   815c8:	4b0b      	ldr	r3, [pc, #44]	; (815f8 <vTaskPriorityInherit+0x68>)
   815ca:	681b      	ldr	r3, [r3, #0]
   815cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   815ce:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   815d0:	4a0c      	ldr	r2, [pc, #48]	; (81604 <vTaskPriorityInherit+0x74>)
   815d2:	6812      	ldr	r2, [r2, #0]
   815d4:	4293      	cmp	r3, r2
   815d6:	bf84      	itt	hi
   815d8:	4a0a      	ldrhi	r2, [pc, #40]	; (81604 <vTaskPriorityInherit+0x74>)
   815da:	6013      	strhi	r3, [r2, #0]
   815dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   815e0:	4806      	ldr	r0, [pc, #24]	; (815fc <vTaskPriorityInherit+0x6c>)
   815e2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   815e6:	4629      	mov	r1, r5
   815e8:	4b07      	ldr	r3, [pc, #28]	; (81608 <vTaskPriorityInherit+0x78>)
   815ea:	4798      	blx	r3
   815ec:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   815ee:	4b02      	ldr	r3, [pc, #8]	; (815f8 <vTaskPriorityInherit+0x68>)
   815f0:	681b      	ldr	r3, [r3, #0]
   815f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   815f4:	62c3      	str	r3, [r0, #44]	; 0x2c
   815f6:	bd38      	pop	{r3, r4, r5, pc}
   815f8:	2007aadc 	.word	0x2007aadc
   815fc:	2007aa74 	.word	0x2007aa74
   81600:	00080465 	.word	0x00080465
   81604:	2007aa70 	.word	0x2007aa70
   81608:	0008040d 	.word	0x0008040d

0008160c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   8160c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   8160e:	4604      	mov	r4, r0
   81610:	b1d0      	cbz	r0, 81648 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81612:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81614:	6c83      	ldr	r3, [r0, #72]	; 0x48
   81616:	429a      	cmp	r2, r3
   81618:	d016      	beq.n	81648 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8161a:	1d05      	adds	r5, r0, #4
   8161c:	4628      	mov	r0, r5
   8161e:	4b0b      	ldr	r3, [pc, #44]	; (8164c <vTaskPriorityDisinherit+0x40>)
   81620:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81622:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81624:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81626:	f1c3 0205 	rsb	r2, r3, #5
   8162a:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8162c:	4a08      	ldr	r2, [pc, #32]	; (81650 <vTaskPriorityDisinherit+0x44>)
   8162e:	6812      	ldr	r2, [r2, #0]
   81630:	4293      	cmp	r3, r2
   81632:	bf84      	itt	hi
   81634:	4a06      	ldrhi	r2, [pc, #24]	; (81650 <vTaskPriorityDisinherit+0x44>)
   81636:	6013      	strhi	r3, [r2, #0]
   81638:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8163c:	4805      	ldr	r0, [pc, #20]	; (81654 <vTaskPriorityDisinherit+0x48>)
   8163e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81642:	4629      	mov	r1, r5
   81644:	4b04      	ldr	r3, [pc, #16]	; (81658 <vTaskPriorityDisinherit+0x4c>)
   81646:	4798      	blx	r3
   81648:	bd38      	pop	{r3, r4, r5, pc}
   8164a:	bf00      	nop
   8164c:	00080465 	.word	0x00080465
   81650:	2007aa70 	.word	0x2007aa70
   81654:	2007aa74 	.word	0x2007aa74
   81658:	0008040d 	.word	0x0008040d

0008165c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8165c:	b510      	push	{r4, lr}
   8165e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81660:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81662:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81664:	4291      	cmp	r1, r2
   81666:	d80a      	bhi.n	8167e <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81668:	1ad2      	subs	r2, r2, r3
   8166a:	6981      	ldr	r1, [r0, #24]
   8166c:	428a      	cmp	r2, r1
   8166e:	d211      	bcs.n	81694 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81670:	4b0a      	ldr	r3, [pc, #40]	; (8169c <prvInsertTimerInActiveList+0x40>)
   81672:	6818      	ldr	r0, [r3, #0]
   81674:	1d21      	adds	r1, r4, #4
   81676:	4b0a      	ldr	r3, [pc, #40]	; (816a0 <prvInsertTimerInActiveList+0x44>)
   81678:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8167a:	2000      	movs	r0, #0
   8167c:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   8167e:	429a      	cmp	r2, r3
   81680:	d201      	bcs.n	81686 <prvInsertTimerInActiveList+0x2a>
   81682:	4299      	cmp	r1, r3
   81684:	d208      	bcs.n	81698 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81686:	4b07      	ldr	r3, [pc, #28]	; (816a4 <prvInsertTimerInActiveList+0x48>)
   81688:	6818      	ldr	r0, [r3, #0]
   8168a:	1d21      	adds	r1, r4, #4
   8168c:	4b04      	ldr	r3, [pc, #16]	; (816a0 <prvInsertTimerInActiveList+0x44>)
   8168e:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81690:	2000      	movs	r0, #0
   81692:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81694:	2001      	movs	r0, #1
   81696:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81698:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8169a:	bd10      	pop	{r4, pc}
   8169c:	2007ab58 	.word	0x2007ab58
   816a0:	00080429 	.word	0x00080429
   816a4:	2007ab24 	.word	0x2007ab24

000816a8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   816a8:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   816aa:	4b0d      	ldr	r3, [pc, #52]	; (816e0 <prvCheckForValidListAndQueue+0x38>)
   816ac:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   816ae:	4b0d      	ldr	r3, [pc, #52]	; (816e4 <prvCheckForValidListAndQueue+0x3c>)
   816b0:	681b      	ldr	r3, [r3, #0]
   816b2:	b98b      	cbnz	r3, 816d8 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   816b4:	4d0c      	ldr	r5, [pc, #48]	; (816e8 <prvCheckForValidListAndQueue+0x40>)
   816b6:	4628      	mov	r0, r5
   816b8:	4e0c      	ldr	r6, [pc, #48]	; (816ec <prvCheckForValidListAndQueue+0x44>)
   816ba:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   816bc:	4c0c      	ldr	r4, [pc, #48]	; (816f0 <prvCheckForValidListAndQueue+0x48>)
   816be:	4620      	mov	r0, r4
   816c0:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   816c2:	4b0c      	ldr	r3, [pc, #48]	; (816f4 <prvCheckForValidListAndQueue+0x4c>)
   816c4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   816c6:	4b0c      	ldr	r3, [pc, #48]	; (816f8 <prvCheckForValidListAndQueue+0x50>)
   816c8:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   816ca:	2005      	movs	r0, #5
   816cc:	210c      	movs	r1, #12
   816ce:	2200      	movs	r2, #0
   816d0:	4b0a      	ldr	r3, [pc, #40]	; (816fc <prvCheckForValidListAndQueue+0x54>)
   816d2:	4798      	blx	r3
   816d4:	4b03      	ldr	r3, [pc, #12]	; (816e4 <prvCheckForValidListAndQueue+0x3c>)
   816d6:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   816d8:	4b09      	ldr	r3, [pc, #36]	; (81700 <prvCheckForValidListAndQueue+0x58>)
   816da:	4798      	blx	r3
   816dc:	bd70      	pop	{r4, r5, r6, pc}
   816de:	bf00      	nop
   816e0:	000804fd 	.word	0x000804fd
   816e4:	2007ab54 	.word	0x2007ab54
   816e8:	2007ab28 	.word	0x2007ab28
   816ec:	000803ed 	.word	0x000803ed
   816f0:	2007ab3c 	.word	0x2007ab3c
   816f4:	2007ab24 	.word	0x2007ab24
   816f8:	2007ab58 	.word	0x2007ab58
   816fc:	000808d5 	.word	0x000808d5
   81700:	0008051d 	.word	0x0008051d

00081704 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81704:	b510      	push	{r4, lr}
   81706:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81708:	4b0b      	ldr	r3, [pc, #44]	; (81738 <xTimerCreateTimerTask+0x34>)
   8170a:	4798      	blx	r3

	if( xTimerQueue != NULL )
   8170c:	4b0b      	ldr	r3, [pc, #44]	; (8173c <xTimerCreateTimerTask+0x38>)
   8170e:	681b      	ldr	r3, [r3, #0]
   81710:	b163      	cbz	r3, 8172c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81712:	2304      	movs	r3, #4
   81714:	9300      	str	r3, [sp, #0]
   81716:	2300      	movs	r3, #0
   81718:	9301      	str	r3, [sp, #4]
   8171a:	9302      	str	r3, [sp, #8]
   8171c:	9303      	str	r3, [sp, #12]
   8171e:	4808      	ldr	r0, [pc, #32]	; (81740 <xTimerCreateTimerTask+0x3c>)
   81720:	4908      	ldr	r1, [pc, #32]	; (81744 <xTimerCreateTimerTask+0x40>)
   81722:	f44f 7282 	mov.w	r2, #260	; 0x104
   81726:	4c08      	ldr	r4, [pc, #32]	; (81748 <xTimerCreateTimerTask+0x44>)
   81728:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   8172a:	b918      	cbnz	r0, 81734 <xTimerCreateTimerTask+0x30>
   8172c:	4b07      	ldr	r3, [pc, #28]	; (8174c <xTimerCreateTimerTask+0x48>)
   8172e:	4798      	blx	r3
   81730:	bf00      	nop
   81732:	e7fd      	b.n	81730 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81734:	b004      	add	sp, #16
   81736:	bd10      	pop	{r4, pc}
   81738:	000816a9 	.word	0x000816a9
   8173c:	2007ab54 	.word	0x2007ab54
   81740:	00081859 	.word	0x00081859
   81744:	00085b1c 	.word	0x00085b1c
   81748:	00080cd9 	.word	0x00080cd9
   8174c:	000804ed 	.word	0x000804ed

00081750 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81750:	b510      	push	{r4, lr}
   81752:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81754:	4c0f      	ldr	r4, [pc, #60]	; (81794 <xTimerGenericCommand+0x44>)
   81756:	6824      	ldr	r4, [r4, #0]
   81758:	b1c4      	cbz	r4, 8178c <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8175a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   8175c:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   8175e:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81760:	b96b      	cbnz	r3, 8177e <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81762:	4b0d      	ldr	r3, [pc, #52]	; (81798 <xTimerGenericCommand+0x48>)
   81764:	4798      	blx	r3
   81766:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81768:	4b0a      	ldr	r3, [pc, #40]	; (81794 <xTimerGenericCommand+0x44>)
   8176a:	6818      	ldr	r0, [r3, #0]
   8176c:	a901      	add	r1, sp, #4
   8176e:	bf07      	ittee	eq
   81770:	9a06      	ldreq	r2, [sp, #24]
   81772:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81774:	2200      	movne	r2, #0
   81776:	4613      	movne	r3, r2
   81778:	4c08      	ldr	r4, [pc, #32]	; (8179c <xTimerGenericCommand+0x4c>)
   8177a:	47a0      	blx	r4
   8177c:	e007      	b.n	8178e <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   8177e:	4620      	mov	r0, r4
   81780:	a901      	add	r1, sp, #4
   81782:	461a      	mov	r2, r3
   81784:	2300      	movs	r3, #0
   81786:	4c06      	ldr	r4, [pc, #24]	; (817a0 <xTimerGenericCommand+0x50>)
   81788:	47a0      	blx	r4
   8178a:	e000      	b.n	8178e <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   8178c:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   8178e:	b004      	add	sp, #16
   81790:	bd10      	pop	{r4, pc}
   81792:	bf00      	nop
   81794:	2007ab54 	.word	0x2007ab54
   81798:	00081571 	.word	0x00081571
   8179c:	0008092d 	.word	0x0008092d
   817a0:	00080a49 	.word	0x00080a49

000817a4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   817a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   817a8:	b082      	sub	sp, #8
   817aa:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   817ac:	4b22      	ldr	r3, [pc, #136]	; (81838 <prvSampleTimeNow+0x94>)
   817ae:	4798      	blx	r3
   817b0:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   817b2:	4b22      	ldr	r3, [pc, #136]	; (8183c <prvSampleTimeNow+0x98>)
   817b4:	681b      	ldr	r3, [r3, #0]
   817b6:	4298      	cmp	r0, r3
   817b8:	d234      	bcs.n	81824 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   817ba:	4e21      	ldr	r6, [pc, #132]	; (81840 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   817bc:	4f21      	ldr	r7, [pc, #132]	; (81844 <prvSampleTimeNow+0xa0>)
   817be:	e024      	b.n	8180a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   817c0:	68da      	ldr	r2, [r3, #12]
   817c2:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   817c6:	68db      	ldr	r3, [r3, #12]
   817c8:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   817ca:	1d25      	adds	r5, r4, #4
   817cc:	4628      	mov	r0, r5
   817ce:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   817d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   817d2:	4620      	mov	r0, r4
   817d4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   817d6:	69e3      	ldr	r3, [r4, #28]
   817d8:	2b01      	cmp	r3, #1
   817da:	d116      	bne.n	8180a <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   817dc:	69a3      	ldr	r3, [r4, #24]
   817de:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   817e0:	4553      	cmp	r3, sl
   817e2:	d906      	bls.n	817f2 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   817e4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   817e6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   817e8:	6830      	ldr	r0, [r6, #0]
   817ea:	4629      	mov	r1, r5
   817ec:	4b16      	ldr	r3, [pc, #88]	; (81848 <prvSampleTimeNow+0xa4>)
   817ee:	4798      	blx	r3
   817f0:	e00b      	b.n	8180a <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   817f2:	2300      	movs	r3, #0
   817f4:	9300      	str	r3, [sp, #0]
   817f6:	4620      	mov	r0, r4
   817f8:	4619      	mov	r1, r3
   817fa:	4652      	mov	r2, sl
   817fc:	4c13      	ldr	r4, [pc, #76]	; (8184c <prvSampleTimeNow+0xa8>)
   817fe:	47a0      	blx	r4
				configASSERT( xResult );
   81800:	b918      	cbnz	r0, 8180a <prvSampleTimeNow+0x66>
   81802:	4b13      	ldr	r3, [pc, #76]	; (81850 <prvSampleTimeNow+0xac>)
   81804:	4798      	blx	r3
   81806:	bf00      	nop
   81808:	e7fd      	b.n	81806 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8180a:	6833      	ldr	r3, [r6, #0]
   8180c:	681a      	ldr	r2, [r3, #0]
   8180e:	2a00      	cmp	r2, #0
   81810:	d1d6      	bne.n	817c0 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81812:	4a10      	ldr	r2, [pc, #64]	; (81854 <prvSampleTimeNow+0xb0>)
   81814:	6811      	ldr	r1, [r2, #0]
   81816:	480a      	ldr	r0, [pc, #40]	; (81840 <prvSampleTimeNow+0x9c>)
   81818:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   8181a:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   8181c:	2301      	movs	r3, #1
   8181e:	f8c9 3000 	str.w	r3, [r9]
   81822:	e002      	b.n	8182a <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81824:	2300      	movs	r3, #0
   81826:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   8182a:	4b04      	ldr	r3, [pc, #16]	; (8183c <prvSampleTimeNow+0x98>)
   8182c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   81830:	4640      	mov	r0, r8
   81832:	b002      	add	sp, #8
   81834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81838:	00080fe1 	.word	0x00080fe1
   8183c:	2007ab50 	.word	0x2007ab50
   81840:	2007ab24 	.word	0x2007ab24
   81844:	00080465 	.word	0x00080465
   81848:	00080429 	.word	0x00080429
   8184c:	00081751 	.word	0x00081751
   81850:	000804ed 	.word	0x000804ed
   81854:	2007ab58 	.word	0x2007ab58

00081858 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81858:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8185c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8185e:	4d4d      	ldr	r5, [pc, #308]	; (81994 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81860:	f8df 8160 	ldr.w	r8, [pc, #352]	; 819c4 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81864:	4b4c      	ldr	r3, [pc, #304]	; (81998 <prvTimerTask+0x140>)
   81866:	681b      	ldr	r3, [r3, #0]
   81868:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8186a:	2a00      	cmp	r2, #0
   8186c:	f000 8087 	beq.w	8197e <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81870:	68db      	ldr	r3, [r3, #12]
   81872:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81874:	4b49      	ldr	r3, [pc, #292]	; (8199c <prvTimerTask+0x144>)
   81876:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81878:	a803      	add	r0, sp, #12
   8187a:	4b49      	ldr	r3, [pc, #292]	; (819a0 <prvTimerTask+0x148>)
   8187c:	4798      	blx	r3
   8187e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81880:	9b03      	ldr	r3, [sp, #12]
   81882:	2b00      	cmp	r3, #0
   81884:	d130      	bne.n	818e8 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81886:	4286      	cmp	r6, r0
   81888:	d824      	bhi.n	818d4 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   8188a:	4b46      	ldr	r3, [pc, #280]	; (819a4 <prvTimerTask+0x14c>)
   8188c:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8188e:	4b42      	ldr	r3, [pc, #264]	; (81998 <prvTimerTask+0x140>)
   81890:	681b      	ldr	r3, [r3, #0]
   81892:	68db      	ldr	r3, [r3, #12]
   81894:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81896:	1d20      	adds	r0, r4, #4
   81898:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8189a:	69e3      	ldr	r3, [r4, #28]
   8189c:	2b01      	cmp	r3, #1
   8189e:	d114      	bne.n	818ca <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   818a0:	69a1      	ldr	r1, [r4, #24]
   818a2:	4620      	mov	r0, r4
   818a4:	4431      	add	r1, r6
   818a6:	463a      	mov	r2, r7
   818a8:	4633      	mov	r3, r6
   818aa:	4f3f      	ldr	r7, [pc, #252]	; (819a8 <prvTimerTask+0x150>)
   818ac:	47b8      	blx	r7
   818ae:	2801      	cmp	r0, #1
   818b0:	d10b      	bne.n	818ca <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   818b2:	2300      	movs	r3, #0
   818b4:	9300      	str	r3, [sp, #0]
   818b6:	4620      	mov	r0, r4
   818b8:	4619      	mov	r1, r3
   818ba:	4632      	mov	r2, r6
   818bc:	4e3b      	ldr	r6, [pc, #236]	; (819ac <prvTimerTask+0x154>)
   818be:	47b0      	blx	r6
			configASSERT( xResult );
   818c0:	b918      	cbnz	r0, 818ca <prvTimerTask+0x72>
   818c2:	4b3b      	ldr	r3, [pc, #236]	; (819b0 <prvTimerTask+0x158>)
   818c4:	4798      	blx	r3
   818c6:	bf00      	nop
   818c8:	e7fd      	b.n	818c6 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   818ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
   818cc:	4620      	mov	r0, r4
   818ce:	4798      	blx	r3
   818d0:	e00c      	b.n	818ec <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   818d2:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   818d4:	6828      	ldr	r0, [r5, #0]
   818d6:	1bf1      	subs	r1, r6, r7
   818d8:	4b36      	ldr	r3, [pc, #216]	; (819b4 <prvTimerTask+0x15c>)
   818da:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   818dc:	4b31      	ldr	r3, [pc, #196]	; (819a4 <prvTimerTask+0x14c>)
   818de:	4798      	blx	r3
   818e0:	b920      	cbnz	r0, 818ec <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   818e2:	4b35      	ldr	r3, [pc, #212]	; (819b8 <prvTimerTask+0x160>)
   818e4:	4798      	blx	r3
   818e6:	e001      	b.n	818ec <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   818e8:	4b2e      	ldr	r3, [pc, #184]	; (819a4 <prvTimerTask+0x14c>)
   818ea:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   818ec:	a802      	add	r0, sp, #8
   818ee:	4b2c      	ldr	r3, [pc, #176]	; (819a0 <prvTimerTask+0x148>)
   818f0:	4798      	blx	r3
   818f2:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   818f4:	4e31      	ldr	r6, [pc, #196]	; (819bc <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   818f6:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 819a8 <prvTimerTask+0x150>
   818fa:	e038      	b.n	8196e <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   818fc:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   818fe:	b11c      	cbz	r4, 81908 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81900:	6961      	ldr	r1, [r4, #20]
   81902:	b109      	cbz	r1, 81908 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81904:	1d20      	adds	r0, r4, #4
   81906:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81908:	9903      	ldr	r1, [sp, #12]
   8190a:	2902      	cmp	r1, #2
   8190c:	d01f      	beq.n	8194e <prvTimerTask+0xf6>
   8190e:	2903      	cmp	r1, #3
   81910:	d02a      	beq.n	81968 <prvTimerTask+0x110>
   81912:	2900      	cmp	r1, #0
   81914:	d12b      	bne.n	8196e <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81916:	9b04      	ldr	r3, [sp, #16]
   81918:	69a1      	ldr	r1, [r4, #24]
   8191a:	4620      	mov	r0, r4
   8191c:	4419      	add	r1, r3
   8191e:	463a      	mov	r2, r7
   81920:	47c8      	blx	r9
   81922:	2801      	cmp	r0, #1
   81924:	d123      	bne.n	8196e <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81926:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81928:	4620      	mov	r0, r4
   8192a:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8192c:	69e3      	ldr	r3, [r4, #28]
   8192e:	2b01      	cmp	r3, #1
   81930:	d11d      	bne.n	8196e <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81932:	69a2      	ldr	r2, [r4, #24]
   81934:	2300      	movs	r3, #0
   81936:	9300      	str	r3, [sp, #0]
   81938:	4620      	mov	r0, r4
   8193a:	4619      	mov	r1, r3
   8193c:	9c04      	ldr	r4, [sp, #16]
   8193e:	4422      	add	r2, r4
   81940:	4c1a      	ldr	r4, [pc, #104]	; (819ac <prvTimerTask+0x154>)
   81942:	47a0      	blx	r4
						configASSERT( xResult );
   81944:	b998      	cbnz	r0, 8196e <prvTimerTask+0x116>
   81946:	4b1a      	ldr	r3, [pc, #104]	; (819b0 <prvTimerTask+0x158>)
   81948:	4798      	blx	r3
   8194a:	bf00      	nop
   8194c:	e7fd      	b.n	8194a <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   8194e:	9904      	ldr	r1, [sp, #16]
   81950:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81952:	b919      	cbnz	r1, 8195c <prvTimerTask+0x104>
   81954:	4b16      	ldr	r3, [pc, #88]	; (819b0 <prvTimerTask+0x158>)
   81956:	4798      	blx	r3
   81958:	bf00      	nop
   8195a:	e7fd      	b.n	81958 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8195c:	4620      	mov	r0, r4
   8195e:	4439      	add	r1, r7
   81960:	463a      	mov	r2, r7
   81962:	463b      	mov	r3, r7
   81964:	47c8      	blx	r9
   81966:	e002      	b.n	8196e <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81968:	4620      	mov	r0, r4
   8196a:	4b15      	ldr	r3, [pc, #84]	; (819c0 <prvTimerTask+0x168>)
   8196c:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8196e:	6828      	ldr	r0, [r5, #0]
   81970:	a903      	add	r1, sp, #12
   81972:	2200      	movs	r2, #0
   81974:	4613      	mov	r3, r2
   81976:	47b0      	blx	r6
   81978:	2800      	cmp	r0, #0
   8197a:	d1bf      	bne.n	818fc <prvTimerTask+0xa4>
   8197c:	e772      	b.n	81864 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   8197e:	4b07      	ldr	r3, [pc, #28]	; (8199c <prvTimerTask+0x144>)
   81980:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81982:	a803      	add	r0, sp, #12
   81984:	4b06      	ldr	r3, [pc, #24]	; (819a0 <prvTimerTask+0x148>)
   81986:	4798      	blx	r3
   81988:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8198a:	9b03      	ldr	r3, [sp, #12]
   8198c:	2b00      	cmp	r3, #0
   8198e:	d0a0      	beq.n	818d2 <prvTimerTask+0x7a>
   81990:	e7aa      	b.n	818e8 <prvTimerTask+0x90>
   81992:	bf00      	nop
   81994:	2007ab54 	.word	0x2007ab54
   81998:	2007ab24 	.word	0x2007ab24
   8199c:	00080fd1 	.word	0x00080fd1
   819a0:	000817a5 	.word	0x000817a5
   819a4:	00081121 	.word	0x00081121
   819a8:	0008165d 	.word	0x0008165d
   819ac:	00081751 	.word	0x00081751
   819b0:	000804ed 	.word	0x000804ed
   819b4:	00080c35 	.word	0x00080c35
   819b8:	000804dd 	.word	0x000804dd
   819bc:	00080ad9 	.word	0x00080ad9
   819c0:	0008070d 	.word	0x0008070d
   819c4:	00080465 	.word	0x00080465

000819c8 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   819c8:	b500      	push	{lr}
   819ca:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   819cc:	4811      	ldr	r0, [pc, #68]	; (81a14 <USART0_Handler+0x4c>)
   819ce:	f10d 0107 	add.w	r1, sp, #7
   819d2:	2201      	movs	r2, #1
   819d4:	4b10      	ldr	r3, [pc, #64]	; (81a18 <USART0_Handler+0x50>)
   819d6:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   819d8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   819da:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   819de:	2200      	movs	r2, #0
   819e0:	4b0e      	ldr	r3, [pc, #56]	; (81a1c <USART0_Handler+0x54>)
   819e2:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   819e4:	4b0e      	ldr	r3, [pc, #56]	; (81a20 <USART0_Handler+0x58>)
   819e6:	781b      	ldrb	r3, [r3, #0]
   819e8:	f89d 1007 	ldrb.w	r1, [sp, #7]
   819ec:	4a0d      	ldr	r2, [pc, #52]	; (81a24 <USART0_Handler+0x5c>)
   819ee:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   819f0:	2b9b      	cmp	r3, #155	; 0x9b
   819f2:	d103      	bne.n	819fc <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   819f4:	2200      	movs	r2, #0
   819f6:	4b0a      	ldr	r3, [pc, #40]	; (81a20 <USART0_Handler+0x58>)
   819f8:	701a      	strb	r2, [r3, #0]
   819fa:	e002      	b.n	81a02 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   819fc:	3301      	adds	r3, #1
   819fe:	4a08      	ldr	r2, [pc, #32]	; (81a20 <USART0_Handler+0x58>)
   81a00:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   81a02:	2201      	movs	r2, #1
   81a04:	4b05      	ldr	r3, [pc, #20]	; (81a1c <USART0_Handler+0x54>)
   81a06:	701a      	strb	r2, [r3, #0]
   81a08:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81a0c:	b662      	cpsie	i
}
   81a0e:	b003      	add	sp, #12
   81a10:	f85d fb04 	ldr.w	pc, [sp], #4
   81a14:	40098000 	.word	0x40098000
   81a18:	00081a7d 	.word	0x00081a7d
   81a1c:	20070180 	.word	0x20070180
   81a20:	2007abf8 	.word	0x2007abf8
   81a24:	2007ab5c 	.word	0x2007ab5c

00081a28 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81a2c:	460e      	mov	r6, r1
   81a2e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81a30:	3801      	subs	r0, #1
   81a32:	2802      	cmp	r0, #2
   81a34:	d80f      	bhi.n	81a56 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81a36:	b192      	cbz	r2, 81a5e <_write+0x36>
   81a38:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81a3a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81a78 <_write+0x50>
   81a3e:	4f0d      	ldr	r7, [pc, #52]	; (81a74 <_write+0x4c>)
   81a40:	f8d8 0000 	ldr.w	r0, [r8]
   81a44:	5d31      	ldrb	r1, [r6, r4]
   81a46:	683b      	ldr	r3, [r7, #0]
   81a48:	4798      	blx	r3
   81a4a:	2800      	cmp	r0, #0
   81a4c:	db0a      	blt.n	81a64 <_write+0x3c>
			return -1;
		}
		++nChars;
   81a4e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81a50:	42a5      	cmp	r5, r4
   81a52:	d1f5      	bne.n	81a40 <_write+0x18>
   81a54:	e00a      	b.n	81a6c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81a56:	f04f 30ff 	mov.w	r0, #4294967295
   81a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81a5e:	2000      	movs	r0, #0
   81a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81a64:	f04f 30ff 	mov.w	r0, #4294967295
   81a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81a6c:	4620      	mov	r0, r4
	}
	return nChars;
}
   81a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81a72:	bf00      	nop
   81a74:	2007acac 	.word	0x2007acac
   81a78:	2007acb0 	.word	0x2007acb0

00081a7c <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   81a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a80:	b083      	sub	sp, #12
   81a82:	4605      	mov	r5, r0
	while (len) {
   81a84:	4690      	mov	r8, r2
   81a86:	2a00      	cmp	r2, #0
   81a88:	d047      	beq.n	81b1a <usart_serial_read_packet+0x9e>
   81a8a:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81a8c:	4f25      	ldr	r7, [pc, #148]	; (81b24 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   81a8e:	4c26      	ldr	r4, [pc, #152]	; (81b28 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81a90:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 81b3c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   81a94:	f8df b094 	ldr.w	fp, [pc, #148]	; 81b2c <usart_serial_read_packet+0xb0>
   81a98:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   81a9c:	2300      	movs	r3, #0
   81a9e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81aa0:	4b22      	ldr	r3, [pc, #136]	; (81b2c <usart_serial_read_packet+0xb0>)
   81aa2:	429d      	cmp	r5, r3
   81aa4:	d106      	bne.n	81ab4 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   81aa6:	4658      	mov	r0, fp
   81aa8:	4649      	mov	r1, r9
   81aaa:	4b21      	ldr	r3, [pc, #132]	; (81b30 <usart_serial_read_packet+0xb4>)
   81aac:	4798      	blx	r3
   81aae:	2800      	cmp	r0, #0
   81ab0:	d1f9      	bne.n	81aa6 <usart_serial_read_packet+0x2a>
   81ab2:	e019      	b.n	81ae8 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81ab4:	4b1f      	ldr	r3, [pc, #124]	; (81b34 <usart_serial_read_packet+0xb8>)
   81ab6:	429d      	cmp	r5, r3
   81ab8:	d109      	bne.n	81ace <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   81aba:	4699      	mov	r9, r3
   81abc:	4648      	mov	r0, r9
   81abe:	a901      	add	r1, sp, #4
   81ac0:	47a0      	blx	r4
   81ac2:	2800      	cmp	r0, #0
   81ac4:	d1fa      	bne.n	81abc <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   81ac6:	9b01      	ldr	r3, [sp, #4]
   81ac8:	f806 3c01 	strb.w	r3, [r6, #-1]
   81acc:	e017      	b.n	81afe <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81ace:	4b1a      	ldr	r3, [pc, #104]	; (81b38 <usart_serial_read_packet+0xbc>)
   81ad0:	429d      	cmp	r5, r3
   81ad2:	d109      	bne.n	81ae8 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   81ad4:	4699      	mov	r9, r3
   81ad6:	4648      	mov	r0, r9
   81ad8:	a901      	add	r1, sp, #4
   81ada:	47a0      	blx	r4
   81adc:	2800      	cmp	r0, #0
   81ade:	d1fa      	bne.n	81ad6 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   81ae0:	9b01      	ldr	r3, [sp, #4]
   81ae2:	f806 3c01 	strb.w	r3, [r6, #-1]
   81ae6:	e014      	b.n	81b12 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81ae8:	4555      	cmp	r5, sl
   81aea:	d108      	bne.n	81afe <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   81aec:	4650      	mov	r0, sl
   81aee:	a901      	add	r1, sp, #4
   81af0:	47a0      	blx	r4
   81af2:	2800      	cmp	r0, #0
   81af4:	d1fa      	bne.n	81aec <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   81af6:	9b01      	ldr	r3, [sp, #4]
   81af8:	f806 3c01 	strb.w	r3, [r6, #-1]
   81afc:	e009      	b.n	81b12 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81afe:	42bd      	cmp	r5, r7
   81b00:	d107      	bne.n	81b12 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   81b02:	4638      	mov	r0, r7
   81b04:	a901      	add	r1, sp, #4
   81b06:	47a0      	blx	r4
   81b08:	2800      	cmp	r0, #0
   81b0a:	d1fa      	bne.n	81b02 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   81b0c:	9b01      	ldr	r3, [sp, #4]
   81b0e:	f806 3c01 	strb.w	r3, [r6, #-1]
   81b12:	3601      	adds	r6, #1
   81b14:	f1b8 0801 	subs.w	r8, r8, #1
   81b18:	d1be      	bne.n	81a98 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   81b1a:	2000      	movs	r0, #0
   81b1c:	b003      	add	sp, #12
   81b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b22:	bf00      	nop
   81b24:	400a4000 	.word	0x400a4000
   81b28:	000803d5 	.word	0x000803d5
   81b2c:	400e0800 	.word	0x400e0800
   81b30:	00081b89 	.word	0x00081b89
   81b34:	40098000 	.word	0x40098000
   81b38:	4009c000 	.word	0x4009c000
   81b3c:	400a0000 	.word	0x400a0000

00081b40 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81b40:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81b42:	23ac      	movs	r3, #172	; 0xac
   81b44:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81b46:	680a      	ldr	r2, [r1, #0]
   81b48:	684b      	ldr	r3, [r1, #4]
   81b4a:	fbb2 f3f3 	udiv	r3, r2, r3
   81b4e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81b50:	1e5c      	subs	r4, r3, #1
   81b52:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81b56:	4294      	cmp	r4, r2
   81b58:	d80a      	bhi.n	81b70 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81b5a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81b5c:	688b      	ldr	r3, [r1, #8]
   81b5e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81b60:	f240 2302 	movw	r3, #514	; 0x202
   81b64:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81b68:	2350      	movs	r3, #80	; 0x50
   81b6a:	6003      	str	r3, [r0, #0]

	return 0;
   81b6c:	2000      	movs	r0, #0
   81b6e:	e000      	b.n	81b72 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81b70:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81b72:	f85d 4b04 	ldr.w	r4, [sp], #4
   81b76:	4770      	bx	lr

00081b78 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81b78:	6943      	ldr	r3, [r0, #20]
   81b7a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81b7e:	bf1a      	itte	ne
   81b80:	61c1      	strne	r1, [r0, #28]
	return 0;
   81b82:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81b84:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81b86:	4770      	bx	lr

00081b88 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81b88:	6943      	ldr	r3, [r0, #20]
   81b8a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81b8e:	bf1d      	ittte	ne
   81b90:	6983      	ldrne	r3, [r0, #24]
   81b92:	700b      	strbne	r3, [r1, #0]
	return 0;
   81b94:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81b96:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81b98:	4770      	bx	lr
   81b9a:	bf00      	nop

00081b9c <twi_comInit>:

PickupStatus twi_masterPickupStatus=PICKUP_RUNNING;
uint8_t twi_move_cm=0;//cm to move


void twi_comInit(void){
   81b9c:	b500      	push	{lr}
   81b9e:	b085      	sub	sp, #20
	// TWI master initialization options.
	//set that there is no data;
	theArm.hasData=0;
   81ba0:	2300      	movs	r3, #0
   81ba2:	4a0b      	ldr	r2, [pc, #44]	; (81bd0 <twi_comInit+0x34>)
   81ba4:	7153      	strb	r3, [r2, #5]
	SLAVE_ADDR= SLAVE_ADDR_ARM;//twi slave address for arm
   81ba6:	2202      	movs	r2, #2
   81ba8:	490a      	ldr	r1, [pc, #40]	; (81bd4 <twi_comInit+0x38>)
   81baa:	600a      	str	r2, [r1, #0]
	
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   81bac:	490a      	ldr	r1, [pc, #40]	; (81bd8 <twi_comInit+0x3c>)
   81bae:	9102      	str	r1, [sp, #8]
	opt.chip  = SLAVE_ADDR;
   81bb0:	f88d 200c 	strb.w	r2, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   81bb4:	4a09      	ldr	r2, [pc, #36]	; (81bdc <twi_comInit+0x40>)
   81bb6:	9201      	str	r2, [sp, #4]
	p_opt->smbus      = 0;
   81bb8:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81bbc:	2017      	movs	r0, #23
   81bbe:	4b08      	ldr	r3, [pc, #32]	; (81be0 <twi_comInit+0x44>)
   81bc0:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   81bc2:	4808      	ldr	r0, [pc, #32]	; (81be4 <twi_comInit+0x48>)
   81bc4:	a901      	add	r1, sp, #4
   81bc6:	4b08      	ldr	r3, [pc, #32]	; (81be8 <twi_comInit+0x4c>)
   81bc8:	4798      	blx	r3

	// Initialize the TWI master driver.
	twi_master_setup(TWI_PORT, &opt);
}
   81bca:	b005      	add	sp, #20
   81bcc:	f85d fb04 	ldr.w	pc, [sp], #4
   81bd0:	2007acb8 	.word	0x2007acb8
   81bd4:	2007acb4 	.word	0x2007acb4
   81bd8:	000186a0 	.word	0x000186a0
   81bdc:	0501bd00 	.word	0x0501bd00
   81be0:	00082375 	.word	0x00082375
   81be4:	40090000 	.word	0x40090000
   81be8:	000801d5 	.word	0x000801d5

00081bec <twiSendData>:
}

//Send data to Arm with TWI
//data holds the data, dataLength is how many bytes the data is.
uint8_t twiSendData(uint8_t* data,int dataLength)
{
   81bec:	b530      	push	{r4, r5, lr}
   81bee:	b087      	sub	sp, #28

	twi_package_t packet = {
   81bf0:	2300      	movs	r3, #0
   81bf2:	9301      	str	r3, [sp, #4]
   81bf4:	9302      	str	r3, [sp, #8]
   81bf6:	9305      	str	r3, [sp, #20]
   81bf8:	9003      	str	r0, [sp, #12]
   81bfa:	9104      	str	r1, [sp, #16]
   81bfc:	4b0a      	ldr	r3, [pc, #40]	; (81c28 <twiSendData+0x3c>)
   81bfe:	7819      	ldrb	r1, [r3, #0]
   81c00:	f88d 1014 	strb.w	r1, [sp, #20]
		.buffer       = data, // transfer data source buffer
		.length       = dataLength   // transfer data size (bytes)
	};


	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
   81c04:	4809      	ldr	r0, [pc, #36]	; (81c2c <twiSendData+0x40>)
   81c06:	4b0a      	ldr	r3, [pc, #40]	; (81c30 <twiSendData+0x44>)
   81c08:	4798      	blx	r3
   81c0a:	b938      	cbnz	r0, 81c1c <twiSendData+0x30>
	{
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
   81c0c:	4d07      	ldr	r5, [pc, #28]	; (81c2c <twiSendData+0x40>)
   81c0e:	4c09      	ldr	r4, [pc, #36]	; (81c34 <twiSendData+0x48>)
   81c10:	4628      	mov	r0, r5
   81c12:	a901      	add	r1, sp, #4
   81c14:	47a0      	blx	r4
   81c16:	2800      	cmp	r0, #0
   81c18:	d1fa      	bne.n	81c10 <twiSendData+0x24>
   81c1a:	e001      	b.n	81c20 <twiSendData+0x34>
		return 1;
	}
	else{
		return 0;
   81c1c:	2000      	movs	r0, #0
   81c1e:	e000      	b.n	81c22 <twiSendData+0x36>


	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
	{
		while (twi_master_write(TWI_PORT, &packet) != TWI_SUCCESS);
		return 1;
   81c20:	2001      	movs	r0, #1
	}
	else{
		return 0;
	}
}
   81c22:	b007      	add	sp, #28
   81c24:	bd30      	pop	{r4, r5, pc}
   81c26:	bf00      	nop
   81c28:	2007acb4 	.word	0x2007acb4
   81c2c:	40090000 	.word	0x40090000
   81c30:	00080389 	.word	0x00080389
   81c34:	000802e9 	.word	0x000802e9

00081c38 <twiReciveData>:
//Recive data from ARM with TWI
//recives and prints the data out on Uart.
//packageSize how many bytes expected to recive
//returns the data recived as array.
uint8_t twiReciveData(uint8_t* recv,uint8_t packageSize)
{
   81c38:	b530      	push	{r4, r5, lr}
   81c3a:	b087      	sub	sp, #28
	
	//package recived
	twi_package_t pkt_rcv = {
   81c3c:	2300      	movs	r3, #0
   81c3e:	9301      	str	r3, [sp, #4]
   81c40:	9302      	str	r3, [sp, #8]
   81c42:	9305      	str	r3, [sp, #20]
   81c44:	9003      	str	r0, [sp, #12]
   81c46:	9104      	str	r1, [sp, #16]
   81c48:	4b06      	ldr	r3, [pc, #24]	; (81c64 <twiReciveData+0x2c>)
   81c4a:	681b      	ldr	r3, [r3, #0]
   81c4c:	f88d 3014 	strb.w	r3, [sp, #20]
		.length       = packageSize   // transfer data size (bytes)
	};
	
// 	if(twi_probe(TWI_PORT,SLAVE_ADDR)==TWI_SUCCESS)
// 	{
		while (twi_master_read(TWI_PORT, &pkt_rcv) != TWI_SUCCESS);
   81c50:	4d05      	ldr	r5, [pc, #20]	; (81c68 <twiReciveData+0x30>)
   81c52:	4c06      	ldr	r4, [pc, #24]	; (81c6c <twiReciveData+0x34>)
   81c54:	4628      	mov	r0, r5
   81c56:	a901      	add	r1, sp, #4
   81c58:	47a0      	blx	r4
   81c5a:	2800      	cmp	r0, #0
   81c5c:	d1fa      	bne.n	81c54 <twiReciveData+0x1c>
// 	}
// 	else{
// 		return 0;
// 	}
	
}
   81c5e:	2001      	movs	r0, #1
   81c60:	b007      	add	sp, #28
   81c62:	bd30      	pop	{r4, r5, pc}
   81c64:	2007acb4 	.word	0x2007acb4
   81c68:	40090000 	.word	0x40090000
   81c6c:	00080215 	.word	0x00080215

00081c70 <twi_changeSlave>:
}


//change slave. with new slave address
void twi_changeSlave(uint32_t slave_address)
{
   81c70:	b508      	push	{r3, lr}
   81c72:	4601      	mov	r1, r0
	SLAVE_ADDR=slave_address;
   81c74:	4b02      	ldr	r3, [pc, #8]	; (81c80 <twi_changeSlave+0x10>)
   81c76:	6018      	str	r0, [r3, #0]
	twi_set_slave_addr(TWI_PORT,SLAVE_ADDR);
   81c78:	4802      	ldr	r0, [pc, #8]	; (81c84 <twi_changeSlave+0x14>)
   81c7a:	4b03      	ldr	r3, [pc, #12]	; (81c88 <twi_changeSlave+0x18>)
   81c7c:	4798      	blx	r3
   81c7e:	bd08      	pop	{r3, pc}
   81c80:	2007acb4 	.word	0x2007acb4
   81c84:	40090000 	.word	0x40090000
   81c88:	000803b5 	.word	0x000803b5

00081c8c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
   81c8e:	b083      	sub	sp, #12
   81c90:	4604      	mov	r4, r0
   81c92:	460d      	mov	r5, r1
	uint32_t val = 0;
   81c94:	2300      	movs	r3, #0
   81c96:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81c98:	4b1f      	ldr	r3, [pc, #124]	; (81d18 <usart_serial_getchar+0x8c>)
   81c9a:	4298      	cmp	r0, r3
   81c9c:	d107      	bne.n	81cae <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   81c9e:	461f      	mov	r7, r3
   81ca0:	4e1e      	ldr	r6, [pc, #120]	; (81d1c <usart_serial_getchar+0x90>)
   81ca2:	4638      	mov	r0, r7
   81ca4:	4629      	mov	r1, r5
   81ca6:	47b0      	blx	r6
   81ca8:	2800      	cmp	r0, #0
   81caa:	d1fa      	bne.n	81ca2 <usart_serial_getchar+0x16>
   81cac:	e019      	b.n	81ce2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81cae:	4b1c      	ldr	r3, [pc, #112]	; (81d20 <usart_serial_getchar+0x94>)
   81cb0:	4298      	cmp	r0, r3
   81cb2:	d109      	bne.n	81cc8 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   81cb4:	461f      	mov	r7, r3
   81cb6:	4e1b      	ldr	r6, [pc, #108]	; (81d24 <usart_serial_getchar+0x98>)
   81cb8:	4638      	mov	r0, r7
   81cba:	a901      	add	r1, sp, #4
   81cbc:	47b0      	blx	r6
   81cbe:	2800      	cmp	r0, #0
   81cc0:	d1fa      	bne.n	81cb8 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   81cc2:	9b01      	ldr	r3, [sp, #4]
   81cc4:	702b      	strb	r3, [r5, #0]
   81cc6:	e019      	b.n	81cfc <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81cc8:	4b17      	ldr	r3, [pc, #92]	; (81d28 <usart_serial_getchar+0x9c>)
   81cca:	4298      	cmp	r0, r3
   81ccc:	d109      	bne.n	81ce2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   81cce:	461e      	mov	r6, r3
   81cd0:	4c14      	ldr	r4, [pc, #80]	; (81d24 <usart_serial_getchar+0x98>)
   81cd2:	4630      	mov	r0, r6
   81cd4:	a901      	add	r1, sp, #4
   81cd6:	47a0      	blx	r4
   81cd8:	2800      	cmp	r0, #0
   81cda:	d1fa      	bne.n	81cd2 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   81cdc:	9b01      	ldr	r3, [sp, #4]
   81cde:	702b      	strb	r3, [r5, #0]
   81ce0:	e018      	b.n	81d14 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81ce2:	4b12      	ldr	r3, [pc, #72]	; (81d2c <usart_serial_getchar+0xa0>)
   81ce4:	429c      	cmp	r4, r3
   81ce6:	d109      	bne.n	81cfc <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   81ce8:	461e      	mov	r6, r3
   81cea:	4c0e      	ldr	r4, [pc, #56]	; (81d24 <usart_serial_getchar+0x98>)
   81cec:	4630      	mov	r0, r6
   81cee:	a901      	add	r1, sp, #4
   81cf0:	47a0      	blx	r4
   81cf2:	2800      	cmp	r0, #0
   81cf4:	d1fa      	bne.n	81cec <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   81cf6:	9b01      	ldr	r3, [sp, #4]
   81cf8:	702b      	strb	r3, [r5, #0]
   81cfa:	e00b      	b.n	81d14 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81cfc:	4b0c      	ldr	r3, [pc, #48]	; (81d30 <usart_serial_getchar+0xa4>)
   81cfe:	429c      	cmp	r4, r3
   81d00:	d108      	bne.n	81d14 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   81d02:	461e      	mov	r6, r3
   81d04:	4c07      	ldr	r4, [pc, #28]	; (81d24 <usart_serial_getchar+0x98>)
   81d06:	4630      	mov	r0, r6
   81d08:	a901      	add	r1, sp, #4
   81d0a:	47a0      	blx	r4
   81d0c:	2800      	cmp	r0, #0
   81d0e:	d1fa      	bne.n	81d06 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   81d10:	9b01      	ldr	r3, [sp, #4]
   81d12:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   81d14:	b003      	add	sp, #12
   81d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81d18:	400e0800 	.word	0x400e0800
   81d1c:	00081b89 	.word	0x00081b89
   81d20:	40098000 	.word	0x40098000
   81d24:	000803d5 	.word	0x000803d5
   81d28:	4009c000 	.word	0x4009c000
   81d2c:	400a0000 	.word	0x400a0000
   81d30:	400a4000 	.word	0x400a4000

00081d34 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   81d34:	b570      	push	{r4, r5, r6, lr}
   81d36:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   81d38:	4b21      	ldr	r3, [pc, #132]	; (81dc0 <usart_serial_putchar+0x8c>)
   81d3a:	4298      	cmp	r0, r3
   81d3c:	d107      	bne.n	81d4e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   81d3e:	461e      	mov	r6, r3
   81d40:	4d20      	ldr	r5, [pc, #128]	; (81dc4 <usart_serial_putchar+0x90>)
   81d42:	4630      	mov	r0, r6
   81d44:	4621      	mov	r1, r4
   81d46:	47a8      	blx	r5
   81d48:	2800      	cmp	r0, #0
   81d4a:	d1fa      	bne.n	81d42 <usart_serial_putchar+0xe>
   81d4c:	e02b      	b.n	81da6 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81d4e:	4b1e      	ldr	r3, [pc, #120]	; (81dc8 <usart_serial_putchar+0x94>)
   81d50:	4298      	cmp	r0, r3
   81d52:	d107      	bne.n	81d64 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   81d54:	461e      	mov	r6, r3
   81d56:	4d1d      	ldr	r5, [pc, #116]	; (81dcc <usart_serial_putchar+0x98>)
   81d58:	4630      	mov	r0, r6
   81d5a:	4621      	mov	r1, r4
   81d5c:	47a8      	blx	r5
   81d5e:	2800      	cmp	r0, #0
   81d60:	d1fa      	bne.n	81d58 <usart_serial_putchar+0x24>
   81d62:	e022      	b.n	81daa <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81d64:	4b1a      	ldr	r3, [pc, #104]	; (81dd0 <usart_serial_putchar+0x9c>)
   81d66:	4298      	cmp	r0, r3
   81d68:	d107      	bne.n	81d7a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   81d6a:	461e      	mov	r6, r3
   81d6c:	4d17      	ldr	r5, [pc, #92]	; (81dcc <usart_serial_putchar+0x98>)
   81d6e:	4630      	mov	r0, r6
   81d70:	4621      	mov	r1, r4
   81d72:	47a8      	blx	r5
   81d74:	2800      	cmp	r0, #0
   81d76:	d1fa      	bne.n	81d6e <usart_serial_putchar+0x3a>
   81d78:	e019      	b.n	81dae <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81d7a:	4b16      	ldr	r3, [pc, #88]	; (81dd4 <usart_serial_putchar+0xa0>)
   81d7c:	4298      	cmp	r0, r3
   81d7e:	d107      	bne.n	81d90 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   81d80:	461e      	mov	r6, r3
   81d82:	4d12      	ldr	r5, [pc, #72]	; (81dcc <usart_serial_putchar+0x98>)
   81d84:	4630      	mov	r0, r6
   81d86:	4621      	mov	r1, r4
   81d88:	47a8      	blx	r5
   81d8a:	2800      	cmp	r0, #0
   81d8c:	d1fa      	bne.n	81d84 <usart_serial_putchar+0x50>
   81d8e:	e010      	b.n	81db2 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81d90:	4b11      	ldr	r3, [pc, #68]	; (81dd8 <usart_serial_putchar+0xa4>)
   81d92:	4298      	cmp	r0, r3
   81d94:	d10f      	bne.n	81db6 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   81d96:	461e      	mov	r6, r3
   81d98:	4d0c      	ldr	r5, [pc, #48]	; (81dcc <usart_serial_putchar+0x98>)
   81d9a:	4630      	mov	r0, r6
   81d9c:	4621      	mov	r1, r4
   81d9e:	47a8      	blx	r5
   81da0:	2800      	cmp	r0, #0
   81da2:	d1fa      	bne.n	81d9a <usart_serial_putchar+0x66>
   81da4:	e009      	b.n	81dba <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   81da6:	2001      	movs	r0, #1
   81da8:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81daa:	2001      	movs	r0, #1
   81dac:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81dae:	2001      	movs	r0, #1
   81db0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81db2:	2001      	movs	r0, #1
   81db4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   81db6:	2000      	movs	r0, #0
   81db8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81dba:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   81dbc:	bd70      	pop	{r4, r5, r6, pc}
   81dbe:	bf00      	nop
   81dc0:	400e0800 	.word	0x400e0800
   81dc4:	00081b79 	.word	0x00081b79
   81dc8:	40098000 	.word	0x40098000
   81dcc:	000803c1 	.word	0x000803c1
   81dd0:	4009c000 	.word	0x4009c000
   81dd4:	400a0000 	.word	0x400a0000
   81dd8:	400a4000 	.word	0x400a4000

00081ddc <configure_console>:
#include <asf.h>
#include "communication.h"

void configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   81ddc:	b530      	push	{r4, r5, lr}
   81dde:	b085      	sub	sp, #20
   81de0:	2008      	movs	r0, #8
   81de2:	4d15      	ldr	r5, [pc, #84]	; (81e38 <configure_console+0x5c>)
   81de4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   81de6:	4c15      	ldr	r4, [pc, #84]	; (81e3c <configure_console+0x60>)
   81de8:	4b15      	ldr	r3, [pc, #84]	; (81e40 <configure_console+0x64>)
   81dea:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81dec:	4a15      	ldr	r2, [pc, #84]	; (81e44 <configure_console+0x68>)
   81dee:	4b16      	ldr	r3, [pc, #88]	; (81e48 <configure_console+0x6c>)
   81df0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   81df2:	4a16      	ldr	r2, [pc, #88]	; (81e4c <configure_console+0x70>)
   81df4:	4b16      	ldr	r3, [pc, #88]	; (81e50 <configure_console+0x74>)
   81df6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   81df8:	4b16      	ldr	r3, [pc, #88]	; (81e54 <configure_console+0x78>)
   81dfa:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   81dfc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   81e00:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   81e02:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81e06:	9303      	str	r3, [sp, #12]
   81e08:	2008      	movs	r0, #8
   81e0a:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   81e0c:	4620      	mov	r0, r4
   81e0e:	a901      	add	r1, sp, #4
   81e10:	4b11      	ldr	r3, [pc, #68]	; (81e58 <configure_console+0x7c>)
   81e12:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   81e14:	4d11      	ldr	r5, [pc, #68]	; (81e5c <configure_console+0x80>)
   81e16:	682b      	ldr	r3, [r5, #0]
   81e18:	6898      	ldr	r0, [r3, #8]
   81e1a:	2100      	movs	r1, #0
   81e1c:	4c10      	ldr	r4, [pc, #64]	; (81e60 <configure_console+0x84>)
   81e1e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81e20:	682b      	ldr	r3, [r5, #0]
   81e22:	6858      	ldr	r0, [r3, #4]
   81e24:	2100      	movs	r1, #0
   81e26:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   81e28:	480e      	ldr	r0, [pc, #56]	; (81e64 <configure_console+0x88>)
   81e2a:	4c0f      	ldr	r4, [pc, #60]	; (81e68 <configure_console+0x8c>)
   81e2c:	47a0      	blx	r4
	printf("=============\n");
   81e2e:	480f      	ldr	r0, [pc, #60]	; (81e6c <configure_console+0x90>)
   81e30:	47a0      	blx	r4
}
   81e32:	b005      	add	sp, #20
   81e34:	bd30      	pop	{r4, r5, pc}
   81e36:	bf00      	nop
   81e38:	00082375 	.word	0x00082375
   81e3c:	400e0800 	.word	0x400e0800
   81e40:	2007acb0 	.word	0x2007acb0
   81e44:	00081d35 	.word	0x00081d35
   81e48:	2007acac 	.word	0x2007acac
   81e4c:	00081c8d 	.word	0x00081c8d
   81e50:	2007aca8 	.word	0x2007aca8
   81e54:	0501bd00 	.word	0x0501bd00
   81e58:	00081b41 	.word	0x00081b41
   81e5c:	200705b8 	.word	0x200705b8
   81e60:	00082cfd 	.word	0x00082cfd
   81e64:	00085b24 	.word	0x00085b24
   81e68:	00082ae5 	.word	0x00082ae5
   81e6c:	00085b34 	.word	0x00085b34

00081e70 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   81e70:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   81e72:	4c09      	ldr	r4, [pc, #36]	; (81e98 <TC1_Handler+0x28>)
   81e74:	6820      	ldr	r0, [r4, #0]
   81e76:	6861      	ldr	r1, [r4, #4]
   81e78:	4b08      	ldr	r3, [pc, #32]	; (81e9c <TC1_Handler+0x2c>)
   81e7a:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   81e7c:	7b23      	ldrb	r3, [r4, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81e7e:	b259      	sxtb	r1, r3
   81e80:	0949      	lsrs	r1, r1, #5
   81e82:	f003 031f 	and.w	r3, r3, #31
   81e86:	2201      	movs	r2, #1
   81e88:	fa02 f303 	lsl.w	r3, r2, r3
   81e8c:	3120      	adds	r1, #32
   81e8e:	4a04      	ldr	r2, [pc, #16]	; (81ea0 <TC1_Handler+0x30>)
   81e90:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   81e94:	bd10      	pop	{r4, pc}
   81e96:	bf00      	nop
   81e98:	20070138 	.word	0x20070138
   81e9c:	00080189 	.word	0x00080189
   81ea0:	e000e100 	.word	0xe000e100

00081ea4 <TC0_Handler>:
}

void TC0_Handler(void) {
   81ea4:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   81ea6:	4c09      	ldr	r4, [pc, #36]	; (81ecc <TC0_Handler+0x28>)
   81ea8:	6a60      	ldr	r0, [r4, #36]	; 0x24
   81eaa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   81eac:	4b08      	ldr	r3, [pc, #32]	; (81ed0 <TC0_Handler+0x2c>)
   81eae:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   81eb0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   81eb4:	b259      	sxtb	r1, r3
   81eb6:	0949      	lsrs	r1, r1, #5
   81eb8:	f003 031f 	and.w	r3, r3, #31
   81ebc:	2201      	movs	r2, #1
   81ebe:	fa02 f303 	lsl.w	r3, r2, r3
   81ec2:	3120      	adds	r1, #32
   81ec4:	4a03      	ldr	r2, [pc, #12]	; (81ed4 <TC0_Handler+0x30>)
   81ec6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   81eca:	bd10      	pop	{r4, pc}
   81ecc:	20070138 	.word	0x20070138
   81ed0:	00080189 	.word	0x00080189
   81ed4:	e000e100 	.word	0xe000e100

00081ed8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81ed8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81eda:	480e      	ldr	r0, [pc, #56]	; (81f14 <sysclk_init+0x3c>)
   81edc:	4b0e      	ldr	r3, [pc, #56]	; (81f18 <sysclk_init+0x40>)
   81ede:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81ee0:	2000      	movs	r0, #0
   81ee2:	213e      	movs	r1, #62	; 0x3e
   81ee4:	4b0d      	ldr	r3, [pc, #52]	; (81f1c <sysclk_init+0x44>)
   81ee6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81ee8:	4c0d      	ldr	r4, [pc, #52]	; (81f20 <sysclk_init+0x48>)
   81eea:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81eec:	2800      	cmp	r0, #0
   81eee:	d0fc      	beq.n	81eea <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81ef0:	4b0c      	ldr	r3, [pc, #48]	; (81f24 <sysclk_init+0x4c>)
   81ef2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81ef4:	4a0c      	ldr	r2, [pc, #48]	; (81f28 <sysclk_init+0x50>)
   81ef6:	4b0d      	ldr	r3, [pc, #52]	; (81f2c <sysclk_init+0x54>)
   81ef8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81efa:	4c0d      	ldr	r4, [pc, #52]	; (81f30 <sysclk_init+0x58>)
   81efc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81efe:	2800      	cmp	r0, #0
   81f00:	d0fc      	beq.n	81efc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81f02:	2010      	movs	r0, #16
   81f04:	4b0b      	ldr	r3, [pc, #44]	; (81f34 <sysclk_init+0x5c>)
   81f06:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81f08:	4b0b      	ldr	r3, [pc, #44]	; (81f38 <sysclk_init+0x60>)
   81f0a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81f0c:	4801      	ldr	r0, [pc, #4]	; (81f14 <sysclk_init+0x3c>)
   81f0e:	4b02      	ldr	r3, [pc, #8]	; (81f18 <sysclk_init+0x40>)
   81f10:	4798      	blx	r3
   81f12:	bd10      	pop	{r4, pc}
   81f14:	0501bd00 	.word	0x0501bd00
   81f18:	200700a5 	.word	0x200700a5
   81f1c:	000822f1 	.word	0x000822f1
   81f20:	00082345 	.word	0x00082345
   81f24:	00082355 	.word	0x00082355
   81f28:	200d3f01 	.word	0x200d3f01
   81f2c:	400e0600 	.word	0x400e0600
   81f30:	00082365 	.word	0x00082365
   81f34:	0008228d 	.word	0x0008228d
   81f38:	00082481 	.word	0x00082481

00081f3c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81f3c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81f3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81f42:	4b1a      	ldr	r3, [pc, #104]	; (81fac <board_init+0x70>)
   81f44:	605a      	str	r2, [r3, #4]
   81f46:	200b      	movs	r0, #11
   81f48:	4c19      	ldr	r4, [pc, #100]	; (81fb0 <board_init+0x74>)
   81f4a:	47a0      	blx	r4
   81f4c:	200c      	movs	r0, #12
   81f4e:	47a0      	blx	r4
   81f50:	200d      	movs	r0, #13
   81f52:	47a0      	blx	r4
   81f54:	200e      	movs	r0, #14
   81f56:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81f58:	203b      	movs	r0, #59	; 0x3b
   81f5a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81f5e:	4c15      	ldr	r4, [pc, #84]	; (81fb4 <board_init+0x78>)
   81f60:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81f62:	2055      	movs	r0, #85	; 0x55
   81f64:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81f68:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   81f6a:	2056      	movs	r0, #86	; 0x56
   81f6c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81f70:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81f72:	2068      	movs	r0, #104	; 0x68
   81f74:	4910      	ldr	r1, [pc, #64]	; (81fb8 <board_init+0x7c>)
   81f76:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81f78:	205c      	movs	r0, #92	; 0x5c
   81f7a:	4910      	ldr	r1, [pc, #64]	; (81fbc <board_init+0x80>)
   81f7c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81f7e:	4810      	ldr	r0, [pc, #64]	; (81fc0 <board_init+0x84>)
   81f80:	f44f 7140 	mov.w	r1, #768	; 0x300
   81f84:	4a0f      	ldr	r2, [pc, #60]	; (81fc4 <board_init+0x88>)
   81f86:	4b10      	ldr	r3, [pc, #64]	; (81fc8 <board_init+0x8c>)
   81f88:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   81f8a:	2011      	movs	r0, #17
   81f8c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81f90:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   81f92:	2012      	movs	r0, #18
   81f94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81f98:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   81f9a:	202c      	movs	r0, #44	; 0x2c
   81f9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81fa0:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   81fa2:	202d      	movs	r0, #45	; 0x2d
   81fa4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81fa8:	47a0      	blx	r4
   81faa:	bd10      	pop	{r4, pc}
   81fac:	400e1a50 	.word	0x400e1a50
   81fb0:	00082375 	.word	0x00082375
   81fb4:	00082071 	.word	0x00082071
   81fb8:	28000079 	.word	0x28000079
   81fbc:	28000001 	.word	0x28000001
   81fc0:	400e0e00 	.word	0x400e0e00
   81fc4:	08000001 	.word	0x08000001
   81fc8:	00082145 	.word	0x00082145

00081fcc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81fcc:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81fce:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   81fd2:	d016      	beq.n	82002 <pio_set_peripheral+0x36>
   81fd4:	d804      	bhi.n	81fe0 <pio_set_peripheral+0x14>
   81fd6:	b1c1      	cbz	r1, 8200a <pio_set_peripheral+0x3e>
   81fd8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81fdc:	d00a      	beq.n	81ff4 <pio_set_peripheral+0x28>
   81fde:	e013      	b.n	82008 <pio_set_peripheral+0x3c>
   81fe0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   81fe4:	d011      	beq.n	8200a <pio_set_peripheral+0x3e>
   81fe6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81fea:	d00e      	beq.n	8200a <pio_set_peripheral+0x3e>
   81fec:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81ff0:	d10a      	bne.n	82008 <pio_set_peripheral+0x3c>
   81ff2:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81ff4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   81ff6:	6f01      	ldr	r1, [r0, #112]	; 0x70
   81ff8:	400b      	ands	r3, r1
   81ffa:	ea23 0302 	bic.w	r3, r3, r2
   81ffe:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82000:	e002      	b.n	82008 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82002:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82004:	4313      	orrs	r3, r2
   82006:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82008:	6042      	str	r2, [r0, #4]
   8200a:	4770      	bx	lr

0008200c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8200c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8200e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82012:	bf14      	ite	ne
   82014:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82016:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82018:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8201c:	bf14      	ite	ne
   8201e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82020:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82022:	f012 0f02 	tst.w	r2, #2
   82026:	d002      	beq.n	8202e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82028:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8202c:	e004      	b.n	82038 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8202e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82032:	bf18      	it	ne
   82034:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82038:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8203a:	6001      	str	r1, [r0, #0]
   8203c:	4770      	bx	lr
   8203e:	bf00      	nop

00082040 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82040:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82042:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82044:	9c01      	ldr	r4, [sp, #4]
   82046:	b10c      	cbz	r4, 8204c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82048:	6641      	str	r1, [r0, #100]	; 0x64
   8204a:	e000      	b.n	8204e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8204c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8204e:	b10b      	cbz	r3, 82054 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82050:	6501      	str	r1, [r0, #80]	; 0x50
   82052:	e000      	b.n	82056 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82054:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   82056:	b10a      	cbz	r2, 8205c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82058:	6301      	str	r1, [r0, #48]	; 0x30
   8205a:	e000      	b.n	8205e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8205c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8205e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82060:	6001      	str	r1, [r0, #0]
}
   82062:	f85d 4b04 	ldr.w	r4, [sp], #4
   82066:	4770      	bx	lr

00082068 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82068:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8206a:	4770      	bx	lr

0008206c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8206c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8206e:	4770      	bx	lr

00082070 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82070:	b570      	push	{r4, r5, r6, lr}
   82072:	b082      	sub	sp, #8
   82074:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82076:	0944      	lsrs	r4, r0, #5
   82078:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8207c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82080:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82082:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82086:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8208a:	d030      	beq.n	820ee <pio_configure_pin+0x7e>
   8208c:	d806      	bhi.n	8209c <pio_configure_pin+0x2c>
   8208e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82092:	d00a      	beq.n	820aa <pio_configure_pin+0x3a>
   82094:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82098:	d018      	beq.n	820cc <pio_configure_pin+0x5c>
   8209a:	e049      	b.n	82130 <pio_configure_pin+0xc0>
   8209c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   820a0:	d030      	beq.n	82104 <pio_configure_pin+0x94>
   820a2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   820a6:	d02d      	beq.n	82104 <pio_configure_pin+0x94>
   820a8:	e042      	b.n	82130 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   820aa:	f000 001f 	and.w	r0, r0, #31
   820ae:	2401      	movs	r4, #1
   820b0:	4084      	lsls	r4, r0
   820b2:	4630      	mov	r0, r6
   820b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   820b8:	4622      	mov	r2, r4
   820ba:	4b1f      	ldr	r3, [pc, #124]	; (82138 <pio_configure_pin+0xc8>)
   820bc:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   820be:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   820c2:	bf14      	ite	ne
   820c4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   820c6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   820c8:	2001      	movs	r0, #1
   820ca:	e032      	b.n	82132 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   820cc:	f000 001f 	and.w	r0, r0, #31
   820d0:	2401      	movs	r4, #1
   820d2:	4084      	lsls	r4, r0
   820d4:	4630      	mov	r0, r6
   820d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   820da:	4622      	mov	r2, r4
   820dc:	4b16      	ldr	r3, [pc, #88]	; (82138 <pio_configure_pin+0xc8>)
   820de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   820e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   820e4:	bf14      	ite	ne
   820e6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   820e8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   820ea:	2001      	movs	r0, #1
   820ec:	e021      	b.n	82132 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   820ee:	f000 011f 	and.w	r1, r0, #31
   820f2:	2401      	movs	r4, #1
   820f4:	4630      	mov	r0, r6
   820f6:	fa04 f101 	lsl.w	r1, r4, r1
   820fa:	462a      	mov	r2, r5
   820fc:	4b0f      	ldr	r3, [pc, #60]	; (8213c <pio_configure_pin+0xcc>)
   820fe:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82100:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   82102:	e016      	b.n	82132 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82104:	f000 011f 	and.w	r1, r0, #31
   82108:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8210a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8210e:	ea05 0304 	and.w	r3, r5, r4
   82112:	9300      	str	r3, [sp, #0]
   82114:	4630      	mov	r0, r6
   82116:	fa04 f101 	lsl.w	r1, r4, r1
   8211a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8211e:	bf14      	ite	ne
   82120:	2200      	movne	r2, #0
   82122:	2201      	moveq	r2, #1
   82124:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82128:	4d05      	ldr	r5, [pc, #20]	; (82140 <pio_configure_pin+0xd0>)
   8212a:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   8212c:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8212e:	e000      	b.n	82132 <pio_configure_pin+0xc2>

	default:
		return 0;
   82130:	2000      	movs	r0, #0
	}

	return 1;
}
   82132:	b002      	add	sp, #8
   82134:	bd70      	pop	{r4, r5, r6, pc}
   82136:	bf00      	nop
   82138:	00081fcd 	.word	0x00081fcd
   8213c:	0008200d 	.word	0x0008200d
   82140:	00082041 	.word	0x00082041

00082144 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82144:	b5f0      	push	{r4, r5, r6, r7, lr}
   82146:	b083      	sub	sp, #12
   82148:	4607      	mov	r7, r0
   8214a:	460e      	mov	r6, r1
   8214c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8214e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   82152:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82156:	d026      	beq.n	821a6 <pio_configure_pin_group+0x62>
   82158:	d806      	bhi.n	82168 <pio_configure_pin_group+0x24>
   8215a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8215e:	d00a      	beq.n	82176 <pio_configure_pin_group+0x32>
   82160:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82164:	d013      	beq.n	8218e <pio_configure_pin_group+0x4a>
   82166:	e034      	b.n	821d2 <pio_configure_pin_group+0x8e>
   82168:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8216c:	d01f      	beq.n	821ae <pio_configure_pin_group+0x6a>
   8216e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82172:	d01c      	beq.n	821ae <pio_configure_pin_group+0x6a>
   82174:	e02d      	b.n	821d2 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82176:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8217a:	4632      	mov	r2, r6
   8217c:	4b16      	ldr	r3, [pc, #88]	; (821d8 <pio_configure_pin_group+0x94>)
   8217e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82180:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82184:	bf14      	ite	ne
   82186:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82188:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8218a:	2001      	movs	r0, #1
   8218c:	e022      	b.n	821d4 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8218e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82192:	4632      	mov	r2, r6
   82194:	4b10      	ldr	r3, [pc, #64]	; (821d8 <pio_configure_pin_group+0x94>)
   82196:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82198:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8219c:	bf14      	ite	ne
   8219e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   821a0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   821a2:	2001      	movs	r0, #1
   821a4:	e016      	b.n	821d4 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   821a6:	4b0d      	ldr	r3, [pc, #52]	; (821dc <pio_configure_pin_group+0x98>)
   821a8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   821aa:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   821ac:	e012      	b.n	821d4 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   821ae:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   821b2:	f005 0301 	and.w	r3, r5, #1
   821b6:	9300      	str	r3, [sp, #0]
   821b8:	4638      	mov	r0, r7
   821ba:	4631      	mov	r1, r6
   821bc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   821c0:	bf14      	ite	ne
   821c2:	2200      	movne	r2, #0
   821c4:	2201      	moveq	r2, #1
   821c6:	f3c5 0380 	ubfx	r3, r5, #2, #1
   821ca:	4c05      	ldr	r4, [pc, #20]	; (821e0 <pio_configure_pin_group+0x9c>)
   821cc:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   821ce:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   821d0:	e000      	b.n	821d4 <pio_configure_pin_group+0x90>

	default:
		return 0;
   821d2:	2000      	movs	r0, #0
	}

	return 1;
}
   821d4:	b003      	add	sp, #12
   821d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   821d8:	00081fcd 	.word	0x00081fcd
   821dc:	0008200d 	.word	0x0008200d
   821e0:	00082041 	.word	0x00082041

000821e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   821e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   821e8:	4604      	mov	r4, r0
   821ea:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   821ec:	4b10      	ldr	r3, [pc, #64]	; (82230 <pio_handler_process+0x4c>)
   821ee:	4798      	blx	r3
   821f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   821f2:	4620      	mov	r0, r4
   821f4:	4b0f      	ldr	r3, [pc, #60]	; (82234 <pio_handler_process+0x50>)
   821f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   821f8:	4005      	ands	r5, r0
   821fa:	d017      	beq.n	8222c <pio_handler_process+0x48>
   821fc:	4f0e      	ldr	r7, [pc, #56]	; (82238 <pio_handler_process+0x54>)
   821fe:	f107 040c 	add.w	r4, r7, #12
   82202:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82204:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82208:	42b3      	cmp	r3, r6
   8220a:	d10a      	bne.n	82222 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8220c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   82210:	4229      	tst	r1, r5
   82212:	d006      	beq.n	82222 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82214:	6823      	ldr	r3, [r4, #0]
   82216:	4630      	mov	r0, r6
   82218:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8221a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8221e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   82222:	42bc      	cmp	r4, r7
   82224:	d002      	beq.n	8222c <pio_handler_process+0x48>
   82226:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82228:	2d00      	cmp	r5, #0
   8222a:	d1eb      	bne.n	82204 <pio_handler_process+0x20>
   8222c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82230:	00082069 	.word	0x00082069
   82234:	0008206d 	.word	0x0008206d
   82238:	2007abfc 	.word	0x2007abfc

0008223c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8223c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8223e:	4802      	ldr	r0, [pc, #8]	; (82248 <PIOA_Handler+0xc>)
   82240:	210b      	movs	r1, #11
   82242:	4b02      	ldr	r3, [pc, #8]	; (8224c <PIOA_Handler+0x10>)
   82244:	4798      	blx	r3
   82246:	bd08      	pop	{r3, pc}
   82248:	400e0e00 	.word	0x400e0e00
   8224c:	000821e5 	.word	0x000821e5

00082250 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82250:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   82252:	4802      	ldr	r0, [pc, #8]	; (8225c <PIOB_Handler+0xc>)
   82254:	210c      	movs	r1, #12
   82256:	4b02      	ldr	r3, [pc, #8]	; (82260 <PIOB_Handler+0x10>)
   82258:	4798      	blx	r3
   8225a:	bd08      	pop	{r3, pc}
   8225c:	400e1000 	.word	0x400e1000
   82260:	000821e5 	.word	0x000821e5

00082264 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82264:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82266:	4802      	ldr	r0, [pc, #8]	; (82270 <PIOC_Handler+0xc>)
   82268:	210d      	movs	r1, #13
   8226a:	4b02      	ldr	r3, [pc, #8]	; (82274 <PIOC_Handler+0x10>)
   8226c:	4798      	blx	r3
   8226e:	bd08      	pop	{r3, pc}
   82270:	400e1200 	.word	0x400e1200
   82274:	000821e5 	.word	0x000821e5

00082278 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82278:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8227a:	4802      	ldr	r0, [pc, #8]	; (82284 <PIOD_Handler+0xc>)
   8227c:	210e      	movs	r1, #14
   8227e:	4b02      	ldr	r3, [pc, #8]	; (82288 <PIOD_Handler+0x10>)
   82280:	4798      	blx	r3
   82282:	bd08      	pop	{r3, pc}
   82284:	400e1400 	.word	0x400e1400
   82288:	000821e5 	.word	0x000821e5

0008228c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8228c:	4b17      	ldr	r3, [pc, #92]	; (822ec <pmc_switch_mck_to_pllack+0x60>)
   8228e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82290:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82294:	4310      	orrs	r0, r2
   82296:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82298:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8229a:	f013 0f08 	tst.w	r3, #8
   8229e:	d109      	bne.n	822b4 <pmc_switch_mck_to_pllack+0x28>
   822a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   822a4:	4911      	ldr	r1, [pc, #68]	; (822ec <pmc_switch_mck_to_pllack+0x60>)
   822a6:	e001      	b.n	822ac <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   822a8:	3b01      	subs	r3, #1
   822aa:	d019      	beq.n	822e0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   822ac:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   822ae:	f012 0f08 	tst.w	r2, #8
   822b2:	d0f9      	beq.n	822a8 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   822b4:	4b0d      	ldr	r3, [pc, #52]	; (822ec <pmc_switch_mck_to_pllack+0x60>)
   822b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   822b8:	f022 0203 	bic.w	r2, r2, #3
   822bc:	f042 0202 	orr.w	r2, r2, #2
   822c0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   822c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   822c4:	f010 0008 	ands.w	r0, r0, #8
   822c8:	d10c      	bne.n	822e4 <pmc_switch_mck_to_pllack+0x58>
   822ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   822ce:	4907      	ldr	r1, [pc, #28]	; (822ec <pmc_switch_mck_to_pllack+0x60>)
   822d0:	e001      	b.n	822d6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   822d2:	3b01      	subs	r3, #1
   822d4:	d008      	beq.n	822e8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   822d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   822d8:	f012 0f08 	tst.w	r2, #8
   822dc:	d0f9      	beq.n	822d2 <pmc_switch_mck_to_pllack+0x46>
   822de:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   822e0:	2001      	movs	r0, #1
   822e2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   822e4:	2000      	movs	r0, #0
   822e6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   822e8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   822ea:	4770      	bx	lr
   822ec:	400e0600 	.word	0x400e0600

000822f0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   822f0:	b138      	cbz	r0, 82302 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   822f2:	4911      	ldr	r1, [pc, #68]	; (82338 <pmc_switch_mainck_to_xtal+0x48>)
   822f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   822f6:	4a11      	ldr	r2, [pc, #68]	; (8233c <pmc_switch_mainck_to_xtal+0x4c>)
   822f8:	401a      	ands	r2, r3
   822fa:	4b11      	ldr	r3, [pc, #68]	; (82340 <pmc_switch_mainck_to_xtal+0x50>)
   822fc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   822fe:	620b      	str	r3, [r1, #32]
   82300:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82302:	4a0d      	ldr	r2, [pc, #52]	; (82338 <pmc_switch_mainck_to_xtal+0x48>)
   82304:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82306:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8230a:	f023 0303 	bic.w	r3, r3, #3
   8230e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82312:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82316:	0209      	lsls	r1, r1, #8
   82318:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8231a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8231c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8231e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82320:	f013 0f01 	tst.w	r3, #1
   82324:	d0fb      	beq.n	8231e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82326:	4a04      	ldr	r2, [pc, #16]	; (82338 <pmc_switch_mainck_to_xtal+0x48>)
   82328:	6a13      	ldr	r3, [r2, #32]
   8232a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8232e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82332:	6213      	str	r3, [r2, #32]
   82334:	4770      	bx	lr
   82336:	bf00      	nop
   82338:	400e0600 	.word	0x400e0600
   8233c:	fec8fffc 	.word	0xfec8fffc
   82340:	01370002 	.word	0x01370002

00082344 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82344:	4b02      	ldr	r3, [pc, #8]	; (82350 <pmc_osc_is_ready_mainck+0xc>)
   82346:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82348:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8234c:	4770      	bx	lr
   8234e:	bf00      	nop
   82350:	400e0600 	.word	0x400e0600

00082354 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82354:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82358:	4b01      	ldr	r3, [pc, #4]	; (82360 <pmc_disable_pllack+0xc>)
   8235a:	629a      	str	r2, [r3, #40]	; 0x28
   8235c:	4770      	bx	lr
   8235e:	bf00      	nop
   82360:	400e0600 	.word	0x400e0600

00082364 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82364:	4b02      	ldr	r3, [pc, #8]	; (82370 <pmc_is_locked_pllack+0xc>)
   82366:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82368:	f000 0002 	and.w	r0, r0, #2
   8236c:	4770      	bx	lr
   8236e:	bf00      	nop
   82370:	400e0600 	.word	0x400e0600

00082374 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82374:	282c      	cmp	r0, #44	; 0x2c
   82376:	d820      	bhi.n	823ba <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82378:	281f      	cmp	r0, #31
   8237a:	d80d      	bhi.n	82398 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8237c:	4b12      	ldr	r3, [pc, #72]	; (823c8 <pmc_enable_periph_clk+0x54>)
   8237e:	699a      	ldr	r2, [r3, #24]
   82380:	2301      	movs	r3, #1
   82382:	4083      	lsls	r3, r0
   82384:	401a      	ands	r2, r3
   82386:	4293      	cmp	r3, r2
   82388:	d019      	beq.n	823be <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8238a:	2301      	movs	r3, #1
   8238c:	fa03 f000 	lsl.w	r0, r3, r0
   82390:	4b0d      	ldr	r3, [pc, #52]	; (823c8 <pmc_enable_periph_clk+0x54>)
   82392:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82394:	2000      	movs	r0, #0
   82396:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82398:	4b0b      	ldr	r3, [pc, #44]	; (823c8 <pmc_enable_periph_clk+0x54>)
   8239a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   8239e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   823a0:	2301      	movs	r3, #1
   823a2:	4083      	lsls	r3, r0
   823a4:	401a      	ands	r2, r3
   823a6:	4293      	cmp	r3, r2
   823a8:	d00b      	beq.n	823c2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   823aa:	2301      	movs	r3, #1
   823ac:	fa03 f000 	lsl.w	r0, r3, r0
   823b0:	4b05      	ldr	r3, [pc, #20]	; (823c8 <pmc_enable_periph_clk+0x54>)
   823b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   823b6:	2000      	movs	r0, #0
   823b8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   823ba:	2001      	movs	r0, #1
   823bc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   823be:	2000      	movs	r0, #0
   823c0:	4770      	bx	lr
   823c2:	2000      	movs	r0, #0
}
   823c4:	4770      	bx	lr
   823c6:	bf00      	nop
   823c8:	400e0600 	.word	0x400e0600

000823cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   823cc:	e7fe      	b.n	823cc <Dummy_Handler>
   823ce:	bf00      	nop

000823d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   823d0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   823d2:	4b1e      	ldr	r3, [pc, #120]	; (8244c <Reset_Handler+0x7c>)
   823d4:	4a1e      	ldr	r2, [pc, #120]	; (82450 <Reset_Handler+0x80>)
   823d6:	429a      	cmp	r2, r3
   823d8:	d003      	beq.n	823e2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   823da:	4b1e      	ldr	r3, [pc, #120]	; (82454 <Reset_Handler+0x84>)
   823dc:	4a1b      	ldr	r2, [pc, #108]	; (8244c <Reset_Handler+0x7c>)
   823de:	429a      	cmp	r2, r3
   823e0:	d304      	bcc.n	823ec <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   823e2:	4b1d      	ldr	r3, [pc, #116]	; (82458 <Reset_Handler+0x88>)
   823e4:	4a1d      	ldr	r2, [pc, #116]	; (8245c <Reset_Handler+0x8c>)
   823e6:	429a      	cmp	r2, r3
   823e8:	d30f      	bcc.n	8240a <Reset_Handler+0x3a>
   823ea:	e01a      	b.n	82422 <Reset_Handler+0x52>
   823ec:	4b1c      	ldr	r3, [pc, #112]	; (82460 <Reset_Handler+0x90>)
   823ee:	4c1d      	ldr	r4, [pc, #116]	; (82464 <Reset_Handler+0x94>)
   823f0:	1ae4      	subs	r4, r4, r3
   823f2:	f024 0403 	bic.w	r4, r4, #3
   823f6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   823f8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   823fa:	4814      	ldr	r0, [pc, #80]	; (8244c <Reset_Handler+0x7c>)
   823fc:	4914      	ldr	r1, [pc, #80]	; (82450 <Reset_Handler+0x80>)
   823fe:	585a      	ldr	r2, [r3, r1]
   82400:	501a      	str	r2, [r3, r0]
   82402:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82404:	42a3      	cmp	r3, r4
   82406:	d1fa      	bne.n	823fe <Reset_Handler+0x2e>
   82408:	e7eb      	b.n	823e2 <Reset_Handler+0x12>
   8240a:	4b17      	ldr	r3, [pc, #92]	; (82468 <Reset_Handler+0x98>)
   8240c:	4917      	ldr	r1, [pc, #92]	; (8246c <Reset_Handler+0x9c>)
   8240e:	1ac9      	subs	r1, r1, r3
   82410:	f021 0103 	bic.w	r1, r1, #3
   82414:	1d1a      	adds	r2, r3, #4
   82416:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82418:	2200      	movs	r2, #0
   8241a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8241e:	428b      	cmp	r3, r1
   82420:	d1fb      	bne.n	8241a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82422:	4a13      	ldr	r2, [pc, #76]	; (82470 <Reset_Handler+0xa0>)
   82424:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82428:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8242c:	4911      	ldr	r1, [pc, #68]	; (82474 <Reset_Handler+0xa4>)
   8242e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82430:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82434:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82438:	d203      	bcs.n	82442 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8243a:	688a      	ldr	r2, [r1, #8]
   8243c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82440:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82442:	4b0d      	ldr	r3, [pc, #52]	; (82478 <Reset_Handler+0xa8>)
   82444:	4798      	blx	r3

	/* Branch to main function */
	main();
   82446:	4b0d      	ldr	r3, [pc, #52]	; (8247c <Reset_Handler+0xac>)
   82448:	4798      	blx	r3
   8244a:	e7fe      	b.n	8244a <Reset_Handler+0x7a>
   8244c:	20070000 	.word	0x20070000
   82450:	00085e8c 	.word	0x00085e8c
   82454:	200709f4 	.word	0x200709f4
   82458:	2007acec 	.word	0x2007acec
   8245c:	200709f8 	.word	0x200709f8
   82460:	20070004 	.word	0x20070004
   82464:	200709f7 	.word	0x200709f7
   82468:	200709f4 	.word	0x200709f4
   8246c:	2007ace7 	.word	0x2007ace7
   82470:	00080000 	.word	0x00080000
   82474:	e000ed00 	.word	0xe000ed00
   82478:	00082a95 	.word	0x00082a95
   8247c:	000829c5 	.word	0x000829c5

00082480 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82480:	4b3e      	ldr	r3, [pc, #248]	; (8257c <SystemCoreClockUpdate+0xfc>)
   82482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82484:	f003 0303 	and.w	r3, r3, #3
   82488:	2b03      	cmp	r3, #3
   8248a:	d85f      	bhi.n	8254c <SystemCoreClockUpdate+0xcc>
   8248c:	e8df f003 	tbb	[pc, r3]
   82490:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82494:	4b3a      	ldr	r3, [pc, #232]	; (82580 <SystemCoreClockUpdate+0x100>)
   82496:	695b      	ldr	r3, [r3, #20]
   82498:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8249c:	bf14      	ite	ne
   8249e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   824a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   824a6:	4b37      	ldr	r3, [pc, #220]	; (82584 <SystemCoreClockUpdate+0x104>)
   824a8:	601a      	str	r2, [r3, #0]
   824aa:	e04f      	b.n	8254c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   824ac:	4b33      	ldr	r3, [pc, #204]	; (8257c <SystemCoreClockUpdate+0xfc>)
   824ae:	6a1b      	ldr	r3, [r3, #32]
   824b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   824b4:	d003      	beq.n	824be <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   824b6:	4a34      	ldr	r2, [pc, #208]	; (82588 <SystemCoreClockUpdate+0x108>)
   824b8:	4b32      	ldr	r3, [pc, #200]	; (82584 <SystemCoreClockUpdate+0x104>)
   824ba:	601a      	str	r2, [r3, #0]
   824bc:	e046      	b.n	8254c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   824be:	4a33      	ldr	r2, [pc, #204]	; (8258c <SystemCoreClockUpdate+0x10c>)
   824c0:	4b30      	ldr	r3, [pc, #192]	; (82584 <SystemCoreClockUpdate+0x104>)
   824c2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   824c4:	4b2d      	ldr	r3, [pc, #180]	; (8257c <SystemCoreClockUpdate+0xfc>)
   824c6:	6a1b      	ldr	r3, [r3, #32]
   824c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   824cc:	2b10      	cmp	r3, #16
   824ce:	d002      	beq.n	824d6 <SystemCoreClockUpdate+0x56>
   824d0:	2b20      	cmp	r3, #32
   824d2:	d004      	beq.n	824de <SystemCoreClockUpdate+0x5e>
   824d4:	e03a      	b.n	8254c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   824d6:	4a2e      	ldr	r2, [pc, #184]	; (82590 <SystemCoreClockUpdate+0x110>)
   824d8:	4b2a      	ldr	r3, [pc, #168]	; (82584 <SystemCoreClockUpdate+0x104>)
   824da:	601a      	str	r2, [r3, #0]
				break;
   824dc:	e036      	b.n	8254c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   824de:	4a2a      	ldr	r2, [pc, #168]	; (82588 <SystemCoreClockUpdate+0x108>)
   824e0:	4b28      	ldr	r3, [pc, #160]	; (82584 <SystemCoreClockUpdate+0x104>)
   824e2:	601a      	str	r2, [r3, #0]
				break;
   824e4:	e032      	b.n	8254c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   824e6:	4b25      	ldr	r3, [pc, #148]	; (8257c <SystemCoreClockUpdate+0xfc>)
   824e8:	6a1b      	ldr	r3, [r3, #32]
   824ea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   824ee:	d003      	beq.n	824f8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   824f0:	4a25      	ldr	r2, [pc, #148]	; (82588 <SystemCoreClockUpdate+0x108>)
   824f2:	4b24      	ldr	r3, [pc, #144]	; (82584 <SystemCoreClockUpdate+0x104>)
   824f4:	601a      	str	r2, [r3, #0]
   824f6:	e012      	b.n	8251e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   824f8:	4a24      	ldr	r2, [pc, #144]	; (8258c <SystemCoreClockUpdate+0x10c>)
   824fa:	4b22      	ldr	r3, [pc, #136]	; (82584 <SystemCoreClockUpdate+0x104>)
   824fc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   824fe:	4b1f      	ldr	r3, [pc, #124]	; (8257c <SystemCoreClockUpdate+0xfc>)
   82500:	6a1b      	ldr	r3, [r3, #32]
   82502:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82506:	2b10      	cmp	r3, #16
   82508:	d002      	beq.n	82510 <SystemCoreClockUpdate+0x90>
   8250a:	2b20      	cmp	r3, #32
   8250c:	d004      	beq.n	82518 <SystemCoreClockUpdate+0x98>
   8250e:	e006      	b.n	8251e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82510:	4a1f      	ldr	r2, [pc, #124]	; (82590 <SystemCoreClockUpdate+0x110>)
   82512:	4b1c      	ldr	r3, [pc, #112]	; (82584 <SystemCoreClockUpdate+0x104>)
   82514:	601a      	str	r2, [r3, #0]
				break;
   82516:	e002      	b.n	8251e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82518:	4a1b      	ldr	r2, [pc, #108]	; (82588 <SystemCoreClockUpdate+0x108>)
   8251a:	4b1a      	ldr	r3, [pc, #104]	; (82584 <SystemCoreClockUpdate+0x104>)
   8251c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8251e:	4b17      	ldr	r3, [pc, #92]	; (8257c <SystemCoreClockUpdate+0xfc>)
   82520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82522:	f003 0303 	and.w	r3, r3, #3
   82526:	2b02      	cmp	r3, #2
   82528:	d10d      	bne.n	82546 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8252a:	4b14      	ldr	r3, [pc, #80]	; (8257c <SystemCoreClockUpdate+0xfc>)
   8252c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8252e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82530:	4b14      	ldr	r3, [pc, #80]	; (82584 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82532:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82536:	681a      	ldr	r2, [r3, #0]
   82538:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8253c:	b2c9      	uxtb	r1, r1
   8253e:	fbb2 f2f1 	udiv	r2, r2, r1
   82542:	601a      	str	r2, [r3, #0]
   82544:	e002      	b.n	8254c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82546:	4a13      	ldr	r2, [pc, #76]	; (82594 <SystemCoreClockUpdate+0x114>)
   82548:	4b0e      	ldr	r3, [pc, #56]	; (82584 <SystemCoreClockUpdate+0x104>)
   8254a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8254c:	4b0b      	ldr	r3, [pc, #44]	; (8257c <SystemCoreClockUpdate+0xfc>)
   8254e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82550:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82554:	2b70      	cmp	r3, #112	; 0x70
   82556:	d107      	bne.n	82568 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82558:	4b0a      	ldr	r3, [pc, #40]	; (82584 <SystemCoreClockUpdate+0x104>)
   8255a:	681a      	ldr	r2, [r3, #0]
   8255c:	490e      	ldr	r1, [pc, #56]	; (82598 <SystemCoreClockUpdate+0x118>)
   8255e:	fba1 0202 	umull	r0, r2, r1, r2
   82562:	0852      	lsrs	r2, r2, #1
   82564:	601a      	str	r2, [r3, #0]
   82566:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82568:	4b04      	ldr	r3, [pc, #16]	; (8257c <SystemCoreClockUpdate+0xfc>)
   8256a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   8256c:	4b05      	ldr	r3, [pc, #20]	; (82584 <SystemCoreClockUpdate+0x104>)
   8256e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82572:	681a      	ldr	r2, [r3, #0]
   82574:	40ca      	lsrs	r2, r1
   82576:	601a      	str	r2, [r3, #0]
   82578:	4770      	bx	lr
   8257a:	bf00      	nop
   8257c:	400e0600 	.word	0x400e0600
   82580:	400e1a10 	.word	0x400e1a10
   82584:	20070184 	.word	0x20070184
   82588:	00b71b00 	.word	0x00b71b00
   8258c:	003d0900 	.word	0x003d0900
   82590:	007a1200 	.word	0x007a1200
   82594:	0e4e1c00 	.word	0x0e4e1c00
   82598:	aaaaaaab 	.word	0xaaaaaaab

0008259c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8259c:	4b09      	ldr	r3, [pc, #36]	; (825c4 <_sbrk+0x28>)
   8259e:	681b      	ldr	r3, [r3, #0]
   825a0:	b913      	cbnz	r3, 825a8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   825a2:	4a09      	ldr	r2, [pc, #36]	; (825c8 <_sbrk+0x2c>)
   825a4:	4b07      	ldr	r3, [pc, #28]	; (825c4 <_sbrk+0x28>)
   825a6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   825a8:	4b06      	ldr	r3, [pc, #24]	; (825c4 <_sbrk+0x28>)
   825aa:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   825ac:	181a      	adds	r2, r3, r0
   825ae:	4907      	ldr	r1, [pc, #28]	; (825cc <_sbrk+0x30>)
   825b0:	4291      	cmp	r1, r2
   825b2:	db04      	blt.n	825be <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   825b4:	4610      	mov	r0, r2
   825b6:	4a03      	ldr	r2, [pc, #12]	; (825c4 <_sbrk+0x28>)
   825b8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   825ba:	4618      	mov	r0, r3
   825bc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   825be:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   825c2:	4770      	bx	lr
   825c4:	2007ac6c 	.word	0x2007ac6c
   825c8:	2007ccf0 	.word	0x2007ccf0
   825cc:	20087ffc 	.word	0x20087ffc

000825d0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   825d0:	f04f 30ff 	mov.w	r0, #4294967295
   825d4:	4770      	bx	lr
   825d6:	bf00      	nop

000825d8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   825d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   825dc:	604b      	str	r3, [r1, #4]

	return 0;
}
   825de:	2000      	movs	r0, #0
   825e0:	4770      	bx	lr
   825e2:	bf00      	nop

000825e4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   825e4:	2001      	movs	r0, #1
   825e6:	4770      	bx	lr

000825e8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   825e8:	2000      	movs	r0, #0
   825ea:	4770      	bx	lr

000825ec <vGotoTask>:
typedef enum state state_t;
state_t current_state;
state_t next_state;


void vGotoTask( void *pvParam) {
   825ec:	b510      	push	{r4, lr}
   825ee:	b082      	sub	sp, #8
	uint32_t receivedValue;
	if(xQueueReceive(xObjectQueue, &receivedValue, 0) == pdPASS){
   825f0:	4b10      	ldr	r3, [pc, #64]	; (82634 <vGotoTask+0x48>)
   825f2:	6818      	ldr	r0, [r3, #0]
   825f4:	a901      	add	r1, sp, #4
   825f6:	2200      	movs	r2, #0
   825f8:	4613      	mov	r3, r2
   825fa:	4c0f      	ldr	r4, [pc, #60]	; (82638 <vGotoTask+0x4c>)
   825fc:	47a0      	blx	r4
   825fe:	2801      	cmp	r0, #1
   82600:	d106      	bne.n	82610 <vGotoTask+0x24>
		printf("\nSuccessfully received value: %u\n", receivedValue);
   82602:	480e      	ldr	r0, [pc, #56]	; (8263c <vGotoTask+0x50>)
   82604:	9901      	ldr	r1, [sp, #4]
   82606:	4b0e      	ldr	r3, [pc, #56]	; (82640 <vGotoTask+0x54>)
   82608:	4798      	blx	r3
		vTaskDelay(pdMSTOTICKS(100));
   8260a:	2064      	movs	r0, #100	; 0x64
   8260c:	4b0d      	ldr	r3, [pc, #52]	; (82644 <vGotoTask+0x58>)
   8260e:	4798      	blx	r3
	}
	
	printf("\nGiving semaphore");
   82610:	480d      	ldr	r0, [pc, #52]	; (82648 <vGotoTask+0x5c>)
   82612:	4b0b      	ldr	r3, [pc, #44]	; (82640 <vGotoTask+0x54>)
   82614:	4798      	blx	r3
	puts("");
   82616:	480d      	ldr	r0, [pc, #52]	; (8264c <vGotoTask+0x60>)
   82618:	4b0d      	ldr	r3, [pc, #52]	; (82650 <vGotoTask+0x64>)
   8261a:	4798      	blx	r3
	xSemaphoreGive(xCheckSemaphore);
   8261c:	4b0d      	ldr	r3, [pc, #52]	; (82654 <vGotoTask+0x68>)
   8261e:	6818      	ldr	r0, [r3, #0]
   82620:	2100      	movs	r1, #0
   82622:	460a      	mov	r2, r1
   82624:	460b      	mov	r3, r1
   82626:	4c0c      	ldr	r4, [pc, #48]	; (82658 <vGotoTask+0x6c>)
   82628:	47a0      	blx	r4
	
	vTaskDelete(NULL);
   8262a:	2000      	movs	r0, #0
   8262c:	4b0b      	ldr	r3, [pc, #44]	; (8265c <vGotoTask+0x70>)
   8262e:	4798      	blx	r3
}
   82630:	b002      	add	sp, #8
   82632:	bd10      	pop	{r4, pc}
   82634:	2007acd0 	.word	0x2007acd0
   82638:	00080ad9 	.word	0x00080ad9
   8263c:	00085b54 	.word	0x00085b54
   82640:	00082ae5 	.word	0x00082ae5
   82644:	00081229 	.word	0x00081229
   82648:	00085b78 	.word	0x00085b78
   8264c:	00085d6c 	.word	0x00085d6c
   82650:	00082ced 	.word	0x00082ced
   82654:	2007acd8 	.word	0x2007acd8
   82658:	0008092d 	.word	0x0008092d
   8265c:	00080ee1 	.word	0x00080ee1

00082660 <vController>:
	
	xSemaphoreGive(xSemaphoreTWI);
	vTaskDelete(NULL);
}

void vController(void *pvParam) {
   82660:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82664:	b089      	sub	sp, #36	; 0x24
	uint32_t objectID[] = {0, 1, 2, 3};	
   82666:	4b72      	ldr	r3, [pc, #456]	; (82830 <vController+0x1d0>)
   82668:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   8266a:	ac08      	add	r4, sp, #32
   8266c:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
	
	while (1)
	{
		switch (current_state)
   82670:	4d70      	ldr	r5, [pc, #448]	; (82834 <vController+0x1d4>)
			case LOCATE:
		        vTaskDelete(NULL);    
			case PICKING_UP:
				vTaskDelete(NULL);
			case DROP_OFF:
				vTaskDelete(NULL); 
   82672:	4e71      	ldr	r6, [pc, #452]	; (82838 <vController+0x1d8>)
				{
					printf("\nSemaphore has been received");
				}
				next_state = LOCATE;
			case POSITION_FOUR:
				xTaskCreate(vGotoTask, "GotoObject", 1000, NULL, 1, NULL);
   82674:	4f71      	ldr	r7, [pc, #452]	; (8283c <vController+0x1dc>)
void vController(void *pvParam) {
	uint32_t objectID[] = {0, 1, 2, 3};	
	
	while (1)
	{
		switch (current_state)
   82676:	782b      	ldrb	r3, [r5, #0]
   82678:	2b07      	cmp	r3, #7
   8267a:	f200 80d5 	bhi.w	82828 <vController+0x1c8>
   8267e:	e8df f013 	tbh	[pc, r3, lsl #1]
   82682:	0008      	.short	0x0008
   82684:	0052002d 	.word	0x0052002d
   82688:	00a4007b 	.word	0x00a4007b
   8268c:	00cf00cd 	.word	0x00cf00cd
   82690:	00d1      	.short	0x00d1
		{
			case INITIALIZE_ARM:
			     //get arm info
			     //get object pos info 1-4 (with goal box)
				 
			     xTaskCreate(vTwiTask, "TWI", 1000, NULL, 1, pxTaskTwi);
   82692:	f04f 0801 	mov.w	r8, #1
   82696:	f8cd 8000 	str.w	r8, [sp]
   8269a:	4b69      	ldr	r3, [pc, #420]	; (82840 <vController+0x1e0>)
   8269c:	681b      	ldr	r3, [r3, #0]
   8269e:	9301      	str	r3, [sp, #4]
   826a0:	2400      	movs	r4, #0
   826a2:	9402      	str	r4, [sp, #8]
   826a4:	9403      	str	r4, [sp, #12]
   826a6:	4867      	ldr	r0, [pc, #412]	; (82844 <vController+0x1e4>)
   826a8:	4967      	ldr	r1, [pc, #412]	; (82848 <vController+0x1e8>)
   826aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   826ae:	4623      	mov	r3, r4
   826b0:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 82870 <vController+0x210>
   826b4:	47e0      	blx	ip
			     vTaskDelay(pdMSTOTICKS(300));
   826b6:	f44f 7096 	mov.w	r0, #300	; 0x12c
   826ba:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 82860 <vController+0x200>
   826be:	47c8      	blx	r9
			     if(xSemaphoreTake(xSemaphoreTWI, pdMSTOTICKS(10000)) == pdTRUE){
   826c0:	4b62      	ldr	r3, [pc, #392]	; (8284c <vController+0x1ec>)
   826c2:	6818      	ldr	r0, [r3, #0]
   826c4:	4621      	mov	r1, r4
   826c6:	f242 7210 	movw	r2, #10000	; 0x2710
   826ca:	4623      	mov	r3, r4
   826cc:	4c60      	ldr	r4, [pc, #384]	; (82850 <vController+0x1f0>)
   826ce:	47a0      	blx	r4
			     }
				 vTaskDelay(pdMSTOTICKS(100));
   826d0:	2064      	movs	r0, #100	; 0x64
   826d2:	47c8      	blx	r9
			     next_state = POSITION_ONE;
   826d4:	4b5f      	ldr	r3, [pc, #380]	; (82854 <vController+0x1f4>)
   826d6:	f883 8000 	strb.w	r8, [r3]
			break;
   826da:	e0a5      	b.n	82828 <vController+0x1c8>
			case POSITION_ONE:
			     xTaskCreate(vGotoTask, "GotoObject", 1000, NULL, 1, NULL);
   826dc:	2301      	movs	r3, #1
   826de:	9300      	str	r3, [sp, #0]
   826e0:	2400      	movs	r4, #0
   826e2:	9401      	str	r4, [sp, #4]
   826e4:	9402      	str	r4, [sp, #8]
   826e6:	9403      	str	r4, [sp, #12]
   826e8:	4638      	mov	r0, r7
   826ea:	495b      	ldr	r1, [pc, #364]	; (82858 <vController+0x1f8>)
   826ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   826f0:	4623      	mov	r3, r4
   826f2:	f8df c17c 	ldr.w	ip, [pc, #380]	; 82870 <vController+0x210>
   826f6:	47e0      	blx	ip
			     xQueueSendToBack(xObjectQueue, (void *) &objectID[1], 0);
   826f8:	4b58      	ldr	r3, [pc, #352]	; (8285c <vController+0x1fc>)
   826fa:	6818      	ldr	r0, [r3, #0]
   826fc:	a905      	add	r1, sp, #20
   826fe:	4622      	mov	r2, r4
   82700:	4623      	mov	r3, r4
   82702:	f8df c170 	ldr.w	ip, [pc, #368]	; 82874 <vController+0x214>
   82706:	47e0      	blx	ip
			     vTaskDelay(pdMSTOTICKS(100));
   82708:	2064      	movs	r0, #100	; 0x64
   8270a:	4b55      	ldr	r3, [pc, #340]	; (82860 <vController+0x200>)
   8270c:	4798      	blx	r3
			     if (xSemaphoreTake(xCheckSemaphore, pdMSTOTICKS(10000)) == pdTRUE) //wait in Blocked state for semaphore max 10 s
   8270e:	4b55      	ldr	r3, [pc, #340]	; (82864 <vController+0x204>)
   82710:	6818      	ldr	r0, [r3, #0]
   82712:	4621      	mov	r1, r4
   82714:	f242 7210 	movw	r2, #10000	; 0x2710
   82718:	4623      	mov	r3, r4
   8271a:	f8df c134 	ldr.w	ip, [pc, #308]	; 82850 <vController+0x1f0>
   8271e:	47e0      	blx	ip
			     {
				     //printf("\nSemaphore has been received");
			     }
				 next_state = INITIALIZE_ARM;
   82720:	4b4c      	ldr	r3, [pc, #304]	; (82854 <vController+0x1f4>)
   82722:	701c      	strb	r4, [r3, #0]
			break;
   82724:	e080      	b.n	82828 <vController+0x1c8>
			case POSITION_TWO:
				xTaskCreate(vGotoTask, "GotoObject", 1000, NULL, 1, NULL);
   82726:	2301      	movs	r3, #1
   82728:	9300      	str	r3, [sp, #0]
   8272a:	2400      	movs	r4, #0
   8272c:	9401      	str	r4, [sp, #4]
   8272e:	9402      	str	r4, [sp, #8]
   82730:	9403      	str	r4, [sp, #12]
   82732:	4638      	mov	r0, r7
   82734:	4948      	ldr	r1, [pc, #288]	; (82858 <vController+0x1f8>)
   82736:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8273a:	4623      	mov	r3, r4
   8273c:	f8df c130 	ldr.w	ip, [pc, #304]	; 82870 <vController+0x210>
   82740:	47e0      	blx	ip
				xQueueSendToBack(xObjectQueue, (void *) &objectID[2], 0);
   82742:	4b46      	ldr	r3, [pc, #280]	; (8285c <vController+0x1fc>)
   82744:	6818      	ldr	r0, [r3, #0]
   82746:	a906      	add	r1, sp, #24
   82748:	4622      	mov	r2, r4
   8274a:	4623      	mov	r3, r4
   8274c:	f8df c124 	ldr.w	ip, [pc, #292]	; 82874 <vController+0x214>
   82750:	47e0      	blx	ip
				vTaskDelay(pdMSTOTICKS(100));
   82752:	2064      	movs	r0, #100	; 0x64
   82754:	4b42      	ldr	r3, [pc, #264]	; (82860 <vController+0x200>)
   82756:	4798      	blx	r3
				if (xSemaphoreTake(xCheckSemaphore, pdMSTOTICKS(10000)) == pdTRUE) //wait in Blocked state for semaphore max 10 s
   82758:	4b42      	ldr	r3, [pc, #264]	; (82864 <vController+0x204>)
   8275a:	6818      	ldr	r0, [r3, #0]
   8275c:	4621      	mov	r1, r4
   8275e:	f242 7210 	movw	r2, #10000	; 0x2710
   82762:	4623      	mov	r3, r4
   82764:	4c3a      	ldr	r4, [pc, #232]	; (82850 <vController+0x1f0>)
   82766:	47a0      	blx	r4
   82768:	2801      	cmp	r0, #1
   8276a:	d102      	bne.n	82772 <vController+0x112>
				{
					printf("\nSemaphore has been received");
   8276c:	483e      	ldr	r0, [pc, #248]	; (82868 <vController+0x208>)
   8276e:	4b3f      	ldr	r3, [pc, #252]	; (8286c <vController+0x20c>)
   82770:	4798      	blx	r3
				}
				next_state = LOCATE;
   82772:	2205      	movs	r2, #5
   82774:	4b37      	ldr	r3, [pc, #220]	; (82854 <vController+0x1f4>)
   82776:	701a      	strb	r2, [r3, #0]
			case POSITION_THREE:
				xTaskCreate(vGotoTask, "GotoObject", 1000, NULL, 1, NULL);
   82778:	2301      	movs	r3, #1
   8277a:	9300      	str	r3, [sp, #0]
   8277c:	2400      	movs	r4, #0
   8277e:	9401      	str	r4, [sp, #4]
   82780:	9402      	str	r4, [sp, #8]
   82782:	9403      	str	r4, [sp, #12]
   82784:	4638      	mov	r0, r7
   82786:	4934      	ldr	r1, [pc, #208]	; (82858 <vController+0x1f8>)
   82788:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8278c:	4623      	mov	r3, r4
   8278e:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 82870 <vController+0x210>
   82792:	47e0      	blx	ip
				xQueueSendToBack(xObjectQueue, (void *) &objectID[3], 0);
   82794:	4b31      	ldr	r3, [pc, #196]	; (8285c <vController+0x1fc>)
   82796:	6818      	ldr	r0, [r3, #0]
   82798:	a907      	add	r1, sp, #28
   8279a:	4622      	mov	r2, r4
   8279c:	4623      	mov	r3, r4
   8279e:	f8df c0d4 	ldr.w	ip, [pc, #212]	; 82874 <vController+0x214>
   827a2:	47e0      	blx	ip
				vTaskDelay(pdMSTOTICKS(100));
   827a4:	2064      	movs	r0, #100	; 0x64
   827a6:	4b2e      	ldr	r3, [pc, #184]	; (82860 <vController+0x200>)
   827a8:	4798      	blx	r3
				if (xSemaphoreTake(xCheckSemaphore, pdMSTOTICKS(10000)) == pdTRUE) //wait in Blocked state for semaphore max 10 s
   827aa:	4b2e      	ldr	r3, [pc, #184]	; (82864 <vController+0x204>)
   827ac:	6818      	ldr	r0, [r3, #0]
   827ae:	4621      	mov	r1, r4
   827b0:	f242 7210 	movw	r2, #10000	; 0x2710
   827b4:	4623      	mov	r3, r4
   827b6:	4c26      	ldr	r4, [pc, #152]	; (82850 <vController+0x1f0>)
   827b8:	47a0      	blx	r4
   827ba:	2801      	cmp	r0, #1
   827bc:	d102      	bne.n	827c4 <vController+0x164>
				{
					printf("\nSemaphore has been received");
   827be:	482a      	ldr	r0, [pc, #168]	; (82868 <vController+0x208>)
   827c0:	4b2a      	ldr	r3, [pc, #168]	; (8286c <vController+0x20c>)
   827c2:	4798      	blx	r3
				}
				next_state = LOCATE;
   827c4:	2205      	movs	r2, #5
   827c6:	4b23      	ldr	r3, [pc, #140]	; (82854 <vController+0x1f4>)
   827c8:	701a      	strb	r2, [r3, #0]
			case POSITION_FOUR:
				xTaskCreate(vGotoTask, "GotoObject", 1000, NULL, 1, NULL);
   827ca:	2301      	movs	r3, #1
   827cc:	9300      	str	r3, [sp, #0]
   827ce:	2400      	movs	r4, #0
   827d0:	9401      	str	r4, [sp, #4]
   827d2:	9402      	str	r4, [sp, #8]
   827d4:	9403      	str	r4, [sp, #12]
   827d6:	4638      	mov	r0, r7
   827d8:	491f      	ldr	r1, [pc, #124]	; (82858 <vController+0x1f8>)
   827da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   827de:	4623      	mov	r3, r4
   827e0:	f8df c08c 	ldr.w	ip, [pc, #140]	; 82870 <vController+0x210>
   827e4:	47e0      	blx	ip
				xQueueSendToBack(xObjectQueue, (void *) &objectID[0], 0);
   827e6:	4b1d      	ldr	r3, [pc, #116]	; (8285c <vController+0x1fc>)
   827e8:	6818      	ldr	r0, [r3, #0]
   827ea:	a904      	add	r1, sp, #16
   827ec:	4622      	mov	r2, r4
   827ee:	4623      	mov	r3, r4
   827f0:	f8df c080 	ldr.w	ip, [pc, #128]	; 82874 <vController+0x214>
   827f4:	47e0      	blx	ip
				vTaskDelay(pdMSTOTICKS(100));
   827f6:	2064      	movs	r0, #100	; 0x64
   827f8:	4b19      	ldr	r3, [pc, #100]	; (82860 <vController+0x200>)
   827fa:	4798      	blx	r3
				if (xSemaphoreTake(xCheckSemaphore, pdMSTOTICKS(10000)) == pdTRUE) //wait in Blocked state for semaphore max 10 s
   827fc:	4b19      	ldr	r3, [pc, #100]	; (82864 <vController+0x204>)
   827fe:	6818      	ldr	r0, [r3, #0]
   82800:	4621      	mov	r1, r4
   82802:	f242 7210 	movw	r2, #10000	; 0x2710
   82806:	4623      	mov	r3, r4
   82808:	4c11      	ldr	r4, [pc, #68]	; (82850 <vController+0x1f0>)
   8280a:	47a0      	blx	r4
   8280c:	2801      	cmp	r0, #1
   8280e:	d102      	bne.n	82816 <vController+0x1b6>
				{
					printf("\nSemaphore has been received");
   82810:	4815      	ldr	r0, [pc, #84]	; (82868 <vController+0x208>)
   82812:	4b16      	ldr	r3, [pc, #88]	; (8286c <vController+0x20c>)
   82814:	4798      	blx	r3
				}
				next_state = DROP_OFF;
   82816:	2207      	movs	r2, #7
   82818:	4b0e      	ldr	r3, [pc, #56]	; (82854 <vController+0x1f4>)
   8281a:	701a      	strb	r2, [r3, #0]
			case LOCATE:
		        vTaskDelete(NULL);    
   8281c:	2000      	movs	r0, #0
   8281e:	47b0      	blx	r6
			case PICKING_UP:
				vTaskDelete(NULL);
   82820:	2000      	movs	r0, #0
   82822:	47b0      	blx	r6
			case DROP_OFF:
				vTaskDelete(NULL); 
   82824:	2000      	movs	r0, #0
   82826:	47b0      	blx	r6
		}
		current_state = next_state; 
   82828:	4b0a      	ldr	r3, [pc, #40]	; (82854 <vController+0x1f4>)
   8282a:	781b      	ldrb	r3, [r3, #0]
   8282c:	702b      	strb	r3, [r5, #0]
	}
   8282e:	e722      	b.n	82676 <vController+0x16>
   82830:	00085b44 	.word	0x00085b44
   82834:	2007acc8 	.word	0x2007acc8
   82838:	00080ee1 	.word	0x00080ee1
   8283c:	000825ed 	.word	0x000825ed
   82840:	2007acc4 	.word	0x2007acc4
   82844:	00082981 	.word	0x00082981
   82848:	00085b8c 	.word	0x00085b8c
   8284c:	2007acc0 	.word	0x2007acc0
   82850:	00080ad9 	.word	0x00080ad9
   82854:	2007acc9 	.word	0x2007acc9
   82858:	00085b90 	.word	0x00085b90
   8285c:	2007acd0 	.word	0x2007acd0
   82860:	00081229 	.word	0x00081229
   82864:	2007acd8 	.word	0x2007acd8
   82868:	00085b9c 	.word	0x00085b9c
   8286c:	00082ae5 	.word	0x00082ae5
   82870:	00080cd9 	.word	0x00080cd9
   82874:	0008092d 	.word	0x0008092d

00082878 <twi_testCmds>:


//TWI test send all cmds. loops through the commands
// and recives data from them
void twi_testCmds()
{
   82878:	b510      	push	{r4, lr}
   8287a:	b082      	sub	sp, #8
	uint8_t dum[3];
	dum[0] = test;
   8287c:	4b20      	ldr	r3, [pc, #128]	; (82900 <twi_testCmds+0x88>)
   8287e:	781b      	ldrb	r3, [r3, #0]
   82880:	f88d 3004 	strb.w	r3, [sp, #4]
	dum[1] = 0;
   82884:	2300      	movs	r3, #0
   82886:	f88d 3005 	strb.w	r3, [sp, #5]
	dum[2] = 0;
   8288a:	f88d 3006 	strb.w	r3, [sp, #6]

	uint8_t result = twiSendData(dum, 3);
   8288e:	a801      	add	r0, sp, #4
   82890:	2103      	movs	r1, #3
   82892:	4b1c      	ldr	r3, [pc, #112]	; (82904 <twi_testCmds+0x8c>)
   82894:	4798      	blx	r3
	
	if (result)
   82896:	b118      	cbz	r0, 828a0 <twi_testCmds+0x28>
	{
		puts("Send successful");
   82898:	481b      	ldr	r0, [pc, #108]	; (82908 <twi_testCmds+0x90>)
   8289a:	4b1c      	ldr	r3, [pc, #112]	; (8290c <twi_testCmds+0x94>)
   8289c:	4798      	blx	r3
   8289e:	e002      	b.n	828a6 <twi_testCmds+0x2e>
	}else{
		puts("Fail");
   828a0:	481b      	ldr	r0, [pc, #108]	; (82910 <twi_testCmds+0x98>)
   828a2:	4b1a      	ldr	r3, [pc, #104]	; (8290c <twi_testCmds+0x94>)
   828a4:	4798      	blx	r3
	}
	
	if(test < TWI_CMD_ERROR)
   828a6:	4b16      	ldr	r3, [pc, #88]	; (82900 <twi_testCmds+0x88>)
   828a8:	781b      	ldrb	r3, [r3, #0]
   828aa:	2b24      	cmp	r3, #36	; 0x24
   828ac:	d803      	bhi.n	828b6 <twi_testCmds+0x3e>
	{
		test++;
   828ae:	3301      	adds	r3, #1
   828b0:	4a13      	ldr	r2, [pc, #76]	; (82900 <twi_testCmds+0x88>)
   828b2:	7013      	strb	r3, [r2, #0]
   828b4:	e002      	b.n	828bc <twi_testCmds+0x44>
	}
	else
	{
		test = TWI_CMD_ARM_INIT;
   828b6:	2220      	movs	r2, #32
   828b8:	4b11      	ldr	r3, [pc, #68]	; (82900 <twi_testCmds+0x88>)
   828ba:	701a      	strb	r2, [r3, #0]
	}
	
	
	vTaskDelay(pdMSTOTICKS(60));
   828bc:	203c      	movs	r0, #60	; 0x3c
   828be:	4b15      	ldr	r3, [pc, #84]	; (82914 <twi_testCmds+0x9c>)
   828c0:	4798      	blx	r3
	uint8_t rec[3] = {0};
   828c2:	2300      	movs	r3, #0
   828c4:	f8ad 3000 	strh.w	r3, [sp]
   828c8:	f88d 3002 	strb.w	r3, [sp, #2]
	result = twiReciveData(rec,3);
   828cc:	4668      	mov	r0, sp
   828ce:	2103      	movs	r1, #3
   828d0:	4b11      	ldr	r3, [pc, #68]	; (82918 <twi_testCmds+0xa0>)
   828d2:	4798      	blx	r3
	if (result)
   828d4:	b160      	cbz	r0, 828f0 <twi_testCmds+0x78>
	{
		printf("Receive successful: %u, %u, %u\n", rec[0], rec[1], rec[2]);		
   828d6:	4811      	ldr	r0, [pc, #68]	; (8291c <twi_testCmds+0xa4>)
   828d8:	f89d 1000 	ldrb.w	r1, [sp]
   828dc:	f89d 2001 	ldrb.w	r2, [sp, #1]
   828e0:	f89d 3002 	ldrb.w	r3, [sp, #2]
   828e4:	4c0e      	ldr	r4, [pc, #56]	; (82920 <twi_testCmds+0xa8>)
   828e6:	47a0      	blx	r4
		vTaskDelay(pdMSTOTICKS(10));
   828e8:	200a      	movs	r0, #10
   828ea:	4b0a      	ldr	r3, [pc, #40]	; (82914 <twi_testCmds+0x9c>)
   828ec:	4798      	blx	r3
   828ee:	e005      	b.n	828fc <twi_testCmds+0x84>
		}else{
		puts("Receive failed");
   828f0:	480c      	ldr	r0, [pc, #48]	; (82924 <twi_testCmds+0xac>)
   828f2:	4b06      	ldr	r3, [pc, #24]	; (8290c <twi_testCmds+0x94>)
   828f4:	4798      	blx	r3
		vTaskDelay(pdMSTOTICKS(10));
   828f6:	200a      	movs	r0, #10
   828f8:	4b06      	ldr	r3, [pc, #24]	; (82914 <twi_testCmds+0x9c>)
   828fa:	4798      	blx	r3
	}
}
   828fc:	b002      	add	sp, #8
   828fe:	bd10      	pop	{r4, pc}
   82900:	20070188 	.word	0x20070188
   82904:	00081bed 	.word	0x00081bed
   82908:	00085bf0 	.word	0x00085bf0
   8290c:	00082ced 	.word	0x00082ced
   82910:	00085c00 	.word	0x00085c00
   82914:	00081229 	.word	0x00081229
   82918:	00081c39 	.word	0x00081c39
   8291c:	00085c08 	.word	0x00085c08
   82920:	00082ae5 	.word	0x00082ae5
   82924:	00085c28 	.word	0x00085c28

00082928 <twi_test2slaves>:

int testslave =0;

void twi_test2slaves(void)
{
   82928:	b508      	push	{r3, lr}
	
	
	
	if(testslave){
   8292a:	4b0e      	ldr	r3, [pc, #56]	; (82964 <twi_test2slaves+0x3c>)
   8292c:	681b      	ldr	r3, [r3, #0]
   8292e:	b14b      	cbz	r3, 82944 <twi_test2slaves+0x1c>
		puts("slave is NAV");
   82930:	480d      	ldr	r0, [pc, #52]	; (82968 <twi_test2slaves+0x40>)
   82932:	4b0e      	ldr	r3, [pc, #56]	; (8296c <twi_test2slaves+0x44>)
   82934:	4798      	blx	r3
		testslave=0;
   82936:	2200      	movs	r2, #0
   82938:	4b0a      	ldr	r3, [pc, #40]	; (82964 <twi_test2slaves+0x3c>)
   8293a:	601a      	str	r2, [r3, #0]
		twi_changeSlave(SLAVE_ADDR_ARM);
   8293c:	2002      	movs	r0, #2
   8293e:	4b0c      	ldr	r3, [pc, #48]	; (82970 <twi_test2slaves+0x48>)
   82940:	4798      	blx	r3
   82942:	e008      	b.n	82956 <twi_test2slaves+0x2e>
	}
	else{
		testslave=1;
   82944:	2201      	movs	r2, #1
   82946:	4b07      	ldr	r3, [pc, #28]	; (82964 <twi_test2slaves+0x3c>)
   82948:	601a      	str	r2, [r3, #0]
		puts("slave is ARM");
   8294a:	480a      	ldr	r0, [pc, #40]	; (82974 <twi_test2slaves+0x4c>)
   8294c:	4b07      	ldr	r3, [pc, #28]	; (8296c <twi_test2slaves+0x44>)
   8294e:	4798      	blx	r3
		twi_changeSlave(SLAVE_ADDR_NAV);
   82950:	2003      	movs	r0, #3
   82952:	4b07      	ldr	r3, [pc, #28]	; (82970 <twi_test2slaves+0x48>)
   82954:	4798      	blx	r3
	}
	vTaskDelay(pdMSTOTICKS(10));
   82956:	200a      	movs	r0, #10
   82958:	4b07      	ldr	r3, [pc, #28]	; (82978 <twi_test2slaves+0x50>)
   8295a:	4798      	blx	r3
	twi_testCmds();
   8295c:	4b07      	ldr	r3, [pc, #28]	; (8297c <twi_test2slaves+0x54>)
   8295e:	4798      	blx	r3
   82960:	bd08      	pop	{r3, pc}
   82962:	bf00      	nop
   82964:	2007ac70 	.word	0x2007ac70
   82968:	00085c38 	.word	0x00085c38
   8296c:	00082ced 	.word	0x00082ced
   82970:	00081c71 	.word	0x00081c71
   82974:	00085c48 	.word	0x00085c48
   82978:	00081229 	.word	0x00081229
   8297c:	00082879 	.word	0x00082879

00082980 <vTwiTask>:
			break;
		}
	}
}

void vTwiTask(void *pvParameter){
   82980:	b510      	push	{r4, lr}
	puts("TWI TASK Started");
   82982:	4809      	ldr	r0, [pc, #36]	; (829a8 <vTwiTask+0x28>)
   82984:	4b09      	ldr	r3, [pc, #36]	; (829ac <vTwiTask+0x2c>)
   82986:	4798      	blx	r3
	vTaskDelay(pdMSTOTICKS(20));
   82988:	2014      	movs	r0, #20
   8298a:	4b09      	ldr	r3, [pc, #36]	; (829b0 <vTwiTask+0x30>)
   8298c:	4798      	blx	r3
//	test send all cmds	
//	twi_testCmds();

//	test to cmds send 2 slaves
	twi_test2slaves();
   8298e:	4b09      	ldr	r3, [pc, #36]	; (829b4 <vTwiTask+0x34>)
   82990:	4798      	blx	r3
//	twi_test_pickup();
	
	//test dropoff cmd start and status
//	twi_test_dropoff();
	
	xSemaphoreGive(xSemaphoreTWI);
   82992:	4b09      	ldr	r3, [pc, #36]	; (829b8 <vTwiTask+0x38>)
   82994:	6818      	ldr	r0, [r3, #0]
   82996:	2100      	movs	r1, #0
   82998:	460a      	mov	r2, r1
   8299a:	460b      	mov	r3, r1
   8299c:	4c07      	ldr	r4, [pc, #28]	; (829bc <vTwiTask+0x3c>)
   8299e:	47a0      	blx	r4
	vTaskDelete(NULL);
   829a0:	2000      	movs	r0, #0
   829a2:	4b07      	ldr	r3, [pc, #28]	; (829c0 <vTwiTask+0x40>)
   829a4:	4798      	blx	r3
   829a6:	bd10      	pop	{r4, pc}
   829a8:	00085c58 	.word	0x00085c58
   829ac:	00082ced 	.word	0x00082ced
   829b0:	00081229 	.word	0x00081229
   829b4:	00082929 	.word	0x00082929
   829b8:	2007acc0 	.word	0x2007acc0
   829bc:	0008092d 	.word	0x0008092d
   829c0:	00080ee1 	.word	0x00080ee1

000829c4 <main>:
	vTaskDelete(NULL);
}


int main (void)
{
   829c4:	b570      	push	{r4, r5, r6, lr}
   829c6:	b084      	sub	sp, #16
	
	sysclk_init();
   829c8:	4b21      	ldr	r3, [pc, #132]	; (82a50 <main+0x8c>)
   829ca:	4798      	blx	r3
	board_init();
   829cc:	4b21      	ldr	r3, [pc, #132]	; (82a54 <main+0x90>)
   829ce:	4798      	blx	r3
	configure_console();
   829d0:	4b21      	ldr	r3, [pc, #132]	; (82a58 <main+0x94>)
   829d2:	4798      	blx	r3
	//init TWI
	twi_comInit();
   829d4:	4b21      	ldr	r3, [pc, #132]	; (82a5c <main+0x98>)
   829d6:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   829d8:	4b21      	ldr	r3, [pc, #132]	; (82a60 <main+0x9c>)
   829da:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   829de:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   829e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(D7, IOPORT_DIR_OUTPUT);
	current_state = INITIALIZE_ARM;
   829e4:	2400      	movs	r4, #0
   829e6:	4b1f      	ldr	r3, [pc, #124]	; (82a64 <main+0xa0>)
   829e8:	701c      	strb	r4, [r3, #0]
	next_state = INITIALIZE_ARM;
   829ea:	4b1f      	ldr	r3, [pc, #124]	; (82a68 <main+0xa4>)
   829ec:	701c      	strb	r4, [r3, #0]
	xObjectQueue = xQueueCreate(4, sizeof(uint32_t));
   829ee:	2004      	movs	r0, #4
   829f0:	4601      	mov	r1, r0
   829f2:	4622      	mov	r2, r4
   829f4:	4d1d      	ldr	r5, [pc, #116]	; (82a6c <main+0xa8>)
   829f6:	47a8      	blx	r5
   829f8:	4b1d      	ldr	r3, [pc, #116]	; (82a70 <main+0xac>)
   829fa:	6018      	str	r0, [r3, #0]
	xTaskCreate(vController, "Controller", 1000, NULL, 2, pxTaskController);
   829fc:	2302      	movs	r3, #2
   829fe:	9300      	str	r3, [sp, #0]
   82a00:	4b1c      	ldr	r3, [pc, #112]	; (82a74 <main+0xb0>)
   82a02:	681b      	ldr	r3, [r3, #0]
   82a04:	9301      	str	r3, [sp, #4]
   82a06:	9402      	str	r4, [sp, #8]
   82a08:	9403      	str	r4, [sp, #12]
   82a0a:	481b      	ldr	r0, [pc, #108]	; (82a78 <main+0xb4>)
   82a0c:	491b      	ldr	r1, [pc, #108]	; (82a7c <main+0xb8>)
   82a0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   82a12:	4623      	mov	r3, r4
   82a14:	4e1a      	ldr	r6, [pc, #104]	; (82a80 <main+0xbc>)
   82a16:	47b0      	blx	r6
	vSemaphoreCreateBinary(xCheckSemaphore);
   82a18:	2001      	movs	r0, #1
   82a1a:	4621      	mov	r1, r4
   82a1c:	2203      	movs	r2, #3
   82a1e:	47a8      	blx	r5
   82a20:	4b18      	ldr	r3, [pc, #96]	; (82a84 <main+0xc0>)
   82a22:	6018      	str	r0, [r3, #0]
   82a24:	b120      	cbz	r0, 82a30 <main+0x6c>
   82a26:	4621      	mov	r1, r4
   82a28:	4622      	mov	r2, r4
   82a2a:	4623      	mov	r3, r4
   82a2c:	4c16      	ldr	r4, [pc, #88]	; (82a88 <main+0xc4>)
   82a2e:	47a0      	blx	r4
	vSemaphoreCreateBinary(xSemaphoreTWI);
   82a30:	2001      	movs	r0, #1
   82a32:	2100      	movs	r1, #0
   82a34:	2203      	movs	r2, #3
   82a36:	4b0d      	ldr	r3, [pc, #52]	; (82a6c <main+0xa8>)
   82a38:	4798      	blx	r3
   82a3a:	4b14      	ldr	r3, [pc, #80]	; (82a8c <main+0xc8>)
   82a3c:	6018      	str	r0, [r3, #0]
   82a3e:	b120      	cbz	r0, 82a4a <main+0x86>
   82a40:	2100      	movs	r1, #0
   82a42:	460a      	mov	r2, r1
   82a44:	460b      	mov	r3, r1
   82a46:	4c10      	ldr	r4, [pc, #64]	; (82a88 <main+0xc4>)
   82a48:	47a0      	blx	r4
	xTaskCreate(vWheelRegulating, "WheelRegulating", 1000, NULL, 1, pxWheelRegulatingHandle);
	xTaskCreate(vTask2, "Task 2", 1000, NULL, 1, pxTask2Handle);
	xTaskCreate(vControllerTask, "Controller task", 1000, NULL, 2, pxControllerHandle);
	*/
	
	vTaskStartScheduler();
   82a4a:	4b11      	ldr	r3, [pc, #68]	; (82a90 <main+0xcc>)
   82a4c:	4798      	blx	r3
   82a4e:	e7fe      	b.n	82a4e <main+0x8a>
   82a50:	00081ed9 	.word	0x00081ed9
   82a54:	00081f3d 	.word	0x00081f3d
   82a58:	00081ddd 	.word	0x00081ddd
   82a5c:	00081b9d 	.word	0x00081b9d
   82a60:	400e1200 	.word	0x400e1200
   82a64:	2007acc8 	.word	0x2007acc8
   82a68:	2007acc9 	.word	0x2007acc9
   82a6c:	000808d5 	.word	0x000808d5
   82a70:	2007acd0 	.word	0x2007acd0
   82a74:	2007ace0 	.word	0x2007ace0
   82a78:	00082661 	.word	0x00082661
   82a7c:	00085dfc 	.word	0x00085dfc
   82a80:	00080cd9 	.word	0x00080cd9
   82a84:	2007acd8 	.word	0x2007acd8
   82a88:	0008092d 	.word	0x0008092d
   82a8c:	2007acc0 	.word	0x2007acc0
   82a90:	00080f69 	.word	0x00080f69

00082a94 <__libc_init_array>:
   82a94:	b570      	push	{r4, r5, r6, lr}
   82a96:	4e0f      	ldr	r6, [pc, #60]	; (82ad4 <__libc_init_array+0x40>)
   82a98:	4d0f      	ldr	r5, [pc, #60]	; (82ad8 <__libc_init_array+0x44>)
   82a9a:	1b76      	subs	r6, r6, r5
   82a9c:	10b6      	asrs	r6, r6, #2
   82a9e:	d007      	beq.n	82ab0 <__libc_init_array+0x1c>
   82aa0:	3d04      	subs	r5, #4
   82aa2:	2400      	movs	r4, #0
   82aa4:	3401      	adds	r4, #1
   82aa6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82aaa:	4798      	blx	r3
   82aac:	42a6      	cmp	r6, r4
   82aae:	d1f9      	bne.n	82aa4 <__libc_init_array+0x10>
   82ab0:	4e0a      	ldr	r6, [pc, #40]	; (82adc <__libc_init_array+0x48>)
   82ab2:	4d0b      	ldr	r5, [pc, #44]	; (82ae0 <__libc_init_array+0x4c>)
   82ab4:	f003 f9d4 	bl	85e60 <_init>
   82ab8:	1b76      	subs	r6, r6, r5
   82aba:	10b6      	asrs	r6, r6, #2
   82abc:	d008      	beq.n	82ad0 <__libc_init_array+0x3c>
   82abe:	3d04      	subs	r5, #4
   82ac0:	2400      	movs	r4, #0
   82ac2:	3401      	adds	r4, #1
   82ac4:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82ac8:	4798      	blx	r3
   82aca:	42a6      	cmp	r6, r4
   82acc:	d1f9      	bne.n	82ac2 <__libc_init_array+0x2e>
   82ace:	bd70      	pop	{r4, r5, r6, pc}
   82ad0:	bd70      	pop	{r4, r5, r6, pc}
   82ad2:	bf00      	nop
   82ad4:	00085e6c 	.word	0x00085e6c
   82ad8:	00085e6c 	.word	0x00085e6c
   82adc:	00085e74 	.word	0x00085e74
   82ae0:	00085e6c 	.word	0x00085e6c

00082ae4 <iprintf>:
   82ae4:	b40f      	push	{r0, r1, r2, r3}
   82ae6:	b510      	push	{r4, lr}
   82ae8:	4b07      	ldr	r3, [pc, #28]	; (82b08 <iprintf+0x24>)
   82aea:	b082      	sub	sp, #8
   82aec:	ac04      	add	r4, sp, #16
   82aee:	f854 2b04 	ldr.w	r2, [r4], #4
   82af2:	6818      	ldr	r0, [r3, #0]
   82af4:	4623      	mov	r3, r4
   82af6:	6881      	ldr	r1, [r0, #8]
   82af8:	9401      	str	r4, [sp, #4]
   82afa:	f000 fa25 	bl	82f48 <_vfiprintf_r>
   82afe:	b002      	add	sp, #8
   82b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82b04:	b004      	add	sp, #16
   82b06:	4770      	bx	lr
   82b08:	200705b8 	.word	0x200705b8

00082b0c <memcpy>:
   82b0c:	4684      	mov	ip, r0
   82b0e:	ea41 0300 	orr.w	r3, r1, r0
   82b12:	f013 0303 	ands.w	r3, r3, #3
   82b16:	d149      	bne.n	82bac <memcpy+0xa0>
   82b18:	3a40      	subs	r2, #64	; 0x40
   82b1a:	d323      	bcc.n	82b64 <memcpy+0x58>
   82b1c:	680b      	ldr	r3, [r1, #0]
   82b1e:	6003      	str	r3, [r0, #0]
   82b20:	684b      	ldr	r3, [r1, #4]
   82b22:	6043      	str	r3, [r0, #4]
   82b24:	688b      	ldr	r3, [r1, #8]
   82b26:	6083      	str	r3, [r0, #8]
   82b28:	68cb      	ldr	r3, [r1, #12]
   82b2a:	60c3      	str	r3, [r0, #12]
   82b2c:	690b      	ldr	r3, [r1, #16]
   82b2e:	6103      	str	r3, [r0, #16]
   82b30:	694b      	ldr	r3, [r1, #20]
   82b32:	6143      	str	r3, [r0, #20]
   82b34:	698b      	ldr	r3, [r1, #24]
   82b36:	6183      	str	r3, [r0, #24]
   82b38:	69cb      	ldr	r3, [r1, #28]
   82b3a:	61c3      	str	r3, [r0, #28]
   82b3c:	6a0b      	ldr	r3, [r1, #32]
   82b3e:	6203      	str	r3, [r0, #32]
   82b40:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82b42:	6243      	str	r3, [r0, #36]	; 0x24
   82b44:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82b46:	6283      	str	r3, [r0, #40]	; 0x28
   82b48:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82b4a:	62c3      	str	r3, [r0, #44]	; 0x2c
   82b4c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82b4e:	6303      	str	r3, [r0, #48]	; 0x30
   82b50:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82b52:	6343      	str	r3, [r0, #52]	; 0x34
   82b54:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82b56:	6383      	str	r3, [r0, #56]	; 0x38
   82b58:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82b5a:	63c3      	str	r3, [r0, #60]	; 0x3c
   82b5c:	3040      	adds	r0, #64	; 0x40
   82b5e:	3140      	adds	r1, #64	; 0x40
   82b60:	3a40      	subs	r2, #64	; 0x40
   82b62:	d2db      	bcs.n	82b1c <memcpy+0x10>
   82b64:	3230      	adds	r2, #48	; 0x30
   82b66:	d30b      	bcc.n	82b80 <memcpy+0x74>
   82b68:	680b      	ldr	r3, [r1, #0]
   82b6a:	6003      	str	r3, [r0, #0]
   82b6c:	684b      	ldr	r3, [r1, #4]
   82b6e:	6043      	str	r3, [r0, #4]
   82b70:	688b      	ldr	r3, [r1, #8]
   82b72:	6083      	str	r3, [r0, #8]
   82b74:	68cb      	ldr	r3, [r1, #12]
   82b76:	60c3      	str	r3, [r0, #12]
   82b78:	3010      	adds	r0, #16
   82b7a:	3110      	adds	r1, #16
   82b7c:	3a10      	subs	r2, #16
   82b7e:	d2f3      	bcs.n	82b68 <memcpy+0x5c>
   82b80:	320c      	adds	r2, #12
   82b82:	d305      	bcc.n	82b90 <memcpy+0x84>
   82b84:	f851 3b04 	ldr.w	r3, [r1], #4
   82b88:	f840 3b04 	str.w	r3, [r0], #4
   82b8c:	3a04      	subs	r2, #4
   82b8e:	d2f9      	bcs.n	82b84 <memcpy+0x78>
   82b90:	3204      	adds	r2, #4
   82b92:	d008      	beq.n	82ba6 <memcpy+0x9a>
   82b94:	07d2      	lsls	r2, r2, #31
   82b96:	bf1c      	itt	ne
   82b98:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82b9c:	f800 3b01 	strbne.w	r3, [r0], #1
   82ba0:	d301      	bcc.n	82ba6 <memcpy+0x9a>
   82ba2:	880b      	ldrh	r3, [r1, #0]
   82ba4:	8003      	strh	r3, [r0, #0]
   82ba6:	4660      	mov	r0, ip
   82ba8:	4770      	bx	lr
   82baa:	bf00      	nop
   82bac:	2a08      	cmp	r2, #8
   82bae:	d313      	bcc.n	82bd8 <memcpy+0xcc>
   82bb0:	078b      	lsls	r3, r1, #30
   82bb2:	d0b1      	beq.n	82b18 <memcpy+0xc>
   82bb4:	f010 0303 	ands.w	r3, r0, #3
   82bb8:	d0ae      	beq.n	82b18 <memcpy+0xc>
   82bba:	f1c3 0304 	rsb	r3, r3, #4
   82bbe:	1ad2      	subs	r2, r2, r3
   82bc0:	07db      	lsls	r3, r3, #31
   82bc2:	bf1c      	itt	ne
   82bc4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82bc8:	f800 3b01 	strbne.w	r3, [r0], #1
   82bcc:	d3a4      	bcc.n	82b18 <memcpy+0xc>
   82bce:	f831 3b02 	ldrh.w	r3, [r1], #2
   82bd2:	f820 3b02 	strh.w	r3, [r0], #2
   82bd6:	e79f      	b.n	82b18 <memcpy+0xc>
   82bd8:	3a04      	subs	r2, #4
   82bda:	d3d9      	bcc.n	82b90 <memcpy+0x84>
   82bdc:	3a01      	subs	r2, #1
   82bde:	f811 3b01 	ldrb.w	r3, [r1], #1
   82be2:	f800 3b01 	strb.w	r3, [r0], #1
   82be6:	d2f9      	bcs.n	82bdc <memcpy+0xd0>
   82be8:	780b      	ldrb	r3, [r1, #0]
   82bea:	7003      	strb	r3, [r0, #0]
   82bec:	784b      	ldrb	r3, [r1, #1]
   82bee:	7043      	strb	r3, [r0, #1]
   82bf0:	788b      	ldrb	r3, [r1, #2]
   82bf2:	7083      	strb	r3, [r0, #2]
   82bf4:	4660      	mov	r0, ip
   82bf6:	4770      	bx	lr

00082bf8 <memset>:
   82bf8:	b4f0      	push	{r4, r5, r6, r7}
   82bfa:	0784      	lsls	r4, r0, #30
   82bfc:	d043      	beq.n	82c86 <memset+0x8e>
   82bfe:	1e54      	subs	r4, r2, #1
   82c00:	2a00      	cmp	r2, #0
   82c02:	d03e      	beq.n	82c82 <memset+0x8a>
   82c04:	b2cd      	uxtb	r5, r1
   82c06:	4603      	mov	r3, r0
   82c08:	e003      	b.n	82c12 <memset+0x1a>
   82c0a:	1e62      	subs	r2, r4, #1
   82c0c:	2c00      	cmp	r4, #0
   82c0e:	d038      	beq.n	82c82 <memset+0x8a>
   82c10:	4614      	mov	r4, r2
   82c12:	f803 5b01 	strb.w	r5, [r3], #1
   82c16:	079a      	lsls	r2, r3, #30
   82c18:	d1f7      	bne.n	82c0a <memset+0x12>
   82c1a:	2c03      	cmp	r4, #3
   82c1c:	d92a      	bls.n	82c74 <memset+0x7c>
   82c1e:	b2cd      	uxtb	r5, r1
   82c20:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82c24:	2c0f      	cmp	r4, #15
   82c26:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82c2a:	d915      	bls.n	82c58 <memset+0x60>
   82c2c:	f1a4 0710 	sub.w	r7, r4, #16
   82c30:	093f      	lsrs	r7, r7, #4
   82c32:	f103 0610 	add.w	r6, r3, #16
   82c36:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   82c3a:	461a      	mov	r2, r3
   82c3c:	6015      	str	r5, [r2, #0]
   82c3e:	6055      	str	r5, [r2, #4]
   82c40:	6095      	str	r5, [r2, #8]
   82c42:	60d5      	str	r5, [r2, #12]
   82c44:	3210      	adds	r2, #16
   82c46:	42b2      	cmp	r2, r6
   82c48:	d1f8      	bne.n	82c3c <memset+0x44>
   82c4a:	f004 040f 	and.w	r4, r4, #15
   82c4e:	3701      	adds	r7, #1
   82c50:	2c03      	cmp	r4, #3
   82c52:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   82c56:	d90d      	bls.n	82c74 <memset+0x7c>
   82c58:	461e      	mov	r6, r3
   82c5a:	4622      	mov	r2, r4
   82c5c:	3a04      	subs	r2, #4
   82c5e:	2a03      	cmp	r2, #3
   82c60:	f846 5b04 	str.w	r5, [r6], #4
   82c64:	d8fa      	bhi.n	82c5c <memset+0x64>
   82c66:	1f22      	subs	r2, r4, #4
   82c68:	f022 0203 	bic.w	r2, r2, #3
   82c6c:	3204      	adds	r2, #4
   82c6e:	4413      	add	r3, r2
   82c70:	f004 0403 	and.w	r4, r4, #3
   82c74:	b12c      	cbz	r4, 82c82 <memset+0x8a>
   82c76:	b2c9      	uxtb	r1, r1
   82c78:	441c      	add	r4, r3
   82c7a:	f803 1b01 	strb.w	r1, [r3], #1
   82c7e:	42a3      	cmp	r3, r4
   82c80:	d1fb      	bne.n	82c7a <memset+0x82>
   82c82:	bcf0      	pop	{r4, r5, r6, r7}
   82c84:	4770      	bx	lr
   82c86:	4614      	mov	r4, r2
   82c88:	4603      	mov	r3, r0
   82c8a:	e7c6      	b.n	82c1a <memset+0x22>

00082c8c <_puts_r>:
   82c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
   82c8e:	4604      	mov	r4, r0
   82c90:	b089      	sub	sp, #36	; 0x24
   82c92:	4608      	mov	r0, r1
   82c94:	460d      	mov	r5, r1
   82c96:	f000 f8b9 	bl	82e0c <strlen>
   82c9a:	68a3      	ldr	r3, [r4, #8]
   82c9c:	2102      	movs	r1, #2
   82c9e:	899a      	ldrh	r2, [r3, #12]
   82ca0:	f8df e044 	ldr.w	lr, [pc, #68]	; 82ce8 <_puts_r+0x5c>
   82ca4:	f100 0c01 	add.w	ip, r0, #1
   82ca8:	2701      	movs	r7, #1
   82caa:	ae04      	add	r6, sp, #16
   82cac:	9102      	str	r1, [sp, #8]
   82cae:	0491      	lsls	r1, r2, #18
   82cb0:	9504      	str	r5, [sp, #16]
   82cb2:	9005      	str	r0, [sp, #20]
   82cb4:	f8cd c00c 	str.w	ip, [sp, #12]
   82cb8:	f8cd e018 	str.w	lr, [sp, #24]
   82cbc:	9707      	str	r7, [sp, #28]
   82cbe:	9601      	str	r6, [sp, #4]
   82cc0:	d406      	bmi.n	82cd0 <_puts_r+0x44>
   82cc2:	6e59      	ldr	r1, [r3, #100]	; 0x64
   82cc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82cc8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   82ccc:	819a      	strh	r2, [r3, #12]
   82cce:	6659      	str	r1, [r3, #100]	; 0x64
   82cd0:	4620      	mov	r0, r4
   82cd2:	4619      	mov	r1, r3
   82cd4:	aa01      	add	r2, sp, #4
   82cd6:	f001 fae1 	bl	8429c <__sfvwrite_r>
   82cda:	2800      	cmp	r0, #0
   82cdc:	bf0c      	ite	eq
   82cde:	200a      	moveq	r0, #10
   82ce0:	f04f 30ff 	movne.w	r0, #4294967295
   82ce4:	b009      	add	sp, #36	; 0x24
   82ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82ce8:	00085b0c 	.word	0x00085b0c

00082cec <puts>:
   82cec:	4b02      	ldr	r3, [pc, #8]	; (82cf8 <puts+0xc>)
   82cee:	4601      	mov	r1, r0
   82cf0:	6818      	ldr	r0, [r3, #0]
   82cf2:	f7ff bfcb 	b.w	82c8c <_puts_r>
   82cf6:	bf00      	nop
   82cf8:	200705b8 	.word	0x200705b8

00082cfc <setbuf>:
   82cfc:	2900      	cmp	r1, #0
   82cfe:	bf0c      	ite	eq
   82d00:	2202      	moveq	r2, #2
   82d02:	2200      	movne	r2, #0
   82d04:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82d08:	f000 b800 	b.w	82d0c <setvbuf>

00082d0c <setvbuf>:
   82d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82d10:	4d3c      	ldr	r5, [pc, #240]	; (82e04 <setvbuf+0xf8>)
   82d12:	4604      	mov	r4, r0
   82d14:	682d      	ldr	r5, [r5, #0]
   82d16:	4688      	mov	r8, r1
   82d18:	4616      	mov	r6, r2
   82d1a:	461f      	mov	r7, r3
   82d1c:	b115      	cbz	r5, 82d24 <setvbuf+0x18>
   82d1e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82d20:	2b00      	cmp	r3, #0
   82d22:	d04f      	beq.n	82dc4 <setvbuf+0xb8>
   82d24:	2e02      	cmp	r6, #2
   82d26:	d830      	bhi.n	82d8a <setvbuf+0x7e>
   82d28:	2f00      	cmp	r7, #0
   82d2a:	db2e      	blt.n	82d8a <setvbuf+0x7e>
   82d2c:	4628      	mov	r0, r5
   82d2e:	4621      	mov	r1, r4
   82d30:	f001 f888 	bl	83e44 <_fflush_r>
   82d34:	89a3      	ldrh	r3, [r4, #12]
   82d36:	2200      	movs	r2, #0
   82d38:	6062      	str	r2, [r4, #4]
   82d3a:	61a2      	str	r2, [r4, #24]
   82d3c:	061a      	lsls	r2, r3, #24
   82d3e:	d428      	bmi.n	82d92 <setvbuf+0x86>
   82d40:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82d44:	b29b      	uxth	r3, r3
   82d46:	2e02      	cmp	r6, #2
   82d48:	81a3      	strh	r3, [r4, #12]
   82d4a:	d02d      	beq.n	82da8 <setvbuf+0x9c>
   82d4c:	f1b8 0f00 	cmp.w	r8, #0
   82d50:	d03c      	beq.n	82dcc <setvbuf+0xc0>
   82d52:	2e01      	cmp	r6, #1
   82d54:	d013      	beq.n	82d7e <setvbuf+0x72>
   82d56:	b29b      	uxth	r3, r3
   82d58:	f003 0008 	and.w	r0, r3, #8
   82d5c:	4a2a      	ldr	r2, [pc, #168]	; (82e08 <setvbuf+0xfc>)
   82d5e:	b280      	uxth	r0, r0
   82d60:	63ea      	str	r2, [r5, #60]	; 0x3c
   82d62:	f8c4 8000 	str.w	r8, [r4]
   82d66:	f8c4 8010 	str.w	r8, [r4, #16]
   82d6a:	6167      	str	r7, [r4, #20]
   82d6c:	b178      	cbz	r0, 82d8e <setvbuf+0x82>
   82d6e:	f013 0f03 	tst.w	r3, #3
   82d72:	bf18      	it	ne
   82d74:	2700      	movne	r7, #0
   82d76:	60a7      	str	r7, [r4, #8]
   82d78:	2000      	movs	r0, #0
   82d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82d7e:	f043 0301 	orr.w	r3, r3, #1
   82d82:	427a      	negs	r2, r7
   82d84:	81a3      	strh	r3, [r4, #12]
   82d86:	61a2      	str	r2, [r4, #24]
   82d88:	e7e5      	b.n	82d56 <setvbuf+0x4a>
   82d8a:	f04f 30ff 	mov.w	r0, #4294967295
   82d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82d92:	4628      	mov	r0, r5
   82d94:	6921      	ldr	r1, [r4, #16]
   82d96:	f001 f9b5 	bl	84104 <_free_r>
   82d9a:	89a3      	ldrh	r3, [r4, #12]
   82d9c:	2e02      	cmp	r6, #2
   82d9e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82da2:	b29b      	uxth	r3, r3
   82da4:	81a3      	strh	r3, [r4, #12]
   82da6:	d1d1      	bne.n	82d4c <setvbuf+0x40>
   82da8:	2000      	movs	r0, #0
   82daa:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82dae:	f043 0302 	orr.w	r3, r3, #2
   82db2:	2500      	movs	r5, #0
   82db4:	2101      	movs	r1, #1
   82db6:	81a3      	strh	r3, [r4, #12]
   82db8:	60a5      	str	r5, [r4, #8]
   82dba:	6022      	str	r2, [r4, #0]
   82dbc:	6122      	str	r2, [r4, #16]
   82dbe:	6161      	str	r1, [r4, #20]
   82dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82dc4:	4628      	mov	r0, r5
   82dc6:	f001 f859 	bl	83e7c <__sinit>
   82dca:	e7ab      	b.n	82d24 <setvbuf+0x18>
   82dcc:	2f00      	cmp	r7, #0
   82dce:	bf08      	it	eq
   82dd0:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   82dd4:	4638      	mov	r0, r7
   82dd6:	f001 fc8b 	bl	846f0 <malloc>
   82dda:	4680      	mov	r8, r0
   82ddc:	b128      	cbz	r0, 82dea <setvbuf+0xde>
   82dde:	89a3      	ldrh	r3, [r4, #12]
   82de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82de4:	b29b      	uxth	r3, r3
   82de6:	81a3      	strh	r3, [r4, #12]
   82de8:	e7b3      	b.n	82d52 <setvbuf+0x46>
   82dea:	f44f 6080 	mov.w	r0, #1024	; 0x400
   82dee:	f001 fc7f 	bl	846f0 <malloc>
   82df2:	4680      	mov	r8, r0
   82df4:	b918      	cbnz	r0, 82dfe <setvbuf+0xf2>
   82df6:	89a3      	ldrh	r3, [r4, #12]
   82df8:	f04f 30ff 	mov.w	r0, #4294967295
   82dfc:	e7d5      	b.n	82daa <setvbuf+0x9e>
   82dfe:	f44f 6780 	mov.w	r7, #1024	; 0x400
   82e02:	e7ec      	b.n	82dde <setvbuf+0xd2>
   82e04:	200705b8 	.word	0x200705b8
   82e08:	00083e71 	.word	0x00083e71

00082e0c <strlen>:
   82e0c:	f020 0103 	bic.w	r1, r0, #3
   82e10:	f010 0003 	ands.w	r0, r0, #3
   82e14:	f1c0 0000 	rsb	r0, r0, #0
   82e18:	f851 3b04 	ldr.w	r3, [r1], #4
   82e1c:	f100 0c04 	add.w	ip, r0, #4
   82e20:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82e24:	f06f 0200 	mvn.w	r2, #0
   82e28:	bf1c      	itt	ne
   82e2a:	fa22 f20c 	lsrne.w	r2, r2, ip
   82e2e:	4313      	orrne	r3, r2
   82e30:	f04f 0c01 	mov.w	ip, #1
   82e34:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82e38:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82e3c:	eba3 020c 	sub.w	r2, r3, ip
   82e40:	ea22 0203 	bic.w	r2, r2, r3
   82e44:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   82e48:	bf04      	itt	eq
   82e4a:	f851 3b04 	ldreq.w	r3, [r1], #4
   82e4e:	3004      	addeq	r0, #4
   82e50:	d0f4      	beq.n	82e3c <strlen+0x30>
   82e52:	f013 0fff 	tst.w	r3, #255	; 0xff
   82e56:	bf1f      	itttt	ne
   82e58:	3001      	addne	r0, #1
   82e5a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   82e5e:	3001      	addne	r0, #1
   82e60:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   82e64:	bf18      	it	ne
   82e66:	3001      	addne	r0, #1
   82e68:	4770      	bx	lr
   82e6a:	bf00      	nop

00082e6c <strncpy>:
   82e6c:	ea40 0301 	orr.w	r3, r0, r1
   82e70:	079b      	lsls	r3, r3, #30
   82e72:	b470      	push	{r4, r5, r6}
   82e74:	d12a      	bne.n	82ecc <strncpy+0x60>
   82e76:	2a03      	cmp	r2, #3
   82e78:	d928      	bls.n	82ecc <strncpy+0x60>
   82e7a:	460c      	mov	r4, r1
   82e7c:	4603      	mov	r3, r0
   82e7e:	4621      	mov	r1, r4
   82e80:	f854 5b04 	ldr.w	r5, [r4], #4
   82e84:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   82e88:	ea26 0605 	bic.w	r6, r6, r5
   82e8c:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   82e90:	d105      	bne.n	82e9e <strncpy+0x32>
   82e92:	3a04      	subs	r2, #4
   82e94:	2a03      	cmp	r2, #3
   82e96:	f843 5b04 	str.w	r5, [r3], #4
   82e9a:	4621      	mov	r1, r4
   82e9c:	d8ef      	bhi.n	82e7e <strncpy+0x12>
   82e9e:	b19a      	cbz	r2, 82ec8 <strncpy+0x5c>
   82ea0:	780c      	ldrb	r4, [r1, #0]
   82ea2:	3a01      	subs	r2, #1
   82ea4:	701c      	strb	r4, [r3, #0]
   82ea6:	3301      	adds	r3, #1
   82ea8:	b13c      	cbz	r4, 82eba <strncpy+0x4e>
   82eaa:	b16a      	cbz	r2, 82ec8 <strncpy+0x5c>
   82eac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82eb0:	3a01      	subs	r2, #1
   82eb2:	f803 4b01 	strb.w	r4, [r3], #1
   82eb6:	2c00      	cmp	r4, #0
   82eb8:	d1f7      	bne.n	82eaa <strncpy+0x3e>
   82eba:	b12a      	cbz	r2, 82ec8 <strncpy+0x5c>
   82ebc:	441a      	add	r2, r3
   82ebe:	2100      	movs	r1, #0
   82ec0:	f803 1b01 	strb.w	r1, [r3], #1
   82ec4:	4293      	cmp	r3, r2
   82ec6:	d1fb      	bne.n	82ec0 <strncpy+0x54>
   82ec8:	bc70      	pop	{r4, r5, r6}
   82eca:	4770      	bx	lr
   82ecc:	4603      	mov	r3, r0
   82ece:	e7e6      	b.n	82e9e <strncpy+0x32>

00082ed0 <__sprint_r.part.0>:
   82ed0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   82ed2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82ed6:	049c      	lsls	r4, r3, #18
   82ed8:	460e      	mov	r6, r1
   82eda:	4680      	mov	r8, r0
   82edc:	4691      	mov	r9, r2
   82ede:	d52a      	bpl.n	82f36 <__sprint_r.part.0+0x66>
   82ee0:	6893      	ldr	r3, [r2, #8]
   82ee2:	6812      	ldr	r2, [r2, #0]
   82ee4:	f102 0a08 	add.w	sl, r2, #8
   82ee8:	b31b      	cbz	r3, 82f32 <__sprint_r.part.0+0x62>
   82eea:	e91a 00a0 	ldmdb	sl, {r5, r7}
   82eee:	08bf      	lsrs	r7, r7, #2
   82ef0:	d017      	beq.n	82f22 <__sprint_r.part.0+0x52>
   82ef2:	3d04      	subs	r5, #4
   82ef4:	2400      	movs	r4, #0
   82ef6:	e001      	b.n	82efc <__sprint_r.part.0+0x2c>
   82ef8:	42a7      	cmp	r7, r4
   82efa:	d010      	beq.n	82f1e <__sprint_r.part.0+0x4e>
   82efc:	4640      	mov	r0, r8
   82efe:	f855 1f04 	ldr.w	r1, [r5, #4]!
   82f02:	4632      	mov	r2, r6
   82f04:	f001 f850 	bl	83fa8 <_fputwc_r>
   82f08:	1c43      	adds	r3, r0, #1
   82f0a:	f104 0401 	add.w	r4, r4, #1
   82f0e:	d1f3      	bne.n	82ef8 <__sprint_r.part.0+0x28>
   82f10:	2300      	movs	r3, #0
   82f12:	f8c9 3008 	str.w	r3, [r9, #8]
   82f16:	f8c9 3004 	str.w	r3, [r9, #4]
   82f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82f1e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   82f22:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   82f26:	f8c9 3008 	str.w	r3, [r9, #8]
   82f2a:	f10a 0a08 	add.w	sl, sl, #8
   82f2e:	2b00      	cmp	r3, #0
   82f30:	d1db      	bne.n	82eea <__sprint_r.part.0+0x1a>
   82f32:	2000      	movs	r0, #0
   82f34:	e7ec      	b.n	82f10 <__sprint_r.part.0+0x40>
   82f36:	f001 f9b1 	bl	8429c <__sfvwrite_r>
   82f3a:	2300      	movs	r3, #0
   82f3c:	f8c9 3008 	str.w	r3, [r9, #8]
   82f40:	f8c9 3004 	str.w	r3, [r9, #4]
   82f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00082f48 <_vfiprintf_r>:
   82f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82f4c:	b0b1      	sub	sp, #196	; 0xc4
   82f4e:	461c      	mov	r4, r3
   82f50:	9102      	str	r1, [sp, #8]
   82f52:	4690      	mov	r8, r2
   82f54:	9308      	str	r3, [sp, #32]
   82f56:	9006      	str	r0, [sp, #24]
   82f58:	b118      	cbz	r0, 82f62 <_vfiprintf_r+0x1a>
   82f5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82f5c:	2b00      	cmp	r3, #0
   82f5e:	f000 80e8 	beq.w	83132 <_vfiprintf_r+0x1ea>
   82f62:	9d02      	ldr	r5, [sp, #8]
   82f64:	89ab      	ldrh	r3, [r5, #12]
   82f66:	b29a      	uxth	r2, r3
   82f68:	0490      	lsls	r0, r2, #18
   82f6a:	d407      	bmi.n	82f7c <_vfiprintf_r+0x34>
   82f6c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   82f6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82f72:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   82f76:	81ab      	strh	r3, [r5, #12]
   82f78:	b29a      	uxth	r2, r3
   82f7a:	6669      	str	r1, [r5, #100]	; 0x64
   82f7c:	0711      	lsls	r1, r2, #28
   82f7e:	f140 80b7 	bpl.w	830f0 <_vfiprintf_r+0x1a8>
   82f82:	f8dd b008 	ldr.w	fp, [sp, #8]
   82f86:	f8db 3010 	ldr.w	r3, [fp, #16]
   82f8a:	2b00      	cmp	r3, #0
   82f8c:	f000 80b0 	beq.w	830f0 <_vfiprintf_r+0x1a8>
   82f90:	f002 021a 	and.w	r2, r2, #26
   82f94:	2a0a      	cmp	r2, #10
   82f96:	f000 80b7 	beq.w	83108 <_vfiprintf_r+0x1c0>
   82f9a:	2300      	movs	r3, #0
   82f9c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   82fa0:	930a      	str	r3, [sp, #40]	; 0x28
   82fa2:	9315      	str	r3, [sp, #84]	; 0x54
   82fa4:	9314      	str	r3, [sp, #80]	; 0x50
   82fa6:	9309      	str	r3, [sp, #36]	; 0x24
   82fa8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   82fac:	464e      	mov	r6, r9
   82fae:	f898 3000 	ldrb.w	r3, [r8]
   82fb2:	2b00      	cmp	r3, #0
   82fb4:	f000 84c8 	beq.w	83948 <_vfiprintf_r+0xa00>
   82fb8:	2b25      	cmp	r3, #37	; 0x25
   82fba:	f000 84c5 	beq.w	83948 <_vfiprintf_r+0xa00>
   82fbe:	f108 0201 	add.w	r2, r8, #1
   82fc2:	e001      	b.n	82fc8 <_vfiprintf_r+0x80>
   82fc4:	2b25      	cmp	r3, #37	; 0x25
   82fc6:	d004      	beq.n	82fd2 <_vfiprintf_r+0x8a>
   82fc8:	7813      	ldrb	r3, [r2, #0]
   82fca:	4614      	mov	r4, r2
   82fcc:	3201      	adds	r2, #1
   82fce:	2b00      	cmp	r3, #0
   82fd0:	d1f8      	bne.n	82fc4 <_vfiprintf_r+0x7c>
   82fd2:	ebc8 0504 	rsb	r5, r8, r4
   82fd6:	b195      	cbz	r5, 82ffe <_vfiprintf_r+0xb6>
   82fd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82fda:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82fdc:	3301      	adds	r3, #1
   82fde:	442a      	add	r2, r5
   82fe0:	2b07      	cmp	r3, #7
   82fe2:	f8c6 8000 	str.w	r8, [r6]
   82fe6:	6075      	str	r5, [r6, #4]
   82fe8:	9215      	str	r2, [sp, #84]	; 0x54
   82fea:	9314      	str	r3, [sp, #80]	; 0x50
   82fec:	dd7b      	ble.n	830e6 <_vfiprintf_r+0x19e>
   82fee:	2a00      	cmp	r2, #0
   82ff0:	f040 84d5 	bne.w	8399e <_vfiprintf_r+0xa56>
   82ff4:	9809      	ldr	r0, [sp, #36]	; 0x24
   82ff6:	9214      	str	r2, [sp, #80]	; 0x50
   82ff8:	4428      	add	r0, r5
   82ffa:	464e      	mov	r6, r9
   82ffc:	9009      	str	r0, [sp, #36]	; 0x24
   82ffe:	7823      	ldrb	r3, [r4, #0]
   83000:	2b00      	cmp	r3, #0
   83002:	f000 83ed 	beq.w	837e0 <_vfiprintf_r+0x898>
   83006:	2100      	movs	r1, #0
   83008:	f04f 0200 	mov.w	r2, #0
   8300c:	f04f 3cff 	mov.w	ip, #4294967295
   83010:	7863      	ldrb	r3, [r4, #1]
   83012:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   83016:	9104      	str	r1, [sp, #16]
   83018:	468a      	mov	sl, r1
   8301a:	f104 0801 	add.w	r8, r4, #1
   8301e:	4608      	mov	r0, r1
   83020:	4665      	mov	r5, ip
   83022:	f108 0801 	add.w	r8, r8, #1
   83026:	f1a3 0220 	sub.w	r2, r3, #32
   8302a:	2a58      	cmp	r2, #88	; 0x58
   8302c:	f200 82d9 	bhi.w	835e2 <_vfiprintf_r+0x69a>
   83030:	e8df f012 	tbh	[pc, r2, lsl #1]
   83034:	02d702cb 	.word	0x02d702cb
   83038:	02d202d7 	.word	0x02d202d7
   8303c:	02d702d7 	.word	0x02d702d7
   83040:	02d702d7 	.word	0x02d702d7
   83044:	02d702d7 	.word	0x02d702d7
   83048:	028f0282 	.word	0x028f0282
   8304c:	008402d7 	.word	0x008402d7
   83050:	02d70293 	.word	0x02d70293
   83054:	0196012b 	.word	0x0196012b
   83058:	01960196 	.word	0x01960196
   8305c:	01960196 	.word	0x01960196
   83060:	01960196 	.word	0x01960196
   83064:	01960196 	.word	0x01960196
   83068:	02d702d7 	.word	0x02d702d7
   8306c:	02d702d7 	.word	0x02d702d7
   83070:	02d702d7 	.word	0x02d702d7
   83074:	02d702d7 	.word	0x02d702d7
   83078:	02d702d7 	.word	0x02d702d7
   8307c:	02d70130 	.word	0x02d70130
   83080:	02d702d7 	.word	0x02d702d7
   83084:	02d702d7 	.word	0x02d702d7
   83088:	02d702d7 	.word	0x02d702d7
   8308c:	02d702d7 	.word	0x02d702d7
   83090:	017b02d7 	.word	0x017b02d7
   83094:	02d702d7 	.word	0x02d702d7
   83098:	02d702d7 	.word	0x02d702d7
   8309c:	01a402d7 	.word	0x01a402d7
   830a0:	02d702d7 	.word	0x02d702d7
   830a4:	02d701bf 	.word	0x02d701bf
   830a8:	02d702d7 	.word	0x02d702d7
   830ac:	02d702d7 	.word	0x02d702d7
   830b0:	02d702d7 	.word	0x02d702d7
   830b4:	02d702d7 	.word	0x02d702d7
   830b8:	01e402d7 	.word	0x01e402d7
   830bc:	02d701fa 	.word	0x02d701fa
   830c0:	02d702d7 	.word	0x02d702d7
   830c4:	01fa0216 	.word	0x01fa0216
   830c8:	02d702d7 	.word	0x02d702d7
   830cc:	02d7021b 	.word	0x02d7021b
   830d0:	00890228 	.word	0x00890228
   830d4:	027d0266 	.word	0x027d0266
   830d8:	023a02d7 	.word	0x023a02d7
   830dc:	011902d7 	.word	0x011902d7
   830e0:	02d702d7 	.word	0x02d702d7
   830e4:	02af      	.short	0x02af
   830e6:	3608      	adds	r6, #8
   830e8:	9809      	ldr	r0, [sp, #36]	; 0x24
   830ea:	4428      	add	r0, r5
   830ec:	9009      	str	r0, [sp, #36]	; 0x24
   830ee:	e786      	b.n	82ffe <_vfiprintf_r+0xb6>
   830f0:	9806      	ldr	r0, [sp, #24]
   830f2:	9902      	ldr	r1, [sp, #8]
   830f4:	f000 fd90 	bl	83c18 <__swsetup_r>
   830f8:	b9b0      	cbnz	r0, 83128 <_vfiprintf_r+0x1e0>
   830fa:	9d02      	ldr	r5, [sp, #8]
   830fc:	89aa      	ldrh	r2, [r5, #12]
   830fe:	f002 021a 	and.w	r2, r2, #26
   83102:	2a0a      	cmp	r2, #10
   83104:	f47f af49 	bne.w	82f9a <_vfiprintf_r+0x52>
   83108:	f8dd b008 	ldr.w	fp, [sp, #8]
   8310c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   83110:	2b00      	cmp	r3, #0
   83112:	f6ff af42 	blt.w	82f9a <_vfiprintf_r+0x52>
   83116:	9806      	ldr	r0, [sp, #24]
   83118:	4659      	mov	r1, fp
   8311a:	4642      	mov	r2, r8
   8311c:	4623      	mov	r3, r4
   8311e:	f000 fd3d 	bl	83b9c <__sbprintf>
   83122:	b031      	add	sp, #196	; 0xc4
   83124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83128:	f04f 30ff 	mov.w	r0, #4294967295
   8312c:	b031      	add	sp, #196	; 0xc4
   8312e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83132:	f000 fea3 	bl	83e7c <__sinit>
   83136:	e714      	b.n	82f62 <_vfiprintf_r+0x1a>
   83138:	4240      	negs	r0, r0
   8313a:	9308      	str	r3, [sp, #32]
   8313c:	f04a 0a04 	orr.w	sl, sl, #4
   83140:	f898 3000 	ldrb.w	r3, [r8]
   83144:	e76d      	b.n	83022 <_vfiprintf_r+0xda>
   83146:	f01a 0320 	ands.w	r3, sl, #32
   8314a:	9004      	str	r0, [sp, #16]
   8314c:	46ac      	mov	ip, r5
   8314e:	f000 80f4 	beq.w	8333a <_vfiprintf_r+0x3f2>
   83152:	f8dd b020 	ldr.w	fp, [sp, #32]
   83156:	f10b 0307 	add.w	r3, fp, #7
   8315a:	f023 0307 	bic.w	r3, r3, #7
   8315e:	f103 0408 	add.w	r4, r3, #8
   83162:	9408      	str	r4, [sp, #32]
   83164:	e9d3 4500 	ldrd	r4, r5, [r3]
   83168:	2300      	movs	r3, #0
   8316a:	f04f 0000 	mov.w	r0, #0
   8316e:	2100      	movs	r1, #0
   83170:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83174:	f8cd c014 	str.w	ip, [sp, #20]
   83178:	9107      	str	r1, [sp, #28]
   8317a:	f1bc 0f00 	cmp.w	ip, #0
   8317e:	bfa8      	it	ge
   83180:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83184:	ea54 0205 	orrs.w	r2, r4, r5
   83188:	f040 80ad 	bne.w	832e6 <_vfiprintf_r+0x39e>
   8318c:	f1bc 0f00 	cmp.w	ip, #0
   83190:	f040 80a9 	bne.w	832e6 <_vfiprintf_r+0x39e>
   83194:	2b00      	cmp	r3, #0
   83196:	f040 83c0 	bne.w	8391a <_vfiprintf_r+0x9d2>
   8319a:	f01a 0f01 	tst.w	sl, #1
   8319e:	f000 83bc 	beq.w	8391a <_vfiprintf_r+0x9d2>
   831a2:	2330      	movs	r3, #48	; 0x30
   831a4:	af30      	add	r7, sp, #192	; 0xc0
   831a6:	f807 3d41 	strb.w	r3, [r7, #-65]!
   831aa:	ebc7 0409 	rsb	r4, r7, r9
   831ae:	9405      	str	r4, [sp, #20]
   831b0:	f8dd b014 	ldr.w	fp, [sp, #20]
   831b4:	9c07      	ldr	r4, [sp, #28]
   831b6:	45e3      	cmp	fp, ip
   831b8:	bfb8      	it	lt
   831ba:	46e3      	movlt	fp, ip
   831bc:	f8cd b00c 	str.w	fp, [sp, #12]
   831c0:	b11c      	cbz	r4, 831ca <_vfiprintf_r+0x282>
   831c2:	f10b 0b01 	add.w	fp, fp, #1
   831c6:	f8cd b00c 	str.w	fp, [sp, #12]
   831ca:	f01a 0502 	ands.w	r5, sl, #2
   831ce:	9507      	str	r5, [sp, #28]
   831d0:	d005      	beq.n	831de <_vfiprintf_r+0x296>
   831d2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   831d6:	f10b 0b02 	add.w	fp, fp, #2
   831da:	f8cd b00c 	str.w	fp, [sp, #12]
   831de:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   831e2:	930b      	str	r3, [sp, #44]	; 0x2c
   831e4:	f040 821b 	bne.w	8361e <_vfiprintf_r+0x6d6>
   831e8:	9d04      	ldr	r5, [sp, #16]
   831ea:	f8dd b00c 	ldr.w	fp, [sp, #12]
   831ee:	ebcb 0405 	rsb	r4, fp, r5
   831f2:	2c00      	cmp	r4, #0
   831f4:	f340 8213 	ble.w	8361e <_vfiprintf_r+0x6d6>
   831f8:	2c10      	cmp	r4, #16
   831fa:	f340 8489 	ble.w	83b10 <_vfiprintf_r+0xbc8>
   831fe:	4dbe      	ldr	r5, [pc, #760]	; (834f8 <_vfiprintf_r+0x5b0>)
   83200:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83202:	462b      	mov	r3, r5
   83204:	9814      	ldr	r0, [sp, #80]	; 0x50
   83206:	4625      	mov	r5, r4
   83208:	f04f 0b10 	mov.w	fp, #16
   8320c:	4664      	mov	r4, ip
   8320e:	46b4      	mov	ip, r6
   83210:	461e      	mov	r6, r3
   83212:	e006      	b.n	83222 <_vfiprintf_r+0x2da>
   83214:	1c83      	adds	r3, r0, #2
   83216:	f10c 0c08 	add.w	ip, ip, #8
   8321a:	4608      	mov	r0, r1
   8321c:	3d10      	subs	r5, #16
   8321e:	2d10      	cmp	r5, #16
   83220:	dd11      	ble.n	83246 <_vfiprintf_r+0x2fe>
   83222:	1c41      	adds	r1, r0, #1
   83224:	3210      	adds	r2, #16
   83226:	2907      	cmp	r1, #7
   83228:	9215      	str	r2, [sp, #84]	; 0x54
   8322a:	e88c 0840 	stmia.w	ip, {r6, fp}
   8322e:	9114      	str	r1, [sp, #80]	; 0x50
   83230:	ddf0      	ble.n	83214 <_vfiprintf_r+0x2cc>
   83232:	2a00      	cmp	r2, #0
   83234:	f040 81e6 	bne.w	83604 <_vfiprintf_r+0x6bc>
   83238:	3d10      	subs	r5, #16
   8323a:	2d10      	cmp	r5, #16
   8323c:	f04f 0301 	mov.w	r3, #1
   83240:	4610      	mov	r0, r2
   83242:	46cc      	mov	ip, r9
   83244:	dced      	bgt.n	83222 <_vfiprintf_r+0x2da>
   83246:	4631      	mov	r1, r6
   83248:	4666      	mov	r6, ip
   8324a:	46a4      	mov	ip, r4
   8324c:	462c      	mov	r4, r5
   8324e:	460d      	mov	r5, r1
   83250:	4422      	add	r2, r4
   83252:	2b07      	cmp	r3, #7
   83254:	9215      	str	r2, [sp, #84]	; 0x54
   83256:	6035      	str	r5, [r6, #0]
   83258:	6074      	str	r4, [r6, #4]
   8325a:	9314      	str	r3, [sp, #80]	; 0x50
   8325c:	f300 836d 	bgt.w	8393a <_vfiprintf_r+0x9f2>
   83260:	3608      	adds	r6, #8
   83262:	1c59      	adds	r1, r3, #1
   83264:	e1de      	b.n	83624 <_vfiprintf_r+0x6dc>
   83266:	f01a 0f20 	tst.w	sl, #32
   8326a:	9004      	str	r0, [sp, #16]
   8326c:	46ac      	mov	ip, r5
   8326e:	f000 808d 	beq.w	8338c <_vfiprintf_r+0x444>
   83272:	9d08      	ldr	r5, [sp, #32]
   83274:	1deb      	adds	r3, r5, #7
   83276:	f023 0307 	bic.w	r3, r3, #7
   8327a:	f103 0b08 	add.w	fp, r3, #8
   8327e:	e9d3 4500 	ldrd	r4, r5, [r3]
   83282:	f8cd b020 	str.w	fp, [sp, #32]
   83286:	2301      	movs	r3, #1
   83288:	e76f      	b.n	8316a <_vfiprintf_r+0x222>
   8328a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8328e:	f898 3000 	ldrb.w	r3, [r8]
   83292:	e6c6      	b.n	83022 <_vfiprintf_r+0xda>
   83294:	f04a 0a10 	orr.w	sl, sl, #16
   83298:	f01a 0f20 	tst.w	sl, #32
   8329c:	9004      	str	r0, [sp, #16]
   8329e:	46ac      	mov	ip, r5
   832a0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   832a4:	f000 80c8 	beq.w	83438 <_vfiprintf_r+0x4f0>
   832a8:	9c08      	ldr	r4, [sp, #32]
   832aa:	1de1      	adds	r1, r4, #7
   832ac:	f021 0107 	bic.w	r1, r1, #7
   832b0:	e9d1 2300 	ldrd	r2, r3, [r1]
   832b4:	3108      	adds	r1, #8
   832b6:	9108      	str	r1, [sp, #32]
   832b8:	4614      	mov	r4, r2
   832ba:	461d      	mov	r5, r3
   832bc:	2a00      	cmp	r2, #0
   832be:	f173 0b00 	sbcs.w	fp, r3, #0
   832c2:	f2c0 83ce 	blt.w	83a62 <_vfiprintf_r+0xb1a>
   832c6:	f1bc 0f00 	cmp.w	ip, #0
   832ca:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   832ce:	bfa8      	it	ge
   832d0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   832d4:	ea54 0205 	orrs.w	r2, r4, r5
   832d8:	9007      	str	r0, [sp, #28]
   832da:	f8cd c014 	str.w	ip, [sp, #20]
   832de:	f04f 0301 	mov.w	r3, #1
   832e2:	f43f af53 	beq.w	8318c <_vfiprintf_r+0x244>
   832e6:	2b01      	cmp	r3, #1
   832e8:	f000 8319 	beq.w	8391e <_vfiprintf_r+0x9d6>
   832ec:	2b02      	cmp	r3, #2
   832ee:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   832f2:	f040 824c 	bne.w	8378e <_vfiprintf_r+0x846>
   832f6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   832fa:	4619      	mov	r1, r3
   832fc:	f004 000f 	and.w	r0, r4, #15
   83300:	0922      	lsrs	r2, r4, #4
   83302:	f81b 0000 	ldrb.w	r0, [fp, r0]
   83306:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8330a:	092b      	lsrs	r3, r5, #4
   8330c:	7008      	strb	r0, [r1, #0]
   8330e:	ea52 0003 	orrs.w	r0, r2, r3
   83312:	460f      	mov	r7, r1
   83314:	4614      	mov	r4, r2
   83316:	461d      	mov	r5, r3
   83318:	f101 31ff 	add.w	r1, r1, #4294967295
   8331c:	d1ee      	bne.n	832fc <_vfiprintf_r+0x3b4>
   8331e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   83322:	ebc7 0309 	rsb	r3, r7, r9
   83326:	9305      	str	r3, [sp, #20]
   83328:	e742      	b.n	831b0 <_vfiprintf_r+0x268>
   8332a:	f04a 0a10 	orr.w	sl, sl, #16
   8332e:	f01a 0320 	ands.w	r3, sl, #32
   83332:	9004      	str	r0, [sp, #16]
   83334:	46ac      	mov	ip, r5
   83336:	f47f af0c 	bne.w	83152 <_vfiprintf_r+0x20a>
   8333a:	f01a 0210 	ands.w	r2, sl, #16
   8333e:	f040 8311 	bne.w	83964 <_vfiprintf_r+0xa1c>
   83342:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   83346:	f000 830d 	beq.w	83964 <_vfiprintf_r+0xa1c>
   8334a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8334e:	4613      	mov	r3, r2
   83350:	f8bb 4000 	ldrh.w	r4, [fp]
   83354:	f10b 0b04 	add.w	fp, fp, #4
   83358:	2500      	movs	r5, #0
   8335a:	f8cd b020 	str.w	fp, [sp, #32]
   8335e:	e704      	b.n	8316a <_vfiprintf_r+0x222>
   83360:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83364:	2000      	movs	r0, #0
   83366:	f818 3b01 	ldrb.w	r3, [r8], #1
   8336a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8336e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83372:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83376:	2a09      	cmp	r2, #9
   83378:	d9f5      	bls.n	83366 <_vfiprintf_r+0x41e>
   8337a:	e654      	b.n	83026 <_vfiprintf_r+0xde>
   8337c:	f04a 0a10 	orr.w	sl, sl, #16
   83380:	f01a 0f20 	tst.w	sl, #32
   83384:	9004      	str	r0, [sp, #16]
   83386:	46ac      	mov	ip, r5
   83388:	f47f af73 	bne.w	83272 <_vfiprintf_r+0x32a>
   8338c:	f01a 0f10 	tst.w	sl, #16
   83390:	f040 82ef 	bne.w	83972 <_vfiprintf_r+0xa2a>
   83394:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83398:	f000 82eb 	beq.w	83972 <_vfiprintf_r+0xa2a>
   8339c:	f8dd b020 	ldr.w	fp, [sp, #32]
   833a0:	2500      	movs	r5, #0
   833a2:	f8bb 4000 	ldrh.w	r4, [fp]
   833a6:	f10b 0b04 	add.w	fp, fp, #4
   833aa:	2301      	movs	r3, #1
   833ac:	f8cd b020 	str.w	fp, [sp, #32]
   833b0:	e6db      	b.n	8316a <_vfiprintf_r+0x222>
   833b2:	46ac      	mov	ip, r5
   833b4:	4d51      	ldr	r5, [pc, #324]	; (834fc <_vfiprintf_r+0x5b4>)
   833b6:	f01a 0f20 	tst.w	sl, #32
   833ba:	9004      	str	r0, [sp, #16]
   833bc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   833c0:	950a      	str	r5, [sp, #40]	; 0x28
   833c2:	f000 80f0 	beq.w	835a6 <_vfiprintf_r+0x65e>
   833c6:	9d08      	ldr	r5, [sp, #32]
   833c8:	1dea      	adds	r2, r5, #7
   833ca:	f022 0207 	bic.w	r2, r2, #7
   833ce:	f102 0b08 	add.w	fp, r2, #8
   833d2:	f8cd b020 	str.w	fp, [sp, #32]
   833d6:	e9d2 4500 	ldrd	r4, r5, [r2]
   833da:	f01a 0f01 	tst.w	sl, #1
   833de:	f000 82aa 	beq.w	83936 <_vfiprintf_r+0x9ee>
   833e2:	ea54 0b05 	orrs.w	fp, r4, r5
   833e6:	f000 82a6 	beq.w	83936 <_vfiprintf_r+0x9ee>
   833ea:	2230      	movs	r2, #48	; 0x30
   833ec:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   833f0:	f04a 0a02 	orr.w	sl, sl, #2
   833f4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   833f8:	2302      	movs	r3, #2
   833fa:	e6b6      	b.n	8316a <_vfiprintf_r+0x222>
   833fc:	9b08      	ldr	r3, [sp, #32]
   833fe:	f8dd b020 	ldr.w	fp, [sp, #32]
   83402:	681b      	ldr	r3, [r3, #0]
   83404:	2401      	movs	r4, #1
   83406:	f04f 0500 	mov.w	r5, #0
   8340a:	f10b 0b04 	add.w	fp, fp, #4
   8340e:	9004      	str	r0, [sp, #16]
   83410:	9403      	str	r4, [sp, #12]
   83412:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83416:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8341a:	f8cd b020 	str.w	fp, [sp, #32]
   8341e:	9405      	str	r4, [sp, #20]
   83420:	af16      	add	r7, sp, #88	; 0x58
   83422:	f04f 0c00 	mov.w	ip, #0
   83426:	e6d0      	b.n	831ca <_vfiprintf_r+0x282>
   83428:	f01a 0f20 	tst.w	sl, #32
   8342c:	9004      	str	r0, [sp, #16]
   8342e:	46ac      	mov	ip, r5
   83430:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83434:	f47f af38 	bne.w	832a8 <_vfiprintf_r+0x360>
   83438:	f01a 0f10 	tst.w	sl, #16
   8343c:	f040 82a7 	bne.w	8398e <_vfiprintf_r+0xa46>
   83440:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83444:	f000 82a3 	beq.w	8398e <_vfiprintf_r+0xa46>
   83448:	f8dd b020 	ldr.w	fp, [sp, #32]
   8344c:	f9bb 4000 	ldrsh.w	r4, [fp]
   83450:	f10b 0b04 	add.w	fp, fp, #4
   83454:	17e5      	asrs	r5, r4, #31
   83456:	4622      	mov	r2, r4
   83458:	462b      	mov	r3, r5
   8345a:	f8cd b020 	str.w	fp, [sp, #32]
   8345e:	e72d      	b.n	832bc <_vfiprintf_r+0x374>
   83460:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83464:	f898 3000 	ldrb.w	r3, [r8]
   83468:	e5db      	b.n	83022 <_vfiprintf_r+0xda>
   8346a:	f898 3000 	ldrb.w	r3, [r8]
   8346e:	4642      	mov	r2, r8
   83470:	2b6c      	cmp	r3, #108	; 0x6c
   83472:	bf03      	ittte	eq
   83474:	f108 0801 	addeq.w	r8, r8, #1
   83478:	f04a 0a20 	orreq.w	sl, sl, #32
   8347c:	7853      	ldrbeq	r3, [r2, #1]
   8347e:	f04a 0a10 	orrne.w	sl, sl, #16
   83482:	e5ce      	b.n	83022 <_vfiprintf_r+0xda>
   83484:	f01a 0f20 	tst.w	sl, #32
   83488:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8348c:	f000 82f7 	beq.w	83a7e <_vfiprintf_r+0xb36>
   83490:	9c08      	ldr	r4, [sp, #32]
   83492:	6821      	ldr	r1, [r4, #0]
   83494:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83496:	17e5      	asrs	r5, r4, #31
   83498:	462b      	mov	r3, r5
   8349a:	9d08      	ldr	r5, [sp, #32]
   8349c:	4622      	mov	r2, r4
   8349e:	3504      	adds	r5, #4
   834a0:	9508      	str	r5, [sp, #32]
   834a2:	e9c1 2300 	strd	r2, r3, [r1]
   834a6:	e582      	b.n	82fae <_vfiprintf_r+0x66>
   834a8:	9c08      	ldr	r4, [sp, #32]
   834aa:	46ac      	mov	ip, r5
   834ac:	6827      	ldr	r7, [r4, #0]
   834ae:	f04f 0500 	mov.w	r5, #0
   834b2:	9004      	str	r0, [sp, #16]
   834b4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   834b8:	3404      	adds	r4, #4
   834ba:	2f00      	cmp	r7, #0
   834bc:	f000 8332 	beq.w	83b24 <_vfiprintf_r+0xbdc>
   834c0:	f1bc 0f00 	cmp.w	ip, #0
   834c4:	4638      	mov	r0, r7
   834c6:	f2c0 8307 	blt.w	83ad8 <_vfiprintf_r+0xb90>
   834ca:	4662      	mov	r2, ip
   834cc:	2100      	movs	r1, #0
   834ce:	f8cd c004 	str.w	ip, [sp, #4]
   834d2:	f001 fbb1 	bl	84c38 <memchr>
   834d6:	f8dd c004 	ldr.w	ip, [sp, #4]
   834da:	2800      	cmp	r0, #0
   834dc:	f000 833a 	beq.w	83b54 <_vfiprintf_r+0xc0c>
   834e0:	1bc0      	subs	r0, r0, r7
   834e2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   834e6:	4560      	cmp	r0, ip
   834e8:	bfa8      	it	ge
   834ea:	4660      	movge	r0, ip
   834ec:	9005      	str	r0, [sp, #20]
   834ee:	9408      	str	r4, [sp, #32]
   834f0:	9507      	str	r5, [sp, #28]
   834f2:	f04f 0c00 	mov.w	ip, #0
   834f6:	e65b      	b.n	831b0 <_vfiprintf_r+0x268>
   834f8:	00085e50 	.word	0x00085e50
   834fc:	00085e10 	.word	0x00085e10
   83500:	9b08      	ldr	r3, [sp, #32]
   83502:	f8dd b020 	ldr.w	fp, [sp, #32]
   83506:	9004      	str	r0, [sp, #16]
   83508:	48b2      	ldr	r0, [pc, #712]	; (837d4 <_vfiprintf_r+0x88c>)
   8350a:	681c      	ldr	r4, [r3, #0]
   8350c:	2230      	movs	r2, #48	; 0x30
   8350e:	2378      	movs	r3, #120	; 0x78
   83510:	f10b 0b04 	add.w	fp, fp, #4
   83514:	46ac      	mov	ip, r5
   83516:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8351a:	f04a 0a02 	orr.w	sl, sl, #2
   8351e:	f8cd b020 	str.w	fp, [sp, #32]
   83522:	2500      	movs	r5, #0
   83524:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83528:	900a      	str	r0, [sp, #40]	; 0x28
   8352a:	2302      	movs	r3, #2
   8352c:	e61d      	b.n	8316a <_vfiprintf_r+0x222>
   8352e:	f04a 0a20 	orr.w	sl, sl, #32
   83532:	f898 3000 	ldrb.w	r3, [r8]
   83536:	e574      	b.n	83022 <_vfiprintf_r+0xda>
   83538:	f8dd b020 	ldr.w	fp, [sp, #32]
   8353c:	f8db 0000 	ldr.w	r0, [fp]
   83540:	f10b 0304 	add.w	r3, fp, #4
   83544:	2800      	cmp	r0, #0
   83546:	f6ff adf7 	blt.w	83138 <_vfiprintf_r+0x1f0>
   8354a:	9308      	str	r3, [sp, #32]
   8354c:	f898 3000 	ldrb.w	r3, [r8]
   83550:	e567      	b.n	83022 <_vfiprintf_r+0xda>
   83552:	f898 3000 	ldrb.w	r3, [r8]
   83556:	212b      	movs	r1, #43	; 0x2b
   83558:	e563      	b.n	83022 <_vfiprintf_r+0xda>
   8355a:	f898 3000 	ldrb.w	r3, [r8]
   8355e:	f108 0401 	add.w	r4, r8, #1
   83562:	2b2a      	cmp	r3, #42	; 0x2a
   83564:	f000 8305 	beq.w	83b72 <_vfiprintf_r+0xc2a>
   83568:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8356c:	2a09      	cmp	r2, #9
   8356e:	bf98      	it	ls
   83570:	2500      	movls	r5, #0
   83572:	f200 82fa 	bhi.w	83b6a <_vfiprintf_r+0xc22>
   83576:	f814 3b01 	ldrb.w	r3, [r4], #1
   8357a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8357e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83582:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83586:	2a09      	cmp	r2, #9
   83588:	d9f5      	bls.n	83576 <_vfiprintf_r+0x62e>
   8358a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8358e:	46a0      	mov	r8, r4
   83590:	e549      	b.n	83026 <_vfiprintf_r+0xde>
   83592:	4c90      	ldr	r4, [pc, #576]	; (837d4 <_vfiprintf_r+0x88c>)
   83594:	f01a 0f20 	tst.w	sl, #32
   83598:	9004      	str	r0, [sp, #16]
   8359a:	46ac      	mov	ip, r5
   8359c:	940a      	str	r4, [sp, #40]	; 0x28
   8359e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   835a2:	f47f af10 	bne.w	833c6 <_vfiprintf_r+0x47e>
   835a6:	f01a 0f10 	tst.w	sl, #16
   835aa:	f040 81ea 	bne.w	83982 <_vfiprintf_r+0xa3a>
   835ae:	f01a 0f40 	tst.w	sl, #64	; 0x40
   835b2:	f000 81e6 	beq.w	83982 <_vfiprintf_r+0xa3a>
   835b6:	f8dd b020 	ldr.w	fp, [sp, #32]
   835ba:	2500      	movs	r5, #0
   835bc:	f8bb 4000 	ldrh.w	r4, [fp]
   835c0:	f10b 0b04 	add.w	fp, fp, #4
   835c4:	f8cd b020 	str.w	fp, [sp, #32]
   835c8:	e707      	b.n	833da <_vfiprintf_r+0x492>
   835ca:	f898 3000 	ldrb.w	r3, [r8]
   835ce:	2900      	cmp	r1, #0
   835d0:	f47f ad27 	bne.w	83022 <_vfiprintf_r+0xda>
   835d4:	2120      	movs	r1, #32
   835d6:	e524      	b.n	83022 <_vfiprintf_r+0xda>
   835d8:	f04a 0a01 	orr.w	sl, sl, #1
   835dc:	f898 3000 	ldrb.w	r3, [r8]
   835e0:	e51f      	b.n	83022 <_vfiprintf_r+0xda>
   835e2:	9004      	str	r0, [sp, #16]
   835e4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   835e8:	2b00      	cmp	r3, #0
   835ea:	f000 80f9 	beq.w	837e0 <_vfiprintf_r+0x898>
   835ee:	2501      	movs	r5, #1
   835f0:	f04f 0b00 	mov.w	fp, #0
   835f4:	9503      	str	r5, [sp, #12]
   835f6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   835fa:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   835fe:	9505      	str	r5, [sp, #20]
   83600:	af16      	add	r7, sp, #88	; 0x58
   83602:	e70e      	b.n	83422 <_vfiprintf_r+0x4da>
   83604:	9806      	ldr	r0, [sp, #24]
   83606:	9902      	ldr	r1, [sp, #8]
   83608:	aa13      	add	r2, sp, #76	; 0x4c
   8360a:	f7ff fc61 	bl	82ed0 <__sprint_r.part.0>
   8360e:	2800      	cmp	r0, #0
   83610:	f040 80ed 	bne.w	837ee <_vfiprintf_r+0x8a6>
   83614:	9814      	ldr	r0, [sp, #80]	; 0x50
   83616:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83618:	1c43      	adds	r3, r0, #1
   8361a:	46cc      	mov	ip, r9
   8361c:	e5fe      	b.n	8321c <_vfiprintf_r+0x2d4>
   8361e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83620:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83622:	1c59      	adds	r1, r3, #1
   83624:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83628:	b168      	cbz	r0, 83646 <_vfiprintf_r+0x6fe>
   8362a:	3201      	adds	r2, #1
   8362c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83630:	2301      	movs	r3, #1
   83632:	2907      	cmp	r1, #7
   83634:	9215      	str	r2, [sp, #84]	; 0x54
   83636:	9114      	str	r1, [sp, #80]	; 0x50
   83638:	e886 0009 	stmia.w	r6, {r0, r3}
   8363c:	f300 8160 	bgt.w	83900 <_vfiprintf_r+0x9b8>
   83640:	460b      	mov	r3, r1
   83642:	3608      	adds	r6, #8
   83644:	3101      	adds	r1, #1
   83646:	9c07      	ldr	r4, [sp, #28]
   83648:	b164      	cbz	r4, 83664 <_vfiprintf_r+0x71c>
   8364a:	3202      	adds	r2, #2
   8364c:	a812      	add	r0, sp, #72	; 0x48
   8364e:	2302      	movs	r3, #2
   83650:	2907      	cmp	r1, #7
   83652:	9215      	str	r2, [sp, #84]	; 0x54
   83654:	9114      	str	r1, [sp, #80]	; 0x50
   83656:	e886 0009 	stmia.w	r6, {r0, r3}
   8365a:	f300 8157 	bgt.w	8390c <_vfiprintf_r+0x9c4>
   8365e:	460b      	mov	r3, r1
   83660:	3608      	adds	r6, #8
   83662:	3101      	adds	r1, #1
   83664:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83666:	2d80      	cmp	r5, #128	; 0x80
   83668:	f000 8101 	beq.w	8386e <_vfiprintf_r+0x926>
   8366c:	9d05      	ldr	r5, [sp, #20]
   8366e:	ebc5 040c 	rsb	r4, r5, ip
   83672:	2c00      	cmp	r4, #0
   83674:	dd2f      	ble.n	836d6 <_vfiprintf_r+0x78e>
   83676:	2c10      	cmp	r4, #16
   83678:	4d57      	ldr	r5, [pc, #348]	; (837d8 <_vfiprintf_r+0x890>)
   8367a:	dd22      	ble.n	836c2 <_vfiprintf_r+0x77a>
   8367c:	4630      	mov	r0, r6
   8367e:	f04f 0b10 	mov.w	fp, #16
   83682:	462e      	mov	r6, r5
   83684:	4625      	mov	r5, r4
   83686:	9c06      	ldr	r4, [sp, #24]
   83688:	e006      	b.n	83698 <_vfiprintf_r+0x750>
   8368a:	f103 0c02 	add.w	ip, r3, #2
   8368e:	3008      	adds	r0, #8
   83690:	460b      	mov	r3, r1
   83692:	3d10      	subs	r5, #16
   83694:	2d10      	cmp	r5, #16
   83696:	dd10      	ble.n	836ba <_vfiprintf_r+0x772>
   83698:	1c59      	adds	r1, r3, #1
   8369a:	3210      	adds	r2, #16
   8369c:	2907      	cmp	r1, #7
   8369e:	9215      	str	r2, [sp, #84]	; 0x54
   836a0:	e880 0840 	stmia.w	r0, {r6, fp}
   836a4:	9114      	str	r1, [sp, #80]	; 0x50
   836a6:	ddf0      	ble.n	8368a <_vfiprintf_r+0x742>
   836a8:	2a00      	cmp	r2, #0
   836aa:	d163      	bne.n	83774 <_vfiprintf_r+0x82c>
   836ac:	3d10      	subs	r5, #16
   836ae:	2d10      	cmp	r5, #16
   836b0:	f04f 0c01 	mov.w	ip, #1
   836b4:	4613      	mov	r3, r2
   836b6:	4648      	mov	r0, r9
   836b8:	dcee      	bgt.n	83698 <_vfiprintf_r+0x750>
   836ba:	462c      	mov	r4, r5
   836bc:	4661      	mov	r1, ip
   836be:	4635      	mov	r5, r6
   836c0:	4606      	mov	r6, r0
   836c2:	4422      	add	r2, r4
   836c4:	2907      	cmp	r1, #7
   836c6:	9215      	str	r2, [sp, #84]	; 0x54
   836c8:	6035      	str	r5, [r6, #0]
   836ca:	6074      	str	r4, [r6, #4]
   836cc:	9114      	str	r1, [sp, #80]	; 0x50
   836ce:	f300 80c1 	bgt.w	83854 <_vfiprintf_r+0x90c>
   836d2:	3608      	adds	r6, #8
   836d4:	3101      	adds	r1, #1
   836d6:	9d05      	ldr	r5, [sp, #20]
   836d8:	2907      	cmp	r1, #7
   836da:	442a      	add	r2, r5
   836dc:	9215      	str	r2, [sp, #84]	; 0x54
   836de:	6037      	str	r7, [r6, #0]
   836e0:	6075      	str	r5, [r6, #4]
   836e2:	9114      	str	r1, [sp, #80]	; 0x50
   836e4:	f340 80c1 	ble.w	8386a <_vfiprintf_r+0x922>
   836e8:	2a00      	cmp	r2, #0
   836ea:	f040 8130 	bne.w	8394e <_vfiprintf_r+0xa06>
   836ee:	9214      	str	r2, [sp, #80]	; 0x50
   836f0:	464e      	mov	r6, r9
   836f2:	f01a 0f04 	tst.w	sl, #4
   836f6:	f000 808b 	beq.w	83810 <_vfiprintf_r+0x8c8>
   836fa:	9d04      	ldr	r5, [sp, #16]
   836fc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83700:	ebcb 0405 	rsb	r4, fp, r5
   83704:	2c00      	cmp	r4, #0
   83706:	f340 8083 	ble.w	83810 <_vfiprintf_r+0x8c8>
   8370a:	2c10      	cmp	r4, #16
   8370c:	f340 821e 	ble.w	83b4c <_vfiprintf_r+0xc04>
   83710:	9914      	ldr	r1, [sp, #80]	; 0x50
   83712:	4d32      	ldr	r5, [pc, #200]	; (837dc <_vfiprintf_r+0x894>)
   83714:	2710      	movs	r7, #16
   83716:	f8dd a018 	ldr.w	sl, [sp, #24]
   8371a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8371e:	e005      	b.n	8372c <_vfiprintf_r+0x7e4>
   83720:	1c88      	adds	r0, r1, #2
   83722:	3608      	adds	r6, #8
   83724:	4619      	mov	r1, r3
   83726:	3c10      	subs	r4, #16
   83728:	2c10      	cmp	r4, #16
   8372a:	dd10      	ble.n	8374e <_vfiprintf_r+0x806>
   8372c:	1c4b      	adds	r3, r1, #1
   8372e:	3210      	adds	r2, #16
   83730:	2b07      	cmp	r3, #7
   83732:	9215      	str	r2, [sp, #84]	; 0x54
   83734:	e886 00a0 	stmia.w	r6, {r5, r7}
   83738:	9314      	str	r3, [sp, #80]	; 0x50
   8373a:	ddf1      	ble.n	83720 <_vfiprintf_r+0x7d8>
   8373c:	2a00      	cmp	r2, #0
   8373e:	d17d      	bne.n	8383c <_vfiprintf_r+0x8f4>
   83740:	3c10      	subs	r4, #16
   83742:	2c10      	cmp	r4, #16
   83744:	f04f 0001 	mov.w	r0, #1
   83748:	4611      	mov	r1, r2
   8374a:	464e      	mov	r6, r9
   8374c:	dcee      	bgt.n	8372c <_vfiprintf_r+0x7e4>
   8374e:	4422      	add	r2, r4
   83750:	2807      	cmp	r0, #7
   83752:	9215      	str	r2, [sp, #84]	; 0x54
   83754:	6035      	str	r5, [r6, #0]
   83756:	6074      	str	r4, [r6, #4]
   83758:	9014      	str	r0, [sp, #80]	; 0x50
   8375a:	dd59      	ble.n	83810 <_vfiprintf_r+0x8c8>
   8375c:	2a00      	cmp	r2, #0
   8375e:	d14f      	bne.n	83800 <_vfiprintf_r+0x8b8>
   83760:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83762:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83766:	9d04      	ldr	r5, [sp, #16]
   83768:	45ab      	cmp	fp, r5
   8376a:	bfac      	ite	ge
   8376c:	445c      	addge	r4, fp
   8376e:	1964      	addlt	r4, r4, r5
   83770:	9409      	str	r4, [sp, #36]	; 0x24
   83772:	e05e      	b.n	83832 <_vfiprintf_r+0x8ea>
   83774:	4620      	mov	r0, r4
   83776:	9902      	ldr	r1, [sp, #8]
   83778:	aa13      	add	r2, sp, #76	; 0x4c
   8377a:	f7ff fba9 	bl	82ed0 <__sprint_r.part.0>
   8377e:	2800      	cmp	r0, #0
   83780:	d135      	bne.n	837ee <_vfiprintf_r+0x8a6>
   83782:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83784:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83786:	f103 0c01 	add.w	ip, r3, #1
   8378a:	4648      	mov	r0, r9
   8378c:	e781      	b.n	83692 <_vfiprintf_r+0x74a>
   8378e:	08e0      	lsrs	r0, r4, #3
   83790:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83794:	f004 0207 	and.w	r2, r4, #7
   83798:	08e9      	lsrs	r1, r5, #3
   8379a:	3230      	adds	r2, #48	; 0x30
   8379c:	ea50 0b01 	orrs.w	fp, r0, r1
   837a0:	461f      	mov	r7, r3
   837a2:	701a      	strb	r2, [r3, #0]
   837a4:	4604      	mov	r4, r0
   837a6:	460d      	mov	r5, r1
   837a8:	f103 33ff 	add.w	r3, r3, #4294967295
   837ac:	d1ef      	bne.n	8378e <_vfiprintf_r+0x846>
   837ae:	f01a 0f01 	tst.w	sl, #1
   837b2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   837b6:	4639      	mov	r1, r7
   837b8:	f000 80b9 	beq.w	8392e <_vfiprintf_r+0x9e6>
   837bc:	2a30      	cmp	r2, #48	; 0x30
   837be:	f43f acf4 	beq.w	831aa <_vfiprintf_r+0x262>
   837c2:	461f      	mov	r7, r3
   837c4:	ebc7 0509 	rsb	r5, r7, r9
   837c8:	2330      	movs	r3, #48	; 0x30
   837ca:	9505      	str	r5, [sp, #20]
   837cc:	f801 3c01 	strb.w	r3, [r1, #-1]
   837d0:	e4ee      	b.n	831b0 <_vfiprintf_r+0x268>
   837d2:	bf00      	nop
   837d4:	00085e24 	.word	0x00085e24
   837d8:	00085e40 	.word	0x00085e40
   837dc:	00085e50 	.word	0x00085e50
   837e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   837e2:	b123      	cbz	r3, 837ee <_vfiprintf_r+0x8a6>
   837e4:	9806      	ldr	r0, [sp, #24]
   837e6:	9902      	ldr	r1, [sp, #8]
   837e8:	aa13      	add	r2, sp, #76	; 0x4c
   837ea:	f7ff fb71 	bl	82ed0 <__sprint_r.part.0>
   837ee:	9c02      	ldr	r4, [sp, #8]
   837f0:	89a3      	ldrh	r3, [r4, #12]
   837f2:	065b      	lsls	r3, r3, #25
   837f4:	f53f ac98 	bmi.w	83128 <_vfiprintf_r+0x1e0>
   837f8:	9809      	ldr	r0, [sp, #36]	; 0x24
   837fa:	b031      	add	sp, #196	; 0xc4
   837fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83800:	9806      	ldr	r0, [sp, #24]
   83802:	9902      	ldr	r1, [sp, #8]
   83804:	aa13      	add	r2, sp, #76	; 0x4c
   83806:	f7ff fb63 	bl	82ed0 <__sprint_r.part.0>
   8380a:	2800      	cmp	r0, #0
   8380c:	d1ef      	bne.n	837ee <_vfiprintf_r+0x8a6>
   8380e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83810:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83812:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83816:	9d04      	ldr	r5, [sp, #16]
   83818:	45ab      	cmp	fp, r5
   8381a:	bfac      	ite	ge
   8381c:	445c      	addge	r4, fp
   8381e:	1964      	addlt	r4, r4, r5
   83820:	9409      	str	r4, [sp, #36]	; 0x24
   83822:	b132      	cbz	r2, 83832 <_vfiprintf_r+0x8ea>
   83824:	9806      	ldr	r0, [sp, #24]
   83826:	9902      	ldr	r1, [sp, #8]
   83828:	aa13      	add	r2, sp, #76	; 0x4c
   8382a:	f7ff fb51 	bl	82ed0 <__sprint_r.part.0>
   8382e:	2800      	cmp	r0, #0
   83830:	d1dd      	bne.n	837ee <_vfiprintf_r+0x8a6>
   83832:	2000      	movs	r0, #0
   83834:	9014      	str	r0, [sp, #80]	; 0x50
   83836:	464e      	mov	r6, r9
   83838:	f7ff bbb9 	b.w	82fae <_vfiprintf_r+0x66>
   8383c:	4650      	mov	r0, sl
   8383e:	4659      	mov	r1, fp
   83840:	aa13      	add	r2, sp, #76	; 0x4c
   83842:	f7ff fb45 	bl	82ed0 <__sprint_r.part.0>
   83846:	2800      	cmp	r0, #0
   83848:	d1d1      	bne.n	837ee <_vfiprintf_r+0x8a6>
   8384a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8384c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8384e:	1c48      	adds	r0, r1, #1
   83850:	464e      	mov	r6, r9
   83852:	e768      	b.n	83726 <_vfiprintf_r+0x7de>
   83854:	2a00      	cmp	r2, #0
   83856:	f040 80f7 	bne.w	83a48 <_vfiprintf_r+0xb00>
   8385a:	9c05      	ldr	r4, [sp, #20]
   8385c:	2301      	movs	r3, #1
   8385e:	9720      	str	r7, [sp, #128]	; 0x80
   83860:	9421      	str	r4, [sp, #132]	; 0x84
   83862:	9415      	str	r4, [sp, #84]	; 0x54
   83864:	4622      	mov	r2, r4
   83866:	9314      	str	r3, [sp, #80]	; 0x50
   83868:	464e      	mov	r6, r9
   8386a:	3608      	adds	r6, #8
   8386c:	e741      	b.n	836f2 <_vfiprintf_r+0x7aa>
   8386e:	9d04      	ldr	r5, [sp, #16]
   83870:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83874:	ebcb 0405 	rsb	r4, fp, r5
   83878:	2c00      	cmp	r4, #0
   8387a:	f77f aef7 	ble.w	8366c <_vfiprintf_r+0x724>
   8387e:	2c10      	cmp	r4, #16
   83880:	4da6      	ldr	r5, [pc, #664]	; (83b1c <_vfiprintf_r+0xbd4>)
   83882:	f340 8170 	ble.w	83b66 <_vfiprintf_r+0xc1e>
   83886:	4629      	mov	r1, r5
   83888:	f04f 0b10 	mov.w	fp, #16
   8388c:	4625      	mov	r5, r4
   8388e:	4664      	mov	r4, ip
   83890:	46b4      	mov	ip, r6
   83892:	460e      	mov	r6, r1
   83894:	e006      	b.n	838a4 <_vfiprintf_r+0x95c>
   83896:	1c98      	adds	r0, r3, #2
   83898:	f10c 0c08 	add.w	ip, ip, #8
   8389c:	460b      	mov	r3, r1
   8389e:	3d10      	subs	r5, #16
   838a0:	2d10      	cmp	r5, #16
   838a2:	dd0f      	ble.n	838c4 <_vfiprintf_r+0x97c>
   838a4:	1c59      	adds	r1, r3, #1
   838a6:	3210      	adds	r2, #16
   838a8:	2907      	cmp	r1, #7
   838aa:	9215      	str	r2, [sp, #84]	; 0x54
   838ac:	e88c 0840 	stmia.w	ip, {r6, fp}
   838b0:	9114      	str	r1, [sp, #80]	; 0x50
   838b2:	ddf0      	ble.n	83896 <_vfiprintf_r+0x94e>
   838b4:	b9ba      	cbnz	r2, 838e6 <_vfiprintf_r+0x99e>
   838b6:	3d10      	subs	r5, #16
   838b8:	2d10      	cmp	r5, #16
   838ba:	f04f 0001 	mov.w	r0, #1
   838be:	4613      	mov	r3, r2
   838c0:	46cc      	mov	ip, r9
   838c2:	dcef      	bgt.n	838a4 <_vfiprintf_r+0x95c>
   838c4:	4633      	mov	r3, r6
   838c6:	4666      	mov	r6, ip
   838c8:	46a4      	mov	ip, r4
   838ca:	462c      	mov	r4, r5
   838cc:	461d      	mov	r5, r3
   838ce:	4422      	add	r2, r4
   838d0:	2807      	cmp	r0, #7
   838d2:	9215      	str	r2, [sp, #84]	; 0x54
   838d4:	6035      	str	r5, [r6, #0]
   838d6:	6074      	str	r4, [r6, #4]
   838d8:	9014      	str	r0, [sp, #80]	; 0x50
   838da:	f300 80af 	bgt.w	83a3c <_vfiprintf_r+0xaf4>
   838de:	3608      	adds	r6, #8
   838e0:	1c41      	adds	r1, r0, #1
   838e2:	4603      	mov	r3, r0
   838e4:	e6c2      	b.n	8366c <_vfiprintf_r+0x724>
   838e6:	9806      	ldr	r0, [sp, #24]
   838e8:	9902      	ldr	r1, [sp, #8]
   838ea:	aa13      	add	r2, sp, #76	; 0x4c
   838ec:	f7ff faf0 	bl	82ed0 <__sprint_r.part.0>
   838f0:	2800      	cmp	r0, #0
   838f2:	f47f af7c 	bne.w	837ee <_vfiprintf_r+0x8a6>
   838f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   838f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   838fa:	1c58      	adds	r0, r3, #1
   838fc:	46cc      	mov	ip, r9
   838fe:	e7ce      	b.n	8389e <_vfiprintf_r+0x956>
   83900:	2a00      	cmp	r2, #0
   83902:	d179      	bne.n	839f8 <_vfiprintf_r+0xab0>
   83904:	4619      	mov	r1, r3
   83906:	464e      	mov	r6, r9
   83908:	4613      	mov	r3, r2
   8390a:	e69c      	b.n	83646 <_vfiprintf_r+0x6fe>
   8390c:	2a00      	cmp	r2, #0
   8390e:	f040 8084 	bne.w	83a1a <_vfiprintf_r+0xad2>
   83912:	2101      	movs	r1, #1
   83914:	4613      	mov	r3, r2
   83916:	464e      	mov	r6, r9
   83918:	e6a4      	b.n	83664 <_vfiprintf_r+0x71c>
   8391a:	464f      	mov	r7, r9
   8391c:	e448      	b.n	831b0 <_vfiprintf_r+0x268>
   8391e:	2d00      	cmp	r5, #0
   83920:	bf08      	it	eq
   83922:	2c0a      	cmpeq	r4, #10
   83924:	d246      	bcs.n	839b4 <_vfiprintf_r+0xa6c>
   83926:	3430      	adds	r4, #48	; 0x30
   83928:	af30      	add	r7, sp, #192	; 0xc0
   8392a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8392e:	ebc7 0309 	rsb	r3, r7, r9
   83932:	9305      	str	r3, [sp, #20]
   83934:	e43c      	b.n	831b0 <_vfiprintf_r+0x268>
   83936:	2302      	movs	r3, #2
   83938:	e417      	b.n	8316a <_vfiprintf_r+0x222>
   8393a:	2a00      	cmp	r2, #0
   8393c:	f040 80af 	bne.w	83a9e <_vfiprintf_r+0xb56>
   83940:	4613      	mov	r3, r2
   83942:	2101      	movs	r1, #1
   83944:	464e      	mov	r6, r9
   83946:	e66d      	b.n	83624 <_vfiprintf_r+0x6dc>
   83948:	4644      	mov	r4, r8
   8394a:	f7ff bb58 	b.w	82ffe <_vfiprintf_r+0xb6>
   8394e:	9806      	ldr	r0, [sp, #24]
   83950:	9902      	ldr	r1, [sp, #8]
   83952:	aa13      	add	r2, sp, #76	; 0x4c
   83954:	f7ff fabc 	bl	82ed0 <__sprint_r.part.0>
   83958:	2800      	cmp	r0, #0
   8395a:	f47f af48 	bne.w	837ee <_vfiprintf_r+0x8a6>
   8395e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83960:	464e      	mov	r6, r9
   83962:	e6c6      	b.n	836f2 <_vfiprintf_r+0x7aa>
   83964:	9d08      	ldr	r5, [sp, #32]
   83966:	682c      	ldr	r4, [r5, #0]
   83968:	3504      	adds	r5, #4
   8396a:	9508      	str	r5, [sp, #32]
   8396c:	2500      	movs	r5, #0
   8396e:	f7ff bbfc 	b.w	8316a <_vfiprintf_r+0x222>
   83972:	9d08      	ldr	r5, [sp, #32]
   83974:	2301      	movs	r3, #1
   83976:	682c      	ldr	r4, [r5, #0]
   83978:	3504      	adds	r5, #4
   8397a:	9508      	str	r5, [sp, #32]
   8397c:	2500      	movs	r5, #0
   8397e:	f7ff bbf4 	b.w	8316a <_vfiprintf_r+0x222>
   83982:	9d08      	ldr	r5, [sp, #32]
   83984:	682c      	ldr	r4, [r5, #0]
   83986:	3504      	adds	r5, #4
   83988:	9508      	str	r5, [sp, #32]
   8398a:	2500      	movs	r5, #0
   8398c:	e525      	b.n	833da <_vfiprintf_r+0x492>
   8398e:	9d08      	ldr	r5, [sp, #32]
   83990:	682c      	ldr	r4, [r5, #0]
   83992:	3504      	adds	r5, #4
   83994:	9508      	str	r5, [sp, #32]
   83996:	17e5      	asrs	r5, r4, #31
   83998:	4622      	mov	r2, r4
   8399a:	462b      	mov	r3, r5
   8399c:	e48e      	b.n	832bc <_vfiprintf_r+0x374>
   8399e:	9806      	ldr	r0, [sp, #24]
   839a0:	9902      	ldr	r1, [sp, #8]
   839a2:	aa13      	add	r2, sp, #76	; 0x4c
   839a4:	f7ff fa94 	bl	82ed0 <__sprint_r.part.0>
   839a8:	2800      	cmp	r0, #0
   839aa:	f47f af20 	bne.w	837ee <_vfiprintf_r+0x8a6>
   839ae:	464e      	mov	r6, r9
   839b0:	f7ff bb9a 	b.w	830e8 <_vfiprintf_r+0x1a0>
   839b4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   839b8:	9603      	str	r6, [sp, #12]
   839ba:	465e      	mov	r6, fp
   839bc:	46e3      	mov	fp, ip
   839be:	4620      	mov	r0, r4
   839c0:	4629      	mov	r1, r5
   839c2:	220a      	movs	r2, #10
   839c4:	2300      	movs	r3, #0
   839c6:	f001 fdb9 	bl	8553c <__aeabi_uldivmod>
   839ca:	3230      	adds	r2, #48	; 0x30
   839cc:	7032      	strb	r2, [r6, #0]
   839ce:	4620      	mov	r0, r4
   839d0:	4629      	mov	r1, r5
   839d2:	220a      	movs	r2, #10
   839d4:	2300      	movs	r3, #0
   839d6:	f001 fdb1 	bl	8553c <__aeabi_uldivmod>
   839da:	4604      	mov	r4, r0
   839dc:	460d      	mov	r5, r1
   839de:	ea54 0005 	orrs.w	r0, r4, r5
   839e2:	4637      	mov	r7, r6
   839e4:	f106 36ff 	add.w	r6, r6, #4294967295
   839e8:	d1e9      	bne.n	839be <_vfiprintf_r+0xa76>
   839ea:	ebc7 0309 	rsb	r3, r7, r9
   839ee:	46dc      	mov	ip, fp
   839f0:	9e03      	ldr	r6, [sp, #12]
   839f2:	9305      	str	r3, [sp, #20]
   839f4:	f7ff bbdc 	b.w	831b0 <_vfiprintf_r+0x268>
   839f8:	9806      	ldr	r0, [sp, #24]
   839fa:	9902      	ldr	r1, [sp, #8]
   839fc:	aa13      	add	r2, sp, #76	; 0x4c
   839fe:	f8cd c004 	str.w	ip, [sp, #4]
   83a02:	f7ff fa65 	bl	82ed0 <__sprint_r.part.0>
   83a06:	f8dd c004 	ldr.w	ip, [sp, #4]
   83a0a:	2800      	cmp	r0, #0
   83a0c:	f47f aeef 	bne.w	837ee <_vfiprintf_r+0x8a6>
   83a10:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83a12:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a14:	1c59      	adds	r1, r3, #1
   83a16:	464e      	mov	r6, r9
   83a18:	e615      	b.n	83646 <_vfiprintf_r+0x6fe>
   83a1a:	9806      	ldr	r0, [sp, #24]
   83a1c:	9902      	ldr	r1, [sp, #8]
   83a1e:	aa13      	add	r2, sp, #76	; 0x4c
   83a20:	f8cd c004 	str.w	ip, [sp, #4]
   83a24:	f7ff fa54 	bl	82ed0 <__sprint_r.part.0>
   83a28:	f8dd c004 	ldr.w	ip, [sp, #4]
   83a2c:	2800      	cmp	r0, #0
   83a2e:	f47f aede 	bne.w	837ee <_vfiprintf_r+0x8a6>
   83a32:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83a34:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a36:	1c59      	adds	r1, r3, #1
   83a38:	464e      	mov	r6, r9
   83a3a:	e613      	b.n	83664 <_vfiprintf_r+0x71c>
   83a3c:	2a00      	cmp	r2, #0
   83a3e:	d156      	bne.n	83aee <_vfiprintf_r+0xba6>
   83a40:	2101      	movs	r1, #1
   83a42:	4613      	mov	r3, r2
   83a44:	464e      	mov	r6, r9
   83a46:	e611      	b.n	8366c <_vfiprintf_r+0x724>
   83a48:	9806      	ldr	r0, [sp, #24]
   83a4a:	9902      	ldr	r1, [sp, #8]
   83a4c:	aa13      	add	r2, sp, #76	; 0x4c
   83a4e:	f7ff fa3f 	bl	82ed0 <__sprint_r.part.0>
   83a52:	2800      	cmp	r0, #0
   83a54:	f47f aecb 	bne.w	837ee <_vfiprintf_r+0x8a6>
   83a58:	9914      	ldr	r1, [sp, #80]	; 0x50
   83a5a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a5c:	3101      	adds	r1, #1
   83a5e:	464e      	mov	r6, r9
   83a60:	e639      	b.n	836d6 <_vfiprintf_r+0x78e>
   83a62:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   83a66:	4264      	negs	r4, r4
   83a68:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83a6c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83a70:	f8cd b01c 	str.w	fp, [sp, #28]
   83a74:	f8cd c014 	str.w	ip, [sp, #20]
   83a78:	2301      	movs	r3, #1
   83a7a:	f7ff bb7e 	b.w	8317a <_vfiprintf_r+0x232>
   83a7e:	f01a 0f10 	tst.w	sl, #16
   83a82:	d11d      	bne.n	83ac0 <_vfiprintf_r+0xb78>
   83a84:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83a88:	d058      	beq.n	83b3c <_vfiprintf_r+0xbf4>
   83a8a:	9d08      	ldr	r5, [sp, #32]
   83a8c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   83a90:	682b      	ldr	r3, [r5, #0]
   83a92:	3504      	adds	r5, #4
   83a94:	9508      	str	r5, [sp, #32]
   83a96:	f8a3 b000 	strh.w	fp, [r3]
   83a9a:	f7ff ba88 	b.w	82fae <_vfiprintf_r+0x66>
   83a9e:	9806      	ldr	r0, [sp, #24]
   83aa0:	9902      	ldr	r1, [sp, #8]
   83aa2:	aa13      	add	r2, sp, #76	; 0x4c
   83aa4:	f8cd c004 	str.w	ip, [sp, #4]
   83aa8:	f7ff fa12 	bl	82ed0 <__sprint_r.part.0>
   83aac:	f8dd c004 	ldr.w	ip, [sp, #4]
   83ab0:	2800      	cmp	r0, #0
   83ab2:	f47f ae9c 	bne.w	837ee <_vfiprintf_r+0x8a6>
   83ab6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83ab8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83aba:	1c59      	adds	r1, r3, #1
   83abc:	464e      	mov	r6, r9
   83abe:	e5b1      	b.n	83624 <_vfiprintf_r+0x6dc>
   83ac0:	f8dd b020 	ldr.w	fp, [sp, #32]
   83ac4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83ac6:	f8db 3000 	ldr.w	r3, [fp]
   83aca:	f10b 0b04 	add.w	fp, fp, #4
   83ace:	f8cd b020 	str.w	fp, [sp, #32]
   83ad2:	601c      	str	r4, [r3, #0]
   83ad4:	f7ff ba6b 	b.w	82fae <_vfiprintf_r+0x66>
   83ad8:	9408      	str	r4, [sp, #32]
   83ada:	f7ff f997 	bl	82e0c <strlen>
   83ade:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   83ae2:	9005      	str	r0, [sp, #20]
   83ae4:	9407      	str	r4, [sp, #28]
   83ae6:	f04f 0c00 	mov.w	ip, #0
   83aea:	f7ff bb61 	b.w	831b0 <_vfiprintf_r+0x268>
   83aee:	9806      	ldr	r0, [sp, #24]
   83af0:	9902      	ldr	r1, [sp, #8]
   83af2:	aa13      	add	r2, sp, #76	; 0x4c
   83af4:	f8cd c004 	str.w	ip, [sp, #4]
   83af8:	f7ff f9ea 	bl	82ed0 <__sprint_r.part.0>
   83afc:	f8dd c004 	ldr.w	ip, [sp, #4]
   83b00:	2800      	cmp	r0, #0
   83b02:	f47f ae74 	bne.w	837ee <_vfiprintf_r+0x8a6>
   83b06:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83b08:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83b0a:	1c59      	adds	r1, r3, #1
   83b0c:	464e      	mov	r6, r9
   83b0e:	e5ad      	b.n	8366c <_vfiprintf_r+0x724>
   83b10:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83b12:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83b14:	3301      	adds	r3, #1
   83b16:	4d02      	ldr	r5, [pc, #8]	; (83b20 <_vfiprintf_r+0xbd8>)
   83b18:	f7ff bb9a 	b.w	83250 <_vfiprintf_r+0x308>
   83b1c:	00085e40 	.word	0x00085e40
   83b20:	00085e50 	.word	0x00085e50
   83b24:	f1bc 0f06 	cmp.w	ip, #6
   83b28:	bf34      	ite	cc
   83b2a:	4663      	movcc	r3, ip
   83b2c:	2306      	movcs	r3, #6
   83b2e:	9408      	str	r4, [sp, #32]
   83b30:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   83b34:	9305      	str	r3, [sp, #20]
   83b36:	9403      	str	r4, [sp, #12]
   83b38:	4f16      	ldr	r7, [pc, #88]	; (83b94 <_vfiprintf_r+0xc4c>)
   83b3a:	e472      	b.n	83422 <_vfiprintf_r+0x4da>
   83b3c:	9c08      	ldr	r4, [sp, #32]
   83b3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   83b40:	6823      	ldr	r3, [r4, #0]
   83b42:	3404      	adds	r4, #4
   83b44:	9408      	str	r4, [sp, #32]
   83b46:	601d      	str	r5, [r3, #0]
   83b48:	f7ff ba31 	b.w	82fae <_vfiprintf_r+0x66>
   83b4c:	9814      	ldr	r0, [sp, #80]	; 0x50
   83b4e:	4d12      	ldr	r5, [pc, #72]	; (83b98 <_vfiprintf_r+0xc50>)
   83b50:	3001      	adds	r0, #1
   83b52:	e5fc      	b.n	8374e <_vfiprintf_r+0x806>
   83b54:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83b58:	f8cd c014 	str.w	ip, [sp, #20]
   83b5c:	9507      	str	r5, [sp, #28]
   83b5e:	9408      	str	r4, [sp, #32]
   83b60:	4684      	mov	ip, r0
   83b62:	f7ff bb25 	b.w	831b0 <_vfiprintf_r+0x268>
   83b66:	4608      	mov	r0, r1
   83b68:	e6b1      	b.n	838ce <_vfiprintf_r+0x986>
   83b6a:	46a0      	mov	r8, r4
   83b6c:	2500      	movs	r5, #0
   83b6e:	f7ff ba5a 	b.w	83026 <_vfiprintf_r+0xde>
   83b72:	f8dd b020 	ldr.w	fp, [sp, #32]
   83b76:	f898 3001 	ldrb.w	r3, [r8, #1]
   83b7a:	f8db 5000 	ldr.w	r5, [fp]
   83b7e:	f10b 0204 	add.w	r2, fp, #4
   83b82:	2d00      	cmp	r5, #0
   83b84:	9208      	str	r2, [sp, #32]
   83b86:	46a0      	mov	r8, r4
   83b88:	f6bf aa4b 	bge.w	83022 <_vfiprintf_r+0xda>
   83b8c:	f04f 35ff 	mov.w	r5, #4294967295
   83b90:	f7ff ba47 	b.w	83022 <_vfiprintf_r+0xda>
   83b94:	00085e38 	.word	0x00085e38
   83b98:	00085e50 	.word	0x00085e50

00083b9c <__sbprintf>:
   83b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83ba0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   83ba2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   83ba6:	4688      	mov	r8, r1
   83ba8:	9719      	str	r7, [sp, #100]	; 0x64
   83baa:	f8d8 701c 	ldr.w	r7, [r8, #28]
   83bae:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   83bb2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   83bb6:	9707      	str	r7, [sp, #28]
   83bb8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   83bbc:	ac1a      	add	r4, sp, #104	; 0x68
   83bbe:	f44f 6580 	mov.w	r5, #1024	; 0x400
   83bc2:	f02a 0a02 	bic.w	sl, sl, #2
   83bc6:	2600      	movs	r6, #0
   83bc8:	4669      	mov	r1, sp
   83bca:	9400      	str	r4, [sp, #0]
   83bcc:	9404      	str	r4, [sp, #16]
   83bce:	9502      	str	r5, [sp, #8]
   83bd0:	9505      	str	r5, [sp, #20]
   83bd2:	f8ad a00c 	strh.w	sl, [sp, #12]
   83bd6:	f8ad 900e 	strh.w	r9, [sp, #14]
   83bda:	9709      	str	r7, [sp, #36]	; 0x24
   83bdc:	9606      	str	r6, [sp, #24]
   83bde:	4605      	mov	r5, r0
   83be0:	f7ff f9b2 	bl	82f48 <_vfiprintf_r>
   83be4:	1e04      	subs	r4, r0, #0
   83be6:	db07      	blt.n	83bf8 <__sbprintf+0x5c>
   83be8:	4628      	mov	r0, r5
   83bea:	4669      	mov	r1, sp
   83bec:	f000 f92a 	bl	83e44 <_fflush_r>
   83bf0:	42b0      	cmp	r0, r6
   83bf2:	bf18      	it	ne
   83bf4:	f04f 34ff 	movne.w	r4, #4294967295
   83bf8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83bfc:	065b      	lsls	r3, r3, #25
   83bfe:	d505      	bpl.n	83c0c <__sbprintf+0x70>
   83c00:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   83c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83c08:	f8a8 300c 	strh.w	r3, [r8, #12]
   83c0c:	4620      	mov	r0, r4
   83c0e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   83c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83c16:	bf00      	nop

00083c18 <__swsetup_r>:
   83c18:	4b2f      	ldr	r3, [pc, #188]	; (83cd8 <__swsetup_r+0xc0>)
   83c1a:	b570      	push	{r4, r5, r6, lr}
   83c1c:	4606      	mov	r6, r0
   83c1e:	6818      	ldr	r0, [r3, #0]
   83c20:	460c      	mov	r4, r1
   83c22:	b110      	cbz	r0, 83c2a <__swsetup_r+0x12>
   83c24:	6b82      	ldr	r2, [r0, #56]	; 0x38
   83c26:	2a00      	cmp	r2, #0
   83c28:	d036      	beq.n	83c98 <__swsetup_r+0x80>
   83c2a:	89a5      	ldrh	r5, [r4, #12]
   83c2c:	b2ab      	uxth	r3, r5
   83c2e:	0719      	lsls	r1, r3, #28
   83c30:	d50c      	bpl.n	83c4c <__swsetup_r+0x34>
   83c32:	6922      	ldr	r2, [r4, #16]
   83c34:	b1aa      	cbz	r2, 83c62 <__swsetup_r+0x4a>
   83c36:	f013 0101 	ands.w	r1, r3, #1
   83c3a:	d01e      	beq.n	83c7a <__swsetup_r+0x62>
   83c3c:	6963      	ldr	r3, [r4, #20]
   83c3e:	2100      	movs	r1, #0
   83c40:	425b      	negs	r3, r3
   83c42:	61a3      	str	r3, [r4, #24]
   83c44:	60a1      	str	r1, [r4, #8]
   83c46:	b1f2      	cbz	r2, 83c86 <__swsetup_r+0x6e>
   83c48:	2000      	movs	r0, #0
   83c4a:	bd70      	pop	{r4, r5, r6, pc}
   83c4c:	06da      	lsls	r2, r3, #27
   83c4e:	d53a      	bpl.n	83cc6 <__swsetup_r+0xae>
   83c50:	075b      	lsls	r3, r3, #29
   83c52:	d424      	bmi.n	83c9e <__swsetup_r+0x86>
   83c54:	6922      	ldr	r2, [r4, #16]
   83c56:	f045 0308 	orr.w	r3, r5, #8
   83c5a:	81a3      	strh	r3, [r4, #12]
   83c5c:	b29b      	uxth	r3, r3
   83c5e:	2a00      	cmp	r2, #0
   83c60:	d1e9      	bne.n	83c36 <__swsetup_r+0x1e>
   83c62:	f403 7120 	and.w	r1, r3, #640	; 0x280
   83c66:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83c6a:	d0e4      	beq.n	83c36 <__swsetup_r+0x1e>
   83c6c:	4630      	mov	r0, r6
   83c6e:	4621      	mov	r1, r4
   83c70:	f000 fcce 	bl	84610 <__smakebuf_r>
   83c74:	89a3      	ldrh	r3, [r4, #12]
   83c76:	6922      	ldr	r2, [r4, #16]
   83c78:	e7dd      	b.n	83c36 <__swsetup_r+0x1e>
   83c7a:	0798      	lsls	r0, r3, #30
   83c7c:	bf58      	it	pl
   83c7e:	6961      	ldrpl	r1, [r4, #20]
   83c80:	60a1      	str	r1, [r4, #8]
   83c82:	2a00      	cmp	r2, #0
   83c84:	d1e0      	bne.n	83c48 <__swsetup_r+0x30>
   83c86:	89a3      	ldrh	r3, [r4, #12]
   83c88:	061a      	lsls	r2, r3, #24
   83c8a:	d5dd      	bpl.n	83c48 <__swsetup_r+0x30>
   83c8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83c90:	81a3      	strh	r3, [r4, #12]
   83c92:	f04f 30ff 	mov.w	r0, #4294967295
   83c96:	bd70      	pop	{r4, r5, r6, pc}
   83c98:	f000 f8f0 	bl	83e7c <__sinit>
   83c9c:	e7c5      	b.n	83c2a <__swsetup_r+0x12>
   83c9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83ca0:	b149      	cbz	r1, 83cb6 <__swsetup_r+0x9e>
   83ca2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83ca6:	4299      	cmp	r1, r3
   83ca8:	d003      	beq.n	83cb2 <__swsetup_r+0x9a>
   83caa:	4630      	mov	r0, r6
   83cac:	f000 fa2a 	bl	84104 <_free_r>
   83cb0:	89a5      	ldrh	r5, [r4, #12]
   83cb2:	2300      	movs	r3, #0
   83cb4:	6323      	str	r3, [r4, #48]	; 0x30
   83cb6:	6922      	ldr	r2, [r4, #16]
   83cb8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   83cbc:	2100      	movs	r1, #0
   83cbe:	b2ad      	uxth	r5, r5
   83cc0:	6022      	str	r2, [r4, #0]
   83cc2:	6061      	str	r1, [r4, #4]
   83cc4:	e7c7      	b.n	83c56 <__swsetup_r+0x3e>
   83cc6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   83cca:	2309      	movs	r3, #9
   83ccc:	6033      	str	r3, [r6, #0]
   83cce:	f04f 30ff 	mov.w	r0, #4294967295
   83cd2:	81a5      	strh	r5, [r4, #12]
   83cd4:	bd70      	pop	{r4, r5, r6, pc}
   83cd6:	bf00      	nop
   83cd8:	200705b8 	.word	0x200705b8

00083cdc <register_fini>:
   83cdc:	4b02      	ldr	r3, [pc, #8]	; (83ce8 <register_fini+0xc>)
   83cde:	b113      	cbz	r3, 83ce6 <register_fini+0xa>
   83ce0:	4802      	ldr	r0, [pc, #8]	; (83cec <register_fini+0x10>)
   83ce2:	f000 b805 	b.w	83cf0 <atexit>
   83ce6:	4770      	bx	lr
   83ce8:	00000000 	.word	0x00000000
   83cec:	00083f79 	.word	0x00083f79

00083cf0 <atexit>:
   83cf0:	4601      	mov	r1, r0
   83cf2:	2000      	movs	r0, #0
   83cf4:	4602      	mov	r2, r0
   83cf6:	4603      	mov	r3, r0
   83cf8:	f001 bb24 	b.w	85344 <__register_exitproc>

00083cfc <__sflush_r>:
   83cfc:	898b      	ldrh	r3, [r1, #12]
   83cfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83d02:	b29a      	uxth	r2, r3
   83d04:	460d      	mov	r5, r1
   83d06:	0711      	lsls	r1, r2, #28
   83d08:	4680      	mov	r8, r0
   83d0a:	d43c      	bmi.n	83d86 <__sflush_r+0x8a>
   83d0c:	686a      	ldr	r2, [r5, #4]
   83d0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83d12:	2a00      	cmp	r2, #0
   83d14:	81ab      	strh	r3, [r5, #12]
   83d16:	dd59      	ble.n	83dcc <__sflush_r+0xd0>
   83d18:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83d1a:	2c00      	cmp	r4, #0
   83d1c:	d04b      	beq.n	83db6 <__sflush_r+0xba>
   83d1e:	b29b      	uxth	r3, r3
   83d20:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   83d24:	2100      	movs	r1, #0
   83d26:	b292      	uxth	r2, r2
   83d28:	f8d8 6000 	ldr.w	r6, [r8]
   83d2c:	f8c8 1000 	str.w	r1, [r8]
   83d30:	2a00      	cmp	r2, #0
   83d32:	d04f      	beq.n	83dd4 <__sflush_r+0xd8>
   83d34:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   83d36:	075f      	lsls	r7, r3, #29
   83d38:	d505      	bpl.n	83d46 <__sflush_r+0x4a>
   83d3a:	6869      	ldr	r1, [r5, #4]
   83d3c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83d3e:	1a52      	subs	r2, r2, r1
   83d40:	b10b      	cbz	r3, 83d46 <__sflush_r+0x4a>
   83d42:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83d44:	1ad2      	subs	r2, r2, r3
   83d46:	4640      	mov	r0, r8
   83d48:	69e9      	ldr	r1, [r5, #28]
   83d4a:	2300      	movs	r3, #0
   83d4c:	47a0      	blx	r4
   83d4e:	1c44      	adds	r4, r0, #1
   83d50:	d04a      	beq.n	83de8 <__sflush_r+0xec>
   83d52:	89ab      	ldrh	r3, [r5, #12]
   83d54:	692a      	ldr	r2, [r5, #16]
   83d56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   83d5a:	b29b      	uxth	r3, r3
   83d5c:	2100      	movs	r1, #0
   83d5e:	602a      	str	r2, [r5, #0]
   83d60:	04da      	lsls	r2, r3, #19
   83d62:	81ab      	strh	r3, [r5, #12]
   83d64:	6069      	str	r1, [r5, #4]
   83d66:	d44c      	bmi.n	83e02 <__sflush_r+0x106>
   83d68:	6b29      	ldr	r1, [r5, #48]	; 0x30
   83d6a:	f8c8 6000 	str.w	r6, [r8]
   83d6e:	b311      	cbz	r1, 83db6 <__sflush_r+0xba>
   83d70:	f105 0340 	add.w	r3, r5, #64	; 0x40
   83d74:	4299      	cmp	r1, r3
   83d76:	d002      	beq.n	83d7e <__sflush_r+0x82>
   83d78:	4640      	mov	r0, r8
   83d7a:	f000 f9c3 	bl	84104 <_free_r>
   83d7e:	2000      	movs	r0, #0
   83d80:	6328      	str	r0, [r5, #48]	; 0x30
   83d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d86:	692e      	ldr	r6, [r5, #16]
   83d88:	b1ae      	cbz	r6, 83db6 <__sflush_r+0xba>
   83d8a:	0791      	lsls	r1, r2, #30
   83d8c:	682c      	ldr	r4, [r5, #0]
   83d8e:	bf0c      	ite	eq
   83d90:	696b      	ldreq	r3, [r5, #20]
   83d92:	2300      	movne	r3, #0
   83d94:	602e      	str	r6, [r5, #0]
   83d96:	1ba4      	subs	r4, r4, r6
   83d98:	60ab      	str	r3, [r5, #8]
   83d9a:	e00a      	b.n	83db2 <__sflush_r+0xb6>
   83d9c:	4632      	mov	r2, r6
   83d9e:	4623      	mov	r3, r4
   83da0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83da2:	4640      	mov	r0, r8
   83da4:	69e9      	ldr	r1, [r5, #28]
   83da6:	47b8      	blx	r7
   83da8:	2800      	cmp	r0, #0
   83daa:	ebc0 0404 	rsb	r4, r0, r4
   83dae:	4406      	add	r6, r0
   83db0:	dd04      	ble.n	83dbc <__sflush_r+0xc0>
   83db2:	2c00      	cmp	r4, #0
   83db4:	dcf2      	bgt.n	83d9c <__sflush_r+0xa0>
   83db6:	2000      	movs	r0, #0
   83db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83dbc:	89ab      	ldrh	r3, [r5, #12]
   83dbe:	f04f 30ff 	mov.w	r0, #4294967295
   83dc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83dc6:	81ab      	strh	r3, [r5, #12]
   83dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83dcc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   83dce:	2a00      	cmp	r2, #0
   83dd0:	dca2      	bgt.n	83d18 <__sflush_r+0x1c>
   83dd2:	e7f0      	b.n	83db6 <__sflush_r+0xba>
   83dd4:	2301      	movs	r3, #1
   83dd6:	4640      	mov	r0, r8
   83dd8:	69e9      	ldr	r1, [r5, #28]
   83dda:	47a0      	blx	r4
   83ddc:	1c43      	adds	r3, r0, #1
   83dde:	4602      	mov	r2, r0
   83de0:	d01e      	beq.n	83e20 <__sflush_r+0x124>
   83de2:	89ab      	ldrh	r3, [r5, #12]
   83de4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83de6:	e7a6      	b.n	83d36 <__sflush_r+0x3a>
   83de8:	f8d8 3000 	ldr.w	r3, [r8]
   83dec:	b95b      	cbnz	r3, 83e06 <__sflush_r+0x10a>
   83dee:	89aa      	ldrh	r2, [r5, #12]
   83df0:	6929      	ldr	r1, [r5, #16]
   83df2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   83df6:	b292      	uxth	r2, r2
   83df8:	606b      	str	r3, [r5, #4]
   83dfa:	04d3      	lsls	r3, r2, #19
   83dfc:	81aa      	strh	r2, [r5, #12]
   83dfe:	6029      	str	r1, [r5, #0]
   83e00:	d5b2      	bpl.n	83d68 <__sflush_r+0x6c>
   83e02:	6528      	str	r0, [r5, #80]	; 0x50
   83e04:	e7b0      	b.n	83d68 <__sflush_r+0x6c>
   83e06:	2b1d      	cmp	r3, #29
   83e08:	d001      	beq.n	83e0e <__sflush_r+0x112>
   83e0a:	2b16      	cmp	r3, #22
   83e0c:	d113      	bne.n	83e36 <__sflush_r+0x13a>
   83e0e:	89a9      	ldrh	r1, [r5, #12]
   83e10:	692b      	ldr	r3, [r5, #16]
   83e12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   83e16:	2200      	movs	r2, #0
   83e18:	81a9      	strh	r1, [r5, #12]
   83e1a:	602b      	str	r3, [r5, #0]
   83e1c:	606a      	str	r2, [r5, #4]
   83e1e:	e7a3      	b.n	83d68 <__sflush_r+0x6c>
   83e20:	f8d8 3000 	ldr.w	r3, [r8]
   83e24:	2b00      	cmp	r3, #0
   83e26:	d0dc      	beq.n	83de2 <__sflush_r+0xe6>
   83e28:	2b1d      	cmp	r3, #29
   83e2a:	d001      	beq.n	83e30 <__sflush_r+0x134>
   83e2c:	2b16      	cmp	r3, #22
   83e2e:	d1c5      	bne.n	83dbc <__sflush_r+0xc0>
   83e30:	f8c8 6000 	str.w	r6, [r8]
   83e34:	e7bf      	b.n	83db6 <__sflush_r+0xba>
   83e36:	89ab      	ldrh	r3, [r5, #12]
   83e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83e3c:	81ab      	strh	r3, [r5, #12]
   83e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83e42:	bf00      	nop

00083e44 <_fflush_r>:
   83e44:	b510      	push	{r4, lr}
   83e46:	4604      	mov	r4, r0
   83e48:	b082      	sub	sp, #8
   83e4a:	b108      	cbz	r0, 83e50 <_fflush_r+0xc>
   83e4c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83e4e:	b153      	cbz	r3, 83e66 <_fflush_r+0x22>
   83e50:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83e54:	b908      	cbnz	r0, 83e5a <_fflush_r+0x16>
   83e56:	b002      	add	sp, #8
   83e58:	bd10      	pop	{r4, pc}
   83e5a:	4620      	mov	r0, r4
   83e5c:	b002      	add	sp, #8
   83e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83e62:	f7ff bf4b 	b.w	83cfc <__sflush_r>
   83e66:	9101      	str	r1, [sp, #4]
   83e68:	f000 f808 	bl	83e7c <__sinit>
   83e6c:	9901      	ldr	r1, [sp, #4]
   83e6e:	e7ef      	b.n	83e50 <_fflush_r+0xc>

00083e70 <_cleanup_r>:
   83e70:	4901      	ldr	r1, [pc, #4]	; (83e78 <_cleanup_r+0x8>)
   83e72:	f000 bb9f 	b.w	845b4 <_fwalk>
   83e76:	bf00      	nop
   83e78:	00085491 	.word	0x00085491

00083e7c <__sinit>:
   83e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83e80:	6b84      	ldr	r4, [r0, #56]	; 0x38
   83e82:	b083      	sub	sp, #12
   83e84:	4607      	mov	r7, r0
   83e86:	2c00      	cmp	r4, #0
   83e88:	d165      	bne.n	83f56 <__sinit+0xda>
   83e8a:	687d      	ldr	r5, [r7, #4]
   83e8c:	4833      	ldr	r0, [pc, #204]	; (83f5c <__sinit+0xe0>)
   83e8e:	2304      	movs	r3, #4
   83e90:	2103      	movs	r1, #3
   83e92:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   83e96:	63f8      	str	r0, [r7, #60]	; 0x3c
   83e98:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83e9c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   83ea0:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83ea4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83ea8:	81ab      	strh	r3, [r5, #12]
   83eaa:	602c      	str	r4, [r5, #0]
   83eac:	606c      	str	r4, [r5, #4]
   83eae:	60ac      	str	r4, [r5, #8]
   83eb0:	666c      	str	r4, [r5, #100]	; 0x64
   83eb2:	81ec      	strh	r4, [r5, #14]
   83eb4:	612c      	str	r4, [r5, #16]
   83eb6:	616c      	str	r4, [r5, #20]
   83eb8:	61ac      	str	r4, [r5, #24]
   83eba:	4621      	mov	r1, r4
   83ebc:	2208      	movs	r2, #8
   83ebe:	f7fe fe9b 	bl	82bf8 <memset>
   83ec2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83f60 <__sinit+0xe4>
   83ec6:	68be      	ldr	r6, [r7, #8]
   83ec8:	f8df a098 	ldr.w	sl, [pc, #152]	; 83f64 <__sinit+0xe8>
   83ecc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83f68 <__sinit+0xec>
   83ed0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83f6c <__sinit+0xf0>
   83ed4:	2301      	movs	r3, #1
   83ed6:	2209      	movs	r2, #9
   83ed8:	61ed      	str	r5, [r5, #28]
   83eda:	f8c5 b020 	str.w	fp, [r5, #32]
   83ede:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83ee2:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83ee6:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83eea:	4621      	mov	r1, r4
   83eec:	81f3      	strh	r3, [r6, #14]
   83eee:	81b2      	strh	r2, [r6, #12]
   83ef0:	6034      	str	r4, [r6, #0]
   83ef2:	6074      	str	r4, [r6, #4]
   83ef4:	60b4      	str	r4, [r6, #8]
   83ef6:	6674      	str	r4, [r6, #100]	; 0x64
   83ef8:	6134      	str	r4, [r6, #16]
   83efa:	6174      	str	r4, [r6, #20]
   83efc:	61b4      	str	r4, [r6, #24]
   83efe:	2208      	movs	r2, #8
   83f00:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   83f04:	9301      	str	r3, [sp, #4]
   83f06:	f7fe fe77 	bl	82bf8 <memset>
   83f0a:	68fd      	ldr	r5, [r7, #12]
   83f0c:	2012      	movs	r0, #18
   83f0e:	2202      	movs	r2, #2
   83f10:	61f6      	str	r6, [r6, #28]
   83f12:	f8c6 b020 	str.w	fp, [r6, #32]
   83f16:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   83f1a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   83f1e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   83f22:	4621      	mov	r1, r4
   83f24:	81a8      	strh	r0, [r5, #12]
   83f26:	81ea      	strh	r2, [r5, #14]
   83f28:	602c      	str	r4, [r5, #0]
   83f2a:	606c      	str	r4, [r5, #4]
   83f2c:	60ac      	str	r4, [r5, #8]
   83f2e:	666c      	str	r4, [r5, #100]	; 0x64
   83f30:	612c      	str	r4, [r5, #16]
   83f32:	616c      	str	r4, [r5, #20]
   83f34:	61ac      	str	r4, [r5, #24]
   83f36:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83f3a:	2208      	movs	r2, #8
   83f3c:	f7fe fe5c 	bl	82bf8 <memset>
   83f40:	9b01      	ldr	r3, [sp, #4]
   83f42:	61ed      	str	r5, [r5, #28]
   83f44:	f8c5 b020 	str.w	fp, [r5, #32]
   83f48:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83f4c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83f50:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83f54:	63bb      	str	r3, [r7, #56]	; 0x38
   83f56:	b003      	add	sp, #12
   83f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f5c:	00083e71 	.word	0x00083e71
   83f60:	00085185 	.word	0x00085185
   83f64:	000851a9 	.word	0x000851a9
   83f68:	000851e1 	.word	0x000851e1
   83f6c:	00085201 	.word	0x00085201

00083f70 <__sfp_lock_acquire>:
   83f70:	4770      	bx	lr
   83f72:	bf00      	nop

00083f74 <__sfp_lock_release>:
   83f74:	4770      	bx	lr
   83f76:	bf00      	nop

00083f78 <__libc_fini_array>:
   83f78:	b538      	push	{r3, r4, r5, lr}
   83f7a:	4d09      	ldr	r5, [pc, #36]	; (83fa0 <__libc_fini_array+0x28>)
   83f7c:	4c09      	ldr	r4, [pc, #36]	; (83fa4 <__libc_fini_array+0x2c>)
   83f7e:	1b64      	subs	r4, r4, r5
   83f80:	10a4      	asrs	r4, r4, #2
   83f82:	bf18      	it	ne
   83f84:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83f88:	d005      	beq.n	83f96 <__libc_fini_array+0x1e>
   83f8a:	3c01      	subs	r4, #1
   83f8c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83f90:	4798      	blx	r3
   83f92:	2c00      	cmp	r4, #0
   83f94:	d1f9      	bne.n	83f8a <__libc_fini_array+0x12>
   83f96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83f9a:	f001 bf6b 	b.w	85e74 <_fini>
   83f9e:	bf00      	nop
   83fa0:	00085e80 	.word	0x00085e80
   83fa4:	00085e84 	.word	0x00085e84

00083fa8 <_fputwc_r>:
   83fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83fac:	8993      	ldrh	r3, [r2, #12]
   83fae:	460f      	mov	r7, r1
   83fb0:	0499      	lsls	r1, r3, #18
   83fb2:	b082      	sub	sp, #8
   83fb4:	4614      	mov	r4, r2
   83fb6:	4680      	mov	r8, r0
   83fb8:	d406      	bmi.n	83fc8 <_fputwc_r+0x20>
   83fba:	6e52      	ldr	r2, [r2, #100]	; 0x64
   83fbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83fc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83fc4:	81a3      	strh	r3, [r4, #12]
   83fc6:	6662      	str	r2, [r4, #100]	; 0x64
   83fc8:	f000 fb1c 	bl	84604 <__locale_mb_cur_max>
   83fcc:	2801      	cmp	r0, #1
   83fce:	d03e      	beq.n	8404e <_fputwc_r+0xa6>
   83fd0:	463a      	mov	r2, r7
   83fd2:	4640      	mov	r0, r8
   83fd4:	a901      	add	r1, sp, #4
   83fd6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83fda:	f001 f969 	bl	852b0 <_wcrtomb_r>
   83fde:	1c42      	adds	r2, r0, #1
   83fe0:	4606      	mov	r6, r0
   83fe2:	d02d      	beq.n	84040 <_fputwc_r+0x98>
   83fe4:	2800      	cmp	r0, #0
   83fe6:	d03a      	beq.n	8405e <_fputwc_r+0xb6>
   83fe8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   83fec:	2500      	movs	r5, #0
   83fee:	e009      	b.n	84004 <_fputwc_r+0x5c>
   83ff0:	6823      	ldr	r3, [r4, #0]
   83ff2:	7019      	strb	r1, [r3, #0]
   83ff4:	6823      	ldr	r3, [r4, #0]
   83ff6:	3301      	adds	r3, #1
   83ff8:	6023      	str	r3, [r4, #0]
   83ffa:	3501      	adds	r5, #1
   83ffc:	42b5      	cmp	r5, r6
   83ffe:	d22e      	bcs.n	8405e <_fputwc_r+0xb6>
   84000:	ab01      	add	r3, sp, #4
   84002:	5ce9      	ldrb	r1, [r5, r3]
   84004:	68a3      	ldr	r3, [r4, #8]
   84006:	3b01      	subs	r3, #1
   84008:	2b00      	cmp	r3, #0
   8400a:	60a3      	str	r3, [r4, #8]
   8400c:	daf0      	bge.n	83ff0 <_fputwc_r+0x48>
   8400e:	69a2      	ldr	r2, [r4, #24]
   84010:	4293      	cmp	r3, r2
   84012:	db06      	blt.n	84022 <_fputwc_r+0x7a>
   84014:	6823      	ldr	r3, [r4, #0]
   84016:	7019      	strb	r1, [r3, #0]
   84018:	6823      	ldr	r3, [r4, #0]
   8401a:	7819      	ldrb	r1, [r3, #0]
   8401c:	3301      	adds	r3, #1
   8401e:	290a      	cmp	r1, #10
   84020:	d1ea      	bne.n	83ff8 <_fputwc_r+0x50>
   84022:	4640      	mov	r0, r8
   84024:	4622      	mov	r2, r4
   84026:	f001 f8ef 	bl	85208 <__swbuf_r>
   8402a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8402e:	4258      	negs	r0, r3
   84030:	4158      	adcs	r0, r3
   84032:	2800      	cmp	r0, #0
   84034:	d0e1      	beq.n	83ffa <_fputwc_r+0x52>
   84036:	f04f 30ff 	mov.w	r0, #4294967295
   8403a:	b002      	add	sp, #8
   8403c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84040:	89a3      	ldrh	r3, [r4, #12]
   84042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84046:	81a3      	strh	r3, [r4, #12]
   84048:	b002      	add	sp, #8
   8404a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8404e:	1e7b      	subs	r3, r7, #1
   84050:	2bfe      	cmp	r3, #254	; 0xfe
   84052:	d8bd      	bhi.n	83fd0 <_fputwc_r+0x28>
   84054:	b2f9      	uxtb	r1, r7
   84056:	4606      	mov	r6, r0
   84058:	f88d 1004 	strb.w	r1, [sp, #4]
   8405c:	e7c6      	b.n	83fec <_fputwc_r+0x44>
   8405e:	4638      	mov	r0, r7
   84060:	b002      	add	sp, #8
   84062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84066:	bf00      	nop

00084068 <_malloc_trim_r>:
   84068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8406a:	4d23      	ldr	r5, [pc, #140]	; (840f8 <_malloc_trim_r+0x90>)
   8406c:	460f      	mov	r7, r1
   8406e:	4604      	mov	r4, r0
   84070:	f000 fe92 	bl	84d98 <__malloc_lock>
   84074:	68ab      	ldr	r3, [r5, #8]
   84076:	685e      	ldr	r6, [r3, #4]
   84078:	f026 0603 	bic.w	r6, r6, #3
   8407c:	1bf1      	subs	r1, r6, r7
   8407e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84082:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84086:	f021 010f 	bic.w	r1, r1, #15
   8408a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8408e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   84092:	db07      	blt.n	840a4 <_malloc_trim_r+0x3c>
   84094:	4620      	mov	r0, r4
   84096:	2100      	movs	r1, #0
   84098:	f001 f862 	bl	85160 <_sbrk_r>
   8409c:	68ab      	ldr	r3, [r5, #8]
   8409e:	4433      	add	r3, r6
   840a0:	4298      	cmp	r0, r3
   840a2:	d004      	beq.n	840ae <_malloc_trim_r+0x46>
   840a4:	4620      	mov	r0, r4
   840a6:	f000 fe79 	bl	84d9c <__malloc_unlock>
   840aa:	2000      	movs	r0, #0
   840ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840ae:	4620      	mov	r0, r4
   840b0:	4279      	negs	r1, r7
   840b2:	f001 f855 	bl	85160 <_sbrk_r>
   840b6:	3001      	adds	r0, #1
   840b8:	d00d      	beq.n	840d6 <_malloc_trim_r+0x6e>
   840ba:	4b10      	ldr	r3, [pc, #64]	; (840fc <_malloc_trim_r+0x94>)
   840bc:	68aa      	ldr	r2, [r5, #8]
   840be:	6819      	ldr	r1, [r3, #0]
   840c0:	1bf6      	subs	r6, r6, r7
   840c2:	f046 0601 	orr.w	r6, r6, #1
   840c6:	4620      	mov	r0, r4
   840c8:	1bc9      	subs	r1, r1, r7
   840ca:	6056      	str	r6, [r2, #4]
   840cc:	6019      	str	r1, [r3, #0]
   840ce:	f000 fe65 	bl	84d9c <__malloc_unlock>
   840d2:	2001      	movs	r0, #1
   840d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840d6:	4620      	mov	r0, r4
   840d8:	2100      	movs	r1, #0
   840da:	f001 f841 	bl	85160 <_sbrk_r>
   840de:	68ab      	ldr	r3, [r5, #8]
   840e0:	1ac2      	subs	r2, r0, r3
   840e2:	2a0f      	cmp	r2, #15
   840e4:	ddde      	ble.n	840a4 <_malloc_trim_r+0x3c>
   840e6:	4d06      	ldr	r5, [pc, #24]	; (84100 <_malloc_trim_r+0x98>)
   840e8:	4904      	ldr	r1, [pc, #16]	; (840fc <_malloc_trim_r+0x94>)
   840ea:	682d      	ldr	r5, [r5, #0]
   840ec:	f042 0201 	orr.w	r2, r2, #1
   840f0:	1b40      	subs	r0, r0, r5
   840f2:	605a      	str	r2, [r3, #4]
   840f4:	6008      	str	r0, [r1, #0]
   840f6:	e7d5      	b.n	840a4 <_malloc_trim_r+0x3c>
   840f8:	200705e0 	.word	0x200705e0
   840fc:	2007ac80 	.word	0x2007ac80
   84100:	200709ec 	.word	0x200709ec

00084104 <_free_r>:
   84104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84108:	460d      	mov	r5, r1
   8410a:	4606      	mov	r6, r0
   8410c:	2900      	cmp	r1, #0
   8410e:	d055      	beq.n	841bc <_free_r+0xb8>
   84110:	f000 fe42 	bl	84d98 <__malloc_lock>
   84114:	f855 1c04 	ldr.w	r1, [r5, #-4]
   84118:	f8df c170 	ldr.w	ip, [pc, #368]	; 8428c <_free_r+0x188>
   8411c:	f1a5 0408 	sub.w	r4, r5, #8
   84120:	f021 0301 	bic.w	r3, r1, #1
   84124:	18e2      	adds	r2, r4, r3
   84126:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8412a:	6857      	ldr	r7, [r2, #4]
   8412c:	4290      	cmp	r0, r2
   8412e:	f027 0703 	bic.w	r7, r7, #3
   84132:	d068      	beq.n	84206 <_free_r+0x102>
   84134:	f011 0101 	ands.w	r1, r1, #1
   84138:	6057      	str	r7, [r2, #4]
   8413a:	d032      	beq.n	841a2 <_free_r+0x9e>
   8413c:	2100      	movs	r1, #0
   8413e:	19d0      	adds	r0, r2, r7
   84140:	6840      	ldr	r0, [r0, #4]
   84142:	07c0      	lsls	r0, r0, #31
   84144:	d406      	bmi.n	84154 <_free_r+0x50>
   84146:	443b      	add	r3, r7
   84148:	6890      	ldr	r0, [r2, #8]
   8414a:	2900      	cmp	r1, #0
   8414c:	d04d      	beq.n	841ea <_free_r+0xe6>
   8414e:	68d2      	ldr	r2, [r2, #12]
   84150:	60c2      	str	r2, [r0, #12]
   84152:	6090      	str	r0, [r2, #8]
   84154:	f043 0201 	orr.w	r2, r3, #1
   84158:	6062      	str	r2, [r4, #4]
   8415a:	50e3      	str	r3, [r4, r3]
   8415c:	b9e1      	cbnz	r1, 84198 <_free_r+0x94>
   8415e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84162:	d32d      	bcc.n	841c0 <_free_r+0xbc>
   84164:	0a5a      	lsrs	r2, r3, #9
   84166:	2a04      	cmp	r2, #4
   84168:	d869      	bhi.n	8423e <_free_r+0x13a>
   8416a:	0998      	lsrs	r0, r3, #6
   8416c:	3038      	adds	r0, #56	; 0x38
   8416e:	0041      	lsls	r1, r0, #1
   84170:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   84174:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84178:	4944      	ldr	r1, [pc, #272]	; (8428c <_free_r+0x188>)
   8417a:	4562      	cmp	r2, ip
   8417c:	d065      	beq.n	8424a <_free_r+0x146>
   8417e:	6851      	ldr	r1, [r2, #4]
   84180:	f021 0103 	bic.w	r1, r1, #3
   84184:	428b      	cmp	r3, r1
   84186:	d202      	bcs.n	8418e <_free_r+0x8a>
   84188:	6892      	ldr	r2, [r2, #8]
   8418a:	4594      	cmp	ip, r2
   8418c:	d1f7      	bne.n	8417e <_free_r+0x7a>
   8418e:	68d3      	ldr	r3, [r2, #12]
   84190:	60e3      	str	r3, [r4, #12]
   84192:	60a2      	str	r2, [r4, #8]
   84194:	609c      	str	r4, [r3, #8]
   84196:	60d4      	str	r4, [r2, #12]
   84198:	4630      	mov	r0, r6
   8419a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8419e:	f000 bdfd 	b.w	84d9c <__malloc_unlock>
   841a2:	f855 5c08 	ldr.w	r5, [r5, #-8]
   841a6:	f10c 0808 	add.w	r8, ip, #8
   841aa:	1b64      	subs	r4, r4, r5
   841ac:	68a0      	ldr	r0, [r4, #8]
   841ae:	442b      	add	r3, r5
   841b0:	4540      	cmp	r0, r8
   841b2:	d042      	beq.n	8423a <_free_r+0x136>
   841b4:	68e5      	ldr	r5, [r4, #12]
   841b6:	60c5      	str	r5, [r0, #12]
   841b8:	60a8      	str	r0, [r5, #8]
   841ba:	e7c0      	b.n	8413e <_free_r+0x3a>
   841bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   841c0:	08db      	lsrs	r3, r3, #3
   841c2:	109a      	asrs	r2, r3, #2
   841c4:	2001      	movs	r0, #1
   841c6:	4090      	lsls	r0, r2
   841c8:	f8dc 1004 	ldr.w	r1, [ip, #4]
   841cc:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   841d0:	689a      	ldr	r2, [r3, #8]
   841d2:	4301      	orrs	r1, r0
   841d4:	60a2      	str	r2, [r4, #8]
   841d6:	60e3      	str	r3, [r4, #12]
   841d8:	f8cc 1004 	str.w	r1, [ip, #4]
   841dc:	4630      	mov	r0, r6
   841de:	609c      	str	r4, [r3, #8]
   841e0:	60d4      	str	r4, [r2, #12]
   841e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   841e6:	f000 bdd9 	b.w	84d9c <__malloc_unlock>
   841ea:	4d29      	ldr	r5, [pc, #164]	; (84290 <_free_r+0x18c>)
   841ec:	42a8      	cmp	r0, r5
   841ee:	d1ae      	bne.n	8414e <_free_r+0x4a>
   841f0:	f043 0201 	orr.w	r2, r3, #1
   841f4:	f8cc 4014 	str.w	r4, [ip, #20]
   841f8:	f8cc 4010 	str.w	r4, [ip, #16]
   841fc:	60e0      	str	r0, [r4, #12]
   841fe:	60a0      	str	r0, [r4, #8]
   84200:	6062      	str	r2, [r4, #4]
   84202:	50e3      	str	r3, [r4, r3]
   84204:	e7c8      	b.n	84198 <_free_r+0x94>
   84206:	441f      	add	r7, r3
   84208:	07cb      	lsls	r3, r1, #31
   8420a:	d407      	bmi.n	8421c <_free_r+0x118>
   8420c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84210:	1a64      	subs	r4, r4, r1
   84212:	68e3      	ldr	r3, [r4, #12]
   84214:	68a2      	ldr	r2, [r4, #8]
   84216:	440f      	add	r7, r1
   84218:	60d3      	str	r3, [r2, #12]
   8421a:	609a      	str	r2, [r3, #8]
   8421c:	4b1d      	ldr	r3, [pc, #116]	; (84294 <_free_r+0x190>)
   8421e:	f047 0201 	orr.w	r2, r7, #1
   84222:	681b      	ldr	r3, [r3, #0]
   84224:	6062      	str	r2, [r4, #4]
   84226:	429f      	cmp	r7, r3
   84228:	f8cc 4008 	str.w	r4, [ip, #8]
   8422c:	d3b4      	bcc.n	84198 <_free_r+0x94>
   8422e:	4b1a      	ldr	r3, [pc, #104]	; (84298 <_free_r+0x194>)
   84230:	4630      	mov	r0, r6
   84232:	6819      	ldr	r1, [r3, #0]
   84234:	f7ff ff18 	bl	84068 <_malloc_trim_r>
   84238:	e7ae      	b.n	84198 <_free_r+0x94>
   8423a:	2101      	movs	r1, #1
   8423c:	e77f      	b.n	8413e <_free_r+0x3a>
   8423e:	2a14      	cmp	r2, #20
   84240:	d80b      	bhi.n	8425a <_free_r+0x156>
   84242:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   84246:	0041      	lsls	r1, r0, #1
   84248:	e792      	b.n	84170 <_free_r+0x6c>
   8424a:	1080      	asrs	r0, r0, #2
   8424c:	2501      	movs	r5, #1
   8424e:	4085      	lsls	r5, r0
   84250:	6848      	ldr	r0, [r1, #4]
   84252:	4613      	mov	r3, r2
   84254:	4328      	orrs	r0, r5
   84256:	6048      	str	r0, [r1, #4]
   84258:	e79a      	b.n	84190 <_free_r+0x8c>
   8425a:	2a54      	cmp	r2, #84	; 0x54
   8425c:	d803      	bhi.n	84266 <_free_r+0x162>
   8425e:	0b18      	lsrs	r0, r3, #12
   84260:	306e      	adds	r0, #110	; 0x6e
   84262:	0041      	lsls	r1, r0, #1
   84264:	e784      	b.n	84170 <_free_r+0x6c>
   84266:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8426a:	d803      	bhi.n	84274 <_free_r+0x170>
   8426c:	0bd8      	lsrs	r0, r3, #15
   8426e:	3077      	adds	r0, #119	; 0x77
   84270:	0041      	lsls	r1, r0, #1
   84272:	e77d      	b.n	84170 <_free_r+0x6c>
   84274:	f240 5154 	movw	r1, #1364	; 0x554
   84278:	428a      	cmp	r2, r1
   8427a:	d803      	bhi.n	84284 <_free_r+0x180>
   8427c:	0c98      	lsrs	r0, r3, #18
   8427e:	307c      	adds	r0, #124	; 0x7c
   84280:	0041      	lsls	r1, r0, #1
   84282:	e775      	b.n	84170 <_free_r+0x6c>
   84284:	21fc      	movs	r1, #252	; 0xfc
   84286:	207e      	movs	r0, #126	; 0x7e
   84288:	e772      	b.n	84170 <_free_r+0x6c>
   8428a:	bf00      	nop
   8428c:	200705e0 	.word	0x200705e0
   84290:	200705e8 	.word	0x200705e8
   84294:	200709e8 	.word	0x200709e8
   84298:	2007ac7c 	.word	0x2007ac7c

0008429c <__sfvwrite_r>:
   8429c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   842a0:	6893      	ldr	r3, [r2, #8]
   842a2:	b083      	sub	sp, #12
   842a4:	4616      	mov	r6, r2
   842a6:	4681      	mov	r9, r0
   842a8:	460c      	mov	r4, r1
   842aa:	b32b      	cbz	r3, 842f8 <__sfvwrite_r+0x5c>
   842ac:	898b      	ldrh	r3, [r1, #12]
   842ae:	0719      	lsls	r1, r3, #28
   842b0:	d526      	bpl.n	84300 <__sfvwrite_r+0x64>
   842b2:	6922      	ldr	r2, [r4, #16]
   842b4:	b322      	cbz	r2, 84300 <__sfvwrite_r+0x64>
   842b6:	f003 0202 	and.w	r2, r3, #2
   842ba:	b292      	uxth	r2, r2
   842bc:	6835      	ldr	r5, [r6, #0]
   842be:	2a00      	cmp	r2, #0
   842c0:	d02c      	beq.n	8431c <__sfvwrite_r+0x80>
   842c2:	f04f 0a00 	mov.w	sl, #0
   842c6:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 845b0 <__sfvwrite_r+0x314>
   842ca:	46d0      	mov	r8, sl
   842cc:	45d8      	cmp	r8, fp
   842ce:	bf34      	ite	cc
   842d0:	4643      	movcc	r3, r8
   842d2:	465b      	movcs	r3, fp
   842d4:	4652      	mov	r2, sl
   842d6:	4648      	mov	r0, r9
   842d8:	f1b8 0f00 	cmp.w	r8, #0
   842dc:	d04f      	beq.n	8437e <__sfvwrite_r+0xe2>
   842de:	69e1      	ldr	r1, [r4, #28]
   842e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   842e2:	47b8      	blx	r7
   842e4:	2800      	cmp	r0, #0
   842e6:	dd56      	ble.n	84396 <__sfvwrite_r+0xfa>
   842e8:	68b3      	ldr	r3, [r6, #8]
   842ea:	4482      	add	sl, r0
   842ec:	1a1b      	subs	r3, r3, r0
   842ee:	ebc0 0808 	rsb	r8, r0, r8
   842f2:	60b3      	str	r3, [r6, #8]
   842f4:	2b00      	cmp	r3, #0
   842f6:	d1e9      	bne.n	842cc <__sfvwrite_r+0x30>
   842f8:	2000      	movs	r0, #0
   842fa:	b003      	add	sp, #12
   842fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84300:	4648      	mov	r0, r9
   84302:	4621      	mov	r1, r4
   84304:	f7ff fc88 	bl	83c18 <__swsetup_r>
   84308:	2800      	cmp	r0, #0
   8430a:	f040 8148 	bne.w	8459e <__sfvwrite_r+0x302>
   8430e:	89a3      	ldrh	r3, [r4, #12]
   84310:	6835      	ldr	r5, [r6, #0]
   84312:	f003 0202 	and.w	r2, r3, #2
   84316:	b292      	uxth	r2, r2
   84318:	2a00      	cmp	r2, #0
   8431a:	d1d2      	bne.n	842c2 <__sfvwrite_r+0x26>
   8431c:	f013 0a01 	ands.w	sl, r3, #1
   84320:	d142      	bne.n	843a8 <__sfvwrite_r+0x10c>
   84322:	46d0      	mov	r8, sl
   84324:	f1b8 0f00 	cmp.w	r8, #0
   84328:	d023      	beq.n	84372 <__sfvwrite_r+0xd6>
   8432a:	059a      	lsls	r2, r3, #22
   8432c:	68a7      	ldr	r7, [r4, #8]
   8432e:	d576      	bpl.n	8441e <__sfvwrite_r+0x182>
   84330:	45b8      	cmp	r8, r7
   84332:	f0c0 80a4 	bcc.w	8447e <__sfvwrite_r+0x1e2>
   84336:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8433a:	f040 80b2 	bne.w	844a2 <__sfvwrite_r+0x206>
   8433e:	6820      	ldr	r0, [r4, #0]
   84340:	46bb      	mov	fp, r7
   84342:	4651      	mov	r1, sl
   84344:	465a      	mov	r2, fp
   84346:	f000 fcc1 	bl	84ccc <memmove>
   8434a:	68a2      	ldr	r2, [r4, #8]
   8434c:	6821      	ldr	r1, [r4, #0]
   8434e:	1bd2      	subs	r2, r2, r7
   84350:	eb01 030b 	add.w	r3, r1, fp
   84354:	60a2      	str	r2, [r4, #8]
   84356:	6023      	str	r3, [r4, #0]
   84358:	4642      	mov	r2, r8
   8435a:	68b3      	ldr	r3, [r6, #8]
   8435c:	4492      	add	sl, r2
   8435e:	1a9b      	subs	r3, r3, r2
   84360:	ebc2 0808 	rsb	r8, r2, r8
   84364:	60b3      	str	r3, [r6, #8]
   84366:	2b00      	cmp	r3, #0
   84368:	d0c6      	beq.n	842f8 <__sfvwrite_r+0x5c>
   8436a:	89a3      	ldrh	r3, [r4, #12]
   8436c:	f1b8 0f00 	cmp.w	r8, #0
   84370:	d1db      	bne.n	8432a <__sfvwrite_r+0x8e>
   84372:	f8d5 a000 	ldr.w	sl, [r5]
   84376:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8437a:	3508      	adds	r5, #8
   8437c:	e7d2      	b.n	84324 <__sfvwrite_r+0x88>
   8437e:	f8d5 a000 	ldr.w	sl, [r5]
   84382:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84386:	3508      	adds	r5, #8
   84388:	e7a0      	b.n	842cc <__sfvwrite_r+0x30>
   8438a:	4648      	mov	r0, r9
   8438c:	4621      	mov	r1, r4
   8438e:	f7ff fd59 	bl	83e44 <_fflush_r>
   84392:	2800      	cmp	r0, #0
   84394:	d059      	beq.n	8444a <__sfvwrite_r+0x1ae>
   84396:	89a3      	ldrh	r3, [r4, #12]
   84398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8439c:	f04f 30ff 	mov.w	r0, #4294967295
   843a0:	81a3      	strh	r3, [r4, #12]
   843a2:	b003      	add	sp, #12
   843a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843a8:	4692      	mov	sl, r2
   843aa:	9201      	str	r2, [sp, #4]
   843ac:	4693      	mov	fp, r2
   843ae:	4690      	mov	r8, r2
   843b0:	f1b8 0f00 	cmp.w	r8, #0
   843b4:	d02b      	beq.n	8440e <__sfvwrite_r+0x172>
   843b6:	9f01      	ldr	r7, [sp, #4]
   843b8:	2f00      	cmp	r7, #0
   843ba:	d064      	beq.n	84486 <__sfvwrite_r+0x1ea>
   843bc:	6820      	ldr	r0, [r4, #0]
   843be:	6921      	ldr	r1, [r4, #16]
   843c0:	45c2      	cmp	sl, r8
   843c2:	bf34      	ite	cc
   843c4:	4653      	movcc	r3, sl
   843c6:	4643      	movcs	r3, r8
   843c8:	4288      	cmp	r0, r1
   843ca:	461f      	mov	r7, r3
   843cc:	f8d4 c008 	ldr.w	ip, [r4, #8]
   843d0:	6962      	ldr	r2, [r4, #20]
   843d2:	d903      	bls.n	843dc <__sfvwrite_r+0x140>
   843d4:	4494      	add	ip, r2
   843d6:	4563      	cmp	r3, ip
   843d8:	f300 80ae 	bgt.w	84538 <__sfvwrite_r+0x29c>
   843dc:	4293      	cmp	r3, r2
   843de:	db36      	blt.n	8444e <__sfvwrite_r+0x1b2>
   843e0:	4613      	mov	r3, r2
   843e2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   843e4:	4648      	mov	r0, r9
   843e6:	69e1      	ldr	r1, [r4, #28]
   843e8:	465a      	mov	r2, fp
   843ea:	47b8      	blx	r7
   843ec:	1e07      	subs	r7, r0, #0
   843ee:	ddd2      	ble.n	84396 <__sfvwrite_r+0xfa>
   843f0:	ebba 0a07 	subs.w	sl, sl, r7
   843f4:	d03a      	beq.n	8446c <__sfvwrite_r+0x1d0>
   843f6:	68b3      	ldr	r3, [r6, #8]
   843f8:	44bb      	add	fp, r7
   843fa:	1bdb      	subs	r3, r3, r7
   843fc:	ebc7 0808 	rsb	r8, r7, r8
   84400:	60b3      	str	r3, [r6, #8]
   84402:	2b00      	cmp	r3, #0
   84404:	f43f af78 	beq.w	842f8 <__sfvwrite_r+0x5c>
   84408:	f1b8 0f00 	cmp.w	r8, #0
   8440c:	d1d3      	bne.n	843b6 <__sfvwrite_r+0x11a>
   8440e:	2700      	movs	r7, #0
   84410:	f8d5 b000 	ldr.w	fp, [r5]
   84414:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84418:	9701      	str	r7, [sp, #4]
   8441a:	3508      	adds	r5, #8
   8441c:	e7c8      	b.n	843b0 <__sfvwrite_r+0x114>
   8441e:	6820      	ldr	r0, [r4, #0]
   84420:	6923      	ldr	r3, [r4, #16]
   84422:	4298      	cmp	r0, r3
   84424:	d802      	bhi.n	8442c <__sfvwrite_r+0x190>
   84426:	6963      	ldr	r3, [r4, #20]
   84428:	4598      	cmp	r8, r3
   8442a:	d272      	bcs.n	84512 <__sfvwrite_r+0x276>
   8442c:	45b8      	cmp	r8, r7
   8442e:	bf38      	it	cc
   84430:	4647      	movcc	r7, r8
   84432:	463a      	mov	r2, r7
   84434:	4651      	mov	r1, sl
   84436:	f000 fc49 	bl	84ccc <memmove>
   8443a:	68a3      	ldr	r3, [r4, #8]
   8443c:	6822      	ldr	r2, [r4, #0]
   8443e:	1bdb      	subs	r3, r3, r7
   84440:	443a      	add	r2, r7
   84442:	60a3      	str	r3, [r4, #8]
   84444:	6022      	str	r2, [r4, #0]
   84446:	2b00      	cmp	r3, #0
   84448:	d09f      	beq.n	8438a <__sfvwrite_r+0xee>
   8444a:	463a      	mov	r2, r7
   8444c:	e785      	b.n	8435a <__sfvwrite_r+0xbe>
   8444e:	461a      	mov	r2, r3
   84450:	4659      	mov	r1, fp
   84452:	9300      	str	r3, [sp, #0]
   84454:	f000 fc3a 	bl	84ccc <memmove>
   84458:	9b00      	ldr	r3, [sp, #0]
   8445a:	68a1      	ldr	r1, [r4, #8]
   8445c:	6822      	ldr	r2, [r4, #0]
   8445e:	1ac9      	subs	r1, r1, r3
   84460:	ebba 0a07 	subs.w	sl, sl, r7
   84464:	4413      	add	r3, r2
   84466:	60a1      	str	r1, [r4, #8]
   84468:	6023      	str	r3, [r4, #0]
   8446a:	d1c4      	bne.n	843f6 <__sfvwrite_r+0x15a>
   8446c:	4648      	mov	r0, r9
   8446e:	4621      	mov	r1, r4
   84470:	f7ff fce8 	bl	83e44 <_fflush_r>
   84474:	2800      	cmp	r0, #0
   84476:	d18e      	bne.n	84396 <__sfvwrite_r+0xfa>
   84478:	f8cd a004 	str.w	sl, [sp, #4]
   8447c:	e7bb      	b.n	843f6 <__sfvwrite_r+0x15a>
   8447e:	6820      	ldr	r0, [r4, #0]
   84480:	4647      	mov	r7, r8
   84482:	46c3      	mov	fp, r8
   84484:	e75d      	b.n	84342 <__sfvwrite_r+0xa6>
   84486:	4658      	mov	r0, fp
   84488:	210a      	movs	r1, #10
   8448a:	4642      	mov	r2, r8
   8448c:	f000 fbd4 	bl	84c38 <memchr>
   84490:	2800      	cmp	r0, #0
   84492:	d07f      	beq.n	84594 <__sfvwrite_r+0x2f8>
   84494:	f100 0a01 	add.w	sl, r0, #1
   84498:	2701      	movs	r7, #1
   8449a:	ebcb 0a0a 	rsb	sl, fp, sl
   8449e:	9701      	str	r7, [sp, #4]
   844a0:	e78c      	b.n	843bc <__sfvwrite_r+0x120>
   844a2:	6822      	ldr	r2, [r4, #0]
   844a4:	6921      	ldr	r1, [r4, #16]
   844a6:	6967      	ldr	r7, [r4, #20]
   844a8:	ebc1 0c02 	rsb	ip, r1, r2
   844ac:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   844b0:	f10c 0201 	add.w	r2, ip, #1
   844b4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   844b8:	4442      	add	r2, r8
   844ba:	107f      	asrs	r7, r7, #1
   844bc:	4297      	cmp	r7, r2
   844be:	bf34      	ite	cc
   844c0:	4617      	movcc	r7, r2
   844c2:	463a      	movcs	r2, r7
   844c4:	055b      	lsls	r3, r3, #21
   844c6:	d54f      	bpl.n	84568 <__sfvwrite_r+0x2cc>
   844c8:	4611      	mov	r1, r2
   844ca:	4648      	mov	r0, r9
   844cc:	f8cd c000 	str.w	ip, [sp]
   844d0:	f000 f916 	bl	84700 <_malloc_r>
   844d4:	f8dd c000 	ldr.w	ip, [sp]
   844d8:	4683      	mov	fp, r0
   844da:	2800      	cmp	r0, #0
   844dc:	d062      	beq.n	845a4 <__sfvwrite_r+0x308>
   844de:	4662      	mov	r2, ip
   844e0:	6921      	ldr	r1, [r4, #16]
   844e2:	f8cd c000 	str.w	ip, [sp]
   844e6:	f7fe fb11 	bl	82b0c <memcpy>
   844ea:	89a2      	ldrh	r2, [r4, #12]
   844ec:	f8dd c000 	ldr.w	ip, [sp]
   844f0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   844f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   844f8:	81a2      	strh	r2, [r4, #12]
   844fa:	eb0b 000c 	add.w	r0, fp, ip
   844fe:	ebcc 0207 	rsb	r2, ip, r7
   84502:	f8c4 b010 	str.w	fp, [r4, #16]
   84506:	6167      	str	r7, [r4, #20]
   84508:	6020      	str	r0, [r4, #0]
   8450a:	60a2      	str	r2, [r4, #8]
   8450c:	4647      	mov	r7, r8
   8450e:	46c3      	mov	fp, r8
   84510:	e717      	b.n	84342 <__sfvwrite_r+0xa6>
   84512:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   84516:	4590      	cmp	r8, r2
   84518:	bf38      	it	cc
   8451a:	4642      	movcc	r2, r8
   8451c:	fb92 f2f3 	sdiv	r2, r2, r3
   84520:	fb02 f303 	mul.w	r3, r2, r3
   84524:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84526:	4648      	mov	r0, r9
   84528:	69e1      	ldr	r1, [r4, #28]
   8452a:	4652      	mov	r2, sl
   8452c:	47b8      	blx	r7
   8452e:	2800      	cmp	r0, #0
   84530:	f77f af31 	ble.w	84396 <__sfvwrite_r+0xfa>
   84534:	4602      	mov	r2, r0
   84536:	e710      	b.n	8435a <__sfvwrite_r+0xbe>
   84538:	4662      	mov	r2, ip
   8453a:	4659      	mov	r1, fp
   8453c:	f8cd c000 	str.w	ip, [sp]
   84540:	f000 fbc4 	bl	84ccc <memmove>
   84544:	f8dd c000 	ldr.w	ip, [sp]
   84548:	6823      	ldr	r3, [r4, #0]
   8454a:	4648      	mov	r0, r9
   8454c:	4463      	add	r3, ip
   8454e:	6023      	str	r3, [r4, #0]
   84550:	4621      	mov	r1, r4
   84552:	f8cd c000 	str.w	ip, [sp]
   84556:	f7ff fc75 	bl	83e44 <_fflush_r>
   8455a:	f8dd c000 	ldr.w	ip, [sp]
   8455e:	2800      	cmp	r0, #0
   84560:	f47f af19 	bne.w	84396 <__sfvwrite_r+0xfa>
   84564:	4667      	mov	r7, ip
   84566:	e743      	b.n	843f0 <__sfvwrite_r+0x154>
   84568:	4648      	mov	r0, r9
   8456a:	f8cd c000 	str.w	ip, [sp]
   8456e:	f000 fc17 	bl	84da0 <_realloc_r>
   84572:	f8dd c000 	ldr.w	ip, [sp]
   84576:	4683      	mov	fp, r0
   84578:	2800      	cmp	r0, #0
   8457a:	d1be      	bne.n	844fa <__sfvwrite_r+0x25e>
   8457c:	4648      	mov	r0, r9
   8457e:	6921      	ldr	r1, [r4, #16]
   84580:	f7ff fdc0 	bl	84104 <_free_r>
   84584:	89a3      	ldrh	r3, [r4, #12]
   84586:	220c      	movs	r2, #12
   84588:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8458c:	b29b      	uxth	r3, r3
   8458e:	f8c9 2000 	str.w	r2, [r9]
   84592:	e701      	b.n	84398 <__sfvwrite_r+0xfc>
   84594:	2701      	movs	r7, #1
   84596:	f108 0a01 	add.w	sl, r8, #1
   8459a:	9701      	str	r7, [sp, #4]
   8459c:	e70e      	b.n	843bc <__sfvwrite_r+0x120>
   8459e:	f04f 30ff 	mov.w	r0, #4294967295
   845a2:	e6aa      	b.n	842fa <__sfvwrite_r+0x5e>
   845a4:	230c      	movs	r3, #12
   845a6:	f8c9 3000 	str.w	r3, [r9]
   845aa:	89a3      	ldrh	r3, [r4, #12]
   845ac:	e6f4      	b.n	84398 <__sfvwrite_r+0xfc>
   845ae:	bf00      	nop
   845b0:	7ffffc00 	.word	0x7ffffc00

000845b4 <_fwalk>:
   845b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   845b8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   845bc:	4688      	mov	r8, r1
   845be:	d019      	beq.n	845f4 <_fwalk+0x40>
   845c0:	2600      	movs	r6, #0
   845c2:	687d      	ldr	r5, [r7, #4]
   845c4:	68bc      	ldr	r4, [r7, #8]
   845c6:	3d01      	subs	r5, #1
   845c8:	d40e      	bmi.n	845e8 <_fwalk+0x34>
   845ca:	89a3      	ldrh	r3, [r4, #12]
   845cc:	3d01      	subs	r5, #1
   845ce:	2b01      	cmp	r3, #1
   845d0:	d906      	bls.n	845e0 <_fwalk+0x2c>
   845d2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   845d6:	4620      	mov	r0, r4
   845d8:	3301      	adds	r3, #1
   845da:	d001      	beq.n	845e0 <_fwalk+0x2c>
   845dc:	47c0      	blx	r8
   845de:	4306      	orrs	r6, r0
   845e0:	1c6b      	adds	r3, r5, #1
   845e2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   845e6:	d1f0      	bne.n	845ca <_fwalk+0x16>
   845e8:	683f      	ldr	r7, [r7, #0]
   845ea:	2f00      	cmp	r7, #0
   845ec:	d1e9      	bne.n	845c2 <_fwalk+0xe>
   845ee:	4630      	mov	r0, r6
   845f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   845f4:	463e      	mov	r6, r7
   845f6:	4630      	mov	r0, r6
   845f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000845fc <__locale_charset>:
   845fc:	4800      	ldr	r0, [pc, #0]	; (84600 <__locale_charset+0x4>)
   845fe:	4770      	bx	lr
   84600:	200705bc 	.word	0x200705bc

00084604 <__locale_mb_cur_max>:
   84604:	4b01      	ldr	r3, [pc, #4]	; (8460c <__locale_mb_cur_max+0x8>)
   84606:	6818      	ldr	r0, [r3, #0]
   84608:	4770      	bx	lr
   8460a:	bf00      	nop
   8460c:	200705dc 	.word	0x200705dc

00084610 <__smakebuf_r>:
   84610:	b5f0      	push	{r4, r5, r6, r7, lr}
   84612:	898b      	ldrh	r3, [r1, #12]
   84614:	b091      	sub	sp, #68	; 0x44
   84616:	b29a      	uxth	r2, r3
   84618:	0796      	lsls	r6, r2, #30
   8461a:	460c      	mov	r4, r1
   8461c:	4605      	mov	r5, r0
   8461e:	d437      	bmi.n	84690 <__smakebuf_r+0x80>
   84620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84624:	2900      	cmp	r1, #0
   84626:	db17      	blt.n	84658 <__smakebuf_r+0x48>
   84628:	aa01      	add	r2, sp, #4
   8462a:	f000 ff39 	bl	854a0 <_fstat_r>
   8462e:	2800      	cmp	r0, #0
   84630:	db10      	blt.n	84654 <__smakebuf_r+0x44>
   84632:	9b02      	ldr	r3, [sp, #8]
   84634:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   84638:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8463c:	424f      	negs	r7, r1
   8463e:	414f      	adcs	r7, r1
   84640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84644:	d02c      	beq.n	846a0 <__smakebuf_r+0x90>
   84646:	89a3      	ldrh	r3, [r4, #12]
   84648:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8464c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84650:	81a3      	strh	r3, [r4, #12]
   84652:	e00b      	b.n	8466c <__smakebuf_r+0x5c>
   84654:	89a3      	ldrh	r3, [r4, #12]
   84656:	b29a      	uxth	r2, r3
   84658:	f012 0f80 	tst.w	r2, #128	; 0x80
   8465c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84660:	81a3      	strh	r3, [r4, #12]
   84662:	bf14      	ite	ne
   84664:	2640      	movne	r6, #64	; 0x40
   84666:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8466a:	2700      	movs	r7, #0
   8466c:	4628      	mov	r0, r5
   8466e:	4631      	mov	r1, r6
   84670:	f000 f846 	bl	84700 <_malloc_r>
   84674:	89a3      	ldrh	r3, [r4, #12]
   84676:	2800      	cmp	r0, #0
   84678:	d029      	beq.n	846ce <__smakebuf_r+0xbe>
   8467a:	4a1b      	ldr	r2, [pc, #108]	; (846e8 <__smakebuf_r+0xd8>)
   8467c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84680:	63ea      	str	r2, [r5, #60]	; 0x3c
   84682:	81a3      	strh	r3, [r4, #12]
   84684:	6020      	str	r0, [r4, #0]
   84686:	6120      	str	r0, [r4, #16]
   84688:	6166      	str	r6, [r4, #20]
   8468a:	b9a7      	cbnz	r7, 846b6 <__smakebuf_r+0xa6>
   8468c:	b011      	add	sp, #68	; 0x44
   8468e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84690:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84694:	2201      	movs	r2, #1
   84696:	600b      	str	r3, [r1, #0]
   84698:	610b      	str	r3, [r1, #16]
   8469a:	614a      	str	r2, [r1, #20]
   8469c:	b011      	add	sp, #68	; 0x44
   8469e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   846a0:	4a12      	ldr	r2, [pc, #72]	; (846ec <__smakebuf_r+0xdc>)
   846a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   846a4:	4293      	cmp	r3, r2
   846a6:	d1ce      	bne.n	84646 <__smakebuf_r+0x36>
   846a8:	89a3      	ldrh	r3, [r4, #12]
   846aa:	f44f 6680 	mov.w	r6, #1024	; 0x400
   846ae:	4333      	orrs	r3, r6
   846b0:	81a3      	strh	r3, [r4, #12]
   846b2:	64e6      	str	r6, [r4, #76]	; 0x4c
   846b4:	e7da      	b.n	8466c <__smakebuf_r+0x5c>
   846b6:	4628      	mov	r0, r5
   846b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   846bc:	f000 ff04 	bl	854c8 <_isatty_r>
   846c0:	2800      	cmp	r0, #0
   846c2:	d0e3      	beq.n	8468c <__smakebuf_r+0x7c>
   846c4:	89a3      	ldrh	r3, [r4, #12]
   846c6:	f043 0301 	orr.w	r3, r3, #1
   846ca:	81a3      	strh	r3, [r4, #12]
   846cc:	e7de      	b.n	8468c <__smakebuf_r+0x7c>
   846ce:	059a      	lsls	r2, r3, #22
   846d0:	d4dc      	bmi.n	8468c <__smakebuf_r+0x7c>
   846d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   846d6:	f043 0302 	orr.w	r3, r3, #2
   846da:	2101      	movs	r1, #1
   846dc:	81a3      	strh	r3, [r4, #12]
   846de:	6022      	str	r2, [r4, #0]
   846e0:	6122      	str	r2, [r4, #16]
   846e2:	6161      	str	r1, [r4, #20]
   846e4:	e7d2      	b.n	8468c <__smakebuf_r+0x7c>
   846e6:	bf00      	nop
   846e8:	00083e71 	.word	0x00083e71
   846ec:	000851e1 	.word	0x000851e1

000846f0 <malloc>:
   846f0:	4b02      	ldr	r3, [pc, #8]	; (846fc <malloc+0xc>)
   846f2:	4601      	mov	r1, r0
   846f4:	6818      	ldr	r0, [r3, #0]
   846f6:	f000 b803 	b.w	84700 <_malloc_r>
   846fa:	bf00      	nop
   846fc:	200705b8 	.word	0x200705b8

00084700 <_malloc_r>:
   84700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84704:	f101 050b 	add.w	r5, r1, #11
   84708:	2d16      	cmp	r5, #22
   8470a:	b083      	sub	sp, #12
   8470c:	4606      	mov	r6, r0
   8470e:	d927      	bls.n	84760 <_malloc_r+0x60>
   84710:	f035 0507 	bics.w	r5, r5, #7
   84714:	d427      	bmi.n	84766 <_malloc_r+0x66>
   84716:	42a9      	cmp	r1, r5
   84718:	d825      	bhi.n	84766 <_malloc_r+0x66>
   8471a:	4630      	mov	r0, r6
   8471c:	f000 fb3c 	bl	84d98 <__malloc_lock>
   84720:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84724:	d226      	bcs.n	84774 <_malloc_r+0x74>
   84726:	4fc1      	ldr	r7, [pc, #772]	; (84a2c <_malloc_r+0x32c>)
   84728:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   8472c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84730:	68dc      	ldr	r4, [r3, #12]
   84732:	429c      	cmp	r4, r3
   84734:	f000 81d2 	beq.w	84adc <_malloc_r+0x3dc>
   84738:	6863      	ldr	r3, [r4, #4]
   8473a:	68e2      	ldr	r2, [r4, #12]
   8473c:	f023 0303 	bic.w	r3, r3, #3
   84740:	4423      	add	r3, r4
   84742:	6858      	ldr	r0, [r3, #4]
   84744:	68a1      	ldr	r1, [r4, #8]
   84746:	f040 0501 	orr.w	r5, r0, #1
   8474a:	60ca      	str	r2, [r1, #12]
   8474c:	4630      	mov	r0, r6
   8474e:	6091      	str	r1, [r2, #8]
   84750:	605d      	str	r5, [r3, #4]
   84752:	f000 fb23 	bl	84d9c <__malloc_unlock>
   84756:	3408      	adds	r4, #8
   84758:	4620      	mov	r0, r4
   8475a:	b003      	add	sp, #12
   8475c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84760:	2510      	movs	r5, #16
   84762:	42a9      	cmp	r1, r5
   84764:	d9d9      	bls.n	8471a <_malloc_r+0x1a>
   84766:	2400      	movs	r4, #0
   84768:	230c      	movs	r3, #12
   8476a:	4620      	mov	r0, r4
   8476c:	6033      	str	r3, [r6, #0]
   8476e:	b003      	add	sp, #12
   84770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84774:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   84778:	f000 8089 	beq.w	8488e <_malloc_r+0x18e>
   8477c:	f1bc 0f04 	cmp.w	ip, #4
   84780:	f200 8160 	bhi.w	84a44 <_malloc_r+0x344>
   84784:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   84788:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8478c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84790:	4fa6      	ldr	r7, [pc, #664]	; (84a2c <_malloc_r+0x32c>)
   84792:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   84796:	68cc      	ldr	r4, [r1, #12]
   84798:	42a1      	cmp	r1, r4
   8479a:	d105      	bne.n	847a8 <_malloc_r+0xa8>
   8479c:	e00c      	b.n	847b8 <_malloc_r+0xb8>
   8479e:	2b00      	cmp	r3, #0
   847a0:	da79      	bge.n	84896 <_malloc_r+0x196>
   847a2:	68e4      	ldr	r4, [r4, #12]
   847a4:	42a1      	cmp	r1, r4
   847a6:	d007      	beq.n	847b8 <_malloc_r+0xb8>
   847a8:	6862      	ldr	r2, [r4, #4]
   847aa:	f022 0203 	bic.w	r2, r2, #3
   847ae:	1b53      	subs	r3, r2, r5
   847b0:	2b0f      	cmp	r3, #15
   847b2:	ddf4      	ble.n	8479e <_malloc_r+0x9e>
   847b4:	f10c 3cff 	add.w	ip, ip, #4294967295
   847b8:	f10c 0c01 	add.w	ip, ip, #1
   847bc:	4b9b      	ldr	r3, [pc, #620]	; (84a2c <_malloc_r+0x32c>)
   847be:	693c      	ldr	r4, [r7, #16]
   847c0:	f103 0e08 	add.w	lr, r3, #8
   847c4:	4574      	cmp	r4, lr
   847c6:	f000 817e 	beq.w	84ac6 <_malloc_r+0x3c6>
   847ca:	6861      	ldr	r1, [r4, #4]
   847cc:	f021 0103 	bic.w	r1, r1, #3
   847d0:	1b4a      	subs	r2, r1, r5
   847d2:	2a0f      	cmp	r2, #15
   847d4:	f300 8164 	bgt.w	84aa0 <_malloc_r+0x3a0>
   847d8:	2a00      	cmp	r2, #0
   847da:	f8c3 e014 	str.w	lr, [r3, #20]
   847de:	f8c3 e010 	str.w	lr, [r3, #16]
   847e2:	da69      	bge.n	848b8 <_malloc_r+0x1b8>
   847e4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   847e8:	f080 813a 	bcs.w	84a60 <_malloc_r+0x360>
   847ec:	08c9      	lsrs	r1, r1, #3
   847ee:	108a      	asrs	r2, r1, #2
   847f0:	f04f 0801 	mov.w	r8, #1
   847f4:	fa08 f802 	lsl.w	r8, r8, r2
   847f8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   847fc:	685a      	ldr	r2, [r3, #4]
   847fe:	6888      	ldr	r0, [r1, #8]
   84800:	ea48 0202 	orr.w	r2, r8, r2
   84804:	60a0      	str	r0, [r4, #8]
   84806:	60e1      	str	r1, [r4, #12]
   84808:	605a      	str	r2, [r3, #4]
   8480a:	608c      	str	r4, [r1, #8]
   8480c:	60c4      	str	r4, [r0, #12]
   8480e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   84812:	2001      	movs	r0, #1
   84814:	4098      	lsls	r0, r3
   84816:	4290      	cmp	r0, r2
   84818:	d85b      	bhi.n	848d2 <_malloc_r+0x1d2>
   8481a:	4202      	tst	r2, r0
   8481c:	d106      	bne.n	8482c <_malloc_r+0x12c>
   8481e:	f02c 0c03 	bic.w	ip, ip, #3
   84822:	0040      	lsls	r0, r0, #1
   84824:	4202      	tst	r2, r0
   84826:	f10c 0c04 	add.w	ip, ip, #4
   8482a:	d0fa      	beq.n	84822 <_malloc_r+0x122>
   8482c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84830:	4644      	mov	r4, r8
   84832:	46e1      	mov	r9, ip
   84834:	68e3      	ldr	r3, [r4, #12]
   84836:	429c      	cmp	r4, r3
   84838:	d107      	bne.n	8484a <_malloc_r+0x14a>
   8483a:	e146      	b.n	84aca <_malloc_r+0x3ca>
   8483c:	2a00      	cmp	r2, #0
   8483e:	f280 8157 	bge.w	84af0 <_malloc_r+0x3f0>
   84842:	68db      	ldr	r3, [r3, #12]
   84844:	429c      	cmp	r4, r3
   84846:	f000 8140 	beq.w	84aca <_malloc_r+0x3ca>
   8484a:	6859      	ldr	r1, [r3, #4]
   8484c:	f021 0103 	bic.w	r1, r1, #3
   84850:	1b4a      	subs	r2, r1, r5
   84852:	2a0f      	cmp	r2, #15
   84854:	ddf2      	ble.n	8483c <_malloc_r+0x13c>
   84856:	461c      	mov	r4, r3
   84858:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8485c:	68d9      	ldr	r1, [r3, #12]
   8485e:	f045 0901 	orr.w	r9, r5, #1
   84862:	f042 0801 	orr.w	r8, r2, #1
   84866:	441d      	add	r5, r3
   84868:	f8c3 9004 	str.w	r9, [r3, #4]
   8486c:	4630      	mov	r0, r6
   8486e:	f8cc 100c 	str.w	r1, [ip, #12]
   84872:	f8c1 c008 	str.w	ip, [r1, #8]
   84876:	617d      	str	r5, [r7, #20]
   84878:	613d      	str	r5, [r7, #16]
   8487a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8487e:	f8c5 e008 	str.w	lr, [r5, #8]
   84882:	f8c5 8004 	str.w	r8, [r5, #4]
   84886:	50aa      	str	r2, [r5, r2]
   84888:	f000 fa88 	bl	84d9c <__malloc_unlock>
   8488c:	e764      	b.n	84758 <_malloc_r+0x58>
   8488e:	217e      	movs	r1, #126	; 0x7e
   84890:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84894:	e77c      	b.n	84790 <_malloc_r+0x90>
   84896:	4422      	add	r2, r4
   84898:	6850      	ldr	r0, [r2, #4]
   8489a:	68e3      	ldr	r3, [r4, #12]
   8489c:	68a1      	ldr	r1, [r4, #8]
   8489e:	f040 0501 	orr.w	r5, r0, #1
   848a2:	60cb      	str	r3, [r1, #12]
   848a4:	4630      	mov	r0, r6
   848a6:	6099      	str	r1, [r3, #8]
   848a8:	6055      	str	r5, [r2, #4]
   848aa:	f000 fa77 	bl	84d9c <__malloc_unlock>
   848ae:	3408      	adds	r4, #8
   848b0:	4620      	mov	r0, r4
   848b2:	b003      	add	sp, #12
   848b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   848b8:	4421      	add	r1, r4
   848ba:	684b      	ldr	r3, [r1, #4]
   848bc:	4630      	mov	r0, r6
   848be:	f043 0301 	orr.w	r3, r3, #1
   848c2:	604b      	str	r3, [r1, #4]
   848c4:	f000 fa6a 	bl	84d9c <__malloc_unlock>
   848c8:	3408      	adds	r4, #8
   848ca:	4620      	mov	r0, r4
   848cc:	b003      	add	sp, #12
   848ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   848d2:	68bc      	ldr	r4, [r7, #8]
   848d4:	6863      	ldr	r3, [r4, #4]
   848d6:	f023 0903 	bic.w	r9, r3, #3
   848da:	45a9      	cmp	r9, r5
   848dc:	d304      	bcc.n	848e8 <_malloc_r+0x1e8>
   848de:	ebc5 0309 	rsb	r3, r5, r9
   848e2:	2b0f      	cmp	r3, #15
   848e4:	f300 8091 	bgt.w	84a0a <_malloc_r+0x30a>
   848e8:	4b51      	ldr	r3, [pc, #324]	; (84a30 <_malloc_r+0x330>)
   848ea:	4a52      	ldr	r2, [pc, #328]	; (84a34 <_malloc_r+0x334>)
   848ec:	6819      	ldr	r1, [r3, #0]
   848ee:	6813      	ldr	r3, [r2, #0]
   848f0:	eb05 0a01 	add.w	sl, r5, r1
   848f4:	3301      	adds	r3, #1
   848f6:	eb04 0b09 	add.w	fp, r4, r9
   848fa:	f000 8161 	beq.w	84bc0 <_malloc_r+0x4c0>
   848fe:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   84902:	f10a 0a0f 	add.w	sl, sl, #15
   84906:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8490a:	f02a 0a0f 	bic.w	sl, sl, #15
   8490e:	4630      	mov	r0, r6
   84910:	4651      	mov	r1, sl
   84912:	9201      	str	r2, [sp, #4]
   84914:	f000 fc24 	bl	85160 <_sbrk_r>
   84918:	f1b0 3fff 	cmp.w	r0, #4294967295
   8491c:	4680      	mov	r8, r0
   8491e:	9a01      	ldr	r2, [sp, #4]
   84920:	f000 8101 	beq.w	84b26 <_malloc_r+0x426>
   84924:	4583      	cmp	fp, r0
   84926:	f200 80fb 	bhi.w	84b20 <_malloc_r+0x420>
   8492a:	f8df c114 	ldr.w	ip, [pc, #276]	; 84a40 <_malloc_r+0x340>
   8492e:	45c3      	cmp	fp, r8
   84930:	f8dc 3000 	ldr.w	r3, [ip]
   84934:	4453      	add	r3, sl
   84936:	f8cc 3000 	str.w	r3, [ip]
   8493a:	f000 814a 	beq.w	84bd2 <_malloc_r+0x4d2>
   8493e:	6812      	ldr	r2, [r2, #0]
   84940:	493c      	ldr	r1, [pc, #240]	; (84a34 <_malloc_r+0x334>)
   84942:	3201      	adds	r2, #1
   84944:	bf1b      	ittet	ne
   84946:	ebcb 0b08 	rsbne	fp, fp, r8
   8494a:	445b      	addne	r3, fp
   8494c:	f8c1 8000 	streq.w	r8, [r1]
   84950:	f8cc 3000 	strne.w	r3, [ip]
   84954:	f018 0307 	ands.w	r3, r8, #7
   84958:	f000 8114 	beq.w	84b84 <_malloc_r+0x484>
   8495c:	f1c3 0208 	rsb	r2, r3, #8
   84960:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   84964:	4490      	add	r8, r2
   84966:	3308      	adds	r3, #8
   84968:	44c2      	add	sl, r8
   8496a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8496e:	ebca 0a03 	rsb	sl, sl, r3
   84972:	4651      	mov	r1, sl
   84974:	4630      	mov	r0, r6
   84976:	f8cd c004 	str.w	ip, [sp, #4]
   8497a:	f000 fbf1 	bl	85160 <_sbrk_r>
   8497e:	1c43      	adds	r3, r0, #1
   84980:	f8dd c004 	ldr.w	ip, [sp, #4]
   84984:	f000 8135 	beq.w	84bf2 <_malloc_r+0x4f2>
   84988:	ebc8 0200 	rsb	r2, r8, r0
   8498c:	4452      	add	r2, sl
   8498e:	f042 0201 	orr.w	r2, r2, #1
   84992:	f8dc 3000 	ldr.w	r3, [ip]
   84996:	42bc      	cmp	r4, r7
   84998:	4453      	add	r3, sl
   8499a:	f8c7 8008 	str.w	r8, [r7, #8]
   8499e:	f8cc 3000 	str.w	r3, [ip]
   849a2:	f8c8 2004 	str.w	r2, [r8, #4]
   849a6:	f8df a098 	ldr.w	sl, [pc, #152]	; 84a40 <_malloc_r+0x340>
   849aa:	d015      	beq.n	849d8 <_malloc_r+0x2d8>
   849ac:	f1b9 0f0f 	cmp.w	r9, #15
   849b0:	f240 80eb 	bls.w	84b8a <_malloc_r+0x48a>
   849b4:	6861      	ldr	r1, [r4, #4]
   849b6:	f1a9 020c 	sub.w	r2, r9, #12
   849ba:	f022 0207 	bic.w	r2, r2, #7
   849be:	f001 0101 	and.w	r1, r1, #1
   849c2:	ea42 0e01 	orr.w	lr, r2, r1
   849c6:	2005      	movs	r0, #5
   849c8:	18a1      	adds	r1, r4, r2
   849ca:	2a0f      	cmp	r2, #15
   849cc:	f8c4 e004 	str.w	lr, [r4, #4]
   849d0:	6048      	str	r0, [r1, #4]
   849d2:	6088      	str	r0, [r1, #8]
   849d4:	f200 8111 	bhi.w	84bfa <_malloc_r+0x4fa>
   849d8:	4a17      	ldr	r2, [pc, #92]	; (84a38 <_malloc_r+0x338>)
   849da:	68bc      	ldr	r4, [r7, #8]
   849dc:	6811      	ldr	r1, [r2, #0]
   849de:	428b      	cmp	r3, r1
   849e0:	bf88      	it	hi
   849e2:	6013      	strhi	r3, [r2, #0]
   849e4:	4a15      	ldr	r2, [pc, #84]	; (84a3c <_malloc_r+0x33c>)
   849e6:	6811      	ldr	r1, [r2, #0]
   849e8:	428b      	cmp	r3, r1
   849ea:	bf88      	it	hi
   849ec:	6013      	strhi	r3, [r2, #0]
   849ee:	6862      	ldr	r2, [r4, #4]
   849f0:	f022 0203 	bic.w	r2, r2, #3
   849f4:	4295      	cmp	r5, r2
   849f6:	ebc5 0302 	rsb	r3, r5, r2
   849fa:	d801      	bhi.n	84a00 <_malloc_r+0x300>
   849fc:	2b0f      	cmp	r3, #15
   849fe:	dc04      	bgt.n	84a0a <_malloc_r+0x30a>
   84a00:	4630      	mov	r0, r6
   84a02:	f000 f9cb 	bl	84d9c <__malloc_unlock>
   84a06:	2400      	movs	r4, #0
   84a08:	e6a6      	b.n	84758 <_malloc_r+0x58>
   84a0a:	f045 0201 	orr.w	r2, r5, #1
   84a0e:	f043 0301 	orr.w	r3, r3, #1
   84a12:	4425      	add	r5, r4
   84a14:	6062      	str	r2, [r4, #4]
   84a16:	4630      	mov	r0, r6
   84a18:	60bd      	str	r5, [r7, #8]
   84a1a:	606b      	str	r3, [r5, #4]
   84a1c:	f000 f9be 	bl	84d9c <__malloc_unlock>
   84a20:	3408      	adds	r4, #8
   84a22:	4620      	mov	r0, r4
   84a24:	b003      	add	sp, #12
   84a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a2a:	bf00      	nop
   84a2c:	200705e0 	.word	0x200705e0
   84a30:	2007ac7c 	.word	0x2007ac7c
   84a34:	200709ec 	.word	0x200709ec
   84a38:	2007ac78 	.word	0x2007ac78
   84a3c:	2007ac74 	.word	0x2007ac74
   84a40:	2007ac80 	.word	0x2007ac80
   84a44:	f1bc 0f14 	cmp.w	ip, #20
   84a48:	d961      	bls.n	84b0e <_malloc_r+0x40e>
   84a4a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   84a4e:	f200 808f 	bhi.w	84b70 <_malloc_r+0x470>
   84a52:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   84a56:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   84a5a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84a5e:	e697      	b.n	84790 <_malloc_r+0x90>
   84a60:	0a4b      	lsrs	r3, r1, #9
   84a62:	2b04      	cmp	r3, #4
   84a64:	d958      	bls.n	84b18 <_malloc_r+0x418>
   84a66:	2b14      	cmp	r3, #20
   84a68:	f200 80ad 	bhi.w	84bc6 <_malloc_r+0x4c6>
   84a6c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   84a70:	0050      	lsls	r0, r2, #1
   84a72:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   84a76:	6883      	ldr	r3, [r0, #8]
   84a78:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 84c34 <_malloc_r+0x534>
   84a7c:	4283      	cmp	r3, r0
   84a7e:	f000 808a 	beq.w	84b96 <_malloc_r+0x496>
   84a82:	685a      	ldr	r2, [r3, #4]
   84a84:	f022 0203 	bic.w	r2, r2, #3
   84a88:	4291      	cmp	r1, r2
   84a8a:	d202      	bcs.n	84a92 <_malloc_r+0x392>
   84a8c:	689b      	ldr	r3, [r3, #8]
   84a8e:	4298      	cmp	r0, r3
   84a90:	d1f7      	bne.n	84a82 <_malloc_r+0x382>
   84a92:	68d9      	ldr	r1, [r3, #12]
   84a94:	687a      	ldr	r2, [r7, #4]
   84a96:	60e1      	str	r1, [r4, #12]
   84a98:	60a3      	str	r3, [r4, #8]
   84a9a:	608c      	str	r4, [r1, #8]
   84a9c:	60dc      	str	r4, [r3, #12]
   84a9e:	e6b6      	b.n	8480e <_malloc_r+0x10e>
   84aa0:	f045 0701 	orr.w	r7, r5, #1
   84aa4:	f042 0101 	orr.w	r1, r2, #1
   84aa8:	4425      	add	r5, r4
   84aaa:	6067      	str	r7, [r4, #4]
   84aac:	4630      	mov	r0, r6
   84aae:	615d      	str	r5, [r3, #20]
   84ab0:	611d      	str	r5, [r3, #16]
   84ab2:	f8c5 e00c 	str.w	lr, [r5, #12]
   84ab6:	f8c5 e008 	str.w	lr, [r5, #8]
   84aba:	6069      	str	r1, [r5, #4]
   84abc:	50aa      	str	r2, [r5, r2]
   84abe:	3408      	adds	r4, #8
   84ac0:	f000 f96c 	bl	84d9c <__malloc_unlock>
   84ac4:	e648      	b.n	84758 <_malloc_r+0x58>
   84ac6:	685a      	ldr	r2, [r3, #4]
   84ac8:	e6a1      	b.n	8480e <_malloc_r+0x10e>
   84aca:	f109 0901 	add.w	r9, r9, #1
   84ace:	f019 0f03 	tst.w	r9, #3
   84ad2:	f104 0408 	add.w	r4, r4, #8
   84ad6:	f47f aead 	bne.w	84834 <_malloc_r+0x134>
   84ada:	e02d      	b.n	84b38 <_malloc_r+0x438>
   84adc:	f104 0308 	add.w	r3, r4, #8
   84ae0:	6964      	ldr	r4, [r4, #20]
   84ae2:	42a3      	cmp	r3, r4
   84ae4:	bf08      	it	eq
   84ae6:	f10c 0c02 	addeq.w	ip, ip, #2
   84aea:	f43f ae67 	beq.w	847bc <_malloc_r+0xbc>
   84aee:	e623      	b.n	84738 <_malloc_r+0x38>
   84af0:	4419      	add	r1, r3
   84af2:	6848      	ldr	r0, [r1, #4]
   84af4:	461c      	mov	r4, r3
   84af6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   84afa:	68db      	ldr	r3, [r3, #12]
   84afc:	f040 0501 	orr.w	r5, r0, #1
   84b00:	604d      	str	r5, [r1, #4]
   84b02:	4630      	mov	r0, r6
   84b04:	60d3      	str	r3, [r2, #12]
   84b06:	609a      	str	r2, [r3, #8]
   84b08:	f000 f948 	bl	84d9c <__malloc_unlock>
   84b0c:	e624      	b.n	84758 <_malloc_r+0x58>
   84b0e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   84b12:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84b16:	e63b      	b.n	84790 <_malloc_r+0x90>
   84b18:	098a      	lsrs	r2, r1, #6
   84b1a:	3238      	adds	r2, #56	; 0x38
   84b1c:	0050      	lsls	r0, r2, #1
   84b1e:	e7a8      	b.n	84a72 <_malloc_r+0x372>
   84b20:	42bc      	cmp	r4, r7
   84b22:	f43f af02 	beq.w	8492a <_malloc_r+0x22a>
   84b26:	68bc      	ldr	r4, [r7, #8]
   84b28:	6862      	ldr	r2, [r4, #4]
   84b2a:	f022 0203 	bic.w	r2, r2, #3
   84b2e:	e761      	b.n	849f4 <_malloc_r+0x2f4>
   84b30:	f8d8 8000 	ldr.w	r8, [r8]
   84b34:	4598      	cmp	r8, r3
   84b36:	d17a      	bne.n	84c2e <_malloc_r+0x52e>
   84b38:	f01c 0f03 	tst.w	ip, #3
   84b3c:	f1a8 0308 	sub.w	r3, r8, #8
   84b40:	f10c 3cff 	add.w	ip, ip, #4294967295
   84b44:	d1f4      	bne.n	84b30 <_malloc_r+0x430>
   84b46:	687b      	ldr	r3, [r7, #4]
   84b48:	ea23 0300 	bic.w	r3, r3, r0
   84b4c:	607b      	str	r3, [r7, #4]
   84b4e:	0040      	lsls	r0, r0, #1
   84b50:	4298      	cmp	r0, r3
   84b52:	f63f aebe 	bhi.w	848d2 <_malloc_r+0x1d2>
   84b56:	2800      	cmp	r0, #0
   84b58:	f43f aebb 	beq.w	848d2 <_malloc_r+0x1d2>
   84b5c:	4203      	tst	r3, r0
   84b5e:	46cc      	mov	ip, r9
   84b60:	f47f ae64 	bne.w	8482c <_malloc_r+0x12c>
   84b64:	0040      	lsls	r0, r0, #1
   84b66:	4203      	tst	r3, r0
   84b68:	f10c 0c04 	add.w	ip, ip, #4
   84b6c:	d0fa      	beq.n	84b64 <_malloc_r+0x464>
   84b6e:	e65d      	b.n	8482c <_malloc_r+0x12c>
   84b70:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   84b74:	d819      	bhi.n	84baa <_malloc_r+0x4aa>
   84b76:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   84b7a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   84b7e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84b82:	e605      	b.n	84790 <_malloc_r+0x90>
   84b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   84b88:	e6ee      	b.n	84968 <_malloc_r+0x268>
   84b8a:	2301      	movs	r3, #1
   84b8c:	f8c8 3004 	str.w	r3, [r8, #4]
   84b90:	4644      	mov	r4, r8
   84b92:	2200      	movs	r2, #0
   84b94:	e72e      	b.n	849f4 <_malloc_r+0x2f4>
   84b96:	1092      	asrs	r2, r2, #2
   84b98:	2001      	movs	r0, #1
   84b9a:	4090      	lsls	r0, r2
   84b9c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84ba0:	4619      	mov	r1, r3
   84ba2:	4302      	orrs	r2, r0
   84ba4:	f8c8 2004 	str.w	r2, [r8, #4]
   84ba8:	e775      	b.n	84a96 <_malloc_r+0x396>
   84baa:	f240 5354 	movw	r3, #1364	; 0x554
   84bae:	459c      	cmp	ip, r3
   84bb0:	d81b      	bhi.n	84bea <_malloc_r+0x4ea>
   84bb2:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   84bb6:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   84bba:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84bbe:	e5e7      	b.n	84790 <_malloc_r+0x90>
   84bc0:	f10a 0a10 	add.w	sl, sl, #16
   84bc4:	e6a3      	b.n	8490e <_malloc_r+0x20e>
   84bc6:	2b54      	cmp	r3, #84	; 0x54
   84bc8:	d81f      	bhi.n	84c0a <_malloc_r+0x50a>
   84bca:	0b0a      	lsrs	r2, r1, #12
   84bcc:	326e      	adds	r2, #110	; 0x6e
   84bce:	0050      	lsls	r0, r2, #1
   84bd0:	e74f      	b.n	84a72 <_malloc_r+0x372>
   84bd2:	f3cb 010b 	ubfx	r1, fp, #0, #12
   84bd6:	2900      	cmp	r1, #0
   84bd8:	f47f aeb1 	bne.w	8493e <_malloc_r+0x23e>
   84bdc:	eb0a 0109 	add.w	r1, sl, r9
   84be0:	68ba      	ldr	r2, [r7, #8]
   84be2:	f041 0101 	orr.w	r1, r1, #1
   84be6:	6051      	str	r1, [r2, #4]
   84be8:	e6f6      	b.n	849d8 <_malloc_r+0x2d8>
   84bea:	21fc      	movs	r1, #252	; 0xfc
   84bec:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   84bf0:	e5ce      	b.n	84790 <_malloc_r+0x90>
   84bf2:	2201      	movs	r2, #1
   84bf4:	f04f 0a00 	mov.w	sl, #0
   84bf8:	e6cb      	b.n	84992 <_malloc_r+0x292>
   84bfa:	f104 0108 	add.w	r1, r4, #8
   84bfe:	4630      	mov	r0, r6
   84c00:	f7ff fa80 	bl	84104 <_free_r>
   84c04:	f8da 3000 	ldr.w	r3, [sl]
   84c08:	e6e6      	b.n	849d8 <_malloc_r+0x2d8>
   84c0a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   84c0e:	d803      	bhi.n	84c18 <_malloc_r+0x518>
   84c10:	0bca      	lsrs	r2, r1, #15
   84c12:	3277      	adds	r2, #119	; 0x77
   84c14:	0050      	lsls	r0, r2, #1
   84c16:	e72c      	b.n	84a72 <_malloc_r+0x372>
   84c18:	f240 5254 	movw	r2, #1364	; 0x554
   84c1c:	4293      	cmp	r3, r2
   84c1e:	d803      	bhi.n	84c28 <_malloc_r+0x528>
   84c20:	0c8a      	lsrs	r2, r1, #18
   84c22:	327c      	adds	r2, #124	; 0x7c
   84c24:	0050      	lsls	r0, r2, #1
   84c26:	e724      	b.n	84a72 <_malloc_r+0x372>
   84c28:	20fc      	movs	r0, #252	; 0xfc
   84c2a:	227e      	movs	r2, #126	; 0x7e
   84c2c:	e721      	b.n	84a72 <_malloc_r+0x372>
   84c2e:	687b      	ldr	r3, [r7, #4]
   84c30:	e78d      	b.n	84b4e <_malloc_r+0x44e>
   84c32:	bf00      	nop
   84c34:	200705e0 	.word	0x200705e0

00084c38 <memchr>:
   84c38:	0783      	lsls	r3, r0, #30
   84c3a:	b470      	push	{r4, r5, r6}
   84c3c:	b2c9      	uxtb	r1, r1
   84c3e:	d040      	beq.n	84cc2 <memchr+0x8a>
   84c40:	1e54      	subs	r4, r2, #1
   84c42:	b32a      	cbz	r2, 84c90 <memchr+0x58>
   84c44:	7803      	ldrb	r3, [r0, #0]
   84c46:	428b      	cmp	r3, r1
   84c48:	d023      	beq.n	84c92 <memchr+0x5a>
   84c4a:	1c43      	adds	r3, r0, #1
   84c4c:	e004      	b.n	84c58 <memchr+0x20>
   84c4e:	b1fc      	cbz	r4, 84c90 <memchr+0x58>
   84c50:	7805      	ldrb	r5, [r0, #0]
   84c52:	4614      	mov	r4, r2
   84c54:	428d      	cmp	r5, r1
   84c56:	d01c      	beq.n	84c92 <memchr+0x5a>
   84c58:	f013 0f03 	tst.w	r3, #3
   84c5c:	4618      	mov	r0, r3
   84c5e:	f104 32ff 	add.w	r2, r4, #4294967295
   84c62:	f103 0301 	add.w	r3, r3, #1
   84c66:	d1f2      	bne.n	84c4e <memchr+0x16>
   84c68:	2c03      	cmp	r4, #3
   84c6a:	d814      	bhi.n	84c96 <memchr+0x5e>
   84c6c:	1e65      	subs	r5, r4, #1
   84c6e:	b354      	cbz	r4, 84cc6 <memchr+0x8e>
   84c70:	7803      	ldrb	r3, [r0, #0]
   84c72:	428b      	cmp	r3, r1
   84c74:	d00d      	beq.n	84c92 <memchr+0x5a>
   84c76:	1c42      	adds	r2, r0, #1
   84c78:	2300      	movs	r3, #0
   84c7a:	e002      	b.n	84c82 <memchr+0x4a>
   84c7c:	7804      	ldrb	r4, [r0, #0]
   84c7e:	428c      	cmp	r4, r1
   84c80:	d007      	beq.n	84c92 <memchr+0x5a>
   84c82:	42ab      	cmp	r3, r5
   84c84:	4610      	mov	r0, r2
   84c86:	f103 0301 	add.w	r3, r3, #1
   84c8a:	f102 0201 	add.w	r2, r2, #1
   84c8e:	d1f5      	bne.n	84c7c <memchr+0x44>
   84c90:	2000      	movs	r0, #0
   84c92:	bc70      	pop	{r4, r5, r6}
   84c94:	4770      	bx	lr
   84c96:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   84c9a:	4603      	mov	r3, r0
   84c9c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   84ca0:	681a      	ldr	r2, [r3, #0]
   84ca2:	4618      	mov	r0, r3
   84ca4:	4072      	eors	r2, r6
   84ca6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   84caa:	ea25 0202 	bic.w	r2, r5, r2
   84cae:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84cb2:	f103 0304 	add.w	r3, r3, #4
   84cb6:	d1d9      	bne.n	84c6c <memchr+0x34>
   84cb8:	3c04      	subs	r4, #4
   84cba:	2c03      	cmp	r4, #3
   84cbc:	4618      	mov	r0, r3
   84cbe:	d8ef      	bhi.n	84ca0 <memchr+0x68>
   84cc0:	e7d4      	b.n	84c6c <memchr+0x34>
   84cc2:	4614      	mov	r4, r2
   84cc4:	e7d0      	b.n	84c68 <memchr+0x30>
   84cc6:	4620      	mov	r0, r4
   84cc8:	e7e3      	b.n	84c92 <memchr+0x5a>
   84cca:	bf00      	nop

00084ccc <memmove>:
   84ccc:	4288      	cmp	r0, r1
   84cce:	b4f0      	push	{r4, r5, r6, r7}
   84cd0:	d910      	bls.n	84cf4 <memmove+0x28>
   84cd2:	188c      	adds	r4, r1, r2
   84cd4:	42a0      	cmp	r0, r4
   84cd6:	d20d      	bcs.n	84cf4 <memmove+0x28>
   84cd8:	1885      	adds	r5, r0, r2
   84cda:	1e53      	subs	r3, r2, #1
   84cdc:	b142      	cbz	r2, 84cf0 <memmove+0x24>
   84cde:	4621      	mov	r1, r4
   84ce0:	462a      	mov	r2, r5
   84ce2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   84ce6:	3b01      	subs	r3, #1
   84ce8:	f802 4d01 	strb.w	r4, [r2, #-1]!
   84cec:	1c5c      	adds	r4, r3, #1
   84cee:	d1f8      	bne.n	84ce2 <memmove+0x16>
   84cf0:	bcf0      	pop	{r4, r5, r6, r7}
   84cf2:	4770      	bx	lr
   84cf4:	2a0f      	cmp	r2, #15
   84cf6:	d944      	bls.n	84d82 <memmove+0xb6>
   84cf8:	ea40 0301 	orr.w	r3, r0, r1
   84cfc:	079b      	lsls	r3, r3, #30
   84cfe:	d144      	bne.n	84d8a <memmove+0xbe>
   84d00:	f1a2 0710 	sub.w	r7, r2, #16
   84d04:	093f      	lsrs	r7, r7, #4
   84d06:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   84d0a:	3610      	adds	r6, #16
   84d0c:	460c      	mov	r4, r1
   84d0e:	4603      	mov	r3, r0
   84d10:	6825      	ldr	r5, [r4, #0]
   84d12:	3310      	adds	r3, #16
   84d14:	f843 5c10 	str.w	r5, [r3, #-16]
   84d18:	6865      	ldr	r5, [r4, #4]
   84d1a:	3410      	adds	r4, #16
   84d1c:	f843 5c0c 	str.w	r5, [r3, #-12]
   84d20:	f854 5c08 	ldr.w	r5, [r4, #-8]
   84d24:	f843 5c08 	str.w	r5, [r3, #-8]
   84d28:	f854 5c04 	ldr.w	r5, [r4, #-4]
   84d2c:	f843 5c04 	str.w	r5, [r3, #-4]
   84d30:	42b3      	cmp	r3, r6
   84d32:	d1ed      	bne.n	84d10 <memmove+0x44>
   84d34:	1c7b      	adds	r3, r7, #1
   84d36:	f002 0c0f 	and.w	ip, r2, #15
   84d3a:	011b      	lsls	r3, r3, #4
   84d3c:	f1bc 0f03 	cmp.w	ip, #3
   84d40:	4419      	add	r1, r3
   84d42:	4403      	add	r3, r0
   84d44:	d923      	bls.n	84d8e <memmove+0xc2>
   84d46:	460e      	mov	r6, r1
   84d48:	461d      	mov	r5, r3
   84d4a:	4664      	mov	r4, ip
   84d4c:	f856 7b04 	ldr.w	r7, [r6], #4
   84d50:	3c04      	subs	r4, #4
   84d52:	2c03      	cmp	r4, #3
   84d54:	f845 7b04 	str.w	r7, [r5], #4
   84d58:	d8f8      	bhi.n	84d4c <memmove+0x80>
   84d5a:	f1ac 0404 	sub.w	r4, ip, #4
   84d5e:	f024 0403 	bic.w	r4, r4, #3
   84d62:	3404      	adds	r4, #4
   84d64:	f002 0203 	and.w	r2, r2, #3
   84d68:	4423      	add	r3, r4
   84d6a:	4421      	add	r1, r4
   84d6c:	2a00      	cmp	r2, #0
   84d6e:	d0bf      	beq.n	84cf0 <memmove+0x24>
   84d70:	441a      	add	r2, r3
   84d72:	f811 4b01 	ldrb.w	r4, [r1], #1
   84d76:	f803 4b01 	strb.w	r4, [r3], #1
   84d7a:	4293      	cmp	r3, r2
   84d7c:	d1f9      	bne.n	84d72 <memmove+0xa6>
   84d7e:	bcf0      	pop	{r4, r5, r6, r7}
   84d80:	4770      	bx	lr
   84d82:	4603      	mov	r3, r0
   84d84:	2a00      	cmp	r2, #0
   84d86:	d1f3      	bne.n	84d70 <memmove+0xa4>
   84d88:	e7b2      	b.n	84cf0 <memmove+0x24>
   84d8a:	4603      	mov	r3, r0
   84d8c:	e7f0      	b.n	84d70 <memmove+0xa4>
   84d8e:	4662      	mov	r2, ip
   84d90:	2a00      	cmp	r2, #0
   84d92:	d1ed      	bne.n	84d70 <memmove+0xa4>
   84d94:	e7ac      	b.n	84cf0 <memmove+0x24>
   84d96:	bf00      	nop

00084d98 <__malloc_lock>:
   84d98:	4770      	bx	lr
   84d9a:	bf00      	nop

00084d9c <__malloc_unlock>:
   84d9c:	4770      	bx	lr
   84d9e:	bf00      	nop

00084da0 <_realloc_r>:
   84da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84da4:	460c      	mov	r4, r1
   84da6:	b083      	sub	sp, #12
   84da8:	4690      	mov	r8, r2
   84daa:	4681      	mov	r9, r0
   84dac:	2900      	cmp	r1, #0
   84dae:	f000 80ba 	beq.w	84f26 <_realloc_r+0x186>
   84db2:	f7ff fff1 	bl	84d98 <__malloc_lock>
   84db6:	f108 060b 	add.w	r6, r8, #11
   84dba:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84dbe:	2e16      	cmp	r6, #22
   84dc0:	f023 0503 	bic.w	r5, r3, #3
   84dc4:	f1a4 0708 	sub.w	r7, r4, #8
   84dc8:	d84b      	bhi.n	84e62 <_realloc_r+0xc2>
   84dca:	2110      	movs	r1, #16
   84dcc:	460e      	mov	r6, r1
   84dce:	45b0      	cmp	r8, r6
   84dd0:	d84c      	bhi.n	84e6c <_realloc_r+0xcc>
   84dd2:	428d      	cmp	r5, r1
   84dd4:	da51      	bge.n	84e7a <_realloc_r+0xda>
   84dd6:	f8df b384 	ldr.w	fp, [pc, #900]	; 8515c <_realloc_r+0x3bc>
   84dda:	1978      	adds	r0, r7, r5
   84ddc:	f8db e008 	ldr.w	lr, [fp, #8]
   84de0:	4586      	cmp	lr, r0
   84de2:	f000 80a6 	beq.w	84f32 <_realloc_r+0x192>
   84de6:	6842      	ldr	r2, [r0, #4]
   84de8:	f022 0c01 	bic.w	ip, r2, #1
   84dec:	4484      	add	ip, r0
   84dee:	f8dc c004 	ldr.w	ip, [ip, #4]
   84df2:	f01c 0f01 	tst.w	ip, #1
   84df6:	d054      	beq.n	84ea2 <_realloc_r+0x102>
   84df8:	2200      	movs	r2, #0
   84dfa:	4610      	mov	r0, r2
   84dfc:	07db      	lsls	r3, r3, #31
   84dfe:	d46f      	bmi.n	84ee0 <_realloc_r+0x140>
   84e00:	f854 3c08 	ldr.w	r3, [r4, #-8]
   84e04:	ebc3 0a07 	rsb	sl, r3, r7
   84e08:	f8da 3004 	ldr.w	r3, [sl, #4]
   84e0c:	f023 0303 	bic.w	r3, r3, #3
   84e10:	442b      	add	r3, r5
   84e12:	2800      	cmp	r0, #0
   84e14:	d062      	beq.n	84edc <_realloc_r+0x13c>
   84e16:	4570      	cmp	r0, lr
   84e18:	f000 80e9 	beq.w	84fee <_realloc_r+0x24e>
   84e1c:	eb02 0e03 	add.w	lr, r2, r3
   84e20:	458e      	cmp	lr, r1
   84e22:	db5b      	blt.n	84edc <_realloc_r+0x13c>
   84e24:	68c3      	ldr	r3, [r0, #12]
   84e26:	6882      	ldr	r2, [r0, #8]
   84e28:	46d0      	mov	r8, sl
   84e2a:	60d3      	str	r3, [r2, #12]
   84e2c:	609a      	str	r2, [r3, #8]
   84e2e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   84e32:	f8da 300c 	ldr.w	r3, [sl, #12]
   84e36:	1f2a      	subs	r2, r5, #4
   84e38:	2a24      	cmp	r2, #36	; 0x24
   84e3a:	60cb      	str	r3, [r1, #12]
   84e3c:	6099      	str	r1, [r3, #8]
   84e3e:	f200 8123 	bhi.w	85088 <_realloc_r+0x2e8>
   84e42:	2a13      	cmp	r2, #19
   84e44:	f240 80b0 	bls.w	84fa8 <_realloc_r+0x208>
   84e48:	6823      	ldr	r3, [r4, #0]
   84e4a:	2a1b      	cmp	r2, #27
   84e4c:	f8ca 3008 	str.w	r3, [sl, #8]
   84e50:	6863      	ldr	r3, [r4, #4]
   84e52:	f8ca 300c 	str.w	r3, [sl, #12]
   84e56:	f200 812b 	bhi.w	850b0 <_realloc_r+0x310>
   84e5a:	3408      	adds	r4, #8
   84e5c:	f10a 0310 	add.w	r3, sl, #16
   84e60:	e0a3      	b.n	84faa <_realloc_r+0x20a>
   84e62:	f026 0607 	bic.w	r6, r6, #7
   84e66:	2e00      	cmp	r6, #0
   84e68:	4631      	mov	r1, r6
   84e6a:	dab0      	bge.n	84dce <_realloc_r+0x2e>
   84e6c:	230c      	movs	r3, #12
   84e6e:	2000      	movs	r0, #0
   84e70:	f8c9 3000 	str.w	r3, [r9]
   84e74:	b003      	add	sp, #12
   84e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e7a:	46a0      	mov	r8, r4
   84e7c:	1baa      	subs	r2, r5, r6
   84e7e:	2a0f      	cmp	r2, #15
   84e80:	f003 0301 	and.w	r3, r3, #1
   84e84:	d81a      	bhi.n	84ebc <_realloc_r+0x11c>
   84e86:	432b      	orrs	r3, r5
   84e88:	607b      	str	r3, [r7, #4]
   84e8a:	443d      	add	r5, r7
   84e8c:	686b      	ldr	r3, [r5, #4]
   84e8e:	f043 0301 	orr.w	r3, r3, #1
   84e92:	606b      	str	r3, [r5, #4]
   84e94:	4648      	mov	r0, r9
   84e96:	f7ff ff81 	bl	84d9c <__malloc_unlock>
   84e9a:	4640      	mov	r0, r8
   84e9c:	b003      	add	sp, #12
   84e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84ea2:	f022 0203 	bic.w	r2, r2, #3
   84ea6:	eb02 0c05 	add.w	ip, r2, r5
   84eaa:	458c      	cmp	ip, r1
   84eac:	dba6      	blt.n	84dfc <_realloc_r+0x5c>
   84eae:	68c2      	ldr	r2, [r0, #12]
   84eb0:	6881      	ldr	r1, [r0, #8]
   84eb2:	46a0      	mov	r8, r4
   84eb4:	60ca      	str	r2, [r1, #12]
   84eb6:	4665      	mov	r5, ip
   84eb8:	6091      	str	r1, [r2, #8]
   84eba:	e7df      	b.n	84e7c <_realloc_r+0xdc>
   84ebc:	19b9      	adds	r1, r7, r6
   84ebe:	4333      	orrs	r3, r6
   84ec0:	f042 0001 	orr.w	r0, r2, #1
   84ec4:	607b      	str	r3, [r7, #4]
   84ec6:	440a      	add	r2, r1
   84ec8:	6048      	str	r0, [r1, #4]
   84eca:	6853      	ldr	r3, [r2, #4]
   84ecc:	3108      	adds	r1, #8
   84ece:	f043 0301 	orr.w	r3, r3, #1
   84ed2:	6053      	str	r3, [r2, #4]
   84ed4:	4648      	mov	r0, r9
   84ed6:	f7ff f915 	bl	84104 <_free_r>
   84eda:	e7db      	b.n	84e94 <_realloc_r+0xf4>
   84edc:	428b      	cmp	r3, r1
   84ede:	da33      	bge.n	84f48 <_realloc_r+0x1a8>
   84ee0:	4641      	mov	r1, r8
   84ee2:	4648      	mov	r0, r9
   84ee4:	f7ff fc0c 	bl	84700 <_malloc_r>
   84ee8:	4680      	mov	r8, r0
   84eea:	2800      	cmp	r0, #0
   84eec:	d0d2      	beq.n	84e94 <_realloc_r+0xf4>
   84eee:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84ef2:	f1a0 0108 	sub.w	r1, r0, #8
   84ef6:	f023 0201 	bic.w	r2, r3, #1
   84efa:	443a      	add	r2, r7
   84efc:	4291      	cmp	r1, r2
   84efe:	f000 80bc 	beq.w	8507a <_realloc_r+0x2da>
   84f02:	1f2a      	subs	r2, r5, #4
   84f04:	2a24      	cmp	r2, #36	; 0x24
   84f06:	d86e      	bhi.n	84fe6 <_realloc_r+0x246>
   84f08:	2a13      	cmp	r2, #19
   84f0a:	d842      	bhi.n	84f92 <_realloc_r+0x1f2>
   84f0c:	4603      	mov	r3, r0
   84f0e:	4622      	mov	r2, r4
   84f10:	6811      	ldr	r1, [r2, #0]
   84f12:	6019      	str	r1, [r3, #0]
   84f14:	6851      	ldr	r1, [r2, #4]
   84f16:	6059      	str	r1, [r3, #4]
   84f18:	6892      	ldr	r2, [r2, #8]
   84f1a:	609a      	str	r2, [r3, #8]
   84f1c:	4621      	mov	r1, r4
   84f1e:	4648      	mov	r0, r9
   84f20:	f7ff f8f0 	bl	84104 <_free_r>
   84f24:	e7b6      	b.n	84e94 <_realloc_r+0xf4>
   84f26:	4611      	mov	r1, r2
   84f28:	b003      	add	sp, #12
   84f2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84f2e:	f7ff bbe7 	b.w	84700 <_malloc_r>
   84f32:	f8de 2004 	ldr.w	r2, [lr, #4]
   84f36:	f106 0c10 	add.w	ip, r6, #16
   84f3a:	f022 0203 	bic.w	r2, r2, #3
   84f3e:	1950      	adds	r0, r2, r5
   84f40:	4560      	cmp	r0, ip
   84f42:	da3d      	bge.n	84fc0 <_realloc_r+0x220>
   84f44:	4670      	mov	r0, lr
   84f46:	e759      	b.n	84dfc <_realloc_r+0x5c>
   84f48:	46d0      	mov	r8, sl
   84f4a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   84f4e:	f8da 100c 	ldr.w	r1, [sl, #12]
   84f52:	1f2a      	subs	r2, r5, #4
   84f54:	2a24      	cmp	r2, #36	; 0x24
   84f56:	60c1      	str	r1, [r0, #12]
   84f58:	6088      	str	r0, [r1, #8]
   84f5a:	f200 80a0 	bhi.w	8509e <_realloc_r+0x2fe>
   84f5e:	2a13      	cmp	r2, #19
   84f60:	f240 809b 	bls.w	8509a <_realloc_r+0x2fa>
   84f64:	6821      	ldr	r1, [r4, #0]
   84f66:	2a1b      	cmp	r2, #27
   84f68:	f8ca 1008 	str.w	r1, [sl, #8]
   84f6c:	6861      	ldr	r1, [r4, #4]
   84f6e:	f8ca 100c 	str.w	r1, [sl, #12]
   84f72:	f200 80b2 	bhi.w	850da <_realloc_r+0x33a>
   84f76:	3408      	adds	r4, #8
   84f78:	f10a 0210 	add.w	r2, sl, #16
   84f7c:	6821      	ldr	r1, [r4, #0]
   84f7e:	461d      	mov	r5, r3
   84f80:	6011      	str	r1, [r2, #0]
   84f82:	6861      	ldr	r1, [r4, #4]
   84f84:	4657      	mov	r7, sl
   84f86:	6051      	str	r1, [r2, #4]
   84f88:	68a3      	ldr	r3, [r4, #8]
   84f8a:	6093      	str	r3, [r2, #8]
   84f8c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84f90:	e774      	b.n	84e7c <_realloc_r+0xdc>
   84f92:	6823      	ldr	r3, [r4, #0]
   84f94:	2a1b      	cmp	r2, #27
   84f96:	6003      	str	r3, [r0, #0]
   84f98:	6863      	ldr	r3, [r4, #4]
   84f9a:	6043      	str	r3, [r0, #4]
   84f9c:	d862      	bhi.n	85064 <_realloc_r+0x2c4>
   84f9e:	f100 0308 	add.w	r3, r0, #8
   84fa2:	f104 0208 	add.w	r2, r4, #8
   84fa6:	e7b3      	b.n	84f10 <_realloc_r+0x170>
   84fa8:	4643      	mov	r3, r8
   84faa:	6822      	ldr	r2, [r4, #0]
   84fac:	4675      	mov	r5, lr
   84fae:	601a      	str	r2, [r3, #0]
   84fb0:	6862      	ldr	r2, [r4, #4]
   84fb2:	4657      	mov	r7, sl
   84fb4:	605a      	str	r2, [r3, #4]
   84fb6:	68a2      	ldr	r2, [r4, #8]
   84fb8:	609a      	str	r2, [r3, #8]
   84fba:	f8da 3004 	ldr.w	r3, [sl, #4]
   84fbe:	e75d      	b.n	84e7c <_realloc_r+0xdc>
   84fc0:	1b83      	subs	r3, r0, r6
   84fc2:	4437      	add	r7, r6
   84fc4:	f043 0301 	orr.w	r3, r3, #1
   84fc8:	f8cb 7008 	str.w	r7, [fp, #8]
   84fcc:	607b      	str	r3, [r7, #4]
   84fce:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84fd2:	4648      	mov	r0, r9
   84fd4:	f003 0301 	and.w	r3, r3, #1
   84fd8:	431e      	orrs	r6, r3
   84fda:	f844 6c04 	str.w	r6, [r4, #-4]
   84fde:	f7ff fedd 	bl	84d9c <__malloc_unlock>
   84fe2:	4620      	mov	r0, r4
   84fe4:	e75a      	b.n	84e9c <_realloc_r+0xfc>
   84fe6:	4621      	mov	r1, r4
   84fe8:	f7ff fe70 	bl	84ccc <memmove>
   84fec:	e796      	b.n	84f1c <_realloc_r+0x17c>
   84fee:	eb02 0c03 	add.w	ip, r2, r3
   84ff2:	f106 0210 	add.w	r2, r6, #16
   84ff6:	4594      	cmp	ip, r2
   84ff8:	f6ff af70 	blt.w	84edc <_realloc_r+0x13c>
   84ffc:	4657      	mov	r7, sl
   84ffe:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85002:	f8da 300c 	ldr.w	r3, [sl, #12]
   85006:	1f2a      	subs	r2, r5, #4
   85008:	2a24      	cmp	r2, #36	; 0x24
   8500a:	60cb      	str	r3, [r1, #12]
   8500c:	6099      	str	r1, [r3, #8]
   8500e:	f200 8086 	bhi.w	8511e <_realloc_r+0x37e>
   85012:	2a13      	cmp	r2, #19
   85014:	d977      	bls.n	85106 <_realloc_r+0x366>
   85016:	6823      	ldr	r3, [r4, #0]
   85018:	2a1b      	cmp	r2, #27
   8501a:	f8ca 3008 	str.w	r3, [sl, #8]
   8501e:	6863      	ldr	r3, [r4, #4]
   85020:	f8ca 300c 	str.w	r3, [sl, #12]
   85024:	f200 8084 	bhi.w	85130 <_realloc_r+0x390>
   85028:	3408      	adds	r4, #8
   8502a:	f10a 0310 	add.w	r3, sl, #16
   8502e:	6822      	ldr	r2, [r4, #0]
   85030:	601a      	str	r2, [r3, #0]
   85032:	6862      	ldr	r2, [r4, #4]
   85034:	605a      	str	r2, [r3, #4]
   85036:	68a2      	ldr	r2, [r4, #8]
   85038:	609a      	str	r2, [r3, #8]
   8503a:	ebc6 020c 	rsb	r2, r6, ip
   8503e:	eb0a 0306 	add.w	r3, sl, r6
   85042:	f042 0201 	orr.w	r2, r2, #1
   85046:	f8cb 3008 	str.w	r3, [fp, #8]
   8504a:	605a      	str	r2, [r3, #4]
   8504c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85050:	4648      	mov	r0, r9
   85052:	f003 0301 	and.w	r3, r3, #1
   85056:	431e      	orrs	r6, r3
   85058:	f8ca 6004 	str.w	r6, [sl, #4]
   8505c:	f7ff fe9e 	bl	84d9c <__malloc_unlock>
   85060:	4638      	mov	r0, r7
   85062:	e71b      	b.n	84e9c <_realloc_r+0xfc>
   85064:	68a3      	ldr	r3, [r4, #8]
   85066:	2a24      	cmp	r2, #36	; 0x24
   85068:	6083      	str	r3, [r0, #8]
   8506a:	68e3      	ldr	r3, [r4, #12]
   8506c:	60c3      	str	r3, [r0, #12]
   8506e:	d02b      	beq.n	850c8 <_realloc_r+0x328>
   85070:	f100 0310 	add.w	r3, r0, #16
   85074:	f104 0210 	add.w	r2, r4, #16
   85078:	e74a      	b.n	84f10 <_realloc_r+0x170>
   8507a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8507e:	46a0      	mov	r8, r4
   85080:	f022 0203 	bic.w	r2, r2, #3
   85084:	4415      	add	r5, r2
   85086:	e6f9      	b.n	84e7c <_realloc_r+0xdc>
   85088:	4621      	mov	r1, r4
   8508a:	4640      	mov	r0, r8
   8508c:	4675      	mov	r5, lr
   8508e:	4657      	mov	r7, sl
   85090:	f7ff fe1c 	bl	84ccc <memmove>
   85094:	f8da 3004 	ldr.w	r3, [sl, #4]
   85098:	e6f0      	b.n	84e7c <_realloc_r+0xdc>
   8509a:	4642      	mov	r2, r8
   8509c:	e76e      	b.n	84f7c <_realloc_r+0x1dc>
   8509e:	4621      	mov	r1, r4
   850a0:	4640      	mov	r0, r8
   850a2:	461d      	mov	r5, r3
   850a4:	4657      	mov	r7, sl
   850a6:	f7ff fe11 	bl	84ccc <memmove>
   850aa:	f8da 3004 	ldr.w	r3, [sl, #4]
   850ae:	e6e5      	b.n	84e7c <_realloc_r+0xdc>
   850b0:	68a3      	ldr	r3, [r4, #8]
   850b2:	2a24      	cmp	r2, #36	; 0x24
   850b4:	f8ca 3010 	str.w	r3, [sl, #16]
   850b8:	68e3      	ldr	r3, [r4, #12]
   850ba:	f8ca 3014 	str.w	r3, [sl, #20]
   850be:	d018      	beq.n	850f2 <_realloc_r+0x352>
   850c0:	3410      	adds	r4, #16
   850c2:	f10a 0318 	add.w	r3, sl, #24
   850c6:	e770      	b.n	84faa <_realloc_r+0x20a>
   850c8:	6922      	ldr	r2, [r4, #16]
   850ca:	f100 0318 	add.w	r3, r0, #24
   850ce:	6102      	str	r2, [r0, #16]
   850d0:	6961      	ldr	r1, [r4, #20]
   850d2:	f104 0218 	add.w	r2, r4, #24
   850d6:	6141      	str	r1, [r0, #20]
   850d8:	e71a      	b.n	84f10 <_realloc_r+0x170>
   850da:	68a1      	ldr	r1, [r4, #8]
   850dc:	2a24      	cmp	r2, #36	; 0x24
   850de:	f8ca 1010 	str.w	r1, [sl, #16]
   850e2:	68e1      	ldr	r1, [r4, #12]
   850e4:	f8ca 1014 	str.w	r1, [sl, #20]
   850e8:	d00f      	beq.n	8510a <_realloc_r+0x36a>
   850ea:	3410      	adds	r4, #16
   850ec:	f10a 0218 	add.w	r2, sl, #24
   850f0:	e744      	b.n	84f7c <_realloc_r+0x1dc>
   850f2:	6922      	ldr	r2, [r4, #16]
   850f4:	f10a 0320 	add.w	r3, sl, #32
   850f8:	f8ca 2018 	str.w	r2, [sl, #24]
   850fc:	6962      	ldr	r2, [r4, #20]
   850fe:	3418      	adds	r4, #24
   85100:	f8ca 201c 	str.w	r2, [sl, #28]
   85104:	e751      	b.n	84faa <_realloc_r+0x20a>
   85106:	463b      	mov	r3, r7
   85108:	e791      	b.n	8502e <_realloc_r+0x28e>
   8510a:	6921      	ldr	r1, [r4, #16]
   8510c:	f10a 0220 	add.w	r2, sl, #32
   85110:	f8ca 1018 	str.w	r1, [sl, #24]
   85114:	6961      	ldr	r1, [r4, #20]
   85116:	3418      	adds	r4, #24
   85118:	f8ca 101c 	str.w	r1, [sl, #28]
   8511c:	e72e      	b.n	84f7c <_realloc_r+0x1dc>
   8511e:	4621      	mov	r1, r4
   85120:	4638      	mov	r0, r7
   85122:	f8cd c004 	str.w	ip, [sp, #4]
   85126:	f7ff fdd1 	bl	84ccc <memmove>
   8512a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8512e:	e784      	b.n	8503a <_realloc_r+0x29a>
   85130:	68a3      	ldr	r3, [r4, #8]
   85132:	2a24      	cmp	r2, #36	; 0x24
   85134:	f8ca 3010 	str.w	r3, [sl, #16]
   85138:	68e3      	ldr	r3, [r4, #12]
   8513a:	f8ca 3014 	str.w	r3, [sl, #20]
   8513e:	d003      	beq.n	85148 <_realloc_r+0x3a8>
   85140:	3410      	adds	r4, #16
   85142:	f10a 0318 	add.w	r3, sl, #24
   85146:	e772      	b.n	8502e <_realloc_r+0x28e>
   85148:	6922      	ldr	r2, [r4, #16]
   8514a:	f10a 0320 	add.w	r3, sl, #32
   8514e:	f8ca 2018 	str.w	r2, [sl, #24]
   85152:	6962      	ldr	r2, [r4, #20]
   85154:	3418      	adds	r4, #24
   85156:	f8ca 201c 	str.w	r2, [sl, #28]
   8515a:	e768      	b.n	8502e <_realloc_r+0x28e>
   8515c:	200705e0 	.word	0x200705e0

00085160 <_sbrk_r>:
   85160:	b538      	push	{r3, r4, r5, lr}
   85162:	4c07      	ldr	r4, [pc, #28]	; (85180 <_sbrk_r+0x20>)
   85164:	2300      	movs	r3, #0
   85166:	4605      	mov	r5, r0
   85168:	4608      	mov	r0, r1
   8516a:	6023      	str	r3, [r4, #0]
   8516c:	f7fd fa16 	bl	8259c <_sbrk>
   85170:	1c43      	adds	r3, r0, #1
   85172:	d000      	beq.n	85176 <_sbrk_r+0x16>
   85174:	bd38      	pop	{r3, r4, r5, pc}
   85176:	6823      	ldr	r3, [r4, #0]
   85178:	2b00      	cmp	r3, #0
   8517a:	d0fb      	beq.n	85174 <_sbrk_r+0x14>
   8517c:	602b      	str	r3, [r5, #0]
   8517e:	bd38      	pop	{r3, r4, r5, pc}
   85180:	2007ace8 	.word	0x2007ace8

00085184 <__sread>:
   85184:	b510      	push	{r4, lr}
   85186:	460c      	mov	r4, r1
   85188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8518c:	f000 f9c2 	bl	85514 <_read_r>
   85190:	2800      	cmp	r0, #0
   85192:	db03      	blt.n	8519c <__sread+0x18>
   85194:	6d23      	ldr	r3, [r4, #80]	; 0x50
   85196:	4403      	add	r3, r0
   85198:	6523      	str	r3, [r4, #80]	; 0x50
   8519a:	bd10      	pop	{r4, pc}
   8519c:	89a3      	ldrh	r3, [r4, #12]
   8519e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   851a2:	81a3      	strh	r3, [r4, #12]
   851a4:	bd10      	pop	{r4, pc}
   851a6:	bf00      	nop

000851a8 <__swrite>:
   851a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   851ac:	460c      	mov	r4, r1
   851ae:	8989      	ldrh	r1, [r1, #12]
   851b0:	461d      	mov	r5, r3
   851b2:	05cb      	lsls	r3, r1, #23
   851b4:	4616      	mov	r6, r2
   851b6:	4607      	mov	r7, r0
   851b8:	d506      	bpl.n	851c8 <__swrite+0x20>
   851ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   851be:	2200      	movs	r2, #0
   851c0:	2302      	movs	r3, #2
   851c2:	f000 f993 	bl	854ec <_lseek_r>
   851c6:	89a1      	ldrh	r1, [r4, #12]
   851c8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   851cc:	81a1      	strh	r1, [r4, #12]
   851ce:	4638      	mov	r0, r7
   851d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   851d4:	4632      	mov	r2, r6
   851d6:	462b      	mov	r3, r5
   851d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   851dc:	f000 b89e 	b.w	8531c <_write_r>

000851e0 <__sseek>:
   851e0:	b510      	push	{r4, lr}
   851e2:	460c      	mov	r4, r1
   851e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   851e8:	f000 f980 	bl	854ec <_lseek_r>
   851ec:	89a3      	ldrh	r3, [r4, #12]
   851ee:	1c42      	adds	r2, r0, #1
   851f0:	bf0e      	itee	eq
   851f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   851f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   851fa:	6520      	strne	r0, [r4, #80]	; 0x50
   851fc:	81a3      	strh	r3, [r4, #12]
   851fe:	bd10      	pop	{r4, pc}

00085200 <__sclose>:
   85200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85204:	f000 b8f2 	b.w	853ec <_close_r>

00085208 <__swbuf_r>:
   85208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8520a:	460d      	mov	r5, r1
   8520c:	4614      	mov	r4, r2
   8520e:	4607      	mov	r7, r0
   85210:	b110      	cbz	r0, 85218 <__swbuf_r+0x10>
   85212:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85214:	2b00      	cmp	r3, #0
   85216:	d048      	beq.n	852aa <__swbuf_r+0xa2>
   85218:	89a2      	ldrh	r2, [r4, #12]
   8521a:	69a0      	ldr	r0, [r4, #24]
   8521c:	b293      	uxth	r3, r2
   8521e:	60a0      	str	r0, [r4, #8]
   85220:	0718      	lsls	r0, r3, #28
   85222:	d538      	bpl.n	85296 <__swbuf_r+0x8e>
   85224:	6926      	ldr	r6, [r4, #16]
   85226:	2e00      	cmp	r6, #0
   85228:	d035      	beq.n	85296 <__swbuf_r+0x8e>
   8522a:	0499      	lsls	r1, r3, #18
   8522c:	b2ed      	uxtb	r5, r5
   8522e:	d515      	bpl.n	8525c <__swbuf_r+0x54>
   85230:	6823      	ldr	r3, [r4, #0]
   85232:	6962      	ldr	r2, [r4, #20]
   85234:	1b9e      	subs	r6, r3, r6
   85236:	4296      	cmp	r6, r2
   85238:	da1c      	bge.n	85274 <__swbuf_r+0x6c>
   8523a:	3601      	adds	r6, #1
   8523c:	68a2      	ldr	r2, [r4, #8]
   8523e:	1c59      	adds	r1, r3, #1
   85240:	3a01      	subs	r2, #1
   85242:	60a2      	str	r2, [r4, #8]
   85244:	6021      	str	r1, [r4, #0]
   85246:	701d      	strb	r5, [r3, #0]
   85248:	6963      	ldr	r3, [r4, #20]
   8524a:	42b3      	cmp	r3, r6
   8524c:	d01a      	beq.n	85284 <__swbuf_r+0x7c>
   8524e:	89a3      	ldrh	r3, [r4, #12]
   85250:	07db      	lsls	r3, r3, #31
   85252:	d501      	bpl.n	85258 <__swbuf_r+0x50>
   85254:	2d0a      	cmp	r5, #10
   85256:	d015      	beq.n	85284 <__swbuf_r+0x7c>
   85258:	4628      	mov	r0, r5
   8525a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8525c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8525e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85262:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   85266:	6663      	str	r3, [r4, #100]	; 0x64
   85268:	6823      	ldr	r3, [r4, #0]
   8526a:	81a2      	strh	r2, [r4, #12]
   8526c:	6962      	ldr	r2, [r4, #20]
   8526e:	1b9e      	subs	r6, r3, r6
   85270:	4296      	cmp	r6, r2
   85272:	dbe2      	blt.n	8523a <__swbuf_r+0x32>
   85274:	4638      	mov	r0, r7
   85276:	4621      	mov	r1, r4
   85278:	f7fe fde4 	bl	83e44 <_fflush_r>
   8527c:	b940      	cbnz	r0, 85290 <__swbuf_r+0x88>
   8527e:	6823      	ldr	r3, [r4, #0]
   85280:	2601      	movs	r6, #1
   85282:	e7db      	b.n	8523c <__swbuf_r+0x34>
   85284:	4638      	mov	r0, r7
   85286:	4621      	mov	r1, r4
   85288:	f7fe fddc 	bl	83e44 <_fflush_r>
   8528c:	2800      	cmp	r0, #0
   8528e:	d0e3      	beq.n	85258 <__swbuf_r+0x50>
   85290:	f04f 30ff 	mov.w	r0, #4294967295
   85294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85296:	4638      	mov	r0, r7
   85298:	4621      	mov	r1, r4
   8529a:	f7fe fcbd 	bl	83c18 <__swsetup_r>
   8529e:	2800      	cmp	r0, #0
   852a0:	d1f6      	bne.n	85290 <__swbuf_r+0x88>
   852a2:	89a2      	ldrh	r2, [r4, #12]
   852a4:	6926      	ldr	r6, [r4, #16]
   852a6:	b293      	uxth	r3, r2
   852a8:	e7bf      	b.n	8522a <__swbuf_r+0x22>
   852aa:	f7fe fde7 	bl	83e7c <__sinit>
   852ae:	e7b3      	b.n	85218 <__swbuf_r+0x10>

000852b0 <_wcrtomb_r>:
   852b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   852b4:	461e      	mov	r6, r3
   852b6:	b086      	sub	sp, #24
   852b8:	460c      	mov	r4, r1
   852ba:	4605      	mov	r5, r0
   852bc:	4617      	mov	r7, r2
   852be:	4b0f      	ldr	r3, [pc, #60]	; (852fc <_wcrtomb_r+0x4c>)
   852c0:	b191      	cbz	r1, 852e8 <_wcrtomb_r+0x38>
   852c2:	f8d3 8000 	ldr.w	r8, [r3]
   852c6:	f7ff f999 	bl	845fc <__locale_charset>
   852ca:	9600      	str	r6, [sp, #0]
   852cc:	4603      	mov	r3, r0
   852ce:	4621      	mov	r1, r4
   852d0:	463a      	mov	r2, r7
   852d2:	4628      	mov	r0, r5
   852d4:	47c0      	blx	r8
   852d6:	1c43      	adds	r3, r0, #1
   852d8:	d103      	bne.n	852e2 <_wcrtomb_r+0x32>
   852da:	2200      	movs	r2, #0
   852dc:	238a      	movs	r3, #138	; 0x8a
   852de:	6032      	str	r2, [r6, #0]
   852e0:	602b      	str	r3, [r5, #0]
   852e2:	b006      	add	sp, #24
   852e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   852e8:	681f      	ldr	r7, [r3, #0]
   852ea:	f7ff f987 	bl	845fc <__locale_charset>
   852ee:	9600      	str	r6, [sp, #0]
   852f0:	4603      	mov	r3, r0
   852f2:	4622      	mov	r2, r4
   852f4:	4628      	mov	r0, r5
   852f6:	a903      	add	r1, sp, #12
   852f8:	47b8      	blx	r7
   852fa:	e7ec      	b.n	852d6 <_wcrtomb_r+0x26>
   852fc:	200709f0 	.word	0x200709f0

00085300 <__ascii_wctomb>:
   85300:	b121      	cbz	r1, 8530c <__ascii_wctomb+0xc>
   85302:	2aff      	cmp	r2, #255	; 0xff
   85304:	d804      	bhi.n	85310 <__ascii_wctomb+0x10>
   85306:	700a      	strb	r2, [r1, #0]
   85308:	2001      	movs	r0, #1
   8530a:	4770      	bx	lr
   8530c:	4608      	mov	r0, r1
   8530e:	4770      	bx	lr
   85310:	238a      	movs	r3, #138	; 0x8a
   85312:	6003      	str	r3, [r0, #0]
   85314:	f04f 30ff 	mov.w	r0, #4294967295
   85318:	4770      	bx	lr
   8531a:	bf00      	nop

0008531c <_write_r>:
   8531c:	b570      	push	{r4, r5, r6, lr}
   8531e:	4c08      	ldr	r4, [pc, #32]	; (85340 <_write_r+0x24>)
   85320:	4606      	mov	r6, r0
   85322:	2500      	movs	r5, #0
   85324:	4608      	mov	r0, r1
   85326:	4611      	mov	r1, r2
   85328:	461a      	mov	r2, r3
   8532a:	6025      	str	r5, [r4, #0]
   8532c:	f7fc fb7c 	bl	81a28 <_write>
   85330:	1c43      	adds	r3, r0, #1
   85332:	d000      	beq.n	85336 <_write_r+0x1a>
   85334:	bd70      	pop	{r4, r5, r6, pc}
   85336:	6823      	ldr	r3, [r4, #0]
   85338:	2b00      	cmp	r3, #0
   8533a:	d0fb      	beq.n	85334 <_write_r+0x18>
   8533c:	6033      	str	r3, [r6, #0]
   8533e:	bd70      	pop	{r4, r5, r6, pc}
   85340:	2007ace8 	.word	0x2007ace8

00085344 <__register_exitproc>:
   85344:	b5f0      	push	{r4, r5, r6, r7, lr}
   85346:	4c27      	ldr	r4, [pc, #156]	; (853e4 <__register_exitproc+0xa0>)
   85348:	b085      	sub	sp, #20
   8534a:	6826      	ldr	r6, [r4, #0]
   8534c:	4607      	mov	r7, r0
   8534e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   85352:	2c00      	cmp	r4, #0
   85354:	d040      	beq.n	853d8 <__register_exitproc+0x94>
   85356:	6865      	ldr	r5, [r4, #4]
   85358:	2d1f      	cmp	r5, #31
   8535a:	dd1e      	ble.n	8539a <__register_exitproc+0x56>
   8535c:	4822      	ldr	r0, [pc, #136]	; (853e8 <__register_exitproc+0xa4>)
   8535e:	b918      	cbnz	r0, 85368 <__register_exitproc+0x24>
   85360:	f04f 30ff 	mov.w	r0, #4294967295
   85364:	b005      	add	sp, #20
   85366:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85368:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8536c:	9103      	str	r1, [sp, #12]
   8536e:	9202      	str	r2, [sp, #8]
   85370:	9301      	str	r3, [sp, #4]
   85372:	f7ff f9bd 	bl	846f0 <malloc>
   85376:	9903      	ldr	r1, [sp, #12]
   85378:	4604      	mov	r4, r0
   8537a:	9a02      	ldr	r2, [sp, #8]
   8537c:	9b01      	ldr	r3, [sp, #4]
   8537e:	2800      	cmp	r0, #0
   85380:	d0ee      	beq.n	85360 <__register_exitproc+0x1c>
   85382:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   85386:	2000      	movs	r0, #0
   85388:	6025      	str	r5, [r4, #0]
   8538a:	6060      	str	r0, [r4, #4]
   8538c:	4605      	mov	r5, r0
   8538e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85392:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   85396:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8539a:	b93f      	cbnz	r7, 853ac <__register_exitproc+0x68>
   8539c:	1c6b      	adds	r3, r5, #1
   8539e:	2000      	movs	r0, #0
   853a0:	3502      	adds	r5, #2
   853a2:	6063      	str	r3, [r4, #4]
   853a4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   853a8:	b005      	add	sp, #20
   853aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   853ac:	2601      	movs	r6, #1
   853ae:	40ae      	lsls	r6, r5
   853b0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   853b4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   853b8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   853bc:	2f02      	cmp	r7, #2
   853be:	ea42 0206 	orr.w	r2, r2, r6
   853c2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   853c6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   853ca:	d1e7      	bne.n	8539c <__register_exitproc+0x58>
   853cc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   853d0:	431e      	orrs	r6, r3
   853d2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   853d6:	e7e1      	b.n	8539c <__register_exitproc+0x58>
   853d8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   853dc:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   853e0:	e7b9      	b.n	85356 <__register_exitproc+0x12>
   853e2:	bf00      	nop
   853e4:	00085e0c 	.word	0x00085e0c
   853e8:	000846f1 	.word	0x000846f1

000853ec <_close_r>:
   853ec:	b538      	push	{r3, r4, r5, lr}
   853ee:	4c07      	ldr	r4, [pc, #28]	; (8540c <_close_r+0x20>)
   853f0:	2300      	movs	r3, #0
   853f2:	4605      	mov	r5, r0
   853f4:	4608      	mov	r0, r1
   853f6:	6023      	str	r3, [r4, #0]
   853f8:	f7fd f8ea 	bl	825d0 <_close>
   853fc:	1c43      	adds	r3, r0, #1
   853fe:	d000      	beq.n	85402 <_close_r+0x16>
   85400:	bd38      	pop	{r3, r4, r5, pc}
   85402:	6823      	ldr	r3, [r4, #0]
   85404:	2b00      	cmp	r3, #0
   85406:	d0fb      	beq.n	85400 <_close_r+0x14>
   85408:	602b      	str	r3, [r5, #0]
   8540a:	bd38      	pop	{r3, r4, r5, pc}
   8540c:	2007ace8 	.word	0x2007ace8

00085410 <_fclose_r>:
   85410:	b570      	push	{r4, r5, r6, lr}
   85412:	460c      	mov	r4, r1
   85414:	4605      	mov	r5, r0
   85416:	b131      	cbz	r1, 85426 <_fclose_r+0x16>
   85418:	b110      	cbz	r0, 85420 <_fclose_r+0x10>
   8541a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8541c:	2b00      	cmp	r3, #0
   8541e:	d02f      	beq.n	85480 <_fclose_r+0x70>
   85420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85424:	b90b      	cbnz	r3, 8542a <_fclose_r+0x1a>
   85426:	2000      	movs	r0, #0
   85428:	bd70      	pop	{r4, r5, r6, pc}
   8542a:	4628      	mov	r0, r5
   8542c:	4621      	mov	r1, r4
   8542e:	f7fe fd09 	bl	83e44 <_fflush_r>
   85432:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85434:	4606      	mov	r6, r0
   85436:	b133      	cbz	r3, 85446 <_fclose_r+0x36>
   85438:	4628      	mov	r0, r5
   8543a:	69e1      	ldr	r1, [r4, #28]
   8543c:	4798      	blx	r3
   8543e:	2800      	cmp	r0, #0
   85440:	bfb8      	it	lt
   85442:	f04f 36ff 	movlt.w	r6, #4294967295
   85446:	89a3      	ldrh	r3, [r4, #12]
   85448:	061b      	lsls	r3, r3, #24
   8544a:	d41c      	bmi.n	85486 <_fclose_r+0x76>
   8544c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8544e:	b141      	cbz	r1, 85462 <_fclose_r+0x52>
   85450:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85454:	4299      	cmp	r1, r3
   85456:	d002      	beq.n	8545e <_fclose_r+0x4e>
   85458:	4628      	mov	r0, r5
   8545a:	f7fe fe53 	bl	84104 <_free_r>
   8545e:	2300      	movs	r3, #0
   85460:	6323      	str	r3, [r4, #48]	; 0x30
   85462:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85464:	b121      	cbz	r1, 85470 <_fclose_r+0x60>
   85466:	4628      	mov	r0, r5
   85468:	f7fe fe4c 	bl	84104 <_free_r>
   8546c:	2300      	movs	r3, #0
   8546e:	6463      	str	r3, [r4, #68]	; 0x44
   85470:	f7fe fd7e 	bl	83f70 <__sfp_lock_acquire>
   85474:	2300      	movs	r3, #0
   85476:	81a3      	strh	r3, [r4, #12]
   85478:	f7fe fd7c 	bl	83f74 <__sfp_lock_release>
   8547c:	4630      	mov	r0, r6
   8547e:	bd70      	pop	{r4, r5, r6, pc}
   85480:	f7fe fcfc 	bl	83e7c <__sinit>
   85484:	e7cc      	b.n	85420 <_fclose_r+0x10>
   85486:	4628      	mov	r0, r5
   85488:	6921      	ldr	r1, [r4, #16]
   8548a:	f7fe fe3b 	bl	84104 <_free_r>
   8548e:	e7dd      	b.n	8544c <_fclose_r+0x3c>

00085490 <fclose>:
   85490:	4b02      	ldr	r3, [pc, #8]	; (8549c <fclose+0xc>)
   85492:	4601      	mov	r1, r0
   85494:	6818      	ldr	r0, [r3, #0]
   85496:	f7ff bfbb 	b.w	85410 <_fclose_r>
   8549a:	bf00      	nop
   8549c:	200705b8 	.word	0x200705b8

000854a0 <_fstat_r>:
   854a0:	b538      	push	{r3, r4, r5, lr}
   854a2:	4c08      	ldr	r4, [pc, #32]	; (854c4 <_fstat_r+0x24>)
   854a4:	2300      	movs	r3, #0
   854a6:	4605      	mov	r5, r0
   854a8:	4608      	mov	r0, r1
   854aa:	4611      	mov	r1, r2
   854ac:	6023      	str	r3, [r4, #0]
   854ae:	f7fd f893 	bl	825d8 <_fstat>
   854b2:	1c43      	adds	r3, r0, #1
   854b4:	d000      	beq.n	854b8 <_fstat_r+0x18>
   854b6:	bd38      	pop	{r3, r4, r5, pc}
   854b8:	6823      	ldr	r3, [r4, #0]
   854ba:	2b00      	cmp	r3, #0
   854bc:	d0fb      	beq.n	854b6 <_fstat_r+0x16>
   854be:	602b      	str	r3, [r5, #0]
   854c0:	bd38      	pop	{r3, r4, r5, pc}
   854c2:	bf00      	nop
   854c4:	2007ace8 	.word	0x2007ace8

000854c8 <_isatty_r>:
   854c8:	b538      	push	{r3, r4, r5, lr}
   854ca:	4c07      	ldr	r4, [pc, #28]	; (854e8 <_isatty_r+0x20>)
   854cc:	2300      	movs	r3, #0
   854ce:	4605      	mov	r5, r0
   854d0:	4608      	mov	r0, r1
   854d2:	6023      	str	r3, [r4, #0]
   854d4:	f7fd f886 	bl	825e4 <_isatty>
   854d8:	1c43      	adds	r3, r0, #1
   854da:	d000      	beq.n	854de <_isatty_r+0x16>
   854dc:	bd38      	pop	{r3, r4, r5, pc}
   854de:	6823      	ldr	r3, [r4, #0]
   854e0:	2b00      	cmp	r3, #0
   854e2:	d0fb      	beq.n	854dc <_isatty_r+0x14>
   854e4:	602b      	str	r3, [r5, #0]
   854e6:	bd38      	pop	{r3, r4, r5, pc}
   854e8:	2007ace8 	.word	0x2007ace8

000854ec <_lseek_r>:
   854ec:	b570      	push	{r4, r5, r6, lr}
   854ee:	4c08      	ldr	r4, [pc, #32]	; (85510 <_lseek_r+0x24>)
   854f0:	4606      	mov	r6, r0
   854f2:	2500      	movs	r5, #0
   854f4:	4608      	mov	r0, r1
   854f6:	4611      	mov	r1, r2
   854f8:	461a      	mov	r2, r3
   854fa:	6025      	str	r5, [r4, #0]
   854fc:	f7fd f874 	bl	825e8 <_lseek>
   85500:	1c43      	adds	r3, r0, #1
   85502:	d000      	beq.n	85506 <_lseek_r+0x1a>
   85504:	bd70      	pop	{r4, r5, r6, pc}
   85506:	6823      	ldr	r3, [r4, #0]
   85508:	2b00      	cmp	r3, #0
   8550a:	d0fb      	beq.n	85504 <_lseek_r+0x18>
   8550c:	6033      	str	r3, [r6, #0]
   8550e:	bd70      	pop	{r4, r5, r6, pc}
   85510:	2007ace8 	.word	0x2007ace8

00085514 <_read_r>:
   85514:	b570      	push	{r4, r5, r6, lr}
   85516:	4c08      	ldr	r4, [pc, #32]	; (85538 <_read_r+0x24>)
   85518:	4606      	mov	r6, r0
   8551a:	2500      	movs	r5, #0
   8551c:	4608      	mov	r0, r1
   8551e:	4611      	mov	r1, r2
   85520:	461a      	mov	r2, r3
   85522:	6025      	str	r5, [r4, #0]
   85524:	f7fa fe10 	bl	80148 <_read>
   85528:	1c43      	adds	r3, r0, #1
   8552a:	d000      	beq.n	8552e <_read_r+0x1a>
   8552c:	bd70      	pop	{r4, r5, r6, pc}
   8552e:	6823      	ldr	r3, [r4, #0]
   85530:	2b00      	cmp	r3, #0
   85532:	d0fb      	beq.n	8552c <_read_r+0x18>
   85534:	6033      	str	r3, [r6, #0]
   85536:	bd70      	pop	{r4, r5, r6, pc}
   85538:	2007ace8 	.word	0x2007ace8

0008553c <__aeabi_uldivmod>:
   8553c:	b94b      	cbnz	r3, 85552 <__aeabi_uldivmod+0x16>
   8553e:	b942      	cbnz	r2, 85552 <__aeabi_uldivmod+0x16>
   85540:	2900      	cmp	r1, #0
   85542:	bf08      	it	eq
   85544:	2800      	cmpeq	r0, #0
   85546:	d002      	beq.n	8554e <__aeabi_uldivmod+0x12>
   85548:	f04f 31ff 	mov.w	r1, #4294967295
   8554c:	4608      	mov	r0, r1
   8554e:	f000 b83b 	b.w	855c8 <__aeabi_idiv0>
   85552:	b082      	sub	sp, #8
   85554:	46ec      	mov	ip, sp
   85556:	e92d 5000 	stmdb	sp!, {ip, lr}
   8555a:	f000 f81d 	bl	85598 <__gnu_uldivmod_helper>
   8555e:	f8dd e004 	ldr.w	lr, [sp, #4]
   85562:	b002      	add	sp, #8
   85564:	bc0c      	pop	{r2, r3}
   85566:	4770      	bx	lr

00085568 <__gnu_ldivmod_helper>:
   85568:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8556c:	9e08      	ldr	r6, [sp, #32]
   8556e:	4614      	mov	r4, r2
   85570:	461d      	mov	r5, r3
   85572:	4680      	mov	r8, r0
   85574:	4689      	mov	r9, r1
   85576:	f000 f829 	bl	855cc <__divdi3>
   8557a:	fb04 f301 	mul.w	r3, r4, r1
   8557e:	fba4 ab00 	umull	sl, fp, r4, r0
   85582:	fb00 3205 	mla	r2, r0, r5, r3
   85586:	4493      	add	fp, r2
   85588:	ebb8 080a 	subs.w	r8, r8, sl
   8558c:	eb69 090b 	sbc.w	r9, r9, fp
   85590:	e9c6 8900 	strd	r8, r9, [r6]
   85594:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085598 <__gnu_uldivmod_helper>:
   85598:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8559c:	9e08      	ldr	r6, [sp, #32]
   8559e:	4614      	mov	r4, r2
   855a0:	461d      	mov	r5, r3
   855a2:	4680      	mov	r8, r0
   855a4:	4689      	mov	r9, r1
   855a6:	f000 f961 	bl	8586c <__udivdi3>
   855aa:	fb00 f505 	mul.w	r5, r0, r5
   855ae:	fba0 ab04 	umull	sl, fp, r0, r4
   855b2:	fb04 5401 	mla	r4, r4, r1, r5
   855b6:	44a3      	add	fp, r4
   855b8:	ebb8 080a 	subs.w	r8, r8, sl
   855bc:	eb69 090b 	sbc.w	r9, r9, fp
   855c0:	e9c6 8900 	strd	r8, r9, [r6]
   855c4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000855c8 <__aeabi_idiv0>:
   855c8:	4770      	bx	lr
   855ca:	bf00      	nop

000855cc <__divdi3>:
   855cc:	2900      	cmp	r1, #0
   855ce:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   855d2:	f2c0 80a1 	blt.w	85718 <__divdi3+0x14c>
   855d6:	2400      	movs	r4, #0
   855d8:	2b00      	cmp	r3, #0
   855da:	f2c0 8098 	blt.w	8570e <__divdi3+0x142>
   855de:	4615      	mov	r5, r2
   855e0:	4606      	mov	r6, r0
   855e2:	460f      	mov	r7, r1
   855e4:	2b00      	cmp	r3, #0
   855e6:	d13f      	bne.n	85668 <__divdi3+0x9c>
   855e8:	428a      	cmp	r2, r1
   855ea:	d958      	bls.n	8569e <__divdi3+0xd2>
   855ec:	fab2 f382 	clz	r3, r2
   855f0:	b14b      	cbz	r3, 85606 <__divdi3+0x3a>
   855f2:	f1c3 0220 	rsb	r2, r3, #32
   855f6:	fa01 f703 	lsl.w	r7, r1, r3
   855fa:	fa20 f202 	lsr.w	r2, r0, r2
   855fe:	409d      	lsls	r5, r3
   85600:	fa00 f603 	lsl.w	r6, r0, r3
   85604:	4317      	orrs	r7, r2
   85606:	0c29      	lsrs	r1, r5, #16
   85608:	fbb7 f2f1 	udiv	r2, r7, r1
   8560c:	fb01 7712 	mls	r7, r1, r2, r7
   85610:	b2a8      	uxth	r0, r5
   85612:	fb00 f302 	mul.w	r3, r0, r2
   85616:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8561a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   8561e:	42bb      	cmp	r3, r7
   85620:	d909      	bls.n	85636 <__divdi3+0x6a>
   85622:	197f      	adds	r7, r7, r5
   85624:	f102 3cff 	add.w	ip, r2, #4294967295
   85628:	f080 8105 	bcs.w	85836 <__divdi3+0x26a>
   8562c:	42bb      	cmp	r3, r7
   8562e:	f240 8102 	bls.w	85836 <__divdi3+0x26a>
   85632:	3a02      	subs	r2, #2
   85634:	442f      	add	r7, r5
   85636:	1aff      	subs	r7, r7, r3
   85638:	fbb7 f3f1 	udiv	r3, r7, r1
   8563c:	fb01 7113 	mls	r1, r1, r3, r7
   85640:	fb00 f003 	mul.w	r0, r0, r3
   85644:	b2b6      	uxth	r6, r6
   85646:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8564a:	4288      	cmp	r0, r1
   8564c:	d908      	bls.n	85660 <__divdi3+0x94>
   8564e:	1949      	adds	r1, r1, r5
   85650:	f103 37ff 	add.w	r7, r3, #4294967295
   85654:	f080 80f1 	bcs.w	8583a <__divdi3+0x26e>
   85658:	4288      	cmp	r0, r1
   8565a:	f240 80ee 	bls.w	8583a <__divdi3+0x26e>
   8565e:	3b02      	subs	r3, #2
   85660:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85664:	2300      	movs	r3, #0
   85666:	e003      	b.n	85670 <__divdi3+0xa4>
   85668:	428b      	cmp	r3, r1
   8566a:	d90a      	bls.n	85682 <__divdi3+0xb6>
   8566c:	2300      	movs	r3, #0
   8566e:	461a      	mov	r2, r3
   85670:	4610      	mov	r0, r2
   85672:	4619      	mov	r1, r3
   85674:	b114      	cbz	r4, 8567c <__divdi3+0xb0>
   85676:	4240      	negs	r0, r0
   85678:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8567c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85680:	4770      	bx	lr
   85682:	fab3 f883 	clz	r8, r3
   85686:	f1b8 0f00 	cmp.w	r8, #0
   8568a:	f040 8088 	bne.w	8579e <__divdi3+0x1d2>
   8568e:	428b      	cmp	r3, r1
   85690:	d302      	bcc.n	85698 <__divdi3+0xcc>
   85692:	4282      	cmp	r2, r0
   85694:	f200 80e2 	bhi.w	8585c <__divdi3+0x290>
   85698:	2300      	movs	r3, #0
   8569a:	2201      	movs	r2, #1
   8569c:	e7e8      	b.n	85670 <__divdi3+0xa4>
   8569e:	b912      	cbnz	r2, 856a6 <__divdi3+0xda>
   856a0:	2301      	movs	r3, #1
   856a2:	fbb3 f5f2 	udiv	r5, r3, r2
   856a6:	fab5 f285 	clz	r2, r5
   856aa:	2a00      	cmp	r2, #0
   856ac:	d13a      	bne.n	85724 <__divdi3+0x158>
   856ae:	1b7f      	subs	r7, r7, r5
   856b0:	0c28      	lsrs	r0, r5, #16
   856b2:	fa1f fc85 	uxth.w	ip, r5
   856b6:	2301      	movs	r3, #1
   856b8:	fbb7 f1f0 	udiv	r1, r7, r0
   856bc:	fb00 7711 	mls	r7, r0, r1, r7
   856c0:	fb0c f201 	mul.w	r2, ip, r1
   856c4:	ea4f 4816 	mov.w	r8, r6, lsr #16
   856c8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   856cc:	42ba      	cmp	r2, r7
   856ce:	d907      	bls.n	856e0 <__divdi3+0x114>
   856d0:	197f      	adds	r7, r7, r5
   856d2:	f101 38ff 	add.w	r8, r1, #4294967295
   856d6:	d202      	bcs.n	856de <__divdi3+0x112>
   856d8:	42ba      	cmp	r2, r7
   856da:	f200 80c4 	bhi.w	85866 <__divdi3+0x29a>
   856de:	4641      	mov	r1, r8
   856e0:	1abf      	subs	r7, r7, r2
   856e2:	fbb7 f2f0 	udiv	r2, r7, r0
   856e6:	fb00 7012 	mls	r0, r0, r2, r7
   856ea:	fb0c fc02 	mul.w	ip, ip, r2
   856ee:	b2b6      	uxth	r6, r6
   856f0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   856f4:	4584      	cmp	ip, r0
   856f6:	d907      	bls.n	85708 <__divdi3+0x13c>
   856f8:	1940      	adds	r0, r0, r5
   856fa:	f102 37ff 	add.w	r7, r2, #4294967295
   856fe:	d202      	bcs.n	85706 <__divdi3+0x13a>
   85700:	4584      	cmp	ip, r0
   85702:	f200 80ae 	bhi.w	85862 <__divdi3+0x296>
   85706:	463a      	mov	r2, r7
   85708:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   8570c:	e7b0      	b.n	85670 <__divdi3+0xa4>
   8570e:	43e4      	mvns	r4, r4
   85710:	4252      	negs	r2, r2
   85712:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85716:	e762      	b.n	855de <__divdi3+0x12>
   85718:	4240      	negs	r0, r0
   8571a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8571e:	f04f 34ff 	mov.w	r4, #4294967295
   85722:	e759      	b.n	855d8 <__divdi3+0xc>
   85724:	4095      	lsls	r5, r2
   85726:	f1c2 0920 	rsb	r9, r2, #32
   8572a:	fa27 f109 	lsr.w	r1, r7, r9
   8572e:	fa26 f909 	lsr.w	r9, r6, r9
   85732:	4097      	lsls	r7, r2
   85734:	0c28      	lsrs	r0, r5, #16
   85736:	fbb1 f8f0 	udiv	r8, r1, r0
   8573a:	fb00 1118 	mls	r1, r0, r8, r1
   8573e:	fa1f fc85 	uxth.w	ip, r5
   85742:	fb0c f308 	mul.w	r3, ip, r8
   85746:	ea49 0907 	orr.w	r9, r9, r7
   8574a:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8574e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   85752:	428b      	cmp	r3, r1
   85754:	fa06 f602 	lsl.w	r6, r6, r2
   85758:	d908      	bls.n	8576c <__divdi3+0x1a0>
   8575a:	1949      	adds	r1, r1, r5
   8575c:	f108 32ff 	add.w	r2, r8, #4294967295
   85760:	d27a      	bcs.n	85858 <__divdi3+0x28c>
   85762:	428b      	cmp	r3, r1
   85764:	d978      	bls.n	85858 <__divdi3+0x28c>
   85766:	f1a8 0802 	sub.w	r8, r8, #2
   8576a:	4429      	add	r1, r5
   8576c:	1ac9      	subs	r1, r1, r3
   8576e:	fbb1 f3f0 	udiv	r3, r1, r0
   85772:	fb00 1713 	mls	r7, r0, r3, r1
   85776:	fb0c f203 	mul.w	r2, ip, r3
   8577a:	fa1f f989 	uxth.w	r9, r9
   8577e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   85782:	42ba      	cmp	r2, r7
   85784:	d907      	bls.n	85796 <__divdi3+0x1ca>
   85786:	197f      	adds	r7, r7, r5
   85788:	f103 31ff 	add.w	r1, r3, #4294967295
   8578c:	d260      	bcs.n	85850 <__divdi3+0x284>
   8578e:	42ba      	cmp	r2, r7
   85790:	d95e      	bls.n	85850 <__divdi3+0x284>
   85792:	3b02      	subs	r3, #2
   85794:	442f      	add	r7, r5
   85796:	1abf      	subs	r7, r7, r2
   85798:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8579c:	e78c      	b.n	856b8 <__divdi3+0xec>
   8579e:	f1c8 0220 	rsb	r2, r8, #32
   857a2:	fa25 f102 	lsr.w	r1, r5, r2
   857a6:	fa03 fc08 	lsl.w	ip, r3, r8
   857aa:	fa27 f302 	lsr.w	r3, r7, r2
   857ae:	fa20 f202 	lsr.w	r2, r0, r2
   857b2:	fa07 f708 	lsl.w	r7, r7, r8
   857b6:	ea41 0c0c 	orr.w	ip, r1, ip
   857ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
   857be:	fbb3 f1f9 	udiv	r1, r3, r9
   857c2:	fb09 3311 	mls	r3, r9, r1, r3
   857c6:	fa1f fa8c 	uxth.w	sl, ip
   857ca:	fb0a fb01 	mul.w	fp, sl, r1
   857ce:	4317      	orrs	r7, r2
   857d0:	0c3a      	lsrs	r2, r7, #16
   857d2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   857d6:	459b      	cmp	fp, r3
   857d8:	fa05 f008 	lsl.w	r0, r5, r8
   857dc:	d908      	bls.n	857f0 <__divdi3+0x224>
   857de:	eb13 030c 	adds.w	r3, r3, ip
   857e2:	f101 32ff 	add.w	r2, r1, #4294967295
   857e6:	d235      	bcs.n	85854 <__divdi3+0x288>
   857e8:	459b      	cmp	fp, r3
   857ea:	d933      	bls.n	85854 <__divdi3+0x288>
   857ec:	3902      	subs	r1, #2
   857ee:	4463      	add	r3, ip
   857f0:	ebcb 0303 	rsb	r3, fp, r3
   857f4:	fbb3 f2f9 	udiv	r2, r3, r9
   857f8:	fb09 3312 	mls	r3, r9, r2, r3
   857fc:	fb0a fa02 	mul.w	sl, sl, r2
   85800:	b2bf      	uxth	r7, r7
   85802:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   85806:	45ba      	cmp	sl, r7
   85808:	d908      	bls.n	8581c <__divdi3+0x250>
   8580a:	eb17 070c 	adds.w	r7, r7, ip
   8580e:	f102 33ff 	add.w	r3, r2, #4294967295
   85812:	d21b      	bcs.n	8584c <__divdi3+0x280>
   85814:	45ba      	cmp	sl, r7
   85816:	d919      	bls.n	8584c <__divdi3+0x280>
   85818:	3a02      	subs	r2, #2
   8581a:	4467      	add	r7, ip
   8581c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   85820:	fba5 0100 	umull	r0, r1, r5, r0
   85824:	ebca 0707 	rsb	r7, sl, r7
   85828:	428f      	cmp	r7, r1
   8582a:	f04f 0300 	mov.w	r3, #0
   8582e:	d30a      	bcc.n	85846 <__divdi3+0x27a>
   85830:	d005      	beq.n	8583e <__divdi3+0x272>
   85832:	462a      	mov	r2, r5
   85834:	e71c      	b.n	85670 <__divdi3+0xa4>
   85836:	4662      	mov	r2, ip
   85838:	e6fd      	b.n	85636 <__divdi3+0x6a>
   8583a:	463b      	mov	r3, r7
   8583c:	e710      	b.n	85660 <__divdi3+0x94>
   8583e:	fa06 f608 	lsl.w	r6, r6, r8
   85842:	4286      	cmp	r6, r0
   85844:	d2f5      	bcs.n	85832 <__divdi3+0x266>
   85846:	1e6a      	subs	r2, r5, #1
   85848:	2300      	movs	r3, #0
   8584a:	e711      	b.n	85670 <__divdi3+0xa4>
   8584c:	461a      	mov	r2, r3
   8584e:	e7e5      	b.n	8581c <__divdi3+0x250>
   85850:	460b      	mov	r3, r1
   85852:	e7a0      	b.n	85796 <__divdi3+0x1ca>
   85854:	4611      	mov	r1, r2
   85856:	e7cb      	b.n	857f0 <__divdi3+0x224>
   85858:	4690      	mov	r8, r2
   8585a:	e787      	b.n	8576c <__divdi3+0x1a0>
   8585c:	4643      	mov	r3, r8
   8585e:	4642      	mov	r2, r8
   85860:	e706      	b.n	85670 <__divdi3+0xa4>
   85862:	3a02      	subs	r2, #2
   85864:	e750      	b.n	85708 <__divdi3+0x13c>
   85866:	3902      	subs	r1, #2
   85868:	442f      	add	r7, r5
   8586a:	e739      	b.n	856e0 <__divdi3+0x114>

0008586c <__udivdi3>:
   8586c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85870:	4614      	mov	r4, r2
   85872:	4605      	mov	r5, r0
   85874:	460e      	mov	r6, r1
   85876:	2b00      	cmp	r3, #0
   85878:	d143      	bne.n	85902 <__udivdi3+0x96>
   8587a:	428a      	cmp	r2, r1
   8587c:	d953      	bls.n	85926 <__udivdi3+0xba>
   8587e:	fab2 f782 	clz	r7, r2
   85882:	b157      	cbz	r7, 8589a <__udivdi3+0x2e>
   85884:	f1c7 0620 	rsb	r6, r7, #32
   85888:	fa20 f606 	lsr.w	r6, r0, r6
   8588c:	fa01 f307 	lsl.w	r3, r1, r7
   85890:	fa02 f407 	lsl.w	r4, r2, r7
   85894:	fa00 f507 	lsl.w	r5, r0, r7
   85898:	431e      	orrs	r6, r3
   8589a:	0c21      	lsrs	r1, r4, #16
   8589c:	fbb6 f2f1 	udiv	r2, r6, r1
   858a0:	fb01 6612 	mls	r6, r1, r2, r6
   858a4:	b2a0      	uxth	r0, r4
   858a6:	fb00 f302 	mul.w	r3, r0, r2
   858aa:	0c2f      	lsrs	r7, r5, #16
   858ac:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   858b0:	42b3      	cmp	r3, r6
   858b2:	d909      	bls.n	858c8 <__udivdi3+0x5c>
   858b4:	1936      	adds	r6, r6, r4
   858b6:	f102 37ff 	add.w	r7, r2, #4294967295
   858ba:	f080 80fd 	bcs.w	85ab8 <__udivdi3+0x24c>
   858be:	42b3      	cmp	r3, r6
   858c0:	f240 80fa 	bls.w	85ab8 <__udivdi3+0x24c>
   858c4:	3a02      	subs	r2, #2
   858c6:	4426      	add	r6, r4
   858c8:	1af6      	subs	r6, r6, r3
   858ca:	fbb6 f3f1 	udiv	r3, r6, r1
   858ce:	fb01 6113 	mls	r1, r1, r3, r6
   858d2:	fb00 f003 	mul.w	r0, r0, r3
   858d6:	b2ad      	uxth	r5, r5
   858d8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   858dc:	4288      	cmp	r0, r1
   858de:	d908      	bls.n	858f2 <__udivdi3+0x86>
   858e0:	1909      	adds	r1, r1, r4
   858e2:	f103 36ff 	add.w	r6, r3, #4294967295
   858e6:	f080 80e9 	bcs.w	85abc <__udivdi3+0x250>
   858ea:	4288      	cmp	r0, r1
   858ec:	f240 80e6 	bls.w	85abc <__udivdi3+0x250>
   858f0:	3b02      	subs	r3, #2
   858f2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   858f6:	2300      	movs	r3, #0
   858f8:	4610      	mov	r0, r2
   858fa:	4619      	mov	r1, r3
   858fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85900:	4770      	bx	lr
   85902:	428b      	cmp	r3, r1
   85904:	d84c      	bhi.n	859a0 <__udivdi3+0x134>
   85906:	fab3 f683 	clz	r6, r3
   8590a:	2e00      	cmp	r6, #0
   8590c:	d14f      	bne.n	859ae <__udivdi3+0x142>
   8590e:	428b      	cmp	r3, r1
   85910:	d302      	bcc.n	85918 <__udivdi3+0xac>
   85912:	4282      	cmp	r2, r0
   85914:	f200 80dd 	bhi.w	85ad2 <__udivdi3+0x266>
   85918:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8591c:	2300      	movs	r3, #0
   8591e:	2201      	movs	r2, #1
   85920:	4610      	mov	r0, r2
   85922:	4619      	mov	r1, r3
   85924:	4770      	bx	lr
   85926:	b912      	cbnz	r2, 8592e <__udivdi3+0xc2>
   85928:	2401      	movs	r4, #1
   8592a:	fbb4 f4f2 	udiv	r4, r4, r2
   8592e:	fab4 f284 	clz	r2, r4
   85932:	2a00      	cmp	r2, #0
   85934:	f040 8082 	bne.w	85a3c <__udivdi3+0x1d0>
   85938:	1b09      	subs	r1, r1, r4
   8593a:	0c26      	lsrs	r6, r4, #16
   8593c:	b2a7      	uxth	r7, r4
   8593e:	2301      	movs	r3, #1
   85940:	fbb1 f0f6 	udiv	r0, r1, r6
   85944:	fb06 1110 	mls	r1, r6, r0, r1
   85948:	fb07 f200 	mul.w	r2, r7, r0
   8594c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   85950:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   85954:	428a      	cmp	r2, r1
   85956:	d907      	bls.n	85968 <__udivdi3+0xfc>
   85958:	1909      	adds	r1, r1, r4
   8595a:	f100 3cff 	add.w	ip, r0, #4294967295
   8595e:	d202      	bcs.n	85966 <__udivdi3+0xfa>
   85960:	428a      	cmp	r2, r1
   85962:	f200 80c8 	bhi.w	85af6 <__udivdi3+0x28a>
   85966:	4660      	mov	r0, ip
   85968:	1a89      	subs	r1, r1, r2
   8596a:	fbb1 f2f6 	udiv	r2, r1, r6
   8596e:	fb06 1112 	mls	r1, r6, r2, r1
   85972:	fb07 f702 	mul.w	r7, r7, r2
   85976:	b2ad      	uxth	r5, r5
   85978:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   8597c:	42af      	cmp	r7, r5
   8597e:	d908      	bls.n	85992 <__udivdi3+0x126>
   85980:	192c      	adds	r4, r5, r4
   85982:	f102 31ff 	add.w	r1, r2, #4294967295
   85986:	f080 809b 	bcs.w	85ac0 <__udivdi3+0x254>
   8598a:	42a7      	cmp	r7, r4
   8598c:	f240 8098 	bls.w	85ac0 <__udivdi3+0x254>
   85990:	3a02      	subs	r2, #2
   85992:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   85996:	4610      	mov	r0, r2
   85998:	4619      	mov	r1, r3
   8599a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8599e:	4770      	bx	lr
   859a0:	2300      	movs	r3, #0
   859a2:	461a      	mov	r2, r3
   859a4:	4610      	mov	r0, r2
   859a6:	4619      	mov	r1, r3
   859a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   859ac:	4770      	bx	lr
   859ae:	f1c6 0520 	rsb	r5, r6, #32
   859b2:	fa22 f705 	lsr.w	r7, r2, r5
   859b6:	fa03 f406 	lsl.w	r4, r3, r6
   859ba:	fa21 f305 	lsr.w	r3, r1, r5
   859be:	fa01 fb06 	lsl.w	fp, r1, r6
   859c2:	fa20 f505 	lsr.w	r5, r0, r5
   859c6:	433c      	orrs	r4, r7
   859c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
   859cc:	fbb3 fcf8 	udiv	ip, r3, r8
   859d0:	fb08 331c 	mls	r3, r8, ip, r3
   859d4:	fa1f f984 	uxth.w	r9, r4
   859d8:	fb09 fa0c 	mul.w	sl, r9, ip
   859dc:	ea45 0b0b 	orr.w	fp, r5, fp
   859e0:	ea4f 451b 	mov.w	r5, fp, lsr #16
   859e4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   859e8:	459a      	cmp	sl, r3
   859ea:	fa02 f206 	lsl.w	r2, r2, r6
   859ee:	d904      	bls.n	859fa <__udivdi3+0x18e>
   859f0:	191b      	adds	r3, r3, r4
   859f2:	f10c 35ff 	add.w	r5, ip, #4294967295
   859f6:	d36f      	bcc.n	85ad8 <__udivdi3+0x26c>
   859f8:	46ac      	mov	ip, r5
   859fa:	ebca 0303 	rsb	r3, sl, r3
   859fe:	fbb3 f5f8 	udiv	r5, r3, r8
   85a02:	fb08 3315 	mls	r3, r8, r5, r3
   85a06:	fb09 f905 	mul.w	r9, r9, r5
   85a0a:	fa1f fb8b 	uxth.w	fp, fp
   85a0e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   85a12:	45b9      	cmp	r9, r7
   85a14:	d904      	bls.n	85a20 <__udivdi3+0x1b4>
   85a16:	193f      	adds	r7, r7, r4
   85a18:	f105 33ff 	add.w	r3, r5, #4294967295
   85a1c:	d362      	bcc.n	85ae4 <__udivdi3+0x278>
   85a1e:	461d      	mov	r5, r3
   85a20:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   85a24:	fbac 2302 	umull	r2, r3, ip, r2
   85a28:	ebc9 0707 	rsb	r7, r9, r7
   85a2c:	429f      	cmp	r7, r3
   85a2e:	f04f 0500 	mov.w	r5, #0
   85a32:	d34a      	bcc.n	85aca <__udivdi3+0x25e>
   85a34:	d046      	beq.n	85ac4 <__udivdi3+0x258>
   85a36:	4662      	mov	r2, ip
   85a38:	462b      	mov	r3, r5
   85a3a:	e75d      	b.n	858f8 <__udivdi3+0x8c>
   85a3c:	4094      	lsls	r4, r2
   85a3e:	f1c2 0920 	rsb	r9, r2, #32
   85a42:	fa21 fc09 	lsr.w	ip, r1, r9
   85a46:	4091      	lsls	r1, r2
   85a48:	fa20 f909 	lsr.w	r9, r0, r9
   85a4c:	0c26      	lsrs	r6, r4, #16
   85a4e:	fbbc f8f6 	udiv	r8, ip, r6
   85a52:	fb06 cc18 	mls	ip, r6, r8, ip
   85a56:	b2a7      	uxth	r7, r4
   85a58:	fb07 f308 	mul.w	r3, r7, r8
   85a5c:	ea49 0901 	orr.w	r9, r9, r1
   85a60:	ea4f 4119 	mov.w	r1, r9, lsr #16
   85a64:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   85a68:	4563      	cmp	r3, ip
   85a6a:	fa00 f502 	lsl.w	r5, r0, r2
   85a6e:	d909      	bls.n	85a84 <__udivdi3+0x218>
   85a70:	eb1c 0c04 	adds.w	ip, ip, r4
   85a74:	f108 32ff 	add.w	r2, r8, #4294967295
   85a78:	d23b      	bcs.n	85af2 <__udivdi3+0x286>
   85a7a:	4563      	cmp	r3, ip
   85a7c:	d939      	bls.n	85af2 <__udivdi3+0x286>
   85a7e:	f1a8 0802 	sub.w	r8, r8, #2
   85a82:	44a4      	add	ip, r4
   85a84:	ebc3 0c0c 	rsb	ip, r3, ip
   85a88:	fbbc f3f6 	udiv	r3, ip, r6
   85a8c:	fb06 c113 	mls	r1, r6, r3, ip
   85a90:	fb07 f203 	mul.w	r2, r7, r3
   85a94:	fa1f f989 	uxth.w	r9, r9
   85a98:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   85a9c:	428a      	cmp	r2, r1
   85a9e:	d907      	bls.n	85ab0 <__udivdi3+0x244>
   85aa0:	1909      	adds	r1, r1, r4
   85aa2:	f103 30ff 	add.w	r0, r3, #4294967295
   85aa6:	d222      	bcs.n	85aee <__udivdi3+0x282>
   85aa8:	428a      	cmp	r2, r1
   85aaa:	d920      	bls.n	85aee <__udivdi3+0x282>
   85aac:	3b02      	subs	r3, #2
   85aae:	4421      	add	r1, r4
   85ab0:	1a89      	subs	r1, r1, r2
   85ab2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   85ab6:	e743      	b.n	85940 <__udivdi3+0xd4>
   85ab8:	463a      	mov	r2, r7
   85aba:	e705      	b.n	858c8 <__udivdi3+0x5c>
   85abc:	4633      	mov	r3, r6
   85abe:	e718      	b.n	858f2 <__udivdi3+0x86>
   85ac0:	460a      	mov	r2, r1
   85ac2:	e766      	b.n	85992 <__udivdi3+0x126>
   85ac4:	40b0      	lsls	r0, r6
   85ac6:	4290      	cmp	r0, r2
   85ac8:	d2b5      	bcs.n	85a36 <__udivdi3+0x1ca>
   85aca:	f10c 32ff 	add.w	r2, ip, #4294967295
   85ace:	2300      	movs	r3, #0
   85ad0:	e712      	b.n	858f8 <__udivdi3+0x8c>
   85ad2:	4633      	mov	r3, r6
   85ad4:	4632      	mov	r2, r6
   85ad6:	e70f      	b.n	858f8 <__udivdi3+0x8c>
   85ad8:	459a      	cmp	sl, r3
   85ada:	d98d      	bls.n	859f8 <__udivdi3+0x18c>
   85adc:	f1ac 0c02 	sub.w	ip, ip, #2
   85ae0:	4423      	add	r3, r4
   85ae2:	e78a      	b.n	859fa <__udivdi3+0x18e>
   85ae4:	45b9      	cmp	r9, r7
   85ae6:	d99a      	bls.n	85a1e <__udivdi3+0x1b2>
   85ae8:	3d02      	subs	r5, #2
   85aea:	4427      	add	r7, r4
   85aec:	e798      	b.n	85a20 <__udivdi3+0x1b4>
   85aee:	4603      	mov	r3, r0
   85af0:	e7de      	b.n	85ab0 <__udivdi3+0x244>
   85af2:	4690      	mov	r8, r2
   85af4:	e7c6      	b.n	85a84 <__udivdi3+0x218>
   85af6:	3802      	subs	r0, #2
   85af8:	4421      	add	r1, r4
   85afa:	e735      	b.n	85968 <__udivdi3+0xfc>
   85afc:	09097325 	.word	0x09097325
   85b00:	25096325 	.word	0x25096325
   85b04:	75250975 	.word	0x75250975
   85b08:	0d752509 	.word	0x0d752509
   85b0c:	0000000a 	.word	0x0000000a
   85b10:	454c4449 	.word	0x454c4449
   85b14:	00000000 	.word	0x00000000
   85b18:	00000a0d 	.word	0x00000a0d
   85b1c:	20726d54 	.word	0x20726d54
   85b20:	00637653 	.word	0x00637653
   85b24:	736e6f43 	.word	0x736e6f43
   85b28:	20656c6f 	.word	0x20656c6f
   85b2c:	64616572 	.word	0x64616572
   85b30:	00000a79 	.word	0x00000a79
   85b34:	3d3d3d3d 	.word	0x3d3d3d3d
   85b38:	3d3d3d3d 	.word	0x3d3d3d3d
   85b3c:	3d3d3d3d 	.word	0x3d3d3d3d
   85b40:	00000a3d 	.word	0x00000a3d
   85b44:	00000000 	.word	0x00000000
   85b48:	00000001 	.word	0x00000001
   85b4c:	00000002 	.word	0x00000002
   85b50:	00000003 	.word	0x00000003
   85b54:	6375530a 	.word	0x6375530a
   85b58:	73736563 	.word	0x73736563
   85b5c:	6c6c7566 	.word	0x6c6c7566
   85b60:	65722079 	.word	0x65722079
   85b64:	76696563 	.word	0x76696563
   85b68:	76206465 	.word	0x76206465
   85b6c:	65756c61 	.word	0x65756c61
   85b70:	7525203a 	.word	0x7525203a
   85b74:	0000000a 	.word	0x0000000a
   85b78:	7669470a 	.word	0x7669470a
   85b7c:	20676e69 	.word	0x20676e69
   85b80:	616d6573 	.word	0x616d6573
   85b84:	726f6870 	.word	0x726f6870
   85b88:	00000065 	.word	0x00000065
   85b8c:	00495754 	.word	0x00495754
   85b90:	6f746f47 	.word	0x6f746f47
   85b94:	656a624f 	.word	0x656a624f
   85b98:	00007463 	.word	0x00007463
   85b9c:	6d65530a 	.word	0x6d65530a
   85ba0:	6f687061 	.word	0x6f687061
   85ba4:	68206572 	.word	0x68206572
   85ba8:	62207361 	.word	0x62207361
   85bac:	206e6565 	.word	0x206e6565
   85bb0:	65636572 	.word	0x65636572
   85bb4:	64657669 	.word	0x64657669
   85bb8:	00000000 	.word	0x00000000
   85bbc:	636f4c0a 	.word	0x636f4c0a
   85bc0:	6e697461 	.word	0x6e697461
   85bc4:	21212167 	.word	0x21212167
   85bc8:	00002121 	.word	0x00002121
   85bcc:	4349500a 	.word	0x4349500a
   85bd0:	474e494b 	.word	0x474e494b
   85bd4:	21505520 	.word	0x21505520
   85bd8:	21212121 	.word	0x21212121
   85bdc:	00000000 	.word	0x00000000
   85be0:	4d55440a 	.word	0x4d55440a
   85be4:	474e4950 	.word	0x474e4950
   85be8:	21212121 	.word	0x21212121
   85bec:	00000021 	.word	0x00000021
   85bf0:	646e6553 	.word	0x646e6553
   85bf4:	63757320 	.word	0x63757320
   85bf8:	73736563 	.word	0x73736563
   85bfc:	006c7566 	.word	0x006c7566
   85c00:	6c696146 	.word	0x6c696146
   85c04:	00000000 	.word	0x00000000
   85c08:	65636552 	.word	0x65636552
   85c0c:	20657669 	.word	0x20657669
   85c10:	63637573 	.word	0x63637573
   85c14:	66737365 	.word	0x66737365
   85c18:	203a6c75 	.word	0x203a6c75
   85c1c:	202c7525 	.word	0x202c7525
   85c20:	202c7525 	.word	0x202c7525
   85c24:	000a7525 	.word	0x000a7525
   85c28:	65636552 	.word	0x65636552
   85c2c:	20657669 	.word	0x20657669
   85c30:	6c696166 	.word	0x6c696166
   85c34:	00006465 	.word	0x00006465
   85c38:	76616c73 	.word	0x76616c73
   85c3c:	73692065 	.word	0x73692065
   85c40:	56414e20 	.word	0x56414e20
   85c44:	00000000 	.word	0x00000000
   85c48:	76616c73 	.word	0x76616c73
   85c4c:	73692065 	.word	0x73692065
   85c50:	4d524120 	.word	0x4d524120
   85c54:	00000000 	.word	0x00000000
   85c58:	20495754 	.word	0x20495754
   85c5c:	4b534154 	.word	0x4b534154
   85c60:	61745320 	.word	0x61745320
   85c64:	64657472 	.word	0x64657472
   85c68:	00000000 	.word	0x00000000
   85c6c:	20514552 	.word	0x20514552
   85c70:	206d7261 	.word	0x206d7261
   85c74:	6f666e69 	.word	0x6f666e69
   85c78:	00000000 	.word	0x00000000
   85c7c:	496d7261 	.word	0x496d7261
   85c80:	3a6f666e 	.word	0x3a6f666e
   85c84:	786f6220 	.word	0x786f6220
   85c88:	25203a41 	.word	0x25203a41
   85c8c:	6f622064 	.word	0x6f622064
   85c90:	203a4478 	.word	0x203a4478
   85c94:	6f206425 	.word	0x6f206425
   85c98:	20416a62 	.word	0x20416a62
   85c9c:	6f206425 	.word	0x6f206425
   85ca0:	20446a62 	.word	0x20446a62
   85ca4:	63206425 	.word	0x63206425
   85ca8:	203a6c6f 	.word	0x203a6c6f
   85cac:	00006425 	.word	0x00006425
   85cb0:	20697774 	.word	0x20697774
   85cb4:	6b636970 	.word	0x6b636970
   85cb8:	00000000 	.word	0x00000000
   85cbc:	6c696166 	.word	0x6c696166
   85cc0:	74206465 	.word	0x74206465
   85cc4:	7320746f 	.word	0x7320746f
   85cc8:	74726174 	.word	0x74726174
   85ccc:	63697020 	.word	0x63697020
   85cd0:	2170756b 	.word	0x2170756b
   85cd4:	00000000 	.word	0x00000000
   85cd8:	454e4f44 	.word	0x454e4f44
   85cdc:	564f4d20 	.word	0x564f4d20
   85ce0:	00000045 	.word	0x00000045
   85ce4:	4b434950 	.word	0x4b434950
   85ce8:	535f5055 	.word	0x535f5055
   85cec:	55544154 	.word	0x55544154
   85cf0:	49502e53 	.word	0x49502e53
   85cf4:	50554b43 	.word	0x50554b43
   85cf8:	4341425f 	.word	0x4341425f
   85cfc:	5241574b 	.word	0x5241574b
   85d00:	00003a44 	.word	0x00003a44
   85d04:	6b636162 	.word	0x6b636162
   85d08:	7525203a 	.word	0x7525203a
   85d0c:	0000000a 	.word	0x0000000a
   85d10:	4b434950 	.word	0x4b434950
   85d14:	445f5055 	.word	0x445f5055
   85d18:	00454e4f 	.word	0x00454e4f
   85d1c:	4b434950 	.word	0x4b434950
   85d20:	445f5055 	.word	0x445f5055
   85d24:	5f454e4f 	.word	0x5f454e4f
   85d28:	56495244 	.word	0x56495244
   85d2c:	00003a45 	.word	0x00003a45
   85d30:	4b434950 	.word	0x4b434950
   85d34:	465f5055 	.word	0x465f5055
   85d38:	454c4941 	.word	0x454c4941
   85d3c:	00000044 	.word	0x00000044
   85d40:	4b434950 	.word	0x4b434950
   85d44:	535f5055 	.word	0x535f5055
   85d48:	55544154 	.word	0x55544154
   85d4c:	49502e53 	.word	0x49502e53
   85d50:	50554b43 	.word	0x50554b43
   85d54:	524f465f 	.word	0x524f465f
   85d58:	44524157 	.word	0x44524157
   85d5c:	0000003a 	.word	0x0000003a
   85d60:	77726f66 	.word	0x77726f66
   85d64:	3a647261 	.word	0x3a647261
   85d68:	0a752520 	.word	0x0a752520
   85d6c:	00000000 	.word	0x00000000
   85d70:	4b434950 	.word	0x4b434950
   85d74:	525f5055 	.word	0x525f5055
   85d78:	494e4e55 	.word	0x494e4e55
   85d7c:	0000474e 	.word	0x0000474e
   85d80:	6b636970 	.word	0x6b636970
   85d84:	73207075 	.word	0x73207075
   85d88:	75746174 	.word	0x75746174
   85d8c:	72652073 	.word	0x72652073
   85d90:	00726f72 	.word	0x00726f72
   85d94:	20697774 	.word	0x20697774
   85d98:	74736574 	.word	0x74736574
   85d9c:	6f726420 	.word	0x6f726420
   85da0:	66666f70 	.word	0x66666f70
   85da4:	00000000 	.word	0x00000000
   85da8:	6f727265 	.word	0x6f727265
   85dac:	74732072 	.word	0x74732072
   85db0:	20747261 	.word	0x20747261
   85db4:	706f7264 	.word	0x706f7264
   85db8:	0066666f 	.word	0x0066666f
   85dbc:	504f5244 	.word	0x504f5244
   85dc0:	5f46464f 	.word	0x5f46464f
   85dc4:	4e4e5552 	.word	0x4e4e5552
   85dc8:	00474e49 	.word	0x00474e49
   85dcc:	504f5244 	.word	0x504f5244
   85dd0:	5f46464f 	.word	0x5f46464f
   85dd4:	4c494146 	.word	0x4c494146
   85dd8:	003a4445 	.word	0x003a4445
   85ddc:	504f5244 	.word	0x504f5244
   85de0:	5f46464f 	.word	0x5f46464f
   85de4:	454e4f44 	.word	0x454e4f44
   85de8:	0000003a 	.word	0x0000003a
   85dec:	706f7264 	.word	0x706f7264
   85df0:	2066666f 	.word	0x2066666f
   85df4:	6e6b6e75 	.word	0x6e6b6e75
   85df8:	006e776f 	.word	0x006e776f
   85dfc:	746e6f43 	.word	0x746e6f43
   85e00:	6c6c6f72 	.word	0x6c6c6f72
   85e04:	00007265 	.word	0x00007265
   85e08:	00000043 	.word	0x00000043

00085e0c <_global_impure_ptr>:
   85e0c:	20070190 33323130 37363534 42413938     ... 0123456789AB
   85e1c:	46454443 00000000 33323130 37363534     CDEF....01234567
   85e2c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   85e3c:	0000296c                                l)..

00085e40 <zeroes.6721>:
   85e40:	30303030 30303030 30303030 30303030     0000000000000000

00085e50 <blanks.6720>:
   85e50:	20202020 20202020 20202020 20202020                     

00085e60 <_init>:
   85e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85e62:	bf00      	nop
   85e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85e66:	bc08      	pop	{r3}
   85e68:	469e      	mov	lr, r3
   85e6a:	4770      	bx	lr

00085e6c <__init_array_start>:
   85e6c:	00083cdd 	.word	0x00083cdd

00085e70 <__frame_dummy_init_array_entry>:
   85e70:	00080119                                ....

00085e74 <_fini>:
   85e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85e76:	bf00      	nop
   85e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85e7a:	bc08      	pop	{r3}
   85e7c:	469e      	mov	lr, r3
   85e7e:	4770      	bx	lr

00085e80 <__fini_array_start>:
   85e80:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070184 	.word	0x20070184

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <uxCriticalNesting>:
2007012c:	aaaaaaaa                                ....

20070130 <xFreeBytesRemaining>:
20070130:	0000a000                                ....

20070134 <xNextTaskUnblockTime>:
20070134:	ffffffff                                ....

20070138 <pulse_timers>:
20070138:	40080000 00000001 0000001c 0000001c     ...@............
20070148:	00090600 00000002 00000000 00000008     ................
20070158:	00000002 40080000 00000000 0000001b     .......@........
20070168:	0000001b 00090600 00000039 00000001     ........9.......
20070178:	00000008 00000002                       ........

20070180 <g_interrupt_enabled>:
20070180:	00000001                                ....

20070184 <SystemCoreClock>:
20070184:	003d0900                                ..=.

20070188 <test>:
20070188:	00000020 00000000                        .......

20070190 <impure_data>:
20070190:	00000000 2007047c 200704e4 2007054c     ....|.. ... L.. 
	...
200701c4:	00085e08 00000000 00000000 00000000     .^..............
	...
20070238:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070248:	0005deec 0000000b 00000000 00000000     ................
	...

200705b8 <_impure_ptr>:
200705b8:	20070190                                ... 

200705bc <lc_ctype_charset>:
200705bc:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705dc <__mb_cur_max>:
200705dc:	00000001                                ....

200705e0 <__malloc_av_>:
	...
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 

200709e8 <__malloc_trim_threshold>:
200709e8:	00020000                                ....

200709ec <__malloc_sbrk_base>:
200709ec:	ffffffff                                ....

200709f0 <__wctomb>:
200709f0:	00085301                                .S..
