{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:11:42 2015 " "Info: Processing started: Tue Dec 08 18:11:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register InsSetOp:ISO\|Register:A_reg\|Output\[6\] 142.25 MHz 7.03 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 142.25 MHz between source memory \"MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"InsSetOp:ISO\|Register:A_reg\|Output\[6\]\" (period= 7.03 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.715 ns + Longest memory register " "Info: + Longest memory to register delay is 6.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X41_Y17 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.178 ns) 4.343 ns InsSetOp:ISO\|AddSub:AS\|Add0~5 3 COMB LCCOMB_X39_Y17_N24 2 " "Info: 3: + IC(0.791 ns) + CELL(0.178 ns) = 4.343 ns; Loc. = LCCOMB_X39_Y17_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.495 ns) 5.367 ns InsSetOp:ISO\|AddSub:AS\|Add0~21 4 COMB LCCOMB_X40_Y17_N12 2 " "Info: 4: + IC(0.529 ns) + CELL(0.495 ns) = 5.367 ns; Loc. = LCCOMB_X40_Y17_N12; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.541 ns InsSetOp:ISO\|AddSub:AS\|Add0~23 5 COMB LCCOMB_X40_Y17_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.541 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.999 ns InsSetOp:ISO\|AddSub:AS\|Add0~24 6 COMB LCCOMB_X40_Y17_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 5.999 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~24 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 6.619 ns InsSetOp:ISO\|AddSub:AS\|Add0~30 7 COMB LCCOMB_X40_Y17_N20 1 " "Info: 7: + IC(0.301 ns) + CELL(0.319 ns) = 6.619 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { InsSetOp:ISO|AddSub:AS|Add0~24 InsSetOp:ISO|AddSub:AS|Add0~30 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.715 ns InsSetOp:ISO\|Register:A_reg\|Output\[6\] 8 REG LCFF_X40_Y17_N21 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.715 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~30 InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.094 ns ( 75.86 % ) " "Info: Total cell delay = 5.094 ns ( 75.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.621 ns ( 24.14 % ) " "Info: Total interconnect delay = 1.621 ns ( 24.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.715 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~24 InsSetOp:ISO|AddSub:AS|Add0~30 InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.715 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~24 {} InsSetOp:ISO|AddSub:AS|Add0~30 {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.791ns 0.529ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.119 ns - Smallest " "Info: - Smallest clock skew is -0.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns InsSetOp:ISO\|Register:A_reg\|Output\[6\] 3 REG LCFF_X40_Y17_N21 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.973 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.783 ns) 2.973 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y17 8 " "Info: 3: + IC(0.926 ns) + CELL(0.783 ns) = 2.973 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.85 % ) " "Info: Total cell delay = 1.809 ns ( 60.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 39.15 % ) " "Info: Total interconnect delay = 1.164 ns ( 39.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.715 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~24 InsSetOp:ISO|AddSub:AS|Add0~30 InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.715 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~24 {} InsSetOp:ISO|AddSub:AS|Add0~30 {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.791ns 0.529ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InsSetOp:ISO\|Register:A_reg\|Output\[6\] Sub Clock 6.855 ns register " "Info: tsu for register \"InsSetOp:ISO\|Register:A_reg\|Output\[6\]\" (data pin = \"Sub\", clock pin = \"Clock\") is 6.855 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.747 ns + Longest pin register " "Info: + Longest pin to register delay is 9.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Sub 1 PIN PIN_K21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_K21; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.966 ns) + CELL(0.545 ns) 7.375 ns InsSetOp:ISO\|AddSub:AS\|Add0~5 2 COMB LCCOMB_X39_Y17_N24 2 " "Info: 2: + IC(5.966 ns) + CELL(0.545 ns) = 7.375 ns; Loc. = LCCOMB_X39_Y17_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.511 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.495 ns) 8.399 ns InsSetOp:ISO\|AddSub:AS\|Add0~21 3 COMB LCCOMB_X40_Y17_N12 2 " "Info: 3: + IC(0.529 ns) + CELL(0.495 ns) = 8.399 ns; Loc. = LCCOMB_X40_Y17_N12; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.573 ns InsSetOp:ISO\|AddSub:AS\|Add0~23 4 COMB LCCOMB_X40_Y17_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 8.573 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.031 ns InsSetOp:ISO\|AddSub:AS\|Add0~24 5 COMB LCCOMB_X40_Y17_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 9.031 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~24 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 9.651 ns InsSetOp:ISO\|AddSub:AS\|Add0~30 6 COMB LCCOMB_X40_Y17_N20 1 " "Info: 6: + IC(0.301 ns) + CELL(0.319 ns) = 9.651 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { InsSetOp:ISO|AddSub:AS|Add0~24 InsSetOp:ISO|AddSub:AS|Add0~30 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.747 ns InsSetOp:ISO\|Register:A_reg\|Output\[6\] 7 REG LCFF_X40_Y17_N21 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 9.747 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~30 InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.951 ns ( 30.28 % ) " "Info: Total cell delay = 2.951 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 69.72 % ) " "Info: Total interconnect delay = 6.796 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~24 InsSetOp:ISO|AddSub:AS|Add0~30 InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { Sub {} Sub~combout {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~24 {} InsSetOp:ISO|AddSub:AS|Add0~30 {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 5.966ns 0.529ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.495ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns InsSetOp:ISO\|Register:A_reg\|Output\[6\] 3 REG LCFF_X40_Y17_N21 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.747 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~24 InsSetOp:ISO|AddSub:AS|Add0~30 InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.747 ns" { Sub {} Sub~combout {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~24 {} InsSetOp:ISO|AddSub:AS|Add0~30 {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 5.966ns 0.529ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.495ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outputRam\[5\] MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 11.427 ns memory " "Info: tco from clock \"Clock\" to destination pin \"outputRam\[5\]\" through memory \"MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 11.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.973 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.783 ns) 2.973 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y17 8 " "Info: 3: + IC(0.926 ns) + CELL(0.783 ns) = 2.973 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.85 % ) " "Info: Total cell delay = 1.809 ns ( 60.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 39.15 % ) " "Info: Total interconnect delay = 1.164 ns ( 39.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.220 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5 2 MEM M4K_X41_Y17 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.976 ns) 8.220 ns outputRam\[5\] 3 PIN PIN_B17 0 " "Info: 3: + IC(1.870 ns) + CELL(2.976 ns) = 8.220 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'outputRam\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 outputRam[5] } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.350 ns ( 77.25 % ) " "Info: Total cell delay = 6.350 ns ( 77.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.870 ns ( 22.75 % ) " "Info: Total interconnect delay = 1.870 ns ( 22.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 outputRam[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} outputRam[5] {} } { 0.000ns 0.000ns 1.870ns } { 0.000ns 3.374ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 outputRam[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5 {} outputRam[5] {} } { 0.000ns 0.000ns 1.870ns } { 0.000ns 3.374ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg MemWr Clock -3.773 ns memory " "Info: th for memory \"MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"MemWr\", clock pin = \"Clock\") is -3.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.937 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.747 ns) 2.937 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y17 0 " "Info: 3: + IC(0.926 ns) + CELL(0.747 ns) = 2.937 ns; Loc. = M4K_X41_Y17; Fanout = 0; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.37 % ) " "Info: Total cell delay = 1.773 ns ( 60.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 39.63 % ) " "Info: Total interconnect delay = 1.164 ns ( 39.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.960 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns MemWr 1 PIN PIN_H16 20 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H16; Fanout = 20; PIN Node = 'MemWr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWr } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.770 ns) + CELL(0.346 ns) 6.960 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M4K_X41_Y17 0 " "Info: 2: + IC(5.770 ns) + CELL(0.346 ns) = 6.960 ns; Loc. = M4K_X41_Y17; Fanout = 0; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { MemWr MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.190 ns ( 17.10 % ) " "Info: Total cell delay = 1.190 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.770 ns ( 82.90 % ) " "Info: Total interconnect delay = 5.770 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { MemWr MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { MemWr {} MemWr~combout {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.770ns } { 0.000ns 0.844ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.926ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { MemWr MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { MemWr {} MemWr~combout {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.770ns } { 0.000ns 0.844ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:11:42 2015 " "Info: Processing ended: Tue Dec 08 18:11:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
