axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_16,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/fd36/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_18,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_14,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
dac_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/hdl/dac_lite_v1_0_S00_AXI.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
DAC_wrapper.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/src/DAC_wrapper.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/src/fifo.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
spi.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/src/spi.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
dac_lite_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/hdl/dac_lite_v1_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_dac_lite_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dac_lite_0_0/sim/design_1_dac_lite_0_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_1,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_30,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_9,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ac72/simulation/fifo_generator_vlog_beh.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_9,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_9,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_29,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_31,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_ila_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
ila_adc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/sim/ila_adc.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
adc_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/hdl/adc_lite_v1_0_S00_AXI.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
adc_lite_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/hdl/adc_lite_v1_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
comm_sys.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/comm_sys.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
core_spi.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/core_spi.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
data_analyzer.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/data_analyzer.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo_rx.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/fifo_rx.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
median_filter.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/median_filter.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
sck_gen.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/sck_gen.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
temp_wrapper.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/temp_wrapper.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_adc_lite_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_lite_0_2/sim/design_1_adc_lite_0_2.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_ila_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_2_0/sim/design_1_ila_2_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_30,../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/3956/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
