{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540878204822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540878204837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 01:43:24 2018 " "Processing started: Tue Oct 30 01:43:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540878204837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878204837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3top -c lab3top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3top -c lab3top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878204837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540878207039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540878207039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4bits " "Found entity 1: register4bits" {  } { { "register4bits.bdf" "" { Schematic "E:/lab3/register4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "E:/lab3/logiccircuit1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logiccircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit4bits " "Found entity 1: logiccircuit4bits" {  } { { "logiccircuit4bits.bdf" "" { Schematic "E:/lab3/logiccircuit4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3top " "Found entity 1: lab3top" {  } { { "lab3top.bdf" "" { Schematic "E:/lab3/lab3top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "E:/lab3/fulladder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state4bits " "Found entity 1: state4bits" {  } { { "state4bits.bdf" "" { Schematic "E:/lab3/state4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "E:/lab3/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878229988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878229988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit4bits " "Found entity 1: arithcircuit4bits" {  } { { "arithcircuit4bits.bdf" "" { Schematic "E:/lab3/arithcircuit4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878230019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878230019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updatedblock2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file updatedblock2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UpdatedBlock2 " "Found entity 1: UpdatedBlock2" {  } { { "UpdatedBlock2.bdf" "" { Schematic "E:/lab3/UpdatedBlock2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878230035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878230035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/graydon/documents/school/university of ottawa/second year/ceg 2136/ceg2136/ceg2136/lab3/lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/graydon/documents/school/university of ottawa/second year/ceg 2136/ceg2136/ceg2136/lab3/lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "C:/Users/Graydon/Documents/School/University of Ottawa/Second Year/CEG 2136/CEG2136/CEG2136/Lab3/Lab3.bdf" "" { Schematic "C:/Users/Graydon/Documents/School/University of Ottawa/Second Year/CEG 2136/CEG2136/CEG2136/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540878230051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878230051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arithcircuit4bits " "Elaborating entity \"arithcircuit4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540878230176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit fulladder1bit:inst5 " "Elaborating entity \"fulladder1bit\" for hierarchy \"fulladder1bit:inst5\"" {  } { { "arithcircuit4bits.bdf" "inst5" { Schematic "E:/lab3/arithcircuit4bits.bdf" { { 400 912 1064 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540878230191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst36 " "Elaborating entity \"74153\" for hierarchy \"74153:inst36\"" {  } { { "arithcircuit4bits.bdf" "inst36" { Schematic "E:/lab3/arithcircuit4bits.bdf" { { 328 728 848 552 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540878230269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst36 " "Elaborated megafunction instantiation \"74153:inst36\"" {  } { { "arithcircuit4bits.bdf" "" { Schematic "E:/lab3/arithcircuit4bits.bdf" { { 328 728 848 552 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540878230269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540878231646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540878232974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540878232974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540878233458 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540878233458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540878233458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540878233458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540878233661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 30 01:43:53 2018 " "Processing ended: Tue Oct 30 01:43:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540878233661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540878233661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540878233661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540878233661 ""}
