{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1528479502077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_i2sound EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_i2sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528479502224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528479502255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528479502255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528479502671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528479502686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528479503295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1528479503295 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528479503295 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 42671 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528479503311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 42672 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528479503311 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 42673 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1528479503311 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528479503311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528479503406 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 14 " "No exact pin location assignment(s) for 1 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 31 0 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1528479503704 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1528479503704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_i2sound.sdc " "Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528479504782 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528479504782 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528479504996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479505650 ""}  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 30 0 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479505650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_500:b2v_inst4\|COUNTER_500\[9\]  " "Automatically promoted node CLOCK_500:b2v_inst4\|COUNTER_500\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479505650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|COUNTER_500\[9\]~26 " "Destination node CLOCK_500:b2v_inst4\|COUNTER_500\[9\]~26" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 120 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|COUNTER_500[9]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:b2v_inst\|I2C_SCLK~1 " "Destination node i2c:b2v_inst\|I2C_SCLK~1" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 62 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15646 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479505650 ""}  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 120 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|COUNTER_500[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 4876 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479505650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c:b2v_inst\|END_TR  " "Automatically promoted node i2c:b2v_inst\|END_TR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|GO~0 " "Destination node CLOCK_500:b2v_inst4\|GO~0" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 64 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|GO~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:b2v_inst\|END_TR~1 " "Destination node i2c:b2v_inst\|END_TR~1" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 63 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|END_TR~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15713 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479505651 ""}  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 63 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|END_TR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 4843 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479505651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keytr:b2v_inst1\|KEYON  " "Automatically promoted node keytr:b2v_inst1\|KEYON " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|address\[5\]~13 " "Destination node CLOCK_500:b2v_inst4\|address\[5\]~13" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 87 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|address[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15708 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:b2v_inst\|SD\[12\]~2 " "Destination node i2c:b2v_inst\|SD\[12\]~2" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 98 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { i2c:b2v_inst|SD[12]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 27161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479505651 ""}  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 57 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { keytr:b2v_inst1|KEYON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 4819 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479505651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[4\] (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node SW\[4\] (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_500:b2v_inst4\|address\[5\]~13 " "Destination node CLOCK_500:b2v_inst4\|address\[5\]~13" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 87 -1 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_500:b2v_inst4|address[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 15708 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1528479505651 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1528479505651 ""}  } { { "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rodrigoramalho/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 31 0 0 } } { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528479505651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528479506698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528479506708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528479506709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528479506723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528479506736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528479506746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528479507378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "560 Embedded multiplier block " "Packed 560 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1528479507388 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "560 " "Created 560 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1528479507388 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528479507388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479507811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528479510477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479515786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528479515882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528479556822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479556822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528479558844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528479581580 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528479581580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479589570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "2 " "Failed to route the following 2 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "AUD_ADCLRCK " "Signal \"AUD_ADCLRCK\"" {  } { { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 29 0 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479589608 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_35h1:auto_generated\|mult_tbo:mult1\|add20_result\[9\]~18 " "Signal \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_35h1:auto_generated\|mult_tbo:mult1\|add20_result\[9\]~18\"" {  } { { "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rodrigoramalho/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dsp_subsystem:dsp_instance|fir_filter:param2|multiplier:mult1[60].mult1|lpm_mult:lpm_mult_component|mult_34n:auto_generated|alt_mac_mult:mac_mult1|mac_mult_35h1:auto_generated|mult_tbo:mult1|add20_result[9]~18 } "NODE_NAME" } } { "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rodrigoramalho/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_35h1:auto_generated\|mult_tbo:mult1\|add20_result\[9\]~18" } } } } { "db/mult_tbo.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_tbo.tdf" 37 14 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479589608 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1528479589608 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X4_Y32, I11) " "Routing resource LAB Block interconnect (X4_Y32, I11)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1528479589608 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1528479589608 ""}  } { { "/home/rodrigoramalho/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1528479589608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528479589609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528479589609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528479591279 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528479593811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479593811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528479595768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528479621000 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528479621000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479632473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528479632479 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528479632479 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "47.68 " "Total time spent on timing analysis during the Fitter is 47.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528479632979 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528479632998 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479633268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479633268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479633268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1528479633268 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1528479633268 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528479637074 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528479637838 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528479642058 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528479642929 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528479643065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/DE2_i2sound.fit.smsg " "Generated suppressed messages file /home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/DE2_i2sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528479644259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528479646363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 14:40:46 2018 " "Processing ended: Fri Jun  8 14:40:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528479646363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528479646363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528479646363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528479646363 ""}
