17:26:25 INFO  : Platform repository initialization has completed.
17:26:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\study_vivado_ps\zc706_eth_DMA\vitis\temp_xsdb_launch_script.tcl
17:26:25 INFO  : Registering command handlers for Vitis TCF services
17:26:27 INFO  : XSCT server has started successfully.
17:26:28 INFO  : Successfully done setting XSCT server connection channel  
17:26:28 INFO  : plnx-install-location is set to ''
17:26:28 INFO  : Successfully done query RDI_DATADIR 
17:26:28 INFO  : Successfully done setting workspace for the tool. 
17:27:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:27:40 INFO  : Result from executing command 'getPlatforms': 
17:27:40 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:27:41 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:27:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:28:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:28:56 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:28:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:30:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:30:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:30:47 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:30:47 INFO  : Updating application flags with new BSP settings...
17:30:47 INFO  : Successfully updated application flags for project dma.
17:31:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:31:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:31:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:32:05 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:32:05 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:32:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:33:05 INFO  : 'jtag frequency' command is executed.
17:33:05 INFO  : Context for 'APU' is selected.
17:33:05 INFO  : System reset is completed.
17:33:08 INFO  : 'after 3000' command is executed.
17:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:33:16 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:33:16 INFO  : Context for 'APU' is selected.
17:33:16 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:16 INFO  : Context for 'APU' is selected.
17:33:16 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:33:16 INFO  : 'ps7_init' command is executed.
17:33:16 INFO  : 'ps7_post_config' command is executed.
17:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:17 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:17 INFO  : 'con' command is executed.
17:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:17 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
17:35:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:35:08 INFO  : Disconnected from the channel tcfchan#5.
17:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:35:08 INFO  : 'jtag frequency' command is executed.
17:35:08 INFO  : Context for 'APU' is selected.
17:35:08 INFO  : System reset is completed.
17:35:11 INFO  : 'after 3000' command is executed.
17:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:35:19 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:35:19 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:19 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:35:20 INFO  : 'ps7_init' command is executed.
17:35:20 INFO  : 'ps7_post_config' command is executed.
17:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:20 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:20 INFO  : 'con' command is executed.
17:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:20 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
17:41:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:41:55 INFO  : Disconnected from the channel tcfchan#6.
17:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:41:56 INFO  : 'jtag frequency' command is executed.
17:41:56 INFO  : Context for 'APU' is selected.
17:41:56 INFO  : System reset is completed.
17:41:59 INFO  : 'after 3000' command is executed.
17:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:42:06 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:42:07 INFO  : Context for 'APU' is selected.
17:42:07 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:42:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:07 INFO  : Context for 'APU' is selected.
17:42:07 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:42:07 INFO  : 'ps7_init' command is executed.
17:42:07 INFO  : 'ps7_post_config' command is executed.
17:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:08 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:08 INFO  : 'con' command is executed.
17:42:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:08 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
17:57:03 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:57:29 INFO  : Result from executing command 'removePlatformRepo': 
17:58:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:58:37 INFO  : Result from executing command 'getPlatforms': 
17:58:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:58:47 INFO  : The hardware specification used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:58:47 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:58:47 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\bitstream' in project 'test'.
17:58:47 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:58:53 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test\_ide\psinit' in project 'test'.
17:58:58 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:59:01 INFO  : The hardware specification used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:59:01 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:59:01 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\bitstream' in project 'dma'.
17:59:01 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:59:06 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\psinit' in project 'dma'.
17:59:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
17:59:23 INFO  : Disconnected from the channel tcfchan#7.
17:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:59:24 INFO  : 'jtag frequency' command is executed.
17:59:24 INFO  : Context for 'APU' is selected.
17:59:24 INFO  : System reset is completed.
17:59:27 INFO  : 'after 3000' command is executed.
17:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:59:34 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
17:59:34 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:35 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:59:35 INFO  : 'ps7_init' command is executed.
17:59:35 INFO  : 'ps7_post_config' command is executed.
17:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:36 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:36 INFO  : 'con' command is executed.
17:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:36 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:00:51 INFO  : Disconnected from the channel tcfchan#13.
18:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:00:52 INFO  : 'jtag frequency' command is executed.
18:00:52 INFO  : Context for 'APU' is selected.
18:00:52 INFO  : System reset is completed.
18:00:55 INFO  : 'after 3000' command is executed.
18:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:01:03 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:01:03 INFO  : Context for 'APU' is selected.
18:01:03 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:03 INFO  : Context for 'APU' is selected.
18:01:03 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:01:04 INFO  : 'ps7_init' command is executed.
18:01:04 INFO  : 'ps7_post_config' command is executed.
18:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:04 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:04 INFO  : 'con' command is executed.
18:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:04 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:35 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:01:35 INFO  : 'jtag frequency' command is executed.
18:01:35 INFO  : Context for 'APU' is selected.
18:01:35 INFO  : System reset is completed.
18:01:38 INFO  : 'after 3000' command is executed.
18:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:01:41 ERROR : 'fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:01:41 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:01:41 ERROR : 'fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:01:51 INFO  : Disconnected from the channel tcfchan#14.
18:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:01:52 INFO  : 'jtag frequency' command is executed.
18:01:52 INFO  : Context for 'APU' is selected.
18:01:52 INFO  : System reset is completed.
18:01:55 INFO  : 'after 3000' command is executed.
18:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:02:03 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:02:03 INFO  : Context for 'APU' is selected.
18:02:03 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:02:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:03 INFO  : Context for 'APU' is selected.
18:02:03 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:02:04 INFO  : 'ps7_init' command is executed.
18:02:04 INFO  : 'ps7_post_config' command is executed.
18:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:04 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:04 INFO  : 'con' command is executed.
18:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:04 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:02:25 INFO  : Disconnected from the channel tcfchan#15.
18:02:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:58 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:02:58 INFO  : 'jtag frequency' command is executed.
18:02:58 INFO  : Context for 'APU' is selected.
18:02:58 INFO  : System reset is completed.
18:03:01 INFO  : 'after 3000' command is executed.
18:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:03:09 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:03:09 INFO  : Context for 'APU' is selected.
18:03:09 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:09 INFO  : Context for 'APU' is selected.
18:03:09 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:03:10 INFO  : 'ps7_init' command is executed.
18:03:10 INFO  : 'ps7_post_config' command is executed.
18:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:10 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:10 INFO  : 'con' command is executed.
18:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:10 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:05:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:05:24 INFO  : Disconnected from the channel tcfchan#16.
18:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:30 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:05:30 INFO  : 'jtag frequency' command is executed.
18:05:30 INFO  : Context for 'APU' is selected.
18:05:30 INFO  : System reset is completed.
18:05:33 INFO  : 'after 3000' command is executed.
18:05:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:05:41 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit"
18:05:41 INFO  : Context for 'APU' is selected.
18:05:41 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:41 INFO  : Context for 'APU' is selected.
18:05:41 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:05:42 INFO  : 'ps7_init' command is executed.
18:05:42 INFO  : 'ps7_post_config' command is executed.
18:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:42 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:43 INFO  : 'con' command is executed.
18:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:43 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
18:16:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:19:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:22:11 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:23:14 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:25:01 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:25:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:25:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:27:45 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:28:30 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:28:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:30:26 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:31:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:31:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:33:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:34:03 INFO  : Disconnected from the channel tcfchan#17.
18:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:34:05 INFO  : 'jtag frequency' command is executed.
18:34:05 INFO  : Context for 'APU' is selected.
18:34:05 INFO  : System reset is completed.
18:34:08 INFO  : 'after 3000' command is executed.
18:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:34:15 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:15 INFO  : Context for 'APU' is selected.
18:34:15 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:34:16 INFO  : 'ps7_init' command is executed.
18:34:16 INFO  : 'ps7_post_config' command is executed.
18:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:17 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:17 INFO  : 'con' command is executed.
18:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:17 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:41:34 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:44:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:45:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:46:13 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:46:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:49:39 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:50:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:51:09 INFO  : Disconnected from the channel tcfchan#18.
18:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:51:11 INFO  : 'jtag frequency' command is executed.
18:51:11 INFO  : Context for 'APU' is selected.
18:51:11 INFO  : System reset is completed.
18:51:14 INFO  : 'after 3000' command is executed.
18:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:51:22 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:51:22 INFO  : Context for 'APU' is selected.
18:51:22 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:22 INFO  : Context for 'APU' is selected.
18:51:22 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:51:23 INFO  : 'ps7_init' command is executed.
18:51:23 INFO  : 'ps7_post_config' command is executed.
18:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:24 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:24 INFO  : 'con' command is executed.
18:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:24 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:54:09 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:54:15 INFO  : Disconnected from the channel tcfchan#19.
18:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:54:15 INFO  : 'jtag frequency' command is executed.
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : System reset is completed.
18:54:18 INFO  : 'after 3000' command is executed.
18:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:54:26 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:54:26 INFO  : Context for 'APU' is selected.
18:54:26 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:26 INFO  : Context for 'APU' is selected.
18:54:26 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:54:26 INFO  : 'ps7_init' command is executed.
18:54:26 INFO  : 'ps7_post_config' command is executed.
18:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:27 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:27 INFO  : 'con' command is executed.
18:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:27 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
18:58:22 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
18:58:27 INFO  : Disconnected from the channel tcfchan#20.
18:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:28 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:58:28 INFO  : 'jtag frequency' command is executed.
18:58:28 INFO  : Context for 'APU' is selected.
18:58:28 INFO  : System reset is completed.
18:58:31 INFO  : 'after 3000' command is executed.
18:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:58:39 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
18:58:39 INFO  : Context for 'APU' is selected.
18:58:39 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:39 INFO  : Context for 'APU' is selected.
18:58:39 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
18:58:40 INFO  : 'ps7_init' command is executed.
18:58:40 INFO  : 'ps7_post_config' command is executed.
18:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:40 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:40 INFO  : 'con' command is executed.
18:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:40 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:01:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:01:55 INFO  : Disconnected from the channel tcfchan#21.
19:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:01:56 INFO  : 'jtag frequency' command is executed.
19:01:56 INFO  : Context for 'APU' is selected.
19:01:56 INFO  : System reset is completed.
19:01:59 INFO  : 'after 3000' command is executed.
19:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:02:07 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:02:08 INFO  : 'ps7_init' command is executed.
19:02:08 INFO  : 'ps7_post_config' command is executed.
19:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:09 INFO  : 'con' command is executed.
19:02:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:09 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:04:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:04:16 INFO  : Disconnected from the channel tcfchan#22.
19:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:04:16 INFO  : 'jtag frequency' command is executed.
19:04:16 INFO  : Context for 'APU' is selected.
19:04:16 INFO  : System reset is completed.
19:04:19 INFO  : 'after 3000' command is executed.
19:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:04:27 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:04:27 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:27 INFO  : Context for 'APU' is selected.
19:04:27 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:04:28 INFO  : 'ps7_init' command is executed.
19:04:28 INFO  : 'ps7_post_config' command is executed.
19:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:28 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:28 INFO  : 'con' command is executed.
19:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:28 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:04:49 INFO  : Disconnected from the channel tcfchan#23.
19:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:49 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:04:49 INFO  : 'jtag frequency' command is executed.
19:04:49 INFO  : Context for 'APU' is selected.
19:04:49 INFO  : System reset is completed.
19:04:52 INFO  : 'after 3000' command is executed.
19:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:05:00 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:05:00 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:00 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:05:01 INFO  : 'ps7_init' command is executed.
19:05:01 INFO  : 'ps7_post_config' command is executed.
19:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:02 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:02 INFO  : 'con' command is executed.
19:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:02 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:06:37 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:06:39 INFO  : Disconnected from the channel tcfchan#24.
19:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:06:41 INFO  : 'jtag frequency' command is executed.
19:06:41 INFO  : Context for 'APU' is selected.
19:06:41 INFO  : System reset is completed.
19:06:44 INFO  : 'after 3000' command is executed.
19:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:06:52 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:06:52 INFO  : Context for 'APU' is selected.
19:06:52 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:52 INFO  : Context for 'APU' is selected.
19:06:52 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:06:52 INFO  : 'ps7_init' command is executed.
19:06:52 INFO  : 'ps7_post_config' command is executed.
19:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:53 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:53 INFO  : 'con' command is executed.
19:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:53 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:08:38 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
19:08:41 INFO  : Disconnected from the channel tcfchan#25.
19:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
19:08:41 INFO  : 'jtag frequency' command is executed.
19:08:41 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : System reset is completed.
19:08:45 INFO  : 'after 3000' command is executed.
19:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
19:08:52 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
19:08:52 INFO  : Context for 'APU' is selected.
19:08:52 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:52 INFO  : Context for 'APU' is selected.
19:08:52 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
19:08:53 INFO  : 'ps7_init' command is executed.
19:08:53 INFO  : 'ps7_post_config' command is executed.
19:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : 'con' command is executed.
19:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:54 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
19:09:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\study_vivado_ps\zc706_eth_DMA\vitis\temp_xsdb_launch_script.tcl
09:02:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\study_vivado_ps\zc706_eth_DMA\vitis\temp_xsdb_launch_script.tcl
09:02:42 INFO  : XSCT server has started successfully.
09:02:42 INFO  : plnx-install-location is set to ''
09:02:42 INFO  : Successfully done setting XSCT server connection channel  
09:02:42 INFO  : Successfully done setting workspace for the tool. 
09:02:44 INFO  : Platform repository initialization has completed.
09:02:45 INFO  : Registering command handlers for Vitis TCF services
09:02:51 INFO  : Successfully done query RDI_DATADIR 
09:05:46 INFO  : Result from executing command 'getProjects': design_1_wrapper
09:05:46 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
09:05:47 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:06:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
09:06:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
09:06:06 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:06:08 INFO  : No changes in MSS file content so sources will not be generated.
09:06:20 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:11:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:11:22 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:11:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:14:07 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:16:02 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:09 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:16:09 INFO  : 'jtag frequency' command is executed.
09:16:09 INFO  : Context for 'APU' is selected.
09:16:09 INFO  : System reset is completed.
09:16:12 INFO  : 'after 3000' command is executed.
09:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:16:20 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:16:20 INFO  : Context for 'APU' is selected.
09:16:20 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:16:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:20 INFO  : Context for 'APU' is selected.
09:16:20 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:16:21 INFO  : 'ps7_init' command is executed.
09:16:21 INFO  : 'ps7_post_config' command is executed.
09:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:22 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:23 INFO  : 'con' command is executed.
09:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:16:23 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:17:15 INFO  : Disconnected from the channel tcfchan#5.
09:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:17:15 INFO  : 'jtag frequency' command is executed.
09:17:15 INFO  : Context for 'APU' is selected.
09:17:15 INFO  : System reset is completed.
09:17:18 INFO  : 'after 3000' command is executed.
09:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:17:26 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:17:26 INFO  : Context for 'APU' is selected.
09:17:26 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:17:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:26 INFO  : Context for 'APU' is selected.
09:17:26 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:17:27 INFO  : 'ps7_init' command is executed.
09:17:27 INFO  : 'ps7_post_config' command is executed.
09:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:28 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:28 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:28 INFO  : 'con' command is executed.
09:17:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:17:28 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:24:56 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:25:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:25:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:25:27 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:26:01 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:26:23 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:30:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:31:05 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:31:09 INFO  : Disconnected from the channel tcfchan#6.
09:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:31:10 INFO  : 'jtag frequency' command is executed.
09:31:10 INFO  : Context for 'APU' is selected.
09:31:10 INFO  : System reset is completed.
09:31:13 INFO  : 'after 3000' command is executed.
09:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:31:21 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:31:21 INFO  : Context for 'APU' is selected.
09:31:21 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:21 INFO  : Context for 'APU' is selected.
09:31:21 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:31:22 INFO  : 'ps7_init' command is executed.
09:31:22 INFO  : 'ps7_post_config' command is executed.
09:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:22 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:22 INFO  : 'con' command is executed.
09:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:22 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:36:15 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:36:20 INFO  : Disconnected from the channel tcfchan#9.
09:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:36:20 INFO  : 'jtag frequency' command is executed.
09:36:20 INFO  : Context for 'APU' is selected.
09:36:20 INFO  : System reset is completed.
09:36:23 INFO  : 'after 3000' command is executed.
09:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:36:31 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:36:31 INFO  : Context for 'APU' is selected.
09:36:31 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:36:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:31 INFO  : Context for 'APU' is selected.
09:36:31 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:36:32 INFO  : 'ps7_init' command is executed.
09:36:32 INFO  : 'ps7_post_config' command is executed.
09:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:32 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:32 INFO  : 'con' command is executed.
09:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:32 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:38:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:39:42 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:39:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:39:55 INFO  : Disconnected from the channel tcfchan#10.
09:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:57 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:39:57 INFO  : 'jtag frequency' command is executed.
09:39:57 INFO  : Context for 'APU' is selected.
09:39:57 INFO  : System reset is completed.
09:40:00 INFO  : 'after 3000' command is executed.
09:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:40:07 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:40:08 INFO  : Context for 'APU' is selected.
09:40:08 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:08 INFO  : Context for 'APU' is selected.
09:40:08 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:40:08 INFO  : 'ps7_init' command is executed.
09:40:08 INFO  : 'ps7_post_config' command is executed.
09:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:09 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:09 INFO  : 'con' command is executed.
09:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:40:09 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:44:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:45:12 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:45:28 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:45:30 INFO  : Disconnected from the channel tcfchan#11.
09:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:31 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:45:31 INFO  : 'jtag frequency' command is executed.
09:45:31 INFO  : Context for 'APU' is selected.
09:45:31 INFO  : System reset is completed.
09:45:34 INFO  : 'after 3000' command is executed.
09:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:45:42 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:45:42 INFO  : Context for 'APU' is selected.
09:45:42 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:42 INFO  : Context for 'APU' is selected.
09:45:42 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:45:43 INFO  : 'ps7_init' command is executed.
09:45:43 INFO  : 'ps7_post_config' command is executed.
09:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:44 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:44 INFO  : 'con' command is executed.
09:45:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:44 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:46:58 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:47:01 INFO  : Disconnected from the channel tcfchan#12.
09:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:01 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:47:01 INFO  : 'jtag frequency' command is executed.
09:47:01 INFO  : Context for 'APU' is selected.
09:47:01 INFO  : System reset is completed.
09:47:04 INFO  : 'after 3000' command is executed.
09:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:47:12 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:47:12 INFO  : Context for 'APU' is selected.
09:47:12 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:12 INFO  : Context for 'APU' is selected.
09:47:12 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:47:13 INFO  : 'ps7_init' command is executed.
09:47:13 INFO  : 'ps7_post_config' command is executed.
09:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:14 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:14 INFO  : 'con' command is executed.
09:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:47:14 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:48:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:49:05 INFO  : Disconnected from the channel tcfchan#13.
09:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:07 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:49:07 INFO  : 'jtag frequency' command is executed.
09:49:07 INFO  : Context for 'APU' is selected.
09:49:07 INFO  : System reset is completed.
09:49:10 INFO  : 'after 3000' command is executed.
09:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:49:18 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:49:18 INFO  : Context for 'APU' is selected.
09:49:18 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:49:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:18 INFO  : Context for 'APU' is selected.
09:49:18 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:49:19 INFO  : 'ps7_init' command is executed.
09:49:19 INFO  : 'ps7_post_config' command is executed.
09:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:20 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:21 INFO  : 'con' command is executed.
09:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:21 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:51:25 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:51:33 INFO  : Disconnected from the channel tcfchan#14.
09:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:34 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:51:34 INFO  : 'jtag frequency' command is executed.
09:51:34 INFO  : Context for 'APU' is selected.
09:51:34 INFO  : System reset is completed.
09:51:37 INFO  : 'after 3000' command is executed.
09:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:51:44 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:51:44 INFO  : Context for 'APU' is selected.
09:51:45 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:51:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:45 INFO  : Context for 'APU' is selected.
09:51:45 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:51:45 INFO  : 'ps7_init' command is executed.
09:51:45 INFO  : 'ps7_post_config' command is executed.
09:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:46 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:46 INFO  : 'con' command is executed.
09:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:51:46 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:53:08 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:53:14 INFO  : Disconnected from the channel tcfchan#15.
09:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:14 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:53:14 INFO  : 'jtag frequency' command is executed.
09:53:14 INFO  : Context for 'APU' is selected.
09:53:14 INFO  : System reset is completed.
09:53:17 INFO  : 'after 3000' command is executed.
09:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:53:25 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:53:25 INFO  : Context for 'APU' is selected.
09:53:25 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:25 INFO  : Context for 'APU' is selected.
09:53:25 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:53:25 INFO  : 'ps7_init' command is executed.
09:53:25 INFO  : 'ps7_post_config' command is executed.
09:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:26 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:26 INFO  : 'con' command is executed.
09:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:26 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
09:53:52 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
09:54:01 INFO  : Disconnected from the channel tcfchan#16.
09:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:01 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
09:54:01 INFO  : 'jtag frequency' command is executed.
09:54:01 INFO  : Context for 'APU' is selected.
09:54:01 INFO  : System reset is completed.
09:54:04 INFO  : 'after 3000' command is executed.
09:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
09:54:12 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit"
09:54:12 INFO  : Context for 'APU' is selected.
09:54:12 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:12 INFO  : Context for 'APU' is selected.
09:54:12 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
09:54:13 INFO  : 'ps7_init' command is executed.
09:54:13 INFO  : 'ps7_post_config' command is executed.
09:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:13 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:14 INFO  : 'con' command is executed.
09:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:14 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
10:09:01 INFO  : Disconnected from the channel tcfchan#17.
10:09:36 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
10:11:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:11:42 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:11:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:12:00 INFO  : The hardware specification used by project 'dma' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:12:00 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:12:00 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\bitstream' in project 'dma'.
10:12:00 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:12:06 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma\_ide\psinit' in project 'dma'.
10:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:21 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
10:12:21 INFO  : 'jtag frequency' command is executed.
10:12:21 INFO  : Context for 'APU' is selected.
10:12:21 INFO  : System reset is completed.
10:12:24 INFO  : 'after 3000' command is executed.
10:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
10:12:24 ERROR : couldn't open "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit": no such file or directory
10:12:24 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit": no such file or directory
10:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:12:24 ERROR : couldn't open "F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/bitstream/design_1_wrapper.bit": no such file or directory
10:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:04 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
10:13:04 INFO  : 'jtag frequency' command is executed.
10:13:04 INFO  : Context for 'APU' is selected.
10:13:04 INFO  : System reset is completed.
10:13:07 INFO  : 'after 3000' command is executed.
10:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
10:13:15 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit"
10:13:15 INFO  : Context for 'APU' is selected.
10:13:15 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:13:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:15 INFO  : Context for 'APU' is selected.
10:13:15 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
10:13:16 INFO  : 'ps7_init' command is executed.
10:13:16 INFO  : 'ps7_post_config' command is executed.
10:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:16 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:17 INFO  : 'con' command is executed.
10:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:17 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
10:13:46 INFO  : Disconnected from the channel tcfchan#20.
10:14:12 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
10:14:41 INFO  : Result from executing command 'removePlatformRepo': 
10:16:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:16:16 INFO  : Result from executing command 'getPlatforms': 
10:16:53 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:22 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
10:17:22 INFO  : 'jtag frequency' command is executed.
10:17:22 INFO  : Context for 'APU' is selected.
10:17:22 INFO  : System reset is completed.
10:17:25 INFO  : 'after 3000' command is executed.
10:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
10:17:33 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit"
10:17:33 INFO  : Context for 'APU' is selected.
10:17:33 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:33 INFO  : Context for 'APU' is selected.
10:17:33 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
10:17:34 INFO  : 'ps7_init' command is executed.
10:17:34 INFO  : 'ps7_post_config' command is executed.
10:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:34 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:35 INFO  : 'con' command is executed.
10:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:17:35 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
10:21:40 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:21:47 INFO  : Disconnected from the channel tcfchan#24.
10:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:48 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
10:21:48 INFO  : 'jtag frequency' command is executed.
10:21:50 INFO  : Context for 'APU' is selected.
10:21:50 INFO  : System reset is completed.
10:21:53 INFO  : 'after 3000' command is executed.
10:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
10:22:01 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit"
10:22:01 INFO  : Context for 'APU' is selected.
10:22:01 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:01 INFO  : Context for 'APU' is selected.
10:22:01 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
10:22:02 INFO  : 'ps7_init' command is executed.
10:22:02 INFO  : 'ps7_post_config' command is executed.
10:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : 'con' command is executed.
10:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:03 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
10:26:04 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
10:26:08 INFO  : Disconnected from the channel tcfchan#25.
10:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
10:26:08 INFO  : 'jtag frequency' command is executed.
10:26:08 INFO  : Context for 'APU' is selected.
10:26:09 INFO  : System reset is completed.
10:26:12 INFO  : 'after 3000' command is executed.
10:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
10:26:19 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit"
10:26:19 INFO  : Context for 'APU' is selected.
10:26:19 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:19 INFO  : Context for 'APU' is selected.
10:26:19 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl' is done.
10:26:20 INFO  : 'ps7_init' command is executed.
10:26:20 INFO  : 'ps7_post_config' command is executed.
10:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:21 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA/vitis/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:21 INFO  : 'con' command is executed.
10:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:21 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA\vitis\dma_system\_ide\scripts\systemdebugger_dma_system_standalone.tcl'
11:11:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\temp_xsdb_launch_script.tcl
11:12:02 INFO  : XSCT server has started successfully.
11:12:02 INFO  : Successfully done setting XSCT server connection channel  
11:12:02 INFO  : plnx-install-location is set to ''
11:12:02 INFO  : Successfully done setting workspace for the tool. 
11:12:05 INFO  : Registering command handlers for Vitis TCF services
11:12:06 INFO  : Platform repository initialization has completed.
11:12:14 INFO  : Successfully done query RDI_DATADIR 
11:13:57 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:13:57 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:13:57 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:14:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:14:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:15:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:15:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:16:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:19:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:19:43 INFO  : Result from executing command 'removePlatformRepo': 
11:21:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:21:04 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:23:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:23:12 INFO  : The hardware specification used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:23:12 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:23:12 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test\_ide\bitstream' in project 'test'.
11:23:12 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:23:16 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test\_ide\psinit' in project 'test'.
11:23:30 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:23:40 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
11:24:12 INFO  : 'jtag frequency' command is executed.
11:24:12 INFO  : Context for 'APU' is selected.
11:24:12 INFO  : System reset is completed.
11:24:15 INFO  : 'after 3000' command is executed.
11:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
11:24:23 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit"
11:24:23 INFO  : Context for 'APU' is selected.
11:24:23 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:23 INFO  : Context for 'APU' is selected.
11:24:23 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:24:24 INFO  : 'ps7_init' command is executed.
11:24:24 INFO  : 'ps7_post_config' command is executed.
11:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:24 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:24 INFO  : 'con' command is executed.
11:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:24 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
11:26:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:28:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:28:19 INFO  : Disconnected from the channel tcfchan#8.
11:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
11:28:20 INFO  : 'jtag frequency' command is executed.
11:28:20 INFO  : Context for 'APU' is selected.
11:28:20 INFO  : System reset is completed.
11:28:23 INFO  : 'after 3000' command is executed.
11:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
11:28:31 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit"
11:28:31 INFO  : Context for 'APU' is selected.
11:28:31 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:31 INFO  : Context for 'APU' is selected.
11:28:31 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:28:32 INFO  : 'ps7_init' command is executed.
11:28:32 INFO  : 'ps7_post_config' command is executed.
11:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:32 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:32 INFO  : 'con' command is executed.
11:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:32 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
11:30:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:31:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:33:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:33:07 INFO  : Disconnected from the channel tcfchan#9.
11:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
11:33:08 INFO  : 'jtag frequency' command is executed.
11:33:08 INFO  : Context for 'APU' is selected.
11:33:08 INFO  : System reset is completed.
11:33:11 INFO  : 'after 3000' command is executed.
11:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
11:33:18 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit"
11:33:18 INFO  : Context for 'APU' is selected.
11:33:18 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:18 INFO  : Context for 'APU' is selected.
11:33:18 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:33:19 INFO  : 'ps7_init' command is executed.
11:33:19 INFO  : 'ps7_post_config' command is executed.
11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : 'con' command is executed.
11:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:19 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
11:35:28 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:35:36 INFO  : Result from executing command 'removePlatformRepo': 
11:36:12 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
11:37:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:37:14 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:37:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:37:48 INFO  : Disconnected from the channel tcfchan#10.
11:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:48 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
11:37:48 INFO  : 'jtag frequency' command is executed.
11:37:48 INFO  : Context for 'APU' is selected.
11:37:48 INFO  : System reset is completed.
11:37:51 INFO  : 'after 3000' command is executed.
11:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
11:37:59 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit"
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:38:00 INFO  : 'ps7_init' command is executed.
11:38:00 INFO  : 'ps7_post_config' command is executed.
11:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:00 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:00 INFO  : 'con' command is executed.
11:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:00 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
11:38:44 INFO  : Result from executing command 'removePlatformRepo': 
11:39:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:39:58 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:39:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:41:07 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:41:42 INFO  : Result from executing command 'removePlatformRepo': 
11:42:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:42:50 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:44:50 INFO  : Result from executing command 'removePlatformRepo': 
11:48:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:48:37 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:48:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:48:50 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:49:01 INFO  : Disconnected from the channel tcfchan#15.
11:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:01 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
11:49:01 INFO  : 'jtag frequency' command is executed.
11:49:01 INFO  : Context for 'APU' is selected.
11:49:01 INFO  : System reset is completed.
11:49:05 INFO  : 'after 3000' command is executed.
11:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
11:49:12 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit"
11:49:12 INFO  : Context for 'APU' is selected.
11:49:12 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:12 INFO  : Context for 'APU' is selected.
11:49:12 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:49:13 INFO  : 'ps7_init' command is executed.
11:49:13 INFO  : 'ps7_post_config' command is executed.
11:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:13 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:13 INFO  : 'con' command is executed.
11:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:13 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
11:49:44 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:50:15 INFO  : Result from executing command 'removePlatformRepo': 
11:51:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:51:21 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:51:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:51:48 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
11:52:32 INFO  : Disconnected from the channel tcfchan#25.
11:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:33 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
11:52:33 INFO  : 'jtag frequency' command is executed.
11:52:35 INFO  : Context for 'APU' is selected.
11:52:35 INFO  : System reset is completed.
11:52:38 INFO  : 'after 3000' command is executed.
11:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
11:52:46 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit"
11:52:46 INFO  : Context for 'APU' is selected.
11:52:46 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:46 INFO  : Context for 'APU' is selected.
11:52:46 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:52:46 INFO  : 'ps7_init' command is executed.
11:52:46 INFO  : 'ps7_post_config' command is executed.
11:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:46 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:47 INFO  : 'con' command is executed.
11:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:47 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
11:55:08 INFO  : Result from executing command 'removePlatformRepo': 
11:57:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:57:01 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:57:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:02:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:02:27 INFO  : Disconnected from the channel tcfchan#30.
12:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:02:37 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:46 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
12:02:46 INFO  : 'jtag frequency' command is executed.
12:02:46 INFO  : Context for 'APU' is selected.
12:02:46 INFO  : System reset is completed.
12:02:49 INFO  : 'after 3000' command is executed.
12:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
12:02:56 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit"
12:02:56 INFO  : Context for 'APU' is selected.
12:02:57 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:57 INFO  : Context for 'APU' is selected.
12:02:57 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
12:02:57 INFO  : 'ps7_init' command is executed.
12:02:57 INFO  : 'ps7_post_config' command is executed.
12:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:57 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:58 INFO  : 'con' command is executed.
12:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:58 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
13:42:16 ERROR : An unexpected exception occurred in the module 'reading platform'
13:46:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:48:45 INFO  : Result from executing command 'removePlatformRepo': 
13:50:45 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:50:45 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:50:46 INFO  : Checking for BSP changes to sync application flags for project 'dma'...
13:51:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:53:49 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
13:54:03 INFO  : No changes in MSS file content so sources will not be generated.
13:54:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:54:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:54:19 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
13:54:33 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
13:55:07 INFO  : Disconnected from the channel tcfchan#34.
13:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
13:55:08 INFO  : 'jtag frequency' command is executed.
13:55:08 INFO  : Context for 'APU' is selected.
13:55:08 INFO  : System reset is completed.
13:55:11 INFO  : 'after 3000' command is executed.
13:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
13:55:19 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit"
13:55:19 INFO  : Context for 'APU' is selected.
13:55:21 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:21 INFO  : Context for 'APU' is selected.
13:55:21 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl' is done.
13:55:22 INFO  : 'ps7_init' command is executed.
13:55:22 INFO  : 'ps7_post_config' command is executed.
13:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:22 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:22 INFO  : 'con' command is executed.
13:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:22 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\test_system\_ide\scripts\systemdebugger_test_system_standalone.tcl'
13:59:08 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
13:59:37 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:00:02 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:00:21 INFO  : Disconnected from the channel tcfchan#40.
14:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:22 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:00:22 INFO  : 'jtag frequency' command is executed.
14:00:22 INFO  : Context for 'APU' is selected.
14:00:22 INFO  : System reset is completed.
14:00:25 INFO  : 'after 3000' command is executed.
14:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:00:27 ERROR : 'fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
14:00:27 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
14:00:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:00:27 ERROR : 'fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/test/_ide/bitstream/design_1_wrapper.bit' is cancelled.
14:00:31 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:22 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:01:22 INFO  : 'jtag frequency' command is executed.
14:01:22 INFO  : Context for 'APU' is selected.
14:01:22 INFO  : System reset is completed.
14:01:25 INFO  : 'after 3000' command is executed.
14:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:01:33 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:01:33 INFO  : Context for 'APU' is selected.
14:01:33 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:33 INFO  : Context for 'APU' is selected.
14:01:33 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:01:33 INFO  : 'ps7_init' command is executed.
14:01:33 INFO  : 'ps7_post_config' command is executed.
14:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:34 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:34 INFO  : 'con' command is executed.
14:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:34 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:06:19 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:07:04 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:08:39 INFO  : Disconnected from the channel tcfchan#41.
14:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:39 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:08:39 INFO  : 'jtag frequency' command is executed.
14:08:39 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : System reset is completed.
14:08:42 INFO  : 'after 3000' command is executed.
14:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:08:50 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:08:50 INFO  : Context for 'APU' is selected.
14:08:50 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:50 INFO  : Context for 'APU' is selected.
14:08:50 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:08:51 INFO  : 'ps7_init' command is executed.
14:08:51 INFO  : 'ps7_post_config' command is executed.
14:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:52 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:52 INFO  : 'con' command is executed.
14:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:52 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:10:41 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:10:55 INFO  : Disconnected from the channel tcfchan#43.
14:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:10:55 INFO  : 'jtag frequency' command is executed.
14:10:55 INFO  : Context for 'APU' is selected.
14:10:55 INFO  : System reset is completed.
14:10:58 INFO  : 'after 3000' command is executed.
14:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:11:06 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:11:06 INFO  : Context for 'APU' is selected.
14:11:06 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:06 INFO  : Context for 'APU' is selected.
14:11:06 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:11:06 INFO  : 'ps7_init' command is executed.
14:11:06 INFO  : 'ps7_post_config' command is executed.
14:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:07 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:07 INFO  : 'con' command is executed.
14:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:11:07 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:13:50 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:13:55 INFO  : Disconnected from the channel tcfchan#44.
14:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:13:56 INFO  : 'jtag frequency' command is executed.
14:13:56 INFO  : Context for 'APU' is selected.
14:13:56 INFO  : System reset is completed.
14:13:59 INFO  : 'after 3000' command is executed.
14:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:14:07 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:14:07 INFO  : Context for 'APU' is selected.
14:14:07 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:07 INFO  : Context for 'APU' is selected.
14:14:07 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:14:08 INFO  : 'ps7_init' command is executed.
14:14:08 INFO  : 'ps7_post_config' command is executed.
14:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:08 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:09 INFO  : 'con' command is executed.
14:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:09 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:15:37 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:15:42 INFO  : Disconnected from the channel tcfchan#45.
14:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:42 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:15:42 INFO  : 'jtag frequency' command is executed.
14:15:42 INFO  : Context for 'APU' is selected.
14:15:42 INFO  : System reset is completed.
14:15:45 INFO  : 'after 3000' command is executed.
14:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:15:53 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:15:53 INFO  : Context for 'APU' is selected.
14:15:53 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:53 INFO  : Context for 'APU' is selected.
14:15:53 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:15:53 INFO  : 'ps7_init' command is executed.
14:15:54 INFO  : 'ps7_post_config' command is executed.
14:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:54 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:54 INFO  : 'con' command is executed.
14:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:54 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:18:37 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:19:00 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:19:07 INFO  : Disconnected from the channel tcfchan#46.
14:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:07 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:19:07 INFO  : 'jtag frequency' command is executed.
14:19:07 INFO  : Context for 'APU' is selected.
14:19:07 INFO  : System reset is completed.
14:19:10 INFO  : 'after 3000' command is executed.
14:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:19:18 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:19:18 INFO  : Context for 'APU' is selected.
14:19:18 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:18 INFO  : Context for 'APU' is selected.
14:19:18 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:19:18 INFO  : 'ps7_init' command is executed.
14:19:18 INFO  : 'ps7_post_config' command is executed.
14:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:19 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:19 INFO  : 'con' command is executed.
14:19:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:19 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:21:03 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:21:09 INFO  : Disconnected from the channel tcfchan#47.
14:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:09 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:21:09 INFO  : 'jtag frequency' command is executed.
14:21:09 INFO  : Context for 'APU' is selected.
14:21:09 INFO  : System reset is completed.
14:21:12 INFO  : 'after 3000' command is executed.
14:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:21:20 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:21:20 INFO  : Context for 'APU' is selected.
14:21:20 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:20 INFO  : Context for 'APU' is selected.
14:21:20 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:21:21 INFO  : 'ps7_init' command is executed.
14:21:21 INFO  : 'ps7_post_config' command is executed.
14:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:21 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:22 INFO  : 'con' command is executed.
14:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:22 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
14:33:48 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:33:53 INFO  : Disconnected from the channel tcfchan#48.
14:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:25 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
14:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
14:36:27 INFO  : 'jtag frequency' command is executed.
14:36:27 INFO  : Context for 'APU' is selected.
14:36:27 INFO  : System reset is completed.
14:36:30 INFO  : 'after 3000' command is executed.
14:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
14:36:38 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
14:36:38 INFO  : Context for 'APU' is selected.
14:36:38 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:38 INFO  : Context for 'APU' is selected.
14:36:38 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
14:36:39 INFO  : 'ps7_init' command is executed.
14:36:39 INFO  : 'ps7_post_config' command is executed.
14:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:40 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:40 INFO  : 'con' command is executed.
14:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:40 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
15:41:43 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:42:26 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:43:41 INFO  : Disconnected from the channel tcfchan#49.
15:43:59 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
15:44:46 INFO  : Result from executing command 'removePlatformRepo': 
15:46:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:46:14 INFO  : Result from executing command 'getPlatforms': 
15:46:18 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:46:25 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:46:25 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:46:26 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
15:46:26 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:46:31 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
15:48:50 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:49:02 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:49:05 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:22 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
15:49:22 INFO  : 'jtag frequency' command is executed.
15:49:22 INFO  : Context for 'APU' is selected.
15:49:22 INFO  : System reset is completed.
15:49:25 INFO  : 'after 3000' command is executed.
15:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
15:49:33 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
15:49:33 INFO  : Context for 'APU' is selected.
15:49:33 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:33 INFO  : Context for 'APU' is selected.
15:49:33 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
15:49:33 INFO  : 'ps7_init' command is executed.
15:49:33 INFO  : 'ps7_post_config' command is executed.
15:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:34 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:34 INFO  : 'con' command is executed.
15:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:34 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
15:51:45 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
15:51:51 INFO  : Disconnected from the channel tcfchan#53.
15:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:57 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
15:51:57 INFO  : 'jtag frequency' command is executed.
15:51:57 INFO  : Context for 'APU' is selected.
15:51:58 INFO  : System reset is completed.
15:52:01 INFO  : 'after 3000' command is executed.
15:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
15:52:08 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
15:52:08 INFO  : Context for 'APU' is selected.
15:52:08 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:08 INFO  : Context for 'APU' is selected.
15:52:08 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
15:52:09 INFO  : 'ps7_init' command is executed.
15:52:09 INFO  : 'ps7_post_config' command is executed.
15:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:10 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:10 INFO  : 'con' command is executed.
15:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:10 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
16:08:15 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:08:47 INFO  : Result from executing command 'removePlatformRepo': 
16:10:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:10:02 INFO  : Result from executing command 'getPlatforms': 
16:10:02 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
16:10:11 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:10:11 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:10:11 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
16:10:11 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:10:16 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
16:10:26 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
16:10:41 INFO  : Disconnected from the channel tcfchan#54.
16:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
16:10:41 INFO  : 'jtag frequency' command is executed.
16:10:41 INFO  : Context for 'APU' is selected.
16:10:41 INFO  : System reset is completed.
16:10:44 INFO  : 'after 3000' command is executed.
16:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
16:10:52 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
16:10:52 INFO  : Context for 'APU' is selected.
16:10:52 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:52 INFO  : Context for 'APU' is selected.
16:10:52 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
16:10:53 INFO  : 'ps7_init' command is executed.
16:10:53 INFO  : 'ps7_post_config' command is executed.
16:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:53 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:54 INFO  : 'con' command is executed.
16:10:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:54 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
16:31:32 INFO  : Disconnected from the channel tcfchan#59.
16:31:50 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:32:22 INFO  : Result from executing command 'removePlatformRepo': 
16:33:30 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:33:30 INFO  : Result from executing command 'getPlatforms': 
16:33:44 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
16:33:51 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:33:51 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:33:51 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
16:33:51 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:33:57 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
16:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
16:34:12 INFO  : 'jtag frequency' command is executed.
16:34:12 INFO  : Context for 'APU' is selected.
16:34:12 INFO  : System reset is completed.
16:34:15 INFO  : 'after 3000' command is executed.
16:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
16:34:23 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
16:34:23 INFO  : Context for 'APU' is selected.
16:34:23 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:34:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:23 INFO  : Context for 'APU' is selected.
16:34:23 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
16:34:23 INFO  : 'ps7_init' command is executed.
16:34:23 INFO  : 'ps7_post_config' command is executed.
16:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:24 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:24 INFO  : 'con' command is executed.
16:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:24 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
16:40:26 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
16:41:39 INFO  : Result from executing command 'removePlatformRepo': 
16:42:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:42:48 INFO  : Result from executing command 'getPlatforms': 
16:43:10 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
16:43:18 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:43:18 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:43:18 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
16:43:18 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:43:24 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
16:43:37 INFO  : Disconnected from the channel tcfchan#63.
16:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
16:43:37 INFO  : 'jtag frequency' command is executed.
16:43:37 INFO  : Context for 'APU' is selected.
16:43:37 INFO  : System reset is completed.
16:43:40 INFO  : 'after 3000' command is executed.
16:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
16:43:48 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
16:43:48 INFO  : Context for 'APU' is selected.
16:43:48 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:48 INFO  : Context for 'APU' is selected.
16:43:48 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
16:43:49 INFO  : 'ps7_init' command is executed.
16:43:49 INFO  : 'ps7_post_config' command is executed.
16:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:50 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:50 INFO  : 'con' command is executed.
16:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:50 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
17:01:37 INFO  : Disconnected from the channel tcfchan#67.
17:01:57 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:02:33 INFO  : Result from executing command 'removePlatformRepo': 
17:03:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:03:48 INFO  : Result from executing command 'getPlatforms': 
17:03:52 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
17:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:04:15 INFO  : 'jtag frequency' command is executed.
17:04:15 INFO  : Context for 'APU' is selected.
17:04:15 INFO  : System reset is completed.
17:04:18 INFO  : 'after 3000' command is executed.
17:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:04:26 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
17:04:26 INFO  : Context for 'APU' is selected.
17:04:26 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:26 INFO  : Context for 'APU' is selected.
17:04:26 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
17:04:27 INFO  : 'ps7_init' command is executed.
17:04:27 INFO  : 'ps7_post_config' command is executed.
17:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:27 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:28 INFO  : 'con' command is executed.
17:04:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:28 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
17:06:19 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:07:03 INFO  : Result from executing command 'removePlatformRepo': 
17:08:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:08:07 INFO  : Result from executing command 'getPlatforms': 
17:08:09 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
17:08:17 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:08:17 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:08:17 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
17:08:17 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:08:23 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
17:08:38 INFO  : Disconnected from the channel tcfchan#71.
17:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:38 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:08:38 INFO  : 'jtag frequency' command is executed.
17:08:38 INFO  : Context for 'APU' is selected.
17:08:38 INFO  : System reset is completed.
17:08:41 INFO  : 'after 3000' command is executed.
17:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:08:49 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
17:08:49 INFO  : Context for 'APU' is selected.
17:08:49 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:49 INFO  : Context for 'APU' is selected.
17:08:49 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
17:08:50 INFO  : 'ps7_init' command is executed.
17:08:50 INFO  : 'ps7_post_config' command is executed.
17:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:51 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:51 INFO  : 'con' command is executed.
17:08:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:08:51 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
17:19:10 INFO  : Disconnected from the channel tcfchan#75.
17:19:28 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:20:02 INFO  : Result from executing command 'removePlatformRepo': 
17:21:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:21:21 INFO  : Result from executing command 'getPlatforms': 
17:21:31 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
17:21:38 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:21:38 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:21:38 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
17:21:38 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:21:44 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
17:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:00 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:22:00 INFO  : 'jtag frequency' command is executed.
17:22:01 INFO  : Context for 'APU' is selected.
17:22:01 INFO  : System reset is completed.
17:22:04 INFO  : 'after 3000' command is executed.
17:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:22:11 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
17:22:11 INFO  : Context for 'APU' is selected.
17:22:11 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:11 INFO  : Context for 'APU' is selected.
17:22:11 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
17:22:12 INFO  : 'ps7_init' command is executed.
17:22:12 INFO  : 'ps7_post_config' command is executed.
17:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : 'con' command is executed.
17:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:13 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
17:44:17 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:45:00 INFO  : Result from executing command 'removePlatformRepo': 
17:46:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:46:21 INFO  : Result from executing command 'getPlatforms': 
17:46:49 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
17:47:03 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:47:03 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:47:03 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
17:47:03 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:47:10 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
17:47:20 INFO  : Disconnected from the channel tcfchan#79.
17:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:21 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
17:47:21 INFO  : 'jtag frequency' command is executed.
17:47:21 INFO  : Context for 'APU' is selected.
17:47:21 INFO  : System reset is completed.
17:47:24 INFO  : 'after 3000' command is executed.
17:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
17:47:32 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
17:47:32 INFO  : 'ps7_init' command is executed.
17:47:32 INFO  : 'ps7_post_config' command is executed.
17:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:33 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
18:03:10 INFO  : Disconnected from the channel tcfchan#83.
18:03:29 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
18:04:01 INFO  : Result from executing command 'removePlatformRepo': 
18:05:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:05:23 INFO  : Result from executing command 'getPlatforms': 
18:05:28 INFO  : Checking for BSP changes to sync application flags for project 'dma_loop'...
18:05:37 INFO  : The hardware specification used by project 'dma_loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:05:37 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:05:37 INFO  : The updated bitstream files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\bitstream' in project 'dma_loop'.
18:05:37 INFO  : The file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:05:43 INFO  : The updated ps init files are copied from platform to folder 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop\_ide\psinit' in project 'dma_loop'.
18:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:03 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A1B7E2' is selected.
18:06:03 INFO  : 'jtag frequency' command is executed.
18:06:03 INFO  : Context for 'APU' is selected.
18:06:03 INFO  : System reset is completed.
18:06:06 INFO  : 'after 3000' command is executed.
18:06:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}' command is executed.
18:06:14 INFO  : Device configured successfully with "F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit"
18:06:14 INFO  : Context for 'APU' is selected.
18:06:14 INFO  : Hardware design and registers information is loaded from 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:14 INFO  : Context for 'APU' is selected.
18:06:14 INFO  : Sourcing of 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl' is done.
18:06:14 INFO  : 'ps7_init' command is executed.
18:06:14 INFO  : 'ps7_post_config' command is executed.
18:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : The application 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A1B7E2" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A1B7E2-23731093-0"}
fpga -file F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : 'con' command is executed.
18:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:15 INFO  : Launch script is exported to file 'F:\study_vivado_ps\zc706_eth_DMA_Loopback\vitis\dma_loop_system\_ide\scripts\systemdebugger_dma_loop_system_standalone.tcl'
18:06:41 INFO  : Disconnected from the channel tcfchan#87.
