# ACCURATE2 Evaluation Board RTL

## Description

This repo contains the VHDL code for the ACCURATE2 Evaluation Board.
A ready to use Makefile is provided to compile the code, generate the bitstream and program the FPGA.

The FPGA used is a Lattice iCE40 iCE5LP4k chip (SG48 package) mounted on a custom board. The code is written entirely in VHDL and compiled with the open source [`oss-cad-suite`](https://github.com/YosysHQ/oss-cad-suite-build?tab=readme-ov-file) toolchain.

The current block diagram of the internal logic is shown below:

![VHDL block diagram](VHDL_Diagram.svg)

## Table of Contents

- [Installation](#installation)
- [Usage](#usage)
- [Contributing](#contributing)
- [License](#license)

## Installation

Install the `oss-cad-suite`, following the [installation instructions](https://github.com/YosysHQ/oss-cad-suite-build?tab=readme-ov-file#installation).

Clone the repository:
```bash
git clone https://gitlab.cern.ch/AIGROUP-crome-support/accurate2_eval_rtl.git
```
---

Note that GHDL and the GHDL plugin for Yosys (required for this project) are only available for linux-x64 and darwin-x64 platforms.
The main development was carried out on an M1 Pro MacBook Pro machine. No issues were found concerning the translation of the darwin-x64 binaries from x86 to arm.

## Usage

Source the environment:
```bash
source /path/to/oss-cad-suite/environment
````

Change to the `build` directory:
```bash
cd ./build
```

Compile the code and generate the bitstream:
```bash
make all
````

Program the FPGA's flash:
```bash
make prog
```

## Contributing

Guidelines for contributing to the project, including how to report issues or submit pull requests.

## License

Information about the project's license and any relevant terms or conditions.
