# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Merge.srcs/sources_1/imports/new/ALU_Unit.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/Add_Sub_Unit.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/MUX_8_to_4.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/RegisterBank.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/TristateBuff.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/Upper.vhd" \
"../../../../Merge.srcs/sim_1/imports/new/Upper_Sim.vhd" \

# Do not sort compile order
nosort
