Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 22 16:49:18 2019
| Host         : CSE024WK-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      4 |            2 |
|      6 |            1 |
|      9 |            3 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           30 |
| Yes          | No                    | No                     |              32 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             420 |          295 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------+--------------------------------------------------------+------------------+----------------+
|     Clock Signal     |                Enable Signal               |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  DCLK_BUFG           |                                            | seven_segment_ctrl/AN4_i_1_n_0                         |                1 |              1 |
|  DCLK_BUFG           |                                            | seven_segment_ctrl/AN3_i_1_n_0                         |                1 |              1 |
|  DCLK_BUFG           |                                            | seven_segment_ctrl/AN1_i_1_n_0                         |                1 |              1 |
|  DCLK_BUFG           |                                            | seven_segment_ctrl/AN0_i_1_n_0                         |                1 |              1 |
|  DCLK_BUFG           |                                            | seven_segment_ctrl/AN2_i_1_n_0                         |                1 |              1 |
|  DCLK_BUFG           |                                            | AE5_reg_n_0                                            |                1 |              1 |
|  DCLK_BUFG           |                                            | AE6_reg_n_0                                            |                1 |              1 |
|  DCLK_BUFG           |                                            | AE7_reg_n_0                                            |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | KeyPad_ctrl/C0/Col[3]_i_1_n_0              |                                                        |                2 |              4 |
|  CLK4HZ_BUFG         | FSM_sequential_STREG_reg[3]_i_1_n_0        |                                                        |                2 |              4 |
|  CLK4HZ_BUFG         | B[3]_i_1_n_0                               |                                                        |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                                            |                                                        |                9 |              9 |
|  CLK4HZ_BUFG         |                                            |                                                        |                8 |              9 |
|  CLK4HZ_BUFG         | DIVOP_i_2_n_0                              | DIVOP_i_1_n_0                                          |                3 |              9 |
|  alu_1/C             |                                            |                                                        |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                            | seven_segment_ctrl/clear                               |                4 |             16 |
|  CLK4HZ_BUFG         | C[15]_i_2_n_0                              | C[15]_i_1_n_0                                          |                3 |             16 |
|  CLK4HZ_BUFG         | B[7]_i_1_n_0                               |                                                        |               12 |             18 |
|  CLK100MHZ_IBUF_BUFG |                                            | KeyPad_ctrl/C0/sclk                                    |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                            | freq_divider/temp3                                     |                6 |             23 |
|  CLK100MHZ_IBUF_BUFG |                                            | seven_segment_ctrl/Frequency_divider_for_ssd_Ctrl/temp |                7 |             25 |
|  DCLK_BUFG           |                                            |                                                        |               10 |             25 |
|  CLK4HZ_BUFG         | KeyPad_ctrl/C0/FSM_sequential_STREG_reg[0] | A[3]_i_1_n_0                                           |               80 |            110 |
|  CLK4HZ_BUFG         | A[7]_i_2_n_0                               | A[7]_i_1_n_0                                           |              209 |            285 |
+----------------------+--------------------------------------------+--------------------------------------------------------+------------------+----------------+


