
---------- Begin Simulation Statistics ----------
final_tick                                 6886015000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64757                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725120                       # Number of bytes of host memory used
host_op_rate                                   103719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   154.42                       # Real time elapsed on the host
host_tick_rate                               44591752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006886                       # Number of seconds simulated
sim_ticks                                  6886015000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9668859                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8782927                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.377203                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.377203                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1009722                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   534177                       # number of floating regfile writes
system.cpu.idleCycles                          132529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               153591                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1445733                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.440757                       # Inst execution rate
system.cpu.iew.exec_refs                      4832083                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1595525                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1500421                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3927511                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4135                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1666984                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23250555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3236558                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            341477                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19842152                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10306                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2453231                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 131912                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2467236                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            352                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        80879                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          72712                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25775432                       # num instructions consuming a value
system.cpu.iew.wb_count                      19599234                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.574899                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14818263                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.423119                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19710703                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30980297                       # number of integer regfile reads
system.cpu.int_regfile_writes                16031187                       # number of integer regfile writes
system.cpu.ipc                               0.726110                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.726110                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            215817      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14552716     72.10%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   82      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48434      0.24%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              132641      0.66%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1467      0.01%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9075      0.04%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39891      0.20%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20355      0.10%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256609      1.27%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5844      0.03%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8218      0.04%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3701      0.02%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3231977     16.01%     91.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1251499      6.20%     97.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43663      0.22%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361637      1.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20183632                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  949501                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1867414                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       889858                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1079372                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      282377                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  136594     48.37%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    151      0.05%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    929      0.33%     48.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29536     10.46%     59.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   36      0.01%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103174     36.54%     95.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10598      3.75%     99.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               611      0.22%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              746      0.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19300691                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52453018                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18709376                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29405327                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23249230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20183632                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1325                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7233817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31292                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14097529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13639502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.479792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.104304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7585700     55.62%     55.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1306468      9.58%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1128897      8.28%     73.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1160164      8.51%     81.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              798191      5.85%     87.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              627957      4.60%     92.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              617569      4.53%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              215533      1.58%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199023      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13639502                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.465552                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            256624                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94763                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3927511                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1666984                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8348731                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13772031                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124473                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            897                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2920514                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2412531                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131731                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1504315                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1490758                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.098792                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  192871                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10604                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1761                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7227501                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            130690                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12672787                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.263863                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.121124                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7450947     58.79%     58.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1740150     13.73%     72.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1115866      8.81%     81.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          866331      6.84%     88.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          222682      1.76%     89.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          434059      3.43%     93.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133695      1.05%     94.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           89852      0.71%     95.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          619205      4.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12672787                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        619205                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3739572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3739572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3739572                       # number of overall hits
system.cpu.dcache.overall_hits::total         3739572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107285                       # number of overall misses
system.cpu.dcache.overall_misses::total        107285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5734082996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5734082996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5734082996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5734082996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3846857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3846857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3846857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3846857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027889                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027889                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027889                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53447.201342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53447.201342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53447.201342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53447.201342                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29965                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.416667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.720000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43132                       # number of writebacks
system.cpu.dcache.writebacks::total             43132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60179                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3478440496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3478440496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3478440496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3478440496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57801.566925                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57801.566925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57801.566925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57801.566925                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2321231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2321231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3081334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3081334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2391595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2391595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43791.349270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43791.349270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    862974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    862974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37091.657354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37091.657354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2652748496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2652748496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71849.313291                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71849.313291                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615465996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615465996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70854.874868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70854.874868                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.530428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3799751                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.140813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.530428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7753893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7753893                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1347282                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8630848                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2671872                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                857588                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 131912                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1379470                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1860                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25406262                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8817                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3235128                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1595536                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3161                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16694                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1449656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15773299                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2920514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1694233                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12049664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  267448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  809                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5616                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1321617                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 22452                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13639502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.968490                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.135608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9155225     67.12%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   159675      1.17%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   497834      3.65%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   366235      2.69%     74.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   326599      2.39%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   282321      2.07%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   379194      2.78%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   177336      1.30%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2295083     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13639502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212061                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.145314                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1318370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1318370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1318370                       # number of overall hits
system.cpu.icache.overall_hits::total         1318370                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3247                       # number of overall misses
system.cpu.icache.overall_misses::total          3247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198023500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198023500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198023500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198023500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1321617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1321617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1321617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1321617                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002457                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002457                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002457                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002457                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60986.603018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60986.603018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60986.603018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60986.603018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2058                       # number of writebacks
system.cpu.icache.writebacks::total              2058                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          678                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          678                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          678                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          678                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158288500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158288500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001944                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001944                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001944                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001944                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61614.830673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61614.830673                       # average overall mshr miss latency
system.cpu.icache.replacements                   2058                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1318370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1318370                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1321617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1321617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002457                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60986.603018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60986.603018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          678                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          678                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61614.830673                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.309074                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1320939                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            514.184118                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.309074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2645803                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2645803                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1322517                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1222                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      841766                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1232292                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2476                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 352                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 211715                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6886015000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 131912                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1711680                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4184618                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13400                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3100512                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4497380                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24622207                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10076                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 804465                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 709372                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2935305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              64                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31644253                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67311487                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39603267                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1115153                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10215375                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     742                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4113216                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35285223                       # The number of ROB reads
system.cpu.rob.writes                        47456675                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15261                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15722                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 461                       # number of overall hits
system.l2.overall_hits::.cpu.data               15261                       # number of overall hits
system.l2.overall_hits::total                   15722                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44918                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47024                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2106                       # number of overall misses
system.l2.overall_misses::.cpu.data             44918                       # number of overall misses
system.l2.overall_misses::total                 47024                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3226054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3375479000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3226054000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3375479000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.746407                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.749434                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.746407                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.749434                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70952.041785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71820.962643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71782.047465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70952.041785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71820.962643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71782.047465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28264                       # number of writebacks
system.l2.writebacks::total                     28264                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47024                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127902250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2766603000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2894505250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127902250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2766603000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2894505250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.746407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.746407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749434                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61592.301527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61553.786364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61592.301527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61553.786364                       # average overall mshr miss latency
system.l2.replacements                          39289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43132                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2055                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2055                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1130                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2548097500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2548097500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71207.732506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71207.732506                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2181805250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2181805250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60971.530572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60971.530572                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70952.041785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70952.041785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127902250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127902250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60732.312441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.392607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.392607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74223.396102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74223.396102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584797750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584797750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.392607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64024.277425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64024.277425                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7756.535451                       # Cycle average of tags in use
system.l2.tags.total_refs                      124446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.620964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.530280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       257.843237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7441.161934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.908345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1043049                       # Number of tag accesses
system.l2.tags.data_accesses                  1043049                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001680833500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121973                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26514                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47024                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28264                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47024                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28264                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.782336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.144159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.977135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.51%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.431668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1682     95.84%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.34%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.25%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.51%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3009536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    437.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6872007000                       # Total gap between requests
system.mem_ctrls.avgGap                      91276.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19573585.012521758676                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 417421106.401888489723                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 262393851.886758893728                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44918                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28264                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58403000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1284365000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 151193191000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27731.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28593.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5349320.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3009536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44918                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47024                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19573585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    417476872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        437050457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19573585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19573585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    262691266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       262691266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    262691266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19573585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    417476872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       699741723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47018                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28232                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               461180500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1342768000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9808.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28558.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40045                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25681                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   505.669887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.264749                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.407311                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2636     27.68%     27.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1535     16.12%     43.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          668      7.01%     50.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          390      4.09%     54.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          276      2.90%     57.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          268      2.81%     60.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          351      3.69%     64.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          323      3.39%     67.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3077     32.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3009152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              436.994691                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              262.393852                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35400120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18815610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173916120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75841380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1619637330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1280324640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3747276960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.186581                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3298282250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3357892750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32601240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17327970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161792400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71529660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1561654650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1329152160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3717399840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.847770                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3427477000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3228698000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28264                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35784                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132443                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132443                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132443                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47024                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49618750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58780000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36914                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2569                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7194                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180025                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                187219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6611904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6907904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39291                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1809024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101107     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    930      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102037                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6886015000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          107426500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3854498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90268500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
