{
  "module_name": "typhoon.h",
  "hash_id": "2d8308a4d8ff7e98bce88130e0573f23f86884aee5f9c27edae4c220176fb621",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/3com/typhoon.h",
  "human_readable_source": " \n \n\n \n\n \nstruct basic_ring {\n\tu8 *ringBase;\n\tu32 lastWrite;\n};\n\n \nstruct transmit_ring {\n\tu8 *ringBase;\n\tu32 lastWrite;\n\tu32 lastRead;\n\tint writeRegister;\n};\n\n \nstruct typhoon_indexes {\n\t \n\tvolatile __le32 rxHiCleared;\n\tvolatile __le32 rxLoCleared;\n\tvolatile __le32 rxBuffReady;\n\tvolatile __le32 respCleared;\n\n\t \n\tvolatile __le32 txLoCleared;\n\tvolatile __le32 txHiCleared;\n\tvolatile __le32 rxLoReady;\n\tvolatile __le32 rxBuffCleared;\n\tvolatile __le32 cmdCleared;\n\tvolatile __le32 respReady;\n\tvolatile __le32 rxHiReady;\n} __packed;\n\n \nstruct typhoon_interface {\n\t__le32 ringIndex;\n\t__le32 ringIndexHi;\n\t__le32 txLoAddr;\n\t__le32 txLoAddrHi;\n\t__le32 txLoSize;\n\t__le32 txHiAddr;\n\t__le32 txHiAddrHi;\n\t__le32 txHiSize;\n\t__le32 rxLoAddr;\n\t__le32 rxLoAddrHi;\n\t__le32 rxLoSize;\n\t__le32 rxBuffAddr;\n\t__le32 rxBuffAddrHi;\n\t__le32 rxBuffSize;\n\t__le32 cmdAddr;\n\t__le32 cmdAddrHi;\n\t__le32 cmdSize;\n\t__le32 respAddr;\n\t__le32 respAddrHi;\n\t__le32 respSize;\n\t__le32 zeroAddr;\n\t__le32 zeroAddrHi;\n\t__le32 rxHiAddr;\n\t__le32 rxHiAddrHi;\n\t__le32 rxHiSize;\n} __packed;\n\n \nstruct tx_desc {\n\tu8  flags;\n#define TYPHOON_TYPE_MASK\t0x07\n#define \tTYPHOON_FRAG_DESC\t0x00\n#define \tTYPHOON_TX_DESC\t\t0x01\n#define \tTYPHOON_CMD_DESC\t0x02\n#define \tTYPHOON_OPT_DESC\t0x03\n#define \tTYPHOON_RX_DESC\t\t0x04\n#define \tTYPHOON_RESP_DESC\t0x05\n#define TYPHOON_OPT_TYPE_MASK\t0xf0\n#define \tTYPHOON_OPT_IPSEC\t0x00\n#define \tTYPHOON_OPT_TCP_SEG\t0x10\n#define TYPHOON_CMD_RESPOND\t0x40\n#define TYPHOON_RESP_ERROR\t0x40\n#define TYPHOON_RX_ERROR\t0x40\n#define TYPHOON_DESC_VALID\t0x80\n\tu8  numDesc;\n\t__le16 len;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 addr;\n\t\t\t__le32 addrHi;\n\t\t} frag;\n\t\tu64 tx_addr;\t \n\t};\n\t__le32 processFlags;\n#define TYPHOON_TX_PF_NO_CRC\t\tcpu_to_le32(0x00000001)\n#define TYPHOON_TX_PF_IP_CHKSUM\t\tcpu_to_le32(0x00000002)\n#define TYPHOON_TX_PF_TCP_CHKSUM\tcpu_to_le32(0x00000004)\n#define TYPHOON_TX_PF_TCP_SEGMENT\tcpu_to_le32(0x00000008)\n#define TYPHOON_TX_PF_INSERT_VLAN\tcpu_to_le32(0x00000010)\n#define TYPHOON_TX_PF_IPSEC\t\tcpu_to_le32(0x00000020)\n#define TYPHOON_TX_PF_VLAN_PRIORITY\tcpu_to_le32(0x00000040)\n#define TYPHOON_TX_PF_UDP_CHKSUM\tcpu_to_le32(0x00000080)\n#define TYPHOON_TX_PF_PAD_FRAME\t\tcpu_to_le32(0x00000100)\n#define TYPHOON_TX_PF_RESERVED\t\tcpu_to_le32(0x00000e00)\n#define TYPHOON_TX_PF_VLAN_MASK\t\tcpu_to_le32(0x0ffff000)\n#define TYPHOON_TX_PF_INTERNAL\t\tcpu_to_le32(0xf0000000)\n#define TYPHOON_TX_PF_VLAN_TAG_SHIFT\t12\n} __packed;\n\n \nstruct tcpopt_desc {\n\tu8  flags;\n\tu8  numDesc;\n\t__le16 mss_flags;\n#define TYPHOON_TSO_FIRST\t\tcpu_to_le16(0x1000)\n#define TYPHOON_TSO_LAST\t\tcpu_to_le16(0x2000)\n\t__le32 respAddrLo;\n\t__le32 bytesTx;\n\t__le32 status;\n} __packed;\n\n \nstruct ipsec_desc {\n\tu8  flags;\n\tu8  numDesc;\n\t__le16 ipsecFlags;\n#define TYPHOON_IPSEC_GEN_IV\tcpu_to_le16(0x0000)\n#define TYPHOON_IPSEC_USE_IV\tcpu_to_le16(0x0001)\n\t__le32 sa1;\n\t__le32 sa2;\n\t__le32 reserved;\n} __packed;\n\n \nstruct rx_desc {\n\tu8  flags;\n\tu8  numDesc;\n\t__le16 frameLen;\n\tu32 addr;\t \n\tu32 addrHi;\t \n\t__le32 rxStatus;\n#define TYPHOON_RX_ERR_INTERNAL\t\tcpu_to_le32(0x00000000)\n#define TYPHOON_RX_ERR_FIFO_UNDERRUN\tcpu_to_le32(0x00000001)\n#define TYPHOON_RX_ERR_BAD_SSD\t\tcpu_to_le32(0x00000002)\n#define TYPHOON_RX_ERR_RUNT\t\tcpu_to_le32(0x00000003)\n#define TYPHOON_RX_ERR_CRC\t\tcpu_to_le32(0x00000004)\n#define TYPHOON_RX_ERR_OVERSIZE\t\tcpu_to_le32(0x00000005)\n#define TYPHOON_RX_ERR_ALIGN\t\tcpu_to_le32(0x00000006)\n#define TYPHOON_RX_ERR_DRIBBLE\t\tcpu_to_le32(0x00000007)\n#define TYPHOON_RX_PROTO_MASK\t\tcpu_to_le32(0x00000003)\n#define TYPHOON_RX_PROTO_UNKNOWN\tcpu_to_le32(0x00000000)\n#define TYPHOON_RX_PROTO_IP\t\tcpu_to_le32(0x00000001)\n#define TYPHOON_RX_PROTO_IPX\t\tcpu_to_le32(0x00000002)\n#define TYPHOON_RX_VLAN\t\t\tcpu_to_le32(0x00000004)\n#define TYPHOON_RX_IP_FRAG\t\tcpu_to_le32(0x00000008)\n#define TYPHOON_RX_IPSEC\t\tcpu_to_le32(0x00000010)\n#define TYPHOON_RX_IP_CHK_FAIL\t\tcpu_to_le32(0x00000020)\n#define TYPHOON_RX_TCP_CHK_FAIL\t\tcpu_to_le32(0x00000040)\n#define TYPHOON_RX_UDP_CHK_FAIL\t\tcpu_to_le32(0x00000080)\n#define TYPHOON_RX_IP_CHK_GOOD\t\tcpu_to_le32(0x00000100)\n#define TYPHOON_RX_TCP_CHK_GOOD\t\tcpu_to_le32(0x00000200)\n#define TYPHOON_RX_UDP_CHK_GOOD\t\tcpu_to_le32(0x00000400)\n\t__le16 filterResults;\n#define TYPHOON_RX_FILTER_MASK\t\tcpu_to_le16(0x7fff)\n#define TYPHOON_RX_FILTERED\t\tcpu_to_le16(0x8000)\n\t__le16 ipsecResults;\n#define TYPHOON_RX_OUTER_AH_GOOD\tcpu_to_le16(0x0001)\n#define TYPHOON_RX_OUTER_ESP_GOOD\tcpu_to_le16(0x0002)\n#define TYPHOON_RX_INNER_AH_GOOD\tcpu_to_le16(0x0004)\n#define TYPHOON_RX_INNER_ESP_GOOD\tcpu_to_le16(0x0008)\n#define TYPHOON_RX_OUTER_AH_FAIL\tcpu_to_le16(0x0010)\n#define TYPHOON_RX_OUTER_ESP_FAIL\tcpu_to_le16(0x0020)\n#define TYPHOON_RX_INNER_AH_FAIL\tcpu_to_le16(0x0040)\n#define TYPHOON_RX_INNER_ESP_FAIL\tcpu_to_le16(0x0080)\n#define TYPHOON_RX_UNKNOWN_SA\t\tcpu_to_le16(0x0100)\n#define TYPHOON_RX_ESP_FORMAT_ERR\tcpu_to_le16(0x0200)\n\t__be32 vlanTag;\n} __packed;\n\n \nstruct rx_free {\n\t__le32 physAddr;\n\t__le32 physAddrHi;\n\tu32 virtAddr;\n\tu32 virtAddrHi;\n} __packed;\n\n \nstruct cmd_desc {\n\tu8  flags;\n\tu8  numDesc;\n\t__le16 cmd;\n#define TYPHOON_CMD_TX_ENABLE\t\tcpu_to_le16(0x0001)\n#define TYPHOON_CMD_TX_DISABLE\t\tcpu_to_le16(0x0002)\n#define TYPHOON_CMD_RX_ENABLE\t\tcpu_to_le16(0x0003)\n#define TYPHOON_CMD_RX_DISABLE\t\tcpu_to_le16(0x0004)\n#define TYPHOON_CMD_SET_RX_FILTER\tcpu_to_le16(0x0005)\n#define TYPHOON_CMD_READ_STATS\t\tcpu_to_le16(0x0007)\n#define TYPHOON_CMD_XCVR_SELECT\t\tcpu_to_le16(0x0013)\n#define TYPHOON_CMD_SET_MAX_PKT_SIZE\tcpu_to_le16(0x001a)\n#define TYPHOON_CMD_READ_MEDIA_STATUS\tcpu_to_le16(0x001b)\n#define TYPHOON_CMD_GOTO_SLEEP\t\tcpu_to_le16(0x0023)\n#define TYPHOON_CMD_SET_MULTICAST_HASH\tcpu_to_le16(0x0025)\n#define TYPHOON_CMD_SET_MAC_ADDRESS\tcpu_to_le16(0x0026)\n#define TYPHOON_CMD_READ_MAC_ADDRESS\tcpu_to_le16(0x0027)\n#define TYPHOON_CMD_VLAN_TYPE_WRITE\tcpu_to_le16(0x002b)\n#define TYPHOON_CMD_CREATE_SA\t\tcpu_to_le16(0x0034)\n#define TYPHOON_CMD_DELETE_SA\t\tcpu_to_le16(0x0035)\n#define TYPHOON_CMD_READ_VERSIONS\tcpu_to_le16(0x0043)\n#define TYPHOON_CMD_IRQ_COALESCE_CTRL\tcpu_to_le16(0x0045)\n#define TYPHOON_CMD_ENABLE_WAKE_EVENTS\tcpu_to_le16(0x0049)\n#define TYPHOON_CMD_SET_OFFLOAD_TASKS\tcpu_to_le16(0x004f)\n#define TYPHOON_CMD_HELLO_RESP\t\tcpu_to_le16(0x0057)\n#define TYPHOON_CMD_HALT\t\tcpu_to_le16(0x005d)\n#define TYPHOON_CMD_READ_IPSEC_INFO\tcpu_to_le16(0x005e)\n#define TYPHOON_CMD_GET_IPSEC_ENABLE\tcpu_to_le16(0x0067)\n#define TYPHOON_CMD_GET_CMD_LVL\t\tcpu_to_le16(0x0069)\n\tu16 seqNo;\n\t__le16 parm1;\n\t__le32 parm2;\n\t__le32 parm3;\n} __packed;\n\n \nstruct resp_desc {\n\tu8  flags;\n\tu8  numDesc;\n\t__le16 cmd;\n\t__le16 seqNo;\n\t__le16 parm1;\n\t__le32 parm2;\n\t__le32 parm3;\n} __packed;\n\n#define INIT_COMMAND_NO_RESPONSE(x, command)\t\t\t\t\\\n\tdo { struct cmd_desc *_ptr = (x);\t\t\t\t\\\n\t\tmemset(_ptr, 0, sizeof(struct cmd_desc));\t\t\\\n\t\t_ptr->flags = TYPHOON_CMD_DESC | TYPHOON_DESC_VALID;\t\\\n\t\t_ptr->cmd = command;\t\t\t\t\t\\\n\t} while (0)\n\n \n#define INIT_COMMAND_WITH_RESPONSE(x, command)\t\t\t\t\\\n\tdo { struct cmd_desc *_ptr = (x);\t\t\t\t\\\n\t\tmemset(_ptr, 0, sizeof(struct cmd_desc));\t\t\\\n\t\t_ptr->flags = TYPHOON_CMD_RESPOND | TYPHOON_CMD_DESC;\t\\\n\t\t_ptr->flags |= TYPHOON_DESC_VALID; \t\t\t\\\n\t\t_ptr->cmd = command;\t\t\t\t\t\\\n\t\t_ptr->seqNo = 1;\t\t\t\t\t\\\n\t} while (0)\n\n \n#define TYPHOON_RX_FILTER_DIRECTED\tcpu_to_le16(0x0001)\n#define TYPHOON_RX_FILTER_ALL_MCAST\tcpu_to_le16(0x0002)\n#define TYPHOON_RX_FILTER_BROADCAST\tcpu_to_le16(0x0004)\n#define TYPHOON_RX_FILTER_PROMISCOUS\tcpu_to_le16(0x0008)\n#define TYPHOON_RX_FILTER_MCAST_HASH\tcpu_to_le16(0x0010)\n\n \nstruct stats_resp {\n\tu8  flags;\n\tu8  numDesc;\n\t__le16 cmd;\n\t__le16 seqNo;\n\t__le16 unused;\n\t__le32 txPackets;\n\t__le64 txBytes;\n\t__le32 txDeferred;\n\t__le32 txLateCollisions;\n\t__le32 txCollisions;\n\t__le32 txCarrierLost;\n\t__le32 txMultipleCollisions;\n\t__le32 txExcessiveCollisions;\n\t__le32 txFifoUnderruns;\n\t__le32 txMulticastTxOverflows;\n\t__le32 txFiltered;\n\t__le32 rxPacketsGood;\n\t__le64 rxBytesGood;\n\t__le32 rxFifoOverruns;\n\t__le32 BadSSD;\n\t__le32 rxCrcErrors;\n\t__le32 rxOversized;\n\t__le32 rxBroadcast;\n\t__le32 rxMulticast;\n\t__le32 rxOverflow;\n\t__le32 rxFiltered;\n\t__le32 linkStatus;\n#define TYPHOON_LINK_STAT_MASK\t\tcpu_to_le32(0x00000001)\n#define TYPHOON_LINK_GOOD\t\tcpu_to_le32(0x00000001)\n#define TYPHOON_LINK_BAD\t\tcpu_to_le32(0x00000000)\n#define TYPHOON_LINK_SPEED_MASK\t\tcpu_to_le32(0x00000002)\n#define TYPHOON_LINK_100MBPS\t\tcpu_to_le32(0x00000002)\n#define TYPHOON_LINK_10MBPS\t\tcpu_to_le32(0x00000000)\n#define TYPHOON_LINK_DUPLEX_MASK\tcpu_to_le32(0x00000004)\n#define TYPHOON_LINK_FULL_DUPLEX\tcpu_to_le32(0x00000004)\n#define TYPHOON_LINK_HALF_DUPLEX\tcpu_to_le32(0x00000000)\n\t__le32 unused2;\n\t__le32 unused3;\n} __packed;\n\n \n#define TYPHOON_XCVR_10HALF\tcpu_to_le16(0x0000)\n#define TYPHOON_XCVR_10FULL\tcpu_to_le16(0x0001)\n#define TYPHOON_XCVR_100HALF\tcpu_to_le16(0x0002)\n#define TYPHOON_XCVR_100FULL\tcpu_to_le16(0x0003)\n#define TYPHOON_XCVR_AUTONEG\tcpu_to_le16(0x0004)\n\n \n#define TYPHOON_MEDIA_STAT_CRC_STRIP_DISABLE\tcpu_to_le16(0x0004)\n#define TYPHOON_MEDIA_STAT_COLLISION_DETECT\tcpu_to_le16(0x0010)\n#define TYPHOON_MEDIA_STAT_CARRIER_SENSE\tcpu_to_le16(0x0020)\n#define TYPHOON_MEDIA_STAT_POLARITY_REV\t\tcpu_to_le16(0x0400)\n#define TYPHOON_MEDIA_STAT_NO_LINK\t\tcpu_to_le16(0x0800)\n\n \n#define TYPHOON_MCAST_HASH_DISABLE\tcpu_to_le16(0x0000)\n#define TYPHOON_MCAST_HASH_ENABLE\tcpu_to_le16(0x0001)\n#define TYPHOON_MCAST_HASH_SET\t\tcpu_to_le16(0x0002)\n\n \nstruct sa_descriptor {\n\tu8  flags;\n\tu8  numDesc;\n\tu16 cmd;\n\tu16 seqNo;\n\tu16 mode;\n#define TYPHOON_SA_MODE_NULL\t\tcpu_to_le16(0x0000)\n#define TYPHOON_SA_MODE_AH\t\tcpu_to_le16(0x0001)\n#define TYPHOON_SA_MODE_ESP\t\tcpu_to_le16(0x0002)\n\tu8  hashFlags;\n#define TYPHOON_SA_HASH_ENABLE\t\t0x01\n#define TYPHOON_SA_HASH_SHA1\t\t0x02\n#define TYPHOON_SA_HASH_MD5\t\t0x04\n\tu8  direction;\n#define TYPHOON_SA_DIR_RX\t\t0x00\n#define TYPHOON_SA_DIR_TX\t\t0x01\n\tu8  encryptionFlags;\n#define TYPHOON_SA_ENCRYPT_ENABLE\t0x01\n#define TYPHOON_SA_ENCRYPT_DES\t\t0x02\n#define TYPHOON_SA_ENCRYPT_3DES\t\t0x00\n#define TYPHOON_SA_ENCRYPT_3DES_2KEY\t0x00\n#define TYPHOON_SA_ENCRYPT_3DES_3KEY\t0x04\n#define TYPHOON_SA_ENCRYPT_CBC\t\t0x08\n#define TYPHOON_SA_ENCRYPT_ECB\t\t0x00\n\tu8  specifyIndex;\n#define TYPHOON_SA_SPECIFY_INDEX\t0x01\n#define TYPHOON_SA_GENERATE_INDEX\t0x00\n\tu32 SPI;\n\tu32 destAddr;\n\tu32 destMask;\n\tu8  integKey[20];\n\tu8  confKey[24];\n\tu32 index;\n\tu32 unused;\n\tu32 unused2;\n} __packed;\n\n \n#define TYPHOON_OFFLOAD_TCP_CHKSUM\tcpu_to_le32(0x00000002)\n#define TYPHOON_OFFLOAD_UDP_CHKSUM\tcpu_to_le32(0x00000004)\n#define TYPHOON_OFFLOAD_IP_CHKSUM\tcpu_to_le32(0x00000008)\n#define TYPHOON_OFFLOAD_IPSEC\t\tcpu_to_le32(0x00000010)\n#define TYPHOON_OFFLOAD_BCAST_THROTTLE\tcpu_to_le32(0x00000020)\n#define TYPHOON_OFFLOAD_DHCP_PREVENT\tcpu_to_le32(0x00000040)\n#define TYPHOON_OFFLOAD_VLAN\t\tcpu_to_le32(0x00000080)\n#define TYPHOON_OFFLOAD_FILTERING\tcpu_to_le32(0x00000100)\n#define TYPHOON_OFFLOAD_TCP_SEGMENT\tcpu_to_le32(0x00000200)\n\n \n#define TYPHOON_WAKE_MAGIC_PKT\t\tcpu_to_le16(0x01)\n#define TYPHOON_WAKE_LINK_EVENT\t\tcpu_to_le16(0x02)\n#define TYPHOON_WAKE_ICMP_ECHO\t\tcpu_to_le16(0x04)\n#define TYPHOON_WAKE_ARP\t\tcpu_to_le16(0x08)\n\n \nstruct typhoon_file_header {\n\tu8  tag[8];\n\t__le32 version;\n\t__le32 numSections;\n\t__le32 startAddr;\n\t__le32 hmacDigest[5];\n} __packed;\n\nstruct typhoon_section_header {\n\t__le32 len;\n\tu16 checksum;\n\tu16 reserved;\n\t__le32 startAddr;\n} __packed;\n\n \n#define TYPHOON_REG_SOFT_RESET\t\t\t0x00\n#define TYPHOON_REG_INTR_STATUS\t\t\t0x04\n#define TYPHOON_REG_INTR_ENABLE\t\t\t0x08\n#define TYPHOON_REG_INTR_MASK\t\t\t0x0c\n#define TYPHOON_REG_SELF_INTERRUPT\t\t0x10\n#define TYPHOON_REG_HOST2ARM7\t\t\t0x14\n#define TYPHOON_REG_HOST2ARM6\t\t\t0x18\n#define TYPHOON_REG_HOST2ARM5\t\t\t0x1c\n#define TYPHOON_REG_HOST2ARM4\t\t\t0x20\n#define TYPHOON_REG_HOST2ARM3\t\t\t0x24\n#define TYPHOON_REG_HOST2ARM2\t\t\t0x28\n#define TYPHOON_REG_HOST2ARM1\t\t\t0x2c\n#define TYPHOON_REG_HOST2ARM0\t\t\t0x30\n#define TYPHOON_REG_ARM2HOST3\t\t\t0x34\n#define TYPHOON_REG_ARM2HOST2\t\t\t0x38\n#define TYPHOON_REG_ARM2HOST1\t\t\t0x3c\n#define TYPHOON_REG_ARM2HOST0\t\t\t0x40\n\n#define TYPHOON_REG_BOOT_DATA_LO\t\tTYPHOON_REG_HOST2ARM5\n#define TYPHOON_REG_BOOT_DATA_HI\t\tTYPHOON_REG_HOST2ARM4\n#define TYPHOON_REG_BOOT_DEST_ADDR\t\tTYPHOON_REG_HOST2ARM3\n#define TYPHOON_REG_BOOT_CHECKSUM\t\tTYPHOON_REG_HOST2ARM2\n#define TYPHOON_REG_BOOT_LENGTH\t\t\tTYPHOON_REG_HOST2ARM1\n\n#define TYPHOON_REG_DOWNLOAD_BOOT_ADDR\t\tTYPHOON_REG_HOST2ARM1\n#define TYPHOON_REG_DOWNLOAD_HMAC_0\t\tTYPHOON_REG_HOST2ARM2\n#define TYPHOON_REG_DOWNLOAD_HMAC_1\t\tTYPHOON_REG_HOST2ARM3\n#define TYPHOON_REG_DOWNLOAD_HMAC_2\t\tTYPHOON_REG_HOST2ARM4\n#define TYPHOON_REG_DOWNLOAD_HMAC_3\t\tTYPHOON_REG_HOST2ARM5\n#define TYPHOON_REG_DOWNLOAD_HMAC_4\t\tTYPHOON_REG_HOST2ARM6\n\n#define TYPHOON_REG_BOOT_RECORD_ADDR_HI\t\tTYPHOON_REG_HOST2ARM2\n#define TYPHOON_REG_BOOT_RECORD_ADDR_LO\t\tTYPHOON_REG_HOST2ARM1\n\n#define TYPHOON_REG_TX_LO_READY\t\t\tTYPHOON_REG_HOST2ARM3\n#define TYPHOON_REG_CMD_READY\t\t\tTYPHOON_REG_HOST2ARM2\n#define TYPHOON_REG_TX_HI_READY\t\t\tTYPHOON_REG_HOST2ARM1\n\n#define TYPHOON_REG_COMMAND\t\t\tTYPHOON_REG_HOST2ARM0\n#define TYPHOON_REG_HEARTBEAT\t\t\tTYPHOON_REG_ARM2HOST3\n#define TYPHOON_REG_STATUS\t\t\tTYPHOON_REG_ARM2HOST0\n\n \n#define TYPHOON_RESET_ALL\t0x7f\n#define TYPHOON_RESET_NONE\t0x00\n\n \n#define TYPHOON_INTR_HOST_INT\t\t0x00000001\n#define TYPHOON_INTR_ARM2HOST0\t\t0x00000002\n#define TYPHOON_INTR_ARM2HOST1\t\t0x00000004\n#define TYPHOON_INTR_ARM2HOST2\t\t0x00000008\n#define TYPHOON_INTR_ARM2HOST3\t\t0x00000010\n#define TYPHOON_INTR_DMA0\t\t0x00000020\n#define TYPHOON_INTR_DMA1\t\t0x00000040\n#define TYPHOON_INTR_DMA2\t\t0x00000080\n#define TYPHOON_INTR_DMA3\t\t0x00000100\n#define TYPHOON_INTR_MASTER_ABORT\t0x00000200\n#define TYPHOON_INTR_TARGET_ABORT\t0x00000400\n#define TYPHOON_INTR_SELF\t\t0x00000800\n#define TYPHOON_INTR_RESERVED\t\t0xfffff000\n\n#define TYPHOON_INTR_BOOTCMD\t\tTYPHOON_INTR_ARM2HOST0\n\n#define TYPHOON_INTR_ENABLE_ALL\t\t0xffffffef\n#define TYPHOON_INTR_ALL\t\t0xffffffff\n#define TYPHOON_INTR_NONE\t\t0x00000000\n\n \n#define TYPHOON_BOOTCMD_BOOT\t\t\t0x00\n#define TYPHOON_BOOTCMD_WAKEUP\t\t\t0xfa\n#define TYPHOON_BOOTCMD_DNLD_COMPLETE\t\t0xfb\n#define TYPHOON_BOOTCMD_SEG_AVAILABLE\t\t0xfc\n#define TYPHOON_BOOTCMD_RUNTIME_IMAGE\t\t0xfd\n#define TYPHOON_BOOTCMD_REG_BOOT_RECORD\t\t0xff\n\n \n#define TYPHOON_STATUS_WAITING_FOR_BOOT\t\t0x07\n#define TYPHOON_STATUS_SECOND_INIT\t\t0x08\n#define TYPHOON_STATUS_RUNNING\t\t\t0x09\n#define TYPHOON_STATUS_WAITING_FOR_HOST\t\t0x0d\n#define TYPHOON_STATUS_WAITING_FOR_SEGMENT\t0x10\n#define TYPHOON_STATUS_SLEEPING\t\t\t0x11\n#define TYPHOON_STATUS_HALTED\t\t\t0x14\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}