----------------------------------------------------------------------------------
-- Company: 
-- Engineer: Sean Conway
-- 
-- Create Date: 09.10.2023 14:30:42
-- Design Name: 
-- Module Name: RF_Mux16_32Bit_22335824 - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity RF_Mux16_32Bit_22335824 is
        port ( I0, I1, I2, I3 : in std_logic_vector (31 downto 0);
           I4, I5, I6, I7 : in std_logic_vector (31 downto 0);
           I8, I9, I10, I11 : in std_logic_vector (31 downto 0);
           I12, I13, I14, I15 : in std_logic_vector (31 downto 0);
           S: in std_logic_vector (3 downto 0);
           Y: out std_logic_vector (31 downto 0));
end RF_Mux16_32Bit_22335824;

architecture Behavioral of RF_Mux16_32Bit_22335824 is

        component RF_Mux16_1Bit_22335824
        port (I: in std_logic_vector (15 downto 0);
           S: in std_logic_vector (3 downto 0);
           Y: out std_logic
           );
        end component;
        
        constant AND_gate_delay : Time := 5ns;      -- least significant digit 5 = 4 + 1
        constant NAND_gate_delay : Time := 3ns;     -- next more significant digit 3 = 2 + 1
        constant OR_gate_delay : Time := 9ns;       -- next more significant digit 9 = 8 + 1
        constant NOR_gate_delay : Time := 6ns;      -- next more significant digit 6 = 5 + 1
        constant XOR_gate_delay : Time := 4ns;      -- next more significant digit 4 = 3 + 1
        constant XNOR_gate_delay : Time := 4ns;     -- next more significant digit 4 = 3 + 1
        constant NOT_gate_delay : Time := 3ns;      -- next more significant digit 3 = 2 + 1

begin

    bit0: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(0), I(1) => I1(0), I(2) => I2(0), I(3) => I3(0),
    I(4) => I4(0), I(5) => I5(0), I(6) => I6(0), I(7) => I7(0),
    I(8) => I8(0), I(9) => I9(0), I(10) => I10(0), I(11) => I11(0),
    I(12) => I12(0), I(13) => I13(0), I(14) => I14(0), I(15) => I15(0),
    S => S, Y => Y(0));
    
    bit1: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(1), I(1) => I1(1), I(2) => I2(1), I(3) => I3(1),
    I(4) => I4(1), I(5) => I5(1), I(6) => I6(1), I(7) => I7(1),
    I(8) => I8(1), I(9) => I9(1), I(10) => I10(1), I(11) => I11(1),
    I(12) => I12(1), I(13) => I13(1), I(14) => I14(1), I(15) => I15(1),
    S => S, Y => Y(1));
    
    bit2: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(2), I(1) => I1(2), I(2) => I2(2), I(3) => I3(2),
    I(4) => I4(2), I(5) => I5(2), I(6) => I6(2), I(7) => I7(2),
    I(8) => I8(2), I(9) => I9(2), I(10) => I10(2), I(11) => I11(2),
    I(12) => I12(2), I(13) => I13(2), I(14) => I14(2), I(15) => I15(2),
    S => S, Y => Y(2));
    
    bit3: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(3), I(1) => I1(3), I(2) => I2(3), I(3) => I3(3),
    I(4) => I4(3), I(5) => I5(3), I(6) => I6(3), I(7) => I7(3),
    I(8) => I8(3), I(9) => I9(3), I(10) => I10(3), I(11) => I11(3),
    I(12) => I12(3), I(13) => I13(3), I(14) => I14(3), I(15) => I15(3),
    S => S, Y => Y(3));
    
    bit4: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(4), I(1) => I1(4), I(2) => I2(4), I(3) => I3(4),
    I(4) => I4(4), I(5) => I5(4), I(6) => I6(4), I(7) => I7(4),
    I(8) => I8(4), I(9) => I9(4), I(10) => I10(4), I(11) => I11(4),
    I(12) => I12(4), I(13) => I13(4), I(14) => I14(4), I(15) => I15(4),
    S => S, Y => Y(4));
    
    bit5: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(5), I(1) => I1(5), I(2) => I2(5), I(3) => I3(5),
    I(4) => I4(5), I(5) => I5(5), I(6) => I6(5), I(7) => I7(5),
    I(8) => I8(5), I(9) => I9(5), I(10) => I10(5), I(11) => I11(5),
    I(12) => I12(5), I(13) => I13(5), I(14) => I14(5), I(15) => I15(5),
    S => S, Y => Y(5));
    
    bit6: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(6), I(1) => I1(6), I(2) => I2(6), I(3) => I3(6),
    I(4) => I4(6), I(5) => I5(6), I(6) => I6(6), I(7) => I7(6),
    I(8) => I8(6), I(9) => I9(6), I(10) => I10(6), I(11) => I11(6),
    I(12) => I12(6), I(13) => I13(6), I(14) => I14(6), I(15) => I15(6),
    S => S, Y => Y(6));
    
    bit7: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(7), I(1) => I1(7), I(2) => I2(7), I(3) => I3(7),
    I(4) => I4(7), I(5) => I5(7), I(6) => I6(7), I(7) => I7(7),
    I(8) => I8(7), I(9) => I9(7), I(10) => I10(7), I(11) => I11(7),
    I(12) => I12(7), I(13) => I13(7), I(14) => I14(7), I(15) => I15(7),
    S => S, Y => Y(7));
    
    bit8: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(8), I(1) => I1(8), I(2) => I2(8), I(3) => I3(8),
    I(4) => I4(8), I(5) => I5(8), I(6) => I6(8), I(7) => I7(8),
    I(8) => I8(8), I(9) => I9(8), I(10) => I10(8), I(11) => I11(8),
    I(12) => I12(8), I(13) => I13(8), I(14) => I14(8), I(15) => I15(8),
    S => S, Y => Y(8));
    
    bit9: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(9), I(1) => I1(9), I(2) => I2(9), I(3) => I3(9),
    I(4) => I4(9), I(5) => I5(9), I(6) => I6(9), I(7) => I7(9),
    I(8) => I8(9), I(9) => I9(9), I(10) => I10(9), I(11) => I11(9),
    I(12) => I12(9), I(13) => I13(9), I(14) => I14(9), I(15) => I15(9),
    S => S, Y => Y(9));
    
    bit10: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(10), I(1) => I1(10), I(2) => I2(10), I(3) => I3(10),
    I(4) => I4(10), I(5) => I5(10), I(6) => I6(10), I(7) => I7(10),
    I(8) => I8(10), I(9) => I9(10), I(10) => I10(10), I(11) => I11(10),
    I(12) => I12(10), I(13) => I13(10), I(14) => I14(10), I(15) => I15(10),
    S => S, Y => Y(10));
    
    bit11: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(11), I(1) => I1(11), I(2) => I2(11), I(3) => I3(11),
    I(4) => I4(11), I(5) => I5(11), I(6) => I6(11), I(7) => I7(11),
    I(8) => I8(11), I(9) => I9(11), I(10) => I10(11), I(11) => I11(11),
    I(12) => I12(11), I(13) => I13(11), I(14) => I14(11), I(15) => I15(11),
    S => S, Y => Y(11));
    
    bit12: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(12), I(1) => I1(12), I(2) => I2(12), I(3) => I3(12),
    I(4) => I4(12), I(5) => I5(12), I(6) => I6(12), I(7) => I7(12),
    I(8) => I8(12), I(9) => I9(12), I(10) => I10(12), I(11) => I11(12),
    I(12) => I12(12), I(13) => I13(12), I(14) => I14(12), I(15) => I15(12),
    S => S, Y => Y(12));
    
    bit13: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(13), I(1) => I1(13), I(2) => I2(13), I(3) => I3(13),
    I(4) => I4(13), I(5) => I5(13), I(6) => I6(13), I(7) => I7(13),
    I(8) => I8(13), I(9) => I9(13), I(10) => I10(13), I(11) => I11(13),
    I(12) => I12(13), I(13) => I13(13), I(14) => I14(13), I(15) => I15(13),
    S => S, Y => Y(13));
    
    bit14: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(14), I(1) => I1(14), I(2) => I2(14), I(3) => I3(14),
    I(4) => I4(14), I(5) => I5(14), I(6) => I6(14), I(7) => I7(14),
    I(8) => I8(14), I(9) => I9(14), I(10) => I10(14), I(11) => I11(14),
    I(12) => I12(14), I(13) => I13(14), I(14) => I14(14), I(15) => I15(14),
    S => S, Y => Y(14));
    
    bit15: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(15), I(1) => I1(15), I(2) => I2(15), I(3) => I3(15),
    I(4) => I4(15), I(5) => I5(15), I(6) => I6(15), I(7) => I7(15),
    I(8) => I8(15), I(9) => I9(15), I(10) => I10(15), I(11) => I11(15),
    I(12) => I12(15), I(13) => I13(15), I(14) => I14(15), I(15) => I15(15),
    S => S, Y => Y(15));
    
    bit16: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(16), I(1) => I1(16), I(2) => I2(16), I(3) => I3(16),
    I(4) => I4(16), I(5) => I5(16), I(6) => I6(16), I(7) => I7(16),
    I(8) => I8(16), I(9) => I9(16), I(10) => I10(16), I(11) => I11(16),
    I(12) => I12(16), I(13) => I13(16), I(14) => I14(16), I(15) => I15(16),
    S => S, Y => Y(16));
    
    bit17: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(17), I(1) => I1(17), I(2) => I2(17), I(3) => I3(17),
    I(4) => I4(17), I(5) => I5(17), I(6) => I6(17), I(7) => I7(17),
    I(8) => I8(17), I(9) => I9(17), I(10) => I10(17), I(11) => I11(17),
    I(12) => I12(17), I(13) => I13(17), I(14) => I14(17), I(15) => I15(17),
    S => S, Y => Y(17));
    
    bit18: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(18), I(1) => I1(18), I(2) => I2(18), I(3) => I3(18),
    I(4) => I4(18), I(5) => I5(18), I(6) => I6(18), I(7) => I7(18),
    I(8) => I8(18), I(9) => I9(18), I(10) => I10(18), I(11) => I11(18),
    I(12) => I12(18), I(13) => I13(18), I(14) => I14(18), I(15) => I15(18),
    S => S, Y => Y(18));
    
    bit19: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(19), I(1) => I1(19), I(2) => I2(19), I(3) => I3(19),
    I(4) => I4(19), I(5) => I5(19), I(6) => I6(19), I(7) => I7(19),
    I(8) => I8(19), I(9) => I9(19), I(10) => I10(19), I(11) => I11(19),
    I(12) => I12(19), I(13) => I13(19), I(14) => I14(19), I(15) => I15(19),
    S => S, Y => Y(19));
    
    bit20: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(20), I(1) => I1(20), I(2) => I2(20), I(3) => I3(20),
    I(4) => I4(20), I(5) => I5(20), I(6) => I6(20), I(7) => I7(20),
    I(8) => I8(20), I(9) => I9(20), I(10) => I10(20), I(11) => I11(20),
    I(12) => I12(20), I(13) => I13(20), I(14) => I14(20), I(15) => I15(20),
    S => S, Y => Y(20));
    
    bit21: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(21), I(1) => I1(21), I(2) => I2(21), I(3) => I3(21),
    I(4) => I4(21), I(5) => I5(21), I(6) => I6(21), I(7) => I7(21),
    I(8) => I8(21), I(9) => I9(21), I(10) => I10(21), I(11) => I11(21),
    I(12) => I12(21), I(13) => I13(21), I(14) => I14(21), I(15) => I15(21),
    S => S, Y => Y(21));
    
    bit22: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(22), I(1) => I1(22), I(2) => I2(22), I(3) => I3(22),
    I(4) => I4(22), I(5) => I5(22), I(6) => I6(22), I(7) => I7(22),
    I(8) => I8(22), I(9) => I9(22), I(10) => I10(22), I(11) => I11(22),
    I(12) => I12(22), I(13) => I13(22), I(14) => I14(22), I(15) => I15(22),
    S => S, Y => Y(22));
    
    bit23: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(23), I(1) => I1(23), I(2) => I2(23), I(3) => I3(23),
    I(4) => I4(23), I(5) => I5(23), I(6) => I6(23), I(7) => I7(23),
    I(8) => I8(23), I(9) => I9(23), I(10) => I10(23), I(11) => I11(23),
    I(12) => I12(23), I(13) => I13(23), I(14) => I14(23), I(15) => I15(23),
    S => S, Y => Y(23));
    
    bit24: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(24), I(1) => I1(24), I(2) => I2(24), I(3) => I3(24),
    I(4) => I4(24), I(5) => I5(24), I(6) => I6(24), I(7) => I7(24),
    I(8) => I8(24), I(9) => I9(24), I(10) => I10(24), I(11) => I11(24),
    I(12) => I12(24), I(13) => I13(24), I(14) => I14(24), I(15) => I15(24),
    S => S, Y => Y(24));
    
    bit25: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(25), I(1) => I1(25), I(2) => I2(25), I(3) => I3(25),
    I(4) => I4(25), I(5) => I5(25), I(6) => I6(25), I(7) => I7(25),
    I(8) => I8(25), I(9) => I9(25), I(10) => I10(25), I(11) => I11(25),
    I(12) => I12(25), I(13) => I13(25), I(14) => I14(25), I(15) => I15(25),
    S => S, Y => Y(25));
    
    bit26: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(26), I(1) => I1(26), I(2) => I2(26), I(3) => I3(26),
    I(4) => I4(26), I(5) => I5(26), I(6) => I6(26), I(7) => I7(26),
    I(8) => I8(26), I(9) => I9(26), I(10) => I10(26), I(11) => I11(26),
    I(12) => I12(26), I(13) => I13(26), I(14) => I14(26), I(15) => I15(26),
    S => S, Y => Y(26));
    
    bit27: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(27), I(1) => I1(27), I(2) => I2(27), I(3) => I3(27),
    I(4) => I4(27), I(5) => I5(27), I(6) => I6(27), I(7) => I7(27),
    I(8) => I8(27), I(9) => I9(27), I(10) => I10(27), I(11) => I11(27),
    I(12) => I12(27), I(13) => I13(27), I(14) => I14(27), I(15) => I15(27),
    S => S, Y => Y(27));
    
    bit28: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(28), I(1) => I1(28), I(2) => I2(28), I(3) => I3(28),
    I(4) => I4(28), I(5) => I5(28), I(6) => I6(28), I(7) => I7(28),
    I(8) => I8(28), I(9) => I9(28), I(10) => I10(28), I(11) => I11(28),
    I(12) => I12(28), I(13) => I13(28), I(14) => I14(28), I(15) => I15(28),
    S => S, Y => Y(28));
    
    bit29: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(29), I(1) => I1(29), I(2) => I2(29), I(3) => I3(29),
    I(4) => I4(29), I(5) => I5(29), I(6) => I6(29), I(7) => I7(29),
    I(8) => I8(29), I(9) => I9(29), I(10) => I10(29), I(11) => I11(29),
    I(12) => I12(29), I(13) => I13(29), I(14) => I14(29), I(15) => I15(29),
    S => S, Y => Y(29));
    
    bit30: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(30), I(1) => I1(30), I(2) => I2(30), I(3) => I3(30),
    I(4) => I4(30), I(5) => I5(30), I(6) => I6(30), I(7) => I7(30),
    I(8) => I8(30), I(9) => I9(30), I(10) => I10(30), I(11) => I11(30),
    I(12) => I12(30), I(13) => I13(30), I(14) => I14(30), I(15) => I15(30),
    S => S, Y => Y(30));
    
    bit31: RF_Mux16_1Bit_22335824 port map (
    I(0) => I0(31), I(1) => I1(31), I(2) => I2(31), I(3) => I3(31),
    I(4) => I4(31), I(5) => I5(31), I(6) => I6(31), I(7) => I7(31),
    I(8) => I8(31), I(9) => I9(31), I(10) => I10(31), I(11) => I11(31),
    I(12) => I12(31), I(13) => I13(31), I(14) => I14(31), I(15) => I15(31),
    S => S, Y => Y(31));
    

end Behavioral;
