From 4bf05f6619f28cfd23f5aa3da8e2f4c6038c545f Mon Sep 17 00:00:00 2001
From: Marcin Wojtas <mw@semihalf.com>
Date: Mon, 4 Apr 2016 00:50:31 +0200
Subject: [PATCH 0173/1345] arm64: clock: armada3700: add gating clock for
 PCIe

commit  a837e3c506e4796560729c78894065f7981ce984 from
https://github.com/MarvellEmbeddedProcessors/linux-marvell.git

Change-Id: I77574686f4562b479e56e58b8a9378dbcb75928e
Signed-off-by: Marcin Wojtas <mw@semihalf.com>
Signed-off-by: Ofer Heifetz <oferh@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/28765
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Nadav Haklai <nadavh@marvell.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/clk/mvebu/armada-3700.c |    1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/clk/mvebu/armada-3700.c b/drivers/clk/mvebu/armada-3700.c
index 4d4b7c8..0b745e5 100644
--- a/drivers/clk/mvebu/armada-3700.c
+++ b/drivers/clk/mvebu/armada-3700.c
@@ -305,6 +305,7 @@ static void __init armada_3700_coreclk_init(struct device_node *np)
 static const struct clk_gating_soc_desc armada_3700_south_bridge_gating_desc[] __initconst = {
 	{ "gbe1-gate", "gbe1-core", 4, 0, CLK_GATE_SET_TO_DISABLE },
 	{ "gbe0-gate", "gbe0-core", 5, 0, CLK_GATE_SET_TO_DISABLE },
+	{ "pcie", NULL, 14, 0, CLK_GATE_SET_TO_DISABLE },
 	{ "usb32-ss-sys-gate", "usb32-ss-sys", 17, 0, CLK_GATE_SET_TO_DISABLE },
 	{ }
 };
-- 
1.7.9.5

