{"payload":{"allShortcutsEnabled":true,"fileTree":{"src":{"items":[{"name":".DS_Store","path":"src/.DS_Store","contentType":"file"},{"name":"ALU.v","path":"src/ALU.v","contentType":"file"},{"name":"ALU_Control.v","path":"src/ALU_Control.v","contentType":"file"},{"name":"Adder.v","path":"src/Adder.v","contentType":"file"},{"name":"CHIP.v","path":"src/CHIP.v","contentType":"file"},{"name":"CPU.v","path":"src/CPU.v","contentType":"file"},{"name":"Control.v","path":"src/Control.v","contentType":"file"},{"name":"DataMemory.v","path":"src/DataMemory.v","contentType":"file"},{"name":"EX_MEM.v","path":"src/EX_MEM.v","contentType":"file"},{"name":"ForwardingMUX.v","path":"src/ForwardingMUX.v","contentType":"file"},{"name":"ForwardingUnit.v","path":"src/ForwardingUnit.v","contentType":"file"},{"name":"HazardDetect.v","path":"src/HazardDetect.v","contentType":"file"},{"name":"ID_EX.v","path":"src/ID_EX.v","contentType":"file"},{"name":"IF_ID.v","path":"src/IF_ID.v","contentType":"file"},{"name":"Instruction_Memory.v","path":"src/Instruction_Memory.v","contentType":"file"},{"name":"MEM_WB.v","path":"src/MEM_WB.v","contentType":"file"},{"name":"MUX32.v","path":"src/MUX32.v","contentType":"file"},{"name":"MUX_Control.v","path":"src/MUX_Control.v","contentType":"file"},{"name":"PC.v","path":"src/PC.v","contentType":"file"},{"name":"Registers.v","path":"src/Registers.v","contentType":"file"},{"name":"Sign_Extend.v","path":"src/Sign_Extend.v","contentType":"file"},{"name":"VALU.v","path":"src/VALU.v","contentType":"file"},{"name":"VALU_ctrl.v","path":"src/VALU_ctrl.v","contentType":"file"},{"name":"VCPU.v","path":"src/VCPU.v","contentType":"file"},{"name":"VControl.v","path":"src/VControl.v","contentType":"file"},{"name":"VEX_MEM.v","path":"src/VEX_MEM.v","contentType":"file"},{"name":"WIN.sdf","path":"src/WIN.sdf","contentType":"file"},{"name":"WIN.v","path":"src/WIN.v","contentType":"file"},{"name":"WIN_syn.v","path":"src/WIN_syn.v","contentType":"file"},{"name":"area_CPU.out","path":"src/area_CPU.out","contentType":"file"},{"name":"shift2.v","path":"src/shift2.v","contentType":"file"},{"name":"syn.src","path":"src/syn.src","contentType":"file"},{"name":"testbench.v","path":"src/testbench.v","contentType":"file"}],"totalCount":33},"":{"items":[{"name":".vscode","path":".vscode","contentType":"directory"},{"name":"dat","path":"dat","contentType":"directory"},{"name":"pic","path":"pic","contentType":"directory"},{"name":"src","path":"src","contentType":"directory"},{"name":".DS_Store","path":".DS_Store","contentType":"file"},{"name":".synopsys_dc.setup","path":".synopsys_dc.setup","contentType":"file"},{"name":"APR_files.zip","path":"APR_files.zip","contentType":"file"},{"name":"README.md","path":"README.md","contentType":"file"}],"totalCount":8}},"fileTreeProcessingTime":7.9762640000000005,"foldersToFetch":[],"reducedMotionEnabled":"system","repo":{"id":186223687,"defaultBranch":"master","name":"RISC-V-CPU","ownerLogin":"jasonlin316","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-05-12T12:44:07.000+05:30","ownerAvatar":"https://avatars.githubusercontent.com/u/35606918?v=4","public":true,"private":false},"refInfo":{"name":"master","listCacheKey":"v0:1558254014.0","canEdit":true,"refType":"branch","currentOid":"7904e6ae6d7cffab872ff1d9d93fef51ca36b220"},"path":"src/syn.src","currentUser":{"id":64457591,"login":"RishanRasdeen","userEmail":"rishan25shehan@gmail.com"},"blob":{"rawBlob":"# Read Design\nread_file -format verilog CPU.v\n\ncurrent_design CPU\nuniquify\nlink\n\n# Set the Optimization Constraints \ncreate_clock -period 10 -name \"clk_i\" -waveform {0 5} \"clk_i\"\nset_dont_touch_network [get_ports clk_i]\nset_fix_hold [get_clocks clk_i]\n\n\n# Define the design environment\nset_clock_uncertainty  0.1  [get_clocks clk_i]\nset_clock_latency      0.5  [get_clocks clk_i]\nset_input_delay -max 1 -clock clk_i [all_inputs]\nset_output_delay -min 0.5 -clock clk_i [all_outputs]\nset_drive 1 [all_inputs]\nset_load  1 [all_outputs]\n\n\nset_fix_multiple_port_nets -all -buffer_constants\n\nset_operating_conditions -min_library fsa0m_a_generic_core_ff1p98vm40c -min BCCOM -max_library fsa0m_a_generic_core_ss1p62v125c -max WCCOM\nset_wire_load_model -name G200K -library fsa0m_a_generic_core_tt1p8v25c\n\nset_max_area 0\nset_max_fanout 6 CPU\nset_boundary_optimization {\"*\"}\n\ncheck_design\n\n# remove_attribute [find -hierarchy design {\"*\"}] dont_touch\n\n# Map and Optimize the Design\ncompile -map_effort medium\n\ncompile_ultra\n\n# Analyze and debug the design\nreport_area > area_CPU.out\nreport_power > power_CPU.out\nreport_timing -path full -delay max > timing_CPU.out\n\n#write -format db -hierarchy -output $active_design.db\nwrite -format verilog -hierarchy -output  WIN.v\nwrite_sdf -version 2.1 -context verilog WIN.sdf\nwrite_sdc WIN.sdc","colorizedLines":["# Read Design","read_file -format verilog CPU.v","","current_design CPU","uniquify","link","","# Set the Optimization Constraints ","create_clock -period 10 -name &quot;clk_i&quot; -waveform {0 5} &quot;clk_i&quot;","set_dont_touch_network [get_ports clk_i]","set_fix_hold [get_clocks clk_i]","","","# Define the design environment","set_clock_uncertainty  0.1  [get_clocks clk_i]","set_clock_latency      0.5  [get_clocks clk_i]","set_input_delay -max 1 -clock clk_i [all_inputs]","set_output_delay -min 0.5 -clock clk_i [all_outputs]","set_drive 1 [all_inputs]","set_load  1 [all_outputs]","","","set_fix_multiple_port_nets -all -buffer_constants","","set_operating_conditions -min_library fsa0m_a_generic_core_ff1p98vm40c -min BCCOM -max_library fsa0m_a_generic_core_ss1p62v125c -max WCCOM","set_wire_load_model -name G200K -library fsa0m_a_generic_core_tt1p8v25c","","set_max_area 0","set_max_fanout 6 CPU","set_boundary_optimization {&quot;*&quot;}","","check_design","","# remove_attribute [find -hierarchy design {&quot;*&quot;}] dont_touch","","# Map and Optimize the Design","compile -map_effort medium","","compile_ultra","","# Analyze and debug the design","report_area &gt; area_CPU.out","report_power &gt; power_CPU.out","report_timing -path full -delay max &gt; timing_CPU.out","","#write -format db -hierarchy -output $active_design.db","write -format verilog -hierarchy -output  WIN.v","write_sdf -version 2.1 -context verilog WIN.sdf","write_sdc WIN.sdc"],"stylingDirectives":null,"csv":null,"csvError":null,"dependabotInfo":{"showConfigurationBanner":false,"configFilePath":null,"networkDependabotPath":"/jasonlin316/RISC-V-CPU/network/updates","dismissConfigurationNoticePath":"/settings/dismiss-notice/dependabot_configuration_notice","configurationNoticeDismissed":false,"repoAlertsPath":"/jasonlin316/RISC-V-CPU/security/dependabot","repoSecurityAndAnalysisPath":"/jasonlin316/RISC-V-CPU/settings/security_analysis","repoOwnerIsOrg":false,"currentUserCanAdminRepo":false},"displayName":"syn.src","displayUrl":"https://github.com/jasonlin316/RISC-V-CPU/blob/master/src/syn.src?raw=true","headerInfo":{"blobSize":"1.29 KB","deleteInfo":{"deletePath":"https://github.com/jasonlin316/RISC-V-CPU/delete/master/src/syn.src","deleteTooltip":"Fork this repository and delete the file"},"editInfo":{"editTooltip":"Fork this repository and edit the file"},"ghDesktopPath":"x-github-client://openRepo/https://github.com/jasonlin316/RISC-V-CPU?branch=master&filepath=src%2Fsyn.src","gitLfsPath":null,"onBranch":true,"shortPath":"4a59977","siteNavLoginPath":"/login?return_to=https%3A%2F%2Fgithub.com%2Fjasonlin316%2FRISC-V-CPU%2Fblob%2Fmaster%2Fsrc%2Fsyn.src","isCSV":false,"isRichtext":false,"toc":null,"lineInfo":{"truncatedLoc":"49","truncatedSloc":"35"},"mode":"file"},"image":false,"isCodeownersFile":null,"isValidLegacyIssueTemplate":false,"issueTemplateHelpUrl":"https://docs.github.com/articles/about-issue-and-pull-request-templates","issueTemplate":null,"discussionTemplate":null,"language":null,"large":false,"loggedIn":true,"newDiscussionPath":"/jasonlin316/RISC-V-CPU/discussions/new","newIssuePath":"/jasonlin316/RISC-V-CPU/issues/new","planSupportInfo":{"repoIsFork":null,"repoOwnedByCurrentUser":null,"requestFullPath":"/jasonlin316/RISC-V-CPU/blob/master/src/syn.src","showFreeOrgGatedFeatureMessage":null,"showPlanSupportBanner":null,"upgradeDataAttributes":null,"upgradePath":null},"publishBannersInfo":{"dismissActionNoticePath":"/settings/dismiss-notice/publish_action_from_dockerfile","dismissStackNoticePath":"/settings/dismiss-notice/publish_stack_from_file","releasePath":"/jasonlin316/RISC-V-CPU/releases/new?marketplace=true","showPublishActionBanner":false,"showPublishStackBanner":false},"renderImageOrRaw":false,"richText":null,"renderedFileInfo":null,"tabSize":8,"topBannersInfo":{"overridingGlobalFundingFile":false,"globalPreferredFundingPath":null,"repoOwner":"jasonlin316","repoName":"RISC-V-CPU","showInvalidCitationWarning":false,"citationHelpUrl":"https://docs.github.com/en/github/creating-cloning-and-archiving-repositories/creating-a-repository-on-github/about-citation-files","showDependabotConfigurationBanner":false,"actionsOnboardingTip":null},"truncated":false,"viewable":true,"workflowRedirectUrl":null,"symbols":{"timedOut":false,"notAnalyzed":false,"symbols":[]}},"csrf_tokens":{"/jasonlin316/RISC-V-CPU/branches":{"post":"k70CPUbMaWDZL4TiRFH3YzykV6VNolxf6FwTQdGwpEeyKVKXT_LTqpQ5__E82KIKFmvj5ms3OCf12SWxRP9-Pw"}}},"title":"RISC-V-CPU/syn.src at master Â· jasonlin316/RISC-V-CPU","locale":"en"}