verilog xil_defaultlib --include "../../../../axi_timer_hw.srcs/sources_1/bd/axi_cpu/ipshared/4fba" --include "../../../../axi_timer_hw.srcs/sources_1/bd/axi_cpu/ipshared/ec67/hdl" \
"../../../bd/axi_cpu/ip/axi_cpu_lmb_bram_0/sim/axi_cpu_lmb_bram_0.v" \
"../../../bd/axi_cpu/ip/axi_cpu_clk_wiz_1_0/axi_cpu_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/axi_cpu/ip/axi_cpu_clk_wiz_1_0/axi_cpu_clk_wiz_1_0.v" \
"../../../bd/axi_cpu/ip/axi_cpu_xbar_0/sim/axi_cpu_xbar_0.v" \
"../../../bd/axi_cpu/sim/axi_cpu.v" \

verilog xil_defaultlib "glbl.v"

nosort
