#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  6 11:00:17 2026
# Process ID: 11100
# Current directory: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23044 C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.xpr
# Log file: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/vivado.log
# Journal file: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki\vivado.jou
# Running On: edna, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 7893 MB
#-----------------------------------------------------------
start_guioopen_project {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.xpr}WWARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.oopen_project: Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1376.418 ; gain = 451.246update_compile_order -fileset sources_1
eopen_bd_design {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}
Reading block design file <C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:present_ctr:1.0 - present_ctr_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Successfully read diagram <cuoiki> from block design file <C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1528.242 ; gain = 123.957
ipx::edit_ip_in_project -upgrade true -name present_ctr_v1_0_project -directory {C:/Users/S88\ Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.tmp/present_ctr_v1_0_project} {c:/Users/S88 Service/Desktop/vivado_nhng/ip_repo/present_ctr_1_0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/s88 service/desktop/vivado_nhng/ednacuoiki/ednacuoiki.tmp/present_ctr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.473 ; gain = 5.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.586 ; gain = 18.516
update_compile_order -fileset sources_1
current_project ednacuoiki
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.dcp' for cell 'cuoiki_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.dcp' for cell 'cuoiki_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.dcp' for cell 'cuoiki_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_xbar_0/cuoiki_xbar_0.dcp' for cell 'cuoiki_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_bram_if_cntlr_0/cuoiki_dlmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_v10_0/cuoiki_dlmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_bram_if_cntlr_0/cuoiki_ilmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_v10_0/cuoiki_ilmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_v10'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 2064.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_axi_uartlite_0_0' for instance 'cuoiki_i/axi_uartlite_0'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_axi_uartlite_0_0' for instance 'cuoiki_i/axi_uartlite_0'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_axi_gpio_0_0' for instance 'cuoiki_i/axi_gpio_0'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_axi_gpio_0_0' for instance 'cuoiki_i/axi_gpio_0'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_axi_uartlite_1_0' for instance 'cuoiki_i/axi_uartlite_1'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_1_0/cuoiki_axi_uartlite_1_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_axi_uartlite_1_0' for instance 'cuoiki_i/axi_uartlite_1'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_1_0/cuoiki_axi_uartlite_1_0.xdc will not be read for this cell.
Parsing XDC File [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[0]'. [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[0]'. [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'cuoiki_mdm_1_0' for instance 'cuoiki_i/mdm_1'. The XDC file c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc will not be read for this cell.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Memdata 28-165] The reference name: cuoiki_i_microblaze_0_local_memory_lmb_bram was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cuoiki_axi_gpio_0_0' instantiated as 'cuoiki_i/axi_gpio_0' [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd:2204]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cuoiki_axi_uartlite_0_0' instantiated as 'cuoiki_i/axi_uartlite_0' [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd:2227]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cuoiki_axi_uartlite_1_0' instantiated as 'cuoiki_i/axi_uartlite_1' [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd:2252]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cuoiki_lmb_bram_0' instantiated as 'cuoiki_i/microblaze_0_local_memory/lmb_bram' [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd:832]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cuoiki_mdm_1_0' instantiated as 'cuoiki_i/mdm_1' [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd:2284]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cuoiki_present_ctr_0_4' instantiated as 'cuoiki_i/present_ctr_0' [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd:2480]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2771.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2776.785 ; gain = 1078.199
set_property IOSTANDARD LVCMOS33 [get_ports [list {led_4bits_tri_o[3]} {led_4bits_tri_o[2]} {led_4bits_tri_o[1]} {led_4bits_tri_o[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list usb_uart_rxd usb_uart_txd]]
save_constraints
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'present_ctr_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'cuoiki_axi_gpio_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
INFO: [SIM-utils-54] Inspecting design source files for 'present_ctr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj present_ctr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj present_ctr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Downloads/hdl/present.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ttcscuoiki/ttcscuoiki.srcs/sources_1/new/present_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present_ctr_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2816.398 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_ctr_tb_behav xil_defaultlib.present_ctr_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_ctr_tb_behav xil_defaultlib.present_ctr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.present [present_default]
Compiling architecture rtl of entity xil_defaultlib.present_ctr [present_ctr_default]
Compiling architecture sim of entity xil_defaultlib.present_ctr_tb
Built simulation snapshot present_ctr_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.273 ; gain = 2.875
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "present_ctr_tb_behav -key {Behavioral:sim_1:Functional:present_ctr_tb} -tclbatch {present_ctr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source present_ctr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ========================================================
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   PRESENT_CTR MODE TESTBENCH
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Using Standard PRESENT Test Vectors
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: ========================================================
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 1: Vector #1 - Verify Keystream Generation
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Counter_block = 0x0000000000000000
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Key           = 0x00000000000000000000
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Expected keystream = 0x5579C1387B228445
Time: 40 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   DEBUG: plaintext = 0
Time: 430 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   DEBUG: keystream expected = 69
Time: 430 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   DEBUG: ciphertext actual = 69
Time: 430 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 1 PASSED!
Time: 430 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 2: Vector #2 - Different Key, P=0
Time: 480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Counter_block = 0x0000000000000000
Time: 480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Key           = 0xFFFFFFFFFFFFFFFFFFFF
Time: 480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Expected keystream = 0xE72C46C0F5945049
Time: 480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 2 PASSED!
Time: 870 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 920 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 3: Vector #3 - Testing with P=ALL 1s
Time: 920 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Key = 0x00000000000000000000
Time: 920 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'present_ctr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2830.957 ; gain = 14.559
run 5000 ns
Note:   TEST 3: Functional test (counter=0, not matching std vector)
Time: 1310 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 3 COMPLETED
Time: 1310 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 1360 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 4: Vector #4 - All 1s inputs
Time: 1360 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Key = 0xFFFFFFFFFFFFFFFFFFFF
Time: 1360 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 4: Functional test completed
Time: 1750 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 4 COMPLETED
Time: 1750 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 1800 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 5: CTR Sequential Blocks (Counter Increment)
Time: 1800 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block 1 completed
Time: 2150 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block 2 completed
Time: 2550 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 5: Counter increments (outputs differ)
Time: 2550 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 5 PASSED!
Time: 2550 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 2600 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 6: CTR Encryption/Decryption Symmetry
Time: 2600 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Original:    0xDEADBEEFCAFEBABE
Time: 2990 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Encryption completed
Time: 2990 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 6 PASSED! Enc/Dec symmetric
Time: 3430 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 3480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 7: Control Signal Behavior
Time: 3480 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Done asserted
Time: 3825 ns  Iteration: 2  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Done stays HIGH when start held
Time: 3925 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Done clears when start released
Time: 3945 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 7 PASSED!
Time: 3945 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 3995 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TEST 8: Back-to-back Operations
Time: 3995 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block completed
Time: 4350 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block completed
Time: 4730 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block completed
Time: 5110 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block completed
Time: 5490 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   Block completed
Time: 5870 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 8 PASSED! Back-to-back ops work
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: ========================================================
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   ALL TESTS COMPLETED!
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 1: Keystream verified with Vector #1
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 2: Keystream verified with Vector #2
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 3-4: Counter auto-increment prevents direct verification
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 5: Counter increment verified
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 6: Enc/Dec symmetry verified
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 7: Control signals verified
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   TEST 8: Back-to-back operations verified
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: 
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note:   PRESENT_CTR MODULE VERIFIED!
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: ========================================================
Time: 5900 ns  Iteration: 0  Process: /present_ctr_tb/line__67  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
open_bd_design {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2853.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3026.566 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3026.566 ; gain = 0.000
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3026.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3099.469 ; gain = 245.836
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3303.469 ; gain = 101.363
current_project present_ctr_v1_0_project
current_project ednacuoiki
open_bd_design {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}
current_design synth_1
