Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Dec  7 00:14:49 2022
| Host         : SSD-UBUNTU running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -max_paths 10 -file ./report/pynqrypt_encrypt_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 2.942ns (45.701%)  route 3.495ns (54.299%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DOPADOP[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[32]
                         LUT3 (Prop_lut3_I1_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_5/O
                         net (fo=1, unplaced)         0.902     5.253    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_5_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.377 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_2__0/O
                         net (fo=12, unplaced)        0.497     5.874    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.116     5.990 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_4/O
                         net (fo=12, unplaced)        0.497     6.487    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop
                         LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__0/O
                         net (fo=1, unplaced)         0.800     7.410    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__0_n_7
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.425ns (22.677%)  route 4.859ns (77.323%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.973     0.973    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/Q
                         net (fo=4, unplaced)         0.765     2.256    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[5]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.551 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.902     3.453    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     3.577 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5/O
                         net (fo=5, unplaced)         0.477     4.054    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl_n_26
                         LUT3 (Prop_lut3_I1_O)        0.116     4.170 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.660    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh2__0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.784 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8_n_7
                         LUT6 (Prop_lut6_I3_O)        0.124     5.810 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4/O
                         net (fo=5, unplaced)         0.477     6.287    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.411 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1/O
                         net (fo=30, unplaced)        0.846     7.257    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3209, unset)         0.924    10.924    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  3.108    




