
VRS_cv9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008030  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  080081c0  080081c0  000181c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800850c  0800850c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800850c  0800850c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800850c  0800850c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800850c  0800850c  0001850c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008510  08008510  00018510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          0000007c  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000ec  200000ec  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b8bc  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023c5  00000000  00000000  0002b95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab0  00000000  00000000  0002dd28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000998  00000000  00000000  0002e7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018875  00000000  00000000  0002f170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008e0f  00000000  00000000  000479e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007c130  00000000  00000000  000507f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000cc924  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d70  00000000  00000000  000cc978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080081a8 	.word	0x080081a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080081a8 	.word	0x080081a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <altPress_read_byte>:
#include <math.h>

uint8_t LPS_addres = LPS_DEVICE_ADDRESS	;

uint8_t altPress_read_byte(uint8_t reg_addr)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af02      	add	r7, sp, #8
 8000c22:	4603      	mov	r3, r0
 8000c24:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, LPS_addres, 0));
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <altPress_read_byte+0x30>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	79fa      	ldrb	r2, [r7, #7]
 8000c30:	f107 000f 	add.w	r0, r7, #15
 8000c34:	2100      	movs	r1, #0
 8000c36:	9100      	str	r1, [sp, #0]
 8000c38:	2101      	movs	r1, #1
 8000c3a:	f002 f809 	bl	8002c50 <i2c_master_read>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	781b      	ldrb	r3, [r3, #0]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000000 	.word	0x20000000

08000c50 <altPress_write_byte>:
{
	i2c_master_read(data, length, reg, LPS_addres, 1);
}

void altPress_write_byte(uint8_t reg_addr, uint8_t value)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	460a      	mov	r2, r1
 8000c5a:	71fb      	strb	r3, [r7, #7]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, LPS_addres, 0);
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <altPress_write_byte+0x28>)
 8000c62:	781a      	ldrb	r2, [r3, #0]
 8000c64:	79f9      	ldrb	r1, [r7, #7]
 8000c66:	79b8      	ldrb	r0, [r7, #6]
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f001 ffad 	bl	8002bc8 <i2c_master_write>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000000 	.word	0x20000000

08000c7c <pressure_init>:

uint8_t pressure_init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	71fb      	strb	r3, [r7, #7]

	//LIS3MDL_ACC_ON;

	LL_mDelay(100);
 8000c86:	2064      	movs	r0, #100	; 0x64
 8000c88:	f004 f80e 	bl	8004ca8 <LL_mDelay>

	uint8_t val = altPress_read_byte(LPS_WHO_AM_I);
 8000c8c:	200f      	movs	r0, #15
 8000c8e:	f7ff ffc5 	bl	8000c1c <altPress_read_byte>
 8000c92:	4603      	mov	r3, r0
 8000c94:	71bb      	strb	r3, [r7, #6]

	if(val == LPS_WHO_AM_I_DEFAULT)
 8000c96:	79bb      	ldrb	r3, [r7, #6]
 8000c98:	2bbd      	cmp	r3, #189	; 0xbd
 8000c9a:	d102      	bne.n	8000ca2 <pressure_init+0x26>
	{
		status = 1;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	71fb      	strb	r3, [r7, #7]
 8000ca0:	e001      	b.n	8000ca6 <pressure_init+0x2a>
	}
	else			//if the device is not found on one address, try another one
	{
			status = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	71fb      	strb	r3, [r7, #7]
			//return status;
	}

	//acc device init

	altPress_write_byte(LPS_CTRL_REG1, LPS_CTRL_REG1_SETUP);
 8000ca6:	2190      	movs	r1, #144	; 0x90
 8000ca8:	2020      	movs	r0, #32
 8000caa:	f7ff ffd1 	bl	8000c50 <altPress_write_byte>

	return status;
 8000cae:	79fb      	ldrb	r3, [r7, #7]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <get_pressure>:

float get_pressure()
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 uint8_t pressure_low,pressure_mid,pressure_high;
 float pressure,tmp=0;
 8000cbe:	f04f 0300 	mov.w	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]

 pressure_low = altPress_read_byte(LPS_PRESS_OUT_XL);
 8000cc4:	2028      	movs	r0, #40	; 0x28
 8000cc6:	f7ff ffa9 	bl	8000c1c <altPress_read_byte>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	72fb      	strb	r3, [r7, #11]
 pressure_mid = altPress_read_byte(LPS_PRESS_OUT_L);
 8000cce:	2029      	movs	r0, #41	; 0x29
 8000cd0:	f7ff ffa4 	bl	8000c1c <altPress_read_byte>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	72bb      	strb	r3, [r7, #10]
 pressure_high = altPress_read_byte(LPS_PRESS_OUT_H);
 8000cd8:	202a      	movs	r0, #42	; 0x2a
 8000cda:	f7ff ff9f 	bl	8000c1c <altPress_read_byte>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	727b      	strb	r3, [r7, #9]

 //vypocitanie tlaku strana 15 v datasheete uvedenom v altitudePressure.h
 tmp=pressure_high << 16|pressure_mid<<8|pressure_low;
 8000ce2:	7a7b      	ldrb	r3, [r7, #9]
 8000ce4:	041a      	lsls	r2, r3, #16
 8000ce6:	7abb      	ldrb	r3, [r7, #10]
 8000ce8:	021b      	lsls	r3, r3, #8
 8000cea:	431a      	orrs	r2, r3
 8000cec:	7afb      	ldrb	r3, [r7, #11]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	ee07 3a90 	vmov	s15, r3
 8000cf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cf8:	edc7 7a03 	vstr	s15, [r7, #12]
 pressure=tmp/4096;
 8000cfc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d00:	eddf 6a06 	vldr	s13, [pc, #24]	; 8000d1c <get_pressure+0x64>
 8000d04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d08:	edc7 7a01 	vstr	s15, [r7, #4]

 return pressure;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	ee07 3a90 	vmov	s15, r3
}
 8000d12:	eeb0 0a67 	vmov.f32	s0, s15
 8000d16:	3710      	adds	r7, #16
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	45800000 	.word	0x45800000

08000d20 <hts_read_byte>:
#include "hts.h"

uint8_t hts221_addres = HTS_ADDRESS;

uint8_t hts_read_byte(uint8_t reg_addr)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af02      	add	r7, sp, #8
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, hts221_addres, 0));
 8000d2e:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <hts_read_byte+0x30>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	79fa      	ldrb	r2, [r7, #7]
 8000d34:	f107 000f 	add.w	r0, r7, #15
 8000d38:	2100      	movs	r1, #0
 8000d3a:	9100      	str	r1, [sp, #0]
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	f001 ff87 	bl	8002c50 <i2c_master_read>
 8000d42:	4603      	mov	r3, r0
 8000d44:	781b      	ldrb	r3, [r3, #0]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000001 	.word	0x20000001

08000d54 <hts_readArray>:


void hts_readArray(uint8_t * data, uint8_t reg, uint8_t length)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af02      	add	r7, sp, #8
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	70fb      	strb	r3, [r7, #3]
 8000d60:	4613      	mov	r3, r2
 8000d62:	70bb      	strb	r3, [r7, #2]
	i2c_master_read(data, length, reg, hts221_addres, 1);
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <hts_readArray+0x2c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	78fa      	ldrb	r2, [r7, #3]
 8000d6a:	78b9      	ldrb	r1, [r7, #2]
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	9000      	str	r0, [sp, #0]
 8000d70:	6878      	ldr	r0, [r7, #4]
 8000d72:	f001 ff6d 	bl	8002c50 <i2c_master_read>
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000001 	.word	0x20000001

08000d84 <hts_write_byte>:

void hts_write_byte(uint8_t reg_addr, uint8_t value)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	460a      	mov	r2, r1
 8000d8e:	71fb      	strb	r3, [r7, #7]
 8000d90:	4613      	mov	r3, r2
 8000d92:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, hts221_addres, 0);
 8000d94:	4b05      	ldr	r3, [pc, #20]	; (8000dac <hts_write_byte+0x28>)
 8000d96:	781a      	ldrb	r2, [r3, #0]
 8000d98:	79f9      	ldrb	r1, [r7, #7]
 8000d9a:	79b8      	ldrb	r0, [r7, #6]
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f001 ff13 	bl	8002bc8 <i2c_master_write>
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000001 	.word	0x20000001

08000db0 <hts_sensore_init>:

uint8_t hts_sensore_init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 8000db6:	2301      	movs	r3, #1
 8000db8:	71fb      	strb	r3, [r7, #7]

	//LIS3MDL_ACC_ON;

	LL_mDelay(100);
 8000dba:	2064      	movs	r0, #100	; 0x64
 8000dbc:	f003 ff74 	bl	8004ca8 <LL_mDelay>

	uint8_t val = hts_read_byte(HTS_WHO_AM_I);
 8000dc0:	200f      	movs	r0, #15
 8000dc2:	f7ff ffad 	bl	8000d20 <hts_read_byte>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71bb      	strb	r3, [r7, #6]

	if(val == HTS_WHO_AM_I_DEFAULT)
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	2bbc      	cmp	r3, #188	; 0xbc
 8000dce:	d102      	bne.n	8000dd6 <hts_sensore_init+0x26>
	{
		status = 1;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	71fb      	strb	r3, [r7, #7]
 8000dd4:	e001      	b.n	8000dda <hts_sensore_init+0x2a>
	}
	else			//if the device is not found on one address, try another one
	{
			status = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	71fb      	strb	r3, [r7, #7]
			//return status;
	}

	//acc device init

	uint8_t ctrl1 = 134; // +-2g res
 8000dda:	2386      	movs	r3, #134	; 0x86
 8000ddc:	717b      	strb	r3, [r7, #5]
	hts_write_byte(HTS_CTRL_REG1, ctrl1);
 8000dde:	797b      	ldrb	r3, [r7, #5]
 8000de0:	4619      	mov	r1, r3
 8000de2:	2020      	movs	r0, #32
 8000de4:	f7ff ffce 	bl	8000d84 <hts_write_byte>

	return status;
 8000de8:	79fb      	ldrb	r3, [r7, #7]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <HTS221_Get_Temperature>:

int16_t HTS221_Get_Temperature()
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b088      	sub	sp, #32
 8000df6:	af00      	add	r7, sp, #0
 int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
 int16_t T0_degC, T1_degC, value;
 uint8_t buffer[4], tmp,sign;
 int32_t tmp32;

 sign=0b10000000;
 8000df8:	2380      	movs	r3, #128	; 0x80
 8000dfa:	777b      	strb	r3, [r7, #29]

/*1. Read from 0x32 & 0x33 registers the value of coefficients T0_degC_x8 and T1_degC_x8*/
 hts_readArray(buffer,HTS_TO_DEGC_REG,2);
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	2202      	movs	r2, #2
 8000e00:	2132      	movs	r1, #50	; 0x32
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff ffa6 	bl	8000d54 <hts_readArray>

/*2. Read from 0x35 register the value of the MSB bits of T1_degC and T0_degC */
 tmp=hts_read_byte(HTS_MSB_T1_T0);
 8000e08:	2035      	movs	r0, #53	; 0x35
 8000e0a:	f7ff ff89 	bl	8000d20 <hts_read_byte>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	773b      	strb	r3, [r7, #28]


/*Calculate the T0_degC and T1_degC values*/
 T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000e12:	7f3b      	ldrb	r3, [r7, #28]
 8000e14:	021b      	lsls	r3, r3, #8
 8000e16:	b21b      	sxth	r3, r3
 8000e18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000e1c:	b21a      	sxth	r2, r3
 8000e1e:	793b      	ldrb	r3, [r7, #4]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	4313      	orrs	r3, r2
 8000e24:	837b      	strh	r3, [r7, #26]
 T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000e26:	7f3b      	ldrb	r3, [r7, #28]
 8000e28:	019b      	lsls	r3, r3, #6
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	797b      	ldrb	r3, [r7, #5]
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4313      	orrs	r3, r2
 8000e38:	833b      	strh	r3, [r7, #24]
 T0_degC = T0_degC_x8_u16>>3;
 8000e3a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000e3e:	10db      	asrs	r3, r3, #3
 8000e40:	82fb      	strh	r3, [r7, #22]
 T1_degC = T1_degC_x8_u16>>3;
 8000e42:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000e46:	10db      	asrs	r3, r3, #3
 8000e48:	82bb      	strh	r3, [r7, #20]

/*3. Read from 0x3C & 0x3D registers the value of T0_OUT*/
 hts_readArray(buffer,HTS_T0_OUT,4 );
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	2204      	movs	r2, #4
 8000e4e:	213c      	movs	r1, #60	; 0x3c
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff7f 	bl	8000d54 <hts_readArray>
 T0_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8000e56:	797b      	ldrb	r3, [r7, #5]
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	b21a      	sxth	r2, r3
 8000e5c:	793b      	ldrb	r3, [r7, #4]
 8000e5e:	b21b      	sxth	r3, r3
 8000e60:	4313      	orrs	r3, r2
 8000e62:	827b      	strh	r3, [r7, #18]

 /*4. Read from 0x3E & 0x3F registers the value of T1_OUT*/
 T1_out = (((uint16_t)buffer[3])<<8) | (uint16_t)buffer[2];
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	79bb      	ldrb	r3, [r7, #6]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	823b      	strh	r3, [r7, #16]

/* 5.Read from 0x2A & 0x2B registers the value T_OUT (ADC_OUT).*/
 hts_readArray(buffer,HTS_T_OUT_Low,2 );
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2202      	movs	r2, #2
 8000e76:	212a      	movs	r1, #42	; 0x2a
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff ff6b 	bl	8000d54 <hts_readArray>
 T_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8000e7e:	797b      	ldrb	r3, [r7, #5]
 8000e80:	021b      	lsls	r3, r3, #8
 8000e82:	b21a      	sxth	r2, r3
 8000e84:	793b      	ldrb	r3, [r7, #4]
 8000e86:	b21b      	sxth	r3, r3
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	81fb      	strh	r3, [r7, #14]


/* 6. Compute the Temperature value by linear interpolation*/
 tmp32 = ((int32_t)(T_out - T0_out)) * ((int32_t)(T1_degC - T0_degC)*10);
 8000e8c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000e90:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8000e9a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000e9e:	1a8a      	subs	r2, r1, r2
 8000ea0:	fb02 f203 	mul.w	r2, r2, r3
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	4413      	add	r3, r2
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	60bb      	str	r3, [r7, #8]
 value = tmp32 /(T1_out - T0_out) + T0_degC*10;
 8000eae:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000eb2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	68ba      	ldr	r2, [r7, #8]
 8000eba:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	8afb      	ldrh	r3, [r7, #22]
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	0089      	lsls	r1, r1, #2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	4413      	add	r3, r2
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	83fb      	strh	r3, [r7, #30]

// hts_write_byte(HTS221_CTRL_REG1,value);//neni som si isty reg_addresou

 //podmienka pre zistenie ci je teplota kladna alebo zaporna
 if(hts_read_byte(HTS_T_OUT_High)==sign){
 8000ed2:	202b      	movs	r0, #43	; 0x2b
 8000ed4:	f7ff ff24 	bl	8000d20 <hts_read_byte>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	461a      	mov	r2, r3
 8000edc:	7f7b      	ldrb	r3, [r7, #29]
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d103      	bne.n	8000eea <HTS221_Get_Temperature+0xf8>
	 value = value*(-1);
 8000ee2:	8bfb      	ldrh	r3, [r7, #30]
 8000ee4:	425b      	negs	r3, r3
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	83fb      	strh	r3, [r7, #30]
 }

 return value;
 8000eea:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3720      	adds	r7, #32
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HTS221_Get_Humidity>:

int16_t HTS221_Get_Humidity()
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
	uint8_t buffer[2];
	int32_t tmp;

/* 1. Read H0_rH and H1_rH coefficients*/

	hts_readArray(buffer,HTS_H0_RH_X2,2);
 8000efc:	1d3b      	adds	r3, r7, #4
 8000efe:	2202      	movs	r2, #2
 8000f00:	2130      	movs	r1, #48	; 0x30
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff ff26 	bl	8000d54 <hts_readArray>
	H0_rh = buffer[0]>>1;
 8000f08:	793b      	ldrb	r3, [r7, #4]
 8000f0a:	085b      	lsrs	r3, r3, #1
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	82bb      	strh	r3, [r7, #20]
	H1_rh = buffer[1]>>1;
 8000f10:	797b      	ldrb	r3, [r7, #5]
 8000f12:	085b      	lsrs	r3, r3, #1
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	827b      	strh	r3, [r7, #18]
/*2. Read H0_T0_OUT */

	hts_readArray(buffer,HTS_H0_T0_OUT_L,2);
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	2136      	movs	r1, #54	; 0x36
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff18 	bl	8000d54 <hts_readArray>
	H0_T0_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8000f24:	797b      	ldrb	r3, [r7, #5]
 8000f26:	021b      	lsls	r3, r3, #8
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	793b      	ldrb	r3, [r7, #4]
 8000f2c:	b21b      	sxth	r3, r3
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	823b      	strh	r3, [r7, #16]

/*3. Read H1_T0_OUT */
	hts_readArray(buffer,HTS_H1_T0_OUT_L,2);
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	2202      	movs	r2, #2
 8000f36:	213a      	movs	r1, #58	; 0x3a
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff ff0b 	bl	8000d54 <hts_readArray>
	H1_T0_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8000f3e:	797b      	ldrb	r3, [r7, #5]
 8000f40:	021b      	lsls	r3, r3, #8
 8000f42:	b21a      	sxth	r2, r3
 8000f44:	793b      	ldrb	r3, [r7, #4]
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	81fb      	strh	r3, [r7, #14]

/*4. Read H_T_OUT */

	hts_readArray(buffer,HTS_H_OUT,2);
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2202      	movs	r2, #2
 8000f50:	2128      	movs	r1, #40	; 0x28
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fefe 	bl	8000d54 <hts_readArray>
	H_T_out = (((uint16_t)buffer[1])<<8) | (uint16_t)buffer[0];
 8000f58:	797b      	ldrb	r3, [r7, #5]
 8000f5a:	021b      	lsls	r3, r3, #8
 8000f5c:	b21a      	sxth	r2, r3
 8000f5e:	793b      	ldrb	r3, [r7, #4]
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	4313      	orrs	r3, r2
 8000f64:	81bb      	strh	r3, [r7, #12]

/*5. Compute the RH [%] value by linear interpolation */

	tmp = ((int32_t)(H_T_out - H0_T0_out)) * ((int32_t)(H1_rh - H0_rh)*10);
 8000f66:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000f6a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f6e:	1ad3      	subs	r3, r2, r3
 8000f70:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8000f74:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000f78:	1a8a      	subs	r2, r1, r2
 8000f7a:	fb02 f203 	mul.w	r2, r2, r3
 8000f7e:	4613      	mov	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	4413      	add	r3, r2
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
	value = (tmp/(H1_T0_out - H0_T0_out) + H0_rh*10);//delenie bacha nan :D
 8000f88:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000f8c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	8abb      	ldrh	r3, [r7, #20]
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	0089      	lsls	r1, r1, #2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	4413      	add	r3, r2
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	82fb      	strh	r3, [r7, #22]


/* Saturation condition*/
	if(value>1000) {
 8000fac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fb4:	dd02      	ble.n	8000fbc <HTS221_Get_Humidity+0xc6>
		value = 1000;
 8000fb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fba:	82fb      	strh	r3, [r7, #22]
	}

	return value;
 8000fbc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <lsm6ds0_read_byte>:
#include "lps25hb.h"

uint8_t addres = LSM6DS0_DEVICE_ADDRESS_0;

uint8_t lsm6ds0_read_byte(uint8_t reg_addr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
	return *(i2c_master_read(&data, 1, reg_addr, addres, 0));
 8000fd6:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <lsm6ds0_read_byte+0x30>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	79fa      	ldrb	r2, [r7, #7]
 8000fdc:	f107 000f 	add.w	r0, r7, #15
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	9100      	str	r1, [sp, #0]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	f001 fe33 	bl	8002c50 <i2c_master_read>
 8000fea:	4603      	mov	r3, r0
 8000fec:	781b      	ldrb	r3, [r3, #0]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000002 	.word	0x20000002

08000ffc <lsm6ds0_write_byte>:


void lsm6ds0_write_byte(uint8_t reg_addr, uint8_t value)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	460a      	mov	r2, r1
 8001006:	71fb      	strb	r3, [r7, #7]
 8001008:	4613      	mov	r3, r2
 800100a:	71bb      	strb	r3, [r7, #6]
	i2c_master_write(value, reg_addr, addres, 0);
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <lsm6ds0_write_byte+0x28>)
 800100e:	781a      	ldrb	r2, [r3, #0]
 8001010:	79f9      	ldrb	r1, [r7, #7]
 8001012:	79b8      	ldrb	r0, [r7, #6]
 8001014:	2300      	movs	r3, #0
 8001016:	f001 fdd7 	bl	8002bc8 <i2c_master_write>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000002 	.word	0x20000002

08001028 <lsm6ds0_init>:
	*z = (zz >> 4) / 1000.0f;
}


uint8_t lsm6ds0_init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0

	uint8_t status = 1;
 800102e:	2301      	movs	r3, #1
 8001030:	71fb      	strb	r3, [r7, #7]

	//LIS3MDL_ACC_ON;

	LL_mDelay(100);
 8001032:	2064      	movs	r0, #100	; 0x64
 8001034:	f003 fe38 	bl	8004ca8 <LL_mDelay>

	uint8_t val = lsm6ds0_read_byte(LSM6DS0_WHO_AM_I_ADDRES);
 8001038:	200f      	movs	r0, #15
 800103a:	f7ff ffc5 	bl	8000fc8 <lsm6ds0_read_byte>
 800103e:	4603      	mov	r3, r0
 8001040:	71bb      	strb	r3, [r7, #6]

	if(val == LSM6DS0_WHO_AM_I_VALUE)
 8001042:	79bb      	ldrb	r3, [r7, #6]
 8001044:	2b68      	cmp	r3, #104	; 0x68
 8001046:	d102      	bne.n	800104e <lsm6ds0_init+0x26>
	{
		status = 1;
 8001048:	2301      	movs	r3, #1
 800104a:	71fb      	strb	r3, [r7, #7]
 800104c:	e00f      	b.n	800106e <lsm6ds0_init+0x46>
	}
	else			//if the device is not found on one address, try another one
	{
		addres = LSM6DS0_DEVICE_ADDRESS_1;
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <lsm6ds0_init+0x60>)
 8001050:	22d6      	movs	r2, #214	; 0xd6
 8001052:	701a      	strb	r2, [r3, #0]
		val = lsm6ds0_read_byte(LSM6DS0_WHO_AM_I_ADDRES);
 8001054:	200f      	movs	r0, #15
 8001056:	f7ff ffb7 	bl	8000fc8 <lsm6ds0_read_byte>
 800105a:	4603      	mov	r3, r0
 800105c:	71bb      	strb	r3, [r7, #6]
		if(val == LSM6DS0_WHO_AM_I_VALUE)
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	2b68      	cmp	r3, #104	; 0x68
 8001062:	d102      	bne.n	800106a <lsm6ds0_init+0x42>
		{
			status = 1;
 8001064:	2301      	movs	r3, #1
 8001066:	71fb      	strb	r3, [r7, #7]
 8001068:	e001      	b.n	800106e <lsm6ds0_init+0x46>
		}
		else
		{
			status = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]
		}
	}

	//acc device init

	uint8_t ctrl1 = 8 << 4; // +-2g res
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	717b      	strb	r3, [r7, #5]
	lsm6ds0_write_byte(LSM6DS0_ADDRESS_CTRL1, ctrl1);
 8001072:	797b      	ldrb	r3, [r7, #5]
 8001074:	4619      	mov	r1, r3
 8001076:	2010      	movs	r0, #16
 8001078:	f7ff ffc0 	bl	8000ffc <lsm6ds0_write_byte>

	return status;
 800107c:	79fb      	ldrb	r3, [r7, #7]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000002 	.word	0x20000002

0800108c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	683a      	ldr	r2, [r7, #0]
 800109a:	619a      	str	r2, [r3, #24]
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <setDisplayText>:
uint8_t direction = 0;
uint16_t counter = 0;
uint8_t shorter = 0;
char displayString[15];

void setDisplayText(char text[15]){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	strncpy(displayString, &text[0],15);
 80010cc:	220f      	movs	r2, #15
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <setDisplayText+0x20>)
 80010d2:	f003 feb7 	bl	8004e44 <strncpy>
	shorter = 0;
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <setDisplayText+0x24>)
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200000a0 	.word	0x200000a0
 80010e8:	20000090 	.word	0x20000090

080010ec <updateDisplay>:

void updateDisplay(){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t shift = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
	for(int i = 1; i<5; i++){
 80010f6:	2301      	movs	r3, #1
 80010f8:	603b      	str	r3, [r7, #0]
 80010fa:	e062      	b.n	80011c2 <updateDisplay+0xd6>
		switch(updateDigit){
 80010fc:	4b3c      	ldr	r3, [pc, #240]	; (80011f0 <updateDisplay+0x104>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	3b01      	subs	r3, #1
 8001102:	2b03      	cmp	r3, #3
 8001104:	d82a      	bhi.n	800115c <updateDisplay+0x70>
 8001106:	a201      	add	r2, pc, #4	; (adr r2, 800110c <updateDisplay+0x20>)
 8001108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800110c:	0800111d 	.word	0x0800111d
 8001110:	0800112b 	.word	0x0800112b
 8001114:	0800113b 	.word	0x0800113b
 8001118:	0800114d 	.word	0x0800114d
			case 1:
				DIGIT_1_ON;
 800111c:	2101      	movs	r1, #1
 800111e:	4835      	ldr	r0, [pc, #212]	; (80011f4 <updateDisplay+0x108>)
 8001120:	f7ff ffb4 	bl	800108c <LL_GPIO_SetOutputPin>
				resetAllSegments();
 8001124:	f000 fa14 	bl	8001550 <resetAllSegments>

				break;
 8001128:	e018      	b.n	800115c <updateDisplay+0x70>
			case 2:
				DIGIT_2_ON;
 800112a:	2110      	movs	r1, #16
 800112c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001130:	f7ff ffac 	bl	800108c <LL_GPIO_SetOutputPin>
				resetAllSegments();
 8001134:	f000 fa0c 	bl	8001550 <resetAllSegments>
				break;
 8001138:	e010      	b.n	800115c <updateDisplay+0x70>
			case 3:
				DIGIT_3_ON;
 800113a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800113e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001142:	f7ff ffa3 	bl	800108c <LL_GPIO_SetOutputPin>
				resetAllSegments();
 8001146:	f000 fa03 	bl	8001550 <resetAllSegments>
				break;
 800114a:	e007      	b.n	800115c <updateDisplay+0x70>
			case 4:
				DIGIT_4_ON;
 800114c:	2104      	movs	r1, #4
 800114e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001152:	f7ff ff9b 	bl	800108c <LL_GPIO_SetOutputPin>
				resetAllSegments();
 8001156:	f000 f9fb 	bl	8001550 <resetAllSegments>
				break;
 800115a:	bf00      	nop
		}
		displayLetter(displayString[displayTextPos+updateDigit-1+shift]);
 800115c:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <updateDisplay+0x10c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <updateDisplay+0x104>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	4413      	add	r3, r2
 8001168:	1e5a      	subs	r2, r3, #1
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	4413      	add	r3, r2
 800116e:	4a23      	ldr	r2, [pc, #140]	; (80011fc <updateDisplay+0x110>)
 8001170:	5cd3      	ldrb	r3, [r2, r3]
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f89e 	bl	80012b4 <displayLetter>
		if(displayString[displayTextPos+updateDigit] == '.'){
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <updateDisplay+0x10c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <updateDisplay+0x104>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	4413      	add	r3, r2
 8001184:	4a1d      	ldr	r2, [pc, #116]	; (80011fc <updateDisplay+0x110>)
 8001186:	5cd3      	ldrb	r3, [r2, r3]
 8001188:	2b2e      	cmp	r3, #46	; 0x2e
 800118a:	d106      	bne.n	800119a <updateDisplay+0xae>
			shift = 1;
 800118c:	2301      	movs	r3, #1
 800118e:	71fb      	strb	r3, [r7, #7]
			shorter = 1;
 8001190:	4b1b      	ldr	r3, [pc, #108]	; (8001200 <updateDisplay+0x114>)
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
			setDot();
 8001196:	f001 f90d 	bl	80023b4 <setDot>
		}
		updateDigit = (updateDigit < 4) ? updateDigit+1 : 1;
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <updateDisplay+0x104>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b03      	cmp	r3, #3
 80011a0:	d804      	bhi.n	80011ac <updateDisplay+0xc0>
 80011a2:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <updateDisplay+0x104>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	3301      	adds	r3, #1
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	e000      	b.n	80011ae <updateDisplay+0xc2>
 80011ac:	2301      	movs	r3, #1
 80011ae:	4a10      	ldr	r2, [pc, #64]	; (80011f0 <updateDisplay+0x104>)
 80011b0:	7013      	strb	r3, [r2, #0]
		LL_mDelay(2);
 80011b2:	2002      	movs	r0, #2
 80011b4:	f003 fd78 	bl	8004ca8 <LL_mDelay>
		resetAllDigits();
 80011b8:	f000 f9f8 	bl	80015ac <resetAllDigits>
	for(int i = 1; i<5; i++){
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	3301      	adds	r3, #1
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	dd99      	ble.n	80010fc <updateDisplay+0x10>
	}
	counter +=1;
 80011c8:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <updateDisplay+0x118>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	3301      	adds	r3, #1
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <updateDisplay+0x118>)
 80011d2:	801a      	strh	r2, [r3, #0]
	if(counter >= 50){
 80011d4:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <updateDisplay+0x118>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	2b31      	cmp	r3, #49	; 0x31
 80011da:	d904      	bls.n	80011e6 <updateDisplay+0xfa>
		shiftDisplayText();
 80011dc:	f000 f814 	bl	8001208 <shiftDisplayText>
		counter = 0;
 80011e0:	4b08      	ldr	r3, [pc, #32]	; (8001204 <updateDisplay+0x118>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	801a      	strh	r2, [r3, #0]
	}

}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000003 	.word	0x20000003
 80011f4:	48000400 	.word	0x48000400
 80011f8:	2000008c 	.word	0x2000008c
 80011fc:	200000a0 	.word	0x200000a0
 8001200:	20000090 	.word	0x20000090
 8001204:	2000008e 	.word	0x2000008e

08001208 <shiftDisplayText>:

void shiftDisplayText(){
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	if(displayString[0] != '\0'){
 800120c:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <shiftDisplayText+0x9c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d041      	beq.n	8001298 <shiftDisplayText+0x90>
		if(direction == 0 && displayString[displayTextPos+4+shorter] != '\0'){
 8001214:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <shiftDisplayText+0xa0>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d110      	bne.n	800123e <shiftDisplayText+0x36>
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <shiftDisplayText+0xa4>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	3304      	adds	r3, #4
 8001222:	4a23      	ldr	r2, [pc, #140]	; (80012b0 <shiftDisplayText+0xa8>)
 8001224:	7812      	ldrb	r2, [r2, #0]
 8001226:	4413      	add	r3, r2
 8001228:	4a1e      	ldr	r2, [pc, #120]	; (80012a4 <shiftDisplayText+0x9c>)
 800122a:	5cd3      	ldrb	r3, [r2, r3]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d006      	beq.n	800123e <shiftDisplayText+0x36>
			displayTextPos = displayTextPos+1;
 8001230:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <shiftDisplayText+0xa4>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	3301      	adds	r3, #1
 8001236:	b2da      	uxtb	r2, r3
 8001238:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <shiftDisplayText+0xa4>)
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	e02c      	b.n	8001298 <shiftDisplayText+0x90>
		}
		else if(direction == 0 && displayString[displayTextPos+4+shorter] == '\0'){
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <shiftDisplayText+0xa0>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10d      	bne.n	8001262 <shiftDisplayText+0x5a>
 8001246:	4b19      	ldr	r3, [pc, #100]	; (80012ac <shiftDisplayText+0xa4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	3304      	adds	r3, #4
 800124c:	4a18      	ldr	r2, [pc, #96]	; (80012b0 <shiftDisplayText+0xa8>)
 800124e:	7812      	ldrb	r2, [r2, #0]
 8001250:	4413      	add	r3, r2
 8001252:	4a14      	ldr	r2, [pc, #80]	; (80012a4 <shiftDisplayText+0x9c>)
 8001254:	5cd3      	ldrb	r3, [r2, r3]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d103      	bne.n	8001262 <shiftDisplayText+0x5a>
			direction = 1;
 800125a:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <shiftDisplayText+0xa0>)
 800125c:	2201      	movs	r2, #1
 800125e:	701a      	strb	r2, [r3, #0]
 8001260:	e01a      	b.n	8001298 <shiftDisplayText+0x90>
		}
		else if(displayTextPos <= 0 && direction == 1){
 8001262:	4b12      	ldr	r3, [pc, #72]	; (80012ac <shiftDisplayText+0xa4>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d107      	bne.n	800127a <shiftDisplayText+0x72>
 800126a:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <shiftDisplayText+0xa0>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d103      	bne.n	800127a <shiftDisplayText+0x72>
			direction = 0;
 8001272:	4b0d      	ldr	r3, [pc, #52]	; (80012a8 <shiftDisplayText+0xa0>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
 8001278:	e00e      	b.n	8001298 <shiftDisplayText+0x90>
		}
		else if(displayTextPos > 0 && direction == 1){
 800127a:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <shiftDisplayText+0xa4>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00a      	beq.n	8001298 <shiftDisplayText+0x90>
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <shiftDisplayText+0xa0>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d106      	bne.n	8001298 <shiftDisplayText+0x90>
			displayTextPos = displayTextPos-1;
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <shiftDisplayText+0xa4>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	3b01      	subs	r3, #1
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <shiftDisplayText+0xa4>)
 8001294:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8001296:	e7ff      	b.n	8001298 <shiftDisplayText+0x90>
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	200000a0 	.word	0x200000a0
 80012a8:	2000008d 	.word	0x2000008d
 80012ac:	2000008c 	.word	0x2000008c
 80012b0:	20000090 	.word	0x20000090

080012b4 <displayLetter>:

void displayLetter(char letter){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
	switch(letter){
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	3b20      	subs	r3, #32
 80012c2:	2b59      	cmp	r3, #89	; 0x59
 80012c4:	f200 813c 	bhi.w	8001540 <displayLetter+0x28c>
 80012c8:	a201      	add	r2, pc, #4	; (adr r2, 80012d0 <displayLetter+0x1c>)
 80012ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ce:	bf00      	nop
 80012d0:	080014f3 	.word	0x080014f3
 80012d4:	08001541 	.word	0x08001541
 80012d8:	08001541 	.word	0x08001541
 80012dc:	08001541 	.word	0x08001541
 80012e0:	08001541 	.word	0x08001541
 80012e4:	08001541 	.word	0x08001541
 80012e8:	08001541 	.word	0x08001541
 80012ec:	08001541 	.word	0x08001541
 80012f0:	08001541 	.word	0x08001541
 80012f4:	08001541 	.word	0x08001541
 80012f8:	08001541 	.word	0x08001541
 80012fc:	08001541 	.word	0x08001541
 8001300:	08001541 	.word	0x08001541
 8001304:	080014ff 	.word	0x080014ff
 8001308:	08001541 	.word	0x08001541
 800130c:	08001541 	.word	0x08001541
 8001310:	0800153b 	.word	0x0800153b
 8001314:	08001505 	.word	0x08001505
 8001318:	0800150b 	.word	0x0800150b
 800131c:	08001511 	.word	0x08001511
 8001320:	08001517 	.word	0x08001517
 8001324:	0800151d 	.word	0x0800151d
 8001328:	08001523 	.word	0x08001523
 800132c:	08001529 	.word	0x08001529
 8001330:	0800152f 	.word	0x0800152f
 8001334:	08001535 	.word	0x08001535
 8001338:	08001541 	.word	0x08001541
 800133c:	08001541 	.word	0x08001541
 8001340:	08001541 	.word	0x08001541
 8001344:	08001541 	.word	0x08001541
 8001348:	08001541 	.word	0x08001541
 800134c:	08001541 	.word	0x08001541
 8001350:	08001541 	.word	0x08001541
 8001354:	08001439 	.word	0x08001439
 8001358:	08001541 	.word	0x08001541
 800135c:	0800144b 	.word	0x0800144b
 8001360:	08001541 	.word	0x08001541
 8001364:	0800145d 	.word	0x0800145d
 8001368:	08001463 	.word	0x08001463
 800136c:	08001469 	.word	0x08001469
 8001370:	0800146f 	.word	0x0800146f
 8001374:	0800147b 	.word	0x0800147b
 8001378:	08001481 	.word	0x08001481
 800137c:	08001487 	.word	0x08001487
 8001380:	0800148d 	.word	0x0800148d
 8001384:	08001493 	.word	0x08001493
 8001388:	08001541 	.word	0x08001541
 800138c:	0800149f 	.word	0x0800149f
 8001390:	080014ab 	.word	0x080014ab
 8001394:	08001541 	.word	0x08001541
 8001398:	08001541 	.word	0x08001541
 800139c:	080014bd 	.word	0x080014bd
 80013a0:	08001541 	.word	0x08001541
 80013a4:	080014c9 	.word	0x080014c9
 80013a8:	080014d5 	.word	0x080014d5
 80013ac:	080014db 	.word	0x080014db
 80013b0:	080014e1 	.word	0x080014e1
 80013b4:	08001541 	.word	0x08001541
 80013b8:	080014ed 	.word	0x080014ed
 80013bc:	08001541 	.word	0x08001541
 80013c0:	08001541 	.word	0x08001541
 80013c4:	08001541 	.word	0x08001541
 80013c8:	08001541 	.word	0x08001541
 80013cc:	080014f9 	.word	0x080014f9
 80013d0:	08001541 	.word	0x08001541
 80013d4:	0800143f 	.word	0x0800143f
 80013d8:	08001445 	.word	0x08001445
 80013dc:	08001451 	.word	0x08001451
 80013e0:	08001457 	.word	0x08001457
 80013e4:	08001541 	.word	0x08001541
 80013e8:	08001541 	.word	0x08001541
 80013ec:	08001541 	.word	0x08001541
 80013f0:	08001475 	.word	0x08001475
 80013f4:	08001541 	.word	0x08001541
 80013f8:	08001541 	.word	0x08001541
 80013fc:	08001541 	.word	0x08001541
 8001400:	08001541 	.word	0x08001541
 8001404:	08001541 	.word	0x08001541
 8001408:	08001499 	.word	0x08001499
 800140c:	080014a5 	.word	0x080014a5
 8001410:	08001541 	.word	0x08001541
 8001414:	080014b1 	.word	0x080014b1
 8001418:	080014b7 	.word	0x080014b7
 800141c:	08001541 	.word	0x08001541
 8001420:	080014c3 	.word	0x080014c3
 8001424:	080014cf 	.word	0x080014cf
 8001428:	08001541 	.word	0x08001541
 800142c:	08001541 	.word	0x08001541
 8001430:	08001541 	.word	0x08001541
 8001434:	080014e7 	.word	0x080014e7
		case 'A':
			setA();
 8001438:	f000 f8d8 	bl	80015ec <setA>
			break;
 800143c:	e083      	b.n	8001546 <displayLetter+0x292>
		case 'a':
			seta();
 800143e:	f000 f8ff 	bl	8001640 <seta>
			break;
 8001442:	e080      	b.n	8001546 <displayLetter+0x292>
		case 'b':
			setb();
 8001444:	f000 f926 	bl	8001694 <setb>
			break;
 8001448:	e07d      	b.n	8001546 <displayLetter+0x292>
		case 'C':
			setC();
 800144a:	f000 f94d 	bl	80016e8 <setC>
			break;
 800144e:	e07a      	b.n	8001546 <displayLetter+0x292>
		case 'c':
			setc();
 8001450:	f000 f974 	bl	800173c <setc>
			break;
 8001454:	e077      	b.n	8001546 <displayLetter+0x292>
		case 'd':
			setd();
 8001456:	f000 f99b 	bl	8001790 <setd>
			break;
 800145a:	e074      	b.n	8001546 <displayLetter+0x292>
		case 'E':
			setE();
 800145c:	f000 f9c2 	bl	80017e4 <setE>
			break;
 8001460:	e071      	b.n	8001546 <displayLetter+0x292>
		case 'F':
			setF();
 8001462:	f000 f9e9 	bl	8001838 <setF>
			break;
 8001466:	e06e      	b.n	8001546 <displayLetter+0x292>
		case 'G':
			setG();
 8001468:	f000 fa10 	bl	800188c <setG>
			break;
 800146c:	e06b      	b.n	8001546 <displayLetter+0x292>
		case 'H':
			setH();
 800146e:	f000 fa37 	bl	80018e0 <setH>
			break;
 8001472:	e068      	b.n	8001546 <displayLetter+0x292>
		case 'h':
			seth();
 8001474:	f000 fa5e 	bl	8001934 <seth>
			break;
 8001478:	e065      	b.n	8001546 <displayLetter+0x292>
		case 'I':
			setI();
 800147a:	f000 fa85 	bl	8001988 <setI>
			break;
 800147e:	e062      	b.n	8001546 <displayLetter+0x292>
		case 'J':
			setJ();
 8001480:	f000 faac 	bl	80019dc <setJ>
			break;
 8001484:	e05f      	b.n	8001546 <displayLetter+0x292>
		case 'K':
			setK();
 8001486:	f000 fccb 	bl	8001e20 <setK>
			break;
 800148a:	e05c      	b.n	8001546 <displayLetter+0x292>
		case 'L':
			setL();
 800148c:	f000 fad0 	bl	8001a30 <setL>
			break;
 8001490:	e059      	b.n	8001546 <displayLetter+0x292>
		case 'M':
			setM();
 8001492:	f000 fcef 	bl	8001e74 <setM>
			break;
 8001496:	e056      	b.n	8001546 <displayLetter+0x292>
		case 'n':
			setn();
 8001498:	f000 faf4 	bl	8001a84 <setn>
			break;
 800149c:	e053      	b.n	8001546 <displayLetter+0x292>
		case 'O':
			setO();
 800149e:	f000 fb1b 	bl	8001ad8 <setO>
			break;
 80014a2:	e050      	b.n	8001546 <displayLetter+0x292>
		case 'o':
			seto();
 80014a4:	f000 fb42 	bl	8001b2c <seto>
			break;
 80014a8:	e04d      	b.n	8001546 <displayLetter+0x292>
		case 'P':
			setP();
 80014aa:	f000 fb69 	bl	8001b80 <setP>
			break;
 80014ae:	e04a      	b.n	8001546 <displayLetter+0x292>
		case 'q':
			setq();
 80014b0:	f000 fb90 	bl	8001bd4 <setq>
			break;
 80014b4:	e047      	b.n	8001546 <displayLetter+0x292>
		case 'r':
			setr();
 80014b6:	f000 fbb7 	bl	8001c28 <setr>
			break;
 80014ba:	e044      	b.n	8001546 <displayLetter+0x292>
		case 'S':
			setS();
 80014bc:	f000 fbde 	bl	8001c7c <setS>
			break;
 80014c0:	e041      	b.n	8001546 <displayLetter+0x292>
		case 't':
			sett();
 80014c2:	f000 fc05 	bl	8001cd0 <sett>
			break;
 80014c6:	e03e      	b.n	8001546 <displayLetter+0x292>
		case 'U':
			setU();
 80014c8:	f000 fc2c 	bl	8001d24 <setU>
			break;
 80014cc:	e03b      	b.n	8001546 <displayLetter+0x292>
		case 'u':
			setu();
 80014ce:	f000 fc53 	bl	8001d78 <setu>
			break;
 80014d2:	e038      	b.n	8001546 <displayLetter+0x292>
		case 'V':
			setV();
 80014d4:	f000 fcf4 	bl	8001ec0 <setV>
			break;
 80014d8:	e035      	b.n	8001546 <displayLetter+0x292>
		case 'W':
			setW();
 80014da:	f000 fd1b 	bl	8001f14 <setW>
			break;
 80014de:	e032      	b.n	8001546 <displayLetter+0x292>
		case 'X':
			setX();
 80014e0:	f000 fd42 	bl	8001f68 <setX>
			break;
 80014e4:	e02f      	b.n	8001546 <displayLetter+0x292>
		case 'y':
			sety();
 80014e6:	f000 fc71 	bl	8001dcc <sety>
			break;
 80014ea:	e02c      	b.n	8001546 <displayLetter+0x292>
		case 'Z':
			setZ();
 80014ec:	f000 fd66 	bl	8001fbc <setZ>
			break;
 80014f0:	e029      	b.n	8001546 <displayLetter+0x292>
		case ' ':
			resetAllSegments();
 80014f2:	f000 f82d 	bl	8001550 <resetAllSegments>
			break;
 80014f6:	e026      	b.n	8001546 <displayLetter+0x292>
		case '_':
			setLine();
 80014f8:	f000 ff2e 	bl	8002358 <setLine>
			break;
 80014fc:	e023      	b.n	8001546 <displayLetter+0x292>
		case '-':
			setDash();
 80014fe:	f000 ff63 	bl	80023c8 <setDash>
			break;
 8001502:	e020      	b.n	8001546 <displayLetter+0x292>


		case '1':
			setOne();
 8001504:	f000 fd84 	bl	8002010 <setOne>
			break;
 8001508:	e01d      	b.n	8001546 <displayLetter+0x292>
		case '2':
			setTwo();
 800150a:	f000 fdab 	bl	8002064 <setTwo>
			break;
 800150e:	e01a      	b.n	8001546 <displayLetter+0x292>
		case '3':
			setThree();
 8001510:	f000 fdd2 	bl	80020b8 <setThree>
			break;
 8001514:	e017      	b.n	8001546 <displayLetter+0x292>
		case '4':
			setFour();
 8001516:	f000 fdf9 	bl	800210c <setFour>
			break;
 800151a:	e014      	b.n	8001546 <displayLetter+0x292>
		case '5':
			setFive();
 800151c:	f000 fe20 	bl	8002160 <setFive>
			break;
 8001520:	e011      	b.n	8001546 <displayLetter+0x292>
		case '6':
			setSix();
 8001522:	f000 fe47 	bl	80021b4 <setSix>
			break;
 8001526:	e00e      	b.n	8001546 <displayLetter+0x292>
		case '7':
			setSeven();
 8001528:	f000 fe6e 	bl	8002208 <setSeven>
			break;
 800152c:	e00b      	b.n	8001546 <displayLetter+0x292>
		case '8':
			setEight();
 800152e:	f000 fe95 	bl	800225c <setEight>
			break;
 8001532:	e008      	b.n	8001546 <displayLetter+0x292>
		case '9':
			setNine();
 8001534:	f000 febc 	bl	80022b0 <setNine>
			break;
 8001538:	e005      	b.n	8001546 <displayLetter+0x292>
		case '0':
			setZero();
 800153a:	f000 fee3 	bl	8002304 <setZero>
			break;
 800153e:	e002      	b.n	8001546 <displayLetter+0x292>
		default:
			setDot();
 8001540:	f000 ff38 	bl	80023b4 <setDot>
			break;
 8001544:	bf00      	nop
	}
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop

08001550 <resetAllSegments>:
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
	LL_GPIO_ResetOutputPin(GPIOB, segmentDP_Pin);
}

void resetAllSegments(void){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001554:	2102      	movs	r1, #2
 8001556:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155a:	f7ff fd97 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 800155e:	2101      	movs	r1, #1
 8001560:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001564:	f7ff fd92 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800156c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001570:	f7ff fd8c 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001574:	2120      	movs	r1, #32
 8001576:	480c      	ldr	r0, [pc, #48]	; (80015a8 <resetAllSegments+0x58>)
 8001578:	f7ff fd88 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 800157c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001584:	f7ff fd82 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001588:	2108      	movs	r1, #8
 800158a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800158e:	f7ff fd7d 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001592:	2110      	movs	r1, #16
 8001594:	4804      	ldr	r0, [pc, #16]	; (80015a8 <resetAllSegments+0x58>)
 8001596:	f7ff fd79 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentDP_Pin);
 800159a:	2102      	movs	r1, #2
 800159c:	4802      	ldr	r0, [pc, #8]	; (80015a8 <resetAllSegments+0x58>)
 800159e:	f7ff fd75 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	48000400 	.word	0x48000400

080015ac <resetAllDigits>:

void resetAllDigits(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, digit1_Pin);
 80015b0:	2101      	movs	r1, #1
 80015b2:	480d      	ldr	r0, [pc, #52]	; (80015e8 <resetAllDigits+0x3c>)
 80015b4:	f7ff fd78 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, digit2_Pin);
 80015b8:	2110      	movs	r1, #16
 80015ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015be:	f7ff fd73 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, digit3_Pin);
 80015c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ca:	f7ff fd6d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, digit4_Pin);
 80015ce:	2104      	movs	r1, #4
 80015d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d4:	f7ff fd68 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, digitTime_Pin);
 80015d8:	2180      	movs	r1, #128	; 0x80
 80015da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015de:	f7ff fd63 	bl	80010a8 <LL_GPIO_ResetOutputPin>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	48000400 	.word	0x48000400

080015ec <setA>:

void setA(void){
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80015f0:	2102      	movs	r1, #2
 80015f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f6:	f7ff fd57 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80015fa:	2101      	movs	r1, #1
 80015fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001600:	f7ff fd52 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001604:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001608:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160c:	f7ff fd4c 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001610:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001614:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001618:	f7ff fd46 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 800161c:	2108      	movs	r1, #8
 800161e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001622:	f7ff fd41 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001626:	2110      	movs	r1, #16
 8001628:	4804      	ldr	r0, [pc, #16]	; (800163c <setA+0x50>)
 800162a:	f7ff fd3d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	// reset D
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 800162e:	2120      	movs	r1, #32
 8001630:	4802      	ldr	r0, [pc, #8]	; (800163c <setA+0x50>)
 8001632:	f7ff fd2b 	bl	800108c <LL_GPIO_SetOutputPin>

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	48000400 	.word	0x48000400

08001640 <seta>:
void seta(void){
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001644:	2102      	movs	r1, #2
 8001646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164a:	f7ff fd2d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 800164e:	2101      	movs	r1, #1
 8001650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001654:	f7ff fd28 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800165c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001660:	f7ff fd22 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001664:	2120      	movs	r1, #32
 8001666:	480a      	ldr	r0, [pc, #40]	; (8001690 <seta+0x50>)
 8001668:	f7ff fd1e 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 800166c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001670:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001674:	f7ff fd18 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001678:	2110      	movs	r1, #16
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <seta+0x50>)
 800167c:	f7ff fd14 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	// reset f
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001680:	2108      	movs	r1, #8
 8001682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001686:	f7ff fd01 	bl	800108c <LL_GPIO_SetOutputPin>

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	48000400 	.word	0x48000400

08001694 <setb>:
void setb(void){
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001698:	f44f 7180 	mov.w	r1, #256	; 0x100
 800169c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a0:	f7ff fd02 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80016a4:	2120      	movs	r1, #32
 80016a6:	480f      	ldr	r0, [pc, #60]	; (80016e4 <setb+0x50>)
 80016a8:	f7ff fcfe 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80016ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b4:	f7ff fcf8 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80016b8:	2108      	movs	r1, #8
 80016ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016be:	f7ff fcf3 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80016c2:	2110      	movs	r1, #16
 80016c4:	4807      	ldr	r0, [pc, #28]	; (80016e4 <setb+0x50>)
 80016c6:	f7ff fcef 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	// reset a,b
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 80016ca:	2102      	movs	r1, #2
 80016cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d0:	f7ff fcdc 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80016d4:	2101      	movs	r1, #1
 80016d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016da:	f7ff fcd7 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	48000400 	.word	0x48000400

080016e8 <setC>:
void setC(void){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80016ec:	2102      	movs	r1, #2
 80016ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f2:	f7ff fcd9 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80016f6:	2120      	movs	r1, #32
 80016f8:	480f      	ldr	r0, [pc, #60]	; (8001738 <setC+0x50>)
 80016fa:	f7ff fcd5 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80016fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001706:	f7ff fccf 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 800170a:	2108      	movs	r1, #8
 800170c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001710:	f7ff fcca 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	// reset B,C,G
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001714:	2101      	movs	r1, #1
 8001716:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171a:	f7ff fcb7 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 800171e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001722:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001726:	f7ff fcb1 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800172a:	2110      	movs	r1, #16
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <setC+0x50>)
 800172e:	f7ff fcad 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	48000400 	.word	0x48000400

0800173c <setc>:
void setc(void){
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001740:	2120      	movs	r1, #32
 8001742:	4812      	ldr	r0, [pc, #72]	; (800178c <setc+0x50>)
 8001744:	f7ff fcb0 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001748:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800174c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001750:	f7ff fcaa 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001754:	2110      	movs	r1, #16
 8001756:	480d      	ldr	r0, [pc, #52]	; (800178c <setc+0x50>)
 8001758:	f7ff fca6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 800175c:	2102      	movs	r1, #2
 800175e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001762:	f7ff fc93 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001766:	2101      	movs	r1, #1
 8001768:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800176c:	f7ff fc8e 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001770:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001774:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001778:	f7ff fc88 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 800177c:	2108      	movs	r1, #8
 800177e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001782:	f7ff fc83 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	48000400 	.word	0x48000400

08001790 <setd>:
void setd(void){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001794:	2101      	movs	r1, #1
 8001796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179a:	f7ff fc85 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800179e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a6:	f7ff fc7f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80017aa:	2120      	movs	r1, #32
 80017ac:	480c      	ldr	r0, [pc, #48]	; (80017e0 <setd+0x50>)
 80017ae:	f7ff fc7b 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80017b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ba:	f7ff fc75 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80017be:	2110      	movs	r1, #16
 80017c0:	4807      	ldr	r0, [pc, #28]	; (80017e0 <setd+0x50>)
 80017c2:	f7ff fc71 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 80017c6:	2102      	movs	r1, #2
 80017c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017cc:	f7ff fc5e 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 80017d0:	2108      	movs	r1, #8
 80017d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d6:	f7ff fc59 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	48000400 	.word	0x48000400

080017e4 <setE>:
void setE(void){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80017e8:	2102      	movs	r1, #2
 80017ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ee:	f7ff fc5b 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80017f2:	2120      	movs	r1, #32
 80017f4:	480f      	ldr	r0, [pc, #60]	; (8001834 <setE+0x50>)
 80017f6:	f7ff fc57 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80017fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001802:	f7ff fc51 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001806:	2108      	movs	r1, #8
 8001808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180c:	f7ff fc4c 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001810:	2110      	movs	r1, #16
 8001812:	4808      	ldr	r0, [pc, #32]	; (8001834 <setE+0x50>)
 8001814:	f7ff fc48 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001818:	2101      	movs	r1, #1
 800181a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800181e:	f7ff fc35 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001822:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800182a:	f7ff fc2f 	bl	800108c <LL_GPIO_SetOutputPin>
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	48000400 	.word	0x48000400

08001838 <setF>:
void setF(void){
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 800183c:	2102      	movs	r1, #2
 800183e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001842:	f7ff fc31 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800184a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184e:	f7ff fc2b 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001852:	2108      	movs	r1, #8
 8001854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001858:	f7ff fc26 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 800185c:	2110      	movs	r1, #16
 800185e:	480a      	ldr	r0, [pc, #40]	; (8001888 <setF+0x50>)
 8001860:	f7ff fc22 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001864:	2101      	movs	r1, #1
 8001866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186a:	f7ff fc0f 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 800186e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001876:	f7ff fc09 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 800187a:	2120      	movs	r1, #32
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <setF+0x50>)
 800187e:	f7ff fc05 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	48000400 	.word	0x48000400

0800188c <setG>:
void setG(void){
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001890:	2102      	movs	r1, #2
 8001892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001896:	f7ff fc07 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800189a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800189e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a2:	f7ff fc01 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80018a6:	2120      	movs	r1, #32
 80018a8:	480c      	ldr	r0, [pc, #48]	; (80018dc <setG+0x50>)
 80018aa:	f7ff fbfd 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80018ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b6:	f7ff fbf7 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80018ba:	2108      	movs	r1, #8
 80018bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c0:	f7ff fbf2 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80018c4:	2101      	movs	r1, #1
 80018c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ca:	f7ff fbdf 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 80018ce:	2110      	movs	r1, #16
 80018d0:	4802      	ldr	r0, [pc, #8]	; (80018dc <setG+0x50>)
 80018d2:	f7ff fbdb 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	48000400 	.word	0x48000400

080018e0 <setH>:
void setH(void){
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80018e4:	2101      	movs	r1, #1
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ea:	f7ff fbdd 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80018ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f6:	f7ff fbd7 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80018fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001902:	f7ff fbd1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001906:	2108      	movs	r1, #8
 8001908:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800190c:	f7ff fbcc 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001910:	2110      	movs	r1, #16
 8001912:	4807      	ldr	r0, [pc, #28]	; (8001930 <setH+0x50>)
 8001914:	f7ff fbc8 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001918:	2102      	movs	r1, #2
 800191a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191e:	f7ff fbb5 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001922:	2120      	movs	r1, #32
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <setH+0x50>)
 8001926:	f7ff fbb1 	bl	800108c <LL_GPIO_SetOutputPin>
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	48000400 	.word	0x48000400

08001934 <seth>:
void seth(void){
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001938:	f44f 7180 	mov.w	r1, #256	; 0x100
 800193c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001940:	f7ff fbb2 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001944:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800194c:	f7ff fbac 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001950:	2108      	movs	r1, #8
 8001952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001956:	f7ff fba7 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 800195a:	2110      	movs	r1, #16
 800195c:	4809      	ldr	r0, [pc, #36]	; (8001984 <seth+0x50>)
 800195e:	f7ff fba3 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001962:	2102      	movs	r1, #2
 8001964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001968:	f7ff fb90 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 800196c:	2101      	movs	r1, #1
 800196e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001972:	f7ff fb8b 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001976:	2120      	movs	r1, #32
 8001978:	4802      	ldr	r0, [pc, #8]	; (8001984 <seth+0x50>)
 800197a:	f7ff fb87 	bl	800108c <LL_GPIO_SetOutputPin>

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	48000400 	.word	0x48000400

08001988 <setI>:
void setI(void){
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 800198c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001994:	f7ff fb88 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001998:	2108      	movs	r1, #8
 800199a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800199e:	f7ff fb83 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 80019a2:	2102      	movs	r1, #2
 80019a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a8:	f7ff fb70 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80019ac:	2101      	movs	r1, #1
 80019ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b2:	f7ff fb6b 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 80019b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019be:	f7ff fb65 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 80019c2:	2120      	movs	r1, #32
 80019c4:	4804      	ldr	r0, [pc, #16]	; (80019d8 <setI+0x50>)
 80019c6:	f7ff fb61 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 80019ca:	2110      	movs	r1, #16
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <setI+0x50>)
 80019ce:	f7ff fb5d 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	48000400 	.word	0x48000400

080019dc <setJ>:
void setJ(void){
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80019e0:	2101      	movs	r1, #1
 80019e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019e6:	f7ff fb5f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80019ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019f2:	f7ff fb59 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80019f6:	2120      	movs	r1, #32
 80019f8:	480c      	ldr	r0, [pc, #48]	; (8001a2c <setJ+0x50>)
 80019fa:	f7ff fb55 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80019fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a06:	f7ff fb4f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001a0a:	2102      	movs	r1, #2
 8001a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a10:	f7ff fb3c 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001a14:	2108      	movs	r1, #8
 8001a16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a1a:	f7ff fb37 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001a1e:	2110      	movs	r1, #16
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <setJ+0x50>)
 8001a22:	f7ff fb33 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	48000400 	.word	0x48000400

08001a30 <setL>:
void setL(void){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001a34:	2120      	movs	r1, #32
 8001a36:	4812      	ldr	r0, [pc, #72]	; (8001a80 <setL+0x50>)
 8001a38:	f7ff fb36 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a44:	f7ff fb30 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001a48:	2108      	movs	r1, #8
 8001a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4e:	f7ff fb2b 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001a52:	2102      	movs	r1, #2
 8001a54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a58:	f7ff fb18 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a62:	f7ff fb13 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001a66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a6e:	f7ff fb0d 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001a72:	2110      	movs	r1, #16
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <setL+0x50>)
 8001a76:	f7ff fb09 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	48000400 	.word	0x48000400

08001a84 <setn>:
void setn(void){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a90:	f7ff fb0a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001a94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a9c:	f7ff fb04 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001aa0:	2110      	movs	r1, #16
 8001aa2:	480c      	ldr	r0, [pc, #48]	; (8001ad4 <setn+0x50>)
 8001aa4:	f7ff fb00 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001aa8:	2102      	movs	r1, #2
 8001aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aae:	f7ff faed 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab8:	f7ff fae8 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001abc:	2120      	movs	r1, #32
 8001abe:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <setn+0x50>)
 8001ac0:	f7ff fae4 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001ac4:	2108      	movs	r1, #8
 8001ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aca:	f7ff fadf 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	48000400 	.word	0x48000400

08001ad8 <setO>:
void setO(void){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001adc:	2102      	movs	r1, #2
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae2:	f7ff fae1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aec:	f7ff fadc 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001af8:	f7ff fad6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001afc:	2120      	movs	r1, #32
 8001afe:	480a      	ldr	r0, [pc, #40]	; (8001b28 <setO+0x50>)
 8001b00:	f7ff fad2 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001b04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b0c:	f7ff facc 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001b10:	2108      	movs	r1, #8
 8001b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b16:	f7ff fac7 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001b1a:	2110      	movs	r1, #16
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <setO+0x50>)
 8001b1e:	f7ff fab5 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	48000400 	.word	0x48000400

08001b2c <seto>:
void seto(void){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001b30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b38:	f7ff fab6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001b3c:	2120      	movs	r1, #32
 8001b3e:	480f      	ldr	r0, [pc, #60]	; (8001b7c <seto+0x50>)
 8001b40:	f7ff fab2 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001b44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4c:	f7ff faac 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001b50:	2110      	movs	r1, #16
 8001b52:	480a      	ldr	r0, [pc, #40]	; (8001b7c <seto+0x50>)
 8001b54:	f7ff faa8 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001b58:	2102      	movs	r1, #2
 8001b5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b5e:	f7ff fa95 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001b62:	2101      	movs	r1, #1
 8001b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b68:	f7ff fa90 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001b6c:	2108      	movs	r1, #8
 8001b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b72:	f7ff fa8b 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	48000400 	.word	0x48000400

08001b80 <setP>:
void setP(void){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001b84:	2102      	movs	r1, #2
 8001b86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b8a:	f7ff fa8d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001b8e:	2101      	movs	r1, #1
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b94:	f7ff fa88 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001b98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ba0:	f7ff fa82 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001ba4:	2108      	movs	r1, #8
 8001ba6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001baa:	f7ff fa7d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001bae:	2110      	movs	r1, #16
 8001bb0:	4807      	ldr	r0, [pc, #28]	; (8001bd0 <setP+0x50>)
 8001bb2:	f7ff fa79 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bbe:	f7ff fa65 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001bc2:	2120      	movs	r1, #32
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <setP+0x50>)
 8001bc6:	f7ff fa61 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	48000400 	.word	0x48000400

08001bd4 <setq>:
void setq(void){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001bd8:	2102      	movs	r1, #2
 8001bda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bde:	f7ff fa63 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001be2:	2101      	movs	r1, #1
 8001be4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be8:	f7ff fa5e 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001bec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf4:	f7ff fa58 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001bf8:	2108      	movs	r1, #8
 8001bfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bfe:	f7ff fa53 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001c02:	2110      	movs	r1, #16
 8001c04:	4807      	ldr	r0, [pc, #28]	; (8001c24 <setq+0x50>)
 8001c06:	f7ff fa4f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001c0a:	2120      	movs	r1, #32
 8001c0c:	4805      	ldr	r0, [pc, #20]	; (8001c24 <setq+0x50>)
 8001c0e:	f7ff fa3d 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001c12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c1a:	f7ff fa37 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	48000400 	.word	0x48000400

08001c28 <setr>:
void setr(void){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001c2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c34:	f7ff fa38 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001c38:	2110      	movs	r1, #16
 8001c3a:	480f      	ldr	r0, [pc, #60]	; (8001c78 <setr+0x50>)
 8001c3c:	f7ff fa34 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001c40:	2102      	movs	r1, #2
 8001c42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c46:	f7ff fa21 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c50:	f7ff fa1c 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001c54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c5c:	f7ff fa16 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001c60:	2120      	movs	r1, #32
 8001c62:	4805      	ldr	r0, [pc, #20]	; (8001c78 <setr+0x50>)
 8001c64:	f7ff fa12 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001c68:	2108      	movs	r1, #8
 8001c6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6e:	f7ff fa0d 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	48000400 	.word	0x48000400

08001c7c <setS>:
void setS(void){
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001c80:	2102      	movs	r1, #2
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c86:	f7ff fa0f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001c8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c92:	f7ff fa09 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001c96:	2120      	movs	r1, #32
 8001c98:	480c      	ldr	r0, [pc, #48]	; (8001ccc <setS+0x50>)
 8001c9a:	f7ff fa05 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001c9e:	2108      	movs	r1, #8
 8001ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca4:	f7ff fa00 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001ca8:	2110      	movs	r1, #16
 8001caa:	4808      	ldr	r0, [pc, #32]	; (8001ccc <setS+0x50>)
 8001cac:	f7ff f9fc 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cb6:	f7ff f9e9 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001cba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc2:	f7ff f9e3 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	48000400 	.word	0x48000400

08001cd0 <sett>:
void sett(void){
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001cd4:	2120      	movs	r1, #32
 8001cd6:	4812      	ldr	r0, [pc, #72]	; (8001d20 <sett+0x50>)
 8001cd8:	f7ff f9e6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001cdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ce0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce4:	f7ff f9e0 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001ce8:	2108      	movs	r1, #8
 8001cea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cee:	f7ff f9db 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001cf2:	2110      	movs	r1, #16
 8001cf4:	480a      	ldr	r0, [pc, #40]	; (8001d20 <sett+0x50>)
 8001cf6:	f7ff f9d7 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d00:	f7ff f9c4 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001d04:	2101      	movs	r1, #1
 8001d06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0a:	f7ff f9bf 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001d0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d16:	f7ff f9b9 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	48000400 	.word	0x48000400

08001d24 <setU>:
void setU(void){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001d28:	2101      	movs	r1, #1
 8001d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2e:	f7ff f9bb 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001d32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3a:	f7ff f9b5 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001d3e:	2120      	movs	r1, #32
 8001d40:	480c      	ldr	r0, [pc, #48]	; (8001d74 <setU+0x50>)
 8001d42:	f7ff f9b1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001d46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d4e:	f7ff f9ab 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001d52:	2108      	movs	r1, #8
 8001d54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d58:	f7ff f9a6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d62:	f7ff f993 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001d66:	2110      	movs	r1, #16
 8001d68:	4802      	ldr	r0, [pc, #8]	; (8001d74 <setU+0x50>)
 8001d6a:	f7ff f98f 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	48000400 	.word	0x48000400

08001d78 <setu>:
void setu(void){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001d7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d84:	f7ff f990 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001d88:	2120      	movs	r1, #32
 8001d8a:	480f      	ldr	r0, [pc, #60]	; (8001dc8 <setu+0x50>)
 8001d8c:	f7ff f98c 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001d90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d98:	f7ff f986 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001d9c:	2102      	movs	r1, #2
 8001d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da2:	f7ff f973 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001da6:	2101      	movs	r1, #1
 8001da8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dac:	f7ff f96e 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001db0:	2108      	movs	r1, #8
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db6:	f7ff f969 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001dba:	2110      	movs	r1, #16
 8001dbc:	4802      	ldr	r0, [pc, #8]	; (8001dc8 <setu+0x50>)
 8001dbe:	f7ff f965 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	48000400 	.word	0x48000400

08001dcc <sety>:
void sety(void){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dd6:	f7ff f967 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001dda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de2:	f7ff f961 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001de6:	2120      	movs	r1, #32
 8001de8:	480c      	ldr	r0, [pc, #48]	; (8001e1c <sety+0x50>)
 8001dea:	f7ff f95d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001dee:	2108      	movs	r1, #8
 8001df0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001df4:	f7ff f958 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001df8:	2110      	movs	r1, #16
 8001dfa:	4808      	ldr	r0, [pc, #32]	; (8001e1c <sety+0x50>)
 8001dfc:	f7ff f954 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001e00:	2102      	movs	r1, #2
 8001e02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e06:	f7ff f941 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001e0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e12:	f7ff f93b 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	48000400 	.word	0x48000400

08001e20 <setK>:


// Disgusting letters :D
void setK(void){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001e24:	2102      	movs	r1, #2
 8001e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e2a:	f7ff f93d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001e2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e36:	f7ff f937 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001e3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e42:	f7ff f931 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001e46:	2108      	movs	r1, #8
 8001e48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e4c:	f7ff f92c 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001e50:	2110      	movs	r1, #16
 8001e52:	4807      	ldr	r0, [pc, #28]	; (8001e70 <setK+0x50>)
 8001e54:	f7ff f928 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001e58:	2101      	movs	r1, #1
 8001e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5e:	f7ff f915 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8001e62:	2120      	movs	r1, #32
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <setK+0x50>)
 8001e66:	f7ff f911 	bl	800108c <LL_GPIO_SetOutputPin>

}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	48000400 	.word	0x48000400

08001e74 <setM>:
void setM(void){
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001e78:	2102      	movs	r1, #2
 8001e7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e7e:	f7ff f913 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001e82:	2101      	movs	r1, #1
 8001e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e88:	f7ff f90e 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001e8c:	2120      	movs	r1, #32
 8001e8e:	480b      	ldr	r0, [pc, #44]	; (8001ebc <setM+0x48>)
 8001e90:	f7ff f90a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001e94:	2108      	movs	r1, #8
 8001e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e9a:	f7ff f905 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001e9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ea2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ea6:	f7ff f8f1 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001eaa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb2:	f7ff f8eb 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	48000400 	.word	0x48000400

08001ec0 <setV>:
void setV(void){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eca:	f7ff f8ed 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001ece:	2120      	movs	r1, #32
 8001ed0:	480f      	ldr	r0, [pc, #60]	; (8001f10 <setV+0x50>)
 8001ed2:	f7ff f8e9 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001ed6:	2108      	movs	r1, #8
 8001ed8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001edc:	f7ff f8e4 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001ee0:	2102      	movs	r1, #2
 8001ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee6:	f7ff f8d1 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001eea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef2:	f7ff f8cb 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001ef6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001efa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001efe:	f7ff f8c5 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8001f02:	2110      	movs	r1, #16
 8001f04:	4802      	ldr	r0, [pc, #8]	; (8001f10 <setV+0x50>)
 8001f06:	f7ff f8c1 	bl	800108c <LL_GPIO_SetOutputPin>

}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	48000400 	.word	0x48000400

08001f14 <setW>:
void setW(void){
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001f18:	2101      	movs	r1, #1
 8001f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f1e:	f7ff f8c3 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8001f22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f2a:	f7ff f8bd 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001f2e:	2120      	movs	r1, #32
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <setW+0x50>)
 8001f32:	f7ff f8b9 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001f36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f3e:	f7ff f8b3 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8001f42:	2108      	movs	r1, #8
 8001f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f48:	f7ff f8ae 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001f4c:	2110      	movs	r1, #16
 8001f4e:	4805      	ldr	r0, [pc, #20]	; (8001f64 <setW+0x50>)
 8001f50:	f7ff f8aa 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8001f54:	2102      	movs	r1, #2
 8001f56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f5a:	f7ff f897 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	48000400 	.word	0x48000400

08001f68 <setX>:
void setX(void){
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f72:	f7ff f899 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001f76:	2120      	movs	r1, #32
 8001f78:	480f      	ldr	r0, [pc, #60]	; (8001fb8 <setX+0x50>)
 8001f7a:	f7ff f895 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001f7e:	2110      	movs	r1, #16
 8001f80:	480d      	ldr	r0, [pc, #52]	; (8001fb8 <setX+0x50>)
 8001f82:	f7ff f891 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8001f86:	2101      	movs	r1, #1
 8001f88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f8c:	f7ff f87e 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001f90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f98:	f7ff f878 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8001f9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fa0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fa4:	f7ff f872 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001fa8:	2108      	movs	r1, #8
 8001faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fae:	f7ff f86d 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	48000400 	.word	0x48000400

08001fbc <setZ>:
void setZ(void){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8001fc0:	2102      	movs	r1, #2
 8001fc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc6:	f7ff f86f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8001fca:	2101      	movs	r1, #1
 8001fcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fd0:	f7ff f86a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8001fd4:	2120      	movs	r1, #32
 8001fd6:	480d      	ldr	r0, [pc, #52]	; (800200c <setZ+0x50>)
 8001fd8:	f7ff f866 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8001fdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fe0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fe4:	f7ff f860 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8001fe8:	2110      	movs	r1, #16
 8001fea:	4808      	ldr	r0, [pc, #32]	; (800200c <setZ+0x50>)
 8001fec:	f7ff f85c 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8001ff0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ff4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ff8:	f7ff f848 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8001ffc:	2108      	movs	r1, #8
 8001ffe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002002:	f7ff f843 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	48000400 	.word	0x48000400

08002010 <setOne>:

// numbers
void setOne(void){
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8002014:	2101      	movs	r1, #1
 8002016:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201a:	f7ff f845 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800201e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002022:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002026:	f7ff f83f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 800202a:	2102      	movs	r1, #2
 800202c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002030:	f7ff f82c 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8002034:	2120      	movs	r1, #32
 8002036:	480a      	ldr	r0, [pc, #40]	; (8002060 <setOne+0x50>)
 8002038:	f7ff f828 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 800203c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002040:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002044:	f7ff f822 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8002048:	2108      	movs	r1, #8
 800204a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800204e:	f7ff f81d 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8002052:	2110      	movs	r1, #16
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <setOne+0x50>)
 8002056:	f7ff f819 	bl	800108c <LL_GPIO_SetOutputPin>
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	48000400 	.word	0x48000400

08002064 <setTwo>:
void setTwo(void){
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8002068:	2102      	movs	r1, #2
 800206a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800206e:	f7ff f81b 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8002072:	2101      	movs	r1, #1
 8002074:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002078:	f7ff f816 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800207c:	2120      	movs	r1, #32
 800207e:	480d      	ldr	r0, [pc, #52]	; (80020b4 <setTwo+0x50>)
 8002080:	f7ff f812 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8002084:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208c:	f7ff f80c 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8002090:	2110      	movs	r1, #16
 8002092:	4808      	ldr	r0, [pc, #32]	; (80020b4 <setTwo+0x50>)
 8002094:	f7ff f808 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8002098:	f44f 7180 	mov.w	r1, #256	; 0x100
 800209c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020a0:	f7fe fff4 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 80020a4:	2108      	movs	r1, #8
 80020a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020aa:	f7fe ffef 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	48000400 	.word	0x48000400

080020b8 <setThree>:
void setThree(void){
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80020bc:	2102      	movs	r1, #2
 80020be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020c2:	f7fe fff1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80020c6:	2101      	movs	r1, #1
 80020c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020cc:	f7fe ffec 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80020d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d8:	f7fe ffe6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80020dc:	2120      	movs	r1, #32
 80020de:	480a      	ldr	r0, [pc, #40]	; (8002108 <setThree+0x50>)
 80020e0:	f7fe ffe2 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80020e4:	2110      	movs	r1, #16
 80020e6:	4808      	ldr	r0, [pc, #32]	; (8002108 <setThree+0x50>)
 80020e8:	f7fe ffde 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 80020ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f4:	f7fe ffca 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 80020f8:	2108      	movs	r1, #8
 80020fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020fe:	f7fe ffc5 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	48000400 	.word	0x48000400

0800210c <setFour>:
void setFour(void){
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8002110:	2101      	movs	r1, #1
 8002112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002116:	f7fe ffc7 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800211a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800211e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002122:	f7fe ffc1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8002126:	2108      	movs	r1, #8
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f7fe ffbc 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 8002130:	2110      	movs	r1, #16
 8002132:	480a      	ldr	r0, [pc, #40]	; (800215c <setFour+0x50>)
 8002134:	f7fe ffb8 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8002138:	2102      	movs	r1, #2
 800213a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213e:	f7fe ffa5 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 8002142:	2120      	movs	r1, #32
 8002144:	4805      	ldr	r0, [pc, #20]	; (800215c <setFour+0x50>)
 8002146:	f7fe ffa1 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 800214a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800214e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002152:	f7fe ff9b 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	48000400 	.word	0x48000400

08002160 <setFive>:
void setFive(void){
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8002164:	2102      	movs	r1, #2
 8002166:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800216a:	f7fe ff9d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800216e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002172:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002176:	f7fe ff97 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800217a:	2120      	movs	r1, #32
 800217c:	480c      	ldr	r0, [pc, #48]	; (80021b0 <setFive+0x50>)
 800217e:	f7fe ff93 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8002182:	2108      	movs	r1, #8
 8002184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002188:	f7fe ff8e 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 800218c:	2110      	movs	r1, #16
 800218e:	4808      	ldr	r0, [pc, #32]	; (80021b0 <setFive+0x50>)
 8002190:	f7fe ff8a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 8002194:	2101      	movs	r1, #1
 8002196:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800219a:	f7fe ff77 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 800219e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a6:	f7fe ff71 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	48000400 	.word	0x48000400

080021b4 <setSix>:
void setSix(void){
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80021b8:	2102      	movs	r1, #2
 80021ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021be:	f7fe ff73 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80021c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ca:	f7fe ff6d 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80021ce:	2120      	movs	r1, #32
 80021d0:	480c      	ldr	r0, [pc, #48]	; (8002204 <setSix+0x50>)
 80021d2:	f7fe ff69 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 80021d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021de:	f7fe ff63 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80021e2:	2108      	movs	r1, #8
 80021e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021e8:	f7fe ff5e 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80021ec:	2110      	movs	r1, #16
 80021ee:	4805      	ldr	r0, [pc, #20]	; (8002204 <setSix+0x50>)
 80021f0:	f7fe ff5a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 80021f4:	2101      	movs	r1, #1
 80021f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021fa:	f7fe ff47 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	48000400 	.word	0x48000400

08002208 <setSeven>:
void setSeven(void){
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 800220c:	2102      	movs	r1, #2
 800220e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002212:	f7fe ff49 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8002216:	2101      	movs	r1, #1
 8002218:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800221c:	f7fe ff44 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8002220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002224:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002228:	f7fe ff3e 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentD_Pin);
 800222c:	2120      	movs	r1, #32
 800222e:	480a      	ldr	r0, [pc, #40]	; (8002258 <setSeven+0x50>)
 8002230:	f7fe ff2c 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8002234:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223c:	f7fe ff26 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8002240:	2108      	movs	r1, #8
 8002242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002246:	f7fe ff21 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800224a:	2110      	movs	r1, #16
 800224c:	4802      	ldr	r0, [pc, #8]	; (8002258 <setSeven+0x50>)
 800224e:	f7fe ff1d 	bl	800108c <LL_GPIO_SetOutputPin>
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	48000400 	.word	0x48000400

0800225c <setEight>:
void setEight(void){
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8002260:	2102      	movs	r1, #2
 8002262:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002266:	f7fe ff1f 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 800226a:	2101      	movs	r1, #1
 800226c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002270:	f7fe ff1a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 8002274:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227c:	f7fe ff14 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8002280:	2120      	movs	r1, #32
 8002282:	480a      	ldr	r0, [pc, #40]	; (80022ac <setEight+0x50>)
 8002284:	f7fe ff10 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8002288:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800228c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002290:	f7fe ff0a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 8002294:	2108      	movs	r1, #8
 8002296:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800229a:	f7fe ff05 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 800229e:	2110      	movs	r1, #16
 80022a0:	4802      	ldr	r0, [pc, #8]	; (80022ac <setEight+0x50>)
 80022a2:	f7fe ff01 	bl	80010a8 <LL_GPIO_ResetOutputPin>
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	48000400 	.word	0x48000400

080022b0 <setNine>:
void setNine(void){
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 80022b4:	2102      	movs	r1, #2
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ba:	f7fe fef5 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 80022be:	2101      	movs	r1, #1
 80022c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c4:	f7fe fef0 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 80022c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d0:	f7fe feea 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 80022d4:	2120      	movs	r1, #32
 80022d6:	480a      	ldr	r0, [pc, #40]	; (8002300 <setNine+0x50>)
 80022d8:	f7fe fee6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 80022dc:	2108      	movs	r1, #8
 80022de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e2:	f7fe fee1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80022e6:	2110      	movs	r1, #16
 80022e8:	4805      	ldr	r0, [pc, #20]	; (8002300 <setNine+0x50>)
 80022ea:	f7fe fedd 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 80022ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022f6:	f7fe fec9 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	48000400 	.word	0x48000400

08002304 <setZero>:
void setZero(void){
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOA, segmentA_Pin);
 8002308:	2102      	movs	r1, #2
 800230a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230e:	f7fe fecb 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin);
 8002312:	2101      	movs	r1, #1
 8002314:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002318:	f7fe fec6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentC_Pin);
 800231c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002324:	f7fe fec0 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 8002328:	2120      	movs	r1, #32
 800232a:	480a      	ldr	r0, [pc, #40]	; (8002354 <setZero+0x50>)
 800232c:	f7fe febc 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentE_Pin);
 8002330:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002334:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002338:	f7fe feb6 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, segmentF_Pin);
 800233c:	2108      	movs	r1, #8
 800233e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002342:	f7fe feb1 	bl	80010a8 <LL_GPIO_ResetOutputPin>
	//reset
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 8002346:	2110      	movs	r1, #16
 8002348:	4802      	ldr	r0, [pc, #8]	; (8002354 <setZero+0x50>)
 800234a:	f7fe fe9f 	bl	800108c <LL_GPIO_SetOutputPin>
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	48000400 	.word	0x48000400

08002358 <setLine>:

void setLine(void){
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentD_Pin);
 800235c:	2120      	movs	r1, #32
 800235e:	4814      	ldr	r0, [pc, #80]	; (80023b0 <setLine+0x58>)
 8002360:	f7fe fea2 	bl	80010a8 <LL_GPIO_ResetOutputPin>

	LL_GPIO_SetOutputPin(GPIOA, segmentA_Pin);
 8002364:	2102      	movs	r1, #2
 8002366:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800236a:	f7fe fe8f 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentB_Pin);
 800236e:	2101      	movs	r1, #1
 8002370:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002374:	f7fe fe8a 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentC_Pin);
 8002378:	f44f 7180 	mov.w	r1, #256	; 0x100
 800237c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002380:	f7fe fe84 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentE_Pin);
 8002384:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002388:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800238c:	f7fe fe7e 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, segmentF_Pin);
 8002390:	2108      	movs	r1, #8
 8002392:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002396:	f7fe fe79 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentG_Pin);
 800239a:	2110      	movs	r1, #16
 800239c:	4804      	ldr	r0, [pc, #16]	; (80023b0 <setLine+0x58>)
 800239e:	f7fe fe75 	bl	800108c <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOB, segmentDP_Pin);
 80023a2:	2102      	movs	r1, #2
 80023a4:	4802      	ldr	r0, [pc, #8]	; (80023b0 <setLine+0x58>)
 80023a6:	f7fe fe71 	bl	800108c <LL_GPIO_SetOutputPin>
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	48000400 	.word	0x48000400

080023b4 <setDot>:
// and dot to end
void setDot(void){
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentDP_Pin);
 80023b8:	2102      	movs	r1, #2
 80023ba:	4802      	ldr	r0, [pc, #8]	; (80023c4 <setDot+0x10>)
 80023bc:	f7fe fe74 	bl	80010a8 <LL_GPIO_ResetOutputPin>
}
 80023c0:	bf00      	nop
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	48000400 	.word	0x48000400

080023c8 <setDash>:

void setDash(void){
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOB, segmentG_Pin);
 80023cc:	2110      	movs	r1, #16
 80023ce:	4802      	ldr	r0, [pc, #8]	; (80023d8 <setDash+0x10>)
 80023d0:	f7fe fe6a 	bl	80010a8 <LL_GPIO_ResetOutputPin>
}
 80023d4:	bf00      	nop
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	48000400 	.word	0x48000400

080023dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023e0:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <__NVIC_GetPriorityGrouping+0x18>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	0a1b      	lsrs	r3, r3, #8
 80023e6:	f003 0307 	and.w	r3, r3, #7
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002406:	2b00      	cmp	r3, #0
 8002408:	db0b      	blt.n	8002422 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	f003 021f 	and.w	r2, r3, #31
 8002410:	4907      	ldr	r1, [pc, #28]	; (8002430 <__NVIC_EnableIRQ+0x38>)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	095b      	lsrs	r3, r3, #5
 8002418:	2001      	movs	r0, #1
 800241a:	fa00 f202 	lsl.w	r2, r0, r2
 800241e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000e100 	.word	0xe000e100

08002434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002444:	2b00      	cmp	r3, #0
 8002446:	db0a      	blt.n	800245e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	b2da      	uxtb	r2, r3
 800244c:	490c      	ldr	r1, [pc, #48]	; (8002480 <__NVIC_SetPriority+0x4c>)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	0112      	lsls	r2, r2, #4
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	440b      	add	r3, r1
 8002458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800245c:	e00a      	b.n	8002474 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	b2da      	uxtb	r2, r3
 8002462:	4908      	ldr	r1, [pc, #32]	; (8002484 <__NVIC_SetPriority+0x50>)
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	3b04      	subs	r3, #4
 800246c:	0112      	lsls	r2, r2, #4
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	440b      	add	r3, r1
 8002472:	761a      	strb	r2, [r3, #24]
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000e100 	.word	0xe000e100
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002488:	b480      	push	{r7}
 800248a:	b089      	sub	sp, #36	; 0x24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f1c3 0307 	rsb	r3, r3, #7
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	bf28      	it	cs
 80024a6:	2304      	movcs	r3, #4
 80024a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	3304      	adds	r3, #4
 80024ae:	2b06      	cmp	r3, #6
 80024b0:	d902      	bls.n	80024b8 <NVIC_EncodePriority+0x30>
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	3b03      	subs	r3, #3
 80024b6:	e000      	b.n	80024ba <NVIC_EncodePriority+0x32>
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024bc:	f04f 32ff 	mov.w	r2, #4294967295
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43da      	mvns	r2, r3
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	401a      	ands	r2, r3
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024d0:	f04f 31ff 	mov.w	r1, #4294967295
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	43d9      	mvns	r1, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e0:	4313      	orrs	r3, r2
         );
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3724      	adds	r7, #36	; 0x24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
	...

080024f0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80024f8:	4b08      	ldr	r3, [pc, #32]	; (800251c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	4907      	ldr	r1, [pc, #28]	; (800251c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4313      	orrs	r3, r2
 8002502:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002506:	695a      	ldr	r2, [r3, #20]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4013      	ands	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800250e:	68fb      	ldr	r3, [r7, #12]
}
 8002510:	bf00      	nop
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	40021000 	.word	0x40021000

08002520 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800252a:	4a13      	ldr	r2, [pc, #76]	; (8002578 <LL_SYSCFG_SetEXTISource+0x58>)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	b2db      	uxtb	r3, r3
 8002530:	3302      	adds	r3, #2
 8002532:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	0c1b      	lsrs	r3, r3, #16
 800253a:	43db      	mvns	r3, r3
 800253c:	ea02 0103 	and.w	r1, r2, r3
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	0c1b      	lsrs	r3, r3, #16
 8002544:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	fa93 f3a3 	rbit	r3, r3
 800254c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	fab3 f383 	clz	r3, r3
 8002554:	b2db      	uxtb	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	fa03 f202 	lsl.w	r2, r3, r2
 800255e:	4806      	ldr	r0, [pc, #24]	; (8002578 <LL_SYSCFG_SetEXTISource+0x58>)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	b2db      	uxtb	r3, r3
 8002564:	430a      	orrs	r2, r1
 8002566:	3302      	adds	r3, #2
 8002568:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	40010000 	.word	0x40010000

0800257c <LL_GPIO_SetPinMode>:
{
 800257c:	b480      	push	{r7}
 800257e:	b089      	sub	sp, #36	; 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	fa93 f3a3 	rbit	r3, r3
 8002596:	613b      	str	r3, [r7, #16]
  return result;
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	fab3 f383 	clz	r3, r3
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	2103      	movs	r1, #3
 80025a4:	fa01 f303 	lsl.w	r3, r1, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	401a      	ands	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	fa93 f3a3 	rbit	r3, r3
 80025b6:	61bb      	str	r3, [r7, #24]
  return result;
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	fab3 f383 	clz	r3, r3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	fa01 f303 	lsl.w	r3, r1, r3
 80025c8:	431a      	orrs	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	601a      	str	r2, [r3, #0]
}
 80025ce:	bf00      	nop
 80025d0:	3724      	adds	r7, #36	; 0x24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <LL_GPIO_SetPinPull>:
{
 80025da:	b480      	push	{r7}
 80025dc:	b089      	sub	sp, #36	; 0x24
 80025de:	af00      	add	r7, sp, #0
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	fa93 f3a3 	rbit	r3, r3
 80025f4:	613b      	str	r3, [r7, #16]
  return result;
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2103      	movs	r1, #3
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	401a      	ands	r2, r3
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	fa93 f3a3 	rbit	r3, r3
 8002614:	61bb      	str	r3, [r7, #24]
  return result;
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	fab3 f383 	clz	r3, r3
 800261c:	b2db      	uxtb	r3, r3
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	431a      	orrs	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	60da      	str	r2, [r3, #12]
}
 800262c:	bf00      	nop
 800262e:	3724      	adds	r7, #36	; 0x24
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <LL_GPIO_ResetOutputPin>:
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	; 0x28
 8002658:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800265a:	f107 031c 	add.w	r3, r7, #28
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002666:	1d3b      	adds	r3, r7, #4
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	611a      	str	r2, [r3, #16]
 8002674:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8002676:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800267a:	f7ff ff39 	bl	80024f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800267e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002682:	f7ff ff35 	bl	80024f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002686:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800268a:	f7ff ff31 	bl	80024f0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, segmentB_Pin|segmentA_Pin|digit4_Pin|segmentF_Pin
 800268e:	f641 119f 	movw	r1, #6559	; 0x199f
 8002692:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002696:	f7ff ffcf 	bl	8002638 <LL_GPIO_ResetOutputPin>
                          |digit2_Pin|digitTime_Pin|segmentC_Pin|segmentE_Pin
                          |digit3_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, digit1_Pin|segmentDP_Pin|segmentG_Pin|segmentD_Pin);
 800269a:	2133      	movs	r1, #51	; 0x33
 800269c:	482b      	ldr	r0, [pc, #172]	; (800274c <MX_GPIO_Init+0xf8>)
 800269e:	f7ff ffcb 	bl	8002638 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = segmentB_Pin|segmentA_Pin|digit4_Pin|segmentF_Pin
 80026a2:	f641 139f 	movw	r3, #6559	; 0x199f
 80026a6:	607b      	str	r3, [r7, #4]
                          |digit2_Pin|digitTime_Pin|segmentC_Pin|segmentE_Pin
                          |digit3_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026a8:	2301      	movs	r3, #1
 80026aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80026ac:	2300      	movs	r3, #0
 80026ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	4619      	mov	r1, r3
 80026bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026c0:	f001 fd80 	bl	80041c4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = digit1_Pin|segmentDP_Pin|segmentG_Pin|segmentD_Pin;
 80026c4:	2333      	movs	r3, #51	; 0x33
 80026c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026c8:	2301      	movs	r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	4619      	mov	r1, r3
 80026dc:	481b      	ldr	r0, [pc, #108]	; (800274c <MX_GPIO_Init+0xf8>)
 80026de:	f001 fd71 	bl	80041c4 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 80026e2:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 80026e6:	2001      	movs	r0, #1
 80026e8:	f7ff ff1a 	bl	8002520 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(button_GPIO_Port, button_Pin, LL_GPIO_PULL_UP);
 80026ec:	2201      	movs	r2, #1
 80026ee:	2108      	movs	r1, #8
 80026f0:	4816      	ldr	r0, [pc, #88]	; (800274c <MX_GPIO_Init+0xf8>)
 80026f2:	f7ff ff72 	bl	80025da <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(button_GPIO_Port, button_Pin, LL_GPIO_MODE_INPUT);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2108      	movs	r1, #8
 80026fa:	4814      	ldr	r0, [pc, #80]	; (800274c <MX_GPIO_Init+0xf8>)
 80026fc:	f7ff ff3e 	bl	800257c <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 8002700:	2308      	movs	r3, #8
 8002702:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8002704:	2300      	movs	r3, #0
 8002706:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002708:	2301      	movs	r3, #1
 800270a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800270e:	2300      	movs	r3, #0
 8002710:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002714:	2301      	movs	r3, #1
 8002716:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800271a:	f107 031c 	add.w	r3, r7, #28
 800271e:	4618      	mov	r0, r3
 8002720:	f001 fb58 	bl	8003dd4 <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002724:	f7ff fe5a 	bl	80023dc <__NVIC_GetPriorityGrouping>
 8002728:	4603      	mov	r3, r0
 800272a:	2200      	movs	r2, #0
 800272c:	2100      	movs	r1, #0
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff feaa 	bl	8002488 <NVIC_EncodePriority>
 8002734:	4603      	mov	r3, r0
 8002736:	4619      	mov	r1, r3
 8002738:	2009      	movs	r0, #9
 800273a:	f7ff fe7b 	bl	8002434 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI3_IRQn);
 800273e:	2009      	movs	r0, #9
 8002740:	f7ff fe5a 	bl	80023f8 <__NVIC_EnableIRQ>

}
 8002744:	bf00      	nop
 8002746:	3728      	adds	r7, #40	; 0x28
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	48000400 	.word	0x48000400

08002750 <__NVIC_GetPriorityGrouping>:
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002754:	4b04      	ldr	r3, [pc, #16]	; (8002768 <__NVIC_GetPriorityGrouping+0x18>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	f003 0307 	and.w	r3, r3, #7
}
 800275e:	4618      	mov	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <__NVIC_EnableIRQ>:
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	2b00      	cmp	r3, #0
 800277c:	db0b      	blt.n	8002796 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	f003 021f 	and.w	r2, r3, #31
 8002784:	4907      	ldr	r1, [pc, #28]	; (80027a4 <__NVIC_EnableIRQ+0x38>)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	2001      	movs	r0, #1
 800278e:	fa00 f202 	lsl.w	r2, r0, r2
 8002792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000e100 	.word	0xe000e100

080027a8 <__NVIC_SetPriority>:
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	6039      	str	r1, [r7, #0]
 80027b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	db0a      	blt.n	80027d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	490c      	ldr	r1, [pc, #48]	; (80027f4 <__NVIC_SetPriority+0x4c>)
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	0112      	lsls	r2, r2, #4
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	440b      	add	r3, r1
 80027cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80027d0:	e00a      	b.n	80027e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	4908      	ldr	r1, [pc, #32]	; (80027f8 <__NVIC_SetPriority+0x50>)
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	3b04      	subs	r3, #4
 80027e0:	0112      	lsls	r2, r2, #4
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	440b      	add	r3, r1
 80027e6:	761a      	strb	r2, [r3, #24]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000e100 	.word	0xe000e100
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <NVIC_EncodePriority>:
{
 80027fc:	b480      	push	{r7}
 80027fe:	b089      	sub	sp, #36	; 0x24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f1c3 0307 	rsb	r3, r3, #7
 8002816:	2b04      	cmp	r3, #4
 8002818:	bf28      	it	cs
 800281a:	2304      	movcs	r3, #4
 800281c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	3304      	adds	r3, #4
 8002822:	2b06      	cmp	r3, #6
 8002824:	d902      	bls.n	800282c <NVIC_EncodePriority+0x30>
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	3b03      	subs	r3, #3
 800282a:	e000      	b.n	800282e <NVIC_EncodePriority+0x32>
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002830:	f04f 32ff 	mov.w	r2, #4294967295
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	401a      	ands	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002844:	f04f 31ff 	mov.w	r1, #4294967295
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	fa01 f303 	lsl.w	r3, r1, r3
 800284e:	43d9      	mvns	r1, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002854:	4313      	orrs	r3, r2
}
 8002856:	4618      	mov	r0, r3
 8002858:	3724      	adds	r7, #36	; 0x24
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f043 0201 	orr.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	601a      	str	r2, [r3, #0]
}
 8002876:	bf00      	nop
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	601a      	str	r2, [r3, #0]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80028a2:	b480      	push	{r7}
 80028a4:	b083      	sub	sp, #12
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	601a      	str	r2, [r3, #0]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b085      	sub	sp, #20
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	60f8      	str	r0, [r7, #12]
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80028d6:	f023 0306 	bic.w	r3, r3, #6
 80028da:	68b9      	ldr	r1, [r7, #8]
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	430a      	orrs	r2, r1
 80028e0:	431a      	orrs	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	60da      	str	r2, [r3, #12]
}
 80028e6:	bf00      	nop
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	60da      	str	r2, [r3, #12]
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <LL_I2C_EnableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f043 0204 	orr.w	r2, r3, #4
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	601a      	str	r2, [r3, #0]
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <LL_I2C_DisableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 0204 	bic.w	r2, r3, #4
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	601a      	str	r2, [r3, #0]
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b02      	cmp	r3, #2
 8002964:	d101      	bne.n	800296a <LL_I2C_IsActiveFlag_TXIS+0x18>
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <LL_I2C_IsActiveFlag_TXIS+0x1a>
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b04      	cmp	r3, #4
 800298a:	d101      	bne.n	8002990 <LL_I2C_IsActiveFlag_RXNE+0x18>
 800298c:	2301      	movs	r3, #1
 800298e:	e000      	b.n	8002992 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
{
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f003 0320 	and.w	r3, r3, #32
 80029ae:	2b20      	cmp	r3, #32
 80029b0:	d101      	bne.n	80029b6 <LL_I2C_IsActiveFlag_STOP+0x18>
 80029b2:	2301      	movs	r3, #1
 80029b4:	e000      	b.n	80029b8 <LL_I2C_IsActiveFlag_STOP+0x1a>
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	f043 0220 	orr.w	r2, r3, #32
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	61da      	str	r2, [r3, #28]
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	605a      	str	r2, [r3, #4]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
 8002a10:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	0d5b      	lsrs	r3, r3, #21
 8002a1a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <LL_I2C_HandleTransfer+0x48>)
 8002a20:	430b      	orrs	r3, r1
 8002a22:	43db      	mvns	r3, r3
 8002a24:	401a      	ands	r2, r3
 8002a26:	68b9      	ldr	r1, [r7, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4319      	orrs	r1, r3
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	041b      	lsls	r3, r3, #16
 8002a30:	4319      	orrs	r1, r3
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	4319      	orrs	r1, r3
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	03ff7bff 	.word	0x03ff7bff

08002a50 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	b2db      	uxtb	r3, r3
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	460b      	mov	r3, r1
 8002a74:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8002a76:	78fa      	ldrb	r2, [r7, #3]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <LL_AHB1_GRP1_EnableClock>:
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002a90:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002a92:	695a      	ldr	r2, [r3, #20]
 8002a94:	4907      	ldr	r1, [pc, #28]	; (8002ab4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002a9c:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002a9e:	695a      	ldr	r2, [r3, #20]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002ac0:	4b08      	ldr	r3, [pc, #32]	; (8002ae4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ac2:	69da      	ldr	r2, [r3, #28]
 8002ac4:	4907      	ldr	r1, [pc, #28]	; (8002ae4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002acc:	4b05      	ldr	r3, [pc, #20]	; (8002ae4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ace:	69da      	ldr	r2, [r3, #28]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
}
 8002ad8:	bf00      	nop
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	40021000 	.word	0x40021000

08002ae8 <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08e      	sub	sp, #56	; 0x38
 8002aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	605a      	str	r2, [r3, #4]
 8002af8:	609a      	str	r2, [r3, #8]
 8002afa:	60da      	str	r2, [r3, #12]
 8002afc:	611a      	str	r2, [r3, #16]
 8002afe:	615a      	str	r2, [r3, #20]
 8002b00:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
 8002b0e:	611a      	str	r2, [r3, #16]
 8002b10:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002b12:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002b16:	f7ff ffb7 	bl	8002a88 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002b1a:	23c0      	movs	r3, #192	; 0xc0
 8002b1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002b22:	2303      	movs	r3, #3
 8002b24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8002b26:	2301      	movs	r3, #1
 8002b28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8002b2e:	2304      	movs	r3, #4
 8002b30:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b32:	1d3b      	adds	r3, r7, #4
 8002b34:	4619      	mov	r1, r3
 8002b36:	4821      	ldr	r0, [pc, #132]	; (8002bbc <MX_I2C1_Init+0xd4>)
 8002b38:	f001 fb44 	bl	80041c4 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8002b3c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002b40:	f7ff ffba 	bl	8002ab8 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8002b44:	f7ff fe04 	bl	8002750 <__NVIC_GetPriorityGrouping>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	2102      	movs	r1, #2
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff fe54 	bl	80027fc <NVIC_EncodePriority>
 8002b54:	4603      	mov	r3, r0
 8002b56:	4619      	mov	r1, r3
 8002b58:	201f      	movs	r0, #31
 8002b5a:	f7ff fe25 	bl	80027a8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002b5e:	201f      	movs	r0, #31
 8002b60:	f7ff fe04 	bl	800276c <__NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8002b64:	4816      	ldr	r0, [pc, #88]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002b66:	f7ff ff3d 	bl	80029e4 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 8002b6a:	4815      	ldr	r0, [pc, #84]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002b6c:	f7ff fec1 	bl	80028f2 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8002b70:	4813      	ldr	r0, [pc, #76]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002b72:	f7ff fe96 	bl	80028a2 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8002b76:	4812      	ldr	r0, [pc, #72]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002b78:	f7ff fe83 	bl	8002882 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 8002b80:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <MX_I2C1_Init+0xdc>)
 8002b82:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8002b84:	2300      	movs	r3, #0
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 2;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8002b94:	2300      	movs	r3, #0
 8002b96:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8002b98:	f107 031c 	add.w	r3, r7, #28
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4808      	ldr	r0, [pc, #32]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002ba0:	f001 fc23 	bl	80043ea <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	4805      	ldr	r0, [pc, #20]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002baa:	f7ff fe8a 	bl	80028c2 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 8002bae:	4804      	ldr	r0, [pc, #16]	; (8002bc0 <MX_I2C1_Init+0xd8>)
 8002bb0:	f7ff fe57 	bl	8002862 <LL_I2C_Enable>
  /* USER CODE END I2C1_Init 2 */

}
 8002bb4:	bf00      	nop
 8002bb6:	3738      	adds	r7, #56	; 0x38
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	48000400 	.word	0x48000400
 8002bc0:	40005400 	.word	0x40005400
 8002bc4:	2000090e 	.word	0x2000090e

08002bc8 <i2c_master_write>:

/* USER CODE BEGIN 1 */
void i2c_master_write(uint8_t data, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 8002bc8:	b590      	push	{r4, r7, lr}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af02      	add	r7, sp, #8
 8002bce:	4604      	mov	r4, r0
 8002bd0:	4608      	mov	r0, r1
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	4623      	mov	r3, r4
 8002bd8:	71fb      	strb	r3, [r7, #7]
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71bb      	strb	r3, [r7, #6]
 8002bde:	460b      	mov	r3, r1
 8002be0:	717b      	strb	r3, [r7, #5]
 8002be2:	4613      	mov	r3, r2
 8002be4:	713b      	strb	r3, [r7, #4]
	if(read_flag)
 8002be6:	793b      	ldrb	r3, [r7, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <i2c_master_write+0x2c>
	{
		register_addr |= (1 << 7);
 8002bec:	79bb      	ldrb	r3, [r7, #6]
 8002bee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002bf2:	71bb      	strb	r3, [r7, #6]
	}

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8002bf4:	7979      	ldrb	r1, [r7, #5]
 8002bf6:	4b14      	ldr	r3, [pc, #80]	; (8002c48 <i2c_master_write+0x80>)
 8002bf8:	9301      	str	r3, [sp, #4]
 8002bfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	2302      	movs	r3, #2
 8002c02:	2200      	movs	r2, #0
 8002c04:	4811      	ldr	r0, [pc, #68]	; (8002c4c <i2c_master_write+0x84>)
 8002c06:	f7ff fefd 	bl	8002a04 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 8002c0a:	79bb      	ldrb	r3, [r7, #6]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	480f      	ldr	r0, [pc, #60]	; (8002c4c <i2c_master_write+0x84>)
 8002c10:	f7ff ff2b 	bl	8002a6a <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8002c14:	e00a      	b.n	8002c2c <i2c_master_write+0x64>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8002c16:	480d      	ldr	r0, [pc, #52]	; (8002c4c <i2c_master_write+0x84>)
 8002c18:	f7ff fe9b 	bl	8002952 <LL_I2C_IsActiveFlag_TXIS>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d004      	beq.n	8002c2c <i2c_master_write+0x64>
		{
			LL_I2C_TransmitData8(I2C1, data);
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	4619      	mov	r1, r3
 8002c26:	4809      	ldr	r0, [pc, #36]	; (8002c4c <i2c_master_write+0x84>)
 8002c28:	f7ff ff1f 	bl	8002a6a <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8002c2c:	4807      	ldr	r0, [pc, #28]	; (8002c4c <i2c_master_write+0x84>)
 8002c2e:	f7ff feb6 	bl	800299e <LL_I2C_IsActiveFlag_STOP>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0ee      	beq.n	8002c16 <i2c_master_write+0x4e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8002c38:	4804      	ldr	r0, [pc, #16]	; (8002c4c <i2c_master_write+0x84>)
 8002c3a:	f7ff fec3 	bl	80029c4 <LL_I2C_ClearFlag_STOP>
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd90      	pop	{r4, r7, pc}
 8002c46:	bf00      	nop
 8002c48:	80002000 	.word	0x80002000
 8002c4c:	40005400 	.word	0x40005400

08002c50 <i2c_master_read>:


uint8_t* i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af02      	add	r7, sp, #8
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	4608      	mov	r0, r1
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	4603      	mov	r3, r0
 8002c60:	70fb      	strb	r3, [r7, #3]
 8002c62:	460b      	mov	r3, r1
 8002c64:	70bb      	strb	r3, [r7, #2]
 8002c66:	4613      	mov	r3, r2
 8002c68:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 8002c6a:	4a30      	ldr	r2, [pc, #192]	; (8002d2c <i2c_master_read+0xdc>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6013      	str	r3, [r2, #0]

	if(read_flag)
 8002c70:	7c3b      	ldrb	r3, [r7, #16]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <i2c_master_read+0x2e>
	{
		register_addr |= (1 << 7);
 8002c76:	78bb      	ldrb	r3, [r7, #2]
 8002c78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c7c:	70bb      	strb	r3, [r7, #2]
	}

	end_of_read_flag = 0;
 8002c7e:	4b2c      	ldr	r3, [pc, #176]	; (8002d30 <i2c_master_read+0xe0>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]

	LL_I2C_EnableIT_RX(I2C1);
 8002c84:	482b      	ldr	r0, [pc, #172]	; (8002d34 <i2c_master_read+0xe4>)
 8002c86:	f7ff fe44 	bl	8002912 <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8002c8a:	7879      	ldrb	r1, [r7, #1]
 8002c8c:	4b2a      	ldr	r3, [pc, #168]	; (8002d38 <i2c_master_read+0xe8>)
 8002c8e:	9301      	str	r3, [sp, #4]
 8002c90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	2301      	movs	r3, #1
 8002c98:	2200      	movs	r2, #0
 8002c9a:	4826      	ldr	r0, [pc, #152]	; (8002d34 <i2c_master_read+0xe4>)
 8002c9c:	f7ff feb2 	bl	8002a04 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8002ca0:	e00a      	b.n	8002cb8 <i2c_master_read+0x68>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8002ca2:	4824      	ldr	r0, [pc, #144]	; (8002d34 <i2c_master_read+0xe4>)
 8002ca4:	f7ff fe55 	bl	8002952 <LL_I2C_IsActiveFlag_TXIS>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d004      	beq.n	8002cb8 <i2c_master_read+0x68>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 8002cae:	78bb      	ldrb	r3, [r7, #2]
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4820      	ldr	r0, [pc, #128]	; (8002d34 <i2c_master_read+0xe4>)
 8002cb4:	f7ff fed9 	bl	8002a6a <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8002cb8:	481e      	ldr	r0, [pc, #120]	; (8002d34 <i2c_master_read+0xe4>)
 8002cba:	f7ff fe70 	bl	800299e <LL_I2C_IsActiveFlag_STOP>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0ee      	beq.n	8002ca2 <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8002cc4:	481b      	ldr	r0, [pc, #108]	; (8002d34 <i2c_master_read+0xe4>)
 8002cc6:	f7ff fe7d 	bl	80029c4 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 8002cca:	bf00      	nop
 8002ccc:	4819      	ldr	r0, [pc, #100]	; (8002d34 <i2c_master_read+0xe4>)
 8002cce:	f7ff fe66 	bl	800299e <LL_I2C_IsActiveFlag_STOP>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1f9      	bne.n	8002ccc <i2c_master_read+0x7c>

	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 8002cd8:	7879      	ldrb	r1, [r7, #1]
 8002cda:	78fb      	ldrb	r3, [r7, #3]
 8002cdc:	4a17      	ldr	r2, [pc, #92]	; (8002d3c <i2c_master_read+0xec>)
 8002cde:	9201      	str	r2, [sp, #4]
 8002ce0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ce4:	9200      	str	r2, [sp, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	4812      	ldr	r0, [pc, #72]	; (8002d34 <i2c_master_read+0xe4>)
 8002cea:	f7ff fe8b 	bl	8002a04 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 8002cee:	bf00      	nop
 8002cf0:	4810      	ldr	r0, [pc, #64]	; (8002d34 <i2c_master_read+0xe4>)
 8002cf2:	f7ff fe54 	bl	800299e <LL_I2C_IsActiveFlag_STOP>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0f9      	beq.n	8002cf0 <i2c_master_read+0xa0>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 8002cfc:	480d      	ldr	r0, [pc, #52]	; (8002d34 <i2c_master_read+0xe4>)
 8002cfe:	f7ff fe61 	bl	80029c4 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 8002d02:	480c      	ldr	r0, [pc, #48]	; (8002d34 <i2c_master_read+0xe4>)
 8002d04:	f7ff fe15 	bl	8002932 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 8002d08:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <i2c_master_read+0xe4>)
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	4a09      	ldr	r2, [pc, #36]	; (8002d34 <i2c_master_read+0xe4>)
 8002d0e:	f043 0310 	orr.w	r3, r3, #16
 8002d12:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 8002d14:	4b0a      	ldr	r3, [pc, #40]	; (8002d40 <i2c_master_read+0xf0>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 8002d1a:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <i2c_master_read+0xe0>)
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 8002d20:	4b02      	ldr	r3, [pc, #8]	; (8002d2c <i2c_master_read+0xdc>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	200000b0 	.word	0x200000b0
 8002d30:	20000091 	.word	0x20000091
 8002d34:	40005400 	.word	0x40005400
 8002d38:	80002000 	.word	0x80002000
 8002d3c:	80002400 	.word	0x80002400
 8002d40:	20000092 	.word	0x20000092

08002d44 <I2C1_EV_IRQHandler>:
	(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
	end_of_read_flag = 0;
}

void I2C1_EV_IRQHandler(void)
{
 8002d44:	b598      	push	{r3, r4, r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
  /* Check RXNE flag value in ISR register */
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8002d48:	4812      	ldr	r0, [pc, #72]	; (8002d94 <I2C1_EV_IRQHandler+0x50>)
 8002d4a:	f7ff fe15 	bl	8002978 <LL_I2C_IsActiveFlag_RXNE>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d01c      	beq.n	8002d8e <I2C1_EV_IRQHandler+0x4a>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 8002d54:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <I2C1_EV_IRQHandler+0x54>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	4b10      	ldr	r3, [pc, #64]	; (8002d9c <I2C1_EV_IRQHandler+0x58>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	1c59      	adds	r1, r3, #1
 8002d60:	b2c8      	uxtb	r0, r1
 8002d62:	490e      	ldr	r1, [pc, #56]	; (8002d9c <I2C1_EV_IRQHandler+0x58>)
 8002d64:	7008      	strb	r0, [r1, #0]
 8002d66:	18d4      	adds	r4, r2, r3
 8002d68:	480a      	ldr	r0, [pc, #40]	; (8002d94 <I2C1_EV_IRQHandler+0x50>)
 8002d6a:	f7ff fe71 	bl	8002a50 <LL_I2C_ReceiveData8>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <I2C1_EV_IRQHandler+0x58>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b13      	cmp	r3, #19
 8002d7a:	d903      	bls.n	8002d84 <I2C1_EV_IRQHandler+0x40>
 8002d7c:	4b07      	ldr	r3, [pc, #28]	; (8002d9c <I2C1_EV_IRQHandler+0x58>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	701a      	strb	r2, [r3, #0]
 8002d82:	e001      	b.n	8002d88 <I2C1_EV_IRQHandler+0x44>
 8002d84:	4b05      	ldr	r3, [pc, #20]	; (8002d9c <I2C1_EV_IRQHandler+0x58>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
		end_of_read_flag = 0;
 8002d88:	4b05      	ldr	r3, [pc, #20]	; (8002da0 <I2C1_EV_IRQHandler+0x5c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002d8e:	bf00      	nop
 8002d90:	bd98      	pop	{r3, r4, r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40005400 	.word	0x40005400
 8002d98:	200000b0 	.word	0x200000b0
 8002d9c:	20000092 	.word	0x20000092
 8002da0:	20000091 	.word	0x20000091

08002da4 <__NVIC_SetPriorityGrouping>:
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db4:	4b0c      	ldr	r3, [pc, #48]	; (8002de8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dd6:	4a04      	ldr	r2, [pc, #16]	; (8002de8 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	60d3      	str	r3, [r2, #12]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <LL_RCC_HSI_Enable+0x1c>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a04      	ldr	r2, [pc, #16]	; (8002e08 <LL_RCC_HSI_Enable+0x1c>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6013      	str	r3, [r2, #0]
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40021000 	.word	0x40021000

08002e0c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <LL_RCC_HSI_IsReady+0x20>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	40021000 	.word	0x40021000

08002e30 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8002e38:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4904      	ldr	r1, [pc, #16]	; (8002e58 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	600b      	str	r3, [r1, #0]
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	40021000 	.word	0x40021000

08002e5c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002e64:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <LL_RCC_SetSysClkSource+0x24>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f023 0203 	bic.w	r2, r3, #3
 8002e6c:	4904      	ldr	r1, [pc, #16]	; (8002e80 <LL_RCC_SetSysClkSource+0x24>)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	40021000 	.word	0x40021000

08002e84 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002e88:	4b04      	ldr	r3, [pc, #16]	; (8002e9c <LL_RCC_GetSysClkSource+0x18>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40021000 	.word	0x40021000

08002ea0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002ea8:	4b06      	ldr	r3, [pc, #24]	; (8002ec4 <LL_RCC_SetAHBPrescaler+0x24>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002eb0:	4904      	ldr	r1, [pc, #16]	; (8002ec4 <LL_RCC_SetAHBPrescaler+0x24>)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	604b      	str	r3, [r1, #4]
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	40021000 	.word	0x40021000

08002ec8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002ed0:	4b06      	ldr	r3, [pc, #24]	; (8002eec <LL_RCC_SetAPB1Prescaler+0x24>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ed8:	4904      	ldr	r1, [pc, #16]	; (8002eec <LL_RCC_SetAPB1Prescaler+0x24>)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	40021000 	.word	0x40021000

08002ef0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002ef8:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f00:	4904      	ldr	r1, [pc, #16]	; (8002f14 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	604b      	str	r3, [r1, #4]
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	40021000 	.word	0x40021000

08002f18 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <LL_RCC_SetI2CClockSource+0x2c>)
 8002f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	0e1b      	lsrs	r3, r3, #24
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	401a      	ands	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002f32:	4904      	ldr	r1, [pc, #16]	; (8002f44 <LL_RCC_SetI2CClockSource+0x2c>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	630b      	str	r3, [r1, #48]	; 0x30
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	40021000 	.word	0x40021000

08002f48 <LL_APB1_GRP1_EnableClock>:
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002f50:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f52:	69da      	ldr	r2, [r3, #28]
 8002f54:	4907      	ldr	r1, [pc, #28]	; (8002f74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002f5c:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f5e:	69da      	ldr	r2, [r3, #28]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4013      	ands	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f66:	68fb      	ldr	r3, [r7, #12]
}
 8002f68:	bf00      	nop
 8002f6a:	3714      	adds	r7, #20
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	40021000 	.word	0x40021000

08002f78 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002f80:	4b08      	ldr	r3, [pc, #32]	; (8002fa4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002f82:	699a      	ldr	r2, [r3, #24]
 8002f84:	4907      	ldr	r1, [pc, #28]	; (8002fa4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002f8c:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002f8e:	699a      	ldr	r2, [r3, #24]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4013      	ands	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f96:	68fb      	ldr	r3, [r7, #12]
}
 8002f98:	bf00      	nop
 8002f9a:	3714      	adds	r7, #20
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	40021000 	.word	0x40021000

08002fa8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002fb0:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <LL_FLASH_SetLatency+0x24>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f023 0207 	bic.w	r2, r3, #7
 8002fb8:	4904      	ldr	r1, [pc, #16]	; (8002fcc <LL_FLASH_SetLatency+0x24>)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	600b      	str	r3, [r1, #0]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	40022000 	.word	0x40022000

08002fd0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002fd4:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <LL_FLASH_GetLatency+0x18>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0307 	and.w	r3, r3, #7
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40022000 	.word	0x40022000

08002fec <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f043 0201 	orr.w	r2, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	601a      	str	r2, [r3, #0]
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	f043 0201 	orr.w	r2, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	60da      	str	r2, [r3, #12]
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8003030:	2001      	movs	r0, #1
 8003032:	f7ff ffa1 	bl	8002f78 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8003036:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800303a:	f7ff ff85 	bl	8002f48 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800303e:	2003      	movs	r0, #3
 8003040:	f7ff feb0 	bl	8002da4 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003044:	f000 f834 	bl	80030b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003048:	f7ff fb04 	bl	8002654 <MX_GPIO_Init>
  MX_TIM2_Init();
 800304c:	f000 fd08 	bl	8003a60 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003050:	f7ff fd4a 	bl	8002ae8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //LL_TIM_EnableIT_CC2(TIM2);
  LL_TIM_EnableIT_UPDATE(TIM2);
 8003054:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003058:	f7ff ffd8 	bl	800300c <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM2);
 800305c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003060:	f7ff ffc4 	bl	8002fec <LL_TIM_EnableCounter>

  lsm6ds0_init();
 8003064:	f7fd ffe0 	bl	8001028 <lsm6ds0_init>
  hts_sensore_init();
 8003068:	f7fd fea2 	bl	8000db0 <hts_sensore_init>
  pressure_init();
 800306c:	f7fd fe06 	bl	8000c7c <pressure_init>

  resetAllDigits();
 8003070:	f7fe fa9c 	bl	80015ac <resetAllDigits>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //lsm6ds0_get_acc(acc, (acc+1), (acc+2));
	  if(mode == 0){
 8003074:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <main+0x80>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d102      	bne.n	8003082 <main+0x56>
		  printTemperature();
 800307c:	f000 f84e 	bl	800311c <printTemperature>
 8003080:	e7f8      	b.n	8003074 <main+0x48>
	  }
	  else if(mode == 1){
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <main+0x80>)
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d102      	bne.n	8003090 <main+0x64>
		  printHumidity();
 800308a:	f000 f8d3 	bl	8003234 <printHumidity>
 800308e:	e7f1      	b.n	8003074 <main+0x48>
	  }
	  else if(mode == 2){
 8003090:	4b06      	ldr	r3, [pc, #24]	; (80030ac <main+0x80>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b02      	cmp	r3, #2
 8003096:	d102      	bne.n	800309e <main+0x72>
		  printPressure();
 8003098:	f000 f8fe 	bl	8003298 <printPressure>
 800309c:	e7ea      	b.n	8003074 <main+0x48>
	  }
	  else if(mode == 3){
 800309e:	4b03      	ldr	r3, [pc, #12]	; (80030ac <main+0x80>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	2b03      	cmp	r3, #3
 80030a4:	d1e6      	bne.n	8003074 <main+0x48>
		  printAltitude();
 80030a6:	f000 f92f 	bl	8003308 <printAltitude>
	  if(mode == 0){
 80030aa:	e7e3      	b.n	8003074 <main+0x48>
 80030ac:	20000093 	.word	0x20000093

080030b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80030b4:	2000      	movs	r0, #0
 80030b6:	f7ff ff77 	bl	8002fa8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80030ba:	bf00      	nop
 80030bc:	f7ff ff88 	bl	8002fd0 <LL_FLASH_GetLatency>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1fa      	bne.n	80030bc <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80030c6:	f7ff fe91 	bl	8002dec <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80030ca:	bf00      	nop
 80030cc:	f7ff fe9e 	bl	8002e0c <LL_RCC_HSI_IsReady>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d1fa      	bne.n	80030cc <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80030d6:	2010      	movs	r0, #16
 80030d8:	f7ff feaa 	bl	8002e30 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80030dc:	2000      	movs	r0, #0
 80030de:	f7ff fedf 	bl	8002ea0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80030e2:	2000      	movs	r0, #0
 80030e4:	f7ff fef0 	bl	8002ec8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80030e8:	2000      	movs	r0, #0
 80030ea:	f7ff ff01 	bl	8002ef0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80030ee:	2000      	movs	r0, #0
 80030f0:	f7ff feb4 	bl	8002e5c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80030f4:	bf00      	nop
 80030f6:	f7ff fec5 	bl	8002e84 <LL_RCC_GetSysClkSource>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1fa      	bne.n	80030f6 <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8003100:	4805      	ldr	r0, [pc, #20]	; (8003118 <SystemClock_Config+0x68>)
 8003102:	f001 fdc3 	bl	8004c8c <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 8003106:	4804      	ldr	r0, [pc, #16]	; (8003118 <SystemClock_Config+0x68>)
 8003108:	f001 fdf4 	bl	8004cf4 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 800310c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003110:	f7ff ff02 	bl	8002f18 <LL_RCC_SetI2CClockSource>
}
 8003114:	bf00      	nop
 8003116:	bd80      	pop	{r7, pc}
 8003118:	007a1200 	.word	0x007a1200

0800311c <printTemperature>:

/* USER CODE BEGIN 4 */
void printTemperature(void){
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
	char valueString[15];
	int16_t temperature = HTS221_Get_Temperature();
 8003122:	f7fd fe66 	bl	8000df2 <HTS221_Get_Temperature>
 8003126:	4603      	mov	r3, r0
 8003128:	82fb      	strh	r3, [r7, #22]
	sprintf(valueString, "%d", temperature);
 800312a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800312e:	1d3b      	adds	r3, r7, #4
 8003130:	493a      	ldr	r1, [pc, #232]	; (800321c <printTemperature+0x100>)
 8003132:	4618      	mov	r0, r3
 8003134:	f001 fe44 	bl	8004dc0 <siprintf>
	memset(displayText, '\0', 15);
 8003138:	220f      	movs	r2, #15
 800313a:	2100      	movs	r1, #0
 800313c:	4838      	ldr	r0, [pc, #224]	; (8003220 <printTemperature+0x104>)
 800313e:	f001 fe37 	bl	8004db0 <memset>
	strcat(displayText, "tEMP_");
 8003142:	4837      	ldr	r0, [pc, #220]	; (8003220 <printTemperature+0x104>)
 8003144:	f7fd f844 	bl	80001d0 <strlen>
 8003148:	4603      	mov	r3, r0
 800314a:	461a      	mov	r2, r3
 800314c:	4b34      	ldr	r3, [pc, #208]	; (8003220 <printTemperature+0x104>)
 800314e:	4413      	add	r3, r2
 8003150:	4a34      	ldr	r2, [pc, #208]	; (8003224 <printTemperature+0x108>)
 8003152:	6810      	ldr	r0, [r2, #0]
 8003154:	6018      	str	r0, [r3, #0]
 8003156:	8892      	ldrh	r2, [r2, #4]
 8003158:	809a      	strh	r2, [r3, #4]
	if(valueString[0]=='-'){
 800315a:	793b      	ldrb	r3, [r7, #4]
 800315c:	2b2d      	cmp	r3, #45	; 0x2d
 800315e:	d119      	bne.n	8003194 <printTemperature+0x78>
		strncat(displayText, valueString, 3);
 8003160:	1d3b      	adds	r3, r7, #4
 8003162:	2203      	movs	r2, #3
 8003164:	4619      	mov	r1, r3
 8003166:	482e      	ldr	r0, [pc, #184]	; (8003220 <printTemperature+0x104>)
 8003168:	f001 fe59 	bl	8004e1e <strncat>
		strcat(displayText, ".");
 800316c:	482c      	ldr	r0, [pc, #176]	; (8003220 <printTemperature+0x104>)
 800316e:	f7fd f82f 	bl	80001d0 <strlen>
 8003172:	4603      	mov	r3, r0
 8003174:	461a      	mov	r2, r3
 8003176:	4b2a      	ldr	r3, [pc, #168]	; (8003220 <printTemperature+0x104>)
 8003178:	4413      	add	r3, r2
 800317a:	492b      	ldr	r1, [pc, #172]	; (8003228 <printTemperature+0x10c>)
 800317c:	461a      	mov	r2, r3
 800317e:	460b      	mov	r3, r1
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	8013      	strh	r3, [r2, #0]
		strncat(displayText, &valueString[3],1);
 8003184:	1d3b      	adds	r3, r7, #4
 8003186:	3303      	adds	r3, #3
 8003188:	2201      	movs	r2, #1
 800318a:	4619      	mov	r1, r3
 800318c:	4824      	ldr	r0, [pc, #144]	; (8003220 <printTemperature+0x104>)
 800318e:	f001 fe46 	bl	8004e1e <strncat>
 8003192:	e03c      	b.n	800320e <printTemperature+0xf2>
	}
	else if(temperature > 999){
 8003194:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003198:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800319c:	db0c      	blt.n	80031b8 <printTemperature+0x9c>
		strcat(displayText, "99.9");
 800319e:	4820      	ldr	r0, [pc, #128]	; (8003220 <printTemperature+0x104>)
 80031a0:	f7fd f816 	bl	80001d0 <strlen>
 80031a4:	4603      	mov	r3, r0
 80031a6:	461a      	mov	r2, r3
 80031a8:	4b1d      	ldr	r3, [pc, #116]	; (8003220 <printTemperature+0x104>)
 80031aa:	4413      	add	r3, r2
 80031ac:	4a1f      	ldr	r2, [pc, #124]	; (800322c <printTemperature+0x110>)
 80031ae:	6810      	ldr	r0, [r2, #0]
 80031b0:	6018      	str	r0, [r3, #0]
 80031b2:	7912      	ldrb	r2, [r2, #4]
 80031b4:	711a      	strb	r2, [r3, #4]
 80031b6:	e02a      	b.n	800320e <printTemperature+0xf2>
	}
	else if(temperature < (-999)){
 80031b8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80031bc:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80031c0:	dc0c      	bgt.n	80031dc <printTemperature+0xc0>
		strcat(displayText, "-99.9");
 80031c2:	4817      	ldr	r0, [pc, #92]	; (8003220 <printTemperature+0x104>)
 80031c4:	f7fd f804 	bl	80001d0 <strlen>
 80031c8:	4603      	mov	r3, r0
 80031ca:	461a      	mov	r2, r3
 80031cc:	4b14      	ldr	r3, [pc, #80]	; (8003220 <printTemperature+0x104>)
 80031ce:	4413      	add	r3, r2
 80031d0:	4a17      	ldr	r2, [pc, #92]	; (8003230 <printTemperature+0x114>)
 80031d2:	6810      	ldr	r0, [r2, #0]
 80031d4:	6018      	str	r0, [r3, #0]
 80031d6:	8892      	ldrh	r2, [r2, #4]
 80031d8:	809a      	strh	r2, [r3, #4]
 80031da:	e018      	b.n	800320e <printTemperature+0xf2>
	}
	else{
		strncat(displayText, valueString, 2);
 80031dc:	1d3b      	adds	r3, r7, #4
 80031de:	2202      	movs	r2, #2
 80031e0:	4619      	mov	r1, r3
 80031e2:	480f      	ldr	r0, [pc, #60]	; (8003220 <printTemperature+0x104>)
 80031e4:	f001 fe1b 	bl	8004e1e <strncat>
		strcat(displayText, ".");
 80031e8:	480d      	ldr	r0, [pc, #52]	; (8003220 <printTemperature+0x104>)
 80031ea:	f7fc fff1 	bl	80001d0 <strlen>
 80031ee:	4603      	mov	r3, r0
 80031f0:	461a      	mov	r2, r3
 80031f2:	4b0b      	ldr	r3, [pc, #44]	; (8003220 <printTemperature+0x104>)
 80031f4:	4413      	add	r3, r2
 80031f6:	490c      	ldr	r1, [pc, #48]	; (8003228 <printTemperature+0x10c>)
 80031f8:	461a      	mov	r2, r3
 80031fa:	460b      	mov	r3, r1
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	8013      	strh	r3, [r2, #0]
		strncat(displayText, &valueString[2],1);
 8003200:	1d3b      	adds	r3, r7, #4
 8003202:	3302      	adds	r3, #2
 8003204:	2201      	movs	r2, #1
 8003206:	4619      	mov	r1, r3
 8003208:	4805      	ldr	r0, [pc, #20]	; (8003220 <printTemperature+0x104>)
 800320a:	f001 fe08 	bl	8004e1e <strncat>
	}
	setDisplayText(displayText);
 800320e:	4804      	ldr	r0, [pc, #16]	; (8003220 <printTemperature+0x104>)
 8003210:	f7fd ff58 	bl	80010c4 <setDisplayText>
}
 8003214:	bf00      	nop
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	080081c0 	.word	0x080081c0
 8003220:	200000c0 	.word	0x200000c0
 8003224:	080081c4 	.word	0x080081c4
 8003228:	080081cc 	.word	0x080081cc
 800322c:	080081d0 	.word	0x080081d0
 8003230:	080081d8 	.word	0x080081d8

08003234 <printHumidity>:

void printHumidity(void){
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
	char valueString[15];
	int16_t humidity = HTS221_Get_Humidity();
 800323a:	f7fd fe5c 	bl	8000ef6 <HTS221_Get_Humidity>
 800323e:	4603      	mov	r3, r0
 8003240:	82fb      	strh	r3, [r7, #22]
	sprintf(valueString, "%d", humidity);
 8003242:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003246:	1d3b      	adds	r3, r7, #4
 8003248:	4910      	ldr	r1, [pc, #64]	; (800328c <printHumidity+0x58>)
 800324a:	4618      	mov	r0, r3
 800324c:	f001 fdb8 	bl	8004dc0 <siprintf>
	memset(displayText, '\0', 15);
 8003250:	220f      	movs	r2, #15
 8003252:	2100      	movs	r1, #0
 8003254:	480e      	ldr	r0, [pc, #56]	; (8003290 <printHumidity+0x5c>)
 8003256:	f001 fdab 	bl	8004db0 <memset>
	strcat(displayText, "HUM_");
 800325a:	480d      	ldr	r0, [pc, #52]	; (8003290 <printHumidity+0x5c>)
 800325c:	f7fc ffb8 	bl	80001d0 <strlen>
 8003260:	4603      	mov	r3, r0
 8003262:	461a      	mov	r2, r3
 8003264:	4b0a      	ldr	r3, [pc, #40]	; (8003290 <printHumidity+0x5c>)
 8003266:	4413      	add	r3, r2
 8003268:	4a0a      	ldr	r2, [pc, #40]	; (8003294 <printHumidity+0x60>)
 800326a:	6810      	ldr	r0, [r2, #0]
 800326c:	6018      	str	r0, [r3, #0]
 800326e:	7912      	ldrb	r2, [r2, #4]
 8003270:	711a      	strb	r2, [r3, #4]
	strncat(displayText, valueString, 2);
 8003272:	1d3b      	adds	r3, r7, #4
 8003274:	2202      	movs	r2, #2
 8003276:	4619      	mov	r1, r3
 8003278:	4805      	ldr	r0, [pc, #20]	; (8003290 <printHumidity+0x5c>)
 800327a:	f001 fdd0 	bl	8004e1e <strncat>
	setDisplayText(displayText);
 800327e:	4804      	ldr	r0, [pc, #16]	; (8003290 <printHumidity+0x5c>)
 8003280:	f7fd ff20 	bl	80010c4 <setDisplayText>
}
 8003284:	bf00      	nop
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	080081c0 	.word	0x080081c0
 8003290:	200000c0 	.word	0x200000c0
 8003294:	080081e0 	.word	0x080081e0

08003298 <printPressure>:

void printPressure(void){
 8003298:	b5b0      	push	{r4, r5, r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
	char valueString[15];
	float pressure = 0;
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
	pressure = (float)get_pressure();
 80032a4:	f7fd fd08 	bl	8000cb8 <get_pressure>
 80032a8:	ed87 0a05 	vstr	s0, [r7, #20]
	gcvt(pressure, 6, valueString);
 80032ac:	6978      	ldr	r0, [r7, #20]
 80032ae:	f7fd f94b 	bl	8000548 <__aeabi_f2d>
 80032b2:	4604      	mov	r4, r0
 80032b4:	460d      	mov	r5, r1
 80032b6:	1d3b      	adds	r3, r7, #4
 80032b8:	4619      	mov	r1, r3
 80032ba:	2006      	movs	r0, #6
 80032bc:	ec45 4b10 	vmov	d0, r4, r5
 80032c0:	f001 fd28 	bl	8004d14 <gcvt>
	memset(displayText, '\0', 15);
 80032c4:	220f      	movs	r2, #15
 80032c6:	2100      	movs	r1, #0
 80032c8:	480d      	ldr	r0, [pc, #52]	; (8003300 <printPressure+0x68>)
 80032ca:	f001 fd71 	bl	8004db0 <memset>
	strcat(displayText, "bar_");
 80032ce:	480c      	ldr	r0, [pc, #48]	; (8003300 <printPressure+0x68>)
 80032d0:	f7fc ff7e 	bl	80001d0 <strlen>
 80032d4:	4603      	mov	r3, r0
 80032d6:	461a      	mov	r2, r3
 80032d8:	4b09      	ldr	r3, [pc, #36]	; (8003300 <printPressure+0x68>)
 80032da:	4413      	add	r3, r2
 80032dc:	4a09      	ldr	r2, [pc, #36]	; (8003304 <printPressure+0x6c>)
 80032de:	6810      	ldr	r0, [r2, #0]
 80032e0:	6018      	str	r0, [r3, #0]
 80032e2:	7912      	ldrb	r2, [r2, #4]
 80032e4:	711a      	strb	r2, [r3, #4]
	strcat(displayText, valueString);
 80032e6:	1d3b      	adds	r3, r7, #4
 80032e8:	4619      	mov	r1, r3
 80032ea:	4805      	ldr	r0, [pc, #20]	; (8003300 <printPressure+0x68>)
 80032ec:	f001 fd88 	bl	8004e00 <strcat>
	setDisplayText(displayText);
 80032f0:	4803      	ldr	r0, [pc, #12]	; (8003300 <printPressure+0x68>)
 80032f2:	f7fd fee7 	bl	80010c4 <setDisplayText>
}
 80032f6:	bf00      	nop
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bdb0      	pop	{r4, r5, r7, pc}
 80032fe:	bf00      	nop
 8003300:	200000c0 	.word	0x200000c0
 8003304:	080081e8 	.word	0x080081e8

08003308 <printAltitude>:

void printAltitude(void){
 8003308:	b580      	push	{r7, lr}
 800330a:	b08a      	sub	sp, #40	; 0x28
 800330c:	af00      	add	r7, sp, #0
	char valueString[15];
	int16_t temperature = HTS221_Get_Temperature();
 800330e:	f7fd fd70 	bl	8000df2 <HTS221_Get_Temperature>
 8003312:	4603      	mov	r3, r0
 8003314:	84fb      	strh	r3, [r7, #38]	; 0x26
	float pressure = (float)get_pressure();
 8003316:	f7fd fccf 	bl	8000cb8 <get_pressure>
 800331a:	ed87 0a08 	vstr	s0, [r7, #32]

	float tempVar1 = powf((1013.25/pressure),1/5.257)-1;
 800331e:	eddf 6a68 	vldr	s13, [pc, #416]	; 80034c0 <printAltitude+0x1b8>
 8003322:	edd7 7a08 	vldr	s15, [r7, #32]
 8003326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800332a:	eddf 0a66 	vldr	s1, [pc, #408]	; 80034c4 <printAltitude+0x1bc>
 800332e:	eeb0 0a47 	vmov.f32	s0, s14
 8003332:	f004 faf5 	bl	8007920 <powf>
 8003336:	eef0 7a40 	vmov.f32	s15, s0
 800333a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800333e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003342:	edc7 7a07 	vstr	s15, [r7, #28]
	float tempVar2 = (float)temperature/10+273.15;
 8003346:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800334a:	ee07 3a90 	vmov	s15, r3
 800334e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003352:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003356:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800335a:	ee16 0a90 	vmov	r0, s13
 800335e:	f7fd f8f3 	bl	8000548 <__aeabi_f2d>
 8003362:	a353      	add	r3, pc, #332	; (adr r3, 80034b0 <printAltitude+0x1a8>)
 8003364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003368:	f7fc ff90 	bl	800028c <__adddf3>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	f7fd fc02 	bl	8000b7c <__aeabi_d2f>
 8003378:	4603      	mov	r3, r0
 800337a:	61bb      	str	r3, [r7, #24]
	float altitude = (tempVar1*tempVar2)/0.0065;
 800337c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003380:	edd7 7a06 	vldr	s15, [r7, #24]
 8003384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003388:	ee17 0a90 	vmov	r0, s15
 800338c:	f7fd f8dc 	bl	8000548 <__aeabi_f2d>
 8003390:	a349      	add	r3, pc, #292	; (adr r3, 80034b8 <printAltitude+0x1b0>)
 8003392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003396:	f7fd fa59 	bl	800084c <__aeabi_ddiv>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4610      	mov	r0, r2
 80033a0:	4619      	mov	r1, r3
 80033a2:	f7fd fbeb 	bl	8000b7c <__aeabi_d2f>
 80033a6:	4603      	mov	r3, r0
 80033a8:	617b      	str	r3, [r7, #20]

	memset(displayText, '\0', 15);
 80033aa:	220f      	movs	r2, #15
 80033ac:	2100      	movs	r1, #0
 80033ae:	4846      	ldr	r0, [pc, #280]	; (80034c8 <printAltitude+0x1c0>)
 80033b0:	f001 fcfe 	bl	8004db0 <memset>
	int altitudeInt = (int)floor(10*altitude);
 80033b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80033b8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80033bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033c0:	ee17 0a90 	vmov	r0, s15
 80033c4:	f7fd f8c0 	bl	8000548 <__aeabi_f2d>
 80033c8:	4602      	mov	r2, r0
 80033ca:	460b      	mov	r3, r1
 80033cc:	ec43 2b10 	vmov	d0, r2, r3
 80033d0:	f004 fa26 	bl	8007820 <floor>
 80033d4:	ec53 2b10 	vmov	r2, r3, d0
 80033d8:	4610      	mov	r0, r2
 80033da:	4619      	mov	r1, r3
 80033dc:	f7fd fba6 	bl	8000b2c <__aeabi_d2iz>
 80033e0:	4603      	mov	r3, r0
 80033e2:	613b      	str	r3, [r7, #16]
	if(altitudeInt>=0){
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	db2b      	blt.n	8003442 <printAltitude+0x13a>
		sprintf(valueString, "%05d", altitudeInt);
 80033ea:	463b      	mov	r3, r7
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4937      	ldr	r1, [pc, #220]	; (80034cc <printAltitude+0x1c4>)
 80033f0:	4618      	mov	r0, r3
 80033f2:	f001 fce5 	bl	8004dc0 <siprintf>
		strcat(displayText, "ALt_");
 80033f6:	4834      	ldr	r0, [pc, #208]	; (80034c8 <printAltitude+0x1c0>)
 80033f8:	f7fc feea 	bl	80001d0 <strlen>
 80033fc:	4603      	mov	r3, r0
 80033fe:	461a      	mov	r2, r3
 8003400:	4b31      	ldr	r3, [pc, #196]	; (80034c8 <printAltitude+0x1c0>)
 8003402:	4413      	add	r3, r2
 8003404:	4a32      	ldr	r2, [pc, #200]	; (80034d0 <printAltitude+0x1c8>)
 8003406:	6810      	ldr	r0, [r2, #0]
 8003408:	6018      	str	r0, [r3, #0]
 800340a:	7912      	ldrb	r2, [r2, #4]
 800340c:	711a      	strb	r2, [r3, #4]
		strncat(displayText, valueString, 4);
 800340e:	463b      	mov	r3, r7
 8003410:	2204      	movs	r2, #4
 8003412:	4619      	mov	r1, r3
 8003414:	482c      	ldr	r0, [pc, #176]	; (80034c8 <printAltitude+0x1c0>)
 8003416:	f001 fd02 	bl	8004e1e <strncat>
		strcat(displayText, ".");
 800341a:	482b      	ldr	r0, [pc, #172]	; (80034c8 <printAltitude+0x1c0>)
 800341c:	f7fc fed8 	bl	80001d0 <strlen>
 8003420:	4603      	mov	r3, r0
 8003422:	461a      	mov	r2, r3
 8003424:	4b28      	ldr	r3, [pc, #160]	; (80034c8 <printAltitude+0x1c0>)
 8003426:	4413      	add	r3, r2
 8003428:	492a      	ldr	r1, [pc, #168]	; (80034d4 <printAltitude+0x1cc>)
 800342a:	461a      	mov	r2, r3
 800342c:	460b      	mov	r3, r1
 800342e:	881b      	ldrh	r3, [r3, #0]
 8003430:	8013      	strh	r3, [r2, #0]
		strncat(displayText, &valueString[4],1);
 8003432:	463b      	mov	r3, r7
 8003434:	3304      	adds	r3, #4
 8003436:	2201      	movs	r2, #1
 8003438:	4619      	mov	r1, r3
 800343a:	4823      	ldr	r0, [pc, #140]	; (80034c8 <printAltitude+0x1c0>)
 800343c:	f001 fcef 	bl	8004e1e <strncat>
 8003440:	e02d      	b.n	800349e <printAltitude+0x196>
	}
	else if(altitudeInt<0){
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	2b00      	cmp	r3, #0
 8003446:	da2a      	bge.n	800349e <printAltitude+0x196>
		sprintf(valueString, "%06d", altitudeInt);
 8003448:	463b      	mov	r3, r7
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	4922      	ldr	r1, [pc, #136]	; (80034d8 <printAltitude+0x1d0>)
 800344e:	4618      	mov	r0, r3
 8003450:	f001 fcb6 	bl	8004dc0 <siprintf>
		strcat(displayText, "ALt_");
 8003454:	481c      	ldr	r0, [pc, #112]	; (80034c8 <printAltitude+0x1c0>)
 8003456:	f7fc febb 	bl	80001d0 <strlen>
 800345a:	4603      	mov	r3, r0
 800345c:	461a      	mov	r2, r3
 800345e:	4b1a      	ldr	r3, [pc, #104]	; (80034c8 <printAltitude+0x1c0>)
 8003460:	4413      	add	r3, r2
 8003462:	4a1b      	ldr	r2, [pc, #108]	; (80034d0 <printAltitude+0x1c8>)
 8003464:	6810      	ldr	r0, [r2, #0]
 8003466:	6018      	str	r0, [r3, #0]
 8003468:	7912      	ldrb	r2, [r2, #4]
 800346a:	711a      	strb	r2, [r3, #4]
		strncat(displayText, valueString, 5);
 800346c:	463b      	mov	r3, r7
 800346e:	2205      	movs	r2, #5
 8003470:	4619      	mov	r1, r3
 8003472:	4815      	ldr	r0, [pc, #84]	; (80034c8 <printAltitude+0x1c0>)
 8003474:	f001 fcd3 	bl	8004e1e <strncat>
		strcat(displayText, ".");
 8003478:	4813      	ldr	r0, [pc, #76]	; (80034c8 <printAltitude+0x1c0>)
 800347a:	f7fc fea9 	bl	80001d0 <strlen>
 800347e:	4603      	mov	r3, r0
 8003480:	461a      	mov	r2, r3
 8003482:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <printAltitude+0x1c0>)
 8003484:	4413      	add	r3, r2
 8003486:	4913      	ldr	r1, [pc, #76]	; (80034d4 <printAltitude+0x1cc>)
 8003488:	461a      	mov	r2, r3
 800348a:	460b      	mov	r3, r1
 800348c:	881b      	ldrh	r3, [r3, #0]
 800348e:	8013      	strh	r3, [r2, #0]
		strncat(displayText, &valueString[5],1);
 8003490:	463b      	mov	r3, r7
 8003492:	3305      	adds	r3, #5
 8003494:	2201      	movs	r2, #1
 8003496:	4619      	mov	r1, r3
 8003498:	480b      	ldr	r0, [pc, #44]	; (80034c8 <printAltitude+0x1c0>)
 800349a:	f001 fcc0 	bl	8004e1e <strncat>
	}
	setDisplayText(displayText);
 800349e:	480a      	ldr	r0, [pc, #40]	; (80034c8 <printAltitude+0x1c0>)
 80034a0:	f7fd fe10 	bl	80010c4 <setDisplayText>
}
 80034a4:	bf00      	nop
 80034a6:	3728      	adds	r7, #40	; 0x28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	f3af 8000 	nop.w
 80034b0:	66666666 	.word	0x66666666
 80034b4:	40711266 	.word	0x40711266
 80034b8:	76c8b439 	.word	0x76c8b439
 80034bc:	3f7a9fbe 	.word	0x3f7a9fbe
 80034c0:	447d5000 	.word	0x447d5000
 80034c4:	3e42c9b4 	.word	0x3e42c9b4
 80034c8:	200000c0 	.word	0x200000c0
 80034cc:	080081f0 	.word	0x080081f0
 80034d0:	080081f8 	.word	0x080081f8
 80034d4:	080081cc 	.word	0x080081cc
 80034d8:	08008200 	.word	0x08008200

080034dc <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 80034e4:	4b07      	ldr	r3, [pc, #28]	; (8003504 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80034e6:	695a      	ldr	r2, [r3, #20]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4013      	ands	r3, r2
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	bf0c      	ite	eq
 80034f2:	2301      	moveq	r3, #1
 80034f4:	2300      	movne	r3, #0
 80034f6:	b2db      	uxtb	r3, r3
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	40010400 	.word	0x40010400

08003508 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8003510:	4a04      	ldr	r2, [pc, #16]	; (8003524 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6153      	str	r3, [r2, #20]
}
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40010400 	.word	0x40010400

08003528 <LL_TIM_ClearFlag_UPDATE>:
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f06f 0201 	mvn.w	r2, #1
 8003536:	611a      	str	r2, [r3, #16]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800356a:	b480      	push	{r7}
 800356c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800356e:	e7fe      	b.n	800356e <NMI_Handler+0x4>

08003570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003574:	e7fe      	b.n	8003574 <HardFault_Handler+0x4>

08003576 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003576:	b480      	push	{r7}
 8003578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800357a:	e7fe      	b.n	800357a <MemManage_Handler+0x4>

0800357c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003580:	e7fe      	b.n	8003580 <BusFault_Handler+0x4>

08003582 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003582:	b480      	push	{r7}
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003586:	e7fe      	b.n	8003586 <UsageFault_Handler+0x4>

08003588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800358c:	bf00      	nop
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003596:	b480      	push	{r7}
 8003598:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035b2:	b480      	push	{r7}
 80035b4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035b6:	bf00      	nop
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_3) != RESET)
 80035c4:	2008      	movs	r0, #8
 80035c6:	f7ff ff89 	bl	80034dc <LL_EXTI_IsActiveFlag_0_31>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01d      	beq.n	800360c <EXTI3_IRQHandler+0x4c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 80035d0:	2008      	movs	r0, #8
 80035d2:	f7ff ff99 	bl	8003508 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_3 */
    if(mode == 3){
 80035d6:	4b0e      	ldr	r3, [pc, #56]	; (8003610 <EXTI3_IRQHandler+0x50>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d106      	bne.n	80035ec <EXTI3_IRQHandler+0x2c>
		mode = 0;
 80035de:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <EXTI3_IRQHandler+0x50>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	701a      	strb	r2, [r3, #0]
		displayTextPos = 0;
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <EXTI3_IRQHandler+0x54>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	701a      	strb	r2, [r3, #0]
 80035ea:	e008      	b.n	80035fe <EXTI3_IRQHandler+0x3e>
	}
    else{
		mode++;
 80035ec:	4b08      	ldr	r3, [pc, #32]	; (8003610 <EXTI3_IRQHandler+0x50>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	4b06      	ldr	r3, [pc, #24]	; (8003610 <EXTI3_IRQHandler+0x50>)
 80035f6:	701a      	strb	r2, [r3, #0]
		displayTextPos = 0;
 80035f8:	4b06      	ldr	r3, [pc, #24]	; (8003614 <EXTI3_IRQHandler+0x54>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	701a      	strb	r2, [r3, #0]
	}
	LL_mDelay(500);
 80035fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003602:	f001 fb51 	bl	8004ca8 <LL_mDelay>
	LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 8003606:	2008      	movs	r0, #8
 8003608:	f7ff ff7e 	bl	8003508 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_3 */
  }
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800360c:	bf00      	nop
 800360e:	bd80      	pop	{r7, pc}
 8003610:	20000093 	.word	0x20000093
 8003614:	2000008c 	.word	0x2000008c

08003618 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM2)){
 800361c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003620:	f7ff ff90 	bl	8003544 <LL_TIM_IsActiveFlag_UPDATE>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <TIM2_IRQHandler+0x16>
		updateDisplay();
 800362a:	f7fd fd5f 	bl	80010ec <updateDisplay>
	}

	LL_TIM_ClearFlag_UPDATE(TIM2);
 800362e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003632:	f7ff ff79 	bl	8003528 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}

0800363a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0
	return 1;
 800363e:	2301      	movs	r3, #1
}
 8003640:	4618      	mov	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <_kill>:

int _kill(int pid, int sig)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b082      	sub	sp, #8
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
 8003652:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003654:	f001 fb82 	bl	8004d5c <__errno>
 8003658:	4603      	mov	r3, r0
 800365a:	2216      	movs	r2, #22
 800365c:	601a      	str	r2, [r3, #0]
	return -1;
 800365e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <_exit>:

void _exit (int status)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b082      	sub	sp, #8
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003672:	f04f 31ff 	mov.w	r1, #4294967295
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff ffe7 	bl	800364a <_kill>
	while (1) {}		/* Make sure we hang here */
 800367c:	e7fe      	b.n	800367c <_exit+0x12>

0800367e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b086      	sub	sp, #24
 8003682:	af00      	add	r7, sp, #0
 8003684:	60f8      	str	r0, [r7, #12]
 8003686:	60b9      	str	r1, [r7, #8]
 8003688:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	e00a      	b.n	80036a6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003690:	f3af 8000 	nop.w
 8003694:	4601      	mov	r1, r0
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	1c5a      	adds	r2, r3, #1
 800369a:	60ba      	str	r2, [r7, #8]
 800369c:	b2ca      	uxtb	r2, r1
 800369e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	3301      	adds	r3, #1
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	dbf0      	blt.n	8003690 <_read+0x12>
	}

return len;
 80036ae:	687b      	ldr	r3, [r7, #4]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036c4:	2300      	movs	r3, #0
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	e009      	b.n	80036de <_write+0x26>
	{
		__io_putchar(*ptr++);
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	60ba      	str	r2, [r7, #8]
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	3301      	adds	r3, #1
 80036dc:	617b      	str	r3, [r7, #20]
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	dbf1      	blt.n	80036ca <_write+0x12>
	}
	return len;
 80036e6:	687b      	ldr	r3, [r7, #4]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <_close>:

int _close(int file)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
	return -1;
 80036f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003718:	605a      	str	r2, [r3, #4]
	return 0;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <_isatty>:

int _isatty(int file)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	return 1;
 8003730:	2301      	movs	r3, #1
}
 8003732:	4618      	mov	r0, r3
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	607a      	str	r2, [r7, #4]
	return 0;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003760:	4a14      	ldr	r2, [pc, #80]	; (80037b4 <_sbrk+0x5c>)
 8003762:	4b15      	ldr	r3, [pc, #84]	; (80037b8 <_sbrk+0x60>)
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800376c:	4b13      	ldr	r3, [pc, #76]	; (80037bc <_sbrk+0x64>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d102      	bne.n	800377a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <_sbrk+0x64>)
 8003776:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <_sbrk+0x68>)
 8003778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800377a:	4b10      	ldr	r3, [pc, #64]	; (80037bc <_sbrk+0x64>)
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4413      	add	r3, r2
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	429a      	cmp	r2, r3
 8003786:	d207      	bcs.n	8003798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003788:	f001 fae8 	bl	8004d5c <__errno>
 800378c:	4603      	mov	r3, r0
 800378e:	220c      	movs	r2, #12
 8003790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003792:	f04f 33ff 	mov.w	r3, #4294967295
 8003796:	e009      	b.n	80037ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003798:	4b08      	ldr	r3, [pc, #32]	; (80037bc <_sbrk+0x64>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <_sbrk+0x64>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4413      	add	r3, r2
 80037a6:	4a05      	ldr	r2, [pc, #20]	; (80037bc <_sbrk+0x64>)
 80037a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037aa:	68fb      	ldr	r3, [r7, #12]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	20003000 	.word	0x20003000
 80037b8:	00000400 	.word	0x00000400
 80037bc:	20000094 	.word	0x20000094
 80037c0:	200000f0 	.word	0x200000f0

080037c4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037c8:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <SystemInit+0x20>)
 80037ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ce:	4a05      	ldr	r2, [pc, #20]	; (80037e4 <SystemInit+0x20>)
 80037d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037d8:	bf00      	nop
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_GetPriorityGrouping>:
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037ec:	4b04      	ldr	r3, [pc, #16]	; (8003800 <__NVIC_GetPriorityGrouping+0x18>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	0a1b      	lsrs	r3, r3, #8
 80037f2:	f003 0307 	and.w	r3, r3, #7
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <__NVIC_EnableIRQ>:
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800380e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003812:	2b00      	cmp	r3, #0
 8003814:	db0b      	blt.n	800382e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	f003 021f 	and.w	r2, r3, #31
 800381c:	4907      	ldr	r1, [pc, #28]	; (800383c <__NVIC_EnableIRQ+0x38>)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	2001      	movs	r0, #1
 8003826:	fa00 f202 	lsl.w	r2, r0, r2
 800382a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800382e:	bf00      	nop
 8003830:	370c      	adds	r7, #12
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	e000e100 	.word	0xe000e100

08003840 <__NVIC_SetPriority>:
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	6039      	str	r1, [r7, #0]
 800384a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003850:	2b00      	cmp	r3, #0
 8003852:	db0a      	blt.n	800386a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	b2da      	uxtb	r2, r3
 8003858:	490c      	ldr	r1, [pc, #48]	; (800388c <__NVIC_SetPriority+0x4c>)
 800385a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385e:	0112      	lsls	r2, r2, #4
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	440b      	add	r3, r1
 8003864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003868:	e00a      	b.n	8003880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	b2da      	uxtb	r2, r3
 800386e:	4908      	ldr	r1, [pc, #32]	; (8003890 <__NVIC_SetPriority+0x50>)
 8003870:	79fb      	ldrb	r3, [r7, #7]
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	3b04      	subs	r3, #4
 8003878:	0112      	lsls	r2, r2, #4
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	440b      	add	r3, r1
 800387e:	761a      	strb	r2, [r3, #24]
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000e100 	.word	0xe000e100
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <NVIC_EncodePriority>:
{
 8003894:	b480      	push	{r7}
 8003896:	b089      	sub	sp, #36	; 0x24
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f1c3 0307 	rsb	r3, r3, #7
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	bf28      	it	cs
 80038b2:	2304      	movcs	r3, #4
 80038b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	3304      	adds	r3, #4
 80038ba:	2b06      	cmp	r3, #6
 80038bc:	d902      	bls.n	80038c4 <NVIC_EncodePriority+0x30>
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3b03      	subs	r3, #3
 80038c2:	e000      	b.n	80038c6 <NVIC_EncodePriority+0x32>
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c8:	f04f 32ff 	mov.w	r2, #4294967295
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	43da      	mvns	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	401a      	ands	r2, r3
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038dc:	f04f 31ff 	mov.w	r1, #4294967295
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	fa01 f303 	lsl.w	r3, r1, r3
 80038e6:	43d9      	mvns	r1, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ec:	4313      	orrs	r3, r2
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3724      	adds	r7, #36	; 0x24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <LL_APB1_GRP1_EnableClock>:
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003904:	4b08      	ldr	r3, [pc, #32]	; (8003928 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003906:	69da      	ldr	r2, [r3, #28]
 8003908:	4907      	ldr	r1, [pc, #28]	; (8003928 <LL_APB1_GRP1_EnableClock+0x2c>)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4313      	orrs	r3, r2
 800390e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003910:	4b05      	ldr	r3, [pc, #20]	; (8003928 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003912:	69da      	ldr	r2, [r3, #28]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4013      	ands	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800391a:	68fb      	ldr	r3, [r7, #12]
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	40021000 	.word	0x40021000

0800392c <LL_TIM_DisableARRPreload>:
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	601a      	str	r2, [r3, #0]
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <LL_TIM_OC_DisableFast>:
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d028      	beq.n	80039ae <LL_TIM_OC_DisableFast+0x62>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	2b04      	cmp	r3, #4
 8003960:	d023      	beq.n	80039aa <LL_TIM_OC_DisableFast+0x5e>
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b10      	cmp	r3, #16
 8003966:	d01e      	beq.n	80039a6 <LL_TIM_OC_DisableFast+0x5a>
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	2b40      	cmp	r3, #64	; 0x40
 800396c:	d019      	beq.n	80039a2 <LL_TIM_OC_DisableFast+0x56>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003974:	d013      	beq.n	800399e <LL_TIM_OC_DisableFast+0x52>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800397c:	d00d      	beq.n	800399a <LL_TIM_OC_DisableFast+0x4e>
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003984:	d007      	beq.n	8003996 <LL_TIM_OC_DisableFast+0x4a>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800398c:	d101      	bne.n	8003992 <LL_TIM_OC_DisableFast+0x46>
 800398e:	2307      	movs	r3, #7
 8003990:	e00e      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 8003992:	2308      	movs	r3, #8
 8003994:	e00c      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 8003996:	2306      	movs	r3, #6
 8003998:	e00a      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 800399a:	2305      	movs	r3, #5
 800399c:	e008      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 800399e:	2304      	movs	r3, #4
 80039a0:	e006      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 80039a2:	2303      	movs	r3, #3
 80039a4:	e004      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 80039a6:	2302      	movs	r3, #2
 80039a8:	e002      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <LL_TIM_OC_DisableFast+0x64>
 80039ae:	2300      	movs	r3, #0
 80039b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3318      	adds	r3, #24
 80039b6:	4619      	mov	r1, r3
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	4a0b      	ldr	r2, [pc, #44]	; (80039e8 <LL_TIM_OC_DisableFast+0x9c>)
 80039bc:	5cd3      	ldrb	r3, [r2, r3]
 80039be:	440b      	add	r3, r1
 80039c0:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	7bfb      	ldrb	r3, [r7, #15]
 80039c8:	4908      	ldr	r1, [pc, #32]	; (80039ec <LL_TIM_OC_DisableFast+0xa0>)
 80039ca:	5ccb      	ldrb	r3, [r1, r3]
 80039cc:	4619      	mov	r1, r3
 80039ce:	2304      	movs	r3, #4
 80039d0:	408b      	lsls	r3, r1
 80039d2:	43db      	mvns	r3, r3
 80039d4:	401a      	ands	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	601a      	str	r2, [r3, #0]
}
 80039da:	bf00      	nop
 80039dc:	3714      	adds	r7, #20
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	08008208 	.word	0x08008208
 80039ec:	08008214 	.word	0x08008214

080039f0 <LL_TIM_SetClockSource>:
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003a02:	f023 0307 	bic.w	r3, r3, #7
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	609a      	str	r2, [r3, #8]
}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr

08003a1a <LL_TIM_SetTriggerOutput>:
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b083      	sub	sp, #12
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	605a      	str	r2, [r3, #4]
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <LL_TIM_DisableMasterSlaveMode>:
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	609a      	str	r2, [r3, #8]
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08e      	sub	sp, #56	; 0x38
 8003a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	605a      	str	r2, [r3, #4]
 8003a70:	609a      	str	r2, [r3, #8]
 8003a72:	60da      	str	r2, [r3, #12]
 8003a74:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003a76:	1d3b      	adds	r3, r7, #4
 8003a78:	2220      	movs	r2, #32
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f001 f997 	bl	8004db0 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8003a82:	2001      	movs	r0, #1
 8003a84:	f7ff ff3a 	bl	80038fc <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003a88:	f7ff feae 	bl	80037e8 <__NVIC_GetPriorityGrouping>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2100      	movs	r1, #0
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff fefe 	bl	8003894 <NVIC_EncodePriority>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	201c      	movs	r0, #28
 8003a9e:	f7ff fecf 	bl	8003840 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8003aa2:	201c      	movs	r0, #28
 8003aa4:	f7ff feae 	bl	8003804 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 799;
 8003aa8:	f240 331f 	movw	r3, #799	; 0x31f
 8003aac:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 49;
 8003ab2:	2331      	movs	r3, #49	; 0x31
 8003ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8003aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003ac4:	f000 fd5e 	bl	8004584 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8003ac8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003acc:	f7ff ff2e 	bl	800392c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003ad6:	f7ff ff8b 	bl	80039f0 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8003ada:	2300      	movs	r3, #0
 8003adc:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003aea:	2300      	movs	r3, #0
 8003aec:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003aee:	1d3b      	adds	r3, r7, #4
 8003af0:	461a      	mov	r2, r3
 8003af2:	2101      	movs	r1, #1
 8003af4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003af8:	f000 fdb6 	bl	8004668 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8003afc:	2101      	movs	r1, #1
 8003afe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003b02:	f7ff ff23 	bl	800394c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8003b06:	2100      	movs	r1, #0
 8003b08:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003b0c:	f7ff ff85 	bl	8003a1a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8003b10:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003b14:	f7ff ff94 	bl	8003a40 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003b18:	bf00      	nop
 8003b1a:	3738      	adds	r7, #56	; 0x38
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b24:	480d      	ldr	r0, [pc, #52]	; (8003b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8003b26:	490e      	ldr	r1, [pc, #56]	; (8003b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b28:	4a0e      	ldr	r2, [pc, #56]	; (8003b64 <LoopForever+0xe>)
  movs r3, #0
 8003b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b2c:	e002      	b.n	8003b34 <LoopCopyDataInit>

08003b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b32:	3304      	adds	r3, #4

08003b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b38:	d3f9      	bcc.n	8003b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b3a:	4a0b      	ldr	r2, [pc, #44]	; (8003b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b3c:	4c0b      	ldr	r4, [pc, #44]	; (8003b6c <LoopForever+0x16>)
  movs r3, #0
 8003b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b40:	e001      	b.n	8003b46 <LoopFillZerobss>

08003b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b44:	3204      	adds	r2, #4

08003b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b48:	d3fb      	bcc.n	8003b42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b4a:	f7ff fe3b 	bl	80037c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b4e:	f001 f90b 	bl	8004d68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b52:	f7ff fa6b 	bl	800302c <main>

08003b56 <LoopForever>:

LoopForever:
    b LoopForever
 8003b56:	e7fe      	b.n	8003b56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b58:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8003b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b60:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003b64:	08008514 	.word	0x08008514
  ldr r2, =_sbss
 8003b68:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003b6c:	200000ec 	.word	0x200000ec

08003b70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b70:	e7fe      	b.n	8003b70 <ADC1_2_IRQHandler>
	...

08003b74 <LL_EXTI_EnableIT_0_31>:
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003b7c:	4b05      	ldr	r3, [pc, #20]	; (8003b94 <LL_EXTI_EnableIT_0_31+0x20>)
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	4904      	ldr	r1, [pc, #16]	; (8003b94 <LL_EXTI_EnableIT_0_31+0x20>)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	600b      	str	r3, [r1, #0]
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr
 8003b94:	40010400 	.word	0x40010400

08003b98 <LL_EXTI_EnableIT_32_63>:
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003ba0:	4b05      	ldr	r3, [pc, #20]	; (8003bb8 <LL_EXTI_EnableIT_32_63+0x20>)
 8003ba2:	6a1a      	ldr	r2, [r3, #32]
 8003ba4:	4904      	ldr	r1, [pc, #16]	; (8003bb8 <LL_EXTI_EnableIT_32_63+0x20>)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	620b      	str	r3, [r1, #32]
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	40010400 	.word	0x40010400

08003bbc <LL_EXTI_DisableIT_0_31>:
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8003bc4:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <LL_EXTI_DisableIT_0_31+0x24>)
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	43db      	mvns	r3, r3
 8003bcc:	4904      	ldr	r1, [pc, #16]	; (8003be0 <LL_EXTI_DisableIT_0_31+0x24>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	600b      	str	r3, [r1, #0]
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40010400 	.word	0x40010400

08003be4 <LL_EXTI_DisableIT_32_63>:
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003bec:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <LL_EXTI_DisableIT_32_63+0x24>)
 8003bee:	6a1a      	ldr	r2, [r3, #32]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	4904      	ldr	r1, [pc, #16]	; (8003c08 <LL_EXTI_DisableIT_32_63+0x24>)
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	620b      	str	r3, [r1, #32]
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40010400 	.word	0x40010400

08003c0c <LL_EXTI_EnableEvent_0_31>:
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8003c14:	4b05      	ldr	r3, [pc, #20]	; (8003c2c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	4904      	ldr	r1, [pc, #16]	; (8003c2c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	604b      	str	r3, [r1, #4]
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	40010400 	.word	0x40010400

08003c30 <LL_EXTI_EnableEvent_32_63>:
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003c38:	4b05      	ldr	r3, [pc, #20]	; (8003c50 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c3c:	4904      	ldr	r1, [pc, #16]	; (8003c50 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	40010400 	.word	0x40010400

08003c54 <LL_EXTI_DisableEvent_0_31>:
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003c5c:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	43db      	mvns	r3, r3
 8003c64:	4904      	ldr	r1, [pc, #16]	; (8003c78 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003c66:	4013      	ands	r3, r2
 8003c68:	604b      	str	r3, [r1, #4]
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	40010400 	.word	0x40010400

08003c7c <LL_EXTI_DisableEvent_32_63>:
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003c84:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	4904      	ldr	r1, [pc, #16]	; (8003ca0 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003c8e:	4013      	ands	r3, r2
 8003c90:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40010400 	.word	0x40010400

08003ca4 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003cae:	689a      	ldr	r2, [r3, #8]
 8003cb0:	4904      	ldr	r1, [pc, #16]	; (8003cc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	608b      	str	r3, [r1, #8]
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40010400 	.word	0x40010400

08003cc8 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003cd0:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003cd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cd4:	4904      	ldr	r1, [pc, #16]	; (8003ce8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	40010400 	.word	0x40010400

08003cec <LL_EXTI_DisableRisingTrig_0_31>:
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8003cf4:	4b06      	ldr	r3, [pc, #24]	; (8003d10 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	4904      	ldr	r1, [pc, #16]	; (8003d10 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	608b      	str	r3, [r1, #8]
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	40010400 	.word	0x40010400

08003d14 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003d1c:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003d1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	43db      	mvns	r3, r3
 8003d24:	4904      	ldr	r1, [pc, #16]	; (8003d38 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003d26:	4013      	ands	r3, r2
 8003d28:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	40010400 	.word	0x40010400

08003d3c <LL_EXTI_EnableFallingTrig_0_31>:
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003d44:	4b05      	ldr	r3, [pc, #20]	; (8003d5c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003d46:	68da      	ldr	r2, [r3, #12]
 8003d48:	4904      	ldr	r1, [pc, #16]	; (8003d5c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60cb      	str	r3, [r1, #12]
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	40010400 	.word	0x40010400

08003d60 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003d68:	4b05      	ldr	r3, [pc, #20]	; (8003d80 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d6c:	4904      	ldr	r1, [pc, #16]	; (8003d80 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	40010400 	.word	0x40010400

08003d84 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003d8c:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	43db      	mvns	r3, r3
 8003d94:	4904      	ldr	r1, [pc, #16]	; (8003da8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	60cb      	str	r3, [r1, #12]
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40010400 	.word	0x40010400

08003dac <LL_EXTI_DisableFallingTrig_32_63>:
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003db4:	4b06      	ldr	r3, [pc, #24]	; (8003dd0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	4904      	ldr	r1, [pc, #16]	; (8003dd0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	40010400 	.word	0x40010400

08003dd4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	7a1b      	ldrb	r3, [r3, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 80cd 	beq.w	8003f84 <LL_EXTI_Init+0x1b0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d061      	beq.n	8003eb6 <LL_EXTI_Init+0xe2>
    {
      switch (EXTI_InitStruct->Mode)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	7a5b      	ldrb	r3, [r3, #9]
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d01c      	beq.n	8003e34 <LL_EXTI_Init+0x60>
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	dc25      	bgt.n	8003e4a <LL_EXTI_Init+0x76>
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d002      	beq.n	8003e08 <LL_EXTI_Init+0x34>
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d00b      	beq.n	8003e1e <LL_EXTI_Init+0x4a>
 8003e06:	e020      	b.n	8003e4a <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff ff21 	bl	8003c54 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff feac 	bl	8003b74 <LL_EXTI_EnableIT_0_31>
          break;
 8003e1c:	e018      	b.n	8003e50 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7ff feca 	bl	8003bbc <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff feed 	bl	8003c0c <LL_EXTI_EnableEvent_0_31>
          break;
 8003e32:	e00d      	b.n	8003e50 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff fe9b 	bl	8003b74 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff fee2 	bl	8003c0c <LL_EXTI_EnableEvent_0_31>
          break;
 8003e48:	e002      	b.n	8003e50 <LL_EXTI_Init+0x7c>
        default:
          status = ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e4e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	7a9b      	ldrb	r3, [r3, #10]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d02e      	beq.n	8003eb6 <LL_EXTI_Init+0xe2>
      {
        switch (EXTI_InitStruct->Trigger)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	7a9b      	ldrb	r3, [r3, #10]
 8003e5c:	2b03      	cmp	r3, #3
 8003e5e:	d01c      	beq.n	8003e9a <LL_EXTI_Init+0xc6>
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	dc25      	bgt.n	8003eb0 <LL_EXTI_Init+0xdc>
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d002      	beq.n	8003e6e <LL_EXTI_Init+0x9a>
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d00b      	beq.n	8003e84 <LL_EXTI_Init+0xb0>
 8003e6c:	e020      	b.n	8003eb0 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff ff86 	bl	8003d84 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff ff11 	bl	8003ca4 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003e82:	e019      	b.n	8003eb8 <LL_EXTI_Init+0xe4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff ff2f 	bl	8003cec <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7ff ff52 	bl	8003d3c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003e98:	e00e      	b.n	8003eb8 <LL_EXTI_Init+0xe4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7ff ff00 	bl	8003ca4 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7ff ff47 	bl	8003d3c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003eae:	e003      	b.n	8003eb8 <LL_EXTI_Init+0xe4>
          default:
            status = ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
            break;
 8003eb4:	e000      	b.n	8003eb8 <LL_EXTI_Init+0xe4>
        }
      }
 8003eb6:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d076      	beq.n	8003fae <LL_EXTI_Init+0x1da>
    {
      switch (EXTI_InitStruct->Mode)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7a5b      	ldrb	r3, [r3, #9]
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d01c      	beq.n	8003f02 <LL_EXTI_Init+0x12e>
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	dc25      	bgt.n	8003f18 <LL_EXTI_Init+0x144>
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <LL_EXTI_Init+0x102>
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d00b      	beq.n	8003eec <LL_EXTI_Init+0x118>
 8003ed4:	e020      	b.n	8003f18 <LL_EXTI_Init+0x144>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff fece 	bl	8003c7c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fe57 	bl	8003b98 <LL_EXTI_EnableIT_32_63>
          break;
 8003eea:	e018      	b.n	8003f1e <LL_EXTI_Init+0x14a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff fe77 	bl	8003be4 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fe98 	bl	8003c30 <LL_EXTI_EnableEvent_32_63>
          break;
 8003f00:	e00d      	b.n	8003f1e <LL_EXTI_Init+0x14a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fe46 	bl	8003b98 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7ff fe8d 	bl	8003c30 <LL_EXTI_EnableEvent_32_63>
          break;
 8003f16:	e002      	b.n	8003f1e <LL_EXTI_Init+0x14a>
        default:
          status = ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	73fb      	strb	r3, [r7, #15]
          break;
 8003f1c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	7a9b      	ldrb	r3, [r3, #10]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d043      	beq.n	8003fae <LL_EXTI_Init+0x1da>
      {
        switch (EXTI_InitStruct->Trigger)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	7a9b      	ldrb	r3, [r3, #10]
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	d01c      	beq.n	8003f68 <LL_EXTI_Init+0x194>
 8003f2e:	2b03      	cmp	r3, #3
 8003f30:	dc25      	bgt.n	8003f7e <LL_EXTI_Init+0x1aa>
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d002      	beq.n	8003f3c <LL_EXTI_Init+0x168>
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d00b      	beq.n	8003f52 <LL_EXTI_Init+0x17e>
 8003f3a:	e020      	b.n	8003f7e <LL_EXTI_Init+0x1aa>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ff33 	bl	8003dac <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7ff febc 	bl	8003cc8 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8003f50:	e02e      	b.n	8003fb0 <LL_EXTI_Init+0x1dc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff fedc 	bl	8003d14 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff fefd 	bl	8003d60 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003f66:	e023      	b.n	8003fb0 <LL_EXTI_Init+0x1dc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff feab 	bl	8003cc8 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7ff fef2 	bl	8003d60 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8003f7c:	e018      	b.n	8003fb0 <LL_EXTI_Init+0x1dc>
          default:
            status = ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	73fb      	strb	r3, [r7, #15]
            break;
 8003f82:	e015      	b.n	8003fb0 <LL_EXTI_Init+0x1dc>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff fe17 	bl	8003bbc <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff fe5e 	bl	8003c54 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7ff fe21 	bl	8003be4 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7ff fe68 	bl	8003c7c <LL_EXTI_DisableEvent_32_63>
 8003fac:	e000      	b.n	8003fb0 <LL_EXTI_Init+0x1dc>
      }
 8003fae:	bf00      	nop
#endif
  }
  return status;
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <LL_GPIO_SetPinMode>:
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b089      	sub	sp, #36	; 0x24
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	fa93 f3a3 	rbit	r3, r3
 8003fd4:	613b      	str	r3, [r7, #16]
  return result;
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	fab3 f383 	clz	r3, r3
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	2103      	movs	r1, #3
 8003fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	401a      	ands	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	fa93 f3a3 	rbit	r3, r3
 8003ff4:	61bb      	str	r3, [r7, #24]
  return result;
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	fab3 f383 	clz	r3, r3
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	6879      	ldr	r1, [r7, #4]
 8004002:	fa01 f303 	lsl.w	r3, r1, r3
 8004006:	431a      	orrs	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	601a      	str	r2, [r3, #0]
}
 800400c:	bf00      	nop
 800400e:	3724      	adds	r7, #36	; 0x24
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <LL_GPIO_SetPinOutputType>:
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	43db      	mvns	r3, r3
 800402c:	401a      	ands	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	fb01 f303 	mul.w	r3, r1, r3
 8004036:	431a      	orrs	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	605a      	str	r2, [r3, #4]
}
 800403c:	bf00      	nop
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <LL_GPIO_SetPinSpeed>:
{
 8004048:	b480      	push	{r7}
 800404a:	b089      	sub	sp, #36	; 0x24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	fa93 f3a3 	rbit	r3, r3
 8004062:	613b      	str	r3, [r7, #16]
  return result;
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	fab3 f383 	clz	r3, r3
 800406a:	b2db      	uxtb	r3, r3
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	2103      	movs	r1, #3
 8004070:	fa01 f303 	lsl.w	r3, r1, r3
 8004074:	43db      	mvns	r3, r3
 8004076:	401a      	ands	r2, r3
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	fa93 f3a3 	rbit	r3, r3
 8004082:	61bb      	str	r3, [r7, #24]
  return result;
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	fab3 f383 	clz	r3, r3
 800408a:	b2db      	uxtb	r3, r3
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	fa01 f303 	lsl.w	r3, r1, r3
 8004094:	431a      	orrs	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	609a      	str	r2, [r3, #8]
}
 800409a:	bf00      	nop
 800409c:	3724      	adds	r7, #36	; 0x24
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <LL_GPIO_SetPinPull>:
{
 80040a6:	b480      	push	{r7}
 80040a8:	b089      	sub	sp, #36	; 0x24
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	60f8      	str	r0, [r7, #12]
 80040ae:	60b9      	str	r1, [r7, #8]
 80040b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	68da      	ldr	r2, [r3, #12]
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	613b      	str	r3, [r7, #16]
  return result;
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	fab3 f383 	clz	r3, r3
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	2103      	movs	r1, #3
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	43db      	mvns	r3, r3
 80040d4:	401a      	ands	r2, r3
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	fa93 f3a3 	rbit	r3, r3
 80040e0:	61bb      	str	r3, [r7, #24]
  return result;
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	fab3 f383 	clz	r3, r3
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	fa01 f303 	lsl.w	r3, r1, r3
 80040f2:	431a      	orrs	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	60da      	str	r2, [r3, #12]
}
 80040f8:	bf00      	nop
 80040fa:	3724      	adds	r7, #36	; 0x24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <LL_GPIO_SetAFPin_0_7>:
{
 8004104:	b480      	push	{r7}
 8004106:	b089      	sub	sp, #36	; 0x24
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1a      	ldr	r2, [r3, #32]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	fa93 f3a3 	rbit	r3, r3
 800411e:	613b      	str	r3, [r7, #16]
  return result;
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	fab3 f383 	clz	r3, r3
 8004126:	b2db      	uxtb	r3, r3
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	210f      	movs	r1, #15
 800412c:	fa01 f303 	lsl.w	r3, r1, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	401a      	ands	r2, r3
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	fa93 f3a3 	rbit	r3, r3
 800413e:	61bb      	str	r3, [r7, #24]
  return result;
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	fab3 f383 	clz	r3, r3
 8004146:	b2db      	uxtb	r3, r3
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	fa01 f303 	lsl.w	r3, r1, r3
 8004150:	431a      	orrs	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	621a      	str	r2, [r3, #32]
}
 8004156:	bf00      	nop
 8004158:	3724      	adds	r7, #36	; 0x24
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <LL_GPIO_SetAFPin_8_15>:
{
 8004162:	b480      	push	{r7}
 8004164:	b089      	sub	sp, #36	; 0x24
 8004166:	af00      	add	r7, sp, #0
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	0a1b      	lsrs	r3, r3, #8
 8004176:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	fa93 f3a3 	rbit	r3, r3
 800417e:	613b      	str	r3, [r7, #16]
  return result;
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	210f      	movs	r1, #15
 800418c:	fa01 f303 	lsl.w	r3, r1, r3
 8004190:	43db      	mvns	r3, r3
 8004192:	401a      	ands	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	0a1b      	lsrs	r3, r3, #8
 8004198:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	fa93 f3a3 	rbit	r3, r3
 80041a0:	61bb      	str	r3, [r7, #24]
  return result;
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	fab3 f383 	clz	r3, r3
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	fa01 f303 	lsl.w	r3, r1, r3
 80041b2:	431a      	orrs	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80041b8:	bf00      	nop
 80041ba:	3724      	adds	r7, #36	; 0x24
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b088      	sub	sp, #32
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	fa93 f3a3 	rbit	r3, r3
 80041da:	613b      	str	r3, [r7, #16]
  return result;
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	fab3 f383 	clz	r3, r3
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80041e6:	e051      	b.n	800428c <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	2101      	movs	r1, #1
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	fa01 f303 	lsl.w	r3, r1, r3
 80041f4:	4013      	ands	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d043      	beq.n	8004286 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d003      	beq.n	800420e <LL_GPIO_Init+0x4a>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d10e      	bne.n	800422c <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	461a      	mov	r2, r3
 8004214:	69b9      	ldr	r1, [r7, #24]
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7ff ff16 	bl	8004048 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	6819      	ldr	r1, [r3, #0]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	461a      	mov	r2, r3
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff fef6 	bl	8004018 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	461a      	mov	r2, r3
 8004232:	69b9      	ldr	r1, [r7, #24]
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f7ff ff36 	bl	80040a6 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2b02      	cmp	r3, #2
 8004240:	d11a      	bne.n	8004278 <LL_GPIO_Init+0xb4>
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	fa93 f3a3 	rbit	r3, r3
 800424c:	60bb      	str	r3, [r7, #8]
  return result;
 800424e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8004250:	fab3 f383 	clz	r3, r3
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b07      	cmp	r3, #7
 8004258:	d807      	bhi.n	800426a <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	461a      	mov	r2, r3
 8004260:	69b9      	ldr	r1, [r7, #24]
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f7ff ff4e 	bl	8004104 <LL_GPIO_SetAFPin_0_7>
 8004268:	e006      	b.n	8004278 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	461a      	mov	r2, r3
 8004270:	69b9      	ldr	r1, [r7, #24]
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff ff75 	bl	8004162 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	461a      	mov	r2, r3
 800427e:	69b9      	ldr	r1, [r7, #24]
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff fe9a 	bl	8003fba <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	3301      	adds	r3, #1
 800428a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	fa22 f303 	lsr.w	r3, r2, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1a6      	bne.n	80041e8 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <LL_I2C_Enable>:
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f043 0201 	orr.w	r2, r3, #1
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	601a      	str	r2, [r3, #0]
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <LL_I2C_Disable>:
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f023 0201 	bic.w	r2, r3, #1
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	601a      	str	r2, [r3, #0]
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <LL_I2C_ConfigFilters>:
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	0219      	lsls	r1, r3, #8
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	430b      	orrs	r3, r1
 8004300:	431a      	orrs	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	601a      	str	r2, [r3, #0]
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <LL_I2C_SetOwnAddress1>:
{
 8004312:	b480      	push	{r7}
 8004314:	b085      	sub	sp, #20
 8004316:	af00      	add	r7, sp, #0
 8004318:	60f8      	str	r0, [r7, #12]
 800431a:	60b9      	str	r1, [r7, #8]
 800431c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004326:	f023 0307 	bic.w	r3, r3, #7
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	430a      	orrs	r2, r1
 8004330:	431a      	orrs	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	609a      	str	r2, [r3, #8]
}
 8004336:	bf00      	nop
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <LL_I2C_EnableOwnAddress1>:
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	609a      	str	r2, [r3, #8]
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <LL_I2C_DisableOwnAddress1>:
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	609a      	str	r2, [r3, #8]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <LL_I2C_SetTiming>:
{
 8004382:	b480      	push	{r7}
 8004384:	b083      	sub	sp, #12
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
 800438a:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	611a      	str	r2, [r3, #16]
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <LL_I2C_SetMode>:
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
 80043a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	601a      	str	r2, [r3, #0]
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <LL_I2C_AcknowledgeNextData>:
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	431a      	orrs	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	605a      	str	r2, [r3, #4]
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b082      	sub	sp, #8
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f7ff ff65 	bl	80042c4 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	6899      	ldr	r1, [r3, #8]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	461a      	mov	r2, r3
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f7ff ff6d 	bl	80042e4 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	4619      	mov	r1, r3
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f7ff ffb6 	bl	8004382 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7ff ff44 	bl	80042a4 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7ff ffa0 	bl	8004362 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	6919      	ldr	r1, [r3, #16]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	461a      	mov	r2, r3
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ff70 	bl	8004312 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d002      	beq.n	8004440 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7ff ff81 	bl	8004342 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4619      	mov	r1, r3
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f7ff ffa9 	bl	800439e <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	4619      	mov	r1, r3
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff ffb6 	bl	80043c4 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <LL_TIM_SetPrescaler>:
{
 8004462:	b480      	push	{r7}
 8004464:	b083      	sub	sp, #12
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
 800446a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <LL_TIM_SetAutoReload>:
{
 800447e:	b480      	push	{r7}
 8004480:	b083      	sub	sp, #12
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
 8004486:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800448e:	bf00      	nop
 8004490:	370c      	adds	r7, #12
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <LL_TIM_SetRepetitionCounter>:
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
 80044a2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <LL_TIM_OC_SetCompareCH1>:
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
 80044be:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <LL_TIM_OC_SetCompareCH2>:
{
 80044d2:	b480      	push	{r7}
 80044d4:	b083      	sub	sp, #12
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
 80044da:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <LL_TIM_OC_SetCompareCH3>:
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
 80044f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <LL_TIM_OC_SetCompareCH4>:
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
 8004512:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	641a      	str	r2, [r3, #64]	; 0x40
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <LL_TIM_OC_SetCompareCH5>:
{
 8004526:	b480      	push	{r7}
 8004528:	b083      	sub	sp, #12
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
 800452e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	659a      	str	r2, [r3, #88]	; 0x58
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <LL_TIM_OC_SetCompareCH6>:
{
 8004546:	b480      	push	{r7}
 8004548:	b083      	sub	sp, #12
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
 800454e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f043 0201 	orr.w	r2, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	615a      	str	r2, [r3, #20]
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
	...

08004584 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a2f      	ldr	r2, [pc, #188]	; (8004654 <LL_TIM_Init+0xd0>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d007      	beq.n	80045ac <LL_TIM_Init+0x28>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045a2:	d003      	beq.n	80045ac <LL_TIM_Init+0x28>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a2c      	ldr	r2, [pc, #176]	; (8004658 <LL_TIM_Init+0xd4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d106      	bne.n	80045ba <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a25      	ldr	r2, [pc, #148]	; (8004654 <LL_TIM_Init+0xd0>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d013      	beq.n	80045ea <LL_TIM_Init+0x66>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c8:	d00f      	beq.n	80045ea <LL_TIM_Init+0x66>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a22      	ldr	r2, [pc, #136]	; (8004658 <LL_TIM_Init+0xd4>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00b      	beq.n	80045ea <LL_TIM_Init+0x66>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a21      	ldr	r2, [pc, #132]	; (800465c <LL_TIM_Init+0xd8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d007      	beq.n	80045ea <LL_TIM_Init+0x66>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a20      	ldr	r2, [pc, #128]	; (8004660 <LL_TIM_Init+0xdc>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d003      	beq.n	80045ea <LL_TIM_Init+0x66>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a1f      	ldr	r2, [pc, #124]	; (8004664 <LL_TIM_Init+0xe0>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d106      	bne.n	80045f8 <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	4619      	mov	r1, r3
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f7ff ff3a 	bl	800447e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	881b      	ldrh	r3, [r3, #0]
 800460e:	4619      	mov	r1, r3
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f7ff ff26 	bl	8004462 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a0e      	ldr	r2, [pc, #56]	; (8004654 <LL_TIM_Init+0xd0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d00b      	beq.n	8004636 <LL_TIM_Init+0xb2>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a0e      	ldr	r2, [pc, #56]	; (800465c <LL_TIM_Init+0xd8>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d007      	beq.n	8004636 <LL_TIM_Init+0xb2>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a0d      	ldr	r2, [pc, #52]	; (8004660 <LL_TIM_Init+0xdc>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d003      	beq.n	8004636 <LL_TIM_Init+0xb2>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a0c      	ldr	r2, [pc, #48]	; (8004664 <LL_TIM_Init+0xe0>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d105      	bne.n	8004642 <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	4619      	mov	r1, r3
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7ff ff2c 	bl	800449a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7ff ff8d 	bl	8004562 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40000400 	.word	0x40000400
 800465c:	40014000 	.word	0x40014000
 8004660:	40014400 	.word	0x40014400
 8004664:	40014800 	.word	0x40014800

08004668 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800467e:	d045      	beq.n	800470c <LL_TIM_OC_Init+0xa4>
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004686:	d848      	bhi.n	800471a <LL_TIM_OC_Init+0xb2>
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800468e:	d036      	beq.n	80046fe <LL_TIM_OC_Init+0x96>
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004696:	d840      	bhi.n	800471a <LL_TIM_OC_Init+0xb2>
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800469e:	d027      	beq.n	80046f0 <LL_TIM_OC_Init+0x88>
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046a6:	d838      	bhi.n	800471a <LL_TIM_OC_Init+0xb2>
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ae:	d018      	beq.n	80046e2 <LL_TIM_OC_Init+0x7a>
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046b6:	d830      	bhi.n	800471a <LL_TIM_OC_Init+0xb2>
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d003      	beq.n	80046c6 <LL_TIM_OC_Init+0x5e>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b10      	cmp	r3, #16
 80046c2:	d007      	beq.n	80046d4 <LL_TIM_OC_Init+0x6c>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 80046c4:	e029      	b.n	800471a <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80046c6:	6879      	ldr	r1, [r7, #4]
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f82d 	bl	8004728 <OC1Config>
 80046ce:	4603      	mov	r3, r0
 80046d0:	75fb      	strb	r3, [r7, #23]
      break;
 80046d2:	e023      	b.n	800471c <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 f8a0 	bl	800481c <OC2Config>
 80046dc:	4603      	mov	r3, r0
 80046de:	75fb      	strb	r3, [r7, #23]
      break;
 80046e0:	e01c      	b.n	800471c <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	68f8      	ldr	r0, [r7, #12]
 80046e6:	f000 f917 	bl	8004918 <OC3Config>
 80046ea:	4603      	mov	r3, r0
 80046ec:	75fb      	strb	r3, [r7, #23]
      break;
 80046ee:	e015      	b.n	800471c <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f98e 	bl	8004a14 <OC4Config>
 80046f8:	4603      	mov	r3, r0
 80046fa:	75fb      	strb	r3, [r7, #23]
      break;
 80046fc:	e00e      	b.n	800471c <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 f9ed 	bl	8004ae0 <OC5Config>
 8004706:	4603      	mov	r3, r0
 8004708:	75fb      	strb	r3, [r7, #23]
      break;
 800470a:	e007      	b.n	800471c <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 fa44 	bl	8004b9c <OC6Config>
 8004714:	4603      	mov	r3, r0
 8004716:	75fb      	strb	r3, [r7, #23]
      break;
 8004718:	e000      	b.n	800471c <LL_TIM_OC_Init+0xb4>
      break;
 800471a:	bf00      	nop
  }

  return result;
 800471c:	7dfb      	ldrb	r3, [r7, #23]
}
 800471e:	4618      	mov	r0, r3
 8004720:	3718      	adds	r7, #24
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
	...

08004728 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	f023 0201 	bic.w	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0303 	bic.w	r3, r3, #3
 8004756:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800475e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	6812      	ldr	r2, [r2, #0]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f023 0202 	bic.w	r2, r3, #2
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	f023 0201 	bic.w	r2, r3, #1
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a20      	ldr	r2, [pc, #128]	; (800480c <OC1Config+0xe4>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d00b      	beq.n	80047a6 <OC1Config+0x7e>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a1f      	ldr	r2, [pc, #124]	; (8004810 <OC1Config+0xe8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d007      	beq.n	80047a6 <OC1Config+0x7e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a1e      	ldr	r2, [pc, #120]	; (8004814 <OC1Config+0xec>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d003      	beq.n	80047a6 <OC1Config+0x7e>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a1d      	ldr	r2, [pc, #116]	; (8004818 <OC1Config+0xf0>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d11e      	bne.n	80047e4 <OC1Config+0xbc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f023 0208 	bic.w	r2, r3, #8
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f023 0204 	bic.w	r2, r3, #4
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4313      	orrs	r3, r2
 80047c4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	4313      	orrs	r3, r2
 80047e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	4619      	mov	r1, r3
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7ff fe5d 	bl	80044b6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40012c00 	.word	0x40012c00
 8004810:	40014000 	.word	0x40014000
 8004814:	40014400 	.word	0x40014400
 8004818:	40014800 	.word	0x40014800

0800481c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	f023 0210 	bic.w	r2, r3, #16
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800484a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	6812      	ldr	r2, [r2, #0]
 800485a:	0212      	lsls	r2, r2, #8
 800485c:	4313      	orrs	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f023 0220 	bic.w	r2, r3, #32
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	4313      	orrs	r3, r2
 800486e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f023 0210 	bic.w	r2, r3, #16
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	4313      	orrs	r3, r2
 800487e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a21      	ldr	r2, [pc, #132]	; (8004908 <OC2Config+0xec>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00b      	beq.n	80048a0 <OC2Config+0x84>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a20      	ldr	r2, [pc, #128]	; (800490c <OC2Config+0xf0>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d007      	beq.n	80048a0 <OC2Config+0x84>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a1f      	ldr	r2, [pc, #124]	; (8004910 <OC2Config+0xf4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d003      	beq.n	80048a0 <OC2Config+0x84>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a1e      	ldr	r2, [pc, #120]	; (8004914 <OC2Config+0xf8>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d11f      	bne.n	80048e0 <OC2Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	019b      	lsls	r3, r3, #6
 80048ac:	4313      	orrs	r3, r2
 80048ae:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	019b      	lsls	r3, r3, #6
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4313      	orrs	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	4313      	orrs	r3, r2
 80048de:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4619      	mov	r1, r3
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff fded 	bl	80044d2 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40014000 	.word	0x40014000
 8004910:	40014400 	.word	0x40014400
 8004914:	40014800 	.word	0x40014800

08004918 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0303 	bic.w	r3, r3, #3
 8004946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800494e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	6812      	ldr	r2, [r2, #0]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	021b      	lsls	r3, r3, #8
 8004966:	4313      	orrs	r3, r2
 8004968:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	021b      	lsls	r3, r3, #8
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a21      	ldr	r2, [pc, #132]	; (8004a04 <OC3Config+0xec>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d00b      	beq.n	800499a <OC3Config+0x82>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a20      	ldr	r2, [pc, #128]	; (8004a08 <OC3Config+0xf0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d007      	beq.n	800499a <OC3Config+0x82>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a1f      	ldr	r2, [pc, #124]	; (8004a0c <OC3Config+0xf4>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d003      	beq.n	800499a <OC3Config+0x82>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a1e      	ldr	r2, [pc, #120]	; (8004a10 <OC3Config+0xf8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d11f      	bne.n	80049da <OC3Config+0xc2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	029b      	lsls	r3, r3, #10
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	029b      	lsls	r3, r3, #10
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	4313      	orrs	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	015b      	lsls	r3, r3, #5
 80049d6:	4313      	orrs	r3, r2
 80049d8:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	4619      	mov	r1, r3
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7ff fd7e 	bl	80044ee <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3718      	adds	r7, #24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	40012c00 	.word	0x40012c00
 8004a08:	40014000 	.word	0x40014000
 8004a0c:	40014400 	.word	0x40014400
 8004a10:	40014800 	.word	0x40014800

08004a14 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	6812      	ldr	r2, [r2, #0]
 8004a52:	0212      	lsls	r2, r2, #8
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	031b      	lsls	r3, r3, #12
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	031b      	lsls	r3, r3, #12
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a15      	ldr	r2, [pc, #84]	; (8004ad0 <OC4Config+0xbc>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d00b      	beq.n	8004a98 <OC4Config+0x84>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a14      	ldr	r2, [pc, #80]	; (8004ad4 <OC4Config+0xc0>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d007      	beq.n	8004a98 <OC4Config+0x84>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a13      	ldr	r2, [pc, #76]	; (8004ad8 <OC4Config+0xc4>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d003      	beq.n	8004a98 <OC4Config+0x84>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a12      	ldr	r2, [pc, #72]	; (8004adc <OC4Config+0xc8>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d107      	bne.n	8004aa8 <OC4Config+0x94>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	019b      	lsls	r3, r3, #6
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	4619      	mov	r1, r3
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff fd25 	bl	800450a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40012c00 	.word	0x40012c00
 8004ad4:	40014000 	.word	0x40014000
 8004ad8:	40014400 	.word	0x40014400
 8004adc:	40014800 	.word	0x40014800

08004ae0 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b00:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	6812      	ldr	r2, [r2, #0]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	041b      	lsls	r3, r3, #16
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	041b      	lsls	r3, r3, #16
 8004b30:	4313      	orrs	r3, r2
 8004b32:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a15      	ldr	r2, [pc, #84]	; (8004b8c <OC5Config+0xac>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d00b      	beq.n	8004b54 <OC5Config+0x74>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a14      	ldr	r2, [pc, #80]	; (8004b90 <OC5Config+0xb0>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d007      	beq.n	8004b54 <OC5Config+0x74>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a13      	ldr	r2, [pc, #76]	; (8004b94 <OC5Config+0xb4>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d003      	beq.n	8004b54 <OC5Config+0x74>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a12      	ldr	r2, [pc, #72]	; (8004b98 <OC5Config+0xb8>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d109      	bne.n	8004b68 <OC5Config+0x88>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	4619      	mov	r1, r3
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7ff fcd6 	bl	8004526 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40012c00 	.word	0x40012c00
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800

08004b9c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbc:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	0212      	lsls	r2, r2, #8
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	051b      	lsls	r3, r3, #20
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	051b      	lsls	r3, r3, #20
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a14      	ldr	r2, [pc, #80]	; (8004c48 <OC6Config+0xac>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00b      	beq.n	8004c12 <OC6Config+0x76>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a13      	ldr	r2, [pc, #76]	; (8004c4c <OC6Config+0xb0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d007      	beq.n	8004c12 <OC6Config+0x76>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a12      	ldr	r2, [pc, #72]	; (8004c50 <OC6Config+0xb4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d003      	beq.n	8004c12 <OC6Config+0x76>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a11      	ldr	r2, [pc, #68]	; (8004c54 <OC6Config+0xb8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d109      	bne.n	8004c26 <OC6Config+0x8a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	029b      	lsls	r3, r3, #10
 8004c20:	431a      	orrs	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	4619      	mov	r1, r3
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7ff fc87 	bl	8004546 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40012c00 	.word	0x40012c00
 8004c4c:	40014000 	.word	0x40014000
 8004c50:	40014400 	.word	0x40014400
 8004c54:	40014800 	.word	0x40014800

08004c58 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6a:	4a07      	ldr	r2, [pc, #28]	; (8004c88 <LL_InitTick+0x30>)
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004c70:	4b05      	ldr	r3, [pc, #20]	; (8004c88 <LL_InitTick+0x30>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c76:	4b04      	ldr	r3, [pc, #16]	; (8004c88 <LL_InitTick+0x30>)
 8004c78:	2205      	movs	r2, #5
 8004c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr
 8004c88:	e000e010 	.word	0xe000e010

08004c8c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004c94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff ffdd 	bl	8004c58 <LL_InitTick>
}
 8004c9e:	bf00      	nop
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004cb0:	4b0f      	ldr	r3, [pc, #60]	; (8004cf0 <LL_mDelay+0x48>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8004cb6:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbe:	d00c      	beq.n	8004cda <LL_mDelay+0x32>
  {
    Delay++;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8004cc6:	e008      	b.n	8004cda <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8004cc8:	4b09      	ldr	r3, [pc, #36]	; (8004cf0 <LL_mDelay+0x48>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <LL_mDelay+0x32>
    {
      Delay--;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	607b      	str	r3, [r7, #4]
  while (Delay)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f3      	bne.n	8004cc8 <LL_mDelay+0x20>
    }
  }
}
 8004ce0:	bf00      	nop
 8004ce2:	bf00      	nop
 8004ce4:	3714      	adds	r7, #20
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	e000e010 	.word	0xe000e010

08004cf4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004cfc:	4a04      	ldr	r2, [pc, #16]	; (8004d10 <LL_SetSystemCoreClock+0x1c>)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6013      	str	r3, [r2, #0]
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	20000004 	.word	0x20000004

08004d14 <gcvt>:
 8004d14:	b530      	push	{r4, r5, lr}
 8004d16:	2200      	movs	r2, #0
 8004d18:	b085      	sub	sp, #20
 8004d1a:	460c      	mov	r4, r1
 8004d1c:	4605      	mov	r5, r0
 8004d1e:	2300      	movs	r3, #0
 8004d20:	ec51 0b10 	vmov	r0, r1, d0
 8004d24:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004d28:	f7fb fed8 	bl	8000adc <__aeabi_dcmplt>
 8004d2c:	ed9d 0b02 	vldr	d0, [sp, #8]
 8004d30:	4622      	mov	r2, r4
 8004d32:	b118      	cbz	r0, 8004d3c <gcvt+0x28>
 8004d34:	232d      	movs	r3, #45	; 0x2d
 8004d36:	f802 3b01 	strb.w	r3, [r2], #1
 8004d3a:	3d01      	subs	r5, #1
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	4806      	ldr	r0, [pc, #24]	; (8004d58 <gcvt+0x44>)
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	4629      	mov	r1, r5
 8004d44:	2367      	movs	r3, #103	; 0x67
 8004d46:	6800      	ldr	r0, [r0, #0]
 8004d48:	f000 f906 	bl	8004f58 <_gcvt>
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	bf14      	ite	ne
 8004d50:	4620      	movne	r0, r4
 8004d52:	2000      	moveq	r0, #0
 8004d54:	b005      	add	sp, #20
 8004d56:	bd30      	pop	{r4, r5, pc}
 8004d58:	20000008 	.word	0x20000008

08004d5c <__errno>:
 8004d5c:	4b01      	ldr	r3, [pc, #4]	; (8004d64 <__errno+0x8>)
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	20000008 	.word	0x20000008

08004d68 <__libc_init_array>:
 8004d68:	b570      	push	{r4, r5, r6, lr}
 8004d6a:	4d0d      	ldr	r5, [pc, #52]	; (8004da0 <__libc_init_array+0x38>)
 8004d6c:	4c0d      	ldr	r4, [pc, #52]	; (8004da4 <__libc_init_array+0x3c>)
 8004d6e:	1b64      	subs	r4, r4, r5
 8004d70:	10a4      	asrs	r4, r4, #2
 8004d72:	2600      	movs	r6, #0
 8004d74:	42a6      	cmp	r6, r4
 8004d76:	d109      	bne.n	8004d8c <__libc_init_array+0x24>
 8004d78:	4d0b      	ldr	r5, [pc, #44]	; (8004da8 <__libc_init_array+0x40>)
 8004d7a:	4c0c      	ldr	r4, [pc, #48]	; (8004dac <__libc_init_array+0x44>)
 8004d7c:	f003 fa14 	bl	80081a8 <_init>
 8004d80:	1b64      	subs	r4, r4, r5
 8004d82:	10a4      	asrs	r4, r4, #2
 8004d84:	2600      	movs	r6, #0
 8004d86:	42a6      	cmp	r6, r4
 8004d88:	d105      	bne.n	8004d96 <__libc_init_array+0x2e>
 8004d8a:	bd70      	pop	{r4, r5, r6, pc}
 8004d8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d90:	4798      	blx	r3
 8004d92:	3601      	adds	r6, #1
 8004d94:	e7ee      	b.n	8004d74 <__libc_init_array+0xc>
 8004d96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d9a:	4798      	blx	r3
 8004d9c:	3601      	adds	r6, #1
 8004d9e:	e7f2      	b.n	8004d86 <__libc_init_array+0x1e>
 8004da0:	0800850c 	.word	0x0800850c
 8004da4:	0800850c 	.word	0x0800850c
 8004da8:	0800850c 	.word	0x0800850c
 8004dac:	08008510 	.word	0x08008510

08004db0 <memset>:
 8004db0:	4402      	add	r2, r0
 8004db2:	4603      	mov	r3, r0
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d100      	bne.n	8004dba <memset+0xa>
 8004db8:	4770      	bx	lr
 8004dba:	f803 1b01 	strb.w	r1, [r3], #1
 8004dbe:	e7f9      	b.n	8004db4 <memset+0x4>

08004dc0 <siprintf>:
 8004dc0:	b40e      	push	{r1, r2, r3}
 8004dc2:	b500      	push	{lr}
 8004dc4:	b09c      	sub	sp, #112	; 0x70
 8004dc6:	ab1d      	add	r3, sp, #116	; 0x74
 8004dc8:	9002      	str	r0, [sp, #8]
 8004dca:	9006      	str	r0, [sp, #24]
 8004dcc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004dd0:	4809      	ldr	r0, [pc, #36]	; (8004df8 <siprintf+0x38>)
 8004dd2:	9107      	str	r1, [sp, #28]
 8004dd4:	9104      	str	r1, [sp, #16]
 8004dd6:	4909      	ldr	r1, [pc, #36]	; (8004dfc <siprintf+0x3c>)
 8004dd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ddc:	9105      	str	r1, [sp, #20]
 8004dde:	6800      	ldr	r0, [r0, #0]
 8004de0:	9301      	str	r3, [sp, #4]
 8004de2:	a902      	add	r1, sp, #8
 8004de4:	f000 fe00 	bl	80059e8 <_svfiprintf_r>
 8004de8:	9b02      	ldr	r3, [sp, #8]
 8004dea:	2200      	movs	r2, #0
 8004dec:	701a      	strb	r2, [r3, #0]
 8004dee:	b01c      	add	sp, #112	; 0x70
 8004df0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004df4:	b003      	add	sp, #12
 8004df6:	4770      	bx	lr
 8004df8:	20000008 	.word	0x20000008
 8004dfc:	ffff0208 	.word	0xffff0208

08004e00 <strcat>:
 8004e00:	b510      	push	{r4, lr}
 8004e02:	4602      	mov	r2, r0
 8004e04:	7814      	ldrb	r4, [r2, #0]
 8004e06:	4613      	mov	r3, r2
 8004e08:	3201      	adds	r2, #1
 8004e0a:	2c00      	cmp	r4, #0
 8004e0c:	d1fa      	bne.n	8004e04 <strcat+0x4>
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e14:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004e18:	2a00      	cmp	r2, #0
 8004e1a:	d1f9      	bne.n	8004e10 <strcat+0x10>
 8004e1c:	bd10      	pop	{r4, pc}

08004e1e <strncat>:
 8004e1e:	b530      	push	{r4, r5, lr}
 8004e20:	4604      	mov	r4, r0
 8004e22:	7825      	ldrb	r5, [r4, #0]
 8004e24:	4623      	mov	r3, r4
 8004e26:	3401      	adds	r4, #1
 8004e28:	2d00      	cmp	r5, #0
 8004e2a:	d1fa      	bne.n	8004e22 <strncat+0x4>
 8004e2c:	3a01      	subs	r2, #1
 8004e2e:	d304      	bcc.n	8004e3a <strncat+0x1c>
 8004e30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e34:	f803 4b01 	strb.w	r4, [r3], #1
 8004e38:	b904      	cbnz	r4, 8004e3c <strncat+0x1e>
 8004e3a:	bd30      	pop	{r4, r5, pc}
 8004e3c:	2a00      	cmp	r2, #0
 8004e3e:	d1f5      	bne.n	8004e2c <strncat+0xe>
 8004e40:	701a      	strb	r2, [r3, #0]
 8004e42:	e7f3      	b.n	8004e2c <strncat+0xe>

08004e44 <strncpy>:
 8004e44:	b510      	push	{r4, lr}
 8004e46:	3901      	subs	r1, #1
 8004e48:	4603      	mov	r3, r0
 8004e4a:	b132      	cbz	r2, 8004e5a <strncpy+0x16>
 8004e4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004e50:	f803 4b01 	strb.w	r4, [r3], #1
 8004e54:	3a01      	subs	r2, #1
 8004e56:	2c00      	cmp	r4, #0
 8004e58:	d1f7      	bne.n	8004e4a <strncpy+0x6>
 8004e5a:	441a      	add	r2, r3
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d100      	bne.n	8004e64 <strncpy+0x20>
 8004e62:	bd10      	pop	{r4, pc}
 8004e64:	f803 1b01 	strb.w	r1, [r3], #1
 8004e68:	e7f9      	b.n	8004e5e <strncpy+0x1a>

08004e6a <print_e>:
 8004e6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e6c:	b087      	sub	sp, #28
 8004e6e:	ec43 2b10 	vmov	d0, r2, r3
 8004e72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004e74:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8004e78:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004e7a:	ab04      	add	r3, sp, #16
 8004e7c:	9301      	str	r3, [sp, #4]
 8004e7e:	ab03      	add	r3, sp, #12
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	1c62      	adds	r2, r4, #1
 8004e84:	ab05      	add	r3, sp, #20
 8004e86:	460f      	mov	r7, r1
 8004e88:	2102      	movs	r1, #2
 8004e8a:	f001 f905 	bl	8006098 <_dtoa_r>
 8004e8e:	9a05      	ldr	r2, [sp, #20]
 8004e90:	f242 730f 	movw	r3, #9999	; 0x270f
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d105      	bne.n	8004ea4 <print_e+0x3a>
 8004e98:	4601      	mov	r1, r0
 8004e9a:	4638      	mov	r0, r7
 8004e9c:	f001 f848 	bl	8005f30 <strcpy>
 8004ea0:	b007      	add	sp, #28
 8004ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ea4:	463b      	mov	r3, r7
 8004ea6:	7801      	ldrb	r1, [r0, #0]
 8004ea8:	f803 1b01 	strb.w	r1, [r3], #1
 8004eac:	2c00      	cmp	r4, #0
 8004eae:	bfc8      	it	gt
 8004eb0:	2501      	movgt	r5, #1
 8004eb2:	212e      	movs	r1, #46	; 0x2e
 8004eb4:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 8004eb8:	b10f      	cbz	r7, 8004ebe <print_e+0x54>
 8004eba:	2c00      	cmp	r4, #0
 8004ebc:	dc37      	bgt.n	8004f2e <print_e+0xc4>
 8004ebe:	2e67      	cmp	r6, #103	; 0x67
 8004ec0:	d046      	beq.n	8004f50 <print_e+0xe6>
 8004ec2:	2e47      	cmp	r6, #71	; 0x47
 8004ec4:	d046      	beq.n	8004f54 <print_e+0xea>
 8004ec6:	212e      	movs	r1, #46	; 0x2e
 8004ec8:	2030      	movs	r0, #48	; 0x30
 8004eca:	2c00      	cmp	r4, #0
 8004ecc:	dc38      	bgt.n	8004f40 <print_e+0xd6>
 8004ece:	1e51      	subs	r1, r2, #1
 8004ed0:	2900      	cmp	r1, #0
 8004ed2:	bfb8      	it	lt
 8004ed4:	f1c2 0201 	rsblt	r2, r2, #1
 8004ed8:	4618      	mov	r0, r3
 8004eda:	9105      	str	r1, [sp, #20]
 8004edc:	bfbc      	itt	lt
 8004ede:	212d      	movlt	r1, #45	; 0x2d
 8004ee0:	9205      	strlt	r2, [sp, #20]
 8004ee2:	f800 6b02 	strb.w	r6, [r0], #2
 8004ee6:	bfb8      	it	lt
 8004ee8:	7059      	strblt	r1, [r3, #1]
 8004eea:	9905      	ldr	r1, [sp, #20]
 8004eec:	bfa4      	itt	ge
 8004eee:	222b      	movge	r2, #43	; 0x2b
 8004ef0:	705a      	strbge	r2, [r3, #1]
 8004ef2:	2963      	cmp	r1, #99	; 0x63
 8004ef4:	dd0b      	ble.n	8004f0e <print_e+0xa4>
 8004ef6:	2264      	movs	r2, #100	; 0x64
 8004ef8:	fb91 f2f2 	sdiv	r2, r1, r2
 8004efc:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8004f00:	1cd8      	adds	r0, r3, #3
 8004f02:	709c      	strb	r4, [r3, #2]
 8004f04:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8004f08:	fb03 1202 	mla	r2, r3, r2, r1
 8004f0c:	9205      	str	r2, [sp, #20]
 8004f0e:	9a05      	ldr	r2, [sp, #20]
 8004f10:	230a      	movs	r3, #10
 8004f12:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f16:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004f1a:	7001      	strb	r1, [r0, #0]
 8004f1c:	f06f 0109 	mvn.w	r1, #9
 8004f20:	fb01 2303 	mla	r3, r1, r3, r2
 8004f24:	3330      	adds	r3, #48	; 0x30
 8004f26:	7043      	strb	r3, [r0, #1]
 8004f28:	2300      	movs	r3, #0
 8004f2a:	7083      	strb	r3, [r0, #2]
 8004f2c:	e7b8      	b.n	8004ea0 <print_e+0x36>
 8004f2e:	b10d      	cbz	r5, 8004f34 <print_e+0xca>
 8004f30:	f803 1b01 	strb.w	r1, [r3], #1
 8004f34:	7805      	ldrb	r5, [r0, #0]
 8004f36:	f803 5b01 	strb.w	r5, [r3], #1
 8004f3a:	3c01      	subs	r4, #1
 8004f3c:	2500      	movs	r5, #0
 8004f3e:	e7b9      	b.n	8004eb4 <print_e+0x4a>
 8004f40:	b10d      	cbz	r5, 8004f46 <print_e+0xdc>
 8004f42:	f803 1b01 	strb.w	r1, [r3], #1
 8004f46:	f803 0b01 	strb.w	r0, [r3], #1
 8004f4a:	3c01      	subs	r4, #1
 8004f4c:	2500      	movs	r5, #0
 8004f4e:	e7bc      	b.n	8004eca <print_e+0x60>
 8004f50:	2665      	movs	r6, #101	; 0x65
 8004f52:	e7bc      	b.n	8004ece <print_e+0x64>
 8004f54:	2645      	movs	r6, #69	; 0x45
 8004f56:	e7ba      	b.n	8004ece <print_e+0x64>

08004f58 <_gcvt>:
 8004f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f5c:	ec55 4b10 	vmov	r4, r5, d0
 8004f60:	b088      	sub	sp, #32
 8004f62:	4681      	mov	r9, r0
 8004f64:	4688      	mov	r8, r1
 8004f66:	4616      	mov	r6, r2
 8004f68:	469a      	mov	sl, r3
 8004f6a:	ee10 0a10 	vmov	r0, s0
 8004f6e:	2200      	movs	r2, #0
 8004f70:	2300      	movs	r3, #0
 8004f72:	4629      	mov	r1, r5
 8004f74:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8004f76:	f7fb fdb1 	bl	8000adc <__aeabi_dcmplt>
 8004f7a:	b110      	cbz	r0, 8004f82 <_gcvt+0x2a>
 8004f7c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004f80:	461d      	mov	r5, r3
 8004f82:	2200      	movs	r2, #0
 8004f84:	2300      	movs	r3, #0
 8004f86:	4620      	mov	r0, r4
 8004f88:	4629      	mov	r1, r5
 8004f8a:	f7fb fd9d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f8e:	b138      	cbz	r0, 8004fa0 <_gcvt+0x48>
 8004f90:	2330      	movs	r3, #48	; 0x30
 8004f92:	7033      	strb	r3, [r6, #0]
 8004f94:	2300      	movs	r3, #0
 8004f96:	7073      	strb	r3, [r6, #1]
 8004f98:	4630      	mov	r0, r6
 8004f9a:	b008      	add	sp, #32
 8004f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa0:	a34b      	add	r3, pc, #300	; (adr r3, 80050d0 <_gcvt+0x178>)
 8004fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	4629      	mov	r1, r5
 8004faa:	f7fb fda1 	bl	8000af0 <__aeabi_dcmple>
 8004fae:	b158      	cbz	r0, 8004fc8 <_gcvt+0x70>
 8004fb0:	f108 31ff 	add.w	r1, r8, #4294967295
 8004fb4:	9100      	str	r1, [sp, #0]
 8004fb6:	e9cd a701 	strd	sl, r7, [sp, #4]
 8004fba:	4622      	mov	r2, r4
 8004fbc:	462b      	mov	r3, r5
 8004fbe:	4631      	mov	r1, r6
 8004fc0:	4648      	mov	r0, r9
 8004fc2:	f7ff ff52 	bl	8004e6a <print_e>
 8004fc6:	e7e7      	b.n	8004f98 <_gcvt+0x40>
 8004fc8:	4640      	mov	r0, r8
 8004fca:	f000 fc03 	bl	80057d4 <_mprec_log10>
 8004fce:	4622      	mov	r2, r4
 8004fd0:	ec51 0b10 	vmov	r0, r1, d0
 8004fd4:	462b      	mov	r3, r5
 8004fd6:	f7fb fd8b 	bl	8000af0 <__aeabi_dcmple>
 8004fda:	2800      	cmp	r0, #0
 8004fdc:	d1e8      	bne.n	8004fb0 <_gcvt+0x58>
 8004fde:	ab07      	add	r3, sp, #28
 8004fe0:	9301      	str	r3, [sp, #4]
 8004fe2:	ab06      	add	r3, sp, #24
 8004fe4:	9300      	str	r3, [sp, #0]
 8004fe6:	4642      	mov	r2, r8
 8004fe8:	ab05      	add	r3, sp, #20
 8004fea:	ec45 4b10 	vmov	d0, r4, r5
 8004fee:	2102      	movs	r1, #2
 8004ff0:	4648      	mov	r0, r9
 8004ff2:	f001 f851 	bl	8006098 <_dtoa_r>
 8004ff6:	9a05      	ldr	r2, [sp, #20]
 8004ff8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d00e      	beq.n	800501e <_gcvt+0xc6>
 8005000:	4633      	mov	r3, r6
 8005002:	44b0      	add	r8, r6
 8005004:	4604      	mov	r4, r0
 8005006:	f810 5b01 	ldrb.w	r5, [r0], #1
 800500a:	9905      	ldr	r1, [sp, #20]
 800500c:	eba8 0203 	sub.w	r2, r8, r3
 8005010:	b10d      	cbz	r5, 8005016 <_gcvt+0xbe>
 8005012:	2900      	cmp	r1, #0
 8005014:	dc08      	bgt.n	8005028 <_gcvt+0xd0>
 8005016:	2000      	movs	r0, #0
 8005018:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800501c:	e00d      	b.n	800503a <_gcvt+0xe2>
 800501e:	4601      	mov	r1, r0
 8005020:	4630      	mov	r0, r6
 8005022:	f000 ff85 	bl	8005f30 <strcpy>
 8005026:	e7b7      	b.n	8004f98 <_gcvt+0x40>
 8005028:	3901      	subs	r1, #1
 800502a:	f803 5b01 	strb.w	r5, [r3], #1
 800502e:	9105      	str	r1, [sp, #20]
 8005030:	e7e8      	b.n	8005004 <_gcvt+0xac>
 8005032:	f803 cb01 	strb.w	ip, [r3], #1
 8005036:	3a01      	subs	r2, #1
 8005038:	2001      	movs	r0, #1
 800503a:	2900      	cmp	r1, #0
 800503c:	460d      	mov	r5, r1
 800503e:	dc2a      	bgt.n	8005096 <_gcvt+0x13e>
 8005040:	b100      	cbz	r0, 8005044 <_gcvt+0xec>
 8005042:	9105      	str	r1, [sp, #20]
 8005044:	b90f      	cbnz	r7, 800504a <_gcvt+0xf2>
 8005046:	7821      	ldrb	r1, [r4, #0]
 8005048:	b311      	cbz	r1, 8005090 <_gcvt+0x138>
 800504a:	42b3      	cmp	r3, r6
 800504c:	bf04      	itt	eq
 800504e:	2130      	moveq	r1, #48	; 0x30
 8005050:	f803 1b01 	strbeq.w	r1, [r3], #1
 8005054:	212e      	movs	r1, #46	; 0x2e
 8005056:	7019      	strb	r1, [r3, #0]
 8005058:	9905      	ldr	r1, [sp, #20]
 800505a:	4618      	mov	r0, r3
 800505c:	2500      	movs	r5, #0
 800505e:	eba1 0c03 	sub.w	ip, r1, r3
 8005062:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8005066:	eb1c 0f00 	cmn.w	ip, r0
 800506a:	d41c      	bmi.n	80050a6 <_gcvt+0x14e>
 800506c:	2900      	cmp	r1, #0
 800506e:	f1c1 0000 	rsb	r0, r1, #0
 8005072:	bfc8      	it	gt
 8005074:	2000      	movgt	r0, #0
 8005076:	f100 0c01 	add.w	ip, r0, #1
 800507a:	4463      	add	r3, ip
 800507c:	4401      	add	r1, r0
 800507e:	b105      	cbz	r5, 8005082 <_gcvt+0x12a>
 8005080:	9105      	str	r1, [sp, #20]
 8005082:	1e61      	subs	r1, r4, #1
 8005084:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005088:	b108      	cbz	r0, 800508e <_gcvt+0x136>
 800508a:	2a00      	cmp	r2, #0
 800508c:	dc0f      	bgt.n	80050ae <_gcvt+0x156>
 800508e:	b9df      	cbnz	r7, 80050c8 <_gcvt+0x170>
 8005090:	2200      	movs	r2, #0
 8005092:	701a      	strb	r2, [r3, #0]
 8005094:	e780      	b.n	8004f98 <_gcvt+0x40>
 8005096:	2a00      	cmp	r2, #0
 8005098:	f101 31ff 	add.w	r1, r1, #4294967295
 800509c:	dcc9      	bgt.n	8005032 <_gcvt+0xda>
 800509e:	2800      	cmp	r0, #0
 80050a0:	d0d0      	beq.n	8005044 <_gcvt+0xec>
 80050a2:	9505      	str	r5, [sp, #20]
 80050a4:	e7ce      	b.n	8005044 <_gcvt+0xec>
 80050a6:	f800 ef01 	strb.w	lr, [r0, #1]!
 80050aa:	2501      	movs	r5, #1
 80050ac:	e7db      	b.n	8005066 <_gcvt+0x10e>
 80050ae:	f803 0b01 	strb.w	r0, [r3], #1
 80050b2:	3a01      	subs	r2, #1
 80050b4:	e7e6      	b.n	8005084 <_gcvt+0x12c>
 80050b6:	f801 5b01 	strb.w	r5, [r1], #1
 80050ba:	1a60      	subs	r0, r4, r1
 80050bc:	2800      	cmp	r0, #0
 80050be:	dcfa      	bgt.n	80050b6 <_gcvt+0x15e>
 80050c0:	2a00      	cmp	r2, #0
 80050c2:	bfa8      	it	ge
 80050c4:	189b      	addge	r3, r3, r2
 80050c6:	e7e3      	b.n	8005090 <_gcvt+0x138>
 80050c8:	4619      	mov	r1, r3
 80050ca:	189c      	adds	r4, r3, r2
 80050cc:	2530      	movs	r5, #48	; 0x30
 80050ce:	e7f4      	b.n	80050ba <_gcvt+0x162>
 80050d0:	eb1c432d 	.word	0xeb1c432d
 80050d4:	3f1a36e2 	.word	0x3f1a36e2

080050d8 <_Balloc>:
 80050d8:	b570      	push	{r4, r5, r6, lr}
 80050da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80050dc:	4604      	mov	r4, r0
 80050de:	460d      	mov	r5, r1
 80050e0:	b976      	cbnz	r6, 8005100 <_Balloc+0x28>
 80050e2:	2010      	movs	r0, #16
 80050e4:	f001 fdd6 	bl	8006c94 <malloc>
 80050e8:	4602      	mov	r2, r0
 80050ea:	6260      	str	r0, [r4, #36]	; 0x24
 80050ec:	b920      	cbnz	r0, 80050f8 <_Balloc+0x20>
 80050ee:	4b18      	ldr	r3, [pc, #96]	; (8005150 <_Balloc+0x78>)
 80050f0:	4818      	ldr	r0, [pc, #96]	; (8005154 <_Balloc+0x7c>)
 80050f2:	2166      	movs	r1, #102	; 0x66
 80050f4:	f000 ff24 	bl	8005f40 <__assert_func>
 80050f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050fc:	6006      	str	r6, [r0, #0]
 80050fe:	60c6      	str	r6, [r0, #12]
 8005100:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005102:	68f3      	ldr	r3, [r6, #12]
 8005104:	b183      	cbz	r3, 8005128 <_Balloc+0x50>
 8005106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800510e:	b9b8      	cbnz	r0, 8005140 <_Balloc+0x68>
 8005110:	2101      	movs	r1, #1
 8005112:	fa01 f605 	lsl.w	r6, r1, r5
 8005116:	1d72      	adds	r2, r6, #5
 8005118:	0092      	lsls	r2, r2, #2
 800511a:	4620      	mov	r0, r4
 800511c:	f000 fb78 	bl	8005810 <_calloc_r>
 8005120:	b160      	cbz	r0, 800513c <_Balloc+0x64>
 8005122:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005126:	e00e      	b.n	8005146 <_Balloc+0x6e>
 8005128:	2221      	movs	r2, #33	; 0x21
 800512a:	2104      	movs	r1, #4
 800512c:	4620      	mov	r0, r4
 800512e:	f000 fb6f 	bl	8005810 <_calloc_r>
 8005132:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005134:	60f0      	str	r0, [r6, #12]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1e4      	bne.n	8005106 <_Balloc+0x2e>
 800513c:	2000      	movs	r0, #0
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	6802      	ldr	r2, [r0, #0]
 8005142:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005146:	2300      	movs	r3, #0
 8005148:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800514c:	e7f7      	b.n	800513e <_Balloc+0x66>
 800514e:	bf00      	nop
 8005150:	08008224 	.word	0x08008224
 8005154:	0800823b 	.word	0x0800823b

08005158 <_Bfree>:
 8005158:	b570      	push	{r4, r5, r6, lr}
 800515a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800515c:	4605      	mov	r5, r0
 800515e:	460c      	mov	r4, r1
 8005160:	b976      	cbnz	r6, 8005180 <_Bfree+0x28>
 8005162:	2010      	movs	r0, #16
 8005164:	f001 fd96 	bl	8006c94 <malloc>
 8005168:	4602      	mov	r2, r0
 800516a:	6268      	str	r0, [r5, #36]	; 0x24
 800516c:	b920      	cbnz	r0, 8005178 <_Bfree+0x20>
 800516e:	4b09      	ldr	r3, [pc, #36]	; (8005194 <_Bfree+0x3c>)
 8005170:	4809      	ldr	r0, [pc, #36]	; (8005198 <_Bfree+0x40>)
 8005172:	218a      	movs	r1, #138	; 0x8a
 8005174:	f000 fee4 	bl	8005f40 <__assert_func>
 8005178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800517c:	6006      	str	r6, [r0, #0]
 800517e:	60c6      	str	r6, [r0, #12]
 8005180:	b13c      	cbz	r4, 8005192 <_Bfree+0x3a>
 8005182:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005184:	6862      	ldr	r2, [r4, #4]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800518c:	6021      	str	r1, [r4, #0]
 800518e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005192:	bd70      	pop	{r4, r5, r6, pc}
 8005194:	08008224 	.word	0x08008224
 8005198:	0800823b 	.word	0x0800823b

0800519c <__multadd>:
 800519c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a0:	690e      	ldr	r6, [r1, #16]
 80051a2:	4607      	mov	r7, r0
 80051a4:	4698      	mov	r8, r3
 80051a6:	460c      	mov	r4, r1
 80051a8:	f101 0014 	add.w	r0, r1, #20
 80051ac:	2300      	movs	r3, #0
 80051ae:	6805      	ldr	r5, [r0, #0]
 80051b0:	b2a9      	uxth	r1, r5
 80051b2:	fb02 8101 	mla	r1, r2, r1, r8
 80051b6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80051ba:	0c2d      	lsrs	r5, r5, #16
 80051bc:	fb02 c505 	mla	r5, r2, r5, ip
 80051c0:	b289      	uxth	r1, r1
 80051c2:	3301      	adds	r3, #1
 80051c4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80051c8:	429e      	cmp	r6, r3
 80051ca:	f840 1b04 	str.w	r1, [r0], #4
 80051ce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80051d2:	dcec      	bgt.n	80051ae <__multadd+0x12>
 80051d4:	f1b8 0f00 	cmp.w	r8, #0
 80051d8:	d022      	beq.n	8005220 <__multadd+0x84>
 80051da:	68a3      	ldr	r3, [r4, #8]
 80051dc:	42b3      	cmp	r3, r6
 80051de:	dc19      	bgt.n	8005214 <__multadd+0x78>
 80051e0:	6861      	ldr	r1, [r4, #4]
 80051e2:	4638      	mov	r0, r7
 80051e4:	3101      	adds	r1, #1
 80051e6:	f7ff ff77 	bl	80050d8 <_Balloc>
 80051ea:	4605      	mov	r5, r0
 80051ec:	b928      	cbnz	r0, 80051fa <__multadd+0x5e>
 80051ee:	4602      	mov	r2, r0
 80051f0:	4b0d      	ldr	r3, [pc, #52]	; (8005228 <__multadd+0x8c>)
 80051f2:	480e      	ldr	r0, [pc, #56]	; (800522c <__multadd+0x90>)
 80051f4:	21b5      	movs	r1, #181	; 0xb5
 80051f6:	f000 fea3 	bl	8005f40 <__assert_func>
 80051fa:	6922      	ldr	r2, [r4, #16]
 80051fc:	3202      	adds	r2, #2
 80051fe:	f104 010c 	add.w	r1, r4, #12
 8005202:	0092      	lsls	r2, r2, #2
 8005204:	300c      	adds	r0, #12
 8005206:	f001 fd4d 	bl	8006ca4 <memcpy>
 800520a:	4621      	mov	r1, r4
 800520c:	4638      	mov	r0, r7
 800520e:	f7ff ffa3 	bl	8005158 <_Bfree>
 8005212:	462c      	mov	r4, r5
 8005214:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005218:	3601      	adds	r6, #1
 800521a:	f8c3 8014 	str.w	r8, [r3, #20]
 800521e:	6126      	str	r6, [r4, #16]
 8005220:	4620      	mov	r0, r4
 8005222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005226:	bf00      	nop
 8005228:	0800829b 	.word	0x0800829b
 800522c:	0800823b 	.word	0x0800823b

08005230 <__hi0bits>:
 8005230:	0c03      	lsrs	r3, r0, #16
 8005232:	041b      	lsls	r3, r3, #16
 8005234:	b9d3      	cbnz	r3, 800526c <__hi0bits+0x3c>
 8005236:	0400      	lsls	r0, r0, #16
 8005238:	2310      	movs	r3, #16
 800523a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800523e:	bf04      	itt	eq
 8005240:	0200      	lsleq	r0, r0, #8
 8005242:	3308      	addeq	r3, #8
 8005244:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005248:	bf04      	itt	eq
 800524a:	0100      	lsleq	r0, r0, #4
 800524c:	3304      	addeq	r3, #4
 800524e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005252:	bf04      	itt	eq
 8005254:	0080      	lsleq	r0, r0, #2
 8005256:	3302      	addeq	r3, #2
 8005258:	2800      	cmp	r0, #0
 800525a:	db05      	blt.n	8005268 <__hi0bits+0x38>
 800525c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005260:	f103 0301 	add.w	r3, r3, #1
 8005264:	bf08      	it	eq
 8005266:	2320      	moveq	r3, #32
 8005268:	4618      	mov	r0, r3
 800526a:	4770      	bx	lr
 800526c:	2300      	movs	r3, #0
 800526e:	e7e4      	b.n	800523a <__hi0bits+0xa>

08005270 <__lo0bits>:
 8005270:	6803      	ldr	r3, [r0, #0]
 8005272:	f013 0207 	ands.w	r2, r3, #7
 8005276:	4601      	mov	r1, r0
 8005278:	d00b      	beq.n	8005292 <__lo0bits+0x22>
 800527a:	07da      	lsls	r2, r3, #31
 800527c:	d424      	bmi.n	80052c8 <__lo0bits+0x58>
 800527e:	0798      	lsls	r0, r3, #30
 8005280:	bf49      	itett	mi
 8005282:	085b      	lsrmi	r3, r3, #1
 8005284:	089b      	lsrpl	r3, r3, #2
 8005286:	2001      	movmi	r0, #1
 8005288:	600b      	strmi	r3, [r1, #0]
 800528a:	bf5c      	itt	pl
 800528c:	600b      	strpl	r3, [r1, #0]
 800528e:	2002      	movpl	r0, #2
 8005290:	4770      	bx	lr
 8005292:	b298      	uxth	r0, r3
 8005294:	b9b0      	cbnz	r0, 80052c4 <__lo0bits+0x54>
 8005296:	0c1b      	lsrs	r3, r3, #16
 8005298:	2010      	movs	r0, #16
 800529a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800529e:	bf04      	itt	eq
 80052a0:	0a1b      	lsreq	r3, r3, #8
 80052a2:	3008      	addeq	r0, #8
 80052a4:	071a      	lsls	r2, r3, #28
 80052a6:	bf04      	itt	eq
 80052a8:	091b      	lsreq	r3, r3, #4
 80052aa:	3004      	addeq	r0, #4
 80052ac:	079a      	lsls	r2, r3, #30
 80052ae:	bf04      	itt	eq
 80052b0:	089b      	lsreq	r3, r3, #2
 80052b2:	3002      	addeq	r0, #2
 80052b4:	07da      	lsls	r2, r3, #31
 80052b6:	d403      	bmi.n	80052c0 <__lo0bits+0x50>
 80052b8:	085b      	lsrs	r3, r3, #1
 80052ba:	f100 0001 	add.w	r0, r0, #1
 80052be:	d005      	beq.n	80052cc <__lo0bits+0x5c>
 80052c0:	600b      	str	r3, [r1, #0]
 80052c2:	4770      	bx	lr
 80052c4:	4610      	mov	r0, r2
 80052c6:	e7e8      	b.n	800529a <__lo0bits+0x2a>
 80052c8:	2000      	movs	r0, #0
 80052ca:	4770      	bx	lr
 80052cc:	2020      	movs	r0, #32
 80052ce:	4770      	bx	lr

080052d0 <__i2b>:
 80052d0:	b510      	push	{r4, lr}
 80052d2:	460c      	mov	r4, r1
 80052d4:	2101      	movs	r1, #1
 80052d6:	f7ff feff 	bl	80050d8 <_Balloc>
 80052da:	4602      	mov	r2, r0
 80052dc:	b928      	cbnz	r0, 80052ea <__i2b+0x1a>
 80052de:	4b05      	ldr	r3, [pc, #20]	; (80052f4 <__i2b+0x24>)
 80052e0:	4805      	ldr	r0, [pc, #20]	; (80052f8 <__i2b+0x28>)
 80052e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80052e6:	f000 fe2b 	bl	8005f40 <__assert_func>
 80052ea:	2301      	movs	r3, #1
 80052ec:	6144      	str	r4, [r0, #20]
 80052ee:	6103      	str	r3, [r0, #16]
 80052f0:	bd10      	pop	{r4, pc}
 80052f2:	bf00      	nop
 80052f4:	0800829b 	.word	0x0800829b
 80052f8:	0800823b 	.word	0x0800823b

080052fc <__multiply>:
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	4614      	mov	r4, r2
 8005302:	690a      	ldr	r2, [r1, #16]
 8005304:	6923      	ldr	r3, [r4, #16]
 8005306:	429a      	cmp	r2, r3
 8005308:	bfb8      	it	lt
 800530a:	460b      	movlt	r3, r1
 800530c:	460d      	mov	r5, r1
 800530e:	bfbc      	itt	lt
 8005310:	4625      	movlt	r5, r4
 8005312:	461c      	movlt	r4, r3
 8005314:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005318:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800531c:	68ab      	ldr	r3, [r5, #8]
 800531e:	6869      	ldr	r1, [r5, #4]
 8005320:	eb0a 0709 	add.w	r7, sl, r9
 8005324:	42bb      	cmp	r3, r7
 8005326:	b085      	sub	sp, #20
 8005328:	bfb8      	it	lt
 800532a:	3101      	addlt	r1, #1
 800532c:	f7ff fed4 	bl	80050d8 <_Balloc>
 8005330:	b930      	cbnz	r0, 8005340 <__multiply+0x44>
 8005332:	4602      	mov	r2, r0
 8005334:	4b42      	ldr	r3, [pc, #264]	; (8005440 <__multiply+0x144>)
 8005336:	4843      	ldr	r0, [pc, #268]	; (8005444 <__multiply+0x148>)
 8005338:	f240 115d 	movw	r1, #349	; 0x15d
 800533c:	f000 fe00 	bl	8005f40 <__assert_func>
 8005340:	f100 0614 	add.w	r6, r0, #20
 8005344:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005348:	4633      	mov	r3, r6
 800534a:	2200      	movs	r2, #0
 800534c:	4543      	cmp	r3, r8
 800534e:	d31e      	bcc.n	800538e <__multiply+0x92>
 8005350:	f105 0c14 	add.w	ip, r5, #20
 8005354:	f104 0314 	add.w	r3, r4, #20
 8005358:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800535c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005360:	9202      	str	r2, [sp, #8]
 8005362:	ebac 0205 	sub.w	r2, ip, r5
 8005366:	3a15      	subs	r2, #21
 8005368:	f022 0203 	bic.w	r2, r2, #3
 800536c:	3204      	adds	r2, #4
 800536e:	f105 0115 	add.w	r1, r5, #21
 8005372:	458c      	cmp	ip, r1
 8005374:	bf38      	it	cc
 8005376:	2204      	movcc	r2, #4
 8005378:	9201      	str	r2, [sp, #4]
 800537a:	9a02      	ldr	r2, [sp, #8]
 800537c:	9303      	str	r3, [sp, #12]
 800537e:	429a      	cmp	r2, r3
 8005380:	d808      	bhi.n	8005394 <__multiply+0x98>
 8005382:	2f00      	cmp	r7, #0
 8005384:	dc55      	bgt.n	8005432 <__multiply+0x136>
 8005386:	6107      	str	r7, [r0, #16]
 8005388:	b005      	add	sp, #20
 800538a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800538e:	f843 2b04 	str.w	r2, [r3], #4
 8005392:	e7db      	b.n	800534c <__multiply+0x50>
 8005394:	f8b3 a000 	ldrh.w	sl, [r3]
 8005398:	f1ba 0f00 	cmp.w	sl, #0
 800539c:	d020      	beq.n	80053e0 <__multiply+0xe4>
 800539e:	f105 0e14 	add.w	lr, r5, #20
 80053a2:	46b1      	mov	r9, r6
 80053a4:	2200      	movs	r2, #0
 80053a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80053aa:	f8d9 b000 	ldr.w	fp, [r9]
 80053ae:	b2a1      	uxth	r1, r4
 80053b0:	fa1f fb8b 	uxth.w	fp, fp
 80053b4:	fb0a b101 	mla	r1, sl, r1, fp
 80053b8:	4411      	add	r1, r2
 80053ba:	f8d9 2000 	ldr.w	r2, [r9]
 80053be:	0c24      	lsrs	r4, r4, #16
 80053c0:	0c12      	lsrs	r2, r2, #16
 80053c2:	fb0a 2404 	mla	r4, sl, r4, r2
 80053c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80053ca:	b289      	uxth	r1, r1
 80053cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80053d0:	45f4      	cmp	ip, lr
 80053d2:	f849 1b04 	str.w	r1, [r9], #4
 80053d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80053da:	d8e4      	bhi.n	80053a6 <__multiply+0xaa>
 80053dc:	9901      	ldr	r1, [sp, #4]
 80053de:	5072      	str	r2, [r6, r1]
 80053e0:	9a03      	ldr	r2, [sp, #12]
 80053e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80053e6:	3304      	adds	r3, #4
 80053e8:	f1b9 0f00 	cmp.w	r9, #0
 80053ec:	d01f      	beq.n	800542e <__multiply+0x132>
 80053ee:	6834      	ldr	r4, [r6, #0]
 80053f0:	f105 0114 	add.w	r1, r5, #20
 80053f4:	46b6      	mov	lr, r6
 80053f6:	f04f 0a00 	mov.w	sl, #0
 80053fa:	880a      	ldrh	r2, [r1, #0]
 80053fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005400:	fb09 b202 	mla	r2, r9, r2, fp
 8005404:	4492      	add	sl, r2
 8005406:	b2a4      	uxth	r4, r4
 8005408:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800540c:	f84e 4b04 	str.w	r4, [lr], #4
 8005410:	f851 4b04 	ldr.w	r4, [r1], #4
 8005414:	f8be 2000 	ldrh.w	r2, [lr]
 8005418:	0c24      	lsrs	r4, r4, #16
 800541a:	fb09 2404 	mla	r4, r9, r4, r2
 800541e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005422:	458c      	cmp	ip, r1
 8005424:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005428:	d8e7      	bhi.n	80053fa <__multiply+0xfe>
 800542a:	9a01      	ldr	r2, [sp, #4]
 800542c:	50b4      	str	r4, [r6, r2]
 800542e:	3604      	adds	r6, #4
 8005430:	e7a3      	b.n	800537a <__multiply+0x7e>
 8005432:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1a5      	bne.n	8005386 <__multiply+0x8a>
 800543a:	3f01      	subs	r7, #1
 800543c:	e7a1      	b.n	8005382 <__multiply+0x86>
 800543e:	bf00      	nop
 8005440:	0800829b 	.word	0x0800829b
 8005444:	0800823b 	.word	0x0800823b

08005448 <__pow5mult>:
 8005448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800544c:	4615      	mov	r5, r2
 800544e:	f012 0203 	ands.w	r2, r2, #3
 8005452:	4606      	mov	r6, r0
 8005454:	460f      	mov	r7, r1
 8005456:	d007      	beq.n	8005468 <__pow5mult+0x20>
 8005458:	4c25      	ldr	r4, [pc, #148]	; (80054f0 <__pow5mult+0xa8>)
 800545a:	3a01      	subs	r2, #1
 800545c:	2300      	movs	r3, #0
 800545e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005462:	f7ff fe9b 	bl	800519c <__multadd>
 8005466:	4607      	mov	r7, r0
 8005468:	10ad      	asrs	r5, r5, #2
 800546a:	d03d      	beq.n	80054e8 <__pow5mult+0xa0>
 800546c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800546e:	b97c      	cbnz	r4, 8005490 <__pow5mult+0x48>
 8005470:	2010      	movs	r0, #16
 8005472:	f001 fc0f 	bl	8006c94 <malloc>
 8005476:	4602      	mov	r2, r0
 8005478:	6270      	str	r0, [r6, #36]	; 0x24
 800547a:	b928      	cbnz	r0, 8005488 <__pow5mult+0x40>
 800547c:	4b1d      	ldr	r3, [pc, #116]	; (80054f4 <__pow5mult+0xac>)
 800547e:	481e      	ldr	r0, [pc, #120]	; (80054f8 <__pow5mult+0xb0>)
 8005480:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005484:	f000 fd5c 	bl	8005f40 <__assert_func>
 8005488:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800548c:	6004      	str	r4, [r0, #0]
 800548e:	60c4      	str	r4, [r0, #12]
 8005490:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005494:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005498:	b94c      	cbnz	r4, 80054ae <__pow5mult+0x66>
 800549a:	f240 2171 	movw	r1, #625	; 0x271
 800549e:	4630      	mov	r0, r6
 80054a0:	f7ff ff16 	bl	80052d0 <__i2b>
 80054a4:	2300      	movs	r3, #0
 80054a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80054aa:	4604      	mov	r4, r0
 80054ac:	6003      	str	r3, [r0, #0]
 80054ae:	f04f 0900 	mov.w	r9, #0
 80054b2:	07eb      	lsls	r3, r5, #31
 80054b4:	d50a      	bpl.n	80054cc <__pow5mult+0x84>
 80054b6:	4639      	mov	r1, r7
 80054b8:	4622      	mov	r2, r4
 80054ba:	4630      	mov	r0, r6
 80054bc:	f7ff ff1e 	bl	80052fc <__multiply>
 80054c0:	4639      	mov	r1, r7
 80054c2:	4680      	mov	r8, r0
 80054c4:	4630      	mov	r0, r6
 80054c6:	f7ff fe47 	bl	8005158 <_Bfree>
 80054ca:	4647      	mov	r7, r8
 80054cc:	106d      	asrs	r5, r5, #1
 80054ce:	d00b      	beq.n	80054e8 <__pow5mult+0xa0>
 80054d0:	6820      	ldr	r0, [r4, #0]
 80054d2:	b938      	cbnz	r0, 80054e4 <__pow5mult+0x9c>
 80054d4:	4622      	mov	r2, r4
 80054d6:	4621      	mov	r1, r4
 80054d8:	4630      	mov	r0, r6
 80054da:	f7ff ff0f 	bl	80052fc <__multiply>
 80054de:	6020      	str	r0, [r4, #0]
 80054e0:	f8c0 9000 	str.w	r9, [r0]
 80054e4:	4604      	mov	r4, r0
 80054e6:	e7e4      	b.n	80054b2 <__pow5mult+0x6a>
 80054e8:	4638      	mov	r0, r7
 80054ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054ee:	bf00      	nop
 80054f0:	080083a0 	.word	0x080083a0
 80054f4:	08008224 	.word	0x08008224
 80054f8:	0800823b 	.word	0x0800823b

080054fc <__lshift>:
 80054fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005500:	460c      	mov	r4, r1
 8005502:	6849      	ldr	r1, [r1, #4]
 8005504:	6923      	ldr	r3, [r4, #16]
 8005506:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800550a:	68a3      	ldr	r3, [r4, #8]
 800550c:	4607      	mov	r7, r0
 800550e:	4691      	mov	r9, r2
 8005510:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005514:	f108 0601 	add.w	r6, r8, #1
 8005518:	42b3      	cmp	r3, r6
 800551a:	db0b      	blt.n	8005534 <__lshift+0x38>
 800551c:	4638      	mov	r0, r7
 800551e:	f7ff fddb 	bl	80050d8 <_Balloc>
 8005522:	4605      	mov	r5, r0
 8005524:	b948      	cbnz	r0, 800553a <__lshift+0x3e>
 8005526:	4602      	mov	r2, r0
 8005528:	4b28      	ldr	r3, [pc, #160]	; (80055cc <__lshift+0xd0>)
 800552a:	4829      	ldr	r0, [pc, #164]	; (80055d0 <__lshift+0xd4>)
 800552c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005530:	f000 fd06 	bl	8005f40 <__assert_func>
 8005534:	3101      	adds	r1, #1
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	e7ee      	b.n	8005518 <__lshift+0x1c>
 800553a:	2300      	movs	r3, #0
 800553c:	f100 0114 	add.w	r1, r0, #20
 8005540:	f100 0210 	add.w	r2, r0, #16
 8005544:	4618      	mov	r0, r3
 8005546:	4553      	cmp	r3, sl
 8005548:	db33      	blt.n	80055b2 <__lshift+0xb6>
 800554a:	6920      	ldr	r0, [r4, #16]
 800554c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005550:	f104 0314 	add.w	r3, r4, #20
 8005554:	f019 091f 	ands.w	r9, r9, #31
 8005558:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800555c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005560:	d02b      	beq.n	80055ba <__lshift+0xbe>
 8005562:	f1c9 0e20 	rsb	lr, r9, #32
 8005566:	468a      	mov	sl, r1
 8005568:	2200      	movs	r2, #0
 800556a:	6818      	ldr	r0, [r3, #0]
 800556c:	fa00 f009 	lsl.w	r0, r0, r9
 8005570:	4302      	orrs	r2, r0
 8005572:	f84a 2b04 	str.w	r2, [sl], #4
 8005576:	f853 2b04 	ldr.w	r2, [r3], #4
 800557a:	459c      	cmp	ip, r3
 800557c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005580:	d8f3      	bhi.n	800556a <__lshift+0x6e>
 8005582:	ebac 0304 	sub.w	r3, ip, r4
 8005586:	3b15      	subs	r3, #21
 8005588:	f023 0303 	bic.w	r3, r3, #3
 800558c:	3304      	adds	r3, #4
 800558e:	f104 0015 	add.w	r0, r4, #21
 8005592:	4584      	cmp	ip, r0
 8005594:	bf38      	it	cc
 8005596:	2304      	movcc	r3, #4
 8005598:	50ca      	str	r2, [r1, r3]
 800559a:	b10a      	cbz	r2, 80055a0 <__lshift+0xa4>
 800559c:	f108 0602 	add.w	r6, r8, #2
 80055a0:	3e01      	subs	r6, #1
 80055a2:	4638      	mov	r0, r7
 80055a4:	612e      	str	r6, [r5, #16]
 80055a6:	4621      	mov	r1, r4
 80055a8:	f7ff fdd6 	bl	8005158 <_Bfree>
 80055ac:	4628      	mov	r0, r5
 80055ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80055b6:	3301      	adds	r3, #1
 80055b8:	e7c5      	b.n	8005546 <__lshift+0x4a>
 80055ba:	3904      	subs	r1, #4
 80055bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80055c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80055c4:	459c      	cmp	ip, r3
 80055c6:	d8f9      	bhi.n	80055bc <__lshift+0xc0>
 80055c8:	e7ea      	b.n	80055a0 <__lshift+0xa4>
 80055ca:	bf00      	nop
 80055cc:	0800829b 	.word	0x0800829b
 80055d0:	0800823b 	.word	0x0800823b

080055d4 <__mcmp>:
 80055d4:	b530      	push	{r4, r5, lr}
 80055d6:	6902      	ldr	r2, [r0, #16]
 80055d8:	690c      	ldr	r4, [r1, #16]
 80055da:	1b12      	subs	r2, r2, r4
 80055dc:	d10e      	bne.n	80055fc <__mcmp+0x28>
 80055de:	f100 0314 	add.w	r3, r0, #20
 80055e2:	3114      	adds	r1, #20
 80055e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80055e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80055ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80055f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80055f4:	42a5      	cmp	r5, r4
 80055f6:	d003      	beq.n	8005600 <__mcmp+0x2c>
 80055f8:	d305      	bcc.n	8005606 <__mcmp+0x32>
 80055fa:	2201      	movs	r2, #1
 80055fc:	4610      	mov	r0, r2
 80055fe:	bd30      	pop	{r4, r5, pc}
 8005600:	4283      	cmp	r3, r0
 8005602:	d3f3      	bcc.n	80055ec <__mcmp+0x18>
 8005604:	e7fa      	b.n	80055fc <__mcmp+0x28>
 8005606:	f04f 32ff 	mov.w	r2, #4294967295
 800560a:	e7f7      	b.n	80055fc <__mcmp+0x28>

0800560c <__mdiff>:
 800560c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005610:	460c      	mov	r4, r1
 8005612:	4606      	mov	r6, r0
 8005614:	4611      	mov	r1, r2
 8005616:	4620      	mov	r0, r4
 8005618:	4617      	mov	r7, r2
 800561a:	f7ff ffdb 	bl	80055d4 <__mcmp>
 800561e:	1e05      	subs	r5, r0, #0
 8005620:	d110      	bne.n	8005644 <__mdiff+0x38>
 8005622:	4629      	mov	r1, r5
 8005624:	4630      	mov	r0, r6
 8005626:	f7ff fd57 	bl	80050d8 <_Balloc>
 800562a:	b930      	cbnz	r0, 800563a <__mdiff+0x2e>
 800562c:	4b39      	ldr	r3, [pc, #228]	; (8005714 <__mdiff+0x108>)
 800562e:	4602      	mov	r2, r0
 8005630:	f240 2132 	movw	r1, #562	; 0x232
 8005634:	4838      	ldr	r0, [pc, #224]	; (8005718 <__mdiff+0x10c>)
 8005636:	f000 fc83 	bl	8005f40 <__assert_func>
 800563a:	2301      	movs	r3, #1
 800563c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005640:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005644:	bfa4      	itt	ge
 8005646:	463b      	movge	r3, r7
 8005648:	4627      	movge	r7, r4
 800564a:	4630      	mov	r0, r6
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	bfa6      	itte	ge
 8005650:	461c      	movge	r4, r3
 8005652:	2500      	movge	r5, #0
 8005654:	2501      	movlt	r5, #1
 8005656:	f7ff fd3f 	bl	80050d8 <_Balloc>
 800565a:	b920      	cbnz	r0, 8005666 <__mdiff+0x5a>
 800565c:	4b2d      	ldr	r3, [pc, #180]	; (8005714 <__mdiff+0x108>)
 800565e:	4602      	mov	r2, r0
 8005660:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005664:	e7e6      	b.n	8005634 <__mdiff+0x28>
 8005666:	693e      	ldr	r6, [r7, #16]
 8005668:	60c5      	str	r5, [r0, #12]
 800566a:	6925      	ldr	r5, [r4, #16]
 800566c:	f107 0114 	add.w	r1, r7, #20
 8005670:	f104 0914 	add.w	r9, r4, #20
 8005674:	f100 0e14 	add.w	lr, r0, #20
 8005678:	f107 0210 	add.w	r2, r7, #16
 800567c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005680:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005684:	46f2      	mov	sl, lr
 8005686:	2700      	movs	r7, #0
 8005688:	f859 3b04 	ldr.w	r3, [r9], #4
 800568c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005690:	fa1f f883 	uxth.w	r8, r3
 8005694:	fa17 f78b 	uxtah	r7, r7, fp
 8005698:	0c1b      	lsrs	r3, r3, #16
 800569a:	eba7 0808 	sub.w	r8, r7, r8
 800569e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80056a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80056a6:	fa1f f888 	uxth.w	r8, r8
 80056aa:	141f      	asrs	r7, r3, #16
 80056ac:	454d      	cmp	r5, r9
 80056ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80056b2:	f84a 3b04 	str.w	r3, [sl], #4
 80056b6:	d8e7      	bhi.n	8005688 <__mdiff+0x7c>
 80056b8:	1b2b      	subs	r3, r5, r4
 80056ba:	3b15      	subs	r3, #21
 80056bc:	f023 0303 	bic.w	r3, r3, #3
 80056c0:	3304      	adds	r3, #4
 80056c2:	3415      	adds	r4, #21
 80056c4:	42a5      	cmp	r5, r4
 80056c6:	bf38      	it	cc
 80056c8:	2304      	movcc	r3, #4
 80056ca:	4419      	add	r1, r3
 80056cc:	4473      	add	r3, lr
 80056ce:	469e      	mov	lr, r3
 80056d0:	460d      	mov	r5, r1
 80056d2:	4565      	cmp	r5, ip
 80056d4:	d30e      	bcc.n	80056f4 <__mdiff+0xe8>
 80056d6:	f10c 0203 	add.w	r2, ip, #3
 80056da:	1a52      	subs	r2, r2, r1
 80056dc:	f022 0203 	bic.w	r2, r2, #3
 80056e0:	3903      	subs	r1, #3
 80056e2:	458c      	cmp	ip, r1
 80056e4:	bf38      	it	cc
 80056e6:	2200      	movcc	r2, #0
 80056e8:	441a      	add	r2, r3
 80056ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80056ee:	b17b      	cbz	r3, 8005710 <__mdiff+0x104>
 80056f0:	6106      	str	r6, [r0, #16]
 80056f2:	e7a5      	b.n	8005640 <__mdiff+0x34>
 80056f4:	f855 8b04 	ldr.w	r8, [r5], #4
 80056f8:	fa17 f488 	uxtah	r4, r7, r8
 80056fc:	1422      	asrs	r2, r4, #16
 80056fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8005702:	b2a4      	uxth	r4, r4
 8005704:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005708:	f84e 4b04 	str.w	r4, [lr], #4
 800570c:	1417      	asrs	r7, r2, #16
 800570e:	e7e0      	b.n	80056d2 <__mdiff+0xc6>
 8005710:	3e01      	subs	r6, #1
 8005712:	e7ea      	b.n	80056ea <__mdiff+0xde>
 8005714:	0800829b 	.word	0x0800829b
 8005718:	0800823b 	.word	0x0800823b

0800571c <__d2b>:
 800571c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005720:	4689      	mov	r9, r1
 8005722:	2101      	movs	r1, #1
 8005724:	ec57 6b10 	vmov	r6, r7, d0
 8005728:	4690      	mov	r8, r2
 800572a:	f7ff fcd5 	bl	80050d8 <_Balloc>
 800572e:	4604      	mov	r4, r0
 8005730:	b930      	cbnz	r0, 8005740 <__d2b+0x24>
 8005732:	4602      	mov	r2, r0
 8005734:	4b25      	ldr	r3, [pc, #148]	; (80057cc <__d2b+0xb0>)
 8005736:	4826      	ldr	r0, [pc, #152]	; (80057d0 <__d2b+0xb4>)
 8005738:	f240 310a 	movw	r1, #778	; 0x30a
 800573c:	f000 fc00 	bl	8005f40 <__assert_func>
 8005740:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005744:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005748:	bb35      	cbnz	r5, 8005798 <__d2b+0x7c>
 800574a:	2e00      	cmp	r6, #0
 800574c:	9301      	str	r3, [sp, #4]
 800574e:	d028      	beq.n	80057a2 <__d2b+0x86>
 8005750:	4668      	mov	r0, sp
 8005752:	9600      	str	r6, [sp, #0]
 8005754:	f7ff fd8c 	bl	8005270 <__lo0bits>
 8005758:	9900      	ldr	r1, [sp, #0]
 800575a:	b300      	cbz	r0, 800579e <__d2b+0x82>
 800575c:	9a01      	ldr	r2, [sp, #4]
 800575e:	f1c0 0320 	rsb	r3, r0, #32
 8005762:	fa02 f303 	lsl.w	r3, r2, r3
 8005766:	430b      	orrs	r3, r1
 8005768:	40c2      	lsrs	r2, r0
 800576a:	6163      	str	r3, [r4, #20]
 800576c:	9201      	str	r2, [sp, #4]
 800576e:	9b01      	ldr	r3, [sp, #4]
 8005770:	61a3      	str	r3, [r4, #24]
 8005772:	2b00      	cmp	r3, #0
 8005774:	bf14      	ite	ne
 8005776:	2202      	movne	r2, #2
 8005778:	2201      	moveq	r2, #1
 800577a:	6122      	str	r2, [r4, #16]
 800577c:	b1d5      	cbz	r5, 80057b4 <__d2b+0x98>
 800577e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005782:	4405      	add	r5, r0
 8005784:	f8c9 5000 	str.w	r5, [r9]
 8005788:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800578c:	f8c8 0000 	str.w	r0, [r8]
 8005790:	4620      	mov	r0, r4
 8005792:	b003      	add	sp, #12
 8005794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800579c:	e7d5      	b.n	800574a <__d2b+0x2e>
 800579e:	6161      	str	r1, [r4, #20]
 80057a0:	e7e5      	b.n	800576e <__d2b+0x52>
 80057a2:	a801      	add	r0, sp, #4
 80057a4:	f7ff fd64 	bl	8005270 <__lo0bits>
 80057a8:	9b01      	ldr	r3, [sp, #4]
 80057aa:	6163      	str	r3, [r4, #20]
 80057ac:	2201      	movs	r2, #1
 80057ae:	6122      	str	r2, [r4, #16]
 80057b0:	3020      	adds	r0, #32
 80057b2:	e7e3      	b.n	800577c <__d2b+0x60>
 80057b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80057b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80057bc:	f8c9 0000 	str.w	r0, [r9]
 80057c0:	6918      	ldr	r0, [r3, #16]
 80057c2:	f7ff fd35 	bl	8005230 <__hi0bits>
 80057c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80057ca:	e7df      	b.n	800578c <__d2b+0x70>
 80057cc:	0800829b 	.word	0x0800829b
 80057d0:	0800823b 	.word	0x0800823b

080057d4 <_mprec_log10>:
 80057d4:	2817      	cmp	r0, #23
 80057d6:	b5d0      	push	{r4, r6, r7, lr}
 80057d8:	4604      	mov	r4, r0
 80057da:	dc07      	bgt.n	80057ec <_mprec_log10+0x18>
 80057dc:	4809      	ldr	r0, [pc, #36]	; (8005804 <_mprec_log10+0x30>)
 80057de:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 80057e2:	e9d4 0100 	ldrd	r0, r1, [r4]
 80057e6:	ec41 0b10 	vmov	d0, r0, r1
 80057ea:	bdd0      	pop	{r4, r6, r7, pc}
 80057ec:	4906      	ldr	r1, [pc, #24]	; (8005808 <_mprec_log10+0x34>)
 80057ee:	4f07      	ldr	r7, [pc, #28]	; (800580c <_mprec_log10+0x38>)
 80057f0:	2000      	movs	r0, #0
 80057f2:	2600      	movs	r6, #0
 80057f4:	4632      	mov	r2, r6
 80057f6:	463b      	mov	r3, r7
 80057f8:	f7fa fefe 	bl	80005f8 <__aeabi_dmul>
 80057fc:	3c01      	subs	r4, #1
 80057fe:	d1f9      	bne.n	80057f4 <_mprec_log10+0x20>
 8005800:	e7f1      	b.n	80057e6 <_mprec_log10+0x12>
 8005802:	bf00      	nop
 8005804:	080082d8 	.word	0x080082d8
 8005808:	3ff00000 	.word	0x3ff00000
 800580c:	40240000 	.word	0x40240000

08005810 <_calloc_r>:
 8005810:	b513      	push	{r0, r1, r4, lr}
 8005812:	434a      	muls	r2, r1
 8005814:	4611      	mov	r1, r2
 8005816:	9201      	str	r2, [sp, #4]
 8005818:	f000 f80a 	bl	8005830 <_malloc_r>
 800581c:	4604      	mov	r4, r0
 800581e:	b118      	cbz	r0, 8005828 <_calloc_r+0x18>
 8005820:	9a01      	ldr	r2, [sp, #4]
 8005822:	2100      	movs	r1, #0
 8005824:	f7ff fac4 	bl	8004db0 <memset>
 8005828:	4620      	mov	r0, r4
 800582a:	b002      	add	sp, #8
 800582c:	bd10      	pop	{r4, pc}
	...

08005830 <_malloc_r>:
 8005830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005832:	1ccd      	adds	r5, r1, #3
 8005834:	f025 0503 	bic.w	r5, r5, #3
 8005838:	3508      	adds	r5, #8
 800583a:	2d0c      	cmp	r5, #12
 800583c:	bf38      	it	cc
 800583e:	250c      	movcc	r5, #12
 8005840:	2d00      	cmp	r5, #0
 8005842:	4606      	mov	r6, r0
 8005844:	db01      	blt.n	800584a <_malloc_r+0x1a>
 8005846:	42a9      	cmp	r1, r5
 8005848:	d903      	bls.n	8005852 <_malloc_r+0x22>
 800584a:	230c      	movs	r3, #12
 800584c:	6033      	str	r3, [r6, #0]
 800584e:	2000      	movs	r0, #0
 8005850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005852:	f001 fa4f 	bl	8006cf4 <__malloc_lock>
 8005856:	4921      	ldr	r1, [pc, #132]	; (80058dc <_malloc_r+0xac>)
 8005858:	680a      	ldr	r2, [r1, #0]
 800585a:	4614      	mov	r4, r2
 800585c:	b99c      	cbnz	r4, 8005886 <_malloc_r+0x56>
 800585e:	4f20      	ldr	r7, [pc, #128]	; (80058e0 <_malloc_r+0xb0>)
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	b923      	cbnz	r3, 800586e <_malloc_r+0x3e>
 8005864:	4621      	mov	r1, r4
 8005866:	4630      	mov	r0, r6
 8005868:	f000 fb52 	bl	8005f10 <_sbrk_r>
 800586c:	6038      	str	r0, [r7, #0]
 800586e:	4629      	mov	r1, r5
 8005870:	4630      	mov	r0, r6
 8005872:	f000 fb4d 	bl	8005f10 <_sbrk_r>
 8005876:	1c43      	adds	r3, r0, #1
 8005878:	d123      	bne.n	80058c2 <_malloc_r+0x92>
 800587a:	230c      	movs	r3, #12
 800587c:	6033      	str	r3, [r6, #0]
 800587e:	4630      	mov	r0, r6
 8005880:	f001 fa3e 	bl	8006d00 <__malloc_unlock>
 8005884:	e7e3      	b.n	800584e <_malloc_r+0x1e>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	1b5b      	subs	r3, r3, r5
 800588a:	d417      	bmi.n	80058bc <_malloc_r+0x8c>
 800588c:	2b0b      	cmp	r3, #11
 800588e:	d903      	bls.n	8005898 <_malloc_r+0x68>
 8005890:	6023      	str	r3, [r4, #0]
 8005892:	441c      	add	r4, r3
 8005894:	6025      	str	r5, [r4, #0]
 8005896:	e004      	b.n	80058a2 <_malloc_r+0x72>
 8005898:	6863      	ldr	r3, [r4, #4]
 800589a:	42a2      	cmp	r2, r4
 800589c:	bf0c      	ite	eq
 800589e:	600b      	streq	r3, [r1, #0]
 80058a0:	6053      	strne	r3, [r2, #4]
 80058a2:	4630      	mov	r0, r6
 80058a4:	f001 fa2c 	bl	8006d00 <__malloc_unlock>
 80058a8:	f104 000b 	add.w	r0, r4, #11
 80058ac:	1d23      	adds	r3, r4, #4
 80058ae:	f020 0007 	bic.w	r0, r0, #7
 80058b2:	1ac2      	subs	r2, r0, r3
 80058b4:	d0cc      	beq.n	8005850 <_malloc_r+0x20>
 80058b6:	1a1b      	subs	r3, r3, r0
 80058b8:	50a3      	str	r3, [r4, r2]
 80058ba:	e7c9      	b.n	8005850 <_malloc_r+0x20>
 80058bc:	4622      	mov	r2, r4
 80058be:	6864      	ldr	r4, [r4, #4]
 80058c0:	e7cc      	b.n	800585c <_malloc_r+0x2c>
 80058c2:	1cc4      	adds	r4, r0, #3
 80058c4:	f024 0403 	bic.w	r4, r4, #3
 80058c8:	42a0      	cmp	r0, r4
 80058ca:	d0e3      	beq.n	8005894 <_malloc_r+0x64>
 80058cc:	1a21      	subs	r1, r4, r0
 80058ce:	4630      	mov	r0, r6
 80058d0:	f000 fb1e 	bl	8005f10 <_sbrk_r>
 80058d4:	3001      	adds	r0, #1
 80058d6:	d1dd      	bne.n	8005894 <_malloc_r+0x64>
 80058d8:	e7cf      	b.n	800587a <_malloc_r+0x4a>
 80058da:	bf00      	nop
 80058dc:	20000098 	.word	0x20000098
 80058e0:	2000009c 	.word	0x2000009c

080058e4 <_realloc_r>:
 80058e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058e6:	4607      	mov	r7, r0
 80058e8:	4614      	mov	r4, r2
 80058ea:	460e      	mov	r6, r1
 80058ec:	b921      	cbnz	r1, 80058f8 <_realloc_r+0x14>
 80058ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80058f2:	4611      	mov	r1, r2
 80058f4:	f7ff bf9c 	b.w	8005830 <_malloc_r>
 80058f8:	b922      	cbnz	r2, 8005904 <_realloc_r+0x20>
 80058fa:	f001 fa07 	bl	8006d0c <_free_r>
 80058fe:	4625      	mov	r5, r4
 8005900:	4628      	mov	r0, r5
 8005902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005904:	f001 fa52 	bl	8006dac <_malloc_usable_size_r>
 8005908:	42a0      	cmp	r0, r4
 800590a:	d20f      	bcs.n	800592c <_realloc_r+0x48>
 800590c:	4621      	mov	r1, r4
 800590e:	4638      	mov	r0, r7
 8005910:	f7ff ff8e 	bl	8005830 <_malloc_r>
 8005914:	4605      	mov	r5, r0
 8005916:	2800      	cmp	r0, #0
 8005918:	d0f2      	beq.n	8005900 <_realloc_r+0x1c>
 800591a:	4631      	mov	r1, r6
 800591c:	4622      	mov	r2, r4
 800591e:	f001 f9c1 	bl	8006ca4 <memcpy>
 8005922:	4631      	mov	r1, r6
 8005924:	4638      	mov	r0, r7
 8005926:	f001 f9f1 	bl	8006d0c <_free_r>
 800592a:	e7e9      	b.n	8005900 <_realloc_r+0x1c>
 800592c:	4635      	mov	r5, r6
 800592e:	e7e7      	b.n	8005900 <_realloc_r+0x1c>

08005930 <__ssputs_r>:
 8005930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005934:	688e      	ldr	r6, [r1, #8]
 8005936:	429e      	cmp	r6, r3
 8005938:	4682      	mov	sl, r0
 800593a:	460c      	mov	r4, r1
 800593c:	4690      	mov	r8, r2
 800593e:	461f      	mov	r7, r3
 8005940:	d838      	bhi.n	80059b4 <__ssputs_r+0x84>
 8005942:	898a      	ldrh	r2, [r1, #12]
 8005944:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005948:	d032      	beq.n	80059b0 <__ssputs_r+0x80>
 800594a:	6825      	ldr	r5, [r4, #0]
 800594c:	6909      	ldr	r1, [r1, #16]
 800594e:	eba5 0901 	sub.w	r9, r5, r1
 8005952:	6965      	ldr	r5, [r4, #20]
 8005954:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005958:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800595c:	3301      	adds	r3, #1
 800595e:	444b      	add	r3, r9
 8005960:	106d      	asrs	r5, r5, #1
 8005962:	429d      	cmp	r5, r3
 8005964:	bf38      	it	cc
 8005966:	461d      	movcc	r5, r3
 8005968:	0553      	lsls	r3, r2, #21
 800596a:	d531      	bpl.n	80059d0 <__ssputs_r+0xa0>
 800596c:	4629      	mov	r1, r5
 800596e:	f7ff ff5f 	bl	8005830 <_malloc_r>
 8005972:	4606      	mov	r6, r0
 8005974:	b950      	cbnz	r0, 800598c <__ssputs_r+0x5c>
 8005976:	230c      	movs	r3, #12
 8005978:	f8ca 3000 	str.w	r3, [sl]
 800597c:	89a3      	ldrh	r3, [r4, #12]
 800597e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005982:	81a3      	strh	r3, [r4, #12]
 8005984:	f04f 30ff 	mov.w	r0, #4294967295
 8005988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800598c:	6921      	ldr	r1, [r4, #16]
 800598e:	464a      	mov	r2, r9
 8005990:	f001 f988 	bl	8006ca4 <memcpy>
 8005994:	89a3      	ldrh	r3, [r4, #12]
 8005996:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800599a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800599e:	81a3      	strh	r3, [r4, #12]
 80059a0:	6126      	str	r6, [r4, #16]
 80059a2:	6165      	str	r5, [r4, #20]
 80059a4:	444e      	add	r6, r9
 80059a6:	eba5 0509 	sub.w	r5, r5, r9
 80059aa:	6026      	str	r6, [r4, #0]
 80059ac:	60a5      	str	r5, [r4, #8]
 80059ae:	463e      	mov	r6, r7
 80059b0:	42be      	cmp	r6, r7
 80059b2:	d900      	bls.n	80059b6 <__ssputs_r+0x86>
 80059b4:	463e      	mov	r6, r7
 80059b6:	4632      	mov	r2, r6
 80059b8:	6820      	ldr	r0, [r4, #0]
 80059ba:	4641      	mov	r1, r8
 80059bc:	f001 f980 	bl	8006cc0 <memmove>
 80059c0:	68a3      	ldr	r3, [r4, #8]
 80059c2:	6822      	ldr	r2, [r4, #0]
 80059c4:	1b9b      	subs	r3, r3, r6
 80059c6:	4432      	add	r2, r6
 80059c8:	60a3      	str	r3, [r4, #8]
 80059ca:	6022      	str	r2, [r4, #0]
 80059cc:	2000      	movs	r0, #0
 80059ce:	e7db      	b.n	8005988 <__ssputs_r+0x58>
 80059d0:	462a      	mov	r2, r5
 80059d2:	f7ff ff87 	bl	80058e4 <_realloc_r>
 80059d6:	4606      	mov	r6, r0
 80059d8:	2800      	cmp	r0, #0
 80059da:	d1e1      	bne.n	80059a0 <__ssputs_r+0x70>
 80059dc:	6921      	ldr	r1, [r4, #16]
 80059de:	4650      	mov	r0, sl
 80059e0:	f001 f994 	bl	8006d0c <_free_r>
 80059e4:	e7c7      	b.n	8005976 <__ssputs_r+0x46>
	...

080059e8 <_svfiprintf_r>:
 80059e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ec:	4698      	mov	r8, r3
 80059ee:	898b      	ldrh	r3, [r1, #12]
 80059f0:	061b      	lsls	r3, r3, #24
 80059f2:	b09d      	sub	sp, #116	; 0x74
 80059f4:	4607      	mov	r7, r0
 80059f6:	460d      	mov	r5, r1
 80059f8:	4614      	mov	r4, r2
 80059fa:	d50e      	bpl.n	8005a1a <_svfiprintf_r+0x32>
 80059fc:	690b      	ldr	r3, [r1, #16]
 80059fe:	b963      	cbnz	r3, 8005a1a <_svfiprintf_r+0x32>
 8005a00:	2140      	movs	r1, #64	; 0x40
 8005a02:	f7ff ff15 	bl	8005830 <_malloc_r>
 8005a06:	6028      	str	r0, [r5, #0]
 8005a08:	6128      	str	r0, [r5, #16]
 8005a0a:	b920      	cbnz	r0, 8005a16 <_svfiprintf_r+0x2e>
 8005a0c:	230c      	movs	r3, #12
 8005a0e:	603b      	str	r3, [r7, #0]
 8005a10:	f04f 30ff 	mov.w	r0, #4294967295
 8005a14:	e0d1      	b.n	8005bba <_svfiprintf_r+0x1d2>
 8005a16:	2340      	movs	r3, #64	; 0x40
 8005a18:	616b      	str	r3, [r5, #20]
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a1e:	2320      	movs	r3, #32
 8005a20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a24:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a28:	2330      	movs	r3, #48	; 0x30
 8005a2a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005bd4 <_svfiprintf_r+0x1ec>
 8005a2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a32:	f04f 0901 	mov.w	r9, #1
 8005a36:	4623      	mov	r3, r4
 8005a38:	469a      	mov	sl, r3
 8005a3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a3e:	b10a      	cbz	r2, 8005a44 <_svfiprintf_r+0x5c>
 8005a40:	2a25      	cmp	r2, #37	; 0x25
 8005a42:	d1f9      	bne.n	8005a38 <_svfiprintf_r+0x50>
 8005a44:	ebba 0b04 	subs.w	fp, sl, r4
 8005a48:	d00b      	beq.n	8005a62 <_svfiprintf_r+0x7a>
 8005a4a:	465b      	mov	r3, fp
 8005a4c:	4622      	mov	r2, r4
 8005a4e:	4629      	mov	r1, r5
 8005a50:	4638      	mov	r0, r7
 8005a52:	f7ff ff6d 	bl	8005930 <__ssputs_r>
 8005a56:	3001      	adds	r0, #1
 8005a58:	f000 80aa 	beq.w	8005bb0 <_svfiprintf_r+0x1c8>
 8005a5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a5e:	445a      	add	r2, fp
 8005a60:	9209      	str	r2, [sp, #36]	; 0x24
 8005a62:	f89a 3000 	ldrb.w	r3, [sl]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f000 80a2 	beq.w	8005bb0 <_svfiprintf_r+0x1c8>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a76:	f10a 0a01 	add.w	sl, sl, #1
 8005a7a:	9304      	str	r3, [sp, #16]
 8005a7c:	9307      	str	r3, [sp, #28]
 8005a7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a82:	931a      	str	r3, [sp, #104]	; 0x68
 8005a84:	4654      	mov	r4, sl
 8005a86:	2205      	movs	r2, #5
 8005a88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a8c:	4851      	ldr	r0, [pc, #324]	; (8005bd4 <_svfiprintf_r+0x1ec>)
 8005a8e:	f7fa fba7 	bl	80001e0 <memchr>
 8005a92:	9a04      	ldr	r2, [sp, #16]
 8005a94:	b9d8      	cbnz	r0, 8005ace <_svfiprintf_r+0xe6>
 8005a96:	06d0      	lsls	r0, r2, #27
 8005a98:	bf44      	itt	mi
 8005a9a:	2320      	movmi	r3, #32
 8005a9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005aa0:	0711      	lsls	r1, r2, #28
 8005aa2:	bf44      	itt	mi
 8005aa4:	232b      	movmi	r3, #43	; 0x2b
 8005aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005aaa:	f89a 3000 	ldrb.w	r3, [sl]
 8005aae:	2b2a      	cmp	r3, #42	; 0x2a
 8005ab0:	d015      	beq.n	8005ade <_svfiprintf_r+0xf6>
 8005ab2:	9a07      	ldr	r2, [sp, #28]
 8005ab4:	4654      	mov	r4, sl
 8005ab6:	2000      	movs	r0, #0
 8005ab8:	f04f 0c0a 	mov.w	ip, #10
 8005abc:	4621      	mov	r1, r4
 8005abe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ac2:	3b30      	subs	r3, #48	; 0x30
 8005ac4:	2b09      	cmp	r3, #9
 8005ac6:	d94e      	bls.n	8005b66 <_svfiprintf_r+0x17e>
 8005ac8:	b1b0      	cbz	r0, 8005af8 <_svfiprintf_r+0x110>
 8005aca:	9207      	str	r2, [sp, #28]
 8005acc:	e014      	b.n	8005af8 <_svfiprintf_r+0x110>
 8005ace:	eba0 0308 	sub.w	r3, r0, r8
 8005ad2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	9304      	str	r3, [sp, #16]
 8005ada:	46a2      	mov	sl, r4
 8005adc:	e7d2      	b.n	8005a84 <_svfiprintf_r+0x9c>
 8005ade:	9b03      	ldr	r3, [sp, #12]
 8005ae0:	1d19      	adds	r1, r3, #4
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	9103      	str	r1, [sp, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	bfbb      	ittet	lt
 8005aea:	425b      	neglt	r3, r3
 8005aec:	f042 0202 	orrlt.w	r2, r2, #2
 8005af0:	9307      	strge	r3, [sp, #28]
 8005af2:	9307      	strlt	r3, [sp, #28]
 8005af4:	bfb8      	it	lt
 8005af6:	9204      	strlt	r2, [sp, #16]
 8005af8:	7823      	ldrb	r3, [r4, #0]
 8005afa:	2b2e      	cmp	r3, #46	; 0x2e
 8005afc:	d10c      	bne.n	8005b18 <_svfiprintf_r+0x130>
 8005afe:	7863      	ldrb	r3, [r4, #1]
 8005b00:	2b2a      	cmp	r3, #42	; 0x2a
 8005b02:	d135      	bne.n	8005b70 <_svfiprintf_r+0x188>
 8005b04:	9b03      	ldr	r3, [sp, #12]
 8005b06:	1d1a      	adds	r2, r3, #4
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	9203      	str	r2, [sp, #12]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	bfb8      	it	lt
 8005b10:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b14:	3402      	adds	r4, #2
 8005b16:	9305      	str	r3, [sp, #20]
 8005b18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005be4 <_svfiprintf_r+0x1fc>
 8005b1c:	7821      	ldrb	r1, [r4, #0]
 8005b1e:	2203      	movs	r2, #3
 8005b20:	4650      	mov	r0, sl
 8005b22:	f7fa fb5d 	bl	80001e0 <memchr>
 8005b26:	b140      	cbz	r0, 8005b3a <_svfiprintf_r+0x152>
 8005b28:	2340      	movs	r3, #64	; 0x40
 8005b2a:	eba0 000a 	sub.w	r0, r0, sl
 8005b2e:	fa03 f000 	lsl.w	r0, r3, r0
 8005b32:	9b04      	ldr	r3, [sp, #16]
 8005b34:	4303      	orrs	r3, r0
 8005b36:	3401      	adds	r4, #1
 8005b38:	9304      	str	r3, [sp, #16]
 8005b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b3e:	4826      	ldr	r0, [pc, #152]	; (8005bd8 <_svfiprintf_r+0x1f0>)
 8005b40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b44:	2206      	movs	r2, #6
 8005b46:	f7fa fb4b 	bl	80001e0 <memchr>
 8005b4a:	2800      	cmp	r0, #0
 8005b4c:	d038      	beq.n	8005bc0 <_svfiprintf_r+0x1d8>
 8005b4e:	4b23      	ldr	r3, [pc, #140]	; (8005bdc <_svfiprintf_r+0x1f4>)
 8005b50:	bb1b      	cbnz	r3, 8005b9a <_svfiprintf_r+0x1b2>
 8005b52:	9b03      	ldr	r3, [sp, #12]
 8005b54:	3307      	adds	r3, #7
 8005b56:	f023 0307 	bic.w	r3, r3, #7
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	9303      	str	r3, [sp, #12]
 8005b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b60:	4433      	add	r3, r6
 8005b62:	9309      	str	r3, [sp, #36]	; 0x24
 8005b64:	e767      	b.n	8005a36 <_svfiprintf_r+0x4e>
 8005b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	e7a5      	b.n	8005abc <_svfiprintf_r+0xd4>
 8005b70:	2300      	movs	r3, #0
 8005b72:	3401      	adds	r4, #1
 8005b74:	9305      	str	r3, [sp, #20]
 8005b76:	4619      	mov	r1, r3
 8005b78:	f04f 0c0a 	mov.w	ip, #10
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b82:	3a30      	subs	r2, #48	; 0x30
 8005b84:	2a09      	cmp	r2, #9
 8005b86:	d903      	bls.n	8005b90 <_svfiprintf_r+0x1a8>
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d0c5      	beq.n	8005b18 <_svfiprintf_r+0x130>
 8005b8c:	9105      	str	r1, [sp, #20]
 8005b8e:	e7c3      	b.n	8005b18 <_svfiprintf_r+0x130>
 8005b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b94:	4604      	mov	r4, r0
 8005b96:	2301      	movs	r3, #1
 8005b98:	e7f0      	b.n	8005b7c <_svfiprintf_r+0x194>
 8005b9a:	ab03      	add	r3, sp, #12
 8005b9c:	9300      	str	r3, [sp, #0]
 8005b9e:	462a      	mov	r2, r5
 8005ba0:	4b0f      	ldr	r3, [pc, #60]	; (8005be0 <_svfiprintf_r+0x1f8>)
 8005ba2:	a904      	add	r1, sp, #16
 8005ba4:	4638      	mov	r0, r7
 8005ba6:	f3af 8000 	nop.w
 8005baa:	1c42      	adds	r2, r0, #1
 8005bac:	4606      	mov	r6, r0
 8005bae:	d1d6      	bne.n	8005b5e <_svfiprintf_r+0x176>
 8005bb0:	89ab      	ldrh	r3, [r5, #12]
 8005bb2:	065b      	lsls	r3, r3, #25
 8005bb4:	f53f af2c 	bmi.w	8005a10 <_svfiprintf_r+0x28>
 8005bb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bba:	b01d      	add	sp, #116	; 0x74
 8005bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc0:	ab03      	add	r3, sp, #12
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	462a      	mov	r2, r5
 8005bc6:	4b06      	ldr	r3, [pc, #24]	; (8005be0 <_svfiprintf_r+0x1f8>)
 8005bc8:	a904      	add	r1, sp, #16
 8005bca:	4638      	mov	r0, r7
 8005bcc:	f000 f87a 	bl	8005cc4 <_printf_i>
 8005bd0:	e7eb      	b.n	8005baa <_svfiprintf_r+0x1c2>
 8005bd2:	bf00      	nop
 8005bd4:	080083ac 	.word	0x080083ac
 8005bd8:	080083b6 	.word	0x080083b6
 8005bdc:	00000000 	.word	0x00000000
 8005be0:	08005931 	.word	0x08005931
 8005be4:	080083b2 	.word	0x080083b2

08005be8 <_printf_common>:
 8005be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bec:	4616      	mov	r6, r2
 8005bee:	4699      	mov	r9, r3
 8005bf0:	688a      	ldr	r2, [r1, #8]
 8005bf2:	690b      	ldr	r3, [r1, #16]
 8005bf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	bfb8      	it	lt
 8005bfc:	4613      	movlt	r3, r2
 8005bfe:	6033      	str	r3, [r6, #0]
 8005c00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c04:	4607      	mov	r7, r0
 8005c06:	460c      	mov	r4, r1
 8005c08:	b10a      	cbz	r2, 8005c0e <_printf_common+0x26>
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	6033      	str	r3, [r6, #0]
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	0699      	lsls	r1, r3, #26
 8005c12:	bf42      	ittt	mi
 8005c14:	6833      	ldrmi	r3, [r6, #0]
 8005c16:	3302      	addmi	r3, #2
 8005c18:	6033      	strmi	r3, [r6, #0]
 8005c1a:	6825      	ldr	r5, [r4, #0]
 8005c1c:	f015 0506 	ands.w	r5, r5, #6
 8005c20:	d106      	bne.n	8005c30 <_printf_common+0x48>
 8005c22:	f104 0a19 	add.w	sl, r4, #25
 8005c26:	68e3      	ldr	r3, [r4, #12]
 8005c28:	6832      	ldr	r2, [r6, #0]
 8005c2a:	1a9b      	subs	r3, r3, r2
 8005c2c:	42ab      	cmp	r3, r5
 8005c2e:	dc26      	bgt.n	8005c7e <_printf_common+0x96>
 8005c30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c34:	1e13      	subs	r3, r2, #0
 8005c36:	6822      	ldr	r2, [r4, #0]
 8005c38:	bf18      	it	ne
 8005c3a:	2301      	movne	r3, #1
 8005c3c:	0692      	lsls	r2, r2, #26
 8005c3e:	d42b      	bmi.n	8005c98 <_printf_common+0xb0>
 8005c40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c44:	4649      	mov	r1, r9
 8005c46:	4638      	mov	r0, r7
 8005c48:	47c0      	blx	r8
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	d01e      	beq.n	8005c8c <_printf_common+0xa4>
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	68e5      	ldr	r5, [r4, #12]
 8005c52:	6832      	ldr	r2, [r6, #0]
 8005c54:	f003 0306 	and.w	r3, r3, #6
 8005c58:	2b04      	cmp	r3, #4
 8005c5a:	bf08      	it	eq
 8005c5c:	1aad      	subeq	r5, r5, r2
 8005c5e:	68a3      	ldr	r3, [r4, #8]
 8005c60:	6922      	ldr	r2, [r4, #16]
 8005c62:	bf0c      	ite	eq
 8005c64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c68:	2500      	movne	r5, #0
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	bfc4      	itt	gt
 8005c6e:	1a9b      	subgt	r3, r3, r2
 8005c70:	18ed      	addgt	r5, r5, r3
 8005c72:	2600      	movs	r6, #0
 8005c74:	341a      	adds	r4, #26
 8005c76:	42b5      	cmp	r5, r6
 8005c78:	d11a      	bne.n	8005cb0 <_printf_common+0xc8>
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	e008      	b.n	8005c90 <_printf_common+0xa8>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	4652      	mov	r2, sl
 8005c82:	4649      	mov	r1, r9
 8005c84:	4638      	mov	r0, r7
 8005c86:	47c0      	blx	r8
 8005c88:	3001      	adds	r0, #1
 8005c8a:	d103      	bne.n	8005c94 <_printf_common+0xac>
 8005c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c94:	3501      	adds	r5, #1
 8005c96:	e7c6      	b.n	8005c26 <_printf_common+0x3e>
 8005c98:	18e1      	adds	r1, r4, r3
 8005c9a:	1c5a      	adds	r2, r3, #1
 8005c9c:	2030      	movs	r0, #48	; 0x30
 8005c9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ca2:	4422      	add	r2, r4
 8005ca4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ca8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005cac:	3302      	adds	r3, #2
 8005cae:	e7c7      	b.n	8005c40 <_printf_common+0x58>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	4622      	mov	r2, r4
 8005cb4:	4649      	mov	r1, r9
 8005cb6:	4638      	mov	r0, r7
 8005cb8:	47c0      	blx	r8
 8005cba:	3001      	adds	r0, #1
 8005cbc:	d0e6      	beq.n	8005c8c <_printf_common+0xa4>
 8005cbe:	3601      	adds	r6, #1
 8005cc0:	e7d9      	b.n	8005c76 <_printf_common+0x8e>
	...

08005cc4 <_printf_i>:
 8005cc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc8:	460c      	mov	r4, r1
 8005cca:	4691      	mov	r9, r2
 8005ccc:	7e27      	ldrb	r7, [r4, #24]
 8005cce:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005cd0:	2f78      	cmp	r7, #120	; 0x78
 8005cd2:	4680      	mov	r8, r0
 8005cd4:	469a      	mov	sl, r3
 8005cd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cda:	d807      	bhi.n	8005cec <_printf_i+0x28>
 8005cdc:	2f62      	cmp	r7, #98	; 0x62
 8005cde:	d80a      	bhi.n	8005cf6 <_printf_i+0x32>
 8005ce0:	2f00      	cmp	r7, #0
 8005ce2:	f000 80d8 	beq.w	8005e96 <_printf_i+0x1d2>
 8005ce6:	2f58      	cmp	r7, #88	; 0x58
 8005ce8:	f000 80a3 	beq.w	8005e32 <_printf_i+0x16e>
 8005cec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cf4:	e03a      	b.n	8005d6c <_printf_i+0xa8>
 8005cf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cfa:	2b15      	cmp	r3, #21
 8005cfc:	d8f6      	bhi.n	8005cec <_printf_i+0x28>
 8005cfe:	a001      	add	r0, pc, #4	; (adr r0, 8005d04 <_printf_i+0x40>)
 8005d00:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005d04:	08005d5d 	.word	0x08005d5d
 8005d08:	08005d71 	.word	0x08005d71
 8005d0c:	08005ced 	.word	0x08005ced
 8005d10:	08005ced 	.word	0x08005ced
 8005d14:	08005ced 	.word	0x08005ced
 8005d18:	08005ced 	.word	0x08005ced
 8005d1c:	08005d71 	.word	0x08005d71
 8005d20:	08005ced 	.word	0x08005ced
 8005d24:	08005ced 	.word	0x08005ced
 8005d28:	08005ced 	.word	0x08005ced
 8005d2c:	08005ced 	.word	0x08005ced
 8005d30:	08005e7d 	.word	0x08005e7d
 8005d34:	08005da1 	.word	0x08005da1
 8005d38:	08005e5f 	.word	0x08005e5f
 8005d3c:	08005ced 	.word	0x08005ced
 8005d40:	08005ced 	.word	0x08005ced
 8005d44:	08005e9f 	.word	0x08005e9f
 8005d48:	08005ced 	.word	0x08005ced
 8005d4c:	08005da1 	.word	0x08005da1
 8005d50:	08005ced 	.word	0x08005ced
 8005d54:	08005ced 	.word	0x08005ced
 8005d58:	08005e67 	.word	0x08005e67
 8005d5c:	680b      	ldr	r3, [r1, #0]
 8005d5e:	1d1a      	adds	r2, r3, #4
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	600a      	str	r2, [r1, #0]
 8005d64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e0a3      	b.n	8005eb8 <_printf_i+0x1f4>
 8005d70:	6825      	ldr	r5, [r4, #0]
 8005d72:	6808      	ldr	r0, [r1, #0]
 8005d74:	062e      	lsls	r6, r5, #24
 8005d76:	f100 0304 	add.w	r3, r0, #4
 8005d7a:	d50a      	bpl.n	8005d92 <_printf_i+0xce>
 8005d7c:	6805      	ldr	r5, [r0, #0]
 8005d7e:	600b      	str	r3, [r1, #0]
 8005d80:	2d00      	cmp	r5, #0
 8005d82:	da03      	bge.n	8005d8c <_printf_i+0xc8>
 8005d84:	232d      	movs	r3, #45	; 0x2d
 8005d86:	426d      	negs	r5, r5
 8005d88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d8c:	485e      	ldr	r0, [pc, #376]	; (8005f08 <_printf_i+0x244>)
 8005d8e:	230a      	movs	r3, #10
 8005d90:	e019      	b.n	8005dc6 <_printf_i+0x102>
 8005d92:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d96:	6805      	ldr	r5, [r0, #0]
 8005d98:	600b      	str	r3, [r1, #0]
 8005d9a:	bf18      	it	ne
 8005d9c:	b22d      	sxthne	r5, r5
 8005d9e:	e7ef      	b.n	8005d80 <_printf_i+0xbc>
 8005da0:	680b      	ldr	r3, [r1, #0]
 8005da2:	6825      	ldr	r5, [r4, #0]
 8005da4:	1d18      	adds	r0, r3, #4
 8005da6:	6008      	str	r0, [r1, #0]
 8005da8:	0628      	lsls	r0, r5, #24
 8005daa:	d501      	bpl.n	8005db0 <_printf_i+0xec>
 8005dac:	681d      	ldr	r5, [r3, #0]
 8005dae:	e002      	b.n	8005db6 <_printf_i+0xf2>
 8005db0:	0669      	lsls	r1, r5, #25
 8005db2:	d5fb      	bpl.n	8005dac <_printf_i+0xe8>
 8005db4:	881d      	ldrh	r5, [r3, #0]
 8005db6:	4854      	ldr	r0, [pc, #336]	; (8005f08 <_printf_i+0x244>)
 8005db8:	2f6f      	cmp	r7, #111	; 0x6f
 8005dba:	bf0c      	ite	eq
 8005dbc:	2308      	moveq	r3, #8
 8005dbe:	230a      	movne	r3, #10
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005dc6:	6866      	ldr	r6, [r4, #4]
 8005dc8:	60a6      	str	r6, [r4, #8]
 8005dca:	2e00      	cmp	r6, #0
 8005dcc:	bfa2      	ittt	ge
 8005dce:	6821      	ldrge	r1, [r4, #0]
 8005dd0:	f021 0104 	bicge.w	r1, r1, #4
 8005dd4:	6021      	strge	r1, [r4, #0]
 8005dd6:	b90d      	cbnz	r5, 8005ddc <_printf_i+0x118>
 8005dd8:	2e00      	cmp	r6, #0
 8005dda:	d04d      	beq.n	8005e78 <_printf_i+0x1b4>
 8005ddc:	4616      	mov	r6, r2
 8005dde:	fbb5 f1f3 	udiv	r1, r5, r3
 8005de2:	fb03 5711 	mls	r7, r3, r1, r5
 8005de6:	5dc7      	ldrb	r7, [r0, r7]
 8005de8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dec:	462f      	mov	r7, r5
 8005dee:	42bb      	cmp	r3, r7
 8005df0:	460d      	mov	r5, r1
 8005df2:	d9f4      	bls.n	8005dde <_printf_i+0x11a>
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d10b      	bne.n	8005e10 <_printf_i+0x14c>
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	07df      	lsls	r7, r3, #31
 8005dfc:	d508      	bpl.n	8005e10 <_printf_i+0x14c>
 8005dfe:	6923      	ldr	r3, [r4, #16]
 8005e00:	6861      	ldr	r1, [r4, #4]
 8005e02:	4299      	cmp	r1, r3
 8005e04:	bfde      	ittt	le
 8005e06:	2330      	movle	r3, #48	; 0x30
 8005e08:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e0c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e10:	1b92      	subs	r2, r2, r6
 8005e12:	6122      	str	r2, [r4, #16]
 8005e14:	f8cd a000 	str.w	sl, [sp]
 8005e18:	464b      	mov	r3, r9
 8005e1a:	aa03      	add	r2, sp, #12
 8005e1c:	4621      	mov	r1, r4
 8005e1e:	4640      	mov	r0, r8
 8005e20:	f7ff fee2 	bl	8005be8 <_printf_common>
 8005e24:	3001      	adds	r0, #1
 8005e26:	d14c      	bne.n	8005ec2 <_printf_i+0x1fe>
 8005e28:	f04f 30ff 	mov.w	r0, #4294967295
 8005e2c:	b004      	add	sp, #16
 8005e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e32:	4835      	ldr	r0, [pc, #212]	; (8005f08 <_printf_i+0x244>)
 8005e34:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e38:	6823      	ldr	r3, [r4, #0]
 8005e3a:	680e      	ldr	r6, [r1, #0]
 8005e3c:	061f      	lsls	r7, r3, #24
 8005e3e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e42:	600e      	str	r6, [r1, #0]
 8005e44:	d514      	bpl.n	8005e70 <_printf_i+0x1ac>
 8005e46:	07d9      	lsls	r1, r3, #31
 8005e48:	bf44      	itt	mi
 8005e4a:	f043 0320 	orrmi.w	r3, r3, #32
 8005e4e:	6023      	strmi	r3, [r4, #0]
 8005e50:	b91d      	cbnz	r5, 8005e5a <_printf_i+0x196>
 8005e52:	6823      	ldr	r3, [r4, #0]
 8005e54:	f023 0320 	bic.w	r3, r3, #32
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	2310      	movs	r3, #16
 8005e5c:	e7b0      	b.n	8005dc0 <_printf_i+0xfc>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	f043 0320 	orr.w	r3, r3, #32
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	2378      	movs	r3, #120	; 0x78
 8005e68:	4828      	ldr	r0, [pc, #160]	; (8005f0c <_printf_i+0x248>)
 8005e6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e6e:	e7e3      	b.n	8005e38 <_printf_i+0x174>
 8005e70:	065e      	lsls	r6, r3, #25
 8005e72:	bf48      	it	mi
 8005e74:	b2ad      	uxthmi	r5, r5
 8005e76:	e7e6      	b.n	8005e46 <_printf_i+0x182>
 8005e78:	4616      	mov	r6, r2
 8005e7a:	e7bb      	b.n	8005df4 <_printf_i+0x130>
 8005e7c:	680b      	ldr	r3, [r1, #0]
 8005e7e:	6826      	ldr	r6, [r4, #0]
 8005e80:	6960      	ldr	r0, [r4, #20]
 8005e82:	1d1d      	adds	r5, r3, #4
 8005e84:	600d      	str	r5, [r1, #0]
 8005e86:	0635      	lsls	r5, r6, #24
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	d501      	bpl.n	8005e90 <_printf_i+0x1cc>
 8005e8c:	6018      	str	r0, [r3, #0]
 8005e8e:	e002      	b.n	8005e96 <_printf_i+0x1d2>
 8005e90:	0671      	lsls	r1, r6, #25
 8005e92:	d5fb      	bpl.n	8005e8c <_printf_i+0x1c8>
 8005e94:	8018      	strh	r0, [r3, #0]
 8005e96:	2300      	movs	r3, #0
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	4616      	mov	r6, r2
 8005e9c:	e7ba      	b.n	8005e14 <_printf_i+0x150>
 8005e9e:	680b      	ldr	r3, [r1, #0]
 8005ea0:	1d1a      	adds	r2, r3, #4
 8005ea2:	600a      	str	r2, [r1, #0]
 8005ea4:	681e      	ldr	r6, [r3, #0]
 8005ea6:	6862      	ldr	r2, [r4, #4]
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f7fa f998 	bl	80001e0 <memchr>
 8005eb0:	b108      	cbz	r0, 8005eb6 <_printf_i+0x1f2>
 8005eb2:	1b80      	subs	r0, r0, r6
 8005eb4:	6060      	str	r0, [r4, #4]
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	6123      	str	r3, [r4, #16]
 8005eba:	2300      	movs	r3, #0
 8005ebc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ec0:	e7a8      	b.n	8005e14 <_printf_i+0x150>
 8005ec2:	6923      	ldr	r3, [r4, #16]
 8005ec4:	4632      	mov	r2, r6
 8005ec6:	4649      	mov	r1, r9
 8005ec8:	4640      	mov	r0, r8
 8005eca:	47d0      	blx	sl
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d0ab      	beq.n	8005e28 <_printf_i+0x164>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	079b      	lsls	r3, r3, #30
 8005ed4:	d413      	bmi.n	8005efe <_printf_i+0x23a>
 8005ed6:	68e0      	ldr	r0, [r4, #12]
 8005ed8:	9b03      	ldr	r3, [sp, #12]
 8005eda:	4298      	cmp	r0, r3
 8005edc:	bfb8      	it	lt
 8005ede:	4618      	movlt	r0, r3
 8005ee0:	e7a4      	b.n	8005e2c <_printf_i+0x168>
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	4632      	mov	r2, r6
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	4640      	mov	r0, r8
 8005eea:	47d0      	blx	sl
 8005eec:	3001      	adds	r0, #1
 8005eee:	d09b      	beq.n	8005e28 <_printf_i+0x164>
 8005ef0:	3501      	adds	r5, #1
 8005ef2:	68e3      	ldr	r3, [r4, #12]
 8005ef4:	9903      	ldr	r1, [sp, #12]
 8005ef6:	1a5b      	subs	r3, r3, r1
 8005ef8:	42ab      	cmp	r3, r5
 8005efa:	dcf2      	bgt.n	8005ee2 <_printf_i+0x21e>
 8005efc:	e7eb      	b.n	8005ed6 <_printf_i+0x212>
 8005efe:	2500      	movs	r5, #0
 8005f00:	f104 0619 	add.w	r6, r4, #25
 8005f04:	e7f5      	b.n	8005ef2 <_printf_i+0x22e>
 8005f06:	bf00      	nop
 8005f08:	080083bd 	.word	0x080083bd
 8005f0c:	080083ce 	.word	0x080083ce

08005f10 <_sbrk_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	4d06      	ldr	r5, [pc, #24]	; (8005f2c <_sbrk_r+0x1c>)
 8005f14:	2300      	movs	r3, #0
 8005f16:	4604      	mov	r4, r0
 8005f18:	4608      	mov	r0, r1
 8005f1a:	602b      	str	r3, [r5, #0]
 8005f1c:	f7fd fc1c 	bl	8003758 <_sbrk>
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d102      	bne.n	8005f2a <_sbrk_r+0x1a>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	b103      	cbz	r3, 8005f2a <_sbrk_r+0x1a>
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	bd38      	pop	{r3, r4, r5, pc}
 8005f2c:	200000dc 	.word	0x200000dc

08005f30 <strcpy>:
 8005f30:	4603      	mov	r3, r0
 8005f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f36:	f803 2b01 	strb.w	r2, [r3], #1
 8005f3a:	2a00      	cmp	r2, #0
 8005f3c:	d1f9      	bne.n	8005f32 <strcpy+0x2>
 8005f3e:	4770      	bx	lr

08005f40 <__assert_func>:
 8005f40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f42:	4614      	mov	r4, r2
 8005f44:	461a      	mov	r2, r3
 8005f46:	4b09      	ldr	r3, [pc, #36]	; (8005f6c <__assert_func+0x2c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4605      	mov	r5, r0
 8005f4c:	68d8      	ldr	r0, [r3, #12]
 8005f4e:	b14c      	cbz	r4, 8005f64 <__assert_func+0x24>
 8005f50:	4b07      	ldr	r3, [pc, #28]	; (8005f70 <__assert_func+0x30>)
 8005f52:	9100      	str	r1, [sp, #0]
 8005f54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f58:	4906      	ldr	r1, [pc, #24]	; (8005f74 <__assert_func+0x34>)
 8005f5a:	462b      	mov	r3, r5
 8005f5c:	f000 fe88 	bl	8006c70 <fiprintf>
 8005f60:	f001 f946 	bl	80071f0 <abort>
 8005f64:	4b04      	ldr	r3, [pc, #16]	; (8005f78 <__assert_func+0x38>)
 8005f66:	461c      	mov	r4, r3
 8005f68:	e7f3      	b.n	8005f52 <__assert_func+0x12>
 8005f6a:	bf00      	nop
 8005f6c:	20000008 	.word	0x20000008
 8005f70:	080083df 	.word	0x080083df
 8005f74:	080083ec 	.word	0x080083ec
 8005f78:	0800841a 	.word	0x0800841a

08005f7c <quorem>:
 8005f7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f80:	6903      	ldr	r3, [r0, #16]
 8005f82:	690c      	ldr	r4, [r1, #16]
 8005f84:	42a3      	cmp	r3, r4
 8005f86:	4607      	mov	r7, r0
 8005f88:	f2c0 8081 	blt.w	800608e <quorem+0x112>
 8005f8c:	3c01      	subs	r4, #1
 8005f8e:	f101 0814 	add.w	r8, r1, #20
 8005f92:	f100 0514 	add.w	r5, r0, #20
 8005f96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f9a:	9301      	str	r3, [sp, #4]
 8005f9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005fa0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005fac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005fb0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005fb4:	d331      	bcc.n	800601a <quorem+0x9e>
 8005fb6:	f04f 0e00 	mov.w	lr, #0
 8005fba:	4640      	mov	r0, r8
 8005fbc:	46ac      	mov	ip, r5
 8005fbe:	46f2      	mov	sl, lr
 8005fc0:	f850 2b04 	ldr.w	r2, [r0], #4
 8005fc4:	b293      	uxth	r3, r2
 8005fc6:	fb06 e303 	mla	r3, r6, r3, lr
 8005fca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	ebaa 0303 	sub.w	r3, sl, r3
 8005fd4:	0c12      	lsrs	r2, r2, #16
 8005fd6:	f8dc a000 	ldr.w	sl, [ip]
 8005fda:	fb06 e202 	mla	r2, r6, r2, lr
 8005fde:	fa13 f38a 	uxtah	r3, r3, sl
 8005fe2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005fe6:	fa1f fa82 	uxth.w	sl, r2
 8005fea:	f8dc 2000 	ldr.w	r2, [ip]
 8005fee:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005ff2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ffc:	4581      	cmp	r9, r0
 8005ffe:	f84c 3b04 	str.w	r3, [ip], #4
 8006002:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006006:	d2db      	bcs.n	8005fc0 <quorem+0x44>
 8006008:	f855 300b 	ldr.w	r3, [r5, fp]
 800600c:	b92b      	cbnz	r3, 800601a <quorem+0x9e>
 800600e:	9b01      	ldr	r3, [sp, #4]
 8006010:	3b04      	subs	r3, #4
 8006012:	429d      	cmp	r5, r3
 8006014:	461a      	mov	r2, r3
 8006016:	d32e      	bcc.n	8006076 <quorem+0xfa>
 8006018:	613c      	str	r4, [r7, #16]
 800601a:	4638      	mov	r0, r7
 800601c:	f7ff fada 	bl	80055d4 <__mcmp>
 8006020:	2800      	cmp	r0, #0
 8006022:	db24      	blt.n	800606e <quorem+0xf2>
 8006024:	3601      	adds	r6, #1
 8006026:	4628      	mov	r0, r5
 8006028:	f04f 0c00 	mov.w	ip, #0
 800602c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006030:	f8d0 e000 	ldr.w	lr, [r0]
 8006034:	b293      	uxth	r3, r2
 8006036:	ebac 0303 	sub.w	r3, ip, r3
 800603a:	0c12      	lsrs	r2, r2, #16
 800603c:	fa13 f38e 	uxtah	r3, r3, lr
 8006040:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006044:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006048:	b29b      	uxth	r3, r3
 800604a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800604e:	45c1      	cmp	r9, r8
 8006050:	f840 3b04 	str.w	r3, [r0], #4
 8006054:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006058:	d2e8      	bcs.n	800602c <quorem+0xb0>
 800605a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800605e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006062:	b922      	cbnz	r2, 800606e <quorem+0xf2>
 8006064:	3b04      	subs	r3, #4
 8006066:	429d      	cmp	r5, r3
 8006068:	461a      	mov	r2, r3
 800606a:	d30a      	bcc.n	8006082 <quorem+0x106>
 800606c:	613c      	str	r4, [r7, #16]
 800606e:	4630      	mov	r0, r6
 8006070:	b003      	add	sp, #12
 8006072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006076:	6812      	ldr	r2, [r2, #0]
 8006078:	3b04      	subs	r3, #4
 800607a:	2a00      	cmp	r2, #0
 800607c:	d1cc      	bne.n	8006018 <quorem+0x9c>
 800607e:	3c01      	subs	r4, #1
 8006080:	e7c7      	b.n	8006012 <quorem+0x96>
 8006082:	6812      	ldr	r2, [r2, #0]
 8006084:	3b04      	subs	r3, #4
 8006086:	2a00      	cmp	r2, #0
 8006088:	d1f0      	bne.n	800606c <quorem+0xf0>
 800608a:	3c01      	subs	r4, #1
 800608c:	e7eb      	b.n	8006066 <quorem+0xea>
 800608e:	2000      	movs	r0, #0
 8006090:	e7ee      	b.n	8006070 <quorem+0xf4>
 8006092:	0000      	movs	r0, r0
 8006094:	0000      	movs	r0, r0
	...

08006098 <_dtoa_r>:
 8006098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800609c:	ed2d 8b02 	vpush	{d8}
 80060a0:	ec57 6b10 	vmov	r6, r7, d0
 80060a4:	b095      	sub	sp, #84	; 0x54
 80060a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80060a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80060ac:	9105      	str	r1, [sp, #20]
 80060ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80060b2:	4604      	mov	r4, r0
 80060b4:	9209      	str	r2, [sp, #36]	; 0x24
 80060b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80060b8:	b975      	cbnz	r5, 80060d8 <_dtoa_r+0x40>
 80060ba:	2010      	movs	r0, #16
 80060bc:	f000 fdea 	bl	8006c94 <malloc>
 80060c0:	4602      	mov	r2, r0
 80060c2:	6260      	str	r0, [r4, #36]	; 0x24
 80060c4:	b920      	cbnz	r0, 80060d0 <_dtoa_r+0x38>
 80060c6:	4bb2      	ldr	r3, [pc, #712]	; (8006390 <_dtoa_r+0x2f8>)
 80060c8:	21ea      	movs	r1, #234	; 0xea
 80060ca:	48b2      	ldr	r0, [pc, #712]	; (8006394 <_dtoa_r+0x2fc>)
 80060cc:	f7ff ff38 	bl	8005f40 <__assert_func>
 80060d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80060d4:	6005      	str	r5, [r0, #0]
 80060d6:	60c5      	str	r5, [r0, #12]
 80060d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060da:	6819      	ldr	r1, [r3, #0]
 80060dc:	b151      	cbz	r1, 80060f4 <_dtoa_r+0x5c>
 80060de:	685a      	ldr	r2, [r3, #4]
 80060e0:	604a      	str	r2, [r1, #4]
 80060e2:	2301      	movs	r3, #1
 80060e4:	4093      	lsls	r3, r2
 80060e6:	608b      	str	r3, [r1, #8]
 80060e8:	4620      	mov	r0, r4
 80060ea:	f7ff f835 	bl	8005158 <_Bfree>
 80060ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060f0:	2200      	movs	r2, #0
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	1e3b      	subs	r3, r7, #0
 80060f6:	bfb9      	ittee	lt
 80060f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80060fc:	9303      	strlt	r3, [sp, #12]
 80060fe:	2300      	movge	r3, #0
 8006100:	f8c8 3000 	strge.w	r3, [r8]
 8006104:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006108:	4ba3      	ldr	r3, [pc, #652]	; (8006398 <_dtoa_r+0x300>)
 800610a:	bfbc      	itt	lt
 800610c:	2201      	movlt	r2, #1
 800610e:	f8c8 2000 	strlt.w	r2, [r8]
 8006112:	ea33 0309 	bics.w	r3, r3, r9
 8006116:	d11b      	bne.n	8006150 <_dtoa_r+0xb8>
 8006118:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800611a:	f242 730f 	movw	r3, #9999	; 0x270f
 800611e:	6013      	str	r3, [r2, #0]
 8006120:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006124:	4333      	orrs	r3, r6
 8006126:	f000 857a 	beq.w	8006c1e <_dtoa_r+0xb86>
 800612a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800612c:	b963      	cbnz	r3, 8006148 <_dtoa_r+0xb0>
 800612e:	4b9b      	ldr	r3, [pc, #620]	; (800639c <_dtoa_r+0x304>)
 8006130:	e024      	b.n	800617c <_dtoa_r+0xe4>
 8006132:	4b9b      	ldr	r3, [pc, #620]	; (80063a0 <_dtoa_r+0x308>)
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	3308      	adds	r3, #8
 8006138:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800613a:	6013      	str	r3, [r2, #0]
 800613c:	9800      	ldr	r0, [sp, #0]
 800613e:	b015      	add	sp, #84	; 0x54
 8006140:	ecbd 8b02 	vpop	{d8}
 8006144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006148:	4b94      	ldr	r3, [pc, #592]	; (800639c <_dtoa_r+0x304>)
 800614a:	9300      	str	r3, [sp, #0]
 800614c:	3303      	adds	r3, #3
 800614e:	e7f3      	b.n	8006138 <_dtoa_r+0xa0>
 8006150:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006154:	2200      	movs	r2, #0
 8006156:	ec51 0b17 	vmov	r0, r1, d7
 800615a:	2300      	movs	r3, #0
 800615c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006160:	f7fa fcb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006164:	4680      	mov	r8, r0
 8006166:	b158      	cbz	r0, 8006180 <_dtoa_r+0xe8>
 8006168:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800616a:	2301      	movs	r3, #1
 800616c:	6013      	str	r3, [r2, #0]
 800616e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 8551 	beq.w	8006c18 <_dtoa_r+0xb80>
 8006176:	488b      	ldr	r0, [pc, #556]	; (80063a4 <_dtoa_r+0x30c>)
 8006178:	6018      	str	r0, [r3, #0]
 800617a:	1e43      	subs	r3, r0, #1
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	e7dd      	b.n	800613c <_dtoa_r+0xa4>
 8006180:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006184:	aa12      	add	r2, sp, #72	; 0x48
 8006186:	a913      	add	r1, sp, #76	; 0x4c
 8006188:	4620      	mov	r0, r4
 800618a:	f7ff fac7 	bl	800571c <__d2b>
 800618e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006192:	4683      	mov	fp, r0
 8006194:	2d00      	cmp	r5, #0
 8006196:	d07c      	beq.n	8006292 <_dtoa_r+0x1fa>
 8006198:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800619a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800619e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061a2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80061a6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80061aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80061ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80061b2:	4b7d      	ldr	r3, [pc, #500]	; (80063a8 <_dtoa_r+0x310>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	4630      	mov	r0, r6
 80061b8:	4639      	mov	r1, r7
 80061ba:	f7fa f865 	bl	8000288 <__aeabi_dsub>
 80061be:	a36e      	add	r3, pc, #440	; (adr r3, 8006378 <_dtoa_r+0x2e0>)
 80061c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c4:	f7fa fa18 	bl	80005f8 <__aeabi_dmul>
 80061c8:	a36d      	add	r3, pc, #436	; (adr r3, 8006380 <_dtoa_r+0x2e8>)
 80061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ce:	f7fa f85d 	bl	800028c <__adddf3>
 80061d2:	4606      	mov	r6, r0
 80061d4:	4628      	mov	r0, r5
 80061d6:	460f      	mov	r7, r1
 80061d8:	f7fa f9a4 	bl	8000524 <__aeabi_i2d>
 80061dc:	a36a      	add	r3, pc, #424	; (adr r3, 8006388 <_dtoa_r+0x2f0>)
 80061de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e2:	f7fa fa09 	bl	80005f8 <__aeabi_dmul>
 80061e6:	4602      	mov	r2, r0
 80061e8:	460b      	mov	r3, r1
 80061ea:	4630      	mov	r0, r6
 80061ec:	4639      	mov	r1, r7
 80061ee:	f7fa f84d 	bl	800028c <__adddf3>
 80061f2:	4606      	mov	r6, r0
 80061f4:	460f      	mov	r7, r1
 80061f6:	f7fa fc99 	bl	8000b2c <__aeabi_d2iz>
 80061fa:	2200      	movs	r2, #0
 80061fc:	4682      	mov	sl, r0
 80061fe:	2300      	movs	r3, #0
 8006200:	4630      	mov	r0, r6
 8006202:	4639      	mov	r1, r7
 8006204:	f7fa fc6a 	bl	8000adc <__aeabi_dcmplt>
 8006208:	b148      	cbz	r0, 800621e <_dtoa_r+0x186>
 800620a:	4650      	mov	r0, sl
 800620c:	f7fa f98a 	bl	8000524 <__aeabi_i2d>
 8006210:	4632      	mov	r2, r6
 8006212:	463b      	mov	r3, r7
 8006214:	f7fa fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8006218:	b908      	cbnz	r0, 800621e <_dtoa_r+0x186>
 800621a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800621e:	f1ba 0f16 	cmp.w	sl, #22
 8006222:	d854      	bhi.n	80062ce <_dtoa_r+0x236>
 8006224:	4b61      	ldr	r3, [pc, #388]	; (80063ac <_dtoa_r+0x314>)
 8006226:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800622a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006232:	f7fa fc53 	bl	8000adc <__aeabi_dcmplt>
 8006236:	2800      	cmp	r0, #0
 8006238:	d04b      	beq.n	80062d2 <_dtoa_r+0x23a>
 800623a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800623e:	2300      	movs	r3, #0
 8006240:	930e      	str	r3, [sp, #56]	; 0x38
 8006242:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006244:	1b5d      	subs	r5, r3, r5
 8006246:	1e6b      	subs	r3, r5, #1
 8006248:	9304      	str	r3, [sp, #16]
 800624a:	bf43      	ittte	mi
 800624c:	2300      	movmi	r3, #0
 800624e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006252:	9304      	strmi	r3, [sp, #16]
 8006254:	f04f 0800 	movpl.w	r8, #0
 8006258:	f1ba 0f00 	cmp.w	sl, #0
 800625c:	db3b      	blt.n	80062d6 <_dtoa_r+0x23e>
 800625e:	9b04      	ldr	r3, [sp, #16]
 8006260:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006264:	4453      	add	r3, sl
 8006266:	9304      	str	r3, [sp, #16]
 8006268:	2300      	movs	r3, #0
 800626a:	9306      	str	r3, [sp, #24]
 800626c:	9b05      	ldr	r3, [sp, #20]
 800626e:	2b09      	cmp	r3, #9
 8006270:	d869      	bhi.n	8006346 <_dtoa_r+0x2ae>
 8006272:	2b05      	cmp	r3, #5
 8006274:	bfc4      	itt	gt
 8006276:	3b04      	subgt	r3, #4
 8006278:	9305      	strgt	r3, [sp, #20]
 800627a:	9b05      	ldr	r3, [sp, #20]
 800627c:	f1a3 0302 	sub.w	r3, r3, #2
 8006280:	bfcc      	ite	gt
 8006282:	2500      	movgt	r5, #0
 8006284:	2501      	movle	r5, #1
 8006286:	2b03      	cmp	r3, #3
 8006288:	d869      	bhi.n	800635e <_dtoa_r+0x2c6>
 800628a:	e8df f003 	tbb	[pc, r3]
 800628e:	4e2c      	.short	0x4e2c
 8006290:	5a4c      	.short	0x5a4c
 8006292:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006296:	441d      	add	r5, r3
 8006298:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800629c:	2b20      	cmp	r3, #32
 800629e:	bfc1      	itttt	gt
 80062a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80062a4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80062a8:	fa09 f303 	lslgt.w	r3, r9, r3
 80062ac:	fa26 f000 	lsrgt.w	r0, r6, r0
 80062b0:	bfda      	itte	le
 80062b2:	f1c3 0320 	rsble	r3, r3, #32
 80062b6:	fa06 f003 	lslle.w	r0, r6, r3
 80062ba:	4318      	orrgt	r0, r3
 80062bc:	f7fa f922 	bl	8000504 <__aeabi_ui2d>
 80062c0:	2301      	movs	r3, #1
 80062c2:	4606      	mov	r6, r0
 80062c4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80062c8:	3d01      	subs	r5, #1
 80062ca:	9310      	str	r3, [sp, #64]	; 0x40
 80062cc:	e771      	b.n	80061b2 <_dtoa_r+0x11a>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e7b6      	b.n	8006240 <_dtoa_r+0x1a8>
 80062d2:	900e      	str	r0, [sp, #56]	; 0x38
 80062d4:	e7b5      	b.n	8006242 <_dtoa_r+0x1aa>
 80062d6:	f1ca 0300 	rsb	r3, sl, #0
 80062da:	9306      	str	r3, [sp, #24]
 80062dc:	2300      	movs	r3, #0
 80062de:	eba8 080a 	sub.w	r8, r8, sl
 80062e2:	930d      	str	r3, [sp, #52]	; 0x34
 80062e4:	e7c2      	b.n	800626c <_dtoa_r+0x1d4>
 80062e6:	2300      	movs	r3, #0
 80062e8:	9308      	str	r3, [sp, #32]
 80062ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	dc39      	bgt.n	8006364 <_dtoa_r+0x2cc>
 80062f0:	f04f 0901 	mov.w	r9, #1
 80062f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80062f8:	464b      	mov	r3, r9
 80062fa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80062fe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006300:	2200      	movs	r2, #0
 8006302:	6042      	str	r2, [r0, #4]
 8006304:	2204      	movs	r2, #4
 8006306:	f102 0614 	add.w	r6, r2, #20
 800630a:	429e      	cmp	r6, r3
 800630c:	6841      	ldr	r1, [r0, #4]
 800630e:	d92f      	bls.n	8006370 <_dtoa_r+0x2d8>
 8006310:	4620      	mov	r0, r4
 8006312:	f7fe fee1 	bl	80050d8 <_Balloc>
 8006316:	9000      	str	r0, [sp, #0]
 8006318:	2800      	cmp	r0, #0
 800631a:	d14b      	bne.n	80063b4 <_dtoa_r+0x31c>
 800631c:	4b24      	ldr	r3, [pc, #144]	; (80063b0 <_dtoa_r+0x318>)
 800631e:	4602      	mov	r2, r0
 8006320:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006324:	e6d1      	b.n	80060ca <_dtoa_r+0x32>
 8006326:	2301      	movs	r3, #1
 8006328:	e7de      	b.n	80062e8 <_dtoa_r+0x250>
 800632a:	2300      	movs	r3, #0
 800632c:	9308      	str	r3, [sp, #32]
 800632e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006330:	eb0a 0903 	add.w	r9, sl, r3
 8006334:	f109 0301 	add.w	r3, r9, #1
 8006338:	2b01      	cmp	r3, #1
 800633a:	9301      	str	r3, [sp, #4]
 800633c:	bfb8      	it	lt
 800633e:	2301      	movlt	r3, #1
 8006340:	e7dd      	b.n	80062fe <_dtoa_r+0x266>
 8006342:	2301      	movs	r3, #1
 8006344:	e7f2      	b.n	800632c <_dtoa_r+0x294>
 8006346:	2501      	movs	r5, #1
 8006348:	2300      	movs	r3, #0
 800634a:	9305      	str	r3, [sp, #20]
 800634c:	9508      	str	r5, [sp, #32]
 800634e:	f04f 39ff 	mov.w	r9, #4294967295
 8006352:	2200      	movs	r2, #0
 8006354:	f8cd 9004 	str.w	r9, [sp, #4]
 8006358:	2312      	movs	r3, #18
 800635a:	9209      	str	r2, [sp, #36]	; 0x24
 800635c:	e7cf      	b.n	80062fe <_dtoa_r+0x266>
 800635e:	2301      	movs	r3, #1
 8006360:	9308      	str	r3, [sp, #32]
 8006362:	e7f4      	b.n	800634e <_dtoa_r+0x2b6>
 8006364:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006368:	f8cd 9004 	str.w	r9, [sp, #4]
 800636c:	464b      	mov	r3, r9
 800636e:	e7c6      	b.n	80062fe <_dtoa_r+0x266>
 8006370:	3101      	adds	r1, #1
 8006372:	6041      	str	r1, [r0, #4]
 8006374:	0052      	lsls	r2, r2, #1
 8006376:	e7c6      	b.n	8006306 <_dtoa_r+0x26e>
 8006378:	636f4361 	.word	0x636f4361
 800637c:	3fd287a7 	.word	0x3fd287a7
 8006380:	8b60c8b3 	.word	0x8b60c8b3
 8006384:	3fc68a28 	.word	0x3fc68a28
 8006388:	509f79fb 	.word	0x509f79fb
 800638c:	3fd34413 	.word	0x3fd34413
 8006390:	08008224 	.word	0x08008224
 8006394:	0800842a 	.word	0x0800842a
 8006398:	7ff00000 	.word	0x7ff00000
 800639c:	08008424 	.word	0x08008424
 80063a0:	0800841b 	.word	0x0800841b
 80063a4:	08008429 	.word	0x08008429
 80063a8:	3ff80000 	.word	0x3ff80000
 80063ac:	080082d8 	.word	0x080082d8
 80063b0:	0800829b 	.word	0x0800829b
 80063b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063b6:	9a00      	ldr	r2, [sp, #0]
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	9b01      	ldr	r3, [sp, #4]
 80063bc:	2b0e      	cmp	r3, #14
 80063be:	f200 80ad 	bhi.w	800651c <_dtoa_r+0x484>
 80063c2:	2d00      	cmp	r5, #0
 80063c4:	f000 80aa 	beq.w	800651c <_dtoa_r+0x484>
 80063c8:	f1ba 0f00 	cmp.w	sl, #0
 80063cc:	dd36      	ble.n	800643c <_dtoa_r+0x3a4>
 80063ce:	4ac3      	ldr	r2, [pc, #780]	; (80066dc <_dtoa_r+0x644>)
 80063d0:	f00a 030f 	and.w	r3, sl, #15
 80063d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80063d8:	ed93 7b00 	vldr	d7, [r3]
 80063dc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80063e0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80063e4:	eeb0 8a47 	vmov.f32	s16, s14
 80063e8:	eef0 8a67 	vmov.f32	s17, s15
 80063ec:	d016      	beq.n	800641c <_dtoa_r+0x384>
 80063ee:	4bbc      	ldr	r3, [pc, #752]	; (80066e0 <_dtoa_r+0x648>)
 80063f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80063f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063f8:	f7fa fa28 	bl	800084c <__aeabi_ddiv>
 80063fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006400:	f007 070f 	and.w	r7, r7, #15
 8006404:	2503      	movs	r5, #3
 8006406:	4eb6      	ldr	r6, [pc, #728]	; (80066e0 <_dtoa_r+0x648>)
 8006408:	b957      	cbnz	r7, 8006420 <_dtoa_r+0x388>
 800640a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800640e:	ec53 2b18 	vmov	r2, r3, d8
 8006412:	f7fa fa1b 	bl	800084c <__aeabi_ddiv>
 8006416:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800641a:	e029      	b.n	8006470 <_dtoa_r+0x3d8>
 800641c:	2502      	movs	r5, #2
 800641e:	e7f2      	b.n	8006406 <_dtoa_r+0x36e>
 8006420:	07f9      	lsls	r1, r7, #31
 8006422:	d508      	bpl.n	8006436 <_dtoa_r+0x39e>
 8006424:	ec51 0b18 	vmov	r0, r1, d8
 8006428:	e9d6 2300 	ldrd	r2, r3, [r6]
 800642c:	f7fa f8e4 	bl	80005f8 <__aeabi_dmul>
 8006430:	ec41 0b18 	vmov	d8, r0, r1
 8006434:	3501      	adds	r5, #1
 8006436:	107f      	asrs	r7, r7, #1
 8006438:	3608      	adds	r6, #8
 800643a:	e7e5      	b.n	8006408 <_dtoa_r+0x370>
 800643c:	f000 80a6 	beq.w	800658c <_dtoa_r+0x4f4>
 8006440:	f1ca 0600 	rsb	r6, sl, #0
 8006444:	4ba5      	ldr	r3, [pc, #660]	; (80066dc <_dtoa_r+0x644>)
 8006446:	4fa6      	ldr	r7, [pc, #664]	; (80066e0 <_dtoa_r+0x648>)
 8006448:	f006 020f 	and.w	r2, r6, #15
 800644c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006454:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006458:	f7fa f8ce 	bl	80005f8 <__aeabi_dmul>
 800645c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006460:	1136      	asrs	r6, r6, #4
 8006462:	2300      	movs	r3, #0
 8006464:	2502      	movs	r5, #2
 8006466:	2e00      	cmp	r6, #0
 8006468:	f040 8085 	bne.w	8006576 <_dtoa_r+0x4de>
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1d2      	bne.n	8006416 <_dtoa_r+0x37e>
 8006470:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006472:	2b00      	cmp	r3, #0
 8006474:	f000 808c 	beq.w	8006590 <_dtoa_r+0x4f8>
 8006478:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800647c:	4b99      	ldr	r3, [pc, #612]	; (80066e4 <_dtoa_r+0x64c>)
 800647e:	2200      	movs	r2, #0
 8006480:	4630      	mov	r0, r6
 8006482:	4639      	mov	r1, r7
 8006484:	f7fa fb2a 	bl	8000adc <__aeabi_dcmplt>
 8006488:	2800      	cmp	r0, #0
 800648a:	f000 8081 	beq.w	8006590 <_dtoa_r+0x4f8>
 800648e:	9b01      	ldr	r3, [sp, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d07d      	beq.n	8006590 <_dtoa_r+0x4f8>
 8006494:	f1b9 0f00 	cmp.w	r9, #0
 8006498:	dd3c      	ble.n	8006514 <_dtoa_r+0x47c>
 800649a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800649e:	9307      	str	r3, [sp, #28]
 80064a0:	2200      	movs	r2, #0
 80064a2:	4b91      	ldr	r3, [pc, #580]	; (80066e8 <_dtoa_r+0x650>)
 80064a4:	4630      	mov	r0, r6
 80064a6:	4639      	mov	r1, r7
 80064a8:	f7fa f8a6 	bl	80005f8 <__aeabi_dmul>
 80064ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064b0:	3501      	adds	r5, #1
 80064b2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80064b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80064ba:	4628      	mov	r0, r5
 80064bc:	f7fa f832 	bl	8000524 <__aeabi_i2d>
 80064c0:	4632      	mov	r2, r6
 80064c2:	463b      	mov	r3, r7
 80064c4:	f7fa f898 	bl	80005f8 <__aeabi_dmul>
 80064c8:	4b88      	ldr	r3, [pc, #544]	; (80066ec <_dtoa_r+0x654>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	f7f9 fede 	bl	800028c <__adddf3>
 80064d0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80064d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064d8:	9303      	str	r3, [sp, #12]
 80064da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d15c      	bne.n	800659a <_dtoa_r+0x502>
 80064e0:	4b83      	ldr	r3, [pc, #524]	; (80066f0 <_dtoa_r+0x658>)
 80064e2:	2200      	movs	r2, #0
 80064e4:	4630      	mov	r0, r6
 80064e6:	4639      	mov	r1, r7
 80064e8:	f7f9 fece 	bl	8000288 <__aeabi_dsub>
 80064ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064f0:	4606      	mov	r6, r0
 80064f2:	460f      	mov	r7, r1
 80064f4:	f7fa fb10 	bl	8000b18 <__aeabi_dcmpgt>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	f040 8296 	bne.w	8006a2a <_dtoa_r+0x992>
 80064fe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006502:	4630      	mov	r0, r6
 8006504:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006508:	4639      	mov	r1, r7
 800650a:	f7fa fae7 	bl	8000adc <__aeabi_dcmplt>
 800650e:	2800      	cmp	r0, #0
 8006510:	f040 8288 	bne.w	8006a24 <_dtoa_r+0x98c>
 8006514:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006518:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800651c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800651e:	2b00      	cmp	r3, #0
 8006520:	f2c0 8158 	blt.w	80067d4 <_dtoa_r+0x73c>
 8006524:	f1ba 0f0e 	cmp.w	sl, #14
 8006528:	f300 8154 	bgt.w	80067d4 <_dtoa_r+0x73c>
 800652c:	4b6b      	ldr	r3, [pc, #428]	; (80066dc <_dtoa_r+0x644>)
 800652e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006532:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006538:	2b00      	cmp	r3, #0
 800653a:	f280 80e3 	bge.w	8006704 <_dtoa_r+0x66c>
 800653e:	9b01      	ldr	r3, [sp, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	f300 80df 	bgt.w	8006704 <_dtoa_r+0x66c>
 8006546:	f040 826d 	bne.w	8006a24 <_dtoa_r+0x98c>
 800654a:	4b69      	ldr	r3, [pc, #420]	; (80066f0 <_dtoa_r+0x658>)
 800654c:	2200      	movs	r2, #0
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f7fa f851 	bl	80005f8 <__aeabi_dmul>
 8006556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800655a:	f7fa fad3 	bl	8000b04 <__aeabi_dcmpge>
 800655e:	9e01      	ldr	r6, [sp, #4]
 8006560:	4637      	mov	r7, r6
 8006562:	2800      	cmp	r0, #0
 8006564:	f040 8243 	bne.w	80069ee <_dtoa_r+0x956>
 8006568:	9d00      	ldr	r5, [sp, #0]
 800656a:	2331      	movs	r3, #49	; 0x31
 800656c:	f805 3b01 	strb.w	r3, [r5], #1
 8006570:	f10a 0a01 	add.w	sl, sl, #1
 8006574:	e23f      	b.n	80069f6 <_dtoa_r+0x95e>
 8006576:	07f2      	lsls	r2, r6, #31
 8006578:	d505      	bpl.n	8006586 <_dtoa_r+0x4ee>
 800657a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800657e:	f7fa f83b 	bl	80005f8 <__aeabi_dmul>
 8006582:	3501      	adds	r5, #1
 8006584:	2301      	movs	r3, #1
 8006586:	1076      	asrs	r6, r6, #1
 8006588:	3708      	adds	r7, #8
 800658a:	e76c      	b.n	8006466 <_dtoa_r+0x3ce>
 800658c:	2502      	movs	r5, #2
 800658e:	e76f      	b.n	8006470 <_dtoa_r+0x3d8>
 8006590:	9b01      	ldr	r3, [sp, #4]
 8006592:	f8cd a01c 	str.w	sl, [sp, #28]
 8006596:	930c      	str	r3, [sp, #48]	; 0x30
 8006598:	e78d      	b.n	80064b6 <_dtoa_r+0x41e>
 800659a:	9900      	ldr	r1, [sp, #0]
 800659c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800659e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065a0:	4b4e      	ldr	r3, [pc, #312]	; (80066dc <_dtoa_r+0x644>)
 80065a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80065a6:	4401      	add	r1, r0
 80065a8:	9102      	str	r1, [sp, #8]
 80065aa:	9908      	ldr	r1, [sp, #32]
 80065ac:	eeb0 8a47 	vmov.f32	s16, s14
 80065b0:	eef0 8a67 	vmov.f32	s17, s15
 80065b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065bc:	2900      	cmp	r1, #0
 80065be:	d045      	beq.n	800664c <_dtoa_r+0x5b4>
 80065c0:	494c      	ldr	r1, [pc, #304]	; (80066f4 <_dtoa_r+0x65c>)
 80065c2:	2000      	movs	r0, #0
 80065c4:	f7fa f942 	bl	800084c <__aeabi_ddiv>
 80065c8:	ec53 2b18 	vmov	r2, r3, d8
 80065cc:	f7f9 fe5c 	bl	8000288 <__aeabi_dsub>
 80065d0:	9d00      	ldr	r5, [sp, #0]
 80065d2:	ec41 0b18 	vmov	d8, r0, r1
 80065d6:	4639      	mov	r1, r7
 80065d8:	4630      	mov	r0, r6
 80065da:	f7fa faa7 	bl	8000b2c <__aeabi_d2iz>
 80065de:	900c      	str	r0, [sp, #48]	; 0x30
 80065e0:	f7f9 ffa0 	bl	8000524 <__aeabi_i2d>
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	4630      	mov	r0, r6
 80065ea:	4639      	mov	r1, r7
 80065ec:	f7f9 fe4c 	bl	8000288 <__aeabi_dsub>
 80065f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065f2:	3330      	adds	r3, #48	; 0x30
 80065f4:	f805 3b01 	strb.w	r3, [r5], #1
 80065f8:	ec53 2b18 	vmov	r2, r3, d8
 80065fc:	4606      	mov	r6, r0
 80065fe:	460f      	mov	r7, r1
 8006600:	f7fa fa6c 	bl	8000adc <__aeabi_dcmplt>
 8006604:	2800      	cmp	r0, #0
 8006606:	d165      	bne.n	80066d4 <_dtoa_r+0x63c>
 8006608:	4632      	mov	r2, r6
 800660a:	463b      	mov	r3, r7
 800660c:	4935      	ldr	r1, [pc, #212]	; (80066e4 <_dtoa_r+0x64c>)
 800660e:	2000      	movs	r0, #0
 8006610:	f7f9 fe3a 	bl	8000288 <__aeabi_dsub>
 8006614:	ec53 2b18 	vmov	r2, r3, d8
 8006618:	f7fa fa60 	bl	8000adc <__aeabi_dcmplt>
 800661c:	2800      	cmp	r0, #0
 800661e:	f040 80b9 	bne.w	8006794 <_dtoa_r+0x6fc>
 8006622:	9b02      	ldr	r3, [sp, #8]
 8006624:	429d      	cmp	r5, r3
 8006626:	f43f af75 	beq.w	8006514 <_dtoa_r+0x47c>
 800662a:	4b2f      	ldr	r3, [pc, #188]	; (80066e8 <_dtoa_r+0x650>)
 800662c:	ec51 0b18 	vmov	r0, r1, d8
 8006630:	2200      	movs	r2, #0
 8006632:	f7f9 ffe1 	bl	80005f8 <__aeabi_dmul>
 8006636:	4b2c      	ldr	r3, [pc, #176]	; (80066e8 <_dtoa_r+0x650>)
 8006638:	ec41 0b18 	vmov	d8, r0, r1
 800663c:	2200      	movs	r2, #0
 800663e:	4630      	mov	r0, r6
 8006640:	4639      	mov	r1, r7
 8006642:	f7f9 ffd9 	bl	80005f8 <__aeabi_dmul>
 8006646:	4606      	mov	r6, r0
 8006648:	460f      	mov	r7, r1
 800664a:	e7c4      	b.n	80065d6 <_dtoa_r+0x53e>
 800664c:	ec51 0b17 	vmov	r0, r1, d7
 8006650:	f7f9 ffd2 	bl	80005f8 <__aeabi_dmul>
 8006654:	9b02      	ldr	r3, [sp, #8]
 8006656:	9d00      	ldr	r5, [sp, #0]
 8006658:	930c      	str	r3, [sp, #48]	; 0x30
 800665a:	ec41 0b18 	vmov	d8, r0, r1
 800665e:	4639      	mov	r1, r7
 8006660:	4630      	mov	r0, r6
 8006662:	f7fa fa63 	bl	8000b2c <__aeabi_d2iz>
 8006666:	9011      	str	r0, [sp, #68]	; 0x44
 8006668:	f7f9 ff5c 	bl	8000524 <__aeabi_i2d>
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	4630      	mov	r0, r6
 8006672:	4639      	mov	r1, r7
 8006674:	f7f9 fe08 	bl	8000288 <__aeabi_dsub>
 8006678:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800667a:	3330      	adds	r3, #48	; 0x30
 800667c:	f805 3b01 	strb.w	r3, [r5], #1
 8006680:	9b02      	ldr	r3, [sp, #8]
 8006682:	429d      	cmp	r5, r3
 8006684:	4606      	mov	r6, r0
 8006686:	460f      	mov	r7, r1
 8006688:	f04f 0200 	mov.w	r2, #0
 800668c:	d134      	bne.n	80066f8 <_dtoa_r+0x660>
 800668e:	4b19      	ldr	r3, [pc, #100]	; (80066f4 <_dtoa_r+0x65c>)
 8006690:	ec51 0b18 	vmov	r0, r1, d8
 8006694:	f7f9 fdfa 	bl	800028c <__adddf3>
 8006698:	4602      	mov	r2, r0
 800669a:	460b      	mov	r3, r1
 800669c:	4630      	mov	r0, r6
 800669e:	4639      	mov	r1, r7
 80066a0:	f7fa fa3a 	bl	8000b18 <__aeabi_dcmpgt>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d175      	bne.n	8006794 <_dtoa_r+0x6fc>
 80066a8:	ec53 2b18 	vmov	r2, r3, d8
 80066ac:	4911      	ldr	r1, [pc, #68]	; (80066f4 <_dtoa_r+0x65c>)
 80066ae:	2000      	movs	r0, #0
 80066b0:	f7f9 fdea 	bl	8000288 <__aeabi_dsub>
 80066b4:	4602      	mov	r2, r0
 80066b6:	460b      	mov	r3, r1
 80066b8:	4630      	mov	r0, r6
 80066ba:	4639      	mov	r1, r7
 80066bc:	f7fa fa0e 	bl	8000adc <__aeabi_dcmplt>
 80066c0:	2800      	cmp	r0, #0
 80066c2:	f43f af27 	beq.w	8006514 <_dtoa_r+0x47c>
 80066c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066c8:	1e6b      	subs	r3, r5, #1
 80066ca:	930c      	str	r3, [sp, #48]	; 0x30
 80066cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80066d0:	2b30      	cmp	r3, #48	; 0x30
 80066d2:	d0f8      	beq.n	80066c6 <_dtoa_r+0x62e>
 80066d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80066d8:	e04a      	b.n	8006770 <_dtoa_r+0x6d8>
 80066da:	bf00      	nop
 80066dc:	080082d8 	.word	0x080082d8
 80066e0:	080082b0 	.word	0x080082b0
 80066e4:	3ff00000 	.word	0x3ff00000
 80066e8:	40240000 	.word	0x40240000
 80066ec:	401c0000 	.word	0x401c0000
 80066f0:	40140000 	.word	0x40140000
 80066f4:	3fe00000 	.word	0x3fe00000
 80066f8:	4baf      	ldr	r3, [pc, #700]	; (80069b8 <_dtoa_r+0x920>)
 80066fa:	f7f9 ff7d 	bl	80005f8 <__aeabi_dmul>
 80066fe:	4606      	mov	r6, r0
 8006700:	460f      	mov	r7, r1
 8006702:	e7ac      	b.n	800665e <_dtoa_r+0x5c6>
 8006704:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006708:	9d00      	ldr	r5, [sp, #0]
 800670a:	4642      	mov	r2, r8
 800670c:	464b      	mov	r3, r9
 800670e:	4630      	mov	r0, r6
 8006710:	4639      	mov	r1, r7
 8006712:	f7fa f89b 	bl	800084c <__aeabi_ddiv>
 8006716:	f7fa fa09 	bl	8000b2c <__aeabi_d2iz>
 800671a:	9002      	str	r0, [sp, #8]
 800671c:	f7f9 ff02 	bl	8000524 <__aeabi_i2d>
 8006720:	4642      	mov	r2, r8
 8006722:	464b      	mov	r3, r9
 8006724:	f7f9 ff68 	bl	80005f8 <__aeabi_dmul>
 8006728:	4602      	mov	r2, r0
 800672a:	460b      	mov	r3, r1
 800672c:	4630      	mov	r0, r6
 800672e:	4639      	mov	r1, r7
 8006730:	f7f9 fdaa 	bl	8000288 <__aeabi_dsub>
 8006734:	9e02      	ldr	r6, [sp, #8]
 8006736:	9f01      	ldr	r7, [sp, #4]
 8006738:	3630      	adds	r6, #48	; 0x30
 800673a:	f805 6b01 	strb.w	r6, [r5], #1
 800673e:	9e00      	ldr	r6, [sp, #0]
 8006740:	1bae      	subs	r6, r5, r6
 8006742:	42b7      	cmp	r7, r6
 8006744:	4602      	mov	r2, r0
 8006746:	460b      	mov	r3, r1
 8006748:	d137      	bne.n	80067ba <_dtoa_r+0x722>
 800674a:	f7f9 fd9f 	bl	800028c <__adddf3>
 800674e:	4642      	mov	r2, r8
 8006750:	464b      	mov	r3, r9
 8006752:	4606      	mov	r6, r0
 8006754:	460f      	mov	r7, r1
 8006756:	f7fa f9df 	bl	8000b18 <__aeabi_dcmpgt>
 800675a:	b9c8      	cbnz	r0, 8006790 <_dtoa_r+0x6f8>
 800675c:	4642      	mov	r2, r8
 800675e:	464b      	mov	r3, r9
 8006760:	4630      	mov	r0, r6
 8006762:	4639      	mov	r1, r7
 8006764:	f7fa f9b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006768:	b110      	cbz	r0, 8006770 <_dtoa_r+0x6d8>
 800676a:	9b02      	ldr	r3, [sp, #8]
 800676c:	07d9      	lsls	r1, r3, #31
 800676e:	d40f      	bmi.n	8006790 <_dtoa_r+0x6f8>
 8006770:	4620      	mov	r0, r4
 8006772:	4659      	mov	r1, fp
 8006774:	f7fe fcf0 	bl	8005158 <_Bfree>
 8006778:	2300      	movs	r3, #0
 800677a:	702b      	strb	r3, [r5, #0]
 800677c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800677e:	f10a 0001 	add.w	r0, sl, #1
 8006782:	6018      	str	r0, [r3, #0]
 8006784:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006786:	2b00      	cmp	r3, #0
 8006788:	f43f acd8 	beq.w	800613c <_dtoa_r+0xa4>
 800678c:	601d      	str	r5, [r3, #0]
 800678e:	e4d5      	b.n	800613c <_dtoa_r+0xa4>
 8006790:	f8cd a01c 	str.w	sl, [sp, #28]
 8006794:	462b      	mov	r3, r5
 8006796:	461d      	mov	r5, r3
 8006798:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800679c:	2a39      	cmp	r2, #57	; 0x39
 800679e:	d108      	bne.n	80067b2 <_dtoa_r+0x71a>
 80067a0:	9a00      	ldr	r2, [sp, #0]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d1f7      	bne.n	8006796 <_dtoa_r+0x6fe>
 80067a6:	9a07      	ldr	r2, [sp, #28]
 80067a8:	9900      	ldr	r1, [sp, #0]
 80067aa:	3201      	adds	r2, #1
 80067ac:	9207      	str	r2, [sp, #28]
 80067ae:	2230      	movs	r2, #48	; 0x30
 80067b0:	700a      	strb	r2, [r1, #0]
 80067b2:	781a      	ldrb	r2, [r3, #0]
 80067b4:	3201      	adds	r2, #1
 80067b6:	701a      	strb	r2, [r3, #0]
 80067b8:	e78c      	b.n	80066d4 <_dtoa_r+0x63c>
 80067ba:	4b7f      	ldr	r3, [pc, #508]	; (80069b8 <_dtoa_r+0x920>)
 80067bc:	2200      	movs	r2, #0
 80067be:	f7f9 ff1b 	bl	80005f8 <__aeabi_dmul>
 80067c2:	2200      	movs	r2, #0
 80067c4:	2300      	movs	r3, #0
 80067c6:	4606      	mov	r6, r0
 80067c8:	460f      	mov	r7, r1
 80067ca:	f7fa f97d 	bl	8000ac8 <__aeabi_dcmpeq>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	d09b      	beq.n	800670a <_dtoa_r+0x672>
 80067d2:	e7cd      	b.n	8006770 <_dtoa_r+0x6d8>
 80067d4:	9a08      	ldr	r2, [sp, #32]
 80067d6:	2a00      	cmp	r2, #0
 80067d8:	f000 80c4 	beq.w	8006964 <_dtoa_r+0x8cc>
 80067dc:	9a05      	ldr	r2, [sp, #20]
 80067de:	2a01      	cmp	r2, #1
 80067e0:	f300 80a8 	bgt.w	8006934 <_dtoa_r+0x89c>
 80067e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067e6:	2a00      	cmp	r2, #0
 80067e8:	f000 80a0 	beq.w	800692c <_dtoa_r+0x894>
 80067ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80067f0:	9e06      	ldr	r6, [sp, #24]
 80067f2:	4645      	mov	r5, r8
 80067f4:	9a04      	ldr	r2, [sp, #16]
 80067f6:	2101      	movs	r1, #1
 80067f8:	441a      	add	r2, r3
 80067fa:	4620      	mov	r0, r4
 80067fc:	4498      	add	r8, r3
 80067fe:	9204      	str	r2, [sp, #16]
 8006800:	f7fe fd66 	bl	80052d0 <__i2b>
 8006804:	4607      	mov	r7, r0
 8006806:	2d00      	cmp	r5, #0
 8006808:	dd0b      	ble.n	8006822 <_dtoa_r+0x78a>
 800680a:	9b04      	ldr	r3, [sp, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	dd08      	ble.n	8006822 <_dtoa_r+0x78a>
 8006810:	42ab      	cmp	r3, r5
 8006812:	9a04      	ldr	r2, [sp, #16]
 8006814:	bfa8      	it	ge
 8006816:	462b      	movge	r3, r5
 8006818:	eba8 0803 	sub.w	r8, r8, r3
 800681c:	1aed      	subs	r5, r5, r3
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	9304      	str	r3, [sp, #16]
 8006822:	9b06      	ldr	r3, [sp, #24]
 8006824:	b1fb      	cbz	r3, 8006866 <_dtoa_r+0x7ce>
 8006826:	9b08      	ldr	r3, [sp, #32]
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 809f 	beq.w	800696c <_dtoa_r+0x8d4>
 800682e:	2e00      	cmp	r6, #0
 8006830:	dd11      	ble.n	8006856 <_dtoa_r+0x7be>
 8006832:	4639      	mov	r1, r7
 8006834:	4632      	mov	r2, r6
 8006836:	4620      	mov	r0, r4
 8006838:	f7fe fe06 	bl	8005448 <__pow5mult>
 800683c:	465a      	mov	r2, fp
 800683e:	4601      	mov	r1, r0
 8006840:	4607      	mov	r7, r0
 8006842:	4620      	mov	r0, r4
 8006844:	f7fe fd5a 	bl	80052fc <__multiply>
 8006848:	4659      	mov	r1, fp
 800684a:	9007      	str	r0, [sp, #28]
 800684c:	4620      	mov	r0, r4
 800684e:	f7fe fc83 	bl	8005158 <_Bfree>
 8006852:	9b07      	ldr	r3, [sp, #28]
 8006854:	469b      	mov	fp, r3
 8006856:	9b06      	ldr	r3, [sp, #24]
 8006858:	1b9a      	subs	r2, r3, r6
 800685a:	d004      	beq.n	8006866 <_dtoa_r+0x7ce>
 800685c:	4659      	mov	r1, fp
 800685e:	4620      	mov	r0, r4
 8006860:	f7fe fdf2 	bl	8005448 <__pow5mult>
 8006864:	4683      	mov	fp, r0
 8006866:	2101      	movs	r1, #1
 8006868:	4620      	mov	r0, r4
 800686a:	f7fe fd31 	bl	80052d0 <__i2b>
 800686e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006870:	2b00      	cmp	r3, #0
 8006872:	4606      	mov	r6, r0
 8006874:	dd7c      	ble.n	8006970 <_dtoa_r+0x8d8>
 8006876:	461a      	mov	r2, r3
 8006878:	4601      	mov	r1, r0
 800687a:	4620      	mov	r0, r4
 800687c:	f7fe fde4 	bl	8005448 <__pow5mult>
 8006880:	9b05      	ldr	r3, [sp, #20]
 8006882:	2b01      	cmp	r3, #1
 8006884:	4606      	mov	r6, r0
 8006886:	dd76      	ble.n	8006976 <_dtoa_r+0x8de>
 8006888:	2300      	movs	r3, #0
 800688a:	9306      	str	r3, [sp, #24]
 800688c:	6933      	ldr	r3, [r6, #16]
 800688e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006892:	6918      	ldr	r0, [r3, #16]
 8006894:	f7fe fccc 	bl	8005230 <__hi0bits>
 8006898:	f1c0 0020 	rsb	r0, r0, #32
 800689c:	9b04      	ldr	r3, [sp, #16]
 800689e:	4418      	add	r0, r3
 80068a0:	f010 001f 	ands.w	r0, r0, #31
 80068a4:	f000 8086 	beq.w	80069b4 <_dtoa_r+0x91c>
 80068a8:	f1c0 0320 	rsb	r3, r0, #32
 80068ac:	2b04      	cmp	r3, #4
 80068ae:	dd7f      	ble.n	80069b0 <_dtoa_r+0x918>
 80068b0:	f1c0 001c 	rsb	r0, r0, #28
 80068b4:	9b04      	ldr	r3, [sp, #16]
 80068b6:	4403      	add	r3, r0
 80068b8:	4480      	add	r8, r0
 80068ba:	4405      	add	r5, r0
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	f1b8 0f00 	cmp.w	r8, #0
 80068c2:	dd05      	ble.n	80068d0 <_dtoa_r+0x838>
 80068c4:	4659      	mov	r1, fp
 80068c6:	4642      	mov	r2, r8
 80068c8:	4620      	mov	r0, r4
 80068ca:	f7fe fe17 	bl	80054fc <__lshift>
 80068ce:	4683      	mov	fp, r0
 80068d0:	9b04      	ldr	r3, [sp, #16]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	dd05      	ble.n	80068e2 <_dtoa_r+0x84a>
 80068d6:	4631      	mov	r1, r6
 80068d8:	461a      	mov	r2, r3
 80068da:	4620      	mov	r0, r4
 80068dc:	f7fe fe0e 	bl	80054fc <__lshift>
 80068e0:	4606      	mov	r6, r0
 80068e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d069      	beq.n	80069bc <_dtoa_r+0x924>
 80068e8:	4631      	mov	r1, r6
 80068ea:	4658      	mov	r0, fp
 80068ec:	f7fe fe72 	bl	80055d4 <__mcmp>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	da63      	bge.n	80069bc <_dtoa_r+0x924>
 80068f4:	2300      	movs	r3, #0
 80068f6:	4659      	mov	r1, fp
 80068f8:	220a      	movs	r2, #10
 80068fa:	4620      	mov	r0, r4
 80068fc:	f7fe fc4e 	bl	800519c <__multadd>
 8006900:	9b08      	ldr	r3, [sp, #32]
 8006902:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006906:	4683      	mov	fp, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 818f 	beq.w	8006c2c <_dtoa_r+0xb94>
 800690e:	4639      	mov	r1, r7
 8006910:	2300      	movs	r3, #0
 8006912:	220a      	movs	r2, #10
 8006914:	4620      	mov	r0, r4
 8006916:	f7fe fc41 	bl	800519c <__multadd>
 800691a:	f1b9 0f00 	cmp.w	r9, #0
 800691e:	4607      	mov	r7, r0
 8006920:	f300 808e 	bgt.w	8006a40 <_dtoa_r+0x9a8>
 8006924:	9b05      	ldr	r3, [sp, #20]
 8006926:	2b02      	cmp	r3, #2
 8006928:	dc50      	bgt.n	80069cc <_dtoa_r+0x934>
 800692a:	e089      	b.n	8006a40 <_dtoa_r+0x9a8>
 800692c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800692e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006932:	e75d      	b.n	80067f0 <_dtoa_r+0x758>
 8006934:	9b01      	ldr	r3, [sp, #4]
 8006936:	1e5e      	subs	r6, r3, #1
 8006938:	9b06      	ldr	r3, [sp, #24]
 800693a:	42b3      	cmp	r3, r6
 800693c:	bfbf      	itttt	lt
 800693e:	9b06      	ldrlt	r3, [sp, #24]
 8006940:	9606      	strlt	r6, [sp, #24]
 8006942:	1af2      	sublt	r2, r6, r3
 8006944:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006946:	bfb6      	itet	lt
 8006948:	189b      	addlt	r3, r3, r2
 800694a:	1b9e      	subge	r6, r3, r6
 800694c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800694e:	9b01      	ldr	r3, [sp, #4]
 8006950:	bfb8      	it	lt
 8006952:	2600      	movlt	r6, #0
 8006954:	2b00      	cmp	r3, #0
 8006956:	bfb5      	itete	lt
 8006958:	eba8 0503 	sublt.w	r5, r8, r3
 800695c:	9b01      	ldrge	r3, [sp, #4]
 800695e:	2300      	movlt	r3, #0
 8006960:	4645      	movge	r5, r8
 8006962:	e747      	b.n	80067f4 <_dtoa_r+0x75c>
 8006964:	9e06      	ldr	r6, [sp, #24]
 8006966:	9f08      	ldr	r7, [sp, #32]
 8006968:	4645      	mov	r5, r8
 800696a:	e74c      	b.n	8006806 <_dtoa_r+0x76e>
 800696c:	9a06      	ldr	r2, [sp, #24]
 800696e:	e775      	b.n	800685c <_dtoa_r+0x7c4>
 8006970:	9b05      	ldr	r3, [sp, #20]
 8006972:	2b01      	cmp	r3, #1
 8006974:	dc18      	bgt.n	80069a8 <_dtoa_r+0x910>
 8006976:	9b02      	ldr	r3, [sp, #8]
 8006978:	b9b3      	cbnz	r3, 80069a8 <_dtoa_r+0x910>
 800697a:	9b03      	ldr	r3, [sp, #12]
 800697c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006980:	b9a3      	cbnz	r3, 80069ac <_dtoa_r+0x914>
 8006982:	9b03      	ldr	r3, [sp, #12]
 8006984:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006988:	0d1b      	lsrs	r3, r3, #20
 800698a:	051b      	lsls	r3, r3, #20
 800698c:	b12b      	cbz	r3, 800699a <_dtoa_r+0x902>
 800698e:	9b04      	ldr	r3, [sp, #16]
 8006990:	3301      	adds	r3, #1
 8006992:	9304      	str	r3, [sp, #16]
 8006994:	f108 0801 	add.w	r8, r8, #1
 8006998:	2301      	movs	r3, #1
 800699a:	9306      	str	r3, [sp, #24]
 800699c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f47f af74 	bne.w	800688c <_dtoa_r+0x7f4>
 80069a4:	2001      	movs	r0, #1
 80069a6:	e779      	b.n	800689c <_dtoa_r+0x804>
 80069a8:	2300      	movs	r3, #0
 80069aa:	e7f6      	b.n	800699a <_dtoa_r+0x902>
 80069ac:	9b02      	ldr	r3, [sp, #8]
 80069ae:	e7f4      	b.n	800699a <_dtoa_r+0x902>
 80069b0:	d085      	beq.n	80068be <_dtoa_r+0x826>
 80069b2:	4618      	mov	r0, r3
 80069b4:	301c      	adds	r0, #28
 80069b6:	e77d      	b.n	80068b4 <_dtoa_r+0x81c>
 80069b8:	40240000 	.word	0x40240000
 80069bc:	9b01      	ldr	r3, [sp, #4]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	dc38      	bgt.n	8006a34 <_dtoa_r+0x99c>
 80069c2:	9b05      	ldr	r3, [sp, #20]
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	dd35      	ble.n	8006a34 <_dtoa_r+0x99c>
 80069c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80069cc:	f1b9 0f00 	cmp.w	r9, #0
 80069d0:	d10d      	bne.n	80069ee <_dtoa_r+0x956>
 80069d2:	4631      	mov	r1, r6
 80069d4:	464b      	mov	r3, r9
 80069d6:	2205      	movs	r2, #5
 80069d8:	4620      	mov	r0, r4
 80069da:	f7fe fbdf 	bl	800519c <__multadd>
 80069de:	4601      	mov	r1, r0
 80069e0:	4606      	mov	r6, r0
 80069e2:	4658      	mov	r0, fp
 80069e4:	f7fe fdf6 	bl	80055d4 <__mcmp>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	f73f adbd 	bgt.w	8006568 <_dtoa_r+0x4d0>
 80069ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f0:	9d00      	ldr	r5, [sp, #0]
 80069f2:	ea6f 0a03 	mvn.w	sl, r3
 80069f6:	f04f 0800 	mov.w	r8, #0
 80069fa:	4631      	mov	r1, r6
 80069fc:	4620      	mov	r0, r4
 80069fe:	f7fe fbab 	bl	8005158 <_Bfree>
 8006a02:	2f00      	cmp	r7, #0
 8006a04:	f43f aeb4 	beq.w	8006770 <_dtoa_r+0x6d8>
 8006a08:	f1b8 0f00 	cmp.w	r8, #0
 8006a0c:	d005      	beq.n	8006a1a <_dtoa_r+0x982>
 8006a0e:	45b8      	cmp	r8, r7
 8006a10:	d003      	beq.n	8006a1a <_dtoa_r+0x982>
 8006a12:	4641      	mov	r1, r8
 8006a14:	4620      	mov	r0, r4
 8006a16:	f7fe fb9f 	bl	8005158 <_Bfree>
 8006a1a:	4639      	mov	r1, r7
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	f7fe fb9b 	bl	8005158 <_Bfree>
 8006a22:	e6a5      	b.n	8006770 <_dtoa_r+0x6d8>
 8006a24:	2600      	movs	r6, #0
 8006a26:	4637      	mov	r7, r6
 8006a28:	e7e1      	b.n	80069ee <_dtoa_r+0x956>
 8006a2a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006a2c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006a30:	4637      	mov	r7, r6
 8006a32:	e599      	b.n	8006568 <_dtoa_r+0x4d0>
 8006a34:	9b08      	ldr	r3, [sp, #32]
 8006a36:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80fd 	beq.w	8006c3a <_dtoa_r+0xba2>
 8006a40:	2d00      	cmp	r5, #0
 8006a42:	dd05      	ble.n	8006a50 <_dtoa_r+0x9b8>
 8006a44:	4639      	mov	r1, r7
 8006a46:	462a      	mov	r2, r5
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f7fe fd57 	bl	80054fc <__lshift>
 8006a4e:	4607      	mov	r7, r0
 8006a50:	9b06      	ldr	r3, [sp, #24]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d05c      	beq.n	8006b10 <_dtoa_r+0xa78>
 8006a56:	6879      	ldr	r1, [r7, #4]
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f7fe fb3d 	bl	80050d8 <_Balloc>
 8006a5e:	4605      	mov	r5, r0
 8006a60:	b928      	cbnz	r0, 8006a6e <_dtoa_r+0x9d6>
 8006a62:	4b80      	ldr	r3, [pc, #512]	; (8006c64 <_dtoa_r+0xbcc>)
 8006a64:	4602      	mov	r2, r0
 8006a66:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006a6a:	f7ff bb2e 	b.w	80060ca <_dtoa_r+0x32>
 8006a6e:	693a      	ldr	r2, [r7, #16]
 8006a70:	3202      	adds	r2, #2
 8006a72:	0092      	lsls	r2, r2, #2
 8006a74:	f107 010c 	add.w	r1, r7, #12
 8006a78:	300c      	adds	r0, #12
 8006a7a:	f000 f913 	bl	8006ca4 <memcpy>
 8006a7e:	2201      	movs	r2, #1
 8006a80:	4629      	mov	r1, r5
 8006a82:	4620      	mov	r0, r4
 8006a84:	f7fe fd3a 	bl	80054fc <__lshift>
 8006a88:	9b00      	ldr	r3, [sp, #0]
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	9b00      	ldr	r3, [sp, #0]
 8006a90:	444b      	add	r3, r9
 8006a92:	9307      	str	r3, [sp, #28]
 8006a94:	9b02      	ldr	r3, [sp, #8]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	46b8      	mov	r8, r7
 8006a9c:	9306      	str	r3, [sp, #24]
 8006a9e:	4607      	mov	r7, r0
 8006aa0:	9b01      	ldr	r3, [sp, #4]
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	4658      	mov	r0, fp
 8006aa8:	9302      	str	r3, [sp, #8]
 8006aaa:	f7ff fa67 	bl	8005f7c <quorem>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	3330      	adds	r3, #48	; 0x30
 8006ab2:	9004      	str	r0, [sp, #16]
 8006ab4:	4641      	mov	r1, r8
 8006ab6:	4658      	mov	r0, fp
 8006ab8:	9308      	str	r3, [sp, #32]
 8006aba:	f7fe fd8b 	bl	80055d4 <__mcmp>
 8006abe:	463a      	mov	r2, r7
 8006ac0:	4681      	mov	r9, r0
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f7fe fda1 	bl	800560c <__mdiff>
 8006aca:	68c2      	ldr	r2, [r0, #12]
 8006acc:	9b08      	ldr	r3, [sp, #32]
 8006ace:	4605      	mov	r5, r0
 8006ad0:	bb02      	cbnz	r2, 8006b14 <_dtoa_r+0xa7c>
 8006ad2:	4601      	mov	r1, r0
 8006ad4:	4658      	mov	r0, fp
 8006ad6:	f7fe fd7d 	bl	80055d4 <__mcmp>
 8006ada:	9b08      	ldr	r3, [sp, #32]
 8006adc:	4602      	mov	r2, r0
 8006ade:	4629      	mov	r1, r5
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006ae6:	f7fe fb37 	bl	8005158 <_Bfree>
 8006aea:	9b05      	ldr	r3, [sp, #20]
 8006aec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006aee:	9d01      	ldr	r5, [sp, #4]
 8006af0:	ea43 0102 	orr.w	r1, r3, r2
 8006af4:	9b06      	ldr	r3, [sp, #24]
 8006af6:	430b      	orrs	r3, r1
 8006af8:	9b08      	ldr	r3, [sp, #32]
 8006afa:	d10d      	bne.n	8006b18 <_dtoa_r+0xa80>
 8006afc:	2b39      	cmp	r3, #57	; 0x39
 8006afe:	d029      	beq.n	8006b54 <_dtoa_r+0xabc>
 8006b00:	f1b9 0f00 	cmp.w	r9, #0
 8006b04:	dd01      	ble.n	8006b0a <_dtoa_r+0xa72>
 8006b06:	9b04      	ldr	r3, [sp, #16]
 8006b08:	3331      	adds	r3, #49	; 0x31
 8006b0a:	9a02      	ldr	r2, [sp, #8]
 8006b0c:	7013      	strb	r3, [r2, #0]
 8006b0e:	e774      	b.n	80069fa <_dtoa_r+0x962>
 8006b10:	4638      	mov	r0, r7
 8006b12:	e7b9      	b.n	8006a88 <_dtoa_r+0x9f0>
 8006b14:	2201      	movs	r2, #1
 8006b16:	e7e2      	b.n	8006ade <_dtoa_r+0xa46>
 8006b18:	f1b9 0f00 	cmp.w	r9, #0
 8006b1c:	db06      	blt.n	8006b2c <_dtoa_r+0xa94>
 8006b1e:	9905      	ldr	r1, [sp, #20]
 8006b20:	ea41 0909 	orr.w	r9, r1, r9
 8006b24:	9906      	ldr	r1, [sp, #24]
 8006b26:	ea59 0101 	orrs.w	r1, r9, r1
 8006b2a:	d120      	bne.n	8006b6e <_dtoa_r+0xad6>
 8006b2c:	2a00      	cmp	r2, #0
 8006b2e:	ddec      	ble.n	8006b0a <_dtoa_r+0xa72>
 8006b30:	4659      	mov	r1, fp
 8006b32:	2201      	movs	r2, #1
 8006b34:	4620      	mov	r0, r4
 8006b36:	9301      	str	r3, [sp, #4]
 8006b38:	f7fe fce0 	bl	80054fc <__lshift>
 8006b3c:	4631      	mov	r1, r6
 8006b3e:	4683      	mov	fp, r0
 8006b40:	f7fe fd48 	bl	80055d4 <__mcmp>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	9b01      	ldr	r3, [sp, #4]
 8006b48:	dc02      	bgt.n	8006b50 <_dtoa_r+0xab8>
 8006b4a:	d1de      	bne.n	8006b0a <_dtoa_r+0xa72>
 8006b4c:	07da      	lsls	r2, r3, #31
 8006b4e:	d5dc      	bpl.n	8006b0a <_dtoa_r+0xa72>
 8006b50:	2b39      	cmp	r3, #57	; 0x39
 8006b52:	d1d8      	bne.n	8006b06 <_dtoa_r+0xa6e>
 8006b54:	9a02      	ldr	r2, [sp, #8]
 8006b56:	2339      	movs	r3, #57	; 0x39
 8006b58:	7013      	strb	r3, [r2, #0]
 8006b5a:	462b      	mov	r3, r5
 8006b5c:	461d      	mov	r5, r3
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006b64:	2a39      	cmp	r2, #57	; 0x39
 8006b66:	d050      	beq.n	8006c0a <_dtoa_r+0xb72>
 8006b68:	3201      	adds	r2, #1
 8006b6a:	701a      	strb	r2, [r3, #0]
 8006b6c:	e745      	b.n	80069fa <_dtoa_r+0x962>
 8006b6e:	2a00      	cmp	r2, #0
 8006b70:	dd03      	ble.n	8006b7a <_dtoa_r+0xae2>
 8006b72:	2b39      	cmp	r3, #57	; 0x39
 8006b74:	d0ee      	beq.n	8006b54 <_dtoa_r+0xabc>
 8006b76:	3301      	adds	r3, #1
 8006b78:	e7c7      	b.n	8006b0a <_dtoa_r+0xa72>
 8006b7a:	9a01      	ldr	r2, [sp, #4]
 8006b7c:	9907      	ldr	r1, [sp, #28]
 8006b7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b82:	428a      	cmp	r2, r1
 8006b84:	d02a      	beq.n	8006bdc <_dtoa_r+0xb44>
 8006b86:	4659      	mov	r1, fp
 8006b88:	2300      	movs	r3, #0
 8006b8a:	220a      	movs	r2, #10
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f7fe fb05 	bl	800519c <__multadd>
 8006b92:	45b8      	cmp	r8, r7
 8006b94:	4683      	mov	fp, r0
 8006b96:	f04f 0300 	mov.w	r3, #0
 8006b9a:	f04f 020a 	mov.w	r2, #10
 8006b9e:	4641      	mov	r1, r8
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	d107      	bne.n	8006bb4 <_dtoa_r+0xb1c>
 8006ba4:	f7fe fafa 	bl	800519c <__multadd>
 8006ba8:	4680      	mov	r8, r0
 8006baa:	4607      	mov	r7, r0
 8006bac:	9b01      	ldr	r3, [sp, #4]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	e775      	b.n	8006aa0 <_dtoa_r+0xa08>
 8006bb4:	f7fe faf2 	bl	800519c <__multadd>
 8006bb8:	4639      	mov	r1, r7
 8006bba:	4680      	mov	r8, r0
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	220a      	movs	r2, #10
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f7fe faeb 	bl	800519c <__multadd>
 8006bc6:	4607      	mov	r7, r0
 8006bc8:	e7f0      	b.n	8006bac <_dtoa_r+0xb14>
 8006bca:	f1b9 0f00 	cmp.w	r9, #0
 8006bce:	9a00      	ldr	r2, [sp, #0]
 8006bd0:	bfcc      	ite	gt
 8006bd2:	464d      	movgt	r5, r9
 8006bd4:	2501      	movle	r5, #1
 8006bd6:	4415      	add	r5, r2
 8006bd8:	f04f 0800 	mov.w	r8, #0
 8006bdc:	4659      	mov	r1, fp
 8006bde:	2201      	movs	r2, #1
 8006be0:	4620      	mov	r0, r4
 8006be2:	9301      	str	r3, [sp, #4]
 8006be4:	f7fe fc8a 	bl	80054fc <__lshift>
 8006be8:	4631      	mov	r1, r6
 8006bea:	4683      	mov	fp, r0
 8006bec:	f7fe fcf2 	bl	80055d4 <__mcmp>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	dcb2      	bgt.n	8006b5a <_dtoa_r+0xac2>
 8006bf4:	d102      	bne.n	8006bfc <_dtoa_r+0xb64>
 8006bf6:	9b01      	ldr	r3, [sp, #4]
 8006bf8:	07db      	lsls	r3, r3, #31
 8006bfa:	d4ae      	bmi.n	8006b5a <_dtoa_r+0xac2>
 8006bfc:	462b      	mov	r3, r5
 8006bfe:	461d      	mov	r5, r3
 8006c00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c04:	2a30      	cmp	r2, #48	; 0x30
 8006c06:	d0fa      	beq.n	8006bfe <_dtoa_r+0xb66>
 8006c08:	e6f7      	b.n	80069fa <_dtoa_r+0x962>
 8006c0a:	9a00      	ldr	r2, [sp, #0]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d1a5      	bne.n	8006b5c <_dtoa_r+0xac4>
 8006c10:	f10a 0a01 	add.w	sl, sl, #1
 8006c14:	2331      	movs	r3, #49	; 0x31
 8006c16:	e779      	b.n	8006b0c <_dtoa_r+0xa74>
 8006c18:	4b13      	ldr	r3, [pc, #76]	; (8006c68 <_dtoa_r+0xbd0>)
 8006c1a:	f7ff baaf 	b.w	800617c <_dtoa_r+0xe4>
 8006c1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f47f aa86 	bne.w	8006132 <_dtoa_r+0x9a>
 8006c26:	4b11      	ldr	r3, [pc, #68]	; (8006c6c <_dtoa_r+0xbd4>)
 8006c28:	f7ff baa8 	b.w	800617c <_dtoa_r+0xe4>
 8006c2c:	f1b9 0f00 	cmp.w	r9, #0
 8006c30:	dc03      	bgt.n	8006c3a <_dtoa_r+0xba2>
 8006c32:	9b05      	ldr	r3, [sp, #20]
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	f73f aec9 	bgt.w	80069cc <_dtoa_r+0x934>
 8006c3a:	9d00      	ldr	r5, [sp, #0]
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4658      	mov	r0, fp
 8006c40:	f7ff f99c 	bl	8005f7c <quorem>
 8006c44:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006c48:	f805 3b01 	strb.w	r3, [r5], #1
 8006c4c:	9a00      	ldr	r2, [sp, #0]
 8006c4e:	1aaa      	subs	r2, r5, r2
 8006c50:	4591      	cmp	r9, r2
 8006c52:	ddba      	ble.n	8006bca <_dtoa_r+0xb32>
 8006c54:	4659      	mov	r1, fp
 8006c56:	2300      	movs	r3, #0
 8006c58:	220a      	movs	r2, #10
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f7fe fa9e 	bl	800519c <__multadd>
 8006c60:	4683      	mov	fp, r0
 8006c62:	e7eb      	b.n	8006c3c <_dtoa_r+0xba4>
 8006c64:	0800829b 	.word	0x0800829b
 8006c68:	08008428 	.word	0x08008428
 8006c6c:	0800841b 	.word	0x0800841b

08006c70 <fiprintf>:
 8006c70:	b40e      	push	{r1, r2, r3}
 8006c72:	b503      	push	{r0, r1, lr}
 8006c74:	4601      	mov	r1, r0
 8006c76:	ab03      	add	r3, sp, #12
 8006c78:	4805      	ldr	r0, [pc, #20]	; (8006c90 <fiprintf+0x20>)
 8006c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c7e:	6800      	ldr	r0, [r0, #0]
 8006c80:	9301      	str	r3, [sp, #4]
 8006c82:	f000 f8c5 	bl	8006e10 <_vfiprintf_r>
 8006c86:	b002      	add	sp, #8
 8006c88:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c8c:	b003      	add	sp, #12
 8006c8e:	4770      	bx	lr
 8006c90:	20000008 	.word	0x20000008

08006c94 <malloc>:
 8006c94:	4b02      	ldr	r3, [pc, #8]	; (8006ca0 <malloc+0xc>)
 8006c96:	4601      	mov	r1, r0
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	f7fe bdc9 	b.w	8005830 <_malloc_r>
 8006c9e:	bf00      	nop
 8006ca0:	20000008 	.word	0x20000008

08006ca4 <memcpy>:
 8006ca4:	440a      	add	r2, r1
 8006ca6:	4291      	cmp	r1, r2
 8006ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006cac:	d100      	bne.n	8006cb0 <memcpy+0xc>
 8006cae:	4770      	bx	lr
 8006cb0:	b510      	push	{r4, lr}
 8006cb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cba:	4291      	cmp	r1, r2
 8006cbc:	d1f9      	bne.n	8006cb2 <memcpy+0xe>
 8006cbe:	bd10      	pop	{r4, pc}

08006cc0 <memmove>:
 8006cc0:	4288      	cmp	r0, r1
 8006cc2:	b510      	push	{r4, lr}
 8006cc4:	eb01 0402 	add.w	r4, r1, r2
 8006cc8:	d902      	bls.n	8006cd0 <memmove+0x10>
 8006cca:	4284      	cmp	r4, r0
 8006ccc:	4623      	mov	r3, r4
 8006cce:	d807      	bhi.n	8006ce0 <memmove+0x20>
 8006cd0:	1e43      	subs	r3, r0, #1
 8006cd2:	42a1      	cmp	r1, r4
 8006cd4:	d008      	beq.n	8006ce8 <memmove+0x28>
 8006cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cde:	e7f8      	b.n	8006cd2 <memmove+0x12>
 8006ce0:	4402      	add	r2, r0
 8006ce2:	4601      	mov	r1, r0
 8006ce4:	428a      	cmp	r2, r1
 8006ce6:	d100      	bne.n	8006cea <memmove+0x2a>
 8006ce8:	bd10      	pop	{r4, pc}
 8006cea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cf2:	e7f7      	b.n	8006ce4 <memmove+0x24>

08006cf4 <__malloc_lock>:
 8006cf4:	4801      	ldr	r0, [pc, #4]	; (8006cfc <__malloc_lock+0x8>)
 8006cf6:	f000 bc3b 	b.w	8007570 <__retarget_lock_acquire_recursive>
 8006cfa:	bf00      	nop
 8006cfc:	200000e4 	.word	0x200000e4

08006d00 <__malloc_unlock>:
 8006d00:	4801      	ldr	r0, [pc, #4]	; (8006d08 <__malloc_unlock+0x8>)
 8006d02:	f000 bc36 	b.w	8007572 <__retarget_lock_release_recursive>
 8006d06:	bf00      	nop
 8006d08:	200000e4 	.word	0x200000e4

08006d0c <_free_r>:
 8006d0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d0e:	2900      	cmp	r1, #0
 8006d10:	d048      	beq.n	8006da4 <_free_r+0x98>
 8006d12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d16:	9001      	str	r0, [sp, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f1a1 0404 	sub.w	r4, r1, #4
 8006d1e:	bfb8      	it	lt
 8006d20:	18e4      	addlt	r4, r4, r3
 8006d22:	f7ff ffe7 	bl	8006cf4 <__malloc_lock>
 8006d26:	4a20      	ldr	r2, [pc, #128]	; (8006da8 <_free_r+0x9c>)
 8006d28:	9801      	ldr	r0, [sp, #4]
 8006d2a:	6813      	ldr	r3, [r2, #0]
 8006d2c:	4615      	mov	r5, r2
 8006d2e:	b933      	cbnz	r3, 8006d3e <_free_r+0x32>
 8006d30:	6063      	str	r3, [r4, #4]
 8006d32:	6014      	str	r4, [r2, #0]
 8006d34:	b003      	add	sp, #12
 8006d36:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d3a:	f7ff bfe1 	b.w	8006d00 <__malloc_unlock>
 8006d3e:	42a3      	cmp	r3, r4
 8006d40:	d90b      	bls.n	8006d5a <_free_r+0x4e>
 8006d42:	6821      	ldr	r1, [r4, #0]
 8006d44:	1862      	adds	r2, r4, r1
 8006d46:	4293      	cmp	r3, r2
 8006d48:	bf04      	itt	eq
 8006d4a:	681a      	ldreq	r2, [r3, #0]
 8006d4c:	685b      	ldreq	r3, [r3, #4]
 8006d4e:	6063      	str	r3, [r4, #4]
 8006d50:	bf04      	itt	eq
 8006d52:	1852      	addeq	r2, r2, r1
 8006d54:	6022      	streq	r2, [r4, #0]
 8006d56:	602c      	str	r4, [r5, #0]
 8006d58:	e7ec      	b.n	8006d34 <_free_r+0x28>
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	b10b      	cbz	r3, 8006d64 <_free_r+0x58>
 8006d60:	42a3      	cmp	r3, r4
 8006d62:	d9fa      	bls.n	8006d5a <_free_r+0x4e>
 8006d64:	6811      	ldr	r1, [r2, #0]
 8006d66:	1855      	adds	r5, r2, r1
 8006d68:	42a5      	cmp	r5, r4
 8006d6a:	d10b      	bne.n	8006d84 <_free_r+0x78>
 8006d6c:	6824      	ldr	r4, [r4, #0]
 8006d6e:	4421      	add	r1, r4
 8006d70:	1854      	adds	r4, r2, r1
 8006d72:	42a3      	cmp	r3, r4
 8006d74:	6011      	str	r1, [r2, #0]
 8006d76:	d1dd      	bne.n	8006d34 <_free_r+0x28>
 8006d78:	681c      	ldr	r4, [r3, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	6053      	str	r3, [r2, #4]
 8006d7e:	4421      	add	r1, r4
 8006d80:	6011      	str	r1, [r2, #0]
 8006d82:	e7d7      	b.n	8006d34 <_free_r+0x28>
 8006d84:	d902      	bls.n	8006d8c <_free_r+0x80>
 8006d86:	230c      	movs	r3, #12
 8006d88:	6003      	str	r3, [r0, #0]
 8006d8a:	e7d3      	b.n	8006d34 <_free_r+0x28>
 8006d8c:	6825      	ldr	r5, [r4, #0]
 8006d8e:	1961      	adds	r1, r4, r5
 8006d90:	428b      	cmp	r3, r1
 8006d92:	bf04      	itt	eq
 8006d94:	6819      	ldreq	r1, [r3, #0]
 8006d96:	685b      	ldreq	r3, [r3, #4]
 8006d98:	6063      	str	r3, [r4, #4]
 8006d9a:	bf04      	itt	eq
 8006d9c:	1949      	addeq	r1, r1, r5
 8006d9e:	6021      	streq	r1, [r4, #0]
 8006da0:	6054      	str	r4, [r2, #4]
 8006da2:	e7c7      	b.n	8006d34 <_free_r+0x28>
 8006da4:	b003      	add	sp, #12
 8006da6:	bd30      	pop	{r4, r5, pc}
 8006da8:	20000098 	.word	0x20000098

08006dac <_malloc_usable_size_r>:
 8006dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006db0:	1f18      	subs	r0, r3, #4
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	bfbc      	itt	lt
 8006db6:	580b      	ldrlt	r3, [r1, r0]
 8006db8:	18c0      	addlt	r0, r0, r3
 8006dba:	4770      	bx	lr

08006dbc <__sfputc_r>:
 8006dbc:	6893      	ldr	r3, [r2, #8]
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	b410      	push	{r4}
 8006dc4:	6093      	str	r3, [r2, #8]
 8006dc6:	da08      	bge.n	8006dda <__sfputc_r+0x1e>
 8006dc8:	6994      	ldr	r4, [r2, #24]
 8006dca:	42a3      	cmp	r3, r4
 8006dcc:	db01      	blt.n	8006dd2 <__sfputc_r+0x16>
 8006dce:	290a      	cmp	r1, #10
 8006dd0:	d103      	bne.n	8006dda <__sfputc_r+0x1e>
 8006dd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dd6:	f000 b94b 	b.w	8007070 <__swbuf_r>
 8006dda:	6813      	ldr	r3, [r2, #0]
 8006ddc:	1c58      	adds	r0, r3, #1
 8006dde:	6010      	str	r0, [r2, #0]
 8006de0:	7019      	strb	r1, [r3, #0]
 8006de2:	4608      	mov	r0, r1
 8006de4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <__sfputs_r>:
 8006dea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dec:	4606      	mov	r6, r0
 8006dee:	460f      	mov	r7, r1
 8006df0:	4614      	mov	r4, r2
 8006df2:	18d5      	adds	r5, r2, r3
 8006df4:	42ac      	cmp	r4, r5
 8006df6:	d101      	bne.n	8006dfc <__sfputs_r+0x12>
 8006df8:	2000      	movs	r0, #0
 8006dfa:	e007      	b.n	8006e0c <__sfputs_r+0x22>
 8006dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e00:	463a      	mov	r2, r7
 8006e02:	4630      	mov	r0, r6
 8006e04:	f7ff ffda 	bl	8006dbc <__sfputc_r>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d1f3      	bne.n	8006df4 <__sfputs_r+0xa>
 8006e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006e10 <_vfiprintf_r>:
 8006e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e14:	460d      	mov	r5, r1
 8006e16:	b09d      	sub	sp, #116	; 0x74
 8006e18:	4614      	mov	r4, r2
 8006e1a:	4698      	mov	r8, r3
 8006e1c:	4606      	mov	r6, r0
 8006e1e:	b118      	cbz	r0, 8006e28 <_vfiprintf_r+0x18>
 8006e20:	6983      	ldr	r3, [r0, #24]
 8006e22:	b90b      	cbnz	r3, 8006e28 <_vfiprintf_r+0x18>
 8006e24:	f000 fb06 	bl	8007434 <__sinit>
 8006e28:	4b89      	ldr	r3, [pc, #548]	; (8007050 <_vfiprintf_r+0x240>)
 8006e2a:	429d      	cmp	r5, r3
 8006e2c:	d11b      	bne.n	8006e66 <_vfiprintf_r+0x56>
 8006e2e:	6875      	ldr	r5, [r6, #4]
 8006e30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e32:	07d9      	lsls	r1, r3, #31
 8006e34:	d405      	bmi.n	8006e42 <_vfiprintf_r+0x32>
 8006e36:	89ab      	ldrh	r3, [r5, #12]
 8006e38:	059a      	lsls	r2, r3, #22
 8006e3a:	d402      	bmi.n	8006e42 <_vfiprintf_r+0x32>
 8006e3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e3e:	f000 fb97 	bl	8007570 <__retarget_lock_acquire_recursive>
 8006e42:	89ab      	ldrh	r3, [r5, #12]
 8006e44:	071b      	lsls	r3, r3, #28
 8006e46:	d501      	bpl.n	8006e4c <_vfiprintf_r+0x3c>
 8006e48:	692b      	ldr	r3, [r5, #16]
 8006e4a:	b9eb      	cbnz	r3, 8006e88 <_vfiprintf_r+0x78>
 8006e4c:	4629      	mov	r1, r5
 8006e4e:	4630      	mov	r0, r6
 8006e50:	f000 f960 	bl	8007114 <__swsetup_r>
 8006e54:	b1c0      	cbz	r0, 8006e88 <_vfiprintf_r+0x78>
 8006e56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e58:	07dc      	lsls	r4, r3, #31
 8006e5a:	d50e      	bpl.n	8006e7a <_vfiprintf_r+0x6a>
 8006e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e60:	b01d      	add	sp, #116	; 0x74
 8006e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e66:	4b7b      	ldr	r3, [pc, #492]	; (8007054 <_vfiprintf_r+0x244>)
 8006e68:	429d      	cmp	r5, r3
 8006e6a:	d101      	bne.n	8006e70 <_vfiprintf_r+0x60>
 8006e6c:	68b5      	ldr	r5, [r6, #8]
 8006e6e:	e7df      	b.n	8006e30 <_vfiprintf_r+0x20>
 8006e70:	4b79      	ldr	r3, [pc, #484]	; (8007058 <_vfiprintf_r+0x248>)
 8006e72:	429d      	cmp	r5, r3
 8006e74:	bf08      	it	eq
 8006e76:	68f5      	ldreq	r5, [r6, #12]
 8006e78:	e7da      	b.n	8006e30 <_vfiprintf_r+0x20>
 8006e7a:	89ab      	ldrh	r3, [r5, #12]
 8006e7c:	0598      	lsls	r0, r3, #22
 8006e7e:	d4ed      	bmi.n	8006e5c <_vfiprintf_r+0x4c>
 8006e80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e82:	f000 fb76 	bl	8007572 <__retarget_lock_release_recursive>
 8006e86:	e7e9      	b.n	8006e5c <_vfiprintf_r+0x4c>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	9309      	str	r3, [sp, #36]	; 0x24
 8006e8c:	2320      	movs	r3, #32
 8006e8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e92:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e96:	2330      	movs	r3, #48	; 0x30
 8006e98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800705c <_vfiprintf_r+0x24c>
 8006e9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ea0:	f04f 0901 	mov.w	r9, #1
 8006ea4:	4623      	mov	r3, r4
 8006ea6:	469a      	mov	sl, r3
 8006ea8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006eac:	b10a      	cbz	r2, 8006eb2 <_vfiprintf_r+0xa2>
 8006eae:	2a25      	cmp	r2, #37	; 0x25
 8006eb0:	d1f9      	bne.n	8006ea6 <_vfiprintf_r+0x96>
 8006eb2:	ebba 0b04 	subs.w	fp, sl, r4
 8006eb6:	d00b      	beq.n	8006ed0 <_vfiprintf_r+0xc0>
 8006eb8:	465b      	mov	r3, fp
 8006eba:	4622      	mov	r2, r4
 8006ebc:	4629      	mov	r1, r5
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	f7ff ff93 	bl	8006dea <__sfputs_r>
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	f000 80aa 	beq.w	800701e <_vfiprintf_r+0x20e>
 8006eca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ecc:	445a      	add	r2, fp
 8006ece:	9209      	str	r2, [sp, #36]	; 0x24
 8006ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f000 80a2 	beq.w	800701e <_vfiprintf_r+0x20e>
 8006eda:	2300      	movs	r3, #0
 8006edc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ee0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ee4:	f10a 0a01 	add.w	sl, sl, #1
 8006ee8:	9304      	str	r3, [sp, #16]
 8006eea:	9307      	str	r3, [sp, #28]
 8006eec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ef0:	931a      	str	r3, [sp, #104]	; 0x68
 8006ef2:	4654      	mov	r4, sl
 8006ef4:	2205      	movs	r2, #5
 8006ef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006efa:	4858      	ldr	r0, [pc, #352]	; (800705c <_vfiprintf_r+0x24c>)
 8006efc:	f7f9 f970 	bl	80001e0 <memchr>
 8006f00:	9a04      	ldr	r2, [sp, #16]
 8006f02:	b9d8      	cbnz	r0, 8006f3c <_vfiprintf_r+0x12c>
 8006f04:	06d1      	lsls	r1, r2, #27
 8006f06:	bf44      	itt	mi
 8006f08:	2320      	movmi	r3, #32
 8006f0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f0e:	0713      	lsls	r3, r2, #28
 8006f10:	bf44      	itt	mi
 8006f12:	232b      	movmi	r3, #43	; 0x2b
 8006f14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f18:	f89a 3000 	ldrb.w	r3, [sl]
 8006f1c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f1e:	d015      	beq.n	8006f4c <_vfiprintf_r+0x13c>
 8006f20:	9a07      	ldr	r2, [sp, #28]
 8006f22:	4654      	mov	r4, sl
 8006f24:	2000      	movs	r0, #0
 8006f26:	f04f 0c0a 	mov.w	ip, #10
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f30:	3b30      	subs	r3, #48	; 0x30
 8006f32:	2b09      	cmp	r3, #9
 8006f34:	d94e      	bls.n	8006fd4 <_vfiprintf_r+0x1c4>
 8006f36:	b1b0      	cbz	r0, 8006f66 <_vfiprintf_r+0x156>
 8006f38:	9207      	str	r2, [sp, #28]
 8006f3a:	e014      	b.n	8006f66 <_vfiprintf_r+0x156>
 8006f3c:	eba0 0308 	sub.w	r3, r0, r8
 8006f40:	fa09 f303 	lsl.w	r3, r9, r3
 8006f44:	4313      	orrs	r3, r2
 8006f46:	9304      	str	r3, [sp, #16]
 8006f48:	46a2      	mov	sl, r4
 8006f4a:	e7d2      	b.n	8006ef2 <_vfiprintf_r+0xe2>
 8006f4c:	9b03      	ldr	r3, [sp, #12]
 8006f4e:	1d19      	adds	r1, r3, #4
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	9103      	str	r1, [sp, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	bfbb      	ittet	lt
 8006f58:	425b      	neglt	r3, r3
 8006f5a:	f042 0202 	orrlt.w	r2, r2, #2
 8006f5e:	9307      	strge	r3, [sp, #28]
 8006f60:	9307      	strlt	r3, [sp, #28]
 8006f62:	bfb8      	it	lt
 8006f64:	9204      	strlt	r2, [sp, #16]
 8006f66:	7823      	ldrb	r3, [r4, #0]
 8006f68:	2b2e      	cmp	r3, #46	; 0x2e
 8006f6a:	d10c      	bne.n	8006f86 <_vfiprintf_r+0x176>
 8006f6c:	7863      	ldrb	r3, [r4, #1]
 8006f6e:	2b2a      	cmp	r3, #42	; 0x2a
 8006f70:	d135      	bne.n	8006fde <_vfiprintf_r+0x1ce>
 8006f72:	9b03      	ldr	r3, [sp, #12]
 8006f74:	1d1a      	adds	r2, r3, #4
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	9203      	str	r2, [sp, #12]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	bfb8      	it	lt
 8006f7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f82:	3402      	adds	r4, #2
 8006f84:	9305      	str	r3, [sp, #20]
 8006f86:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800706c <_vfiprintf_r+0x25c>
 8006f8a:	7821      	ldrb	r1, [r4, #0]
 8006f8c:	2203      	movs	r2, #3
 8006f8e:	4650      	mov	r0, sl
 8006f90:	f7f9 f926 	bl	80001e0 <memchr>
 8006f94:	b140      	cbz	r0, 8006fa8 <_vfiprintf_r+0x198>
 8006f96:	2340      	movs	r3, #64	; 0x40
 8006f98:	eba0 000a 	sub.w	r0, r0, sl
 8006f9c:	fa03 f000 	lsl.w	r0, r3, r0
 8006fa0:	9b04      	ldr	r3, [sp, #16]
 8006fa2:	4303      	orrs	r3, r0
 8006fa4:	3401      	adds	r4, #1
 8006fa6:	9304      	str	r3, [sp, #16]
 8006fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fac:	482c      	ldr	r0, [pc, #176]	; (8007060 <_vfiprintf_r+0x250>)
 8006fae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006fb2:	2206      	movs	r2, #6
 8006fb4:	f7f9 f914 	bl	80001e0 <memchr>
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	d03f      	beq.n	800703c <_vfiprintf_r+0x22c>
 8006fbc:	4b29      	ldr	r3, [pc, #164]	; (8007064 <_vfiprintf_r+0x254>)
 8006fbe:	bb1b      	cbnz	r3, 8007008 <_vfiprintf_r+0x1f8>
 8006fc0:	9b03      	ldr	r3, [sp, #12]
 8006fc2:	3307      	adds	r3, #7
 8006fc4:	f023 0307 	bic.w	r3, r3, #7
 8006fc8:	3308      	adds	r3, #8
 8006fca:	9303      	str	r3, [sp, #12]
 8006fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fce:	443b      	add	r3, r7
 8006fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd2:	e767      	b.n	8006ea4 <_vfiprintf_r+0x94>
 8006fd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fd8:	460c      	mov	r4, r1
 8006fda:	2001      	movs	r0, #1
 8006fdc:	e7a5      	b.n	8006f2a <_vfiprintf_r+0x11a>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	3401      	adds	r4, #1
 8006fe2:	9305      	str	r3, [sp, #20]
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	f04f 0c0a 	mov.w	ip, #10
 8006fea:	4620      	mov	r0, r4
 8006fec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ff0:	3a30      	subs	r2, #48	; 0x30
 8006ff2:	2a09      	cmp	r2, #9
 8006ff4:	d903      	bls.n	8006ffe <_vfiprintf_r+0x1ee>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d0c5      	beq.n	8006f86 <_vfiprintf_r+0x176>
 8006ffa:	9105      	str	r1, [sp, #20]
 8006ffc:	e7c3      	b.n	8006f86 <_vfiprintf_r+0x176>
 8006ffe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007002:	4604      	mov	r4, r0
 8007004:	2301      	movs	r3, #1
 8007006:	e7f0      	b.n	8006fea <_vfiprintf_r+0x1da>
 8007008:	ab03      	add	r3, sp, #12
 800700a:	9300      	str	r3, [sp, #0]
 800700c:	462a      	mov	r2, r5
 800700e:	4b16      	ldr	r3, [pc, #88]	; (8007068 <_vfiprintf_r+0x258>)
 8007010:	a904      	add	r1, sp, #16
 8007012:	4630      	mov	r0, r6
 8007014:	f3af 8000 	nop.w
 8007018:	4607      	mov	r7, r0
 800701a:	1c78      	adds	r0, r7, #1
 800701c:	d1d6      	bne.n	8006fcc <_vfiprintf_r+0x1bc>
 800701e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007020:	07d9      	lsls	r1, r3, #31
 8007022:	d405      	bmi.n	8007030 <_vfiprintf_r+0x220>
 8007024:	89ab      	ldrh	r3, [r5, #12]
 8007026:	059a      	lsls	r2, r3, #22
 8007028:	d402      	bmi.n	8007030 <_vfiprintf_r+0x220>
 800702a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800702c:	f000 faa1 	bl	8007572 <__retarget_lock_release_recursive>
 8007030:	89ab      	ldrh	r3, [r5, #12]
 8007032:	065b      	lsls	r3, r3, #25
 8007034:	f53f af12 	bmi.w	8006e5c <_vfiprintf_r+0x4c>
 8007038:	9809      	ldr	r0, [sp, #36]	; 0x24
 800703a:	e711      	b.n	8006e60 <_vfiprintf_r+0x50>
 800703c:	ab03      	add	r3, sp, #12
 800703e:	9300      	str	r3, [sp, #0]
 8007040:	462a      	mov	r2, r5
 8007042:	4b09      	ldr	r3, [pc, #36]	; (8007068 <_vfiprintf_r+0x258>)
 8007044:	a904      	add	r1, sp, #16
 8007046:	4630      	mov	r0, r6
 8007048:	f7fe fe3c 	bl	8005cc4 <_printf_i>
 800704c:	e7e4      	b.n	8007018 <_vfiprintf_r+0x208>
 800704e:	bf00      	nop
 8007050:	080084ac 	.word	0x080084ac
 8007054:	080084cc 	.word	0x080084cc
 8007058:	0800848c 	.word	0x0800848c
 800705c:	080083ac 	.word	0x080083ac
 8007060:	080083b6 	.word	0x080083b6
 8007064:	00000000 	.word	0x00000000
 8007068:	08006deb 	.word	0x08006deb
 800706c:	080083b2 	.word	0x080083b2

08007070 <__swbuf_r>:
 8007070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007072:	460e      	mov	r6, r1
 8007074:	4614      	mov	r4, r2
 8007076:	4605      	mov	r5, r0
 8007078:	b118      	cbz	r0, 8007082 <__swbuf_r+0x12>
 800707a:	6983      	ldr	r3, [r0, #24]
 800707c:	b90b      	cbnz	r3, 8007082 <__swbuf_r+0x12>
 800707e:	f000 f9d9 	bl	8007434 <__sinit>
 8007082:	4b21      	ldr	r3, [pc, #132]	; (8007108 <__swbuf_r+0x98>)
 8007084:	429c      	cmp	r4, r3
 8007086:	d12b      	bne.n	80070e0 <__swbuf_r+0x70>
 8007088:	686c      	ldr	r4, [r5, #4]
 800708a:	69a3      	ldr	r3, [r4, #24]
 800708c:	60a3      	str	r3, [r4, #8]
 800708e:	89a3      	ldrh	r3, [r4, #12]
 8007090:	071a      	lsls	r2, r3, #28
 8007092:	d52f      	bpl.n	80070f4 <__swbuf_r+0x84>
 8007094:	6923      	ldr	r3, [r4, #16]
 8007096:	b36b      	cbz	r3, 80070f4 <__swbuf_r+0x84>
 8007098:	6923      	ldr	r3, [r4, #16]
 800709a:	6820      	ldr	r0, [r4, #0]
 800709c:	1ac0      	subs	r0, r0, r3
 800709e:	6963      	ldr	r3, [r4, #20]
 80070a0:	b2f6      	uxtb	r6, r6
 80070a2:	4283      	cmp	r3, r0
 80070a4:	4637      	mov	r7, r6
 80070a6:	dc04      	bgt.n	80070b2 <__swbuf_r+0x42>
 80070a8:	4621      	mov	r1, r4
 80070aa:	4628      	mov	r0, r5
 80070ac:	f000 f92e 	bl	800730c <_fflush_r>
 80070b0:	bb30      	cbnz	r0, 8007100 <__swbuf_r+0x90>
 80070b2:	68a3      	ldr	r3, [r4, #8]
 80070b4:	3b01      	subs	r3, #1
 80070b6:	60a3      	str	r3, [r4, #8]
 80070b8:	6823      	ldr	r3, [r4, #0]
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	6022      	str	r2, [r4, #0]
 80070be:	701e      	strb	r6, [r3, #0]
 80070c0:	6963      	ldr	r3, [r4, #20]
 80070c2:	3001      	adds	r0, #1
 80070c4:	4283      	cmp	r3, r0
 80070c6:	d004      	beq.n	80070d2 <__swbuf_r+0x62>
 80070c8:	89a3      	ldrh	r3, [r4, #12]
 80070ca:	07db      	lsls	r3, r3, #31
 80070cc:	d506      	bpl.n	80070dc <__swbuf_r+0x6c>
 80070ce:	2e0a      	cmp	r6, #10
 80070d0:	d104      	bne.n	80070dc <__swbuf_r+0x6c>
 80070d2:	4621      	mov	r1, r4
 80070d4:	4628      	mov	r0, r5
 80070d6:	f000 f919 	bl	800730c <_fflush_r>
 80070da:	b988      	cbnz	r0, 8007100 <__swbuf_r+0x90>
 80070dc:	4638      	mov	r0, r7
 80070de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070e0:	4b0a      	ldr	r3, [pc, #40]	; (800710c <__swbuf_r+0x9c>)
 80070e2:	429c      	cmp	r4, r3
 80070e4:	d101      	bne.n	80070ea <__swbuf_r+0x7a>
 80070e6:	68ac      	ldr	r4, [r5, #8]
 80070e8:	e7cf      	b.n	800708a <__swbuf_r+0x1a>
 80070ea:	4b09      	ldr	r3, [pc, #36]	; (8007110 <__swbuf_r+0xa0>)
 80070ec:	429c      	cmp	r4, r3
 80070ee:	bf08      	it	eq
 80070f0:	68ec      	ldreq	r4, [r5, #12]
 80070f2:	e7ca      	b.n	800708a <__swbuf_r+0x1a>
 80070f4:	4621      	mov	r1, r4
 80070f6:	4628      	mov	r0, r5
 80070f8:	f000 f80c 	bl	8007114 <__swsetup_r>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d0cb      	beq.n	8007098 <__swbuf_r+0x28>
 8007100:	f04f 37ff 	mov.w	r7, #4294967295
 8007104:	e7ea      	b.n	80070dc <__swbuf_r+0x6c>
 8007106:	bf00      	nop
 8007108:	080084ac 	.word	0x080084ac
 800710c:	080084cc 	.word	0x080084cc
 8007110:	0800848c 	.word	0x0800848c

08007114 <__swsetup_r>:
 8007114:	4b32      	ldr	r3, [pc, #200]	; (80071e0 <__swsetup_r+0xcc>)
 8007116:	b570      	push	{r4, r5, r6, lr}
 8007118:	681d      	ldr	r5, [r3, #0]
 800711a:	4606      	mov	r6, r0
 800711c:	460c      	mov	r4, r1
 800711e:	b125      	cbz	r5, 800712a <__swsetup_r+0x16>
 8007120:	69ab      	ldr	r3, [r5, #24]
 8007122:	b913      	cbnz	r3, 800712a <__swsetup_r+0x16>
 8007124:	4628      	mov	r0, r5
 8007126:	f000 f985 	bl	8007434 <__sinit>
 800712a:	4b2e      	ldr	r3, [pc, #184]	; (80071e4 <__swsetup_r+0xd0>)
 800712c:	429c      	cmp	r4, r3
 800712e:	d10f      	bne.n	8007150 <__swsetup_r+0x3c>
 8007130:	686c      	ldr	r4, [r5, #4]
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007138:	0719      	lsls	r1, r3, #28
 800713a:	d42c      	bmi.n	8007196 <__swsetup_r+0x82>
 800713c:	06dd      	lsls	r5, r3, #27
 800713e:	d411      	bmi.n	8007164 <__swsetup_r+0x50>
 8007140:	2309      	movs	r3, #9
 8007142:	6033      	str	r3, [r6, #0]
 8007144:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007148:	81a3      	strh	r3, [r4, #12]
 800714a:	f04f 30ff 	mov.w	r0, #4294967295
 800714e:	e03e      	b.n	80071ce <__swsetup_r+0xba>
 8007150:	4b25      	ldr	r3, [pc, #148]	; (80071e8 <__swsetup_r+0xd4>)
 8007152:	429c      	cmp	r4, r3
 8007154:	d101      	bne.n	800715a <__swsetup_r+0x46>
 8007156:	68ac      	ldr	r4, [r5, #8]
 8007158:	e7eb      	b.n	8007132 <__swsetup_r+0x1e>
 800715a:	4b24      	ldr	r3, [pc, #144]	; (80071ec <__swsetup_r+0xd8>)
 800715c:	429c      	cmp	r4, r3
 800715e:	bf08      	it	eq
 8007160:	68ec      	ldreq	r4, [r5, #12]
 8007162:	e7e6      	b.n	8007132 <__swsetup_r+0x1e>
 8007164:	0758      	lsls	r0, r3, #29
 8007166:	d512      	bpl.n	800718e <__swsetup_r+0x7a>
 8007168:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800716a:	b141      	cbz	r1, 800717e <__swsetup_r+0x6a>
 800716c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007170:	4299      	cmp	r1, r3
 8007172:	d002      	beq.n	800717a <__swsetup_r+0x66>
 8007174:	4630      	mov	r0, r6
 8007176:	f7ff fdc9 	bl	8006d0c <_free_r>
 800717a:	2300      	movs	r3, #0
 800717c:	6363      	str	r3, [r4, #52]	; 0x34
 800717e:	89a3      	ldrh	r3, [r4, #12]
 8007180:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007184:	81a3      	strh	r3, [r4, #12]
 8007186:	2300      	movs	r3, #0
 8007188:	6063      	str	r3, [r4, #4]
 800718a:	6923      	ldr	r3, [r4, #16]
 800718c:	6023      	str	r3, [r4, #0]
 800718e:	89a3      	ldrh	r3, [r4, #12]
 8007190:	f043 0308 	orr.w	r3, r3, #8
 8007194:	81a3      	strh	r3, [r4, #12]
 8007196:	6923      	ldr	r3, [r4, #16]
 8007198:	b94b      	cbnz	r3, 80071ae <__swsetup_r+0x9a>
 800719a:	89a3      	ldrh	r3, [r4, #12]
 800719c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80071a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071a4:	d003      	beq.n	80071ae <__swsetup_r+0x9a>
 80071a6:	4621      	mov	r1, r4
 80071a8:	4630      	mov	r0, r6
 80071aa:	f000 fa07 	bl	80075bc <__smakebuf_r>
 80071ae:	89a0      	ldrh	r0, [r4, #12]
 80071b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071b4:	f010 0301 	ands.w	r3, r0, #1
 80071b8:	d00a      	beq.n	80071d0 <__swsetup_r+0xbc>
 80071ba:	2300      	movs	r3, #0
 80071bc:	60a3      	str	r3, [r4, #8]
 80071be:	6963      	ldr	r3, [r4, #20]
 80071c0:	425b      	negs	r3, r3
 80071c2:	61a3      	str	r3, [r4, #24]
 80071c4:	6923      	ldr	r3, [r4, #16]
 80071c6:	b943      	cbnz	r3, 80071da <__swsetup_r+0xc6>
 80071c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80071cc:	d1ba      	bne.n	8007144 <__swsetup_r+0x30>
 80071ce:	bd70      	pop	{r4, r5, r6, pc}
 80071d0:	0781      	lsls	r1, r0, #30
 80071d2:	bf58      	it	pl
 80071d4:	6963      	ldrpl	r3, [r4, #20]
 80071d6:	60a3      	str	r3, [r4, #8]
 80071d8:	e7f4      	b.n	80071c4 <__swsetup_r+0xb0>
 80071da:	2000      	movs	r0, #0
 80071dc:	e7f7      	b.n	80071ce <__swsetup_r+0xba>
 80071de:	bf00      	nop
 80071e0:	20000008 	.word	0x20000008
 80071e4:	080084ac 	.word	0x080084ac
 80071e8:	080084cc 	.word	0x080084cc
 80071ec:	0800848c 	.word	0x0800848c

080071f0 <abort>:
 80071f0:	b508      	push	{r3, lr}
 80071f2:	2006      	movs	r0, #6
 80071f4:	f000 fa4a 	bl	800768c <raise>
 80071f8:	2001      	movs	r0, #1
 80071fa:	f7fc fa36 	bl	800366a <_exit>
	...

08007200 <__sflush_r>:
 8007200:	898a      	ldrh	r2, [r1, #12]
 8007202:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007206:	4605      	mov	r5, r0
 8007208:	0710      	lsls	r0, r2, #28
 800720a:	460c      	mov	r4, r1
 800720c:	d458      	bmi.n	80072c0 <__sflush_r+0xc0>
 800720e:	684b      	ldr	r3, [r1, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	dc05      	bgt.n	8007220 <__sflush_r+0x20>
 8007214:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007216:	2b00      	cmp	r3, #0
 8007218:	dc02      	bgt.n	8007220 <__sflush_r+0x20>
 800721a:	2000      	movs	r0, #0
 800721c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007220:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007222:	2e00      	cmp	r6, #0
 8007224:	d0f9      	beq.n	800721a <__sflush_r+0x1a>
 8007226:	2300      	movs	r3, #0
 8007228:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800722c:	682f      	ldr	r7, [r5, #0]
 800722e:	602b      	str	r3, [r5, #0]
 8007230:	d032      	beq.n	8007298 <__sflush_r+0x98>
 8007232:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007234:	89a3      	ldrh	r3, [r4, #12]
 8007236:	075a      	lsls	r2, r3, #29
 8007238:	d505      	bpl.n	8007246 <__sflush_r+0x46>
 800723a:	6863      	ldr	r3, [r4, #4]
 800723c:	1ac0      	subs	r0, r0, r3
 800723e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007240:	b10b      	cbz	r3, 8007246 <__sflush_r+0x46>
 8007242:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007244:	1ac0      	subs	r0, r0, r3
 8007246:	2300      	movs	r3, #0
 8007248:	4602      	mov	r2, r0
 800724a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800724c:	6a21      	ldr	r1, [r4, #32]
 800724e:	4628      	mov	r0, r5
 8007250:	47b0      	blx	r6
 8007252:	1c43      	adds	r3, r0, #1
 8007254:	89a3      	ldrh	r3, [r4, #12]
 8007256:	d106      	bne.n	8007266 <__sflush_r+0x66>
 8007258:	6829      	ldr	r1, [r5, #0]
 800725a:	291d      	cmp	r1, #29
 800725c:	d82c      	bhi.n	80072b8 <__sflush_r+0xb8>
 800725e:	4a2a      	ldr	r2, [pc, #168]	; (8007308 <__sflush_r+0x108>)
 8007260:	40ca      	lsrs	r2, r1
 8007262:	07d6      	lsls	r6, r2, #31
 8007264:	d528      	bpl.n	80072b8 <__sflush_r+0xb8>
 8007266:	2200      	movs	r2, #0
 8007268:	6062      	str	r2, [r4, #4]
 800726a:	04d9      	lsls	r1, r3, #19
 800726c:	6922      	ldr	r2, [r4, #16]
 800726e:	6022      	str	r2, [r4, #0]
 8007270:	d504      	bpl.n	800727c <__sflush_r+0x7c>
 8007272:	1c42      	adds	r2, r0, #1
 8007274:	d101      	bne.n	800727a <__sflush_r+0x7a>
 8007276:	682b      	ldr	r3, [r5, #0]
 8007278:	b903      	cbnz	r3, 800727c <__sflush_r+0x7c>
 800727a:	6560      	str	r0, [r4, #84]	; 0x54
 800727c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800727e:	602f      	str	r7, [r5, #0]
 8007280:	2900      	cmp	r1, #0
 8007282:	d0ca      	beq.n	800721a <__sflush_r+0x1a>
 8007284:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007288:	4299      	cmp	r1, r3
 800728a:	d002      	beq.n	8007292 <__sflush_r+0x92>
 800728c:	4628      	mov	r0, r5
 800728e:	f7ff fd3d 	bl	8006d0c <_free_r>
 8007292:	2000      	movs	r0, #0
 8007294:	6360      	str	r0, [r4, #52]	; 0x34
 8007296:	e7c1      	b.n	800721c <__sflush_r+0x1c>
 8007298:	6a21      	ldr	r1, [r4, #32]
 800729a:	2301      	movs	r3, #1
 800729c:	4628      	mov	r0, r5
 800729e:	47b0      	blx	r6
 80072a0:	1c41      	adds	r1, r0, #1
 80072a2:	d1c7      	bne.n	8007234 <__sflush_r+0x34>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0c4      	beq.n	8007234 <__sflush_r+0x34>
 80072aa:	2b1d      	cmp	r3, #29
 80072ac:	d001      	beq.n	80072b2 <__sflush_r+0xb2>
 80072ae:	2b16      	cmp	r3, #22
 80072b0:	d101      	bne.n	80072b6 <__sflush_r+0xb6>
 80072b2:	602f      	str	r7, [r5, #0]
 80072b4:	e7b1      	b.n	800721a <__sflush_r+0x1a>
 80072b6:	89a3      	ldrh	r3, [r4, #12]
 80072b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072bc:	81a3      	strh	r3, [r4, #12]
 80072be:	e7ad      	b.n	800721c <__sflush_r+0x1c>
 80072c0:	690f      	ldr	r7, [r1, #16]
 80072c2:	2f00      	cmp	r7, #0
 80072c4:	d0a9      	beq.n	800721a <__sflush_r+0x1a>
 80072c6:	0793      	lsls	r3, r2, #30
 80072c8:	680e      	ldr	r6, [r1, #0]
 80072ca:	bf08      	it	eq
 80072cc:	694b      	ldreq	r3, [r1, #20]
 80072ce:	600f      	str	r7, [r1, #0]
 80072d0:	bf18      	it	ne
 80072d2:	2300      	movne	r3, #0
 80072d4:	eba6 0807 	sub.w	r8, r6, r7
 80072d8:	608b      	str	r3, [r1, #8]
 80072da:	f1b8 0f00 	cmp.w	r8, #0
 80072de:	dd9c      	ble.n	800721a <__sflush_r+0x1a>
 80072e0:	6a21      	ldr	r1, [r4, #32]
 80072e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80072e4:	4643      	mov	r3, r8
 80072e6:	463a      	mov	r2, r7
 80072e8:	4628      	mov	r0, r5
 80072ea:	47b0      	blx	r6
 80072ec:	2800      	cmp	r0, #0
 80072ee:	dc06      	bgt.n	80072fe <__sflush_r+0xfe>
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072f6:	81a3      	strh	r3, [r4, #12]
 80072f8:	f04f 30ff 	mov.w	r0, #4294967295
 80072fc:	e78e      	b.n	800721c <__sflush_r+0x1c>
 80072fe:	4407      	add	r7, r0
 8007300:	eba8 0800 	sub.w	r8, r8, r0
 8007304:	e7e9      	b.n	80072da <__sflush_r+0xda>
 8007306:	bf00      	nop
 8007308:	20400001 	.word	0x20400001

0800730c <_fflush_r>:
 800730c:	b538      	push	{r3, r4, r5, lr}
 800730e:	690b      	ldr	r3, [r1, #16]
 8007310:	4605      	mov	r5, r0
 8007312:	460c      	mov	r4, r1
 8007314:	b913      	cbnz	r3, 800731c <_fflush_r+0x10>
 8007316:	2500      	movs	r5, #0
 8007318:	4628      	mov	r0, r5
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	b118      	cbz	r0, 8007326 <_fflush_r+0x1a>
 800731e:	6983      	ldr	r3, [r0, #24]
 8007320:	b90b      	cbnz	r3, 8007326 <_fflush_r+0x1a>
 8007322:	f000 f887 	bl	8007434 <__sinit>
 8007326:	4b14      	ldr	r3, [pc, #80]	; (8007378 <_fflush_r+0x6c>)
 8007328:	429c      	cmp	r4, r3
 800732a:	d11b      	bne.n	8007364 <_fflush_r+0x58>
 800732c:	686c      	ldr	r4, [r5, #4]
 800732e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0ef      	beq.n	8007316 <_fflush_r+0xa>
 8007336:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007338:	07d0      	lsls	r0, r2, #31
 800733a:	d404      	bmi.n	8007346 <_fflush_r+0x3a>
 800733c:	0599      	lsls	r1, r3, #22
 800733e:	d402      	bmi.n	8007346 <_fflush_r+0x3a>
 8007340:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007342:	f000 f915 	bl	8007570 <__retarget_lock_acquire_recursive>
 8007346:	4628      	mov	r0, r5
 8007348:	4621      	mov	r1, r4
 800734a:	f7ff ff59 	bl	8007200 <__sflush_r>
 800734e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007350:	07da      	lsls	r2, r3, #31
 8007352:	4605      	mov	r5, r0
 8007354:	d4e0      	bmi.n	8007318 <_fflush_r+0xc>
 8007356:	89a3      	ldrh	r3, [r4, #12]
 8007358:	059b      	lsls	r3, r3, #22
 800735a:	d4dd      	bmi.n	8007318 <_fflush_r+0xc>
 800735c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800735e:	f000 f908 	bl	8007572 <__retarget_lock_release_recursive>
 8007362:	e7d9      	b.n	8007318 <_fflush_r+0xc>
 8007364:	4b05      	ldr	r3, [pc, #20]	; (800737c <_fflush_r+0x70>)
 8007366:	429c      	cmp	r4, r3
 8007368:	d101      	bne.n	800736e <_fflush_r+0x62>
 800736a:	68ac      	ldr	r4, [r5, #8]
 800736c:	e7df      	b.n	800732e <_fflush_r+0x22>
 800736e:	4b04      	ldr	r3, [pc, #16]	; (8007380 <_fflush_r+0x74>)
 8007370:	429c      	cmp	r4, r3
 8007372:	bf08      	it	eq
 8007374:	68ec      	ldreq	r4, [r5, #12]
 8007376:	e7da      	b.n	800732e <_fflush_r+0x22>
 8007378:	080084ac 	.word	0x080084ac
 800737c:	080084cc 	.word	0x080084cc
 8007380:	0800848c 	.word	0x0800848c

08007384 <std>:
 8007384:	2300      	movs	r3, #0
 8007386:	b510      	push	{r4, lr}
 8007388:	4604      	mov	r4, r0
 800738a:	e9c0 3300 	strd	r3, r3, [r0]
 800738e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007392:	6083      	str	r3, [r0, #8]
 8007394:	8181      	strh	r1, [r0, #12]
 8007396:	6643      	str	r3, [r0, #100]	; 0x64
 8007398:	81c2      	strh	r2, [r0, #14]
 800739a:	6183      	str	r3, [r0, #24]
 800739c:	4619      	mov	r1, r3
 800739e:	2208      	movs	r2, #8
 80073a0:	305c      	adds	r0, #92	; 0x5c
 80073a2:	f7fd fd05 	bl	8004db0 <memset>
 80073a6:	4b05      	ldr	r3, [pc, #20]	; (80073bc <std+0x38>)
 80073a8:	6263      	str	r3, [r4, #36]	; 0x24
 80073aa:	4b05      	ldr	r3, [pc, #20]	; (80073c0 <std+0x3c>)
 80073ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80073ae:	4b05      	ldr	r3, [pc, #20]	; (80073c4 <std+0x40>)
 80073b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80073b2:	4b05      	ldr	r3, [pc, #20]	; (80073c8 <std+0x44>)
 80073b4:	6224      	str	r4, [r4, #32]
 80073b6:	6323      	str	r3, [r4, #48]	; 0x30
 80073b8:	bd10      	pop	{r4, pc}
 80073ba:	bf00      	nop
 80073bc:	080076c5 	.word	0x080076c5
 80073c0:	080076e7 	.word	0x080076e7
 80073c4:	0800771f 	.word	0x0800771f
 80073c8:	08007743 	.word	0x08007743

080073cc <_cleanup_r>:
 80073cc:	4901      	ldr	r1, [pc, #4]	; (80073d4 <_cleanup_r+0x8>)
 80073ce:	f000 b8af 	b.w	8007530 <_fwalk_reent>
 80073d2:	bf00      	nop
 80073d4:	0800730d 	.word	0x0800730d

080073d8 <__sfmoreglue>:
 80073d8:	b570      	push	{r4, r5, r6, lr}
 80073da:	1e4a      	subs	r2, r1, #1
 80073dc:	2568      	movs	r5, #104	; 0x68
 80073de:	4355      	muls	r5, r2
 80073e0:	460e      	mov	r6, r1
 80073e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80073e6:	f7fe fa23 	bl	8005830 <_malloc_r>
 80073ea:	4604      	mov	r4, r0
 80073ec:	b140      	cbz	r0, 8007400 <__sfmoreglue+0x28>
 80073ee:	2100      	movs	r1, #0
 80073f0:	e9c0 1600 	strd	r1, r6, [r0]
 80073f4:	300c      	adds	r0, #12
 80073f6:	60a0      	str	r0, [r4, #8]
 80073f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80073fc:	f7fd fcd8 	bl	8004db0 <memset>
 8007400:	4620      	mov	r0, r4
 8007402:	bd70      	pop	{r4, r5, r6, pc}

08007404 <__sfp_lock_acquire>:
 8007404:	4801      	ldr	r0, [pc, #4]	; (800740c <__sfp_lock_acquire+0x8>)
 8007406:	f000 b8b3 	b.w	8007570 <__retarget_lock_acquire_recursive>
 800740a:	bf00      	nop
 800740c:	200000e8 	.word	0x200000e8

08007410 <__sfp_lock_release>:
 8007410:	4801      	ldr	r0, [pc, #4]	; (8007418 <__sfp_lock_release+0x8>)
 8007412:	f000 b8ae 	b.w	8007572 <__retarget_lock_release_recursive>
 8007416:	bf00      	nop
 8007418:	200000e8 	.word	0x200000e8

0800741c <__sinit_lock_acquire>:
 800741c:	4801      	ldr	r0, [pc, #4]	; (8007424 <__sinit_lock_acquire+0x8>)
 800741e:	f000 b8a7 	b.w	8007570 <__retarget_lock_acquire_recursive>
 8007422:	bf00      	nop
 8007424:	200000e3 	.word	0x200000e3

08007428 <__sinit_lock_release>:
 8007428:	4801      	ldr	r0, [pc, #4]	; (8007430 <__sinit_lock_release+0x8>)
 800742a:	f000 b8a2 	b.w	8007572 <__retarget_lock_release_recursive>
 800742e:	bf00      	nop
 8007430:	200000e3 	.word	0x200000e3

08007434 <__sinit>:
 8007434:	b510      	push	{r4, lr}
 8007436:	4604      	mov	r4, r0
 8007438:	f7ff fff0 	bl	800741c <__sinit_lock_acquire>
 800743c:	69a3      	ldr	r3, [r4, #24]
 800743e:	b11b      	cbz	r3, 8007448 <__sinit+0x14>
 8007440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007444:	f7ff bff0 	b.w	8007428 <__sinit_lock_release>
 8007448:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800744c:	6523      	str	r3, [r4, #80]	; 0x50
 800744e:	4b13      	ldr	r3, [pc, #76]	; (800749c <__sinit+0x68>)
 8007450:	4a13      	ldr	r2, [pc, #76]	; (80074a0 <__sinit+0x6c>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	62a2      	str	r2, [r4, #40]	; 0x28
 8007456:	42a3      	cmp	r3, r4
 8007458:	bf04      	itt	eq
 800745a:	2301      	moveq	r3, #1
 800745c:	61a3      	streq	r3, [r4, #24]
 800745e:	4620      	mov	r0, r4
 8007460:	f000 f820 	bl	80074a4 <__sfp>
 8007464:	6060      	str	r0, [r4, #4]
 8007466:	4620      	mov	r0, r4
 8007468:	f000 f81c 	bl	80074a4 <__sfp>
 800746c:	60a0      	str	r0, [r4, #8]
 800746e:	4620      	mov	r0, r4
 8007470:	f000 f818 	bl	80074a4 <__sfp>
 8007474:	2200      	movs	r2, #0
 8007476:	60e0      	str	r0, [r4, #12]
 8007478:	2104      	movs	r1, #4
 800747a:	6860      	ldr	r0, [r4, #4]
 800747c:	f7ff ff82 	bl	8007384 <std>
 8007480:	68a0      	ldr	r0, [r4, #8]
 8007482:	2201      	movs	r2, #1
 8007484:	2109      	movs	r1, #9
 8007486:	f7ff ff7d 	bl	8007384 <std>
 800748a:	68e0      	ldr	r0, [r4, #12]
 800748c:	2202      	movs	r2, #2
 800748e:	2112      	movs	r1, #18
 8007490:	f7ff ff78 	bl	8007384 <std>
 8007494:	2301      	movs	r3, #1
 8007496:	61a3      	str	r3, [r4, #24]
 8007498:	e7d2      	b.n	8007440 <__sinit+0xc>
 800749a:	bf00      	nop
 800749c:	08008220 	.word	0x08008220
 80074a0:	080073cd 	.word	0x080073cd

080074a4 <__sfp>:
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	4607      	mov	r7, r0
 80074a8:	f7ff ffac 	bl	8007404 <__sfp_lock_acquire>
 80074ac:	4b1e      	ldr	r3, [pc, #120]	; (8007528 <__sfp+0x84>)
 80074ae:	681e      	ldr	r6, [r3, #0]
 80074b0:	69b3      	ldr	r3, [r6, #24]
 80074b2:	b913      	cbnz	r3, 80074ba <__sfp+0x16>
 80074b4:	4630      	mov	r0, r6
 80074b6:	f7ff ffbd 	bl	8007434 <__sinit>
 80074ba:	3648      	adds	r6, #72	; 0x48
 80074bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80074c0:	3b01      	subs	r3, #1
 80074c2:	d503      	bpl.n	80074cc <__sfp+0x28>
 80074c4:	6833      	ldr	r3, [r6, #0]
 80074c6:	b30b      	cbz	r3, 800750c <__sfp+0x68>
 80074c8:	6836      	ldr	r6, [r6, #0]
 80074ca:	e7f7      	b.n	80074bc <__sfp+0x18>
 80074cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80074d0:	b9d5      	cbnz	r5, 8007508 <__sfp+0x64>
 80074d2:	4b16      	ldr	r3, [pc, #88]	; (800752c <__sfp+0x88>)
 80074d4:	60e3      	str	r3, [r4, #12]
 80074d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80074da:	6665      	str	r5, [r4, #100]	; 0x64
 80074dc:	f000 f847 	bl	800756e <__retarget_lock_init_recursive>
 80074e0:	f7ff ff96 	bl	8007410 <__sfp_lock_release>
 80074e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80074e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80074ec:	6025      	str	r5, [r4, #0]
 80074ee:	61a5      	str	r5, [r4, #24]
 80074f0:	2208      	movs	r2, #8
 80074f2:	4629      	mov	r1, r5
 80074f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80074f8:	f7fd fc5a 	bl	8004db0 <memset>
 80074fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007500:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007504:	4620      	mov	r0, r4
 8007506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007508:	3468      	adds	r4, #104	; 0x68
 800750a:	e7d9      	b.n	80074c0 <__sfp+0x1c>
 800750c:	2104      	movs	r1, #4
 800750e:	4638      	mov	r0, r7
 8007510:	f7ff ff62 	bl	80073d8 <__sfmoreglue>
 8007514:	4604      	mov	r4, r0
 8007516:	6030      	str	r0, [r6, #0]
 8007518:	2800      	cmp	r0, #0
 800751a:	d1d5      	bne.n	80074c8 <__sfp+0x24>
 800751c:	f7ff ff78 	bl	8007410 <__sfp_lock_release>
 8007520:	230c      	movs	r3, #12
 8007522:	603b      	str	r3, [r7, #0]
 8007524:	e7ee      	b.n	8007504 <__sfp+0x60>
 8007526:	bf00      	nop
 8007528:	08008220 	.word	0x08008220
 800752c:	ffff0001 	.word	0xffff0001

08007530 <_fwalk_reent>:
 8007530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007534:	4606      	mov	r6, r0
 8007536:	4688      	mov	r8, r1
 8007538:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800753c:	2700      	movs	r7, #0
 800753e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007542:	f1b9 0901 	subs.w	r9, r9, #1
 8007546:	d505      	bpl.n	8007554 <_fwalk_reent+0x24>
 8007548:	6824      	ldr	r4, [r4, #0]
 800754a:	2c00      	cmp	r4, #0
 800754c:	d1f7      	bne.n	800753e <_fwalk_reent+0xe>
 800754e:	4638      	mov	r0, r7
 8007550:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007554:	89ab      	ldrh	r3, [r5, #12]
 8007556:	2b01      	cmp	r3, #1
 8007558:	d907      	bls.n	800756a <_fwalk_reent+0x3a>
 800755a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800755e:	3301      	adds	r3, #1
 8007560:	d003      	beq.n	800756a <_fwalk_reent+0x3a>
 8007562:	4629      	mov	r1, r5
 8007564:	4630      	mov	r0, r6
 8007566:	47c0      	blx	r8
 8007568:	4307      	orrs	r7, r0
 800756a:	3568      	adds	r5, #104	; 0x68
 800756c:	e7e9      	b.n	8007542 <_fwalk_reent+0x12>

0800756e <__retarget_lock_init_recursive>:
 800756e:	4770      	bx	lr

08007570 <__retarget_lock_acquire_recursive>:
 8007570:	4770      	bx	lr

08007572 <__retarget_lock_release_recursive>:
 8007572:	4770      	bx	lr

08007574 <__swhatbuf_r>:
 8007574:	b570      	push	{r4, r5, r6, lr}
 8007576:	460e      	mov	r6, r1
 8007578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800757c:	2900      	cmp	r1, #0
 800757e:	b096      	sub	sp, #88	; 0x58
 8007580:	4614      	mov	r4, r2
 8007582:	461d      	mov	r5, r3
 8007584:	da07      	bge.n	8007596 <__swhatbuf_r+0x22>
 8007586:	2300      	movs	r3, #0
 8007588:	602b      	str	r3, [r5, #0]
 800758a:	89b3      	ldrh	r3, [r6, #12]
 800758c:	061a      	lsls	r2, r3, #24
 800758e:	d410      	bmi.n	80075b2 <__swhatbuf_r+0x3e>
 8007590:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007594:	e00e      	b.n	80075b4 <__swhatbuf_r+0x40>
 8007596:	466a      	mov	r2, sp
 8007598:	f000 f8fa 	bl	8007790 <_fstat_r>
 800759c:	2800      	cmp	r0, #0
 800759e:	dbf2      	blt.n	8007586 <__swhatbuf_r+0x12>
 80075a0:	9a01      	ldr	r2, [sp, #4]
 80075a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80075a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80075aa:	425a      	negs	r2, r3
 80075ac:	415a      	adcs	r2, r3
 80075ae:	602a      	str	r2, [r5, #0]
 80075b0:	e7ee      	b.n	8007590 <__swhatbuf_r+0x1c>
 80075b2:	2340      	movs	r3, #64	; 0x40
 80075b4:	2000      	movs	r0, #0
 80075b6:	6023      	str	r3, [r4, #0]
 80075b8:	b016      	add	sp, #88	; 0x58
 80075ba:	bd70      	pop	{r4, r5, r6, pc}

080075bc <__smakebuf_r>:
 80075bc:	898b      	ldrh	r3, [r1, #12]
 80075be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80075c0:	079d      	lsls	r5, r3, #30
 80075c2:	4606      	mov	r6, r0
 80075c4:	460c      	mov	r4, r1
 80075c6:	d507      	bpl.n	80075d8 <__smakebuf_r+0x1c>
 80075c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80075cc:	6023      	str	r3, [r4, #0]
 80075ce:	6123      	str	r3, [r4, #16]
 80075d0:	2301      	movs	r3, #1
 80075d2:	6163      	str	r3, [r4, #20]
 80075d4:	b002      	add	sp, #8
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	ab01      	add	r3, sp, #4
 80075da:	466a      	mov	r2, sp
 80075dc:	f7ff ffca 	bl	8007574 <__swhatbuf_r>
 80075e0:	9900      	ldr	r1, [sp, #0]
 80075e2:	4605      	mov	r5, r0
 80075e4:	4630      	mov	r0, r6
 80075e6:	f7fe f923 	bl	8005830 <_malloc_r>
 80075ea:	b948      	cbnz	r0, 8007600 <__smakebuf_r+0x44>
 80075ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075f0:	059a      	lsls	r2, r3, #22
 80075f2:	d4ef      	bmi.n	80075d4 <__smakebuf_r+0x18>
 80075f4:	f023 0303 	bic.w	r3, r3, #3
 80075f8:	f043 0302 	orr.w	r3, r3, #2
 80075fc:	81a3      	strh	r3, [r4, #12]
 80075fe:	e7e3      	b.n	80075c8 <__smakebuf_r+0xc>
 8007600:	4b0d      	ldr	r3, [pc, #52]	; (8007638 <__smakebuf_r+0x7c>)
 8007602:	62b3      	str	r3, [r6, #40]	; 0x28
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	6020      	str	r0, [r4, #0]
 8007608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800760c:	81a3      	strh	r3, [r4, #12]
 800760e:	9b00      	ldr	r3, [sp, #0]
 8007610:	6163      	str	r3, [r4, #20]
 8007612:	9b01      	ldr	r3, [sp, #4]
 8007614:	6120      	str	r0, [r4, #16]
 8007616:	b15b      	cbz	r3, 8007630 <__smakebuf_r+0x74>
 8007618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800761c:	4630      	mov	r0, r6
 800761e:	f000 f8c9 	bl	80077b4 <_isatty_r>
 8007622:	b128      	cbz	r0, 8007630 <__smakebuf_r+0x74>
 8007624:	89a3      	ldrh	r3, [r4, #12]
 8007626:	f023 0303 	bic.w	r3, r3, #3
 800762a:	f043 0301 	orr.w	r3, r3, #1
 800762e:	81a3      	strh	r3, [r4, #12]
 8007630:	89a0      	ldrh	r0, [r4, #12]
 8007632:	4305      	orrs	r5, r0
 8007634:	81a5      	strh	r5, [r4, #12]
 8007636:	e7cd      	b.n	80075d4 <__smakebuf_r+0x18>
 8007638:	080073cd 	.word	0x080073cd

0800763c <_raise_r>:
 800763c:	291f      	cmp	r1, #31
 800763e:	b538      	push	{r3, r4, r5, lr}
 8007640:	4604      	mov	r4, r0
 8007642:	460d      	mov	r5, r1
 8007644:	d904      	bls.n	8007650 <_raise_r+0x14>
 8007646:	2316      	movs	r3, #22
 8007648:	6003      	str	r3, [r0, #0]
 800764a:	f04f 30ff 	mov.w	r0, #4294967295
 800764e:	bd38      	pop	{r3, r4, r5, pc}
 8007650:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007652:	b112      	cbz	r2, 800765a <_raise_r+0x1e>
 8007654:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007658:	b94b      	cbnz	r3, 800766e <_raise_r+0x32>
 800765a:	4620      	mov	r0, r4
 800765c:	f000 f830 	bl	80076c0 <_getpid_r>
 8007660:	462a      	mov	r2, r5
 8007662:	4601      	mov	r1, r0
 8007664:	4620      	mov	r0, r4
 8007666:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800766a:	f000 b817 	b.w	800769c <_kill_r>
 800766e:	2b01      	cmp	r3, #1
 8007670:	d00a      	beq.n	8007688 <_raise_r+0x4c>
 8007672:	1c59      	adds	r1, r3, #1
 8007674:	d103      	bne.n	800767e <_raise_r+0x42>
 8007676:	2316      	movs	r3, #22
 8007678:	6003      	str	r3, [r0, #0]
 800767a:	2001      	movs	r0, #1
 800767c:	e7e7      	b.n	800764e <_raise_r+0x12>
 800767e:	2400      	movs	r4, #0
 8007680:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007684:	4628      	mov	r0, r5
 8007686:	4798      	blx	r3
 8007688:	2000      	movs	r0, #0
 800768a:	e7e0      	b.n	800764e <_raise_r+0x12>

0800768c <raise>:
 800768c:	4b02      	ldr	r3, [pc, #8]	; (8007698 <raise+0xc>)
 800768e:	4601      	mov	r1, r0
 8007690:	6818      	ldr	r0, [r3, #0]
 8007692:	f7ff bfd3 	b.w	800763c <_raise_r>
 8007696:	bf00      	nop
 8007698:	20000008 	.word	0x20000008

0800769c <_kill_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	4d07      	ldr	r5, [pc, #28]	; (80076bc <_kill_r+0x20>)
 80076a0:	2300      	movs	r3, #0
 80076a2:	4604      	mov	r4, r0
 80076a4:	4608      	mov	r0, r1
 80076a6:	4611      	mov	r1, r2
 80076a8:	602b      	str	r3, [r5, #0]
 80076aa:	f7fb ffce 	bl	800364a <_kill>
 80076ae:	1c43      	adds	r3, r0, #1
 80076b0:	d102      	bne.n	80076b8 <_kill_r+0x1c>
 80076b2:	682b      	ldr	r3, [r5, #0]
 80076b4:	b103      	cbz	r3, 80076b8 <_kill_r+0x1c>
 80076b6:	6023      	str	r3, [r4, #0]
 80076b8:	bd38      	pop	{r3, r4, r5, pc}
 80076ba:	bf00      	nop
 80076bc:	200000dc 	.word	0x200000dc

080076c0 <_getpid_r>:
 80076c0:	f7fb bfbb 	b.w	800363a <_getpid>

080076c4 <__sread>:
 80076c4:	b510      	push	{r4, lr}
 80076c6:	460c      	mov	r4, r1
 80076c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076cc:	f000 f894 	bl	80077f8 <_read_r>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	bfab      	itete	ge
 80076d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80076d6:	89a3      	ldrhlt	r3, [r4, #12]
 80076d8:	181b      	addge	r3, r3, r0
 80076da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80076de:	bfac      	ite	ge
 80076e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80076e2:	81a3      	strhlt	r3, [r4, #12]
 80076e4:	bd10      	pop	{r4, pc}

080076e6 <__swrite>:
 80076e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076ea:	461f      	mov	r7, r3
 80076ec:	898b      	ldrh	r3, [r1, #12]
 80076ee:	05db      	lsls	r3, r3, #23
 80076f0:	4605      	mov	r5, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	4616      	mov	r6, r2
 80076f6:	d505      	bpl.n	8007704 <__swrite+0x1e>
 80076f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076fc:	2302      	movs	r3, #2
 80076fe:	2200      	movs	r2, #0
 8007700:	f000 f868 	bl	80077d4 <_lseek_r>
 8007704:	89a3      	ldrh	r3, [r4, #12]
 8007706:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800770a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800770e:	81a3      	strh	r3, [r4, #12]
 8007710:	4632      	mov	r2, r6
 8007712:	463b      	mov	r3, r7
 8007714:	4628      	mov	r0, r5
 8007716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800771a:	f000 b817 	b.w	800774c <_write_r>

0800771e <__sseek>:
 800771e:	b510      	push	{r4, lr}
 8007720:	460c      	mov	r4, r1
 8007722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007726:	f000 f855 	bl	80077d4 <_lseek_r>
 800772a:	1c43      	adds	r3, r0, #1
 800772c:	89a3      	ldrh	r3, [r4, #12]
 800772e:	bf15      	itete	ne
 8007730:	6560      	strne	r0, [r4, #84]	; 0x54
 8007732:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007736:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800773a:	81a3      	strheq	r3, [r4, #12]
 800773c:	bf18      	it	ne
 800773e:	81a3      	strhne	r3, [r4, #12]
 8007740:	bd10      	pop	{r4, pc}

08007742 <__sclose>:
 8007742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007746:	f000 b813 	b.w	8007770 <_close_r>
	...

0800774c <_write_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4d07      	ldr	r5, [pc, #28]	; (800776c <_write_r+0x20>)
 8007750:	4604      	mov	r4, r0
 8007752:	4608      	mov	r0, r1
 8007754:	4611      	mov	r1, r2
 8007756:	2200      	movs	r2, #0
 8007758:	602a      	str	r2, [r5, #0]
 800775a:	461a      	mov	r2, r3
 800775c:	f7fb ffac 	bl	80036b8 <_write>
 8007760:	1c43      	adds	r3, r0, #1
 8007762:	d102      	bne.n	800776a <_write_r+0x1e>
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	b103      	cbz	r3, 800776a <_write_r+0x1e>
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	bd38      	pop	{r3, r4, r5, pc}
 800776c:	200000dc 	.word	0x200000dc

08007770 <_close_r>:
 8007770:	b538      	push	{r3, r4, r5, lr}
 8007772:	4d06      	ldr	r5, [pc, #24]	; (800778c <_close_r+0x1c>)
 8007774:	2300      	movs	r3, #0
 8007776:	4604      	mov	r4, r0
 8007778:	4608      	mov	r0, r1
 800777a:	602b      	str	r3, [r5, #0]
 800777c:	f7fb ffb8 	bl	80036f0 <_close>
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	d102      	bne.n	800778a <_close_r+0x1a>
 8007784:	682b      	ldr	r3, [r5, #0]
 8007786:	b103      	cbz	r3, 800778a <_close_r+0x1a>
 8007788:	6023      	str	r3, [r4, #0]
 800778a:	bd38      	pop	{r3, r4, r5, pc}
 800778c:	200000dc 	.word	0x200000dc

08007790 <_fstat_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4d07      	ldr	r5, [pc, #28]	; (80077b0 <_fstat_r+0x20>)
 8007794:	2300      	movs	r3, #0
 8007796:	4604      	mov	r4, r0
 8007798:	4608      	mov	r0, r1
 800779a:	4611      	mov	r1, r2
 800779c:	602b      	str	r3, [r5, #0]
 800779e:	f7fb ffb3 	bl	8003708 <_fstat>
 80077a2:	1c43      	adds	r3, r0, #1
 80077a4:	d102      	bne.n	80077ac <_fstat_r+0x1c>
 80077a6:	682b      	ldr	r3, [r5, #0]
 80077a8:	b103      	cbz	r3, 80077ac <_fstat_r+0x1c>
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	bd38      	pop	{r3, r4, r5, pc}
 80077ae:	bf00      	nop
 80077b0:	200000dc 	.word	0x200000dc

080077b4 <_isatty_r>:
 80077b4:	b538      	push	{r3, r4, r5, lr}
 80077b6:	4d06      	ldr	r5, [pc, #24]	; (80077d0 <_isatty_r+0x1c>)
 80077b8:	2300      	movs	r3, #0
 80077ba:	4604      	mov	r4, r0
 80077bc:	4608      	mov	r0, r1
 80077be:	602b      	str	r3, [r5, #0]
 80077c0:	f7fb ffb2 	bl	8003728 <_isatty>
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	d102      	bne.n	80077ce <_isatty_r+0x1a>
 80077c8:	682b      	ldr	r3, [r5, #0]
 80077ca:	b103      	cbz	r3, 80077ce <_isatty_r+0x1a>
 80077cc:	6023      	str	r3, [r4, #0]
 80077ce:	bd38      	pop	{r3, r4, r5, pc}
 80077d0:	200000dc 	.word	0x200000dc

080077d4 <_lseek_r>:
 80077d4:	b538      	push	{r3, r4, r5, lr}
 80077d6:	4d07      	ldr	r5, [pc, #28]	; (80077f4 <_lseek_r+0x20>)
 80077d8:	4604      	mov	r4, r0
 80077da:	4608      	mov	r0, r1
 80077dc:	4611      	mov	r1, r2
 80077de:	2200      	movs	r2, #0
 80077e0:	602a      	str	r2, [r5, #0]
 80077e2:	461a      	mov	r2, r3
 80077e4:	f7fb ffab 	bl	800373e <_lseek>
 80077e8:	1c43      	adds	r3, r0, #1
 80077ea:	d102      	bne.n	80077f2 <_lseek_r+0x1e>
 80077ec:	682b      	ldr	r3, [r5, #0]
 80077ee:	b103      	cbz	r3, 80077f2 <_lseek_r+0x1e>
 80077f0:	6023      	str	r3, [r4, #0]
 80077f2:	bd38      	pop	{r3, r4, r5, pc}
 80077f4:	200000dc 	.word	0x200000dc

080077f8 <_read_r>:
 80077f8:	b538      	push	{r3, r4, r5, lr}
 80077fa:	4d07      	ldr	r5, [pc, #28]	; (8007818 <_read_r+0x20>)
 80077fc:	4604      	mov	r4, r0
 80077fe:	4608      	mov	r0, r1
 8007800:	4611      	mov	r1, r2
 8007802:	2200      	movs	r2, #0
 8007804:	602a      	str	r2, [r5, #0]
 8007806:	461a      	mov	r2, r3
 8007808:	f7fb ff39 	bl	800367e <_read>
 800780c:	1c43      	adds	r3, r0, #1
 800780e:	d102      	bne.n	8007816 <_read_r+0x1e>
 8007810:	682b      	ldr	r3, [r5, #0]
 8007812:	b103      	cbz	r3, 8007816 <_read_r+0x1e>
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	bd38      	pop	{r3, r4, r5, pc}
 8007818:	200000dc 	.word	0x200000dc
 800781c:	00000000 	.word	0x00000000

08007820 <floor>:
 8007820:	ec51 0b10 	vmov	r0, r1, d0
 8007824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007828:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800782c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007830:	2e13      	cmp	r6, #19
 8007832:	ee10 5a10 	vmov	r5, s0
 8007836:	ee10 8a10 	vmov	r8, s0
 800783a:	460c      	mov	r4, r1
 800783c:	dc32      	bgt.n	80078a4 <floor+0x84>
 800783e:	2e00      	cmp	r6, #0
 8007840:	da14      	bge.n	800786c <floor+0x4c>
 8007842:	a333      	add	r3, pc, #204	; (adr r3, 8007910 <floor+0xf0>)
 8007844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007848:	f7f8 fd20 	bl	800028c <__adddf3>
 800784c:	2200      	movs	r2, #0
 800784e:	2300      	movs	r3, #0
 8007850:	f7f9 f962 	bl	8000b18 <__aeabi_dcmpgt>
 8007854:	b138      	cbz	r0, 8007866 <floor+0x46>
 8007856:	2c00      	cmp	r4, #0
 8007858:	da57      	bge.n	800790a <floor+0xea>
 800785a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800785e:	431d      	orrs	r5, r3
 8007860:	d001      	beq.n	8007866 <floor+0x46>
 8007862:	4c2d      	ldr	r4, [pc, #180]	; (8007918 <floor+0xf8>)
 8007864:	2500      	movs	r5, #0
 8007866:	4621      	mov	r1, r4
 8007868:	4628      	mov	r0, r5
 800786a:	e025      	b.n	80078b8 <floor+0x98>
 800786c:	4f2b      	ldr	r7, [pc, #172]	; (800791c <floor+0xfc>)
 800786e:	4137      	asrs	r7, r6
 8007870:	ea01 0307 	and.w	r3, r1, r7
 8007874:	4303      	orrs	r3, r0
 8007876:	d01f      	beq.n	80078b8 <floor+0x98>
 8007878:	a325      	add	r3, pc, #148	; (adr r3, 8007910 <floor+0xf0>)
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	f7f8 fd05 	bl	800028c <__adddf3>
 8007882:	2200      	movs	r2, #0
 8007884:	2300      	movs	r3, #0
 8007886:	f7f9 f947 	bl	8000b18 <__aeabi_dcmpgt>
 800788a:	2800      	cmp	r0, #0
 800788c:	d0eb      	beq.n	8007866 <floor+0x46>
 800788e:	2c00      	cmp	r4, #0
 8007890:	bfbe      	ittt	lt
 8007892:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007896:	fa43 f606 	asrlt.w	r6, r3, r6
 800789a:	19a4      	addlt	r4, r4, r6
 800789c:	ea24 0407 	bic.w	r4, r4, r7
 80078a0:	2500      	movs	r5, #0
 80078a2:	e7e0      	b.n	8007866 <floor+0x46>
 80078a4:	2e33      	cmp	r6, #51	; 0x33
 80078a6:	dd0b      	ble.n	80078c0 <floor+0xa0>
 80078a8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80078ac:	d104      	bne.n	80078b8 <floor+0x98>
 80078ae:	ee10 2a10 	vmov	r2, s0
 80078b2:	460b      	mov	r3, r1
 80078b4:	f7f8 fcea 	bl	800028c <__adddf3>
 80078b8:	ec41 0b10 	vmov	d0, r0, r1
 80078bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80078c4:	f04f 33ff 	mov.w	r3, #4294967295
 80078c8:	fa23 f707 	lsr.w	r7, r3, r7
 80078cc:	4207      	tst	r7, r0
 80078ce:	d0f3      	beq.n	80078b8 <floor+0x98>
 80078d0:	a30f      	add	r3, pc, #60	; (adr r3, 8007910 <floor+0xf0>)
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f7f8 fcd9 	bl	800028c <__adddf3>
 80078da:	2200      	movs	r2, #0
 80078dc:	2300      	movs	r3, #0
 80078de:	f7f9 f91b 	bl	8000b18 <__aeabi_dcmpgt>
 80078e2:	2800      	cmp	r0, #0
 80078e4:	d0bf      	beq.n	8007866 <floor+0x46>
 80078e6:	2c00      	cmp	r4, #0
 80078e8:	da02      	bge.n	80078f0 <floor+0xd0>
 80078ea:	2e14      	cmp	r6, #20
 80078ec:	d103      	bne.n	80078f6 <floor+0xd6>
 80078ee:	3401      	adds	r4, #1
 80078f0:	ea25 0507 	bic.w	r5, r5, r7
 80078f4:	e7b7      	b.n	8007866 <floor+0x46>
 80078f6:	2301      	movs	r3, #1
 80078f8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80078fc:	fa03 f606 	lsl.w	r6, r3, r6
 8007900:	4435      	add	r5, r6
 8007902:	4545      	cmp	r5, r8
 8007904:	bf38      	it	cc
 8007906:	18e4      	addcc	r4, r4, r3
 8007908:	e7f2      	b.n	80078f0 <floor+0xd0>
 800790a:	2500      	movs	r5, #0
 800790c:	462c      	mov	r4, r5
 800790e:	e7aa      	b.n	8007866 <floor+0x46>
 8007910:	8800759c 	.word	0x8800759c
 8007914:	7e37e43c 	.word	0x7e37e43c
 8007918:	bff00000 	.word	0xbff00000
 800791c:	000fffff 	.word	0x000fffff

08007920 <powf>:
 8007920:	b508      	push	{r3, lr}
 8007922:	ed2d 8b04 	vpush	{d8-d9}
 8007926:	eeb0 9a40 	vmov.f32	s18, s0
 800792a:	eef0 8a60 	vmov.f32	s17, s1
 800792e:	f000 f88f 	bl	8007a50 <__ieee754_powf>
 8007932:	4b43      	ldr	r3, [pc, #268]	; (8007a40 <powf+0x120>)
 8007934:	f993 3000 	ldrsb.w	r3, [r3]
 8007938:	3301      	adds	r3, #1
 800793a:	eeb0 8a40 	vmov.f32	s16, s0
 800793e:	d012      	beq.n	8007966 <powf+0x46>
 8007940:	eef4 8a68 	vcmp.f32	s17, s17
 8007944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007948:	d60d      	bvs.n	8007966 <powf+0x46>
 800794a:	eeb4 9a49 	vcmp.f32	s18, s18
 800794e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007952:	d70d      	bvc.n	8007970 <powf+0x50>
 8007954:	eef5 8a40 	vcmp.f32	s17, #0.0
 8007958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800795c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007960:	bf08      	it	eq
 8007962:	eeb0 8a67 	vmoveq.f32	s16, s15
 8007966:	eeb0 0a48 	vmov.f32	s0, s16
 800796a:	ecbd 8b04 	vpop	{d8-d9}
 800796e:	bd08      	pop	{r3, pc}
 8007970:	eddf 9a34 	vldr	s19, [pc, #208]	; 8007a44 <powf+0x124>
 8007974:	eeb4 9a69 	vcmp.f32	s18, s19
 8007978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800797c:	d116      	bne.n	80079ac <powf+0x8c>
 800797e:	eef4 8a69 	vcmp.f32	s17, s19
 8007982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007986:	d057      	beq.n	8007a38 <powf+0x118>
 8007988:	eeb0 0a68 	vmov.f32	s0, s17
 800798c:	f000 fb2a 	bl	8007fe4 <finitef>
 8007990:	2800      	cmp	r0, #0
 8007992:	d0e8      	beq.n	8007966 <powf+0x46>
 8007994:	eef4 8ae9 	vcmpe.f32	s17, s19
 8007998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800799c:	d5e3      	bpl.n	8007966 <powf+0x46>
 800799e:	f7fd f9dd 	bl	8004d5c <__errno>
 80079a2:	2321      	movs	r3, #33	; 0x21
 80079a4:	6003      	str	r3, [r0, #0]
 80079a6:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8007a48 <powf+0x128>
 80079aa:	e7dc      	b.n	8007966 <powf+0x46>
 80079ac:	f000 fb1a 	bl	8007fe4 <finitef>
 80079b0:	bb50      	cbnz	r0, 8007a08 <powf+0xe8>
 80079b2:	eeb0 0a49 	vmov.f32	s0, s18
 80079b6:	f000 fb15 	bl	8007fe4 <finitef>
 80079ba:	b328      	cbz	r0, 8007a08 <powf+0xe8>
 80079bc:	eeb0 0a68 	vmov.f32	s0, s17
 80079c0:	f000 fb10 	bl	8007fe4 <finitef>
 80079c4:	b300      	cbz	r0, 8007a08 <powf+0xe8>
 80079c6:	eeb4 8a48 	vcmp.f32	s16, s16
 80079ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ce:	d706      	bvc.n	80079de <powf+0xbe>
 80079d0:	f7fd f9c4 	bl	8004d5c <__errno>
 80079d4:	2321      	movs	r3, #33	; 0x21
 80079d6:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80079da:	6003      	str	r3, [r0, #0]
 80079dc:	e7c3      	b.n	8007966 <powf+0x46>
 80079de:	f7fd f9bd 	bl	8004d5c <__errno>
 80079e2:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80079e6:	2322      	movs	r3, #34	; 0x22
 80079e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ec:	6003      	str	r3, [r0, #0]
 80079ee:	d508      	bpl.n	8007a02 <powf+0xe2>
 80079f0:	eeb0 0a68 	vmov.f32	s0, s17
 80079f4:	f000 fb0a 	bl	800800c <rintf>
 80079f8:	eeb4 0a68 	vcmp.f32	s0, s17
 80079fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a00:	d1d1      	bne.n	80079a6 <powf+0x86>
 8007a02:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8007a4c <powf+0x12c>
 8007a06:	e7ae      	b.n	8007966 <powf+0x46>
 8007a08:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a10:	d1a9      	bne.n	8007966 <powf+0x46>
 8007a12:	eeb0 0a49 	vmov.f32	s0, s18
 8007a16:	f000 fae5 	bl	8007fe4 <finitef>
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d0a3      	beq.n	8007966 <powf+0x46>
 8007a1e:	eeb0 0a68 	vmov.f32	s0, s17
 8007a22:	f000 fadf 	bl	8007fe4 <finitef>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d09d      	beq.n	8007966 <powf+0x46>
 8007a2a:	f7fd f997 	bl	8004d5c <__errno>
 8007a2e:	2322      	movs	r3, #34	; 0x22
 8007a30:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8007a44 <powf+0x124>
 8007a34:	6003      	str	r3, [r0, #0]
 8007a36:	e796      	b.n	8007966 <powf+0x46>
 8007a38:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007a3c:	e793      	b.n	8007966 <powf+0x46>
 8007a3e:	bf00      	nop
 8007a40:	2000006c 	.word	0x2000006c
 8007a44:	00000000 	.word	0x00000000
 8007a48:	ff800000 	.word	0xff800000
 8007a4c:	7f800000 	.word	0x7f800000

08007a50 <__ieee754_powf>:
 8007a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a54:	ee10 5a90 	vmov	r5, s1
 8007a58:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8007a5c:	ed2d 8b02 	vpush	{d8}
 8007a60:	eeb0 8a40 	vmov.f32	s16, s0
 8007a64:	eef0 8a60 	vmov.f32	s17, s1
 8007a68:	f000 8291 	beq.w	8007f8e <__ieee754_powf+0x53e>
 8007a6c:	ee10 8a10 	vmov	r8, s0
 8007a70:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8007a74:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007a78:	dc06      	bgt.n	8007a88 <__ieee754_powf+0x38>
 8007a7a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8007a7e:	dd0a      	ble.n	8007a96 <__ieee754_powf+0x46>
 8007a80:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007a84:	f000 8283 	beq.w	8007f8e <__ieee754_powf+0x53e>
 8007a88:	ecbd 8b02 	vpop	{d8}
 8007a8c:	48d8      	ldr	r0, [pc, #864]	; (8007df0 <__ieee754_powf+0x3a0>)
 8007a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a92:	f000 bab5 	b.w	8008000 <nanf>
 8007a96:	f1b8 0f00 	cmp.w	r8, #0
 8007a9a:	da1f      	bge.n	8007adc <__ieee754_powf+0x8c>
 8007a9c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8007aa0:	da2e      	bge.n	8007b00 <__ieee754_powf+0xb0>
 8007aa2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8007aa6:	f2c0 827b 	blt.w	8007fa0 <__ieee754_powf+0x550>
 8007aaa:	15fb      	asrs	r3, r7, #23
 8007aac:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8007ab0:	fa47 f603 	asr.w	r6, r7, r3
 8007ab4:	fa06 f303 	lsl.w	r3, r6, r3
 8007ab8:	42bb      	cmp	r3, r7
 8007aba:	f040 8271 	bne.w	8007fa0 <__ieee754_powf+0x550>
 8007abe:	f006 0601 	and.w	r6, r6, #1
 8007ac2:	f1c6 0602 	rsb	r6, r6, #2
 8007ac6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8007aca:	d120      	bne.n	8007b0e <__ieee754_powf+0xbe>
 8007acc:	2d00      	cmp	r5, #0
 8007ace:	f280 8264 	bge.w	8007f9a <__ieee754_powf+0x54a>
 8007ad2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007ad6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8007ada:	e00d      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007adc:	2600      	movs	r6, #0
 8007ade:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8007ae2:	d1f0      	bne.n	8007ac6 <__ieee754_powf+0x76>
 8007ae4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007ae8:	f000 8251 	beq.w	8007f8e <__ieee754_powf+0x53e>
 8007aec:	dd0a      	ble.n	8007b04 <__ieee754_powf+0xb4>
 8007aee:	2d00      	cmp	r5, #0
 8007af0:	f280 8250 	bge.w	8007f94 <__ieee754_powf+0x544>
 8007af4:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8007df4 <__ieee754_powf+0x3a4>
 8007af8:	ecbd 8b02 	vpop	{d8}
 8007afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b00:	2602      	movs	r6, #2
 8007b02:	e7ec      	b.n	8007ade <__ieee754_powf+0x8e>
 8007b04:	2d00      	cmp	r5, #0
 8007b06:	daf5      	bge.n	8007af4 <__ieee754_powf+0xa4>
 8007b08:	eeb1 0a68 	vneg.f32	s0, s17
 8007b0c:	e7f4      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007b0e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8007b12:	d102      	bne.n	8007b1a <__ieee754_powf+0xca>
 8007b14:	ee28 0a08 	vmul.f32	s0, s16, s16
 8007b18:	e7ee      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007b1a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8007b1e:	eeb0 0a48 	vmov.f32	s0, s16
 8007b22:	d108      	bne.n	8007b36 <__ieee754_powf+0xe6>
 8007b24:	f1b8 0f00 	cmp.w	r8, #0
 8007b28:	db05      	blt.n	8007b36 <__ieee754_powf+0xe6>
 8007b2a:	ecbd 8b02 	vpop	{d8}
 8007b2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b32:	f000 ba4d 	b.w	8007fd0 <__ieee754_sqrtf>
 8007b36:	f000 fa4e 	bl	8007fd6 <fabsf>
 8007b3a:	b124      	cbz	r4, 8007b46 <__ieee754_powf+0xf6>
 8007b3c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8007b40:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007b44:	d117      	bne.n	8007b76 <__ieee754_powf+0x126>
 8007b46:	2d00      	cmp	r5, #0
 8007b48:	bfbc      	itt	lt
 8007b4a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8007b4e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007b52:	f1b8 0f00 	cmp.w	r8, #0
 8007b56:	dacf      	bge.n	8007af8 <__ieee754_powf+0xa8>
 8007b58:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8007b5c:	ea54 0306 	orrs.w	r3, r4, r6
 8007b60:	d104      	bne.n	8007b6c <__ieee754_powf+0x11c>
 8007b62:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007b66:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007b6a:	e7c5      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007b6c:	2e01      	cmp	r6, #1
 8007b6e:	d1c3      	bne.n	8007af8 <__ieee754_powf+0xa8>
 8007b70:	eeb1 0a40 	vneg.f32	s0, s0
 8007b74:	e7c0      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007b76:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8007b7a:	3801      	subs	r0, #1
 8007b7c:	ea56 0300 	orrs.w	r3, r6, r0
 8007b80:	d104      	bne.n	8007b8c <__ieee754_powf+0x13c>
 8007b82:	ee38 8a48 	vsub.f32	s16, s16, s16
 8007b86:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8007b8a:	e7b5      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007b8c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8007b90:	dd6b      	ble.n	8007c6a <__ieee754_powf+0x21a>
 8007b92:	4b99      	ldr	r3, [pc, #612]	; (8007df8 <__ieee754_powf+0x3a8>)
 8007b94:	429c      	cmp	r4, r3
 8007b96:	dc06      	bgt.n	8007ba6 <__ieee754_powf+0x156>
 8007b98:	2d00      	cmp	r5, #0
 8007b9a:	daab      	bge.n	8007af4 <__ieee754_powf+0xa4>
 8007b9c:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8007dfc <__ieee754_powf+0x3ac>
 8007ba0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007ba4:	e7a8      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007ba6:	4b96      	ldr	r3, [pc, #600]	; (8007e00 <__ieee754_powf+0x3b0>)
 8007ba8:	429c      	cmp	r4, r3
 8007baa:	dd02      	ble.n	8007bb2 <__ieee754_powf+0x162>
 8007bac:	2d00      	cmp	r5, #0
 8007bae:	dcf5      	bgt.n	8007b9c <__ieee754_powf+0x14c>
 8007bb0:	e7a0      	b.n	8007af4 <__ieee754_powf+0xa4>
 8007bb2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007bb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007bba:	eddf 6a92 	vldr	s13, [pc, #584]	; 8007e04 <__ieee754_powf+0x3b4>
 8007bbe:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8007bc2:	eee0 6a67 	vfms.f32	s13, s0, s15
 8007bc6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007bca:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8007bce:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bd6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8007e08 <__ieee754_powf+0x3b8>
 8007bda:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8007bde:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8007e0c <__ieee754_powf+0x3bc>
 8007be2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007be6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8007e10 <__ieee754_powf+0x3c0>
 8007bea:	eef0 6a67 	vmov.f32	s13, s15
 8007bee:	eee0 6a07 	vfma.f32	s13, s0, s14
 8007bf2:	ee16 3a90 	vmov	r3, s13
 8007bf6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007bfa:	f023 030f 	bic.w	r3, r3, #15
 8007bfe:	ee00 3a90 	vmov	s1, r3
 8007c02:	eee0 0a47 	vfms.f32	s1, s0, s14
 8007c06:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007c0a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8007c0e:	f025 050f 	bic.w	r5, r5, #15
 8007c12:	ee07 5a10 	vmov	s14, r5
 8007c16:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8007c1a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8007c1e:	ee07 3a90 	vmov	s15, r3
 8007c22:	eee7 0a27 	vfma.f32	s1, s14, s15
 8007c26:	3e01      	subs	r6, #1
 8007c28:	ea56 0200 	orrs.w	r2, r6, r0
 8007c2c:	ee07 5a10 	vmov	s14, r5
 8007c30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c34:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007c38:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8007c3c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8007c40:	ee17 4a10 	vmov	r4, s14
 8007c44:	bf08      	it	eq
 8007c46:	eeb0 8a40 	vmoveq.f32	s16, s0
 8007c4a:	2c00      	cmp	r4, #0
 8007c4c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007c50:	f340 8184 	ble.w	8007f5c <__ieee754_powf+0x50c>
 8007c54:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8007c58:	f340 80fc 	ble.w	8007e54 <__ieee754_powf+0x404>
 8007c5c:	eddf 7a67 	vldr	s15, [pc, #412]	; 8007dfc <__ieee754_powf+0x3ac>
 8007c60:	ee28 0a27 	vmul.f32	s0, s16, s15
 8007c64:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007c68:	e746      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007c6a:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8007c6e:	bf01      	itttt	eq
 8007c70:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8007e14 <__ieee754_powf+0x3c4>
 8007c74:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8007c78:	f06f 0217 	mvneq.w	r2, #23
 8007c7c:	ee17 4a90 	vmoveq	r4, s15
 8007c80:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8007c84:	bf18      	it	ne
 8007c86:	2200      	movne	r2, #0
 8007c88:	3b7f      	subs	r3, #127	; 0x7f
 8007c8a:	4413      	add	r3, r2
 8007c8c:	4a62      	ldr	r2, [pc, #392]	; (8007e18 <__ieee754_powf+0x3c8>)
 8007c8e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8007c92:	4294      	cmp	r4, r2
 8007c94:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8007c98:	dd06      	ble.n	8007ca8 <__ieee754_powf+0x258>
 8007c9a:	4a60      	ldr	r2, [pc, #384]	; (8007e1c <__ieee754_powf+0x3cc>)
 8007c9c:	4294      	cmp	r4, r2
 8007c9e:	f340 80a4 	ble.w	8007dea <__ieee754_powf+0x39a>
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8007ca8:	2400      	movs	r4, #0
 8007caa:	4a5d      	ldr	r2, [pc, #372]	; (8007e20 <__ieee754_powf+0x3d0>)
 8007cac:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007cb0:	ee07 1a90 	vmov	s15, r1
 8007cb4:	ed92 7a00 	vldr	s14, [r2]
 8007cb8:	4a5a      	ldr	r2, [pc, #360]	; (8007e24 <__ieee754_powf+0x3d4>)
 8007cba:	ee37 6a27 	vadd.f32	s12, s14, s15
 8007cbe:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007cc2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8007cc6:	1049      	asrs	r1, r1, #1
 8007cc8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8007ccc:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8007cd0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8007cd4:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8007cd8:	ee06 1a10 	vmov	s12, r1
 8007cdc:	ee65 4a26 	vmul.f32	s9, s10, s13
 8007ce0:	ee36 7a47 	vsub.f32	s14, s12, s14
 8007ce4:	ee14 7a90 	vmov	r7, s9
 8007ce8:	4017      	ands	r7, r2
 8007cea:	ee05 7a90 	vmov	s11, r7
 8007cee:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8007cf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007cf6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8007e28 <__ieee754_powf+0x3d8>
 8007cfa:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8007cfe:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8007d02:	ee25 6a26 	vmul.f32	s12, s10, s13
 8007d06:	eddf 6a49 	vldr	s13, [pc, #292]	; 8007e2c <__ieee754_powf+0x3dc>
 8007d0a:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007d0e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007e30 <__ieee754_powf+0x3e0>
 8007d12:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007d16:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8007e04 <__ieee754_powf+0x3b4>
 8007d1a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d1e:	eddf 6a45 	vldr	s13, [pc, #276]	; 8007e34 <__ieee754_powf+0x3e4>
 8007d22:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007d26:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8007e38 <__ieee754_powf+0x3e8>
 8007d2a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d2e:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8007d32:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8007d36:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007d3a:	eee5 6a07 	vfma.f32	s13, s10, s14
 8007d3e:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8007d42:	eef0 7a45 	vmov.f32	s15, s10
 8007d46:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8007d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d4e:	ee17 1a90 	vmov	r1, s15
 8007d52:	4011      	ands	r1, r2
 8007d54:	ee07 1a90 	vmov	s15, r1
 8007d58:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8007d5c:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8007d60:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007d64:	ee27 7a24 	vmul.f32	s14, s14, s9
 8007d68:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007d6c:	eeb0 6a47 	vmov.f32	s12, s14
 8007d70:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8007d74:	ee16 1a10 	vmov	r1, s12
 8007d78:	4011      	ands	r1, r2
 8007d7a:	ee06 1a90 	vmov	s13, r1
 8007d7e:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8007d82:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8007e3c <__ieee754_powf+0x3ec>
 8007d86:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007e40 <__ieee754_powf+0x3f0>
 8007d8a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007d8e:	ee06 1a10 	vmov	s12, r1
 8007d92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007d96:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007e44 <__ieee754_powf+0x3f4>
 8007d9a:	492b      	ldr	r1, [pc, #172]	; (8007e48 <__ieee754_powf+0x3f8>)
 8007d9c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007da0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007da4:	edd1 7a00 	vldr	s15, [r1]
 8007da8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007dac:	ee07 3a90 	vmov	s15, r3
 8007db0:	4b26      	ldr	r3, [pc, #152]	; (8007e4c <__ieee754_powf+0x3fc>)
 8007db2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007db6:	eef0 7a47 	vmov.f32	s15, s14
 8007dba:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007dbe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007dc2:	edd4 0a00 	vldr	s1, [r4]
 8007dc6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dce:	ee17 3a90 	vmov	r3, s15
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	ee07 3a90 	vmov	s15, r3
 8007dd8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8007ddc:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8007de0:	eee6 6a65 	vfms.f32	s13, s12, s11
 8007de4:	ee77 7a66 	vsub.f32	s15, s14, s13
 8007de8:	e70f      	b.n	8007c0a <__ieee754_powf+0x1ba>
 8007dea:	2401      	movs	r4, #1
 8007dec:	e75d      	b.n	8007caa <__ieee754_powf+0x25a>
 8007dee:	bf00      	nop
 8007df0:	0800841a 	.word	0x0800841a
 8007df4:	00000000 	.word	0x00000000
 8007df8:	3f7ffff7 	.word	0x3f7ffff7
 8007dfc:	7149f2ca 	.word	0x7149f2ca
 8007e00:	3f800007 	.word	0x3f800007
 8007e04:	3eaaaaab 	.word	0x3eaaaaab
 8007e08:	3fb8aa3b 	.word	0x3fb8aa3b
 8007e0c:	36eca570 	.word	0x36eca570
 8007e10:	3fb8aa00 	.word	0x3fb8aa00
 8007e14:	4b800000 	.word	0x4b800000
 8007e18:	001cc471 	.word	0x001cc471
 8007e1c:	005db3d6 	.word	0x005db3d6
 8007e20:	080084ec 	.word	0x080084ec
 8007e24:	fffff000 	.word	0xfffff000
 8007e28:	3e6c3255 	.word	0x3e6c3255
 8007e2c:	3e53f142 	.word	0x3e53f142
 8007e30:	3e8ba305 	.word	0x3e8ba305
 8007e34:	3edb6db7 	.word	0x3edb6db7
 8007e38:	3f19999a 	.word	0x3f19999a
 8007e3c:	3f76384f 	.word	0x3f76384f
 8007e40:	3f763800 	.word	0x3f763800
 8007e44:	369dc3a0 	.word	0x369dc3a0
 8007e48:	080084fc 	.word	0x080084fc
 8007e4c:	080084f4 	.word	0x080084f4
 8007e50:	3338aa3c 	.word	0x3338aa3c
 8007e54:	f040 8092 	bne.w	8007f7c <__ieee754_powf+0x52c>
 8007e58:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8007e50 <__ieee754_powf+0x400>
 8007e5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007e60:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007e64:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e6c:	f73f aef6 	bgt.w	8007c5c <__ieee754_powf+0x20c>
 8007e70:	15db      	asrs	r3, r3, #23
 8007e72:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8007e76:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007e7a:	4103      	asrs	r3, r0
 8007e7c:	4423      	add	r3, r4
 8007e7e:	4949      	ldr	r1, [pc, #292]	; (8007fa4 <__ieee754_powf+0x554>)
 8007e80:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007e84:	3a7f      	subs	r2, #127	; 0x7f
 8007e86:	4111      	asrs	r1, r2
 8007e88:	ea23 0101 	bic.w	r1, r3, r1
 8007e8c:	ee07 1a10 	vmov	s14, r1
 8007e90:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8007e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007e98:	f1c2 0217 	rsb	r2, r2, #23
 8007e9c:	4110      	asrs	r0, r2
 8007e9e:	2c00      	cmp	r4, #0
 8007ea0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ea4:	bfb8      	it	lt
 8007ea6:	4240      	neglt	r0, r0
 8007ea8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8007eac:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8007fa8 <__ieee754_powf+0x558>
 8007eb0:	ee17 3a10 	vmov	r3, s14
 8007eb4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007eb8:	f023 030f 	bic.w	r3, r3, #15
 8007ebc:	ee07 3a10 	vmov	s14, r3
 8007ec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ec4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8007ec8:	eddf 7a38 	vldr	s15, [pc, #224]	; 8007fac <__ieee754_powf+0x55c>
 8007ecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8007ed4:	eddf 6a36 	vldr	s13, [pc, #216]	; 8007fb0 <__ieee754_powf+0x560>
 8007ed8:	eeb0 0a67 	vmov.f32	s0, s15
 8007edc:	eea7 0a26 	vfma.f32	s0, s14, s13
 8007ee0:	eeb0 6a40 	vmov.f32	s12, s0
 8007ee4:	eea7 6a66 	vfms.f32	s12, s14, s13
 8007ee8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007eec:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007ef0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8007fb4 <__ieee754_powf+0x564>
 8007ef4:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8007fb8 <__ieee754_powf+0x568>
 8007ef8:	eea7 6a26 	vfma.f32	s12, s14, s13
 8007efc:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8007fbc <__ieee754_powf+0x56c>
 8007f00:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007f04:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8007fc0 <__ieee754_powf+0x570>
 8007f08:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007f0c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8007fc4 <__ieee754_powf+0x574>
 8007f10:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007f14:	eeb0 6a40 	vmov.f32	s12, s0
 8007f18:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007f1c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007f20:	eeb0 7a46 	vmov.f32	s14, s12
 8007f24:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007f28:	ee20 6a06 	vmul.f32	s12, s0, s12
 8007f2c:	eee0 7a27 	vfma.f32	s15, s0, s15
 8007f30:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007f34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f38:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007f3c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007f40:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007f44:	ee10 3a10 	vmov	r3, s0
 8007f48:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007f4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007f50:	da1a      	bge.n	8007f88 <__ieee754_powf+0x538>
 8007f52:	f000 f8b7 	bl	80080c4 <scalbnf>
 8007f56:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007f5a:	e5cd      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007f5c:	4a1a      	ldr	r2, [pc, #104]	; (8007fc8 <__ieee754_powf+0x578>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	dd02      	ble.n	8007f68 <__ieee754_powf+0x518>
 8007f62:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8007fcc <__ieee754_powf+0x57c>
 8007f66:	e67b      	b.n	8007c60 <__ieee754_powf+0x210>
 8007f68:	d108      	bne.n	8007f7c <__ieee754_powf+0x52c>
 8007f6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007f6e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f76:	f6ff af7b 	blt.w	8007e70 <__ieee754_powf+0x420>
 8007f7a:	e7f2      	b.n	8007f62 <__ieee754_powf+0x512>
 8007f7c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8007f80:	f73f af76 	bgt.w	8007e70 <__ieee754_powf+0x420>
 8007f84:	2000      	movs	r0, #0
 8007f86:	e78f      	b.n	8007ea8 <__ieee754_powf+0x458>
 8007f88:	ee00 3a10 	vmov	s0, r3
 8007f8c:	e7e3      	b.n	8007f56 <__ieee754_powf+0x506>
 8007f8e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007f92:	e5b1      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007f94:	eeb0 0a68 	vmov.f32	s0, s17
 8007f98:	e5ae      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007f9a:	eeb0 0a48 	vmov.f32	s0, s16
 8007f9e:	e5ab      	b.n	8007af8 <__ieee754_powf+0xa8>
 8007fa0:	2600      	movs	r6, #0
 8007fa2:	e590      	b.n	8007ac6 <__ieee754_powf+0x76>
 8007fa4:	007fffff 	.word	0x007fffff
 8007fa8:	3f317218 	.word	0x3f317218
 8007fac:	35bfbe8c 	.word	0x35bfbe8c
 8007fb0:	3f317200 	.word	0x3f317200
 8007fb4:	3331bb4c 	.word	0x3331bb4c
 8007fb8:	b5ddea0e 	.word	0xb5ddea0e
 8007fbc:	388ab355 	.word	0x388ab355
 8007fc0:	bb360b61 	.word	0xbb360b61
 8007fc4:	3e2aaaab 	.word	0x3e2aaaab
 8007fc8:	43160000 	.word	0x43160000
 8007fcc:	0da24260 	.word	0x0da24260

08007fd0 <__ieee754_sqrtf>:
 8007fd0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007fd4:	4770      	bx	lr

08007fd6 <fabsf>:
 8007fd6:	ee10 3a10 	vmov	r3, s0
 8007fda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007fde:	ee00 3a10 	vmov	s0, r3
 8007fe2:	4770      	bx	lr

08007fe4 <finitef>:
 8007fe4:	b082      	sub	sp, #8
 8007fe6:	ed8d 0a01 	vstr	s0, [sp, #4]
 8007fea:	9801      	ldr	r0, [sp, #4]
 8007fec:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007ff0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8007ff4:	bfac      	ite	ge
 8007ff6:	2000      	movge	r0, #0
 8007ff8:	2001      	movlt	r0, #1
 8007ffa:	b002      	add	sp, #8
 8007ffc:	4770      	bx	lr
	...

08008000 <nanf>:
 8008000:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008008 <nanf+0x8>
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	7fc00000 	.word	0x7fc00000

0800800c <rintf>:
 800800c:	ee10 2a10 	vmov	r2, s0
 8008010:	b513      	push	{r0, r1, r4, lr}
 8008012:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008016:	397f      	subs	r1, #127	; 0x7f
 8008018:	2916      	cmp	r1, #22
 800801a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800801e:	dc47      	bgt.n	80080b0 <rintf+0xa4>
 8008020:	b32b      	cbz	r3, 800806e <rintf+0x62>
 8008022:	2900      	cmp	r1, #0
 8008024:	ee10 3a10 	vmov	r3, s0
 8008028:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 800802c:	da21      	bge.n	8008072 <rintf+0x66>
 800802e:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8008032:	425b      	negs	r3, r3
 8008034:	4921      	ldr	r1, [pc, #132]	; (80080bc <rintf+0xb0>)
 8008036:	0a5b      	lsrs	r3, r3, #9
 8008038:	0d12      	lsrs	r2, r2, #20
 800803a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800803e:	0512      	lsls	r2, r2, #20
 8008040:	4313      	orrs	r3, r2
 8008042:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8008046:	ee07 3a90 	vmov	s15, r3
 800804a:	edd1 6a00 	vldr	s13, [r1]
 800804e:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8008052:	ed8d 7a01 	vstr	s14, [sp, #4]
 8008056:	eddd 7a01 	vldr	s15, [sp, #4]
 800805a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800805e:	ee17 3a90 	vmov	r3, s15
 8008062:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008066:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800806a:	ee00 3a10 	vmov	s0, r3
 800806e:	b002      	add	sp, #8
 8008070:	bd10      	pop	{r4, pc}
 8008072:	4a13      	ldr	r2, [pc, #76]	; (80080c0 <rintf+0xb4>)
 8008074:	410a      	asrs	r2, r1
 8008076:	4213      	tst	r3, r2
 8008078:	d0f9      	beq.n	800806e <rintf+0x62>
 800807a:	0854      	lsrs	r4, r2, #1
 800807c:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8008080:	d006      	beq.n	8008090 <rintf+0x84>
 8008082:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008086:	ea23 0304 	bic.w	r3, r3, r4
 800808a:	fa42 f101 	asr.w	r1, r2, r1
 800808e:	430b      	orrs	r3, r1
 8008090:	4a0a      	ldr	r2, [pc, #40]	; (80080bc <rintf+0xb0>)
 8008092:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8008096:	ed90 7a00 	vldr	s14, [r0]
 800809a:	ee07 3a90 	vmov	s15, r3
 800809e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080a2:	edcd 7a01 	vstr	s15, [sp, #4]
 80080a6:	ed9d 0a01 	vldr	s0, [sp, #4]
 80080aa:	ee30 0a47 	vsub.f32	s0, s0, s14
 80080ae:	e7de      	b.n	800806e <rintf+0x62>
 80080b0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80080b4:	d3db      	bcc.n	800806e <rintf+0x62>
 80080b6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80080ba:	e7d8      	b.n	800806e <rintf+0x62>
 80080bc:	08008504 	.word	0x08008504
 80080c0:	007fffff 	.word	0x007fffff

080080c4 <scalbnf>:
 80080c4:	ee10 3a10 	vmov	r3, s0
 80080c8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80080cc:	d025      	beq.n	800811a <scalbnf+0x56>
 80080ce:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80080d2:	d302      	bcc.n	80080da <scalbnf+0x16>
 80080d4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80080d8:	4770      	bx	lr
 80080da:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80080de:	d122      	bne.n	8008126 <scalbnf+0x62>
 80080e0:	4b2a      	ldr	r3, [pc, #168]	; (800818c <scalbnf+0xc8>)
 80080e2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8008190 <scalbnf+0xcc>
 80080e6:	4298      	cmp	r0, r3
 80080e8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80080ec:	db16      	blt.n	800811c <scalbnf+0x58>
 80080ee:	ee10 3a10 	vmov	r3, s0
 80080f2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80080f6:	3a19      	subs	r2, #25
 80080f8:	4402      	add	r2, r0
 80080fa:	2afe      	cmp	r2, #254	; 0xfe
 80080fc:	dd15      	ble.n	800812a <scalbnf+0x66>
 80080fe:	ee10 3a10 	vmov	r3, s0
 8008102:	eddf 7a24 	vldr	s15, [pc, #144]	; 8008194 <scalbnf+0xd0>
 8008106:	eddf 6a24 	vldr	s13, [pc, #144]	; 8008198 <scalbnf+0xd4>
 800810a:	2b00      	cmp	r3, #0
 800810c:	eeb0 7a67 	vmov.f32	s14, s15
 8008110:	bfb8      	it	lt
 8008112:	eef0 7a66 	vmovlt.f32	s15, s13
 8008116:	ee27 0a27 	vmul.f32	s0, s14, s15
 800811a:	4770      	bx	lr
 800811c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800819c <scalbnf+0xd8>
 8008120:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008124:	4770      	bx	lr
 8008126:	0dd2      	lsrs	r2, r2, #23
 8008128:	e7e6      	b.n	80080f8 <scalbnf+0x34>
 800812a:	2a00      	cmp	r2, #0
 800812c:	dd06      	ble.n	800813c <scalbnf+0x78>
 800812e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008132:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008136:	ee00 3a10 	vmov	s0, r3
 800813a:	4770      	bx	lr
 800813c:	f112 0f16 	cmn.w	r2, #22
 8008140:	da1a      	bge.n	8008178 <scalbnf+0xb4>
 8008142:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008146:	4298      	cmp	r0, r3
 8008148:	ee10 3a10 	vmov	r3, s0
 800814c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008150:	dd0a      	ble.n	8008168 <scalbnf+0xa4>
 8008152:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8008194 <scalbnf+0xd0>
 8008156:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008198 <scalbnf+0xd4>
 800815a:	eef0 7a40 	vmov.f32	s15, s0
 800815e:	2b00      	cmp	r3, #0
 8008160:	bf18      	it	ne
 8008162:	eeb0 0a47 	vmovne.f32	s0, s14
 8008166:	e7db      	b.n	8008120 <scalbnf+0x5c>
 8008168:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800819c <scalbnf+0xd8>
 800816c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80081a0 <scalbnf+0xdc>
 8008170:	eef0 7a40 	vmov.f32	s15, s0
 8008174:	2b00      	cmp	r3, #0
 8008176:	e7f3      	b.n	8008160 <scalbnf+0x9c>
 8008178:	3219      	adds	r2, #25
 800817a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800817e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008182:	eddf 7a08 	vldr	s15, [pc, #32]	; 80081a4 <scalbnf+0xe0>
 8008186:	ee07 3a10 	vmov	s14, r3
 800818a:	e7c4      	b.n	8008116 <scalbnf+0x52>
 800818c:	ffff3cb0 	.word	0xffff3cb0
 8008190:	4c000000 	.word	0x4c000000
 8008194:	7149f2ca 	.word	0x7149f2ca
 8008198:	f149f2ca 	.word	0xf149f2ca
 800819c:	0da24260 	.word	0x0da24260
 80081a0:	8da24260 	.word	0x8da24260
 80081a4:	33000000 	.word	0x33000000

080081a8 <_init>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	bf00      	nop
 80081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ae:	bc08      	pop	{r3}
 80081b0:	469e      	mov	lr, r3
 80081b2:	4770      	bx	lr

080081b4 <_fini>:
 80081b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081b6:	bf00      	nop
 80081b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ba:	bc08      	pop	{r3}
 80081bc:	469e      	mov	lr, r3
 80081be:	4770      	bx	lr
