// Seed: 190488275
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    output tri id_10,
    input wire id_11,
    input wand id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15
);
  logic id_17 = id_7;
  assign module_1.id_1 = 0;
  parameter id_18 = -1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4
);
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2
  );
endmodule
