
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.77

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_imm.internal_data[5]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _301_/A (INV_X1)
    44   78.26    0.18    0.19    3.19 ^ _301_/ZN (INV_X1)
                                         _000_ (net)
                  0.18    0.00    3.19 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.19   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.41    0.41   library removal time
                                  0.41   data required time
-----------------------------------------------------------------------------
                                  0.41   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: stage_is_and.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_and.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_is_and.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
     2    1.55    0.01    0.08    0.08 v stage_is_and.internal_data[1]$_DFFE_PP0P_/Q (DFFR_X1)
                                         is_and_exe (net)
                  0.01    0.00    0.08 v _332_/A (INV_X1)
     1    1.57    0.01    0.01    0.10 ^ _332_/ZN (INV_X1)
                                         _093_ (net)
                  0.01    0.00    0.10 ^ _351_/A3 (OAI33_X1)
     1    1.05    0.00    0.01    0.11 v _351_/ZN (OAI33_X1)
                                         _007_ (net)
                  0.00    0.00    0.11 v stage_is_and.internal_data[1]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_is_and.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_imm.internal_data[5]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _301_/A (INV_X1)
    44   78.26    0.18    0.19    3.19 ^ _301_/ZN (INV_X1)
                                         _000_ (net)
                  0.18    0.00    3.19 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.19   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.02   15.02   library recovery time
                                 15.02   data required time
-----------------------------------------------------------------------------
                                 15.02   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                 11.82   slack (MET)


Startpoint: instruction_id[28] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     6   11.50    0.00    0.00    3.00 v instruction_id[28] (in)
                                         instruction_id[28] (net)
                  0.00    0.00    3.00 v _292_/A2 (OR2_X4)
     6   10.76    0.01    0.04    3.04 v _292_/ZN (OR2_X4)
                                         _061_ (net)
                  0.01    0.00    3.04 v _293_/A3 (OR3_X4)
     4    6.56    0.01    0.07    3.12 v _293_/ZN (OR3_X4)
                                         _062_ (net)
                  0.01    0.00    3.12 v _298_/A1 (OR2_X4)
     2    8.66    0.01    0.04    3.16 v _298_/ZN (OR2_X4)
                                         _067_ (net)
                  0.01    0.00    3.16 v _300_/A3 (NOR4_X4)
     2    1.66    0.03    0.06    3.23 ^ _300_/ZN (NOR4_X4)
                                         int_rf_wr_en_id (net)
                  0.03    0.00    3.23 ^ int_rf_wr_en_id (out)
                                  3.23   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_imm.internal_data[5]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _301_/A (INV_X1)
    44   78.26    0.18    0.19    3.19 ^ _301_/ZN (INV_X1)
                                         _000_ (net)
                  0.18    0.00    3.19 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.19   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.02   15.02   library recovery time
                                 15.02   data required time
-----------------------------------------------------------------------------
                                 15.02   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                 11.82   slack (MET)


Startpoint: instruction_id[28] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     6   11.50    0.00    0.00    3.00 v instruction_id[28] (in)
                                         instruction_id[28] (net)
                  0.00    0.00    3.00 v _292_/A2 (OR2_X4)
     6   10.76    0.01    0.04    3.04 v _292_/ZN (OR2_X4)
                                         _061_ (net)
                  0.01    0.00    3.04 v _293_/A3 (OR3_X4)
     4    6.56    0.01    0.07    3.12 v _293_/ZN (OR3_X4)
                                         _062_ (net)
                  0.01    0.00    3.12 v _298_/A1 (OR2_X4)
     2    8.66    0.01    0.04    3.16 v _298_/ZN (OR2_X4)
                                         _067_ (net)
                  0.01    0.00    3.16 v _300_/A3 (NOR4_X4)
     2    1.66    0.03    0.06    3.23 ^ _300_/ZN (NOR4_X4)
                                         int_rf_wr_en_id (net)
                  0.03    0.00    3.23 ^ int_rf_wr_en_id (out)
                                  3.23   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  8.77   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.98e-05   1.02e-07   3.56e-06   2.35e-05  67.9%
Combinational          1.95e-06   2.13e-06   7.03e-06   1.11e-05  32.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.18e-05   2.23e-06   1.06e-05   3.46e-05 100.0%
                          62.9%       6.4%      30.6%
