<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8459</identifier><datestamp>2011-12-27T05:38:20Z</datestamp><dc:title>Recent issues in negative-bias temperature instability: Initial degradation, field dependence of interface trap generation, hole trapping effects, and relaxation</dc:title><dc:creator>ISLAM, AE</dc:creator><dc:creator>KUFLUOGLU, H</dc:creator><dc:creator>VARGHESE, D</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>ALAM, MA</dc:creator><dc:subject>pmos nbti degradation</dc:subject><dc:subject>sio2 thin-films</dc:subject><dc:subject>comprehensive model</dc:subject><dc:subject>silicon</dc:subject><dc:subject>diffusion</dc:subject><dc:subject>mosfet</dc:subject><dc:subject>cross</dc:subject><dc:subject>fast transient recovery</dc:subject><dc:subject>field acceleration</dc:subject><dc:subject>hole-trapping</dc:subject><dc:subject>interface traps</dc:subject><dc:subject>negative-bias temperature instability (nbti)</dc:subject><dc:subject>reaction-diffusion (r-d) model</dc:subject><dc:subject>time exponent</dc:subject><dc:description>Recent advances in experimental techniques (on-the-fly and ultrafast techniques) allow measurement of threshold voltage degradation due to negative-bias temperature instability (NBTI) over many decades in timescale. Such measurements over wider temperature range (-25 degrees C to 145 degrees C, film thicknesses (1.2-2.2 nm of effective oxide thickness), and processing conditions (variation of nitrogen within gate dielectric) provide an excellent framework for a theoretical analysis of NBTI degradation. In this paper, we analyze these experiments to refine the existing theory of NBTI to 1) explore the mechanics of time transients of NBTI over many orders of magnitude in time; 2) establish field dependence of interface trap generation to resolve questions regarding the appropriateness of power law versus exponential projection of lifetimes; 3) ascertain the relative contributions to NBTI from interface traps versus hole trapping as a function of processing conditions; and 4) briefly discuss relaxation dynamics for fast-transient NBTI recovery that involves interface traps and trapped holes.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T14:45:07Z</dc:date><dc:date>2011-12-26T12:53:24Z</dc:date><dc:date>2011-12-27T05:38:20Z</dc:date><dc:date>2011-08-01T14:45:07Z</dc:date><dc:date>2011-12-26T12:53:24Z</dc:date><dc:date>2011-12-27T05:38:20Z</dc:date><dc:date>2007</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 54(9), 2143-2154</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2007.902883</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8459</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8459</dc:identifier><dc:language>en</dc:language></oai_dc:dc>