Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Tue Jan  7 10:51:11 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[29]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[29]:D
  Delay (ns):              0.183
  Slack (ns):              0.034
  Arrival (ns):            3.794
  Required (ns):           3.760
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[9]:D
  Delay (ns):              0.185
  Slack (ns):              0.036
  Arrival (ns):            3.781
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/araddr_r1[26]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/rd_cmd_wr_data[26]:D
  Delay (ns):              0.187
  Slack (ns):              0.040
  Arrival (ns):            3.805
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[8].data_shifter[8][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[7].data_shifter[7][0]:D
  Delay (ns):              0.187
  Slack (ns):              0.041
  Arrival (ns):            7.919
  Required (ns):           7.878
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[11]:D
  Delay (ns):              0.190
  Slack (ns):              0.041
  Arrival (ns):            3.786
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_29/s0:D
  Delay (ns):              0.183
  Slack (ns):              0.041
  Arrival (ns):            3.787
  Required (ns):           3.746
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][101]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107]:D
  Delay (ns):              0.188
  Slack (ns):              0.044
  Arrival (ns):            3.777
  Required (ns):           3.733
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/rmw_raddr[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/MSC_i_539/rd_wrap_gen.wrap_raddr[23]:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            7.927
  Required (ns):           7.881
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[28]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[28]:D
  Delay (ns):              0.188
  Slack (ns):              0.047
  Arrival (ns):            7.930
  Required (ns):           7.883
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79]:D
  Delay (ns):              0.193
  Slack (ns):              0.048
  Arrival (ns):            3.785
  Required (ns):           3.737
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[30]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[30]:D
  Delay (ns):              0.193
  Slack (ns):              0.048
  Arrival (ns):            7.932
  Required (ns):           7.884
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][10]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22]:D
  Delay (ns):              0.191
  Slack (ns):              0.049
  Arrival (ns):            3.792
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[219]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[219]:D
  Delay (ns):              0.190
  Slack (ns):              0.051
  Arrival (ns):            7.930
  Required (ns):           7.879
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/rmw_raddr[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/MSC_i_539/rd_wrap_gen.wrap_raddr[28]:D
  Delay (ns):              0.196
  Slack (ns):              0.054
  Arrival (ns):            7.935
  Required (ns):           7.881
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[3]:SLn
  Delay (ns):              0.236
  Slack (ns):              0.062
  Arrival (ns):            7.950
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            7.841
  Required (ns):           7.779
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.860
  Required (ns):           7.797
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[35]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][115]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.866
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[58]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][202]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.884
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[21].data_shifter[21][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[20].data_shifter[20][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.860
  Required (ns):           7.797
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.757
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.842
  Required (ns):           7.779
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[4]:SLn
  Delay (ns):              0.237
  Slack (ns):              0.063
  Arrival (ns):            7.951
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[12]:SLn
  Delay (ns):              0.237
  Slack (ns):              0.063
  Arrival (ns):            7.951
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_addr[9]:SLn
  Delay (ns):              0.160
  Slack (ns):              0.063
  Arrival (ns):            3.763
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.755
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[21].data_shifter[21][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[20].data_shifter[20][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.757
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 28
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[3]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.890
  Required (ns):           7.826
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[106]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.756
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_addr[7]:SLn
  Delay (ns):              0.160
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_36/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.737
  Required (ns):           3.673
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_addr[5]:SLn
  Delay (ns):              0.160
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_addr[8]:SLn
  Delay (ns):              0.161
  Slack (ns):              0.064
  Arrival (ns):            3.764
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.841
  Required (ns):           7.777
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[11]:SLn
  Delay (ns):              0.238
  Slack (ns):              0.064
  Arrival (ns):            7.952
  Required (ns):           7.888
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[16]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[16]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.844
  Required (ns):           7.780
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][274]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[22]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.868
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.861
  Required (ns):           7.797
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[183]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[183]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.891
  Required (ns):           7.827
  Operating Conditions: fast_hv_lt

Path 40
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[16]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.891
  Required (ns):           7.827
  Operating Conditions: fast_hv_lt

Path 41
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.866
  Required (ns):           7.801
  Operating Conditions: fast_hv_lt

Path 42
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[15]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.875
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[18].data_shifter[18][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[17].data_shifter[17][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.758
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_63/s1:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/gen_dc_level.wr_addr[6]:SLn
  Delay (ns):              0.161
  Slack (ns):              0.065
  Arrival (ns):            3.764
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[20]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.859
  Required (ns):           7.794
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[14].data_shifter[14][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[13].data_shifter[13][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.843
  Required (ns):           7.778
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.862
  Required (ns):           7.797
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][64]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[135]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.887
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[125]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[125]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[119]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[119]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.759
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[19]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[19]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.860
  Required (ns):           7.794
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[21]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[21]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.860
  Required (ns):           7.794
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[65]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.884
  Required (ns):           7.818
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.849
  Required (ns):           7.783
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[29]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.848
  Required (ns):           7.782
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[108]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[2]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.855
  Required (ns):           7.789
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][172]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.871
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[11].data_shifter[11][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[10].data_shifter[10][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            7.848
  Required (ns):           7.782
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[34].data_shifter[34][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.866
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 61
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[24]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.892
  Required (ns):           7.826
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[14]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[15]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.757
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.760
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/hold_i_data[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_data[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.752
  Required (ns):           3.685
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.750
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/delay_line_sel_rd[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.728
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[11]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][3]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.896
  Required (ns):           7.829
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w0_i[42]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w0_r[42]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.871
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P2_OUT[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.857
  Required (ns):           7.790
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.866
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.865
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][98]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.889
  Required (ns):           7.822
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.864
  Required (ns):           7.797
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.869
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[30].data_shifter[30][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[29].data_shifter[29][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.852
  Required (ns):           7.785
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.852
  Required (ns):           7.785
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.846
  Required (ns):           7.779
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[21]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.851
  Required (ns):           7.784
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[29]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[29]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.851
  Required (ns):           7.784
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.859
  Required (ns):           7.792
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.844
  Required (ns):           7.777
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[45]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[45]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.769
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_69/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.754
  Required (ns):           3.687
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_60/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.757
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_30/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.739
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r1[0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.750
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 87
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[15]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.833
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[121]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[121]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.760
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[14].data_shifter[14][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[13].data_shifter[13][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.761
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.756
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.730
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.759
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_112/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_112/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.744
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.751
  Required (ns):           3.683
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][46]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.737
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[121]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[121]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.729
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.870
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[198]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[198]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.875
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[30]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.869
  Required (ns):           7.801
  Operating Conditions: fast_hv_lt

Path 100
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[93]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.870
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

