LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part5 IS 
	PORT (
		SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
		HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6));
END part5;

ARCHITECTURE Behavior OF part5 IS
	COMPONENT mux5to1_3bits
		PORT(
			S, U, V, W, X, Y : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
			M : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
		);
	END COMPONENT;
	COMPONENT decoder_7segment 
		PORT( 
			C : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
			Display : OUT STD_LOGIC_VECTOR(0 TO 6)); 
	END COMPONENT; 
	
	SIGNAL M : STD_LOGIC_VECTOR(2 DOWNTO 0); 
BEGIN 
	M0: mux5to1_3bits PORT MAP (SW(17 DOWNTO 15), SW(14 DOWNTO 12), SW(11 DOWNTO 9), SW(8 DOWNTO 6), SW(5 DOWNTO 3), SW(2 DOWNTO 0), M);
	H0: decoder_7segment PORT MAP (M, HEX0);
END Behavior;
