0.6
2017.4
Dec 15 2017
21:07:18
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.sim/sim_1/behav/xsim/glbl.v,1621048779,verilog,,,,glbl,,,,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/CPU_Tb.v,1621348132,verilog,,,,CPU_Tb,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Idecode32_Test.v,1621349077,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Ifetc32_Test.v,,Idecode32_Test,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Ifetc32_Test.v,1621268110,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v,,Ifetc32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Tube_Sim.v,1621436321,verilog,,,,Tube_Sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Tube_Test.v,1621436084,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Tube_Sim.v,,Tube_Test,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/imem_uart_sim.v,1621245926,verilog,,,,imem_uart_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_read_Test.v,1621303524,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/CPU_Tb.v,,uart_read_Test,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_sim.v,1621242066,verilog,,,,uart_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_wrap_sim.v,1621316003,verilog,,,,uart_wrap_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_wrap_test.v,1621315839,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_wrap_sim.v,,uart_wrap_test,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/ip/IRAM/sim/IRAM.v,1621519382,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v,,IRAM,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v,1621654140,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/ip/IRAM/sim/IRAM.v,,RAM,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v,1621156278,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Idecode32_Test.v,,Executs32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v,1621172167,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v,,Idecode32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v,1621349391,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v,,control32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v,1621166691,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_read_Test.v,,dmemory32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v,1621264467,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/CPU_Tb.v,,uart_read,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
