--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Z:\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml test_flash.twx test_flash.ncd -o test_flash.twr test_flash.pcf
-ucf test_flash.ucf

Design file:              test_flash.ncd
Physical constraint file: test_flash.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock spd<0>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
flash_data<0> |   -2.585(F)|      FAST  |    7.995(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<1> |   -2.777(F)|      FAST  |    8.852(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<2> |   -2.777(F)|      FAST  |    8.751(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<3> |   -2.602(F)|      FAST  |    8.756(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<4> |   -1.919(F)|      FAST  |    7.190(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<5> |   -2.845(F)|      FAST  |    8.756(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<6> |   -3.048(F)|      FAST  |    9.099(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<7> |   -3.044(F)|      FAST  |    9.206(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<8> |   -3.269(F)|      FAST  |    9.894(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<9> |   -3.000(F)|      FAST  |    9.466(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<10>|   -2.431(F)|      FAST  |    9.036(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<11>|   -1.731(F)|      FAST  |    7.902(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<12>|   -3.202(F)|      FAST  |    9.976(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<13>|   -3.138(F)|      FAST  |   10.026(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<14>|   -3.255(F)|      FAST  |    9.479(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<15>|   -2.913(F)|      FAST  |    9.586(F)|      SLOW  |clk_BUFG          |   0.000|
rst           |    1.421(F)|      SLOW  |    6.053(F)|      SLOW  |clk_BUFG          |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spd<1>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
flash_data<0> |   -1.433(F)|      FAST  |    5.741(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<1> |   -1.625(F)|      FAST  |    6.598(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<2> |   -1.625(F)|      FAST  |    6.497(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<3> |   -1.450(F)|      FAST  |    6.502(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<4> |   -0.767(F)|      FAST  |    4.936(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<5> |   -1.693(F)|      FAST  |    6.502(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<6> |   -1.896(F)|      FAST  |    6.845(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<7> |   -1.892(F)|      FAST  |    6.952(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<8> |   -2.117(F)|      FAST  |    7.640(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<9> |   -1.848(F)|      FAST  |    7.212(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<10>|   -1.279(F)|      FAST  |    6.782(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<11>|   -0.579(F)|      FAST  |    5.648(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<12>|   -2.050(F)|      FAST  |    7.722(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<13>|   -1.986(F)|      FAST  |    7.772(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<14>|   -2.103(F)|      FAST  |    7.225(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<15>|   -1.761(F)|      FAST  |    7.332(F)|      SLOW  |clk_BUFG          |   0.000|
rst           |    3.399(F)|      SLOW  |    3.799(F)|      SLOW  |clk_BUFG          |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spd<2>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
flash_data<0> |   -0.989(F)|      FAST  |    3.833(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<1> |   -1.181(F)|      FAST  |    4.690(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<2> |   -1.181(F)|      FAST  |    4.589(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<3> |   -1.006(F)|      FAST  |    4.594(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<4> |   -0.323(F)|      FAST  |    3.028(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<5> |   -1.249(F)|      FAST  |    4.594(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<6> |   -1.452(F)|      FAST  |    4.937(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<7> |   -1.448(F)|      FAST  |    5.044(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<8> |   -1.673(F)|      FAST  |    5.732(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<9> |   -1.404(F)|      FAST  |    5.304(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<10>|   -0.835(F)|      FAST  |    4.874(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<11>|   -0.135(F)|      FAST  |    3.740(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<12>|   -1.606(F)|      FAST  |    5.814(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<13>|   -1.542(F)|      FAST  |    5.864(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<14>|   -1.659(F)|      FAST  |    5.317(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<15>|   -1.317(F)|      FAST  |    5.424(F)|      SLOW  |clk_BUFG          |   0.000|
rst           |    4.133(F)|      SLOW  |    1.891(F)|      SLOW  |clk_BUFG          |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spd<3>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
flash_data<0> |   -1.288(F)|      FAST  |    4.232(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<1> |   -1.480(F)|      FAST  |    5.089(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<2> |   -1.480(F)|      FAST  |    4.988(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<3> |   -1.305(F)|      FAST  |    4.993(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<4> |   -0.622(F)|      FAST  |    3.427(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<5> |   -1.548(F)|      FAST  |    4.993(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<6> |   -1.751(F)|      FAST  |    5.336(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<7> |   -1.747(F)|      FAST  |    5.443(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<8> |   -1.972(F)|      FAST  |    6.131(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<9> |   -1.703(F)|      FAST  |    5.703(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<10>|   -1.134(F)|      FAST  |    5.273(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<11>|   -0.434(F)|      FAST  |    4.139(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<12>|   -1.905(F)|      FAST  |    6.213(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<13>|   -1.841(F)|      FAST  |    6.263(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<14>|   -1.958(F)|      FAST  |    5.716(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<15>|   -1.616(F)|      FAST  |    5.823(F)|      SLOW  |clk_BUFG          |   0.000|
rst           |    3.758(F)|      SLOW  |    2.290(F)|      SLOW  |clk_BUFG          |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spd<4>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
flash_data<0> |   -1.117(F)|      FAST  |    3.958(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<1> |   -1.309(F)|      FAST  |    4.815(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<2> |   -1.309(F)|      FAST  |    4.714(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<3> |   -1.134(F)|      FAST  |    4.719(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<4> |   -0.451(F)|      FAST  |    3.153(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<5> |   -1.377(F)|      FAST  |    4.719(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<6> |   -1.580(F)|      FAST  |    5.062(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<7> |   -1.576(F)|      FAST  |    5.169(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<8> |   -1.801(F)|      FAST  |    5.857(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<9> |   -1.532(F)|      FAST  |    5.429(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<10>|   -0.963(F)|      FAST  |    4.999(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<11>|   -0.263(F)|      FAST  |    3.865(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<12>|   -1.734(F)|      FAST  |    5.939(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<13>|   -1.670(F)|      FAST  |    5.989(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<14>|   -1.787(F)|      FAST  |    5.442(F)|      SLOW  |clk_BUFG          |   0.000|
flash_data<15>|   -1.445(F)|      FAST  |    5.549(F)|      SLOW  |clk_BUFG          |   0.000|
rst           |    3.968(F)|      SLOW  |    2.016(F)|      SLOW  |clk_BUFG          |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock spd<0> to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Debug<0>        |        22.573(F)|      SLOW  |        10.084(F)|      FAST  |clk_BUFG          |   0.000|
Debug<1>        |        21.267(F)|      SLOW  |         9.631(F)|      FAST  |clk_BUFG          |   0.000|
Debug<2>        |        22.019(F)|      SLOW  |         9.868(F)|      FAST  |clk_BUFG          |   0.000|
Debug<3>        |        22.294(F)|      SLOW  |         9.970(F)|      FAST  |clk_BUFG          |   0.000|
Debug<4>        |        21.462(F)|      SLOW  |         9.755(F)|      FAST  |clk_BUFG          |   0.000|
Debug<5>        |        21.526(F)|      SLOW  |         9.787(F)|      FAST  |clk_BUFG          |   0.000|
Debug<6>        |        22.672(F)|      SLOW  |        10.407(F)|      FAST  |clk_BUFG          |   0.000|
Debug<7>        |        22.119(F)|      SLOW  |        10.111(F)|      FAST  |clk_BUFG          |   0.000|
Debug<8>        |        22.187(F)|      SLOW  |        10.148(F)|      FAST  |clk_BUFG          |   0.000|
Debug<9>        |        21.122(F)|      SLOW  |         9.553(F)|      FAST  |clk_BUFG          |   0.000|
Debug<10>       |        22.213(F)|      SLOW  |        10.159(F)|      FAST  |clk_BUFG          |   0.000|
Debug<11>       |        20.783(F)|      SLOW  |         9.360(F)|      FAST  |clk_BUFG          |   0.000|
Debug<12>       |        21.271(F)|      SLOW  |         9.631(F)|      FAST  |clk_BUFG          |   0.000|
Debug<13>       |        21.314(F)|      SLOW  |         9.680(F)|      FAST  |clk_BUFG          |   0.000|
Debug<14>       |        21.337(F)|      SLOW  |         9.679(F)|      FAST  |clk_BUFG          |   0.000|
Debug<15>       |        21.510(F)|      SLOW  |         9.773(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<1>   |        20.795(F)|      SLOW  |         9.241(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<2>   |        21.000(F)|      SLOW  |         9.370(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<3>   |        20.891(F)|      SLOW  |         9.332(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<4>   |        20.885(F)|      SLOW  |         9.326(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<5>   |        21.397(F)|      SLOW  |         9.693(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<6>   |        21.438(F)|      SLOW  |         9.709(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<7>   |        21.141(F)|      SLOW  |         9.501(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<8>   |        21.135(F)|      SLOW  |         9.495(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<9>   |        20.964(F)|      SLOW  |         9.397(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<10>  |        21.279(F)|      SLOW  |         9.620(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<11>  |        21.203(F)|      SLOW  |         9.538(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<17>  |        21.048(F)|      SLOW  |         9.454(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_oe|        20.754(F)|      SLOW  |         9.247(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_we|        20.705(F)|      SLOW  |         9.218(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<0>   |        20.808(F)|      SLOW  |         8.969(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<1>   |        20.158(F)|      SLOW  |         8.723(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<2>   |        21.469(F)|      SLOW  |         8.906(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<3>   |        20.595(F)|      SLOW  |         8.933(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<4>   |        22.032(F)|      SLOW  |         9.924(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<5>   |        20.235(F)|      SLOW  |         8.742(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<6>   |        20.173(F)|      SLOW  |         8.827(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<7>   |        20.618(F)|      SLOW  |         8.816(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<8>   |        21.030(F)|      SLOW  |         8.252(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<9>   |        20.158(F)|      SLOW  |         8.518(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<10>  |        20.856(F)|      SLOW  |         8.671(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<11>  |        22.262(F)|      SLOW  |         9.345(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<12>  |        19.977(F)|      SLOW  |         8.139(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<13>  |        19.779(F)|      SLOW  |         8.041(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<14>  |        20.618(F)|      SLOW  |         8.702(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<15>  |        21.030(F)|      SLOW  |         9.091(F)|      FAST  |clk_BUFG          |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spd<1> to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Debug<0>        |        20.319(F)|      SLOW  |         8.932(F)|      FAST  |clk_BUFG          |   0.000|
Debug<1>        |        19.013(F)|      SLOW  |         8.479(F)|      FAST  |clk_BUFG          |   0.000|
Debug<2>        |        19.765(F)|      SLOW  |         8.716(F)|      FAST  |clk_BUFG          |   0.000|
Debug<3>        |        20.040(F)|      SLOW  |         8.818(F)|      FAST  |clk_BUFG          |   0.000|
Debug<4>        |        19.208(F)|      SLOW  |         8.603(F)|      FAST  |clk_BUFG          |   0.000|
Debug<5>        |        19.272(F)|      SLOW  |         8.635(F)|      FAST  |clk_BUFG          |   0.000|
Debug<6>        |        20.418(F)|      SLOW  |         9.255(F)|      FAST  |clk_BUFG          |   0.000|
Debug<7>        |        19.865(F)|      SLOW  |         8.959(F)|      FAST  |clk_BUFG          |   0.000|
Debug<8>        |        19.933(F)|      SLOW  |         8.996(F)|      FAST  |clk_BUFG          |   0.000|
Debug<9>        |        18.868(F)|      SLOW  |         8.401(F)|      FAST  |clk_BUFG          |   0.000|
Debug<10>       |        19.959(F)|      SLOW  |         9.007(F)|      FAST  |clk_BUFG          |   0.000|
Debug<11>       |        18.529(F)|      SLOW  |         8.208(F)|      FAST  |clk_BUFG          |   0.000|
Debug<12>       |        19.017(F)|      SLOW  |         8.479(F)|      FAST  |clk_BUFG          |   0.000|
Debug<13>       |        19.060(F)|      SLOW  |         8.528(F)|      FAST  |clk_BUFG          |   0.000|
Debug<14>       |        19.083(F)|      SLOW  |         8.527(F)|      FAST  |clk_BUFG          |   0.000|
Debug<15>       |        19.256(F)|      SLOW  |         8.621(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<1>   |        18.541(F)|      SLOW  |         8.089(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<2>   |        18.746(F)|      SLOW  |         8.218(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<3>   |        18.637(F)|      SLOW  |         8.180(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<4>   |        18.631(F)|      SLOW  |         8.174(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<5>   |        19.143(F)|      SLOW  |         8.541(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<6>   |        19.184(F)|      SLOW  |         8.557(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<7>   |        18.887(F)|      SLOW  |         8.349(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<8>   |        18.881(F)|      SLOW  |         8.343(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<9>   |        18.710(F)|      SLOW  |         8.245(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<10>  |        19.025(F)|      SLOW  |         8.468(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<11>  |        18.949(F)|      SLOW  |         8.386(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<17>  |        18.794(F)|      SLOW  |         8.302(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_oe|        18.500(F)|      SLOW  |         8.095(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_we|        18.451(F)|      SLOW  |         8.066(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<0>   |        18.554(F)|      SLOW  |         7.817(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<1>   |        17.904(F)|      SLOW  |         7.571(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<2>   |        19.215(F)|      SLOW  |         7.754(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<3>   |        18.341(F)|      SLOW  |         7.781(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<4>   |        19.778(F)|      SLOW  |         8.772(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<5>   |        17.981(F)|      SLOW  |         7.590(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<6>   |        17.919(F)|      SLOW  |         7.675(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<7>   |        18.364(F)|      SLOW  |         7.664(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<8>   |        18.776(F)|      SLOW  |         7.100(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<9>   |        17.904(F)|      SLOW  |         7.366(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<10>  |        18.602(F)|      SLOW  |         7.519(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<11>  |        20.008(F)|      SLOW  |         8.193(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<12>  |        17.723(F)|      SLOW  |         6.987(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<13>  |        17.525(F)|      SLOW  |         6.889(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<14>  |        18.364(F)|      SLOW  |         7.550(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<15>  |        18.776(F)|      SLOW  |         7.939(F)|      FAST  |clk_BUFG          |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spd<2> to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Debug<0>        |        18.411(F)|      SLOW  |         8.488(F)|      FAST  |clk_BUFG          |   0.000|
Debug<1>        |        17.105(F)|      SLOW  |         8.035(F)|      FAST  |clk_BUFG          |   0.000|
Debug<2>        |        17.857(F)|      SLOW  |         8.272(F)|      FAST  |clk_BUFG          |   0.000|
Debug<3>        |        18.132(F)|      SLOW  |         8.374(F)|      FAST  |clk_BUFG          |   0.000|
Debug<4>        |        17.300(F)|      SLOW  |         8.159(F)|      FAST  |clk_BUFG          |   0.000|
Debug<5>        |        17.364(F)|      SLOW  |         8.191(F)|      FAST  |clk_BUFG          |   0.000|
Debug<6>        |        18.510(F)|      SLOW  |         8.811(F)|      FAST  |clk_BUFG          |   0.000|
Debug<7>        |        17.957(F)|      SLOW  |         8.515(F)|      FAST  |clk_BUFG          |   0.000|
Debug<8>        |        18.025(F)|      SLOW  |         8.552(F)|      FAST  |clk_BUFG          |   0.000|
Debug<9>        |        16.960(F)|      SLOW  |         7.957(F)|      FAST  |clk_BUFG          |   0.000|
Debug<10>       |        18.051(F)|      SLOW  |         8.563(F)|      FAST  |clk_BUFG          |   0.000|
Debug<11>       |        16.621(F)|      SLOW  |         7.764(F)|      FAST  |clk_BUFG          |   0.000|
Debug<12>       |        17.109(F)|      SLOW  |         8.035(F)|      FAST  |clk_BUFG          |   0.000|
Debug<13>       |        17.152(F)|      SLOW  |         8.084(F)|      FAST  |clk_BUFG          |   0.000|
Debug<14>       |        17.175(F)|      SLOW  |         8.083(F)|      FAST  |clk_BUFG          |   0.000|
Debug<15>       |        17.348(F)|      SLOW  |         8.177(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<1>   |        16.633(F)|      SLOW  |         7.645(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<2>   |        16.838(F)|      SLOW  |         7.774(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<3>   |        16.729(F)|      SLOW  |         7.736(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<4>   |        16.723(F)|      SLOW  |         7.730(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<5>   |        17.235(F)|      SLOW  |         8.097(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<6>   |        17.276(F)|      SLOW  |         8.113(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<7>   |        16.979(F)|      SLOW  |         7.905(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<8>   |        16.973(F)|      SLOW  |         7.899(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<9>   |        16.802(F)|      SLOW  |         7.801(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<10>  |        17.117(F)|      SLOW  |         8.024(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<11>  |        17.041(F)|      SLOW  |         7.942(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<17>  |        16.886(F)|      SLOW  |         7.858(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_oe|        16.592(F)|      SLOW  |         7.651(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_we|        16.543(F)|      SLOW  |         7.622(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<0>   |        16.646(F)|      SLOW  |         7.373(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<1>   |        15.996(F)|      SLOW  |         7.127(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<2>   |        17.307(F)|      SLOW  |         7.310(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<3>   |        16.433(F)|      SLOW  |         7.337(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<4>   |        17.870(F)|      SLOW  |         8.328(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<5>   |        16.073(F)|      SLOW  |         7.146(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<6>   |        16.011(F)|      SLOW  |         7.231(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<7>   |        16.456(F)|      SLOW  |         7.220(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<8>   |        16.868(F)|      SLOW  |         6.656(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<9>   |        15.996(F)|      SLOW  |         6.922(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<10>  |        16.694(F)|      SLOW  |         7.075(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<11>  |        18.100(F)|      SLOW  |         7.749(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<12>  |        15.815(F)|      SLOW  |         6.543(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<13>  |        15.617(F)|      SLOW  |         6.445(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<14>  |        16.456(F)|      SLOW  |         7.106(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<15>  |        16.868(F)|      SLOW  |         7.495(F)|      FAST  |clk_BUFG          |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spd<3> to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Debug<0>        |        18.810(F)|      SLOW  |         8.787(F)|      FAST  |clk_BUFG          |   0.000|
Debug<1>        |        17.504(F)|      SLOW  |         8.334(F)|      FAST  |clk_BUFG          |   0.000|
Debug<2>        |        18.256(F)|      SLOW  |         8.571(F)|      FAST  |clk_BUFG          |   0.000|
Debug<3>        |        18.531(F)|      SLOW  |         8.673(F)|      FAST  |clk_BUFG          |   0.000|
Debug<4>        |        17.699(F)|      SLOW  |         8.458(F)|      FAST  |clk_BUFG          |   0.000|
Debug<5>        |        17.763(F)|      SLOW  |         8.490(F)|      FAST  |clk_BUFG          |   0.000|
Debug<6>        |        18.909(F)|      SLOW  |         9.110(F)|      FAST  |clk_BUFG          |   0.000|
Debug<7>        |        18.356(F)|      SLOW  |         8.814(F)|      FAST  |clk_BUFG          |   0.000|
Debug<8>        |        18.424(F)|      SLOW  |         8.851(F)|      FAST  |clk_BUFG          |   0.000|
Debug<9>        |        17.359(F)|      SLOW  |         8.256(F)|      FAST  |clk_BUFG          |   0.000|
Debug<10>       |        18.450(F)|      SLOW  |         8.862(F)|      FAST  |clk_BUFG          |   0.000|
Debug<11>       |        17.020(F)|      SLOW  |         8.063(F)|      FAST  |clk_BUFG          |   0.000|
Debug<12>       |        17.508(F)|      SLOW  |         8.334(F)|      FAST  |clk_BUFG          |   0.000|
Debug<13>       |        17.551(F)|      SLOW  |         8.383(F)|      FAST  |clk_BUFG          |   0.000|
Debug<14>       |        17.574(F)|      SLOW  |         8.382(F)|      FAST  |clk_BUFG          |   0.000|
Debug<15>       |        17.747(F)|      SLOW  |         8.476(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<1>   |        17.032(F)|      SLOW  |         7.944(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<2>   |        17.237(F)|      SLOW  |         8.073(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<3>   |        17.128(F)|      SLOW  |         8.035(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<4>   |        17.122(F)|      SLOW  |         8.029(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<5>   |        17.634(F)|      SLOW  |         8.396(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<6>   |        17.675(F)|      SLOW  |         8.412(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<7>   |        17.378(F)|      SLOW  |         8.204(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<8>   |        17.372(F)|      SLOW  |         8.198(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<9>   |        17.201(F)|      SLOW  |         8.100(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<10>  |        17.516(F)|      SLOW  |         8.323(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<11>  |        17.440(F)|      SLOW  |         8.241(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<17>  |        17.285(F)|      SLOW  |         8.157(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_oe|        16.991(F)|      SLOW  |         7.950(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_we|        16.942(F)|      SLOW  |         7.921(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<0>   |        17.045(F)|      SLOW  |         7.672(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<1>   |        16.395(F)|      SLOW  |         7.426(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<2>   |        17.706(F)|      SLOW  |         7.609(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<3>   |        16.832(F)|      SLOW  |         7.636(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<4>   |        18.269(F)|      SLOW  |         8.627(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<5>   |        16.472(F)|      SLOW  |         7.445(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<6>   |        16.410(F)|      SLOW  |         7.530(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<7>   |        16.855(F)|      SLOW  |         7.519(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<8>   |        17.267(F)|      SLOW  |         6.955(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<9>   |        16.395(F)|      SLOW  |         7.221(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<10>  |        17.093(F)|      SLOW  |         7.374(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<11>  |        18.499(F)|      SLOW  |         8.048(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<12>  |        16.214(F)|      SLOW  |         6.842(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<13>  |        16.016(F)|      SLOW  |         6.744(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<14>  |        16.855(F)|      SLOW  |         7.405(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<15>  |        17.267(F)|      SLOW  |         7.794(F)|      FAST  |clk_BUFG          |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spd<4> to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Debug<0>        |        18.536(F)|      SLOW  |         8.616(F)|      FAST  |clk_BUFG          |   0.000|
Debug<1>        |        17.230(F)|      SLOW  |         8.163(F)|      FAST  |clk_BUFG          |   0.000|
Debug<2>        |        17.982(F)|      SLOW  |         8.400(F)|      FAST  |clk_BUFG          |   0.000|
Debug<3>        |        18.257(F)|      SLOW  |         8.502(F)|      FAST  |clk_BUFG          |   0.000|
Debug<4>        |        17.425(F)|      SLOW  |         8.287(F)|      FAST  |clk_BUFG          |   0.000|
Debug<5>        |        17.489(F)|      SLOW  |         8.319(F)|      FAST  |clk_BUFG          |   0.000|
Debug<6>        |        18.635(F)|      SLOW  |         8.939(F)|      FAST  |clk_BUFG          |   0.000|
Debug<7>        |        18.082(F)|      SLOW  |         8.643(F)|      FAST  |clk_BUFG          |   0.000|
Debug<8>        |        18.150(F)|      SLOW  |         8.680(F)|      FAST  |clk_BUFG          |   0.000|
Debug<9>        |        17.085(F)|      SLOW  |         8.085(F)|      FAST  |clk_BUFG          |   0.000|
Debug<10>       |        18.176(F)|      SLOW  |         8.691(F)|      FAST  |clk_BUFG          |   0.000|
Debug<11>       |        16.746(F)|      SLOW  |         7.892(F)|      FAST  |clk_BUFG          |   0.000|
Debug<12>       |        17.234(F)|      SLOW  |         8.163(F)|      FAST  |clk_BUFG          |   0.000|
Debug<13>       |        17.277(F)|      SLOW  |         8.212(F)|      FAST  |clk_BUFG          |   0.000|
Debug<14>       |        17.300(F)|      SLOW  |         8.211(F)|      FAST  |clk_BUFG          |   0.000|
Debug<15>       |        17.473(F)|      SLOW  |         8.305(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<1>   |        16.758(F)|      SLOW  |         7.773(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<2>   |        16.963(F)|      SLOW  |         7.902(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<3>   |        16.854(F)|      SLOW  |         7.864(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<4>   |        16.848(F)|      SLOW  |         7.858(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<5>   |        17.360(F)|      SLOW  |         8.225(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<6>   |        17.401(F)|      SLOW  |         8.241(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<7>   |        17.104(F)|      SLOW  |         8.033(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<8>   |        17.098(F)|      SLOW  |         8.027(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<9>   |        16.927(F)|      SLOW  |         7.929(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<10>  |        17.242(F)|      SLOW  |         8.152(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<11>  |        17.166(F)|      SLOW  |         8.070(F)|      FAST  |clk_BUFG          |   0.000|
flash_addr<17>  |        17.011(F)|      SLOW  |         7.986(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_oe|        16.717(F)|      SLOW  |         7.779(F)|      FAST  |clk_BUFG          |   0.000|
flash_control_we|        16.668(F)|      SLOW  |         7.750(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<0>   |        16.771(F)|      SLOW  |         7.501(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<1>   |        16.121(F)|      SLOW  |         7.255(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<2>   |        17.432(F)|      SLOW  |         7.438(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<3>   |        16.558(F)|      SLOW  |         7.465(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<4>   |        17.995(F)|      SLOW  |         8.456(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<5>   |        16.198(F)|      SLOW  |         7.274(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<6>   |        16.136(F)|      SLOW  |         7.359(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<7>   |        16.581(F)|      SLOW  |         7.348(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<8>   |        16.993(F)|      SLOW  |         6.784(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<9>   |        16.121(F)|      SLOW  |         7.050(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<10>  |        16.819(F)|      SLOW  |         7.203(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<11>  |        18.225(F)|      SLOW  |         7.877(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<12>  |        15.940(F)|      SLOW  |         6.671(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<13>  |        15.742(F)|      SLOW  |         6.573(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<14>  |        16.581(F)|      SLOW  |         7.234(F)|      FAST  |clk_BUFG          |   0.000|
flash_data<15>  |        16.993(F)|      SLOW  |         7.623(F)|      FAST  |clk_BUFG          |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    2.497|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spd<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spd<0>         |         |         |         |    5.362|
spd<1>         |         |         |         |    5.362|
spd<2>         |         |         |         |    5.362|
spd<3>         |         |         |         |    5.362|
spd<4>         |         |         |         |    5.362|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spd<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spd<0>         |         |         |         |    5.362|
spd<1>         |         |         |         |    5.362|
spd<2>         |         |         |         |    5.362|
spd<3>         |         |         |         |    5.362|
spd<4>         |         |         |         |    5.362|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spd<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spd<0>         |         |         |         |    5.362|
spd<1>         |         |         |         |    5.362|
spd<2>         |         |         |         |    5.362|
spd<3>         |         |         |         |    5.362|
spd<4>         |         |         |         |    5.362|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spd<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spd<0>         |         |         |         |    5.362|
spd<1>         |         |         |         |    5.362|
spd<2>         |         |         |         |    5.362|
spd<3>         |         |         |         |    5.362|
spd<4>         |         |         |         |    5.362|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spd<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spd<0>         |         |         |         |    5.362|
spd<1>         |         |         |         |    5.362|
spd<2>         |         |         |         |    5.362|
spd<3>         |         |         |         |    5.362|
spd<4>         |         |         |         |    5.362|
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 30 07:14:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



