package firesim
package passes

import firrtl._
import firrtl.ir._
import firrtl.Utils.zero

// Remove RocketChip's plusarg_reader
object PlusArgReaderPass extends firrtl.passes.Pass {
  override def name = "[midas top] PlusArgReader Pass"
  override def inputForm = MidForm
  override def outputForm = MidForm

  def run(c: Circuit): Circuit = {
    c.copy(modules = c.modules map {
      case m: Module => m
      case m: ExtModule if m.defname == "plusarg_reader" => {
        val default = m.params.find(_.name == "DEFAULT")
                              .map(_.asInstanceOf[IntParam].value)
                              .getOrElse(BigInt(0))
        val literal = UIntLiteral(default, IntWidth(32))
        Module(m.info, m.name, m.ports, Block(Seq(
          // IsInvalid(NoInfo, WRef("out"))
          Connect(NoInfo, WRef("out"), literal)
        )))
      }
      case m: ExtModule => m
    })
  }
} 
