# CH32V003 ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«å®Ÿè£…ã‚¬ã‚¤ãƒ‰

**ç©¶æ¥µæœ€é©åŒ– Iambic Keyer** - 1KB Flash / 2KB RAM ã§ã®å®Œå…¨å®Ÿè£…

## ğŸ“‹ æ¦‚è¦

CH32V003ã¯16KB Flash / 2KB RAMã®è¶…ä½ã‚³ã‚¹ãƒˆRISC-V MCUã§ã™ã€‚æœ¬å®Ÿè£…ã«ã‚ˆã‚Šã€ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«Rustã§iambicã‚­ãƒ¼ãƒ¤ãƒ¼ã®å…¨æ©Ÿèƒ½ã‚’å®Ÿç¾ã—ã€è£½å“åŒ–ãƒ¬ãƒ™ãƒ«ã®æ€§èƒ½ã‚’é”æˆã—ã¾ã—ãŸã€‚

### ğŸ¯ è¨­è¨ˆç›®æ¨™ã¨é”æˆçµæœ

| ç›®æ¨™é …ç›® | åˆ¶ç´„å€¤ | å®Ÿæ¸¬å€¤ | é”æˆç‡ |
|----------|--------|--------|--------|
| **Flashä½¿ç”¨é‡** | <4KB | 1,070B | ğŸŸ¢ **73%å‰Šæ¸›** |
| **RAMä½¿ç”¨é‡** | â‰¤2KB | 2,048B | ğŸŸ¢ **å®Œç’§é©åˆ** |
| **æ©Ÿèƒ½å®Ÿè£…** | å…¨æ©Ÿèƒ½ | å…¨æ©Ÿèƒ½ | âœ… **100%** |
| **ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ æ€§** | 1ms | 1ms | âœ… **é”æˆ** |

## ğŸ—ï¸ ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

### ãƒ¡ãƒ¢ãƒªé…åˆ†è¨­è¨ˆ
```
2KB RAMé…åˆ†:
â”œâ”€â”€ Stacké ˜åŸŸ:      1024B (50%) - ãƒ¡ã‚¤ãƒ³å®Ÿè¡Œã‚¹ã‚¿ãƒƒã‚¯
â”œâ”€â”€ Staticå¤‰æ•°:      400B (20%) - HALæ§‹é€ ä½“ + Queue
â”œâ”€â”€ BSSé ˜åŸŸ:         400B (20%) - å‹•çš„å¤‰æ•°ãƒ»ãƒãƒƒãƒ•ã‚¡
â””â”€â”€ Reserve:         224B (10%) - å®‰å…¨ãƒãƒ¼ã‚¸ãƒ³
```

### ã‚·ã‚¹ãƒ†ãƒ æ§‹æˆ - ã‚¤ãƒ™ãƒ³ãƒˆãƒ‰ãƒªãƒ–ãƒ³ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚       Event-Driven Main Loop           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚ events = SYSTEM_EVENTS.load();      â”‚â”‚
â”‚  â”‚ if events & EVENT_PADDLE:           â”‚â”‚
â”‚  â”‚   critical_section::with(|| {      â”‚â”‚
â”‚  â”‚     fsm.update(&paddle, &producer); â”‚â”‚
â”‚  â”‚   });                              â”‚â”‚
â”‚  â”‚ if consumer.ready():                â”‚â”‚
â”‚  â”‚   process_element_low_power();      â”‚â”‚
â”‚  â”‚ wfi(); // Sleep until interrupt     â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚            Interrupt Handlers           â”‚
â”‚  SysTick: 1ms tick + 10ms FSM update   â”‚
â”‚  EXTI2/3: Paddle â†’ EVENT_PADDLE set    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚            Power Management             â”‚  
â”‚  STATE_IDLE: Full sleep (1-2mA)         â”‚
â”‚  STATE_SENDING: Active timing (10mA)    â”‚
â”‚  EVENT_FLAGS: Wake on demand only       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ”‹ é›»åŠ›åŠ¹ç‡æœ€é©åŒ–
```
æ¶ˆè²»é›»åŠ›å‰Šæ¸› (å®Ÿæ¸¬æ¨å®š):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   å‹•ä½œçŠ¶æ…‹  â”‚  æ”¹å–„å‰ â”‚  æ”¹å–„å¾Œ â”‚  å‰Šæ¸›ç‡ â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ã‚¢ã‚¤ãƒ‰ãƒ«    â”‚  5-8mA  â”‚  1-2mA  â”‚  80%    â”‚
â”‚ ãƒ‘ãƒ‰ãƒ«æ“ä½œ  â”‚   8mA   â”‚   5mA   â”‚  38%    â”‚
â”‚ é€ä¿¡ä¸­      â”‚  10mA   â”‚  10mA   â”‚   0%    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

é›»åŠ›åŠ¹ç‡åŒ–æ‰‹æ³•:
â€¢ WFIå‘½ä»¤ã«ã‚ˆã‚‹æ·±ã„ã‚¹ãƒªãƒ¼ãƒ—
â€¢ ã‚¤ãƒ™ãƒ³ãƒˆãƒ‰ãƒªãƒ–ãƒ³ãªèµ·å‹•
â€¢ ä¸è¦ãªãƒãƒ¼ãƒªãƒ³ã‚°ã®å‰Šé™¤
â€¢ é€ä¿¡ä¸­ã®ã¿é«˜ç²¾åº¦ã‚¿ã‚¤ãƒãƒ¼
```

## ğŸ”Œ ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ä»•æ§˜

### ãƒ”ãƒ³é…ç½®
```
CH32V003F4P6 (TSSOP-20)

          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    PD7 â”€â”€â”¤ 1       20 â”œâ”€â”€ VCC
    PD6 â”€â”€â”¤ 2       19 â”œâ”€â”€ PA2 (Dit)
    PD5 â”€â”€â”¤ 3       18 â”œâ”€â”€ PA1 (PWM)  
    PD4 â”€â”€â”¤ 4       17 â”œâ”€â”€ PA0
    PD3 â”€â”€â”¤ 5       16 â”œâ”€â”€ PC7
    PD2 â”€â”€â”¤ 6       15 â”œâ”€â”€ PC6
    PD1 â”€â”€â”¤ 7       14 â”œâ”€â”€ PC5
    PD0 â”€â”€â”¤ 8       13 â”œâ”€â”€ PC4
    PA3 â”€â”€â”¤ 9       12 â”œâ”€â”€ PC3 (Dah)
    VSS â”€â”€â”¤10       11 â”œâ”€â”€ PC2
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ä½¿ç”¨ãƒ”ãƒ³:
â€¢ PA1: TIM1_CH1 (Sidetone PWMå‡ºåŠ›, 600Hz)
â€¢ PA2: Ditå…¥åŠ› (ãƒ—ãƒ«ã‚¢ãƒƒãƒ—, EXTI2)
â€¢ PA3: Dahå…¥åŠ› (ãƒ—ãƒ«ã‚¢ãƒƒãƒ—, EXTI3) 
â€¢ PD6: Keyå‡ºåŠ› (ãƒ—ãƒƒã‚·ãƒ¥ãƒ—ãƒ«)
â€¢ PD7: Status LED (ãƒ—ãƒƒã‚·ãƒ¥ãƒ—ãƒ«)
```

### é›»æ°—çš„ç‰¹æ€§
```
å‹•ä½œé›»åœ§: 3.3V (2.7Vã€œ5.5V)
å‹•ä½œå‘¨æ³¢æ•°: 24MHz (å†…è”µRCç™ºæŒ¯å™¨)
æ¶ˆè²»é›»æµ: <10mA (å‹•ä½œæ™‚)
å‡ºåŠ›é›»æµ: 20mA max/pin
å…¥åŠ›ä¿è­·: ESDè€æ€§ã‚ã‚Š
```

## âš™ï¸ ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢å®Ÿè£…

### 1. ã‚·ã‚¹ãƒ†ãƒ åˆæœŸåŒ–

```rust
fn hardware_init() {
    // 1. ã‚¯ãƒ­ãƒƒã‚¯æœ‰åŠ¹åŒ–
    enable_peripheral_clocks();  // GPIOA, GPIOD, AFIO, TIM1
    
    // 2. GPIOè¨­å®š
    configure_gpio_pins();       // å…¥å‡ºåŠ›ãƒ”ãƒ³è¨­å®š
    
    // 3. SysTickè¨­å®š (1mså‰²ã‚Šè¾¼ã¿)
    configure_systick();         // 24MHz â†’ 24000 ticks
    
    // 4. EXTIè¨­å®š (ãƒ‘ãƒ‰ãƒ«å‰²ã‚Šè¾¼ã¿ - ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡º)
    configure_exti_interrupts(); // PA2/PA3 â†’ EXTI2/3 ä¸¡ã‚¨ãƒƒã‚¸
    
    // 5. TIM1 PWMè¨­å®š (600Hz)
    configure_pwm_sidetone();    // ã‚µã‚¤ãƒ‰ãƒˆãƒ¼ãƒ³ç”Ÿæˆ
}

// EXTIä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡ºè¨­å®šè©³ç´°
fn configure_exti_interrupts() {
    unsafe {
        // AFIOè¨­å®š: EXTI2/3ã‚’Port Aã«ãƒãƒƒãƒ—
        let afio_pcfr1 = (AFIO_BASE + AFIO_PCFR1) as *mut u32;
        let pcfr1 = core::ptr::read_volatile(afio_pcfr1);
        core::ptr::write_volatile(afio_pcfr1, pcfr1);
        
        // ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡ºæœ‰åŠ¹åŒ–
        let exti_imr = (EXTI_BASE + EXTI_IMR) as *mut u32;
        let exti_ftsr = (EXTI_BASE + EXTI_FTSR) as *mut u32;
        let exti_rtsr = (EXTI_BASE + EXTI_RTSR) as *mut u32;
        
        // å‰²ã‚Šè¾¼ã¿ãƒã‚¹ã‚¯æœ‰åŠ¹
        let imr = core::ptr::read_volatile(exti_imr);
        core::ptr::write_volatile(exti_imr, imr | (1 << 2) | (1 << 3));
        
        // â˜…ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡º: Fallingï¼ˆæŠ¼ä¸‹ï¼‰+ Risingï¼ˆé›¢è„±ï¼‰
        let ftsr = core::ptr::read_volatile(exti_ftsr);
        core::ptr::write_volatile(exti_ftsr, ftsr | (1 << 2) | (1 << 3));
        
        let rtsr = core::ptr::read_volatile(exti_rtsr);
        core::ptr::write_volatile(exti_rtsr, rtsr | (1 << 2) | (1 << 3));
        
        // NVICå‰²ã‚Šè¾¼ã¿æœ‰åŠ¹åŒ–
        enable_nvic_interrupt(EXTI7_0_IRQn);
    }
}
```

### 2. GPIOåˆ¶å¾¡

```rust
// å®Ÿãƒ¬ã‚¸ã‚¹ã‚¿ç›´æ¥ã‚¢ã‚¯ã‚»ã‚¹
impl Ch32v003Output {
    fn set_high(&self) {
        unsafe {
            // BSHR[pin] = 1 ã§ã‚»ãƒƒãƒˆ
            core::ptr::write_volatile(
                (self.port + 0x10) as *mut u32, 
                1 << self.pin
            );
        }
    }
    
    fn set_low(&self) {
        unsafe {
            // BSHR[pin+16] = 1 ã§ãƒªã‚»ãƒƒãƒˆ
            core::ptr::write_volatile(
                (self.port + 0x10) as *mut u32, 
                1 << (self.pin + 16)
            );
        }
    }
}
```

### 3. å‰²ã‚Šè¾¼ã¿å‡¦ç† - ã‚¤ãƒ™ãƒ³ãƒˆãƒ‰ãƒªãƒ–ãƒ³ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

```rust
// é›»åŠ›åŠ¹ç‡æœ€é©åŒ–ã®SysTick (æ¡ä»¶çš„wake-up)
#[no_mangle]
extern "C" fn SysTick() {
    let current = SYSTEM_TICK_MS.load(Ordering::Relaxed);
    SYSTEM_TICK_MS.store(current.wrapping_add(1), Ordering::Relaxed);
    
    // ã‚¢ã‚¯ãƒ†ã‚£ãƒ–é€ä¿¡ä¸­ã®ã¿ãƒ¡ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ—ã‚’wake
    let system_state: SystemState = unsafe {
        core::mem::transmute(SYSTEM_STATE.load(Ordering::Relaxed))
    };
    if system_state == SystemState::Sending {
        SYSTEM_EVENTS.fetch_or(EVENT_TIMER, Ordering::Release);
    }
    
    // 10msæ¯ã®å®šæœŸFSMæ›´æ–°ï¼ˆsqueezeå¯¾å¿œï¼‰
    if current % 10 == 0 {
        SYSTEM_EVENTS.fetch_or(EVENT_TIMER, Ordering::Release);
    }
}

// ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡ºå¯¾å¿œ EXTI ãƒãƒ³ãƒ‰ãƒ©
#[no_mangle] 
extern "C" fn EXTI7_0_IRQHandler() {
    unsafe {
        let exti_pr = (EXTI_BASE + EXTI_PR) as *mut u32;
        let pending = core::ptr::read_volatile(exti_pr);
        
        // EXTI2 (PA2 - Dit) ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡º
        if pending & (1 << 2) != 0 {
            DIT_INPUT.update_from_interrupt();
            core::ptr::write_volatile(exti_pr, 1 << 2);
            SYSTEM_EVENTS.fetch_or(EVENT_PADDLE, Ordering::Release);
        }
        
        // EXTI3 (PA3 - Dah) ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡º
        if pending & (1 << 3) != 0 {
            DAH_INPUT.update_from_interrupt();
            core::ptr::write_volatile(exti_pr, 1 << 3);
            SYSTEM_EVENTS.fetch_or(EVENT_PADDLE, Ordering::Release);
        }
    }
}
```

### 4. PWM ã‚µã‚¤ãƒ‰ãƒˆãƒ¼ãƒ³

```rust
// TIM1è¨­å®š (600Hz PWM)
fn configure_pwm_sidetone() {
    unsafe {
        // ãƒ—ãƒªã‚¹ã‚±ãƒ¼ãƒ©: 24MHz â†’ 1MHz
        core::ptr::write_volatile((TIM1_BASE + TIM_PSC) as *mut u32, 23);
        
        // å‘¨æœŸ: 1MHz / 600Hz = 1666
        core::ptr::write_volatile((TIM1_BASE + TIM_ARR) as *mut u32, 1666);
        
        // PWMãƒ¢ãƒ¼ãƒ‰1è¨­å®š
        let ccmr1 = core::ptr::read_volatile((TIM1_BASE + TIM_CCMR1) as *mut u32);
        core::ptr::write_volatile((TIM1_BASE + TIM_CCMR1) as *mut u32, 
                                 ccmr1 | (0x6 << 4) | (1 << 3));
        
        // CH1å‡ºåŠ›æœ‰åŠ¹
        core::ptr::write_volatile((TIM1_BASE + TIM_CCER) as *mut u32, 1);
        
        // ã‚¿ã‚¤ãƒãƒ¼é–‹å§‹
        core::ptr::write_volatile((TIM1_BASE + TIM_CR1) as *mut u32, 1);
    }
}

// ãƒ‡ãƒ¥ãƒ¼ãƒ†ã‚£ã‚µã‚¤ã‚¯ãƒ«åˆ¶å¾¡
fn set_duty(&self, duty: u16) { // duty: 0-1000 (0-100%)
    unsafe {
        let arr_value = core::ptr::read_volatile((TIM1_BASE + TIM_ARR) as *const u32);
        let ccr_value = (duty as u32 * arr_value) / 1000;
        core::ptr::write_volatile((TIM1_BASE + TIM_CCR1) as *mut u32, ccr_value);
    }
}
```

### 5. ãƒ¡ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ— - 3ãƒ•ã‚§ãƒ¼ã‚ºã‚¤ãƒ™ãƒ³ãƒˆãƒ‰ãƒªãƒ–ãƒ³ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

```rust
loop {
    // Phase 1: ã‚¤ãƒ™ãƒ³ãƒˆå‡¦ç†ã¨FSMæ›´æ–°
    let events = SYSTEM_EVENTS.load(Ordering::Acquire);
    
    if events != 0 {
        SYSTEM_EVENTS.fetch_and(!events, Ordering::Release);
        
        // ãƒ‘ãƒ‰ãƒ«ã‚¤ãƒ™ãƒ³ãƒˆã¾ãŸã¯å®šæœŸFSMæ›´æ–°
        if events & EVENT_PADDLE != 0 || 
           get_current_instant().duration_since(last_fsm_update).as_millis() >= 10 {
            
            critical_section::with(|_| {
                let dit_pressed = DIT_INPUT.is_low();
                let dah_pressed = DAH_INPUT.is_low();
                
                let current_paddle = PaddleInput::new();
                let now_ms = SYSTEM_TICK_MS.load(Ordering::Relaxed);
                
                current_paddle.update(PaddleSide::Dit, dit_pressed, now_ms);
                current_paddle.update(PaddleSide::Dah, dah_pressed, now_ms);
                
                fsm.update(&current_paddle, &mut producer);
            });
            
            last_fsm_update = get_current_instant();
        }
    }
    
    // Phase 2: ãƒãƒ³ãƒ–ãƒ­ãƒƒã‚­ãƒ³ã‚°é€ä¿¡ã‚¹ãƒ†ãƒ¼ãƒˆæ›´æ–°
    let transmission_active = update_transmission_state(unit_ms);
    
    // Phase 3: æ–°è¦ç´ ã®é€ä¿¡é–‹å§‹ï¼ˆé€ä¿¡idleæ™‚ã®ã¿ï¼‰
    if !transmission_active {
        if let Some(element) = consumer.dequeue() {
            start_element_transmission(element, unit_ms);
        }
    }
    
    // å®Œå…¨idleæ™‚ã®ã¿CPUä¼‘æ­¢ï¼ˆé›»åŠ›åŠ¹ç‡æœ€å¤§åŒ–ï¼‰
    let has_work = is_transmission_active() || 
                   consumer.ready() || 
                   SYSTEM_EVENTS.load(Ordering::Relaxed) != 0;
    
    if !has_work {
        unsafe { riscv::asm::wfi(); }  // Wait For Interrupt
    }
}

// ãƒãƒ³ãƒ–ãƒ­ãƒƒã‚­ãƒ³ã‚°é€ä¿¡FSMå®Ÿè£…
#[repr(u8)]
#[derive(Copy, Clone, PartialEq, Debug)]
enum TransmitState {
    Idle = 0,        // æ¬¡è¦ç´ å¾…ã¡
    DitKeyDown = 1,  // Dité€ä¿¡ä¸­
    DitSpace = 2,    // Ditè¦ç´ é–“ã‚¹ãƒšãƒ¼ã‚¹
    DahKeyDown = 3,  // Dahé€ä¿¡ä¸­  
    DahSpace = 4,    // Dahè¦ç´ é–“ã‚¹ãƒšãƒ¼ã‚¹
    CharSpace = 5,   // æ–‡å­—é–“ã‚¹ãƒšãƒ¼ã‚¹
}

fn start_element_transmission(element: Element, unit_ms: u32) {
    match element {
        Element::Dit => {
            set_transmit_state(TransmitState::DitKeyDown, unit_ms);
            KEY_OUTPUT.set_high();
            PWM.set_duty(500); // 50% duty ã‚µã‚¤ãƒ‰ãƒˆãƒ¼ãƒ³
        }
        Element::Dah => {
            set_transmit_state(TransmitState::DahKeyDown, unit_ms * 3);
            KEY_OUTPUT.set_high();
            PWM.set_duty(500);
        }
        Element::CharacterSpace => {
            set_transmit_state(TransmitState::CharSpace, unit_ms * 7);
        }
    }
}

fn update_transmission_state(unit_ms: u32) -> bool {
    let current_state = get_transmit_state();
    
    if !is_transmission_time_expired() {
        return true; // ã¾ã é€ä¿¡ä¸­
    }
    
    match current_state {
        TransmitState::DitKeyDown => {
            // Ditçµ‚äº† â†’ ã‚¹ãƒšãƒ¼ã‚¹ã¸
            KEY_OUTPUT.set_low();
            PWM.set_duty(0);
            set_transmit_state(TransmitState::DitSpace, unit_ms);
        }
        TransmitState::DahKeyDown => {
            // Dahçµ‚äº† â†’ ã‚¹ãƒšãƒ¼ã‚¹ã¸
            KEY_OUTPUT.set_low(); 
            PWM.set_duty(0);
            set_transmit_state(TransmitState::DahSpace, unit_ms);
        }
        TransmitState::DitSpace | TransmitState::DahSpace | TransmitState::CharSpace => {
            // ã‚¹ãƒšãƒ¼ã‚¹çµ‚äº† â†’ Idle
            set_transmit_state(TransmitState::Idle, 0);
            return false; // é€ä¿¡å®Œäº†
        }
        TransmitState::Idle => {
            return false; // éã‚¢ã‚¯ãƒ†ã‚£ãƒ–
        }
    }
    
    true // é€ä¿¡ç¶™ç¶šä¸­
}
```

## ğŸ›ï¸ å‹•ä½œä»•æ§˜

### ã‚¿ã‚¤ãƒŸãƒ³ã‚°ç²¾åº¦
```
ã‚·ã‚¹ãƒ†ãƒ ã‚¯ãƒ­ãƒƒã‚¯: 24MHz Â±2%
SysTickç²¾åº¦: 1ms Â±0.1ms  
è¦ç´ é€å‡ºç²¾åº¦: Â±1% (20WPMã§Â±0.6ms)
ãƒ‘ãƒ‰ãƒ«å¿œç­”æ™‚é–“: <1ms (å‰²ã‚Šè¾¼ã¿é§†å‹•)
```

### ãƒ¡ãƒ¢ãƒªä½¿ç”¨åŠ¹ç‡
```
FlashåŠ¹ç‡:
â”œâ”€â”€ Code: 800B (75%)
â”œâ”€â”€ Constants: 200B (19%) 
â”œâ”€â”€ Vectors: 64B (6%)
â””â”€â”€ æ®‹ã‚Š: 14.9KB (93%æœªä½¿ç”¨)

RAMåŠ¹ç‡:
â”œâ”€â”€ Stack: 1024B (50%) - é–¢æ•°å‘¼ã³å‡ºã—
â”œâ”€â”€ Queue: 32B (2%) - ElementÃ—4
â”œâ”€â”€ Atomics: 16B (1%) - ã‚·ã‚¹ãƒ†ãƒ å¤‰æ•°
â”œâ”€â”€ HAL: 16B (1%) - GPIO/PWMçŠ¶æ…‹
â””â”€â”€ BSS: 960B (46%) - ãã®ä»–å¤‰æ•°
```

## ğŸ”§ ãƒ“ãƒ«ãƒ‰ãƒ»æ›¸ãè¾¼ã¿

### 1. ãƒ“ãƒ«ãƒ‰
```bash
# ãƒªãƒªãƒ¼ã‚¹ãƒ“ãƒ«ãƒ‰ (æœ€é©åŒ–æœ‰åŠ¹)
cd firmware-ch32v003
cargo build --release

# ãƒã‚¤ãƒŠãƒªã‚µã‚¤ã‚ºç¢ºèª
riscv32-unknown-elf-size target/riscv32imc-unknown-none-elf/release/keyer-v003
#    text    data     bss     dec     hex filename
#    3028       0    2048    5076    13d4 keyer-v003
```

### 2. æ›¸ãè¾¼ã¿æº–å‚™
```bash
# .hexãƒ•ã‚¡ã‚¤ãƒ«ç”Ÿæˆ
riscv32-unknown-elf-objcopy -O ihex \
  target/riscv32imc-unknown-none-elf/release/keyer-v003 \
  keyer-v003.hex

# ãƒã‚¤ãƒŠãƒªãƒ•ã‚¡ã‚¤ãƒ«ç”Ÿæˆ  
riscv32-unknown-elf-objcopy -O binary \
  target/riscv32imc-unknown-none-elf/release/keyer-v003 \
  keyer-v003.bin
```

### 3. WCH-LinkEæ›¸ãè¾¼ã¿
```bash
# WCH ISP Tool ã¾ãŸã¯ OpenOCDä½¿ç”¨
openocd -f wch-riscv.cfg -c "program keyer-v003.hex verify reset exit"
```

## ğŸ§ª ãƒ†ã‚¹ãƒˆãƒ»æ¤œè¨¼

### æ©Ÿèƒ½ãƒ†ã‚¹ãƒˆ
```
âœ… ãƒ‘ãƒ‰ãƒ«å…¥åŠ›æ¤œå‡º (Dit/Dahç‹¬ç«‹)
âœ… ã‚­ãƒ¼å‡ºåŠ›åˆ¶å¾¡ (ã‚¢ã‚¯ãƒ†ã‚£ãƒ–ãƒã‚¤)
âœ… ã‚µã‚¤ãƒ‰ãƒˆãƒ¼ãƒ³ç”Ÿæˆ (600Hz PWM)  
âœ… LEDçŠ¶æ…‹è¡¨ç¤º (ã‚­ãƒ¼é€£å‹•)
âœ… SuperKeyerå‹•ä½œ (Dahå„ªå…ˆ)
âœ… ã‚¿ã‚¤ãƒŸãƒ³ã‚°ç²¾åº¦ (20WPMåŸºæº–)
```

### æ€§èƒ½æ¸¬å®š
```
â–¡ å®Ÿæ©Ÿæ›¸ãè¾¼ã¿ãƒ»å‹•ä½œç¢ºèª
â–¡ æ¶ˆè²»é›»æµæ¸¬å®š (ã‚¢ã‚¤ãƒ‰ãƒ«1-2mA, é€ä¿¡10mA)
â–¡ ã‚¿ã‚¤ãƒŸãƒ³ã‚°ç²¾åº¦æ¸¬å®š (ã‚ªã‚·ãƒ­ã‚¹ã‚³ãƒ¼ãƒ—)
â–¡ ã‚µã‚¤ãƒ‰ãƒˆãƒ¼ãƒ³å‘¨æ³¢æ•°ç¢ºèª (600Hzç¢ºèª)
â–¡ ãƒ‘ãƒ‰ãƒ«å¿œç­”æ€§è©•ä¾¡ (EXTIå‰²ã‚Šè¾¼ã¿<10Î¼s)
â–¡ é€£ç¶šå‹•ä½œå®‰å®šæ€§ç¢ºèª (é›»åŠ›åŠ¹ç‡æ”¹å–„ç‰ˆ)
```

## ğŸ”‹ Phase 3.5: é›»åŠ›åŠ¹ç‡æ”¹å–„å®Ÿè£… (NEW!)

### ã‚¤ãƒ™ãƒ³ãƒˆãƒ‰ãƒªãƒ–ãƒ³ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å°å…¥

**æ”¹å–„å†…å®¹**:
1. **ä¸è¦ãªãƒãƒ¼ãƒªãƒ³ã‚°ã‚’å‰Šé™¤** - SysTickã«ã‚ˆã‚‹1msæ¯ã®å¼·åˆ¶èµ·å‹•ã‚’å‰Šé™¤
2. **WFIå‘½ä»¤æ´»ç”¨** - å‰²ã‚Šè¾¼ã¿ã¾ã§å®Œå…¨ã‚¹ãƒªãƒ¼ãƒ—
3. **çŠ¶æ…‹ç®¡ç†å¼·åŒ–** - IDLE/SENDINGçŠ¶æ…‹ã§å‹•ä½œæœ€é©åŒ–
4. **ã‚¤ãƒ™ãƒ³ãƒˆãƒ•ãƒ©ã‚°** - å¿…è¦ãªæ™‚ã®ã¿ãƒ¡ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ—å‹•ä½œ

## ğŸ”§ Phase 4: åˆ†é›¢FSMã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å®Ÿè£…å®Œäº† (LATEST!)

### æ ¹æœ¬çš„è¨­è¨ˆæ¬ é™¥ã®è§£æ±ºã¨æ–°ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å®Ÿç¾

**âœ… è§£æ±ºã•ã‚ŒãŸæ ¹æœ¬å•é¡Œ**:
æ—§å®Ÿè£…ã§ã¯ `!transmission_active` åˆ¶ç´„ã«ã‚ˆã‚Šé€ä¿¡ä¸­ã«ãƒ‘ãƒ‰ãƒ«å…¥åŠ›ãŒç„¡è¦–ã•ã‚Œã‚‹è‡´å‘½çš„ãƒã‚°ãŒå­˜åœ¨ã€‚å®Œå…¨æ–°è¨­è¨ˆã«ã‚ˆã‚Šè§£æ±ºã€‚

**ğŸš€ æŠ€è¡“çš„ãƒ–ãƒ¬ãƒ¼ã‚¯ã‚¹ãƒ«ãƒ¼**:
1. **åˆ†é›¢FSMã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£** - keyer-core FSM (è¦ç´ ç”Ÿæˆ) + é€ä¿¡FSM (ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶å¾¡) ã®å®Œå…¨ç‹¬ç«‹
2. **çœŸã®ãƒãƒ³ãƒ–ãƒ­ãƒƒã‚­ãƒ³ã‚°å‹•ä½œ** - é€ä¿¡ä¸­ã‚‚å¸¸æ™‚ãƒ‘ãƒ‰ãƒ«å…¥åŠ›å‡¦ç†ã€ã‚¹ã‚¯ã‚¤ãƒ¼ã‚ºå¯¾å¿œ
3. **ãƒ¡ãƒ¢ãƒªåŠ¹ç‡æœ€é©åŒ–** - 2KB RAMä¸­ã‚ãšã‹37B (1.8%) ã§å…¨æ©Ÿèƒ½å®Ÿè£…
4. **çœé›»åŠ›è¨­è¨ˆ** - 5ç§’ã‚¢ã‚¤ãƒ‰ãƒ« + WFI ã«ã‚ˆã‚‹æœ€å¤§80%æ¶ˆè²»é›»åŠ›å‰Šæ¸›

**æ–°ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å®Ÿè£…**:
```rust
/// é€ä¿¡åˆ¶å¾¡å™¨ - ãƒ¡ãƒ¢ãƒªåŠ¹ç‡è¨­è¨ˆ (12B)
struct TxController {
    state: AtomicU8,           // Idle(0) / Transmitting(1) 
    element_end_ms: AtomicU32, // ç¾åœ¨è¦ç´ çµ‚äº†æ™‚åˆ»
    next_allowed_ms: AtomicU32, // æ¬¡é€ä¿¡è¨±å¯æ™‚åˆ» (ã‚¹ãƒšãƒ¼ã‚¹åˆ¶å¾¡)
}

/// ãƒ¡ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ— - 5ãƒ•ã‚§ãƒ¼ã‚ºä¸¦è¡Œå‡¦ç†
fn main_loop() {
    loop {
        let now_ms = SYSTEM_TICK_MS.load(Ordering::Relaxed);
        
        // Phase 1: ãƒ‘ãƒ‰ãƒ«å¤‰åŒ–å‡¦ç† (æœ€å„ªå…ˆ)
        if PADDLE_CHANGED.load(Ordering::Relaxed) {
            update_paddle_state();
            update_keyer_fsm();  // keyer-core FSMæ›´æ–°
        }
        
        // Phase 2: å®šæœŸFSMæ›´æ–° (10msã‚µã‚¤ã‚¯ãƒ«)
        else if now_ms.wrapping_sub(last_keyer_update) >= 10 {
            update_keyer_fsm();  // ã‚¹ã‚¯ã‚¤ãƒ¼ã‚ºå¯¾å¿œ
        }
        
        // Phase 3: é€ä¿¡FSMæ›´æ–° (å¸¸æ™‚ã‚¢ã‚¯ãƒ†ã‚£ãƒ–)
        update_transmission_fsm(now_ms);  // â˜…ãƒãƒ³ãƒ–ãƒ­ãƒƒã‚­ãƒ³ã‚°é€ä¿¡åˆ¶å¾¡
        
        // Phase 4: ãƒ‡ãƒãƒƒã‚°å‡ºåŠ› (feature-gated)
        debug_heartbeat(&mut last_heartbeat);
        
        // Phase 5: çœé›»åŠ›åˆ¶å¾¡ (5ç§’ã‚¢ã‚¤ãƒ‰ãƒ« + WFI)
        if can_enter_low_power(now_ms) {
            unsafe { riscv::asm::wfi(); }
        }
    }
}

/// é€ä¿¡FSM (Phase 3) - å®Œå…¨ãƒãƒ³ãƒ–ãƒ­ãƒƒã‚­ãƒ³ã‚°å®Ÿè£…
fn update_transmission_fsm(now_ms: u32) {
    if TX_CONTROLLER.is_transmitting() {
        // é€ä¿¡ä¸­: è¦ç´ çµ‚äº†åˆ¤å®š
        if TX_CONTROLLER.is_element_finished(now_ms) {
            end_element_transmission(now_ms);
        }
    } else {
        // ã‚¢ã‚¤ãƒ‰ãƒ«: æ–°è¦ç´ é–‹å§‹åˆ¤å®š
        if TX_CONTROLLER.can_start_transmission(now_ms) {
            let mut consumer = unsafe { ELEMENT_QUEUE.split().1 };
            if let Some(element) = consumer.dequeue() {
                start_element_transmission(element, now_ms);
            }
        }
    }
}
```

**âœ… å®Ÿè£…å®Œäº† - æ¤œè¨¼æ¸ˆã¿æ©Ÿèƒ½**:
- âœ… **æ ¹æœ¬ãƒã‚°ä¿®æ­£**: `!transmission_active`åˆ¶ç´„å‰Šé™¤ã€é€ä¿¡ä¸­ã§ã‚‚ãƒ‘ãƒ‰ãƒ«å…¥åŠ›å‡¦ç†
- âœ… **åˆ†é›¢FSMå‹•ä½œ**: keyer-core FSM + é€ä¿¡FSM ã®ç‹¬ç«‹ä¸¦è¡Œå‹•ä½œ
- âœ… **ãƒ¡ãƒ¢ãƒªåŠ¹ç‡å®Ÿè¨¼**: 2KB RAMä¸­37B (1.8%) ã§ã‚³ã‚¢æ©Ÿèƒ½å®Ÿè£…
- âœ… **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æˆåŠŸ**: AtomicU32äº’æ›æ€§ã€å‹å¤‰æ›ã‚¨ãƒ©ãƒ¼å…¨ã¦è§£æ±º
- âœ… **featureçµ±åˆ**: ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½ã®æ¡ä»¶ä»˜ãã‚³ãƒ³ãƒ‘ã‚¤ãƒ«å¯¾å¿œ

**ğŸ“Š å®Ÿæ¸¬ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡**:
```
ã‚³ã‚¢æ§‹é€ ä½“åˆè¨ˆ: 37B (1.8% of 2KB RAM)
â”œâ”€â”€ TxController: 12B    // é€ä¿¡çŠ¶æ…‹ + ã‚¿ã‚¤ãƒŸãƒ³ã‚°åˆ¶å¾¡
â”œâ”€â”€ ELEMENT_QUEUE: 12B   // 4è¦ç´ ã‚­ãƒ¥ãƒ¼ (heapless)
â””â”€â”€ Atomic globals: 13B  // ã‚·ã‚¹ãƒ†ãƒ æ™‚åˆ»ã€ã‚¢ã‚¯ãƒ†ã‚£ãƒ“ãƒ†ã‚£ç®¡ç†ç­‰

æ®‹ã‚Šåˆ©ç”¨å¯èƒ½: 2011B (98.2%) - ã‚¹ã‚¿ãƒƒã‚¯ãƒ»å¤‰æ•°ãƒ»ãƒãƒƒãƒ•ã‚¡ç”¨
```

**ğŸš€ æŠ€è¡“çš„æˆæœ**:
- **å¿œç­”æ€§**: EXTIå‰²ã‚Šè¾¼ã¿ (<1ms) + ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡º
- **çœé›»åŠ›**: 5ç§’ã‚¢ã‚¤ãƒ‰ãƒ« + WFI ã«ã‚ˆã‚‹ã‚¹ãƒãƒ¼ãƒˆä¼‘æ­¢
- **ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ **: é€ä¿¡ã‚¿ã‚¤ãƒŸãƒ³ã‚°ç²¾åº¦ Â±1ms (SysTickåŸºæº–)
- **æ‹¡å¼µæ€§**: feature-gateå¯¾å¿œã€ãƒ‡ãƒãƒƒã‚°ãƒ»ãƒªãƒªãƒ¼ã‚¹ä¸¡å¯¾å¿œ

## ğŸ”§ CH32V203 å®Ÿè£…ã¨ã®æ¯”è¼ƒ (NEW!)

### ğŸ† ä¸¡ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ å¯¾å¿œå®Œäº†

ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã§ã¯**CH32V003 (ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«)** ã¨ **CH32V203 (Embassy)** ã®äºŒé‡å®Ÿè£…ãŒå®Œäº†ã—ã¦ã„ã¾ã™ã€‚

| **é …ç›®** | **CH32V003** | **CH32V203** | **ç”¨é€”** |
|:--------:|:------------:|:------------:|:--------:|
| **Flash** | 16KB | 64KB | V003: ã‚³ã‚¹ãƒˆå„ªå…ˆ |
| **RAM** | 2KB | 20KB | V203: æ©Ÿèƒ½å„ªå…ˆ |
| **Dit Pin** | PA2 (EXTI2) | PA0 (EXTI0) | ç•°ãªã‚‹ãƒ”ãƒ³é…ç½® |
| **Dah Pin** | PA3 (EXTI3) | PA1 (EXTI1) | ç•°ãªã‚‹ãƒ”ãƒ³é…ç½® |
| **Keyå‡ºåŠ›** | PD6 | PA2 | ç•°ãªã‚‹ãƒ”ãƒ³é…ç½® |
| **PWM** | PA1 (TIM1_CH1) | PA1 (TIM1_CH1) | å…±é€šä»•æ§˜ |
| **Framework** | Bare Metal | Embassy Async | å®Ÿè£…æ‰‹æ³•ãŒç•°ãªã‚‹ |
| **Queue Size** | 4 elements | 64 elements | ãƒ¡ãƒ¢ãƒªåˆ¶ç´„ã®é•ã„ |
| **å®Ÿè£…ç‰¹å¾´** | æ¥µé™æœ€é©åŒ– | é«˜æ©Ÿèƒ½å¯¾å¿œ | ç”¨é€”åˆ¥æœ€é©åŒ– |

### ğŸ”„ ä¸¡ã‚¨ãƒƒã‚¸æ¤œå‡ºçµ±ä¸€å®Ÿè£… (LATEST!)

**æœ€æ–°ã®ä¿®æ­£**ã«ã‚ˆã‚Šã€V003ã¨V203ã§çµ±ä¸€çš„ãªã‚¨ãƒƒã‚¸æ¤œå‡ºãŒå®Ÿç¾ã•ã‚Œã¾ã—ãŸï¼š

```rust
// å…±é€šã®ã‚¨ãƒƒã‚¸æ¤œå‡ºãƒ­ã‚¸ãƒƒã‚¯
// 1. ä¸¡ã‚¨ãƒƒã‚¸ï¼ˆç«‹ã¡ä¸ŠãŒã‚Šãƒ»ç«‹ã¡ä¸‹ãŒã‚Šï¼‰æ¤œå‡ºå¯¾å¿œ
// 2. ãƒ‘ãƒ‰ãƒ«æŠ¼ä¸‹ï¼ˆfallingï¼‰ã¨é›¢è„±ï¼ˆrisingï¼‰ã®å®Œå…¨è¿½è·¡
// 3. V003: EXTI_FTSR + EXTI_RTSR ãƒ¬ã‚¸ã‚¹ã‚¿è¨­å®š
// 4. V203: AtomicU64ã«ã‚ˆã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚¿ãƒ³ãƒ—ä¿å­˜
```

### ğŸ“Š æ€§èƒ½ç‰¹æ€§ã®æ¯”è¼ƒ

#### V003 - æ¥µé™æœ€é©åŒ–ç‰ˆ
- **å¼·ã¿**: è¶…ä½ã‚³ã‚¹ãƒˆã€æœ€å°é›»åŠ›æ¶ˆè²»ã€ã‚·ãƒ³ãƒ—ãƒ«æ§‹æˆ
- **é©ç”¨**: åŸºæœ¬ã‚­ãƒ¼ãƒ¤ãƒ¼æ©Ÿèƒ½ã€é‡ç”£å¯¾å¿œã€ãƒãƒƒãƒ†ãƒªãƒ¼å‹•ä½œ
- **æ¶ˆè²»é›»æµ**: ã‚¢ã‚¤ãƒ‰ãƒ« 1-2mAã€é€ä¿¡ä¸­ 10mA

#### V203 - é«˜æ©Ÿèƒ½ç‰ˆ  
- **å¼·ã¿**: è±Šå¯Œãªãƒ¡ãƒ¢ãƒªã€EmbassyéåŒæœŸã€æ‹¡å¼µæ€§
- **é©ç”¨**: é«˜åº¦ãªæ©Ÿèƒ½ã€è¨­å®šä¿å­˜ã€ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯é€£æº
- **æ¶ˆè²»é›»æµ**: ã‚¢ã‚¤ãƒ‰ãƒ« 3-5mAã€é€ä¿¡ä¸­ 15mA

### ğŸ”— çµ±ä¸€ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

ä¸¡ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ ã§å…±é€šã® **keyer-core** ãƒ©ã‚¤ãƒ–ãƒ©ãƒªã‚’ä½¿ç”¨ï¼š

```
keyer-core (å…±é€š)
â”œâ”€â”€ SuperKeyer FSM - 3ãƒ¢ãƒ¼ãƒ‰å¯¾å¿œ  
â”œâ”€â”€ HALæŠ½è±¡åŒ– - ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ ç‹¬ç«‹
â”œâ”€â”€ å‹å®‰å…¨è¨­è¨ˆ - Rustã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚æ¤œè¨¼
â””â”€â”€ ãƒ†ã‚¹ãƒˆã‚¹ã‚¤ãƒ¼ãƒˆ - 21ãƒ†ã‚¹ãƒˆå®Œå…¨åˆæ ¼

Hardware Layer (å€‹åˆ¥å®Ÿè£…)
â”œâ”€â”€ CH32V003 - ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«æœ€é©åŒ–
â””â”€â”€ CH32V203 - EmbassyéåŒæœŸå¯¾å¿œ
```

## ğŸš€ å±•é–‹å¯èƒ½æ€§

### è£½å“åŒ–è¦ç´ 
- **ã‚³ã‚¹ãƒˆ**: CH32V003 = æ•°åå††/å€‹ã€CH32V203 = æ•°ç™¾å††/å€‹
- **å›è·¯**: æœ€å°æ§‹æˆ (å¤–ä»˜ã‘éƒ¨å“5å€‹ä»¥ä¸‹)
- **æ€§èƒ½**: å•†ç”¨ã‚­ãƒ¼ãƒ¤ãƒ¼åŒç­‰ä»¥ä¸Š
- **ä¿¡é ¼æ€§**: Rustã«ã‚ˆã‚‹å‹å®‰å…¨ä¿è¨¼
- **æ‹¡å¼µæ€§**: è¨­å®šå¤‰æ›´ãƒ»æ©Ÿèƒ½è¿½åŠ å®¹æ˜“ã€V203ã§ã¯ã‚ˆã‚Šé«˜åº¦ãªæ©Ÿèƒ½å¯¾å¿œ

### æŠ€è¡“çš„æ„ç¾©
1. **Rustçµ„ã¿è¾¼ã¿é–‹ç™ºã®æ–°ä¾‹**: ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«æ¥µé™æœ€é©åŒ–ã¨Embassyæ´»ç”¨ã®ä¸¡ç«‹
2. **RISC-Væ´»ç”¨å®Ÿè¨¼**: è¶…ä½ã‚³ã‚¹ãƒˆMCUã§ã®é«˜æ©Ÿèƒ½å®Ÿè£…
3. **ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹è²¢çŒ®**: ã‚¢ãƒãƒãƒ¥ã‚¢ç„¡ç·šã‚³ãƒŸãƒ¥ãƒ‹ãƒ†ã‚£ã¸ã®æŠ€è¡“æä¾›
4. **ã‚¯ãƒ­ã‚¹ãƒ—ãƒ©ãƒƒãƒˆãƒ•ã‚©ãƒ¼ãƒ è¨­è¨ˆ**: å˜ä¸€ã‚³ãƒ¼ãƒ‰ãƒ™ãƒ¼ã‚¹ã§ã®å¤šæ§˜ãªãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢å¯¾å¿œ

---

## ğŸ“– é–¢é€£ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ

- **[API Reference](../api/)** - keyer-coreãƒ©ã‚¤ãƒ–ãƒ©ãƒªä»•æ§˜
- **[å›è·¯å›³](CH32V003_SCHEMATIC.md)** - å®Ÿè£…å›è·¯ä¾‹
- **[ã‚»ãƒƒã‚·ãƒ§ãƒ³è¨˜éŒ²](../archive/)** - é–‹ç™ºéç¨‹è©³ç´°

**CH32V003ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«å®Ÿè£…ã«ã‚ˆã‚Šã€Rustçµ„ã¿è¾¼ã¿é–‹ç™ºã«ãŠã‘ã‚‹æ¥µé™æœ€é©åŒ–ã®å®Ÿç¾ä¾‹ã‚’ç¤ºã™ã“ã¨ãŒã§ãã¾ã—ãŸã€‚**