set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/segmen/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/segmen/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/RegisterFile"
set ::env(DESIGN_NAME) "Lab4"
set ::env(VERILOG_FILES) "/openlane/designs/RegisterFile/src/Lab4.v"
set ::env(CLOCK_PORT) "CLK"
set ::env(CLOCK_PERIOD) "10"
set ::env(PNR_SDC_FILE) "/openlane/designs/RegisterFile/src/Lab4.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/RegisterFile/src/Lab4.sdc"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 3000 3000"
set ::env(FP_CORE_UTIL) "45"
set ::env(PL_TARGET_DENSITY) "0.35"
set ::env(PL_RANDOM_GLB_PLACEMENT) "0"
set ::env(RUN_CTS_BUFFERING) "1"
set ::env(RUN_IO_DIODE_INSERTION) "0"
set ::env(PORT_PROTECT) "both"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "25"
set ::env(FP_PDN_HPITCH) "25"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/RegisterFile/pin_order.cfg"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(DIODE_ON_PORTS) "1"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(SKIP_LINTER) "1"
