/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] _00_;
  reg [5:0] _01_;
  reg [7:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [27:0] celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire [25:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_6z[0] ^ celloutsig_0_0z);
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= in_data[101:96];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= in_data[124:117];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= in_data[134:132];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 22'h000000;
    else _00_ <= { in_data[84:72], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[99:97] & in_data[183:181];
  assign celloutsig_0_1z = in_data[18:14] & { in_data[56:53], celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_4z[16:14] & celloutsig_1_0z;
  assign celloutsig_1_19z = { celloutsig_1_18z[22:4], celloutsig_1_17z, celloutsig_1_16z } & { celloutsig_1_0z[1:0], _02_, celloutsig_1_7z };
  assign celloutsig_1_4z = in_data[128:103] / { 1'h1, in_data[125:102], 1'h1 };
  assign celloutsig_1_7z = { celloutsig_1_6z[10:9], celloutsig_1_0z[1], celloutsig_1_6z[7:0], celloutsig_1_0z } / { 1'h1, in_data[127:123], _02_ };
  assign celloutsig_1_8z = { celloutsig_1_6z[10:9], celloutsig_1_0z[1], celloutsig_1_6z[7:6] } / { 1'h1, _02_[3:0] };
  assign celloutsig_1_10z = { _01_[5:1], 1'h1 } / { 1'h1, in_data[148:144] };
  assign celloutsig_1_13z = celloutsig_1_8z[3:1] / { 1'h1, in_data[152], celloutsig_1_5z };
  assign celloutsig_1_16z = { _03_, 1'h1 } / { 1'h1, celloutsig_1_8z[2:0] };
  assign celloutsig_1_5z = 1'h1 & ~(_01_[5]);
  assign celloutsig_1_12z = 1'h1 & ~(1'h1);
  assign celloutsig_1_15z = celloutsig_1_7z[1] & ~(celloutsig_1_7z[5]);
  assign celloutsig_1_17z = celloutsig_1_14z[1] & ~(celloutsig_1_10z[4]);
  assign celloutsig_0_0z = ~^ in_data[94:69];
  assign celloutsig_0_4z = ~^ in_data[34:25];
  assign celloutsig_0_5z = ~^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_2z = ~^ { in_data[73:69], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z } <<< { _00_[2:1], celloutsig_0_0z };
  assign celloutsig_1_18z = in_data[165:138] <<< { celloutsig_1_10z[4:3], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_12z, _02_, celloutsig_1_5z, celloutsig_1_13z };
  assign { celloutsig_1_6z[6:0], celloutsig_1_6z[9], celloutsig_1_6z[7], celloutsig_1_6z[10] } = { celloutsig_1_5z, _01_, celloutsig_1_0z[2], celloutsig_1_0z[0], in_data[97] } & { _02_[6:0], celloutsig_1_5z, _02_[7], in_data[145] };
  assign celloutsig_1_6z[8] = celloutsig_1_0z[1];
  assign { out_data[155:128], out_data[119:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
