module FSB_tb;
reg clk, rst, WriteReg;
reg [3:0] SrcReg1, SrcReg2, DstReg;
reg [15:0] DstData;
wire [15:0] SrcData1, SrcData2;

RegisterFile iDUT(SrcData1, SrcData2, clk, rst, WriteReg, SrcReg1, SrcReg2, DstReg, DstData);

initial begin
clk = 0;
rst = 1;
WriteReg = 0;
SrcReg1 = 4'h0;
SrcReg2 = 4'h1;
DstReg = 4'h2;
DstData = 4'hA;

#10 rst = 0;
#10 WriteReg = 1;
#10 DstReg = 4'h5;
SrcReg1 = 4'h2;
#10 rst = 1;
end
always #5 clk = ~clk;
endmodule
