INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Documents/DDCA/ALU_Testbench/ALU_Testbench.srcs/sim_1/imports/DDCA/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
