# digital-logic-accelerator
A complete RTL to GDSII VLSI implementation using Synopsys tools (SAED 32nm)
