<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Task_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="my_2in_mux.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="my_2in_mux.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="my_mux4_2to1.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_mux4_2to1_my_mux4_2to1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_mux4_2to1_my_mux4_2to1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_mux4_2to1_my_mux4_2to1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_mux4_2to1_my_mux4_2to1_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="my_register_4bit.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_register_4bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_register_4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_register_4bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_register_4bit_my_register_4bit_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_register_4bit_my_register_4bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_register_4bit_my_register_4bit_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1731509039" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1731509039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731512305" xil_pn:in_ck="7984411588587293858" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1731512305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_mux4_2to1_test.vhd"/>
      <outfile xil_pn:name="my_register_4bit_test.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1731512124" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3505949271524099771" xil_pn:start_ts="1731512124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731512126" xil_pn:in_ck="5831898051502821407" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5005218439519490731" xil_pn:start_ts="1731512124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_2in_mux.vhf"/>
      <outfile xil_pn:name="my_register_4bit.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1731509137" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6613590445990383682" xil_pn:start_ts="1731509137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731512305" xil_pn:in_ck="4639543540382299977" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1731512305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_2in_mux.vhf"/>
      <outfile xil_pn:name="my_mux4_2to1_test.vhd"/>
      <outfile xil_pn:name="my_register_4bit.vhf"/>
      <outfile xil_pn:name="my_register_4bit_test.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1731512307" xil_pn:in_ck="4639543540382299977" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6709013517255219123" xil_pn:start_ts="1731512305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="my_register_4bit_my_register_4bit_sch_tb_beh.prj"/>
      <outfile xil_pn:name="my_register_4bit_my_register_4bit_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1731512307" xil_pn:in_ck="-8675397453239473896" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2461181532033226918" xil_pn:start_ts="1731512307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="my_register_4bit_my_register_4bit_sch_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
