.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
110000000000000000
001100000000000000
000000000000000000
110000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
101100000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001000
001100000000000100
000000000000000000
000010000000000010
000100110000000000
000000000000000000
001000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000011
000000000000000000000000000001000000000010000110000111
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
010000000000000000000000001011000000000010000100000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011111110101000010100000001
000000001000000000000000000011001101101000100100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111100111011100000000000000000000
000000000000000000000111101111011101100000000000000000
000000000000000000000010101011001110100000000000000000
000000000000000001000100001011111110000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001101101011101000010100000100
000000000000000000000000000011011000100100010100000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011000000100000100000000
000000000000000000000011100000010000000000000000000100
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001100000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000001000000100100000000
110000000000000000000000000000001101000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000011100001011110110100010100000000
000000000000000000000010111101111100111100000100100000
001010100000010001100000000111101010111000110100000000
000001000000100000000010010111011111010000110110000100
000000000000001000000111100011000000101001010000000000
000000000000000001000000001111000000000000000000000000
000000000000000000000000001011001110111001010100000001
000000000000001001000000000001011101100000000110000000
000000000000000001100110000111101110111001000110000010
000000000000000001000000001111001001110000000100000000
000000000000000000000000001001111110000000000000000000
000000000000000000000000000101100000010100000000000000
000000000000000000000010010101000000101001010000000000
000000000000000001000110001111000000000000000000000000
110000000000001101000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 5 3
000000000000001000000010110011001100100000010100000000
000000000000001011000110000011011000110100010110000000
001001000000000101000000011011111100000000000000000000
000000000000000000100010000001100000000010100000000000
000000000000001000000110000011000001100000010000000000
000000000000000011000000000000101001100000010000000000
000000000000000000000000000101001111101000010100000001
000000000000001101000000000101111010011000100100000010
000001000000001001100011100000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000011100001101000100001010100000000
000000000000000000000000001001011000110110100100000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000111101001000001010000100000000000
000000000000000000000100000101101111000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010010111000000000000000110000011
010000000000000000000111110000000000000001000110000001
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000110000001
000000000000001111000000000000100000000001000110000001
110000000000000000000111000000001010000001010000000000
000000000000000000000000001011010000000010100011100000

.logic_tile 8 3
000000000000001000000000000011001110101000010100000000
000000000000000101000000000011111101101000100100000001
001000000000010001100110011101001100100000010100000000
000000000000100000000010000001011101111000100110000000
000000000000001001100000001011111110000000000000000000
000000000000000101000000001101101000000000100000000000
000000000000001000000110101101111110000000010000000000
000000000000000001000000000111111010000000000000000000
000000000000001000000111110101101101111001000100000000
000000000000000001000111101011011001110000000110000000
000000000000000001000111001001011111100000000000000000
000000000000000000000000000011011110000000000000000000
000000000000000000000110011111111100010000000000000000
000000000000000000000010001111001000000000000000000000
110000000000000000000111001111001100100000010100000000
000000000000001111000000001001111101110100010100000001

.logic_tile 9 3
000000000000000000000000000001100000000000000100000000
000010100000000000000010000000000000000001000000000010
111000000000000111100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000100
000000000000001111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000111100000001000000100000110000001
000000000000000000000100000000010000000000000110000001
001000000001000000000000000000011110000100000110000000
000000000000000000000000000000000000000000000110000001
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000110000111
000000000000000111000011100000100000000001000110100001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000101
000000000000000000000011110011000000000010000110000010
110000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000011000000000000000000100000000
000000000000000000000011110011000000000010000000000001
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000001010000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010000001000000000000000100000010
000010100000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000100
000001000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000001111000110000001
000000000000100000000000000000001101001111000110100101
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000001100110110000011
000000000000000000000000001101001100110011000111100000
111010000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000001110000100000100000000
000000010000000000000000000000010000000000000000000100
000000010000000000000010000000001100000100000100000000
000000010000000000000100000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000001010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000000100000000000001101001101000001000000000000
110000000001001001000000001001001101000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000110000000101000010100000001100000011110000000000
000001010000000000000000000000010000000011110000000000
000000010001000000000000001000000000000000000100000001
000000010000100000000010100001000000000010000000000000
000000010000000000000011100000011110000011110000000000
000000010000000000000000000000010000000011110000000000
000010110000000000000000000000000001000000100100000000
000001010000000000000010100000001011000000000000000000

.logic_tile 5 4
000000000000000000000010100111100000000000000100000000
000000000000000000000110110000000000000001000000000100
111000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000100101000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000000001000101000000000000000
000000000000000000000010111001010000010100000011000001
000000010000001000000110000011011010000001000000000000
000000010000000011000000000011111010000000000000000000
000001011000000000000000001101001100000000000000000000
000010111010000111000000001101000000010100000000000000
000000011110000000000111100000000000000000100100000000
000000010000000000000000000000001111000000000000000010
000000010000001000000000000011100000000000000100000001
000000010000000011000000000000000000000001000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000

.logic_tile 7 4
000000000000000111000000001101011001101000010110000000
000000000000000101000000000111001001011000100100000000
001010100000000001000110001101011111101000000100000000
000001000000001101100010111111001000110100010110000000
000000000000001001100010110001101011100000010110000000
000000000000000001000110001101011110111000100100000001
000001000000000000000000001111101111111001010100000000
000000000000000000000000001001011000100000000111000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100001100000001001111111101000000110000000
000000110001000000000011110011001000111000100100000000
000000010000000000000110000001001111000000010000000000
000000010000000000000010000001011101000000000000000000
110000011100000111000000010001011100001000000000000000
000000010000000000100010001111011000000000000000000000

.logic_tile 8 4
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000001000000100100000100
000000010001000000000000000000001111000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000010000000000000000000000000000000
000000010010100000000000000000000000000000000000000000

.logic_tile 9 4
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000001111100000001000000000000000000100000000
000000000000101001100000000001000000000010000000000000
010000000000100000000011100000000001000000100100000001
110000000001010000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000100000001
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000001110000100000100000100
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000111000000000011100000000000000110000011
000000000000000000100000000000000000000001000111000100
010000001100100000000111100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000000000000001000000000000000000110000001
000000000000000000000000000011000000000010000111000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010111000000000000000001000000100110000111
000000010000101001100000000000001000000000000110000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000100000000000000000000000001010000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000001110000100000100000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000100000000000000000000000000000100100000000
000000010000000111000000000000001000000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010001001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000000

.logic_tile 14 4
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000001
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010001000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000001010011000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000111100011011100000110100000000000
000000010000000000000100001001111110001111110000000000
000000010000000111000000000111100000000000000100000000
000000010000000000000000000000000000000001000000000000

.logic_tile 2 5
000000000000000000000000000011111010000110100000000000
000000000000000111000000000001111111001111110000000000
111000000000000001100000011111101111010111100000000000
000000000000000000000010100001011100001011100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010011011001001000000000000000
000000000000000000000010000111011110101000000000100000
000000010000001000000000010000000000000000000000000000
000000010000000001000011000000000000000000000000000000
000001010000000001000010000000000000000000100100000000
000010110000001001000100000000001111000000000000000000
000000010000001000000010010000000001000000100100000000
000000010000001001000011100000001100000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000

.logic_tile 3 5
000000000000000001100000010000011010000100000100000000
000000000000000000000010000000010000000000000000000000
111000000000000101000110010001101010000110100000000000
000000000000000111100110000101001101001111110000000000
110000000000001101000000001011011100000110100000000000
010000000000000001000000001011001100001111110000000000
000000000000001111100010000001101001100000000000000000
000000000000000001000011100001111010000000000010000000
000000010000001111100010000001111101010111100000000000
000000010000001011000011100111011010000111010000000000
000000010000000001000010000101100000000000000100000000
000000010000001001000011110000100000000001000000000000
000000010000000011100010000001111111000110100000000000
000000010000000000000100001111111100001111110000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 4 5
000010100000000000000000000101100000000000001000000000
000000000000001101000000000000100000000000000000001000
001000000000000000000000000001000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000001110000000000010100000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000010100001010101000000000000000001000000001000000000
000001000000100101100010100000001010000000000000000000
000000010000000000000000000000000000000000001000000000
000000011010000000000000000000001011000000000000000000
000000010000000000000110000111100001000000001000000000
000000010000000000000000000000101111000000000000000000
000000010001000000000010100000001000111100001000000000
000000010000000001000000000000000000111100000010000000
110000011110000000000010100111011001101000010100000100
000000010000000000000010010111101101010100010100000010

.logic_tile 5 5
100000000000000001100010110000000001000000001000000000
000000000000000000000111110000001101000000000000001000
001000000000001001100000000000011100001000011100000001
000000000000000001000000001001011000000100100101000101
010000000000000000000010100111001000000001011110100000
010000000000000000000111111101100000010100000110000000
000000000000000000000000000000001000001000011110100000
000000000000000000000000001001001101000100100110000000
000000010000000000000110000000001001001000011100000001
000000010000000000000000001101001000000100100110000000
000000010000000000000000010101001001001000010100000001
000000010000000000000010000000101000001000010110000000
000000010000000000000000011000001000010100000100000001
000000010000000000000010001011010000101000000110000100
110000010000000000000000000000000000110110110000000000
000000110000000000000000001001001011111001110010000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 5
000000000110000000000000010111011110000000000000000000
000000000000000000000010000011101010000010000000000000
111000000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000010000000
110000000110001111000000001111001111000000000000000000
110000001110000001100000000011101101000001000000000000
000000000000000000000000000011111100000001010000000000
000000000000001111000000000011010000000000000000000000
000000010000001001000000001101011101000000000000000000
000000011110000111100000000011001101001000000000000000
000000010000000001100000001001001011101000010010000000
000001010000001111000011110101101110010110100000000000
000000010000001000000111111101011101001000000000000000
000000010000000111000011100011001101000000000000000000
000000010000001001000000000000011110000100000100000000
000000010000000111000000000000000000000000000010000000

.logic_tile 8 5
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
010010100000100000000010000000000000000000000000000000
110001000001000000000100000000000000000000000000000000
000000000000000011100000000101100000000000000100000000
000000001000000000000000000000000000000001000000000000
000000010000000000000110000000000000000000000000000000
000000011110000001000010110000000000000000000000000000
000001011010000001000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000011000000000000011011100010111100000000000
000000010001111011000000001011101100000111010000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000000

.logic_tile 9 5
000000000000000101000111110001011011000110100000000000
000000000000001101000110000011011111001111110000000000
111000000000000000000110110011111000100000000000000000
000000000110000000000010100011011101000000000000000100
010000000000001111000000000101100000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000000000011100000000111001000010111100000000000
000000001000001101100010010111011111001011100010000000
000010110010000101100110100111011101010111100000000000
000000010000100111000000000111011101000111010000000000
000010010000001000000110010001000000000000000100000000
000001010000000001000011100000000000000001000000000000
000000010000001111100000001001011000010111100000000000
000000010000001011000011110101111010001011100000000000
000010010001000000000110100000000000000000000100000000
000000110001000000000000000101000000000010000000000000

.logic_tile 10 5
000000000001000000000000000101000000000000000100000000
000000000110000000000000000000000000000001000000000000
111010100000001111000000001111101011010111100000000000
000000000000000001000000000111111000001011100000000000
110000000000000000000111010000000000000000000000000000
110000000000000111000111100000000000000000000000000000
000000000000001000000000001011111001010111100000000000
000000000000000111000000000011101010000111010000000000
000000010000100000000000011000000000000000000100000000
000000010001000000000011000111000000000010000000000000
000000010000000001000000010000000000000000100100000010
000000010000000000000011000000001011000000000000000000
000000010010000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000111000010100011000000000000000100000000
000000010000000001100000000000100000000001000000000000

.logic_tile 11 5
000000000000001111000000011011001111100000000000000000
000000000000001111000011001101011100000000000000000100
111000100000001111000111001001101001000110100000000000
000001000000000001000111101111011000001111110000000000
110001000000101111100010001001111011010111100000000000
010010100001010101000010111001101010000111010000000000
000000000000011111100110000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000011110001001100000010001000000000000000100000000
000000010000000111000011100000000000000001000000000000
000000010000001000000010000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000100000000000010101011100000110100000000000
000000010001010000000010001101011010001111110000000000
000000010000000000000000001001001100010111100000000000
000010110000001111000010000111001011000111010000000000

.logic_tile 12 5
000000000000001111100010000000000001000000100100000000
000000000000001001000000000000001001000000000000000000
111000000001011000000000010011111110010111100000000000
000000000000001011000011110101011011001011100000000000
110000101110001000000000000000000001000000100100000000
010000000001000001000010100000001010000000000001000000
000000000000000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000001010000000000000000000001001001010111100000000000
000000110000000000000011110001011000001011100000000000
000000010000000000000000000000000000000000000000000000
000010010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000001101100110000001100000000000000100000000
000000000000000111000000000000100000000001000000000000
111000000000000111000011110111111000100000000000000000
000000000000000111100110001001111000000000000000000001
110000000000000011100000010000000000000000000100000000
100000000000000001100010001111000000000010000000000000
000000000110000000000010100111111001010111100000000000
000000000000000000000000001101001000000111010000000000
000000011000000000000111000011100000000000000100000000
000000010000000000000000000000100000000001000001000000
000000010000100000000011100000000000000000000000000000
000000010000010000000100000000000000000000000000000000
000000010000000111000111101011001010000110100000000000
000000010000010101100010001101101110001111110000000000
000000011110100101100110000001001010010111100000000000
000010110001000000000000000111001111000111010000000000

.logic_tile 14 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000100000000000000011100000000000000100000000
000000000001010000000000000000000000000001000000000000
110000000000000001100000001111101100010111100000000000
010000000000000000000000001011011010000111010000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000001
000010010000000011100010100000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000001111000010100000001111000000000000000000
000000010000000000000000000011000000000000000100000000
000000010000000000000000000000000000000001000001000000
000001010000001000000010010001000000000000000100000000
000010110000001011000011110000100000000001000000100000

.logic_tile 15 5
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000001100000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000001100010100000000000000000000000000000
110000000000000111000100000000000000000000000000000000
000000000000000000000000000101011111010111100000000000
000000000010100000000000000011001100001011100000000000
000000110010000001100000000101000000000000000100000000
000001010000000000100000000000000000000001000000000100
000000010001000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111100111110000000000000000000000000000
000000010000000000100010100000000000000000000000000000
000000010000000111000000000001001010100000000000000000
000000010010000000000000001111111001000000000000000100

.logic_tile 16 5
000000000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111101101000110100000000000
010000000000001111000010111011011011001111110000000000
000001000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000010010000001010000100000100000000
000000010000000000000011000000000000000000000000000000
000000010000000101100000001111011110010111100000000000
000001010000000000000000000011011011001011100000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000011100001000000010000000000000000000000000000000
000000010000000001000100000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100000001011101010000110100000000000
000000000001000000000000000011111110001111110000000000
000000010000000000000000000000011000000100000100000001
000000010000000000000000000000000000000000000000000000
000000010000100011100000010101100000000000000100000000
000000010001000000100010100000000000000001000000000000
000000010000010000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000001000100000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000

.logic_tile 2 6
000000000000000111100110010001001111010111100000000000
000000000000000000000011011001001001001011100000000000
111010100001001111100000011000000000000000000100000000
000001000000101111100010101111000000000010000000000100
010000000000000101000010011101001110010111100000000000
110000000010000000000111000011101111000111010000000000
000110000001011111100000010111101101010111100000000000
000101001110100111000011100011101000001011100000000000
000000000000001111000010111101111101010111100000000000
000000000000000011000110000111001000001011100000000000
000000000001011001100110000101100000000000000100000000
000000001110100101000011110000000000000001000000000000
000000000000001011100111000001011100100000000000000000
000000000000001011100100000101111101000000000000100000
000000000001010001000010011111011100000110100000000000
000000000000100000000011111101011101001111110000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000001010111100000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
110001000000000000000011101001111111000110100000000000
110000001000000000000100001111011001001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000001000000000010100000010000000000000000000000
000000000001010000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000100000000010010000000000000000000000000000
000001001110010000000011100000000000000000000000000000

.logic_tile 4 6
000000000000000001100000000001000000010110100000000000
000000000000100000100010010000000000010110100000000000
111010000000001111100010101000000000000000000100000000
000001000000001001100100000001000000000010000001000000
010000000000000111100110010000000000000000000000000000
010000000000000000100110010000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101011000000100000000000000
000000000000000000000000000000111011000100000000000000
000010100000000000000000000000000000010110100000000000
000001101110000000000000001101000000101001010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000001111011010000000000100001
000000000000000000000000000000001101010000000000000000
001001001000000101000000000111100000000000000100000000
000010000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000111000000000010000000000000
000111000001000000000000000111001100101010100010100001
000101000000100101000000000000010000101010100001000001
000000000000000000000000010000000000001001000000000001
000000000000000000000010001011001110000110000001000010
000010100000100000000000010011001110010100000010000000
000000000000000000000010010000100000010100000011100001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010001000000001000000000010110100000000000
000001000000100000000000000001000000101001010000000000

.ramt_tile 6 6
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000010100000000000000000000000000000
000010000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000011101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001100000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000011000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000

.logic_tile 8 6
000001000000000000000000000000011000101000000000000000
000000100000000101000000000001000000010100000000000100
001000001010000111000111000101100000000000000100000001
000010100101010000100100000000000000000001000110000001
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000011100000000000001100000100000110000010
000000000110000000100000000000010000000000000100000001
000000000000100000000000000001100000000000000110000101
000000000001000000000010000000100000000001000101000100
000001000000000111000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000011100011100000000000000100000100
000000000000000000000100000000000000000001000111000011
110110000000000000000000000000000000000000000000000000
000101001110000000000000000000000000000000000000000000

.logic_tile 9 6
000000100000000000000010011000000000000000000100000000
000000000000000000000111011111000000000010000111000011
001000001010000000000111000001100000000000000110000010
000000001110000000000010010000100000000001000111100011
110000000000000001000110001101011010100000000000000000
010000001000000101100010010011011011000000000000100000
000100100000000111000000001101101010000110100000000000
000110101100000000100010101001001001001111110000000000
000000000000000000000000010000001110000100000110000100
000000000000000000000011110000000000000000000110100001
000000000000011000000000000001000000000000000110000100
000000001110100101000000000000100000000001000110000001
000000000000001000000000000101000000000000000100000000
000000000000001111000000000000100000000001000110000011
110010000001010000000010000000000000000000000000000000
000001001100100000000000000000000000000000000000000000

.logic_tile 10 6
000000000010001111000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
111000101010001000000000000000011000000100000100000000
000001000100000101000000000000000000000000000000000001
110000000000000011100111100000000000000000000000000000
110000000000000000100110110000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000100001101000111000000000000000000000000000000000000
000000000001000000000000000101111100010111100000000000
000000001100000000000000001001011110000111010000000000
000001000000000000000010001111100000101001010000000000
000010000010000000000000001011000000000000000000000000
000001000000100101100111000001001010000110100000000000
000000100001010000000000000001011011001111110000000000
000100000111010001100000000000001010000100000100000001
000100001101010000100000000000000000000000000000000000

.logic_tile 11 6
000000100001000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000011000000000010101000000000000000100000000
000000001000100011000010100000000000000001000000000000
110000000000100111000000001000000000000000000100000000
110000000000010000000000000001000000000010000000000000
000011000001000000000000001001011001100000000000000000
000010000010000000000010101101011100000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000101001000000000010000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000111100000000000011110000100000100000000
000000101000100000100000000000000000000000000000000000

.logic_tile 12 6
000000000001000111100000010001011010000110100000000000
000000001000000000000010000011001010001111110000000000
111000100000001011100000001111111101010111100000000000
000000001000100111100000000001111101001011100000000000
110000000110001111000000000011000000000000000100000000
110000000000000001100000000000100000000001000000000000
000010100111000000000000011001101110100000000000000001
000001100001011101000011111111001010000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000001011100111011011101001010111100000000000
000001101110000101000011001011011100001011100000000000
000000001011000001100010000000000001000000100100000100
000000000000000000000000000000001110000000000000000000
000000000000000111100110011000000000000000000100000000
000000100000000000000010101101000000000010000000000000

.logic_tile 13 6
000000000000000000000011100000000000000000000000000000
000000001000001001000111110000000000000000000000000000
111000000110000000000000000011100000000000000100000000
000001000000100000000000000000000000000001000000000000
110001000000000000000000000001000000000000000100000001
010010000000000101000000000000100000000001000000000000
000100100110000000000010000001000000000000000100000000
000100000001010000000000000000000000000001000000000000
000000000000000000000000010000000001000000100100000000
000010100000000000000011010000001101000000000000000000
000000000110001000000110110000000000000000000000000000
000010101110000111000011110000000000000000000000000000
000000100000000000000000000011101011010111100000000000
000000001000000000000000001001101011001011100000000000
000010000000000000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000

.logic_tile 14 6
000001000010000000000000000000000000000000100100000000
000010000000001111000000000000001000000000000000000000
111100000000001101000000000000000000000000000000000000
000100001110000111100000000000000000000000000000000000
110000000000000000000000000011011001000110100000000000
010000000000000000000000000011001000001111110001000000
000100001000000000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
000010000000000001000111000000000000000000000000000000
000000001000001001000111100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000010000110000000000000010000000001000000100100000000
000001001110000000000011110000001111000000000000000000

.logic_tile 15 6
000000000000000000000010101000000000000000000100000000
000000000000000000000110111011000000000010000000000000
111000000000010000000000010101001000000000000001100110
000010100001100000000010101001111110100000000001100100
110000000000010000000010011001011010000000000011000101
110000000000100000000011111101111001100000000011100100
000010100110001000000111001001101100010111100000000000
000001000010000001000111100101101011001011100000000000
000000000100001000000111000000001100000100000100000000
000010000000000011000100000000010000000000000000000000
000001000010100000000000000000000000000000000000000000
000010100001000000000011110000000000000000000000000000
000000000000010000000111000101101001000000000011100111
000000001100100001000000001001111011000010000001000111
000000000000000000000000000000000000000000000000000000
000000100110100000000000000000000000000000000000000000

.logic_tile 16 6
000010000000000101100110010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
111000000000000000000000010000000000000000100100000000
000000000000001101000010000000001100000000000000000100
010000000000000000000111000011001110000000000011000011
010000000000000000000000000001111011000100000001100100
000001000000000101000000000101111001100000000000000000
000010101000000000000000001001001100000000000000100000
000000000000000111000010101000000000000000000100000000
000000000000000000100100001111000000000010000000000100
000001100000001001100110001001111100010111100000000000
000011100000000101000000001011101000000111010000000000
000000000000000000000111000011001110000000000011100110
000000000000000000000010111101111000001000000011100101
000000000000000000000010000000001110000100000100000000
000000001000000000000000000000010000000000000000000000

.logic_tile 17 6
000010100000000000000000000000000000000000000000000000
000001000000001001000010000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000101111100000000000010100111
000001000000000000000011110111011011000000100001000101
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000001010111100000000000001010000100000100000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000001000000000111100000000001000000100100000000
000000000000000000000100000000001010000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000001000000000000000111011111010111100000000000
000000000000100101000000000101011001001011100000000000
111000000000000101000000000101100000000000000100000000
000000000000000000100011100000000000000001000000000000
110010100001000001100000000101111000100000000000000000
010000000000001111000000000011001000000000000010000000
000000000000000111100000000000000000000000000000000000
000000001010000101100000000000000000000000000000000000
000000000010001000000000010000001010000100000100000000
000000000000000001000010110000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001100011100011111111000110100000000100
000000000000001001100100000111011111001111110000000000
000000000000000000000110010111000000000000000100000000
000000001100000000000011100000100000000001000000000000

.logic_tile 3 7
000000000000000001100010100011100000000000000100000000
000000000010000000000100000000000000000001000000000000
111000000000001000000111001001101110010111100000000000
000000001110000101000100001001011001000111010000000000
110000000000000111000110000001001010001000000000000000
100000000000000000000010100101011011101000000010000000
000011100000000000000000000000000001000000100100000000
000011000000000000000000000000001110000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000001000000010000000001110000100000100000000
000000001000000101000100000000000000000000000000000001
000010100000001000000000000000011100000100000100000000
000001000000000101000000000000010000000000000000000000

.logic_tile 4 7
000000000000001000000000000000000000000000000110000011
000000000000001001000000000011000000000010000101000111
001010100000000111000000000000000000000000100110000000
000001001100000111000000000000001011000000000111100111
110000000000001000000000010101000000000000000110000000
110000000000000011000011000000000000000001000111000101
000011000000000000000000000000000001000000100110000011
000011000000000001000011100000001011000000000101000101
000010000000001000000000001000000000000000000110000000
000000000000001101000010000001000000000010000110000111
000000000001010000000011100000000001000000100110000001
000000000001110000000100000000001000000000000110000000
000000000000000000000010000000011100000100000100000100
000000000010000000000100000000010000000000000111000101
110010100000000000000000000001001101001000000000000000
000001000000000000000000000000011010001000000001100000

.logic_tile 5 7
000000000000000111100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111010100000000000000000000011001011010111100000000000
000001000000000000000000000001101101001011100000000000
010000000000000111000011110000000000000000000100000000
110000000001010000100011111001000000000010000000000000
000010100000001000000000000111101111010000000010000000
000001001010000101000000001101101110110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000001100000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001010000000110000000000001000000100100000000
000000000000001111000000000000001010000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001001010100000000000000000000000000000
000010000001010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000100010000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000010000000111110111000000000000000100000000
000010000000100000000111110000100000000001000000000000
010000000000001000000011100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000100010100000000000000000001100000000000000000100
000000000000000000000000001101011000101000000000000000
000000000000000000000000001001010000000000000010000010
000000000001110111100000000000000000000000000000000000
000000001110110000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000101100111100001000000000000000100000000
000000000000000001000011100000100000000001000000000010
111001001000000000000000010001000000000000000100000000
000010100010000000000011100000000000000001000000000000
010000000000000011100000010001011111010111100000000000
010000000000001111000011100101001001001011100000000001
000001100000101011100000001000000000000000000110000000
000010001000011001000000000101000000000010000000000000
000000001010010000000000001000000000000000000100000100
000000000000100000000000000011000000000010000000000000
000001000110000000000000000101101111010111100010000000
000010001110001111000000000101001110001011100000000000
000000001000100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000100100000100
000000000000000001000000000000001011000000000000000000

.logic_tile 9 7
000001000000000000000000000000001010000100000100000000
000010100000000000000000000000000000000000000000000000
111001100100000000000000000000000000000000000100000000
000001001010000000000000001011000000000010000010000000
110000100000000000000000000000001010000100000100000001
010000000000000101000010000000010000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000001101000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000

.logic_tile 10 7
000001000000001111100000000111100000000000000100000000
000000100000000101100000000000000000000001000000000000
111000000000001000000000001001111110000110100000000000
000000000010101111000000001111011010001111110000000001
010000000000001000000111100000000000000000100100000000
110000000000000001000000000000001100000000000000000000
000000000000000101000000000000000000000000100100000000
000001000110000000000000000000001110000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001010001100011100001011101010111100000000000
000000100000000001000000001111001101000111010000000000
000000000000001000000000010000000000000000000000000000
000000000100011001000010100000000000000000000000000000
000000100000001001000010011101111110000000000000000010
000010100000001001000011110011001000000110100000000000

.logic_tile 11 7
000000000000000111100110100111011011010111100000000000
000000000000100001000000001011101100000111010000000000
111010100010001111100000001001111110010111100000000000
000001000011000001000000000011011000000111010000000100
010000000000000000000010001000000000000000000100000000
110000000000000000000100000111000000000010000000000000
000000000000100111100011100101111010000110100000000000
000000100100010111100100001001101110001111110000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001000000000000000000000
000000000000000101100011100000000001000000100100000000
000000000000000001000100000000001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000110000110010111000111001000000000000000000100000000
000101101010000000000100001011000000000010000010000000

.logic_tile 12 7
000000100001010101000010000111000000000000000100000000
000000000000000000100000000000000000000001000000000000
111001001011010011100000001000000000000000000100000000
000010000001000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000001100110001000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000001000000000000000001010000100000100000000
000000000000000001000010010000010000000000000000000000
000000000001000011100000000000000000000000100100000000
000000001000100000100000000000001001000000000000000000
000000000000100000000010000001100000000000000100000000
000000000001001111000000000000000000000001000000000100
000000000000000000000000000111001101000110100000000000
000000001110000000000000000001101010001111110000000000

.logic_tile 13 7
000000000000000101100000000101011010010111100000000000
000000000000000000000000000101101111000111010001000000
111000000000000011100000010101100000100000010000000000
000001001100001001100011110000001000100000010000000000
010000000000000101000010010000000001000000100100000000
110001000000000000000110000000001000000000000000000000
000000001110001111100110101011111101000110100000000000
000000100000000111100000000001101111001111110000000000
000000100000000000000000001111011011000110100000000000
000001000000000000000000001001101110001111110000000000
000011100001000111100010000000000001000000100100000000
000010000000101001000111100000001100000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010101110001001100111011111111011100000000000000000
000011100000000001000011100111111101000000000010000000

.logic_tile 14 7
000010000000001111100110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000110010111000111010000000000000000000000000000
000000000110000000000010010000000000000000000000000000
110000000000000101100010100001100000000000000110000000
010000000000000000000100000000100000000001000000000000
000010100001000000000000001001011100010111100000000000
000000001110000000000000000001011110001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000100000000010010000001110000100000100000000
000010100110000000000011010000000000000000000000000000
000000000000000001000110000001011110100000000000000010
000000000000000101100000001101011111000000000000000000
000000000000000000000000011001101010000000100000000001
000000000000000000000010101011101001000000110000000000

.logic_tile 15 7
000000000000001000000110010000000000000000001000000000
000000000100000011000010010000001011000000000000001000
111000000000100000000000000000000000000000001000000000
000000000000010000000000000000001010000000000000000000
010000000000001101000111000000001000001100111100000001
100000000000001011100110100000001101110011000100000100
000010100000000000000000010000001000001100110110000000
000010100000000000000011101001000000110011000100000000
000000000000001000000011111111001100011111110100000000
000000000000000101000010001011011010111111110100000100
000001000100000000000000010111001001010111100000000001
000000000000100000000011101111011011000111010000000000
000000000000000111100000000101011110000110100000000000
000000001010000111000010100011101000001111110000000000
110101000000010000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000110110000000000000000100100000000
000000000000001101000010100000001111000000000000000000
111001100100010000000000010101111010000001000011100111
000001000001110000000011011101101001000000000011100100
010000000000000000000011111000000000000000000100000000
110000000000000000000010101001000000000010000000000000
000000000010100011100111010101101001000010000010000111
000000000000011111000111001001011011000000000011000101
000000000000000000000000010111011010010111100000000000
000000001010000000000010010001101101001011100000000000
000000001111110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001111000000000000000000
111000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000011100111001000000110100000000000
000000000000000001000000001011011010001111110001000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000011010000100000100000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 8
000000000000001111100000010001011110010111100000000000
000001000000000111100011011001001110001011100000000000
111010100000000111000011100001001011010111100000000000
000001000000000000100100001101011111000111010000000000
110000000000001001100011110101100000000000000100000000
010000000000001001000111110000100000000001000010000000
000010100001011101000110111011011010010111100000000000
000001000000100001100011101011011010000111010000000000
000100000000001000000000011111011001010111100000000000
000000000000101111000011011011101110000111010000000000
000010100000011000000111111101111100000110100000000000
000001000000100101000010001001001000001111110000000000
000000000001001101100110000000000001000000100100000000
000001000000000001000011110000001111000000000000000000
000010000001010111000011110101001111100000000000000000
000001000000001001100110010111011010000000000000000001

.logic_tile 3 8
000000000001000111100111100000000000000000000100000000
000000000010000000000000001101000000000010000000000000
111010100000101000000110010000000000000000100100000000
000001001100011001000110010000001010000000000000000000
110010000000000000000110001001001001010111100000000000
000000001000000001000111111101011111001011100000000000
000100000001110000000010100001100000000000000100000000
000100000000110000000000000000000000000001000000000000
000000000000000000000000010000001110000100000100000000
000000000100000000000010000000010000000000000000000000
000000000000001000000010000011011101000001000010000000
000000000000000101000110001101101101001001000000000000
000000100000010000000000000111011001010000000000000000
000000000000000001000010000000011101010000000000000100
000010000110000000000110000001100000000000000100000000
000001000000000000000000000000100000000001000000000000

.logic_tile 4 8
000000100000001111100000000000000000000000000100000000
000000000010000101000000001101000000000010000000000000
111010000000100000000111100000000000000000000000000000
000001001101010000000010100000000000000000000000000000
110000000000000101000010101000000000100000010000000000
010000000000000000000000000101001000010000100010000000
000100000001010001000000000000001010000100000100000000
000100000001110000000000000000000000000000000000000001
000000000000001000000000001000000000000000000100000000
000001000000000001000011111001000000000010000000000000
000010001000000000000000000011101101000110100000000000
000001000100001111000000000001001001001111110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
000101001110100000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000011000000000000000100000000
000001000000000000000011110000000000000001000000000000
111010000000011111100000001111101011010111100000000000
000001001010100001100010100001001101000111010000000000
010000000000000111000111101101101011010111100000000000
110000000000100000000010100001111010000111010000000000
000110100110110001000000010000001000000100000100000000
000010000100110000000011100000010000000000000001000000
000010001110000001100000010000000000000000000100000000
000000000000000000100010011011000000000010000000000000
000000000110010001100110000000000001000000100100000000
000000101111110000100000000000001100000000000010000000
000000100000010001100110001101100000010000100000000100
000001000000000000000100001001101110110000110000000000
000010100000000011100000000111000000000000000100000000
000001001110000000100000000000100000000001000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000100000000000000000000000000000
000011100001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000110110000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000111010000000000000000000000000000
000010000001110000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000011000001000000000000000000000000000000

.logic_tile 7 8
000000000000001000000000010000001010000100000111000000
000000000000000011000011110000010000000000000101100100
001010001001010000000000000000000000000000000000000000
000001001101110000000000000000000000000000000000000000
010000000000000000000000000000000001000000100111000001
010000000000000000000011110000001011000000000111000101
000100001010000000000111100001000000000000000110000000
000100000000000000000100000000000000000001000100100100
000000100000000000000000000000000001000000100110000000
000001000000000000000010000000001111000000000101100100
000000001000100000000010000011000000000000000110000000
000000100000000000000100000000100000000001000101000101
000000000000000001000000000011100000000000000100000100
000000000100000000000000000000100000000001000110000111
110000000000100000000011100000001110000100000100000110
000000100000010000000100000000000000000000000101100001

.logic_tile 8 8
000000000000001000000000010111111110000100000010000000
000000000000001011000011110000101110000100000000000000
111000000001010000000010101000011010101000000000000000
000010100000100000000100001011010000010100000000000000
010000000000001001100000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000111000000000000000010000000000000000000100100000000
000111000000000000000100000000001100000000000000000001
000000000000000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000011100001011000000110010000011100000100000100000000
000011001111001011000011010000010000000000000000000100
000000000000100001000000000101011000000110000000000000
000000000001000000000000000101011000000001000000000001
000010000000001000000000000000011100000100000100000000
000011101110001001000010000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010001000000000000000010000000000000000000000000000
000001001010000000000011110000000000000000000000000000
110000000001100000000000000000000000000000000000000000
110000000001010011000000000000000000000000000000000000
000001001001001000000110000000000000000000000000000000
000010001101111111000000000000000000000000000000000000
000000000000000000000000001101101011010111100000000010
000000000110000000000000001111001011000111010000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010100000100000000111000001100000000000000100000000
000000001001000000000000000000100000000001000000000000

.logic_tile 10 8
000000000000000101100000000000000000000000000100000000
000000000010000000100000000101000000000010000000000000
111001000001010000000000001011111000000001000000000000
000010001001111111000011111011011111000110000001000000
110000100000000111000000010000001110000100000100000000
010001000000000111000010000000000000000000000000000000
000101001010010000000010000101111000010111100000000000
000110000000100000000011111101101000000111010000000001
000000100000001000000010000000001010000100000100000000
000001000000000001000011100000000000000000000000000000
000010100001001000000111000001101101000110100000000000
000001101000100001000100001011001011001111110000000000
000000000000100000000111110000000000000000000100000000
000000000001000001000010101111000000000010000000000000
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000001000000010100000011100000100000100000000
000000001000000111000000000000000000000000000000000001
111000000110100000000000010000000000000000000000000000
000010101101001111000011100000000000000000000000000000
110000000000000000000111100000000001100000010000000000
110000000000000000000100000001001001010000100000000000
000100000000000111100110000101111111100000000000000000
000100000000001101000011111001101111000000000000000100
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100010011100000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000000000000000000010001101111010000110100000000000
000001001000000000000000000101011000001111110000000000
000000100000000101100000011101011000000110100000000000
000000100010000001000010000111101101001111110000000000

.logic_tile 12 8
000000000000101000000000000000001010000100000100000000
000000000011011111000000000000000000000000000000000000
111011001010100000000000000111000000000000000100000000
000011000001010000000000000000000000000001000000000000
110000000001000000000000000000000001000000100100000000
000000000000001001000000000000001110000000000000000000
000000101011010000000000000000000001000000100100100000
000010100000101001000010000000001101000000000000000000
000000000000001000000000010000000000000000000000000000
000000001000000001000011000000000000000000000000000000
000000000000000000000010001001001101010111100000000000
000000001101010000000000001101001010001011100000000000
000000000001000011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010111000000000011000000000000000100000000
000011100000100000000000000000100000000001000010000000

.logic_tile 13 8
000000000000000000000111000000011100000100000100000000
000001000000000000000000000000010000000000000000000000
111010001000000000000111100101101101000110100000000000
000001100000000000000000000101101010001111110000100000
110000000000000000000111100000000000000000000100000000
100000000001000111000000001111000000000010000000000000
000110101010001000000111100000001110000100000100000000
000100000000000111000100000000000000000000000001000000
000000100000001000000110100001100000000000000100100000
000010000000000001000100000000100000000001000000000000
000000000001010000000010000000000000000000100100000000
000000001110100000000000000000001001000000000000000000
000000000000001001000111000000001100110000000000000000
000000000100000011000000000000011011110000000000000000
000000000001010000000000000000000000000000100110000000
000010100000000000000000000000001110000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111010000000001000000110010000000000000000000000000000
000001100000000111000011110000000000000000000000000000
110000000000001001000000011000000000000000000100000000
110000000000001111000010101101000000000010000000000000
000010000110010000000010001101011000010111100000000000
000001000011100000000000000011011011001011100000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000010111000000000000000000000000000000000000
000010001111100001000000000000000000000000000000000000
000000000000000000000111001111111001010111100000000010
000000000110000000000100000011111000001011100000000000
000000000000000000000000010000000000000000000100000000
000010101010000000000011100101000000000010000000000000

.logic_tile 15 8
000000000000000000000010100101101000000100000011100011
000000000010000111000010100101111001000000000001000111
111000001010001000000010110001101101000110100000000000
000000001010000111000111101011001101001111110000000000
110000100000000111100000011101001011010111100000000000
110001000000000001100011011001101010000111010000000000
000100000101010001100111000101100000000000000100000000
000000000000010000000010010000100000000001000000000000
000000000000001000000110100001011010000000000010100101
000000000000000001000010000101111001000100000001100100
000010000000000000000010000001000000000000000100000000
000000000101000000000000000000000000000001000000000000
000000000100000000000011100001111010100000000000000000
000000000000000000000000000101111101010001010000000000
000000000101000111000000011001011110110100000000000000
000000100000100000000010001111101001111100000001000000

.logic_tile 16 8
000000000000100000000111000011001000000000100010000101
000000000001010000000100001011111100000000000011100101
111011101010000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
110000000000000000000000000001001100000000000011000110
110000000000000000000000001011111100100000000001000111
000010100000010000000000000000011100000100000100000000
000000001010100000000000000000000000000000000000000000
000010000000000000000110010001001100000000000010100101
000000000000000001000110011011111100000001000000000101
000000001011001000000000000000000000000000000000000000
000100000001110011000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000011010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000001111111000000001000011100010
000000000000000000000000001111111010000000000001100101
111000000001110000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000001001111110100000000010000010
010000000000000000000000001111111010000000000001100100
000000000000000000000000001101011111000000000011000010
000000000000000000000000001001011111010000000001100101
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000100010000000110011111000000000010000000000000

.logic_tile 18 8
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001101000110100000000000
000000000000000000000000001011001111001111110010000000
000000000000001011100111000000000000000000100100000000
000000000000000011000000000000001111000000000000000001
000000000000000000000110100000000000000000000100000000
000000000000000000000011101011000000000010000010000000
000000000000000000000111100000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 2 9
000010100000000111000010110101101001100000000000000000
000000000000000000000111100111011000000000000000000100
111000000000001111100110101101101100010111100000000000
000000000000000001100000001001001000001011100000000000
010000000000000111100010000111100000000000000100100000
010000000000000000100100000000000000000001000000000000
000000000000000011100000000000000000000000100110000000
000000000000000111100000000000001100000000000000000000
000000100000000111000000010111111001010111100000000000
000000000000001001100010101011101110000111010000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000011100000000000000100000000
000010100000000000000000000000100000000001000000000000
000000000000000011100000010000001010000100000100000000
000000000000001111100010000000010000000000000000000000

.logic_tile 3 9
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000100000
111000000000010000000011100011100000000000000100000000
000000001110100000000000000000100000000001000000000001
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001011000000000000000000
000010100000000000000111000000000000000000000100000000
000001000000000000000100001111000000000010000000000001
000010000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000001100000000000010000000010000000000000010000000
000000000000000000000011100000000000000000100100000010
000000000000000000000110110000001100000000000000000000
000010100000010000000000000000000000000000000000000000
000001001101100000000000000000000000000000000000000000

.logic_tile 4 9
000001000000000111100011110011011101100000000010000000
000000100000000000000010011001101011000000000000000000
111000000010011101000000000000011000000100000100000000
000000001100101011100010110000000000000000000000000000
110000000000001001100011100101100000000000000110000000
010000000000001001000110000000100000000001000000000000
000000000101010001000110010001111010000110100000000000
000000001110101101000011101101101010001111110000000100
000000000000000000000111100011100000000000000100000000
000000000010000000000110000000100000000001000000000000
000000000000010001100010001101001110010111100000000000
000000001010100000000000000101101011000111010000000000
000000000000000111100110100001101010010111100000000000
000000000000000000000000001111011011000111010000000100
000000000000000011100000000111101010010111100000000000
000000000100000000000000001001001000001011100000000000

.logic_tile 5 9
000000000000001111100000000001011111010111100000000000
000000000000101111100000000001001111001011100000000100
111000000000000000000111000111100000000000000100000000
000000000000000000000100000000000000000001000000000100
110001000000000000000111000000000000000000000000000000
110000101110100000000100000000000000000000000000000000
000011100111010000000000001000000000000000000100000000
000011000010000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000100000000010000000011100000100000100000000
000000000111000000000100000000010000000000000000000000
000010000000010001000110000101000000000000000100000000
000000001100000111000000000000100000000001000000000000

.ramb_tile 6 9
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000001010000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
010000000000000000000111100000011100000100000100000000
110000000000000000000100000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000111100000001100000100000100000000
000000000000000000000000000000010000000000000001000000
000000100110000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000010000001000000000000000100000000
000000100000000000000000000000000000000001000000000000
000100100000110000000000000111000000000000000100000100
000001000000000000000000000000100000000001000000000000

.logic_tile 8 9
000000000000000111000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
111000100010011000000000011001111001010111100000000000
000001000100110001000010100011011011001011100000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000101001000001000000010000000000000000000000000000
000011100110000000000011010000000000000000000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000001010001000000000000000000000000100100000000
000000000001110000100000000000001000000000000010000000
000000000000000011100111000000000000000000000100000000
000000000000000000100000000111000000000010000000000001
000010100010000000000000000000000000000000100100000000
000001100001010000000000000000001100000000000000000000

.logic_tile 9 9
000010100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100010101011100000001011111001000001000000000000
000011101110010001100011111101101010000010100001000000
110000100000000101000011110000000000000000000000000000
110000000000000000100011110000000000000000000000000000
000000000001101001100111111101011010100000000010000000
000000000000111011100111000001001000000000000000000000
000000000000100000000000000000000001100000010000000000
000000000001010000000000000111001001010000100000000000
000000000001101000000110000000000000000000000000000000
000000000100010011000010100000000000000000000000000000
000000000000000111100111000011101011010111100000000000
000010000110000000000100001101111011000111010000000000
000011101010000000000000000000011100000100000100000000
000010001010000000000000000000000000000000000000000000

.logic_tile 10 9
000001000000001000000000000000000000000000100100000000
000010100000001011000000000000001000000000000001000000
111000000000000001100000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
110000000000010000000000010000011010000100000100000000
110000000000000000000011100000000000000000000000000000
000000000100000000000000000011100001100000010000000000
000000000000001001000010100000001000100000010000000000
000000000000100000000110011111101100000001000000000000
000000000001000000000010111011111101000010100000000001
000000000001010000000000010000000000000000000100000000
000000100000001111000010101101000000000010000000000000
000000000010000000000111010000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000001101010000000000001011111000010111100000000000
000000000000100000000011111101011111001011100001000000

.logic_tile 11 9
000001000000000000000110010000000001000000100110000000
000000100000000000000011010000001001000000000000000000
111010100000000111000110001111101000000100000000000000
000001001101000000000011101101011001001100000000000001
110000000000000000000000000011100000000000000100000000
010000000000000000000000000000000000000001000000000000
000000100110000001000111110000001101110000000000000000
000000000000000000000111010000001111110000000000000000
000000000000001000000000010001100000000000000100000000
000000000000001011000011100000000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000101000000000001111011001010111100000000000
000010100001011111000000001111011010001011100000000000
000100000001010001000010000000011010000100000100000000
000000000000100000000010010000010000000000000000000000

.logic_tile 12 9
000000100000000000000000010000000000000000000100000000
000001000000000000000011001001000000000010000000000000
111001000000010000000000010000000001000000100100000000
000010001011110000000010010000001011000000000000000000
110010000000000000000011110111001101000001000000000000
000000000000100111000011011011101001000110000000000100
000000001000101000000000010000001010000100000100000000
000000100001000001000011110000010000000000000000000001
000000100000000001100000010101000000000000000100000000
000001000001000000000010100000100000000001000000000000
000011100110000000000000000000000001100000010000000000
000011000000000000000000001111001010010000100001000000
000000000000000000000111000000000000000000000100000000
000000000000000000000010011111000000000010000000000100
000001000000000000000000000000000000000000000100000001
000010001100100000000000000101000000000010000000000000

.logic_tile 13 9
000000000001011111100000000011000000000000000100000000
000000000000100101100000000000100000000001000000000000
111000000000000101000111000101100000000000000100000000
000000000011000000000100000000000000000001000000000100
110010100001000101000000010001001111000110100000000000
110001000100000000100011100101011011001111110000000000
000000001101010011100111101000000000000000000100000000
000000000001110000100100001001000000000010000000100000
000010100000000101100111100000000001000000100100000000
000000000000000000000011100000001101000000000000000000
000000000000000111100000000000000001000000100100000000
000010100000000000100011100000001100000000000000000000
000000000000010011100111110101011000010111100000000000
000000000110000000100110101011101000000111010000000000
000010001110000000000000001101101110010111100000000000
000001000001000000000010111111101100001011100000000010

.logic_tile 14 9
000000000001010000000011101101011010010111100000000000
000000000000110000000111110001111010001011100000000000
111010100000001000000000000000000000000000000100000000
000001000010001111000000000101000000000010000000000000
010011001010001001000000000000011010000100000100000000
010010001110000111000010100000000000000000000000000000
000000000001000000000000010111000000000000000100000000
000000000000000001000010000000100000000001000000000001
000010000000010000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000111001000000000000000000100000000
000000001010010000000000001111000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000100000

.logic_tile 15 9
000000001110010111100010110011001000010111100000000000
000000000000000000100011010101111111000111010000000000
111000000100000000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
110000101110000011100010000000000000000000100100000000
010001000001010000100010100000001001000000000000000000
000000000001000001100000001000000000000000000100000000
000000000000010101000010001101000000000010000000000000
000000000000000000000111110001000000000000000110000000
000000000000000000000011010000000000000001000000000000
000000000000010000000110100101001111000110100000000000
000010000000000000000000001111001010001111110000000000
000000000000000101100110011011101010100000000000000100
000000000000000000000010000101111011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 16 9
000000000001011011100000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
111010100000000000000000000101000000000000000100000000
000010100110010000000000000000000000000001000000000000
110000001110000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000101110000000110000000000000000000000000000000
000010001010001101000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100011000000000000000001011011010111100000000000
000000000100100000000000000001011010001011100000000000

.logic_tile 17 9
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
111010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010110000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000011010110000000000000000
000000000000000111000000000000011011110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000101001101100001010100000000
000000000000000000000000001011011000110110100110000001
110000000000000000000000000101001111101000010100000000
000000000000000000000000001001101101010100010100000010

.logic_tile 2 10
000000000000001000000011111001101100010111100000000000
000000000000001111000011111001011101001011100000000000
001000000000000111100110110001000000000000000100000000
000000000110000000000011110000000000000001000111100011
010000000000000000000111010000001000000100000110000000
110000000000000000000111000000010000000000000111100100
000010000000000111100111000111011011000110100000000000
000001000000000000100000000011001100001111110000000000
000000000000000001000111010001100000000000000110000100
000000000000001001000011010000100000000001000110000001
000010000001010111000000000000000000000000000000000000
000001000000100000110000000000000000000000000000000000
000000000000001101000000001000000000000000000100100100
000000001010000001100000001101000000000010000110000011
110000000000010000000000000011001000000000010000000000
000000000000100000000000000111011011010000100000000010

.logic_tile 3 10
000000000000000000000000010011000000000000000100000000
000000000000000000000010100000000000000001000000000000
111000000000001000000000001011011100010111100000000000
000000001000001011000000000101101010000111010010000000
110000000000000001000010000000000000000000000100000000
110000000000000001000000001101000000000010000000000000
000010100000011000000000000001000000000000000100000000
000001001100101001000000000000100000000001000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000011000000100000100000000
000000001100100001000000000000000000000000000000000001
000000000000001000000111000000000000000000000100000000
000000000000000001000000000101000000000010000010000000
000010100000000000000000000011100000101001010000000000
000011000000000000000000000111000000000000000000000010

.logic_tile 4 10
000000000000101000000111000101000000000000000100000000
000000000001011111000000000000100000000001000000000100
111000000001010111000000000111000000000000000100000000
000001001000100000000000000000000000000001000000000000
010000000000000000000011101000000000000000000100000000
110000000000000001000010010011000000000010000000000000
000000000000110000000000000000000001000000100100000000
000100000001110001000000000000001010000000000000000010
000000000000000000000000000101000000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000100001111000000001001000000000010000000000000
000000001000000001000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000110000000000000000000000001000000000000000100000000
000100001010000000000000000000000000000001000001000000

.logic_tile 5 10
000000000000001111000110101111100000101001010000000001
000000000000000011000100001011000000000000000000000000
111000000001000000000110000101011001010111100000000000
000010101000000000000010100101111100001011100000100000
110000000000001101100110000000011100000100000100000000
000000000000001111000000000000010000000000000000000000
000010000001110000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000000000000000000100100000000
000010100000001001000000000000001000000000000000000000
000010101011010011100111100000000000000000000000000000
000001001110010000000010000000000000000000000000000000
000000000000000000000000000001011000010111100000000000
000010000000000000000000000101111100000111010010000000
000000000000011111100000000000000000000000100100000000
000001001100000111100000000000001000000000000000000000

.ramt_tile 6 10
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000011100000000000000000000000000000000000
000010001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000111100000000000000100000010
000000000000000111000010100000100000000001000000000000
111010000001010111100111010011100000000000000110000000
000001001010101111000110000000100000000001000000000000
110000000000101000000011101011111111100000000010000000
110000000000010111000000001111001100000000000000000000
000000001000000111000111110011011010011100000000000000
000000100100010000100111100000001110011100000000000000
000000000000000001000000000001101010000110100000000000
000000000000000001000000001101101001001111110000000000
000000101011111001100111101111011000010111100000000000
000001000000100001000010001101001100001011100000000000
000000001110000111100010000000000000000000100100000000
000000000000000001000100000000001000000000000000000000
000001000000001000000110001101111001010111100000000000
000010001110000111000011110001111101000111010000000000

.logic_tile 8 10
000000000000001001000111001011111010010111100000000000
000000000000000001100100001111111010000111010000000000
111010100000011000000000000101101010011100000000000000
000001000110100011000000000000011010011100000000000000
110000000000000111100110011001001100000000010000000000
010001000000000101100011000011101110010000100010000000
000000100000101111000010010011101110010111100000000000
000000000000010111100011101111111000000111010000000000
000010000000000001000000001101011010000000100000000000
000001000000100001000011101101101000000000110000000000
000010100000001000000011110000011110000100000100000000
000000001101000001000111100000000000000000000000000000
000000000000100001100111011000000000000000000100000000
000000000000000000000011000001000000000010000000000000
000010100000000111000110100011000000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 9 10
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
111000000110000111100110101101111111010111100000000000
000010001010000000100010100001101001000111010000000000
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000001000100001000000111100000000001000000100100000000
000000101100000011000000000000001110000000000001000000
000000000000100000000111001011011011010000100010000000
000001000001000000000010010011101001000000010000000000
000010000001011111000000000000000000000000100100000000
000001000000101011000010000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001110001100000000000000001000000100100000000
000000000000000001000000000000001100000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111011100000000111100111100101000000000000000100000001
000010000000000000100000000000000000000001000000000000
110000000001010011100000000111111000101000000000000000
110000000001010000000000000000110000101000000001000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000111000001100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000110010000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 11 10
000000001110001000000000010001100000000000000100000000
000000000000001011000011010000000000000001000000000000
111000000000111011100000000001000000000000000100000000
000000000100100111000000000000000000000001000010000000
110000000000000000000000001101011111010111100000000000
110000000000001001000010001111011011000111010000000000
000000001011000000000111100001111010010111100000000000
000010100100100000000100000111011100001011100000000000
000001000000000001000000000101000000000000000100000000
000000100000000000000000000000100000000001000000000001
000010000000100000000000000000000000000000000000000000
000010100000010000000010000000000000000000000000000000
000000000000001000000111000000000001000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000010000000110010000001000000100000100000000
000000001001010000000011110000010000000000000000000000

.logic_tile 12 10
000000000000001011100110010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
111010000000000000000010100000000000000000000000000000
000001000001000000000100000000000000000000000000000000
010000000000000111000000011101011100100000000010000000
000000000000001111100010100011111100000000000000000000
000011000000000000000000000001000000000000000100000000
000010001001000000000000000000000000000001000000000000
000000000001000000000000010111101001010111100000000000
000000000000000101000010010101011101000111010000000000
000011000100011000000110010000001000000100000100000000
000011000101100001000011000000010000000000000000000001
000000000000000000000000000001000000000000000100000000
000000000010000000000000000000000000000001000000000000
000010100000000000000111000111101101010111100000000000
000001000000000001000000000101111001001011100000000000

.logic_tile 13 10
000000000000000000000111100001101001010111100000000000
000000000000000101000100000001011000001011100000100000
111000100000000111100000000000000000000000000100000000
000001001110011111000010101011000000000010000000000000
110000000000001000000111100101000000000000000100100000
110000000000000011000100000000000000000001000000000000
000000100111000011100111101101011001000100000000000001
000001000000100101100000000101111100001100000000000000
000000000000100000000111100111100000000000000100000000
000000000001010000000100000000100000000001000000000000
000000000001010001100000000101100001100000010000000000
000000100100100000000000000000101110100000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000111011000000000000000011010000100000100000000
000000000100000001000011110000000000000000000000000000

.logic_tile 14 10
000000000000000000000111110000011110000100000100000000
000000000000010101000111110000000000000000000000000000
111000000100000001100111001001101001000110100000000000
000000000000001001000100001011011001001111110000000000
110001000000001000000010001111011101010000100000000000
010000000000001001000000001011001111000000010000000010
000000000001010111100010000001011100100000000000000000
000000001010000000100100000011001010000000000000100000
000000100000011001100000000001101001000110100000000000
000001100000100001000011101101011110001111110000000000
000000000100001001100111010000011010000100000100000000
000000000100000001100010000000010000000000000000000000
000000000001010000000000000000000000100000010000000000
000000000000000001000000001101001100010000100000000000
000000000100001101100010100101100000000000000100000000
000000100010001011000100000000000000000001000000000100

.logic_tile 15 10
000000000000000000000111100000011010000100000100000000
000000000000000000000100000000000000000000000000000000
111000000000010000000111110000000000000000000000000000
000000001000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000011000000000000000000001001101100000110100000100000
000000000000010001000000001001101010001111110000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000100011110000000000000111100000000000000100000000
000001000110000000000000000000100000000001000000000000
000000000000000000000011100001000000000000000110000000
000000100000000000000000000000100000000001000000000000
000000000101000000000111000000000000000000000000000000
000000000100100000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000010000000000000000000000000000000000000000000
000100001010010000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000010100001110000000000000000000001000000100100000000
000110000000100000000000000000001110000000000000000100
000000000000000000000000000101000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000011000000000000000000100000000
000000000000000000000011001011000000000010000000000000
111000000010010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000010000000000000000100100000000
000000000000000101000010000000001111000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000011100000010101001010010111100000000000
000000000000000000000010111001011101001011100000000000
000000000010010000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000011010000100000100000000
110000100000000000000100000000010000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000001100000000000000100000000
000000001100000000000011100000100000000001000000000000
010000000000000011100010000000001000000100000100000000
110000000000000000000100000000010000000000000010000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000110000000
000000000000000000000000000000100000000001000000000000

.logic_tile 2 11
000000000000101000000011110011111001010111100000000000
000000000001010001000011010011001111001011100000000000
111010100000000111000010110000000000000000000100000000
000000000000000000000111100101000000000010000000100000
110001000100000000000010110111000000000000000100000000
010010100000000111000111110000100000000001000000000001
000000000000000000000000000000001000000100000110000000
000000000000000101000000000000010000000000000000000000
000000000000001000000000010001011101010111100000000000
000000000000000101000011001101111001000111010000000000
000000000000001001000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000011101011000100000000000000100
000000000000000000000011100011111000000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000100000000001010000000000000000000

.logic_tile 3 11
000000000000100011100010100000000001000000100100000000
000000000001000000100000000000001100000000000000000000
111000000001010101000000010101111100010111100000000000
000000000000100000100011111001011000000111010000000000
010000001110000001100011110000011110000100000110000000
110000000000000000000010010000010000000000000000000000
000000100001010111000000010011000000000000000100000000
000001000000100000100010000000100000000001000000000000
000000000000000000000000010111000000000000000100000000
000000000000001111000010010000000000000001000000000100
000000000001011111100010001111101011100000000010000000
000000000000001001100010011101101000000000000000000000
000001000000000000000110001101011110010111100000000000
000010000000000001000000001001101100001011100000000000
000010100001010111000110001111101111010111100000000000
000001000000100111100010000011011101000111010000000000

.logic_tile 4 11
000000000000001000000111001001001011000110100000000000
000000000000000011000011100001111011001111110000000000
111000000000001011100000011001011100010111100000000000
000000001110001111100011010001011101001011100000000000
010000000001011011100111100101001101100000000000000000
110000000000100001100110000011001001000000000001000000
000000000000011000000111100000001000000100000100000000
000000001100100011000110000000010000000000000000000000
000010000000000001100110000000001110000100000100000000
000000000000000001000000000000000000000000000000000001
000000000001010000000010010011111010101000000000000000
000000000001101111000011110000010000101000000000000000
000000000000100111100000000101111010001000000000000000
000000000001000011100000000101101110101000000010000000
000000001000000000000000000000000001000000100100000100
000000001100000000000000000000001101000000000000000000

.logic_tile 5 11
000000000000000101000111001000000000000000000100000000
000000000001000111100110100111000000000010000000000100
111001000001011101100111100001001000010111100000000000
000010000000100011000000000001011101000111010000000000
010000000000000011100010010001101011000000000010000000
000000000000000001100011010111011011000110100000000000
000011100000010101000011110000000000000000100100000000
000001000001100101100011110000001001000000000000000000
000000000100000000000111001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000010000101011001000000001001011010000110100000000000
000001000000001111000010110101001101001111110010000000
000000000000000001100000000001111011000001000000000000
000000000000000000000000000101111101000110000010000000
000100000000000001000000000101011101000110100000000000
000100000000000000100000000101101100001111110010000000

.ramb_tile 6 11
000000101100000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100100000000000000000000000000000
000010100000010000000000000000000000000000
000100000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 11
000000001000001111000111110001111101011111110100000000
000000000000001111100011101001011101111111110100000000
111000100000010111100111000111101110011111110100000000
000001000100001111000000001101011110111111110100000001
010000001000000000000010101000000000011111100110000000
100000000000000111000011100001001000101111010100000000
000011000000000111000010100011101010011111110100000000
000000000111000000000100000001011010111111110100000000
000010100000001011100110110011101100011111110100000000
000001000000000101100010100111011100111111110100000001
000001000000001011100011111111111010011111110100000100
000000101010010111100111101111101111111111110100000000
000000001010000111000111100001101000010111110110000000
000000000000001111100111110000110000010111110100000010
110000000101111011100010000011011011011111110100000000
000000000000101111000110000011111110111111110100000000

.logic_tile 8 11
000000000000001001100111010101111101010111100000000000
000000000000100111000011110011101011001011100000000000
111010100000000101000000010011100000000000000100000000
000001001011010000000011100000100000000001000000000000
010000000001001011100011100001011001000110100000000000
010000000000100111100110000001001011001111110000000000
000000001000001111000011101101001110010111100000000000
000000000110010001100010101111111100000111010000000000
000000001110001001000000000000000000000000100100000000
000000000000000101000000000000001010000000000000000000
000000000100100001000000010101111111010111100010000000
000010100000010000000011010101001010000111010000000000
000000000000000000000111100001000000000000000100000000
000000000000010000000100000000100000000001000000000000
000000000101010001000111101111111000000000000000000000
000000000000001111000110110111111011001001010000000010

.logic_tile 9 11
000000000000001101000000001000000000000000000100000000
000000000000001011100000000001000000000010000000000000
111001000101011011100000010000001100000100000100000000
000000000000100011100011000000000000000000000000000000
110000001110000000000000011011011000000001010010000000
010000000000000000000011111111000000010110100000000000
000010000000010111100000010000000000000000000100000000
000000001001010000100010101101000000000010000000000000
000100001100001001100000010000011100000100000100000001
000000000000001011000011000000010000000000000000000000
000010000000001000000010000011100000000000000110000000
000001100000010011000100000000000000000001000000000000
000000000000000000000110000001100000010000100000000000
000001000000100000000000001111001000110000110010000000
000001000000000000000110001101111000000110100000000000
000010000000000000000000001101011000001111110000000000

.logic_tile 10 11
000000000000000011100000000011101110101000000000000000
000000000000000111000000000000010000101000000000000000
001000100000001000000111000101101101010111100000000000
000000000000000011000110110101011010001011100001000000
000000000000100001000000010001101111010111100000000000
000000000000011001000011110001101001001011100000000000
000000000000001111100110010000000001100000010000000000
000001000000000111000010001111001011010000100000000000
000000100000101000000110000000000000000000000000000000
000000000011000001000010010000000000000000000000000000
000000100000000001100000000101001100111100010110000000
000000000000000000000000001101001000011100000100100000
000000000001001000000000011101001100111100010100000100
000000000000001001000011000001111010101100000100000000
110000000001010000000010000101111110101000010100000000
000001001100000000000000001101111111010100010100100010

.logic_tile 11 11
000000000000000111100010110111001101011111110100000001
000000000000001001100010100101011101111111110101000000
111000000000000111100000010000011110001111110100000000
000000001010000000000011100000011000001111110100000000
010000001110011111000010110011101000011111110100000000
100000000000000011000111000001111111111111110100000000
000010000000001011100010010111011010011111110100000000
000000100101001111000011111111001100111111110100100000
000000000001010001000010001101011001011111110100000000
000000000000100000000010000111101100111111110100000000
000000001000000000000111000011000000010110100100000000
000000000000000001000010000101100000111111110100000000
000000000000000001000111011101111010011111110100000000
000000000000000001100010101001011011111111110100000000
110010000000111111000010011101101001011111110100000000
000000000000100111100011110111111111111111110100000100

.logic_tile 12 11
000000000000000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000010000000
111010100000000000000000001001011001010111100000000000
000001001110000000000011111011111111001011100001000000
110000000000000101000000010101111011000110000000000000
010000000000000001100011000101011111000001000000000000
000001000110001000000000000000000000000000000100000000
000010001111000011000011110111000000000010000000000000
000000100000000111100000000000001010000100000100000000
000001000000000001100011110000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000010000000001000000000000000001010000100000100000000
000001000000000111000000000000010000000000000000000000
000000000000000000000011110000000000000000100100000000
000000000110000000000010000000001100000000000000000000

.logic_tile 13 11
000001000000000000000000001011111011000110100000000000
000000100000000000000010001101101111001111110000000000
111010001011011000000010100001111101010111100000000000
000010001100000101000000000111011001000111010000000001
010010100000000001000110100000011010000100000100000000
010000000100000000000000000000010000000000000000000000
000010100000100111000010100000000000000000000000000000
000001000000000001000111100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000010101100011100000001010000100000100000000
000010000000100000000010000000000000000000000000000000
000000000000000000000000010101101111000110100000000000
000000000000000001000010000011011010001111110001000000
000010100000100000000110101101011101010111100000000000
000010100001010000000000000101111100000111010000000000

.logic_tile 14 11
000010001010000011100111000000011000000100000100000000
000000000000000000000010000000000000000000000000000000
111000001110101111100000000000000000000000000000000000
000010000001001011000000000000000000000000000000000000
010001000000000111000000000000000001000000100100000000
010000100000000000000000000000001000000000000000000000
000000001010000011100000000000000000000000100100000000
000010000100000000000000000000001000000000000000000000
000010000000000000000000000011100000000000000100000000
000001000000000000000000000000000000000001000000100000
000001000000000011100000000101100000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000000
000010100000100000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 15 11
000000000000001001000110100101100000000000000100000000
000000001010000111000000000000100000000001000000000000
111000000001001111000111111101111110010100000000000000
000000000110101011000010010011011111001000000000000100
110000000000001000000000010000000001000000100100000000
110000000000000001000010100000001100000000000000000000
000001000000100001000111010011000000000000000100000000
000000001000000000000111100000000000000001000000000000
000000100000001000000110000001101011000110100000000100
000001000100001011000000000001111101001111110000000000
000000101101000101100000000101111100010111100000000000
000001000000101001000010001001011101001011100000000000
000000000010100000000111011001001011000110100000000000
000000001010000001000110001101001010001111110000000000
000000000000100000000110001001111000010111100000000000
000000000000000000000000000001101110001011100000000000

.logic_tile 16 11
000000000000001111000110011011101011100000000000000000
000000000000000111000011000111101010000000000001000000
111000000100001000000011110101100000000000000100000000
000000000100001001000110100000100000000001000000000000
110000000000100001000111010001011000000110100000000000
110000000101011101000110000001011001001111110000000000
000000100000110101100010001101001010010111100000000000
000001000000000000000000000011011100001011100000000000
000000000110000001100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011100111000110100101011110101000000000000000
000010000000100000000000000000010000101000000000000000
000000000000000000000010001001001011100000000000000001
000000000000000000000000000001111001000000000000000000
000000000011000101100110000000000000000000100100000000
000000000110100000000000000000001101000000000000000000

.logic_tile 17 11
000000000000000000000111001000000000000000000100000000
000000000000000101000000001011000000000010000001000000
111000000101000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
110000000000001000000010010000000000000000000000000000
110000000000001111000010010000000000000000000000000000
000001100000001000000011100000000001000000100100000000
000001000100011011000000000000001010000000000000000100
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000011001011010010111100000000000
000100000000010001000011001111011001000111010000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000001010000000000010011111000010111100000000000
000010000000000000000010001101011010000111010000000000

.logic_tile 18 11
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
111000000000100000000000010000000000000000000000000000
000000001000000000000011000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001000000000000000011010000100000100000000
000000000000001111000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000110000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000100000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001000000000011101101111000110100000000000
010000000000000101000010101101011101001111110000000000
000010100000011001000010000001000000000000000100000000
000000000100100001000100000000000000000001000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000010111000000000000000001000000100100000000
000000000000000000100010000000001000000000000000100000
000000000000001111100000001111001010010111100000000100
000000000000000101000010000101001110001011100000000000
000010000000000000000000010101101111000110100000000000
000001000000000000000010101101001111001111110000000000

.logic_tile 3 12
000000000000000011100110010000000000000000100100000000
000000000000000000000011100000001110000000000000000000
111000100000000000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
010000000000000111000000001000000000000000000100000000
010001000000000000000000001111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000100000000011100010000011000000000000000100000000
000000001010001101000000000000100000000001000000100000
000010000000000000000000000111101100010111100000000000
000001000000000000000000000001001001001011100000000000
000000000000100001000000000000000000000000000100000000
000000000101000000000010000101000000000010000000000000
000000000000000001000010000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 4 12
000000000000001001100011100101001111000010100010000000
000000000000001101000110111011101000000010000000000000
111000001001000001100111110000011010000100000100000000
000000000000101111000011000000000000000000000000000000
110001000000000101100110110011011000010100000010000000
000000000000000000000111010101101000000100000000000000
000100000000110011100010000001100000100000010000000000
000100001010000000000000000000101001100000010000000000
000000000000000001000110010011000000000000000100000000
000000000000000001100010100000000000000001000000000000
000000000000000000000000001111111010000110100000000000
000000001110000000000000001001011000001111110000000000
000000000000001000000000000000000000100000010000000000
000000000000001011000000001001001011010000100000000000
000001100000000111100000000000001100000100000100000000
000001000000000000100000000000000000000000000000100000

.logic_tile 5 12
000000000000000011100010001001101001010111100000000000
000000000000000000000000000101111000000111010001000000
111011000000001000000010100000000000000000000100000000
000000000000000101000100001011000000000010000000000000
110000000000100000000010100001000000000000000100000000
100000000000000000000000000000000000000001000000000000
000010000000001011100111101111011011000110100010000000
000000000100001101000011100101111101001111110000000000
000010100000001000000111111111011110010111100000000000
000000000000001011000011001101111011001011100001000000
000010100000010000000110000011000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000010110101100000000000000100000000
000000000000100000000111010000100000000001000000000000
000010000001000000000000010011000000000000000100000000
000001000000100000000010000000100000000001000000000000

.ramt_tile 6 12
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000100100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000111001000001010101000000000000000
000000000000000000000100001001010000010100000010000000
111010101100100101000000010000001110000100000100000000
000001000000000000000011100000000000000000000000000001
110000000000010111000000010000001100000100000100000000
010001000000100101000010000000010000000000000000000000
000000000000000111000010000000000000000000000100000000
000000100000000000100000000111000000000010000000000000
000000000000010000000110100101011001001100110000000000
000000000010101001000111110011001010110011000000000000
000000000001010111000000001001101111010111100000000000
000010000000000001100000000111111111000111010000000001
000000000000000011100110001000000000000000000100000000
000000101000000001000000000011000000000010000000000000
000010101000000000000000011101101010010111100000000000
000000000110000001000011000011101001001011100000000000

.logic_tile 8 12
000000000000000111100000000001011000111000100000000000
000000000000000000100011110000001011111000100000000001
111000000010011001100000010101000000110000110000000000
000000000000010001000011110011001101001111000000000000
110000000000000111100010100000000000000000000100000000
010000000000001111000100000111000000000010000000000001
000000100110001000000011100000011001111000100000000000
000001001100000101000110110001001011110100010000000000
000000000100000001100110010000001111111001000000000000
000000000000000000100111101001001011110110000000000000
000010000000010000000000000101111000111101010000000000
000000000000000000000000001111110000010100000000000000
000000000000111011100000010011001011110001010000000001
000000000000101001100010010000101111110001010000000000
000000100000000001000110000111111111100101100000000000
000001000000000000100100000000101010100101100000000000

.logic_tile 9 12
000000000000000000000000001000011101110100010000000000
000000000000000111000000000011011111111000100000000000
111001100000000000000000000000011010000100000100000000
000001000101010000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000001100100000000000000000000000000000100100000000
000000000001011111000000000000001000000000000000000001
000000000001000000000010101111001100000000100010000000
000000001010101111000100001101001110000000110000000000
000000000001101001000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 10 12
000010000000000000000110010111001100101001010000000000
000000000000000000000110010101100000101010100000000000
111000001010001001100110011001011000001100110000000000
000000000100001001100111011001101001110011000000000000
010000000000000101000011100101101101110001010000000000
110000000000000000100000000000001010110001010000000000
000011100001110001100000010001111111110001010000000000
000010000000001101000010010000011011110001010000000000
000000000010000111100000001001111011001100110000000000
000000000000000000100000001001011110110011000000000000
000000000000010011000010000001011111110001010000000000
000000000000000000100011100000111110110001010000000000
000001000000010000000000011000000000000000000100000000
000000100010000000000010101011000000000010000000000000
000000001110001011000111001111100001111001110000000000
000000000000001011100100000011101101010000100000000000

.logic_tile 11 12
000000000000000101000000000001011101110001010000000000
000000000000001111000000000000001010110001010000000000
111000000000001001000000000000011100000100000100000000
000000000000001111100011100000000000000000000001000000
110000100010000111000000001000001011101000110000000000
110000000000000000100010000111011001010100110000000000
000000001111010101000000001001001011010111100000000000
000000100111000000000000000001001101000111010000000000
000000100000000000000111100000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000010111100010000001100000000000000100000100
000011000000000001000000000000000000000001000000000000
000000000000000000000011100011000000000000000100000000
000000100000000000000100000000100000000001000000000000
000000001000100001000000000001100000100110010000000000
000000000000000000000000000000101000100110010000000000

.logic_tile 12 12
000000000001100000000000000000011010000100000100000000
000000000000010000000011100000000000000000000000100000
111001000111110001100011101000000001100000010000000000
000010000000110000000000001001001101010000100000000000
010000000000000111000010000000000000000000100100000000
010000000000000000000000000000001011000000000010000000
000000101010000001000111000000011010000100000100100000
000001000000000111100100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000110000000000000000000100100000000
000000000000100000000000000000001111000000000000000000
000000000000000000000011111001111000010111100000000000
000000000010000000000011111101011010000111010000000000
000010000000000000000000000111000000000000000100000000
000010000000000000000000000000100000000001000000000000

.logic_tile 13 12
000000000000000000000011100000000001000000100100000000
000000001010000000000100000000001100000000000000000001
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000100110000000
000000000000000000000010000000001101000000000000000000
000001000000000000000000000000000000000000100110000000
000000100000000001000000000000001001000000000000000000
000000000100000000000111100000011110000100000100000000
000000000100000000000000000000000000000000000010000000
000000000000000011100000000000011110000100000100000000
000000000000001001000000000000000000000000000000000000

.logic_tile 14 12
000000001110011000000010000011111111010111100000000000
000000001110001011000000000001001011001011100000000100
111000000000000011100000010011001110010111100000000000
000010000110000000100011100101011011000111010000000000
010000000000000000000011110111000000000000000100000000
110000000000000101000011110000000000000001000000000000
000000000000100011100111010001100000000000000100000000
000000000111000000000011000000100000000001000000000000
000000000000000000010010011101101001010111100000000000
000000000000001001000010001011111010000111010010000000
000000000001010101100000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000110000001101101010111100000000000
000000000000000001000000001011011110001011100000000000
000000000000010001100000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000

.logic_tile 15 12
000010100000000101000000000111011011000110100000000000
000000000000000000100000001111001111001111110000000000
111000000100000111000000011101001110000110100000000000
000100000000000000000010100111001000001111110000000000
110000001000001011100110000000000001000000100100100000
010010000001010001000010000000001011000000000000000000
000001000001011001000111010011111010010111100000000000
000000100001010111000011001101001111001011100000000000
000000000001010001100000011011001010100000000000000000
000010000000100000000011101001001011000000000001000000
000000000001000000000000000000000001000000100100000000
000010000000101001000000000000001011000000000000000000
000000000000101001000110110000000000000000000000000000
000000000101011101000011110000000000000000000000000000
000000001100101000000110000000000001000000100100000000
000000000001000111000000000000001000000000000000000000

.logic_tile 16 12
000000000000000000000000001111011010010111100000000000
000000000001000000000000000101001111001011100000000000
111010000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
010000000000000001000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011100000000000011000000100000100000000
000000000000001101100000000000010000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000001100110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000010110000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000010000000000000000000000000000
000010101010000000000011100000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000001000000000010000000000000000000000000000
110000000000001011000011010000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000100000000001111000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011101101001011000110100000000000
000000000000000000000100001101011001001111110000000000
000000000001000000000000000001000000000000000100000000
000000000000100000000010010000100000000001000000000000

.logic_tile 18 12
000000000000000000000111101111111101011111110100000001
000000000000000000000010010101001111111111110101000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000010000111101111011111110100000001
000000000000010000000011110011111000111111110101000000
110000000000101000000010000111001000011111110100000001
000000000000001011000010000011111001111111110100100000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000001101011111000110100000000000
000000000000000000000000000011101111001111110000000000
111010000000000000000000000101000000000000000100000000
000001000000000000000000000000000000000001000000000001
110000000000000001000000011000000000000000000100000000
010000000000000000000010000101000000000010000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000110000000011101110000000000000000
000000000000000001000000000000001101110000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001000000011100000000001000000100100000000
000000000000000111000100000000001011000000000000000000

.logic_tile 2 13
000000000001000011100000000001000000000000000100000000
000000000000001101000000000000000000000001000000000000
111000101000000111000111110001011001100000000000000000
000001000000001101000011011101001010000000000010000000
110010000000000000000000000001100000000000000110000000
010000001000000001000010100000100000000001000000000000
000000000000001011100110010000011010000100000100000001
000000000000000001000011100000000000000000000000000000
000000000000100001000000001101101011010111100000000000
000000000001000000000010011011101011000111010000000000
000000000110000001000000000001111111010111100000000000
000000000000000000100010000111111100000111010000000000
000000000000101000000000000001100000000000000100000000
000000000001010101000000000000000000000001000000000100
000000000000000000000110000000000000000000000100000000
000000000000000000000100000011000000000010000000000000

.logic_tile 3 13
000000000000001011100010010000000000000000100100000000
000000000000000111000111010000001011000000000000000000
111010100000000001100010101111101101000110100000000001
000010100000001001000000001011101001001111110000000000
110000000000000000000111000000000000000000100100000000
000000000000000000000110100000001111000000000000000000
000010100001000001000110000101111011000000000000000000
000000001100100000000010001111101011001001010000100000
000010100000000000000000000001001000000110100010000000
000000000000000001000010000001011001001111110000000000
000000000100001000000110100011000000000000000100000000
000000000100001101000000000000100000000001000000000000
000000001110000000000110111000001000101000000000000000
000000000000000000000111100011010000010100000000000000
000000000001000000000010000001101101010111100000000000
000000000000100000000000001101001000001011100000000000

.logic_tile 4 13
000000000000000001000000000000011010000100000100000000
000000000000000000100010010000010000000000000000000000
111000000000010000000111110101101111000110100000000000
000000000000100111000110100001011110001111110000000000
010000000000000000000000000000000000000000100100000000
010000000000000000000011100000001101000000000000000000
000000000000010011100111011000000000000000000100000000
000010001010000001000111111011000000000010000000000000
000000000000000001100000000001100000000000000100000000
000000000000000001000011000000100000000001000000000000
000000000000001000000010000101111001000001000000000000
000000001010000001000000000011111010000010100010000000
000000000000000000000010000111001011000110100000000000
000000000000000000000010000011111100001111110000000010
000000000001011000000000000000011000000100000100000000
000000000110001111000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000100100000000
000000000000100000000011110000001011000000000001000000
111000000000001000000000000000000000000000000000000000
000000001110011111000000000000000000000000000000000000
010000000000001011100111000111000000000000000100000000
010000000000000101100100000000100000000001000001000000
000010100000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000000000000000011100000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000001000000010001011111000010111100010000000
000000000000000011000000001101001010000111010000000000
000000000000100000000000010000000000000000100100000000
000000000001010000000011100000001010000000000010000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000

.logic_tile 7 13
000000000000001000000000000001111000010111100000000000
000000000000001111000000001111101000001011100010000000
111000000000000111000111010000000000000000000100000000
000000000000000000000111111011000000000010000001000000
110000000000100111000000000000001110000100000110000000
010000000000010000100011100000000000000000000000000000
000000000010000000000000000000011000000100000100000000
000000001110000000000000000000010000000000000000100000
000000000000000000000111100000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000001000000001000001010110100010000000000
000000000000000001100000000011001011111000100000000000
000000000000000000000011000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000010100000001000000000000011011101010111100001000000
000000000000010111000000001111001110000111010000000000

.logic_tile 8 13
100000000110001001100010110001001101111001000100000000
000000000000001001000111100000111010111001000100000000
101010000001001101100000000101101001111000100100000000
000000001111100111000000000000011011111000100100000000
000000000000000111100010111000001111111001000100000000
000000000000001111100010000111001010110110000110000000
000000000000001111000111101000011010110001010100000000
000000000100001101100010110111001010110010100100000000
000000100000000000000110000011101111001100110000000000
000001000100000000000000000101111000110011000000000000
000010000000000000000010001101100000111001110000000000
000001000000000000000000000001101011010000100000000000
000000000000001000000000000001000001101001010100000000
000000000000000001000010001101001010100110010100000010
110001000001010001100000000001011011110001010100000000
000000000110000001000000000000001010110001010110000000

.logic_tile 9 13
000000000110011011100111100001000000000000000100000001
000000000000000011100000000000000000000001000111000000
001000000000101000000000000011100000000000000110000011
000010000001011001000000000000100000000001000111000100
110000001110000001100000000011100000000000000110100101
110000000000010001100000000000000000000001000100000010
000000100000011000000000000001000000000000000110000001
000001000000000101000000000000000000000001000110000001
000000000000000111100000000101101101100101100000000000
000000000000000000000000000000001100100101100000000000
000000001000001111000110000101001110110011000000000000
000000000000000011000110001001001110001100110000000000
000001000000000001100111101011101011110011000000000000
000000000000000101100100001111101000001100110000000000
110000000000000001000011100000011110000100000100000101
000000000100000000100100000000000000000000000110000010

.logic_tile 10 13
100010101100001000000010100111100001101001010101000000
000000000000001111000000000001101010100110010100100000
101000000110000101100110000011100000101001010100000000
000000000000001111000000000101001100100110010101000000
000000000100100000000000001011011000111101010100000000
000001000010010101000010100111010000010100000100000000
000000000000001001000110000011001100101000000100000000
000000000000000101000100000011010000111101010100000000
000000000000001001000000011111001010111101010110000000
000001000000000101000010000101110000101000000100000000
000000000000010000000000010101111101111000100100000000
000000000001001111000011100000011110111000100100000000
000000000000000000000000001001111011110011000000000000
000000101000000000000010000001001011001100110000000000
110000100000011001100010000011011110110001010000000000
000000000000000101000110100000111001110001010000000000

.logic_tile 11 13
000000000001000000000110110001011100101001010000000000
000000100000000101000010000001110000010101010000000000
111000001000100011100000011101101100010111100000000000
000000000011000000100011001101101011001011100000000100
110000000001010000000111100011100001111001110000000000
010000000001001001000010001101001001010000100000000000
000000001001010101100111001000000000000000000110000000
000000001010100000000110000111000000000010000000000000
000000000000000011100000010011100001111001110000000000
000000000001000101000011101001101010010000100000000000
000000001000001001000011101011101110010111100000000000
000000000000001011100010010001101011000111010010000000
000110000000000111000000000000001100000100000100000100
000100001010000000100010110000000000000000000000000000
000000000000001111000000000011111110010111100000000100
000000101000000011000000001111001010001011100000000000

.logic_tile 12 13
000000000000100000000111100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000011110000001000000100000100000000
010001000000000000000010000000010000000000000000000000
000010000000100000000000001011101000010111100000000000
000001000001000000000000000001011011000111010000000000
000000001010000111000000011111011100000000100010000000
000000000100100000100011101011101111000000110000000000
000000000001001001100000010000001010101000000000000000
000010100000001011000010010011010000010100000000000000
000010000000000000000110000000000000000000000000000000
000011100001010000000010000000000000000000000000000000
000000000000000111100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000001000001011001000110001111101101010111100000000000
000010000000000111100000001101001111000111010000000000
111000000000001001100111011011101010100000000000000000
000001000000100111000111000001101001000000000000000000
110001000000000001100011100000000000000000000000000000
010010001010001101100111100000000000000000000000000000
000000000001011101100011101111011000010111100000000000
000000001000001011100000000101011010001011100000000000
000000000000000011100000001000000000000000000100000000
000000100000000000000011110101000000000010000000100000
000000001001001101100000010001011001000110100000000000
000000000000100101000010011101001001001111110000000000
000000000001010001000000000000000000000000100100000000
000000000100000000000000000000001011000000000000000000
000010101100001000000111001000011100101100010000000100
000000000001001111000100000011001000011100100000000000

.logic_tile 14 13
000000001011011111100111000011001000011111110100000000
000000000000101111000110010101111101111111110111000000
111010000000000111100111000111101101011111110100000000
000000000000001101000111110101101000111111110100000000
010010100000001101100011101011011101011111110100000000
100000000110000101000100001101011010111111110101000000
000001000001001011000011101101001111001100110010000000
000010000000001011100011100111101010110011000000000000
000000100000001111100110100111011011011111110100000000
000001001010001101000110001001111000111111110100000000
000001000000100001000111101111011000011111110100000000
000000100001000000000100000011111000111111110101000000
000000100000000001100111000111000000010110100100000000
000001000000001001000111110001000000111111110101000000
110000001100001011100011100111100001011111100100000000
000000000000000001000000000000001001011111100101000000

.logic_tile 15 13
000010000000110000000000000000000001000000100100000000
000000100001010000000000000000001111000000000001000000
111000000000100000000000000000000000000000100100000000
000000000001000000000000000000001010000000000000000000
010011100000001000000011100000000000000000000000000000
110000000001001011000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000100000000000000000001101000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000011100000011011001100010111100000000000
000000000000000111100010001011011000001011100000000000
111000000010000000000000000111100000000000000100000000
000000000000001101000000000000100000000001000000000000
110000000000000111000111001001011111010111100000000000
010000000000001101000100000111001010001011100000000000
000000000000000101100111100000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000010000000000001100010010000000001000000100100000000
000000000000000000000011000000001011000000000000000000
000000000001010001100000000101001011000110100000000000
000000001000000000000010000101011010001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010001001000010001001011000100000000010000000
000000000100000111000100000011101110000000000000000000

.logic_tile 17 13
000000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001000000101001010000000000
010000000000000000000000001111000000000000000000000000
000000000000101000000010100000000000000000000000000000
000001000000000011000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000101010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111011010100000000000000
000000000000000000000000001001011011001000000001000000
000010000001000000000110000000000001000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 18 13
000000000001010000000000000000000000000000100110000000
000000001100000000000000000000001010000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000001000000001111101111011111110100000000
000000000000000000100000000001011010111111110110000000
010000000000000000000111100111011100011111110100000000
100000000000000101000100000001101011111111110110000000
000000000000001111000000000101111100011111110110000000
000000000000001011100000000101011100111111110110000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010000000000000011010000000000000000000000000000
110000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000101101010000110100000000000
000000000000000000000011101011011110001111110000000000
111000000000001001100111110011011101000110100000000000
000000000000001111000111000011001001001111110000000000
010000000000000001100000010000001110000100000100000000
010000000000000001000011110000000000000000000000000000
000000000000000101000000011101011011100000000000000000
000000000000000001000010000001001011000000000010000000
000000010000001111000111011111101010010111100000000000
000000011000000011100010000001101111001011100000000000
000000010000001101000010010111111001010111100000000000
000000010110000011000010011011101010001011100000000000
000000010000000101000110101011101011010111100000000000
000000010000000001000000001011011001000111010000000000
000000010000100000000110000000000001000000100100000000
000000010000010000000010000000001101000000000000000000

.logic_tile 3 14
000000000000000011100000011101111010000110100000000000
000000000000000111000011111011101010001111110001000000
111000000000000000000000000000000000000000100100000000
000000000000000111000000000000001000000000000000000010
010000000000000111100000000000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000000010000000111000001000000000000000100000000
000000000110000001000011100000000000000001000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000011000000100000100000000
000000010000000000000010000000000000000000000000000000
000000010000001001000000000000001100000100000100000000
000000010000001011000000000000000000000000000000000000
000010110000100000000000000101101110010111100000000000
000001010000000000000000001101101110001011100010000000

.logic_tile 4 14
000000001100100000000000010101111000000000000000000000
000000000000010000000011111011011110001001010001000000
111000001110001000000111100000000000000000100100000000
000000001010001011000000000000001100000000000000000000
110000000000000001100000000000011101110000000000000000
110000000010000111000000000000011000110000000000000000
000000100000010000000011100000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000001010000000011000000010000000000100000010000000000
000010110000000000000010000101001001010000100000100000
000001010000000000000010100101100000000000000100000000
000000010000000000000000000000100000000001000010000000
000000010000000101100011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000100000000
000001010000000000000000000101000000000010000000000100

.logic_tile 5 14
000000000000001000000110001001011111100000000000000000
000000000001001011000000001001111111000000000010000000
111000000001010011100000000000001010000100000100000000
000000000000100000000010110000010000000000000000000000
110000001000000111000111110000000000000000100100000000
010000000000000111100111110000001000000000000000000001
000000000000001111100000010101101011010111100000000000
000000000000010001000011011101001010001011100000000000
000000010110000000000000000000000000000000000100000000
000000010000001101000011100111000000000010000000000000
000000011010000000000000000000000000000000000000000000
000000011110001111000000000000000000000000000000000000
000001010000000001000000000001100000000000000100000000
000010010000000000000000000000000000000001000000000000
000010110100010000000110011011011100000110100000000000
000010110110000000000011101101001010001111110000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000100000000010000111111000000110100000000000
000000000000000000000110111101111010001111110000000001
110000000000000000000000010000000000000000000000000000
110000000000000001000011110000000000000000000000000000
000000000010000000000000011011101110101000000000000000
000010000000000000000011101001000000111101010000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000100100000000
000000011010001111000000000000001100000000000001000000
000000010000000111100011100000011010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000111100000001000000100000100000000
000000010100000000000100000000010000000000000000000010

.logic_tile 8 14
000000000000000000000110100000011100000100000100000000
000000000000000000000011100000000000000000000000000000
111010100001010001100111100001100000000000000100000000
000000101000000000000111100000100000000001000000000010
010000001100100101000000000111001010111001000000000000
010000000000000101000010110000111101111001000000000001
000000100000001001000000000011000001100000010000000000
000011100000000111000000000101101000110110110000000000
000000010001011000000000011011100000101001010000000000
000000010000100011000011010011101100011001100000000000
000000010000000011100111000011011111110100010000000000
000000010000000101100100000000011010110100010000000000
000001010000000000000000010001000000101001010000000000
000000111010000000000011100101101101100110010000000000
000010010000100000000111101011011010101000000000000000
000000010111000000000000001001100000111110100010000000

.logic_tile 9 14
000000000000011011100000000001111100101001010000000000
000000000000101111000000000001110000010101010000000000
111000001000001000000111000000000000000000000100000000
000001000000000101000110100001000000000010000010000000
110000000000001101000011100000000000000000100100000000
010000000000000101100000000000001100000000000000000001
000000000000001000000000010000000000000000100110000000
000000000000000011000010010000001101000000000000000000
000001010000000000000111110000000000000000100110000000
000010111100000111000011010000001111000000000000000000
000000010000011000000010001001101011000111010000000000
000000010111000101000000001011101011011101000010000000
000000010000000000000010000111111111110100010000000000
000000010000000000000000000000011000110100010010000000
000000010000000000000000001011101010000110100000000000
000000010000010011000011110101011010001111110000000000

.logic_tile 10 14
000000000100001000000111001001111111110011000000000000
000000000001000101000100001011001110001100110000000000
111010100001010111000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
110000001110100001000000000000001000000100000100000000
100000000000000000000000000000010000000000000000000000
000000100000000011100000000000001110000100000100000000
000001000000000000100000000000010000000000000010000000
000000010000100000000000000000000000000000100100000000
000000010001010000000010010000001010000000000000000000
000010010101010000000011111001001100101001010000000000
000000010000000000000011001111010000101010100000000000
000000011110000111100011101000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000100010010000001000000010000001110000100000100000000
000000010001011111000010100000000000000000000000000000

.logic_tile 11 14
100011000000000000000000000000011000101100010000000000
000001000000000000000010111001011101011100100000000000
101000001011000101100110000000001010110100010100000000
000000000110100000000000000111011011111000100110000000
000000001100001000000111111011101110101001010100000000
000000000000000001000010001111000000010101010100000000
000000000000000000000000001000001110111001000100000000
000000000000000000000000000111001110110110000110000000
000000010000000000000110011111001100101000000100000000
000000010110000000000111010011010000111110100100000001
000000011000001001100110101011000000111001110000000000
000000110000000101000011111011101011010000100000000000
000000010000000001100110000001101110110001010100000000
000000010001011001000000000000001111110001010100000000
110000011010001000000110000011100000101001010100000000
000000010100010111000000000101101110100110010100000000

.logic_tile 12 14
000000000000001111100011100000000000000000000100000000
000000000000001011100000001101000000000010000000000000
111010000000001000000111010000000000000000000000000000
000010100000001011000011100000000000000000000000000000
110000000001010000000010000000001000000100000100000000
010000000000100000000011100000010000000000000000000000
000010000000001000000010100000000000000000100100000000
000000000000000101000000000000001000000000000000100000
000000010000000000000111010101101100101001010000000000
000000010000000000000111011111010000010101010000000000
000000010110000000000111000001100000101001010000000000
000000010000000000000000001111000000000000000000100000
000000010000001000000110110011111001010111100000000000
000000010000000011000010000001111011000111010010000000
000010010000010000000000000000011000101100010000000000
000000011010100000000000001101011110011100100000000000

.logic_tile 13 14
000000000001010001100111000000011000000100000100000000
000000000001000000100111110000000000000000000000000000
111000000010000011100000000101101000010111100000000000
000000000000000000100000000101111111001011100000000000
110000000000001000000000000001000000000000000100000000
110000000000000011000000000000100000000001000000000000
000000100000000000000010000000011110101000110000000000
000000001010000000000000000111011000010100110000000000
000000010000000000000000000011100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000111100000000000000000000000000000
000000010001000000000100000000000000000000000000000000
000000010000001000000010010000000000000000000000000000
000000010000001111000010000000000000000000000000000000
000010010000000000000010000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 14 14
000000000110011000000000000011001110000000100000000000
000010101010101011000011101101111000000000110000000001
111000000000000000000111011111111001010111100000000000
000000000000000000000011100101011001000111010000000000
010010100110000111000010101000000000100000010000000000
010000000000001111000100001101001101010000100000000000
000001000000011000000110000000000000000000000100000000
000010100100000101000010110101000000000010000000000000
000000010110001001100010001111101100100000000000000000
000000010000000101000010000011101100000000000000000000
000000010000001000000000010000000000000000000000000000
000000010000100111000010010000000000000000000000000000
000000010001010001000000011011011010010111100000000000
000000010000010000000010001011111010000111010000000000
000000010001000001000000010111000000000000000100000000
000000010000000000000010000000000000000001000000000000

.logic_tile 15 14
000010000000000101000000000101001011010111100000000000
000001000000000000100010110111011100000111010000000000
111000000000001111000000010000011000000100000100000000
000000000100000111000011000000000000000000000000000000
110000000000001000000110101001011111100000000010000000
000000000110001111000010000101011110000000000000000000
000011100000000011100000000000000000000000000000000000
000010000111000000000011110000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010010000101100000001001101001010111100000000000
000000010000000001000000000001111100000111010000000000
000000010000001001100000000011011010010111100000000000
000000010000001011000000001101111101000111010000000000
000000110000000001100000010000000000000000100100000001
000001010110000000000010000000001110000000000000000000

.logic_tile 16 14
000000000001010001000111000001000000000000000100000000
000000000000000000100100000000000000000001000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000101000000000010000000000100
000000000100010001000000000000000000000000000100000000
000000000000000000100000000011000000000010000001000000
000000010000001111000000001001011000010111100000000000
000000010000000101100000001001101100001011100000000000
000000010000000000000011101000000000000000000100000000
000000010000000000000100001011000000000010000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000110000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000010000111100000000000000100000000
000000010000000000000100000000100000000001000000100000
000000010000000000000000000011100000000000000110000000
000000010110000000000010000000100000000001000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000001
000000010000000000000000000000000000000000100100000000
000000010000000000000011110000001101000000000000000000
000000010000000000000000001000000000000000000100000100
000000010000000000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 2 15
000001000000000000000111110011000000000000000100000000
000000000000001111000110000000000000000001000000000000
111000000000001111000010010011011010010111100000000000
000000000000000111000110001011001011001011100000000000
010000000000000011100011110001111011010111100000000000
110000000000000000100011100001001111000111010000000000
000000000000001001100010101101011001100000000010000000
000000000000000101100110111011011111000000000000000000
000000010000001001000010000111111010100000000000000000
000000011000000001000010111001011110000000000010000000
000000010000000001000110000000000000000000000100000000
000000011100000000000000001111000000000010000000000000
000000010000000001100000000101011101010111100000000000
000000010000000000000011101011101110001011100000000000
000000010000000001100110111001111010010111100000000000
000000011100000001000111001001011001001011100000000000

.logic_tile 3 15
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111010000000100000000000000000000000000000000100000000
000001001100000000000000000111000000000010000000000000
110000000000001000000000000101000000000000000100000000
010000000000001011000000000000000000000001000000000001
000000000001010000000000010000000000000000000100000000
000000000110100000000011111111000000000010000000000100
000000010000001000000000010000011100000100000100000000
000000010000010011000011010000010000000000000000000000
000000110000000000000010000000000000000000000100000000
000001010110000000000000000001000000000010000000000000
000000010000000000000000000101100000000000000100000000
000000010110000001000010000000100000000001000010000000
000000010000000000000000000000001100000100000100000000
000000010110000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
111000000000000111000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
110000000000000000000010000101000000000000000100000000
010000000000000111000011100000100000000001000001000000
000000000000010000000110110000000001000000100100000000
000000000000100000000011100000001111000000000000000000
000010010000000000000110000001101101010111100000000000
000000010000000000000011111101011011001011100000000000
000000010000010000000000001000000000000000000100000100
000000010000000000000010001101000000000010000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000100000000
000000010000000000000011010101000000000010000000100000

.logic_tile 5 15
000000000000101111000011110101101110010111100000000000
000000000000010111000011000001001001000111010000000000
111000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
110000000000001000000010101000000000000000000100100000
110000000000001111000100000001000000000010000000000000
000010000000000000000000001101001100010100000000000000
000001000000000111000010101101101001000100000010000000
000000010100001000000010000000011000000100000100000000
000000010110000001000100000000000000000000000000000010
000001010000011000000000000000000000000000100100000000
000000010000000111000000000000001000000000000000100000
000000110000001000000010001101101011010111100000000000
000000010000000011000000000011001110001011100000000000
000000010000000001000000000000000000000000000100000000
000000010000000000100000001011000000000010000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010101000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010110100000000000000000000000000000
000000011110000000000000000000000000000000

.logic_tile 7 15
000001000000000011100011100000000000000000100100000000
000000100000000001000000000000001000000000000001000000
111010000101000011100000000000000000000000000100000000
000000000000100000100010100001000000000010000000000100
010000000000000000000110010111100000000000000100000000
000000000000000000000011000000000000000001000000000000
000001000000001111100000000000011010000100000100000000
000000000000000011100000000000000000000000000000000000
000000110000000101100000000001111011010111100000000000
000001010001000000100000001101001001001011100000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000001010000000000000000000011000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000100001100011100111111111000110100000000000
000000010000001001000100001101011000001111110010000000

.logic_tile 8 15
000000000000000111000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
111010100101010001100111110101011111000110100000000000
000000000000100111000011101101111001001111110000000000
110000000000100001100010011101100000101001010000000000
110000000001010001000010100111101110011001100000000000
000000000000000001000000010000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000000010000000000000010100001001011000001000000000000
000000010110000000000000000101001001000110000000000000
000000010000000000000000010011100000000000000100000000
000000011010000001000010110000000000000001000000000000
000000010000001111000111001111011001010111100000000000
000000010000001011100000001011001000001011100000000000
000010010000000101100010000000011010000100000100000100
000001010000000000000100000000000000000000000000000000

.logic_tile 9 15
000000000000000011100011100111011000011111110100000000
000000000000000000100000000101111011111111110100000010
111010000000001111000010111001111010001100110000000000
000001000000000101100010001011101110110011000000000000
010001000000101111100010000011001011001100110000000000
100000000000010001000000001111001111110011000000000000
000000001000000001000011110000011010001111110100000000
000010000000000111000110100000011001001111110100000000
000000010100001001000011101011111010011111110100000000
000000010000000111000000000001011110111111110100100000
000000010000000011100111010000011101001111110100000000
000000010000000111100111100000001000001111110100000000
000101110000001111100110000111111010010111110100000000
000111010000000101000010110000100000010111110110000000
110000010000000000000110010011011100011111110100000000
000000010100000000000011001011011000111111110100000000

.logic_tile 10 15
000000001111010111100000001101011000110011000000000000
000000000000000000000011100101101100001100110000000000
111000001100001001000010100000000000000000000100000000
000000000001000011100010100101000000000010000000000000
010000000001000001100000011111101101010111100000000000
010000000000100111000010100111001001000111010000000010
000000001010000101100010001000011110101000000000000000
000000001100000001000000001001000000010100000001000000
000000011101010001000010000011100000000000000100000000
000000010000000111000000000000000000000001000000000000
000000010110000111000110100101011011000110100000000001
000000010000001111100100000011011101001111110000000000
000000010000000000000000001001001101000110100000000010
000000010001000000000000000011011000001111110000000000
000010010000001001000000000000000001000000100100000001
000001010100000001000000000000001010000000000000000000

.logic_tile 11 15
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000001000101100000001001011001010111100000000000
000001001010110111100000000101001110001011100010000000
110001000000000000000011110011100000100000010000000000
000000000000000000000111111011001011110110110000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000001
000000010001000000000011100000000000000000000000000000
000000010000100000000111100000000000000000000000000000
000010010001010001000000000000000000000000000100000000
000001011100100000000000001101000000000010000000000001
000000010000000000000000000000011000000100000100000000
000000010000000000000000000000000000000000000000100000
000000010001011000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000111100000000000000000100100000000
000000000000000001000000000000001000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000100000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000001000000000000111000000000000000100000000
000000011110000001000000000000000000000001000000000000
000000010000000000000000001101001100010111100000000000
000000011111000000000000001001001001000111010000000100
000000010000001000000010000000000000000000000000000000
000000010000011011000000000000000000000000000000000000
000001010001010000000000000000000000000000000000000000
000010010100100000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000011100000001000000000000000000100000000
000000000000001111100010111001000000000010000001000000
111000100000000000000000010001000000100000010000000000
000011100000000000000011010000001000100000010000000000
110000000000001101000000000000000001000000100100000000
110000000100101011000000000000001100000000000000000100
000000101100000111000000000101001110000001000000000001
000001000000000000000000001011001010000001010000000000
000000010000000000000010000000000000000000000000000000
000000010100000000000100000000000000000000000000000000
000000110000011000000011111011101001000110100000000000
000001010000100111000010001111111101001111110000000010
000000010000000001100111100000000001000000100100000000
000000010000000000000100000000001010000000000000000000
000010010001000000000000000000000000000000000000000000
000000010110100000000010000000000000000000000000000000

.logic_tile 14 15
000000000000010111100010000001001010000000000010100001
000000000000000000000110011101000000000010100011100001
111001000000100000000000010000001010100000000000000000
000000100001000000000011010001011010010000000001000000
010000000001011111100011101101000000000000000000000000
010000000000100111100011001001001011100000010000000010
000000000100000000000111100000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000010110000000011100000000111101101010111100000000000
000001011010010000000000000101101011001011100000000010
000001010000000000000000000000000000000000000000000000
000010111011010000000000000000000000000000000000000000
000001010000000000000000000001000000000000000100000000
000000010100010000000000000000100000000001000000000000
000000010000000000000000010000000000000000100100000001
000010010000000000000010100000001011000000000000000000

.logic_tile 15 15
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000011100010001001011111000110100000000000
000000000000000000100100000011011011001111110000000000
110010000000000000000010000000011000000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010110001000000000010000000000000
000000010000000000000110100111100000000000000110000000
000000010100000001000000000000000000000001000000000000
000010010010000001000000000000000000000000000000000000
000110010000000000000000000000000000000000000000000000
000000010001011000000111000000001110000100000100000000
000000010100001011000000000000000000000000000000000000
000000010000001000000011100101001100000110100000000100
000000010000001011000000001001101101001111110000000000

.logic_tile 16 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000101000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
110000000100000000000000000000100000000001000000000001
000000000000100000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000111101000000000000000000100000000
000000010000000001000000001111000000000010000000000000
000000010000010000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000011000000000000000100000000
000000000000000111000000000000100000000001000001000000
111010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000011011100000000000000000000000000000000000
000000001110100111100010110000000000000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001010000000000000000000
000000000000000111100000000111000000000000000100000000
000000000000001011100010000000000000000001000000000000
000000100000000000000000001101111011000110100000000000
000000000000000000000000001111011001001111110000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000001000010100001001111010111100000000000
000000000000000001000000001111101101001011100000000000
000000000000000000000110100001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 3 16
000000000000000111100000001001111101000010100000000000
000000000000001101100000000111001000000001000010000000
111000000000000111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000111000111100000000000000000000000000000
110000000010000111000000000000000000000000000000000000
000010100000000000000000000111100000000000000100000000
000001000000000000000000000000100000000001000010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000001100000000001000000101001010000000000
000000001110000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000101000010000000001010000100000100000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000011000000000000000000000000000000000000000
000100000000100011000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000001010000000000010001100000000000000100000000
000000000000000000000011000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001001100100001000000000000000000000000000000000000
000001000000000000000000001101101100000110100000000000
000000000000000000010000000011111010001111110000000100
000000000000110000000000000000001100000100000100000000
000000000000110000000000000000000000000000000000000000

.logic_tile 5 16
000000000000001000000111000101000000000000000100000000
000000000000000111000111100000000000000001000000000000
111010001011001000000000000000000000000000100100000000
000000000000101101000000000000001001000000000000000000
010000000000001000000110100000000000000000000000000000
010000000000000011000100000000000000000000000000000000
000000000000000000000000000101011100101000000000000000
000000000000001101000000000000110000101000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000110000000000001000011000101000000000000000
000000000000100000000011110101000000010100000010000000
000000000000000000000000000111100000000000000100000100
000010001010001111010000000000100000000001000000000000
000010100001010000000000010001001100000001010000000100
000001000000000000000011010111000000010110100000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001101010110000000000000000000000000000
000011000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100101010000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100011000000000000000000000000000000
000001001100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010101001000000000000000000000000000000
000001000000100000010000000000000000000000

.logic_tile 7 16
000000000000000111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
111000100001010000000000010000000000000000000000000000
000001000000100000000010110000000000000000000000000000
010000000000000011100111110001000000000000000100000000
110000000000000000100110000000000000000001000000000000
000000000000100000000110100000000000000000000000000000
000000000111000101000100000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000001000100000000000011100000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011111000110100000000100
000000000000000000000000000101111001001111110000000000
000001000000101000000000001101101101000000100000000001
000010000001011111000011100111111010000000110000000000

.logic_tile 8 16
000000100000000000000000000101011011000110100000000000
000000000000000111000000000001101011001111110000000000
111000000000101000000000000000011010000100000100000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000011101111010010111100000000000
010000000000000101000011000001011110001011100000000000
000010000001001011100110011011011110000000000000000000
000001000000100011100011110011001010001001010000000100
000000000000001000000110100000000000000000000000000000
000000001000000001000011110000000000000000000000000000
000011001010110101100000000111100000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000101100010000000000000000000100100000000
000000000001000000100000000000001101000000000000000000

.logic_tile 9 16
000000000000000000000111000000000000000000100100000000
000000000000000011000000000000001100000000000111000001
001000000000001101100000010001100000000000000100000001
000000000000001111000011010000100000000001000111100000
010000000001001000000010001001101001000110100000000000
110000000000101011000000000001011010001111110000100000
000000000000000101000010100000000000000000100110000001
000000000000010000100010000000001010000000000101100100
000000100000000000000000000000000001000000100110000001
000001000000000001000010000000001110000000000110000000
000010100110000000000000000001001100101000000000000000
000001000000011001000000000000010000101000000000000000
000010000000100000000000001101100001100000010000000000
000001000011000000000000000011101011111001110000000100
110010000001010001000000001000000000000000000110000101
000001001010000001000000000111000000000010000111000010

.logic_tile 10 16
000010000000000111000000001111001100101000000000000000
000000000000000000100010000011010000111101010000000000
111000001010100011100000000000000000000000000000000000
000000000100011111100000000000000000000000000000000000
110000000000000011100000000001111101000110100000000000
010000000010000000000000000011011000001111110000000000
000000000000100000000000000111000000000000000100000000
000000000000010000000011100000100000000001000000000000
000000100000101000000110000000000000000000000000000000
000001001011011011000111100000000000000000000000000000
000001001000001000000110000000000001100000010000000000
000010000000001011000000000001001011010000100000000000
000000000000000000000111000000000000000000100100000000
000000000000101001000100000000001010000000000000000100
000000001110000000000000000001000000000000000100000000
000010100000000000000000000000100000000001000000000000

.logic_tile 11 16
000000000000000000000000010000001100000100000100000000
000000100000000000000011100000010000000000000000000010
111000000001010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
010000000000001111000111110000000000000000000100000000
110001000000000101000010000011000000000010000000000000
000000000000011011100000000000000001000000100100000000
000000000110001011000000000000001010000000000000000010
000000000000001000000111100101011111000110100000000000
000010100010000111000000000101111110001111110000000100
000000000000000000000000010001011100111101010000000000
000000001010100000000010100101110000010100000000000000
000000000000000000000000001000000000000000000100000000
000000001000011111000000000101000000000010000000000000
000010000001000011100000010000000000000000100100000000
000001000000110000000010110000001110000000000000000100

.logic_tile 12 16
100000100000000000000010000011111000100001010100000000
000000000000000111000000000011111000100010010100000000
101000000000000101100111100011101010101000000100000000
000000000000000000000100000101010000111101010110000000
000000000001010111000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000110000001001011101101010100000000
000000000001000000000000000111011001000100000100000000
000000000000001000000110100000001100101100010100000100
000000000000000001000000000101011000011100100100000000
000000001001011000000110000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000001001100000000001100000100000010100000000
000000000100100001000000000001001110111001110101000000
110000000001000000000000001001011010010100000100000000
000010100000100000000000001001011001000110000100000000

.logic_tile 13 16
000000000000100111000111000011101110010111100000000000
000000000000010000000111110011011010000111010001000000
111010100000001011100110000000000000000000000100100000
000001000000100101100000000001000000000010000000000000
110000001010101001000000000101000000000000000100000000
010000000000010111000000000000000000000001000000000000
000010001111100000000010000000011001101100010000000000
000000000011010111000000001001001110011100100000000000
000010100000011000000000001001101111010111100000000000
000000000001100101000011111101111100000111010000000100
000000000001011001100000001000000000000000000100000000
000000000000001001000000000101000000000010000000000000
000000100000000000000000010001100000000000000100000000
000001000100000000000011010000000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000001111000000000000100000000001000000000000

.logic_tile 14 16
000000000000111000000010000000001000000100000100000000
000000000000001111000000000000010000000000000000000000
111000000010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010010101010000011100111110000000001000000100100000000
110000000000000000000011100000001011000000000000000100
000001000100100000000111100000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000011100000000000000000001101011110010111100000000000
000000000000000000000000000111101010000111010000000000
000000000100010000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000

.logic_tile 15 16
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
110010000000000111100000000000011100000100000100000000
110000000000000000100000000000000000000000000000000000
000001001100000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000001111011111010111100000000000
000001000000000000000000000011101010001011100000000100
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000001000000000010010000000000000000000100000000
000000001010100000000010000101000000000010000000000000
000001001111001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000011000000000010101000000000000000000100000000
000100000000100000010100001111000000000010000000000000
110011100000001000000111000000000000000000000000000000
100000000000001011000100000000000000000000000000000000
000000000000100000000000000111001011010111100000000000
000000000001000000000000000101011001000111010000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000011100000000000000100000000
000000000001010000000010000000100000000001000000000100

.logic_tile 17 16
000000000000000000000111000000000001000000100100000000
000000000000000000000110000000001001000000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
110000000000010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000001001000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001100000000000000000000
000000001110000000000000001101101001000110100000000100
000000100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000010000000000000000000000000001010000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100111000000000000000100000000
010001000000001001000000000000000000000001000000000000
000000100000000000000000011101011100010111100000100000
000001000000000001000011011101101000000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001100101000000000000000
000000000000001111000000000101010000010100000000000000
000000000000000000000000000000011010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000011011100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
110000000000000111000111000000000000000000000000000000
110000000000000111000100000000000000000000000000000000
000000000000001001100111001000000000000000000100000000
000000001100000011000000000101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000001100000000000001010000100000100000000
000000000110000000100000000000010000000000000000000000
000000000000000000000111011001101111010111100000000000
000000001000000000000110011101011000001011100000000000
000000000000000000000000001101111011010111100000000000
000000000000000000000000000001101100001011100000000000

.logic_tile 4 17
000000000000000111100110010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
111010100000000111000010100000000000000000000100000000
000010000110000111000000000001000000000010000000000000
110000000000000001100111000111001101010111100000000000
110000000000000111100100001101111100001011100000000000
000000001000000001100000011001101010010111100000000000
000000000000000000000010100001001010000111010000000000
000000000000000000000110111101101000100000000000000000
000001000000000000000110000101111101000000000000000001
000000000000000000000010001011101001010111100000000000
000000000000000001000010011011111001000111010000000000
000000000000000000000011100000000001000000100100000100
000000000000000000000110000000001111000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000010000000000000000000000100100100000
000010000000000000000011100000001011000000000000000000
111000000000000111000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
110000000000001000000111001000000000000000000100000001
010000000000001111000000001111000000000010000000000000
000000000111010000000000000000011110000100000100000000
000000000000101101000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000010000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100110101001001110000110100000000001
000000000000001111100100000101111010001111110000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000011101101110010111100000000000
000000000000000000000011011011101001000111010000000000
111000000000001000000000010000011010000100000100000000
000000000000010011000011010000010000000000000000000000
110000000000000000000000000000001010000100000100000000
000000000000000000000011100000010000000000000000000000
000000000100000000000111100000011000000100000100000000
000000000000000000000010000000010000000000000000000001
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001111000000000010000000
000010000110000000000011100000011000000100000100000000
000000000000000000000100000000000000000000000010000000

.logic_tile 8 17
000000000000000000000000010101100000000000000100000000
000000000000000000000010100000000000000001000000000000
111000000001010000000011100000000000000000000000000000
000000000000100111000100000000000000000000000000000000
110000000001000000000000010000000001000000100100000000
110001000000000000000010000000001111000000000000000000
000000001000001011100000000000000000000000000100000000
000000001011010011100000000111000000000010000010000000
000000000000000011100010100000000001000000100100000000
000000000010000000100110110000001000000000000000100000
000011100000000000000010100000011011101100010000000000
000010000000000000000100001011001001011100100000000000
000100001110000000000111100011001011000110100000000000
000100000000000001000000001001011110001111110000000001
000000000000010001000111001011000000001111000000000000
000000000000000000000000001011101101110000110000000010

.logic_tile 9 17
000000000000000000000000000000001010000100000100000000
000000000000100000000011110000000000000000000000000000
111000001010000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
010000000000000111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000100000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 10 17
000000000000001000000010100101011101010111100000000000
000000000000001111000010101101111011001011100000000100
111000000000100101100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000110000000000011111101101000000110100000000000
010000101010000000000111111011111000001111110000000000
000000000001001101000010010000000000000000000000000000
000000000000101111000111010000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011101111000000000010000000000000
000010101000000000000110100000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000000000000000000000110000101111001000001000000000100
000000000000000000000100001001011010000110000000000000
000000000000000000000000000000000001000000100100000000
000000000101000000000000000000001000000000000000000000

.logic_tile 11 17
000000001101000000000000010000001110000100000100000000
000000000000000000000011010000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001011100000000000000000000000000100000001
010000000000000001000000000011000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000010000000000000000000100000000
000000000000000001000011101001000000000010000000000001
000000101100000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000100100000000
000000000000000111000000000000001010000000000010000000
000000000000000111000010000001111111010111100000000000
000000000000000000000000000101111100000111010000100000

.logic_tile 12 17
000000000000101000000000000111000000000000000100000000
000001000001011011000000000000000000000001000000000100
111000000000100000000000000000000001000000100100000000
000000000001000000000000000000001101000000000000000000
010000000000000000000000000101000000000000000100000000
000000000000100001000010000000000000000001000000000000
000001001010000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000010000000000000000000100100000000
000000000000010000000100000000001011000000000001000000
000000000000000000000000000000001110000100000100000000
000000000000001001000010000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000010100000000000000000000000000000000001000000000000

.logic_tile 13 17
000000000000000111000000000000001100000100000100000000
000000001010000000000010000000000000000000000000000010
111000000000100000000110100000000000000000000000000000
000000000001000111000010100000000000000000000000000000
010010000000001101100000011001011000010111100000000000
010000000000001011000010100001011111000111010000000000
000001000000101000000011111101001100010111100000000000
000000100000000011000011101101011000001011100000000000
000000100000000111000000011000000000000000000100000000
000001000000000000100011001111000000000010000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000010
000000000000001111100110101111001010010111100000000000
000000000100001011100000000011001110001011100000000000
000000001100000000000111000001111010010111100000000000
000000100000000000000100001101111000000111010000000000

.logic_tile 14 17
000000001000001001100000010111111011100000000000000000
000000000000000111000010001101101001000000000000000000
111001000000001000000110110000001000110000000000000000
000000000000001111000010000000011101110000000000000000
110010000000001111000110100000011110000100000100000000
110000001010001111100000000000000000000000000000000000
000000000000010111100000000000001100000100000100000000
000000000000000101100000000000010000000000000000000000
000010100000100000000110100000011100001000000010000100
000000000110000000000111110111011000000100000000100100
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100011101111001011000110100000000000
000000000100000000100010000101101000001111110000000000
000000000000101111000000001101011110000001000000000000
000000000001000111000010001001001000000110000000100000

.logic_tile 15 17
100010000001010000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
101000000000000001100000001111001010010100001100000000
000000000000000000000000000011010000000001010100000000
110000100000000000000010111101001000010100001100000000
010001000000000000000110000111100000000001010100000000
000000001100100000000110011000001000000100101100000000
000000000001010000000010000011001101001000010100000000
000000000000000000000110011111101000010100001100000000
000000000000000000000011100111000000000001010100000000
000000000000000101100000001000001001000100101100000000
000000000000000000000000000011001000001000010100000000
000000000001000001100000001101101000010100001100000000
000000000110100000000000000111100000000001010100000000
110001000000001101100000001101101000010100001100000000
000000100000000001000000000011100000000001010100000000

.logic_tile 16 17
000000000000000001100110101101101001100000000000000000
000000000000000000000010001101011010000000000000000000
111000000010000000000000001101111010000010000000000000
000000000000000000000000000101011001000000000000000000
010000000000000101100110010101101010000010000000000000
010000000000000000000010101111111010000000000000000000
000000001110101101100110110111001011001000000000000000
000010000001000101000010101101101011000000000000000000
000010100000000101000010010000000000000000000000000000
000001000000001101100010000000000000000000000000000000
000000000000000000000000000101001100000001000000000000
000000000000010000000000000111101100000000000000000000
000000000000001000000010100001001100000001000000000000
000000000000000001000100001011001100000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 2 18
000000000000001001100000000000011010000100000100000000
000000000000001111000011100000000000000000000001000000
111000000000001000000000000000001010000100000100000000
000000001110000111000011110000000000000000000000000000
010000000000000111100111110111111111100000000010000000
010001000000000011100011001011011011000000000000000000
000000000000000111100110000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000001000110001001001100010111100000000000
000000000000000000000010110001001000000111010000000000
000000000000000000000000000000011100000100000100000000
000000000000000001000000000000000000000000000010000000
000000000000000001000010101011001100010111100000000000
000000000000000000000000000101011011000111010000000000
000000000000001000000000010001101110010111100000000000
000000000000000001000010100101111011001011100000000000

.logic_tile 3 18
000000000000000111000011000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111000000000001000000000000011000000000000000100000000
000000000000001011000000000000100000000001000000000000
110000000000000000000111001001001111010111100000000000
110000000000000000000011100011011010000111010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000010010000001110000000000000000000
000000000000000000000010001101001110000110100000000000
000000000000000001000011111011101011001111110000000000
000000000000001101000000000101111110000110100000000000
000000000000001101100000000011001001001111110000000000

.logic_tile 4 18
000100000000000011100110010101100000000000000100000000
000100000000000111000011110000000000000001000000000000
111010000000001101000110101111111001100000000000000000
000001000000000011100010111111111001000000000010000000
010000000000001111000000010011000000000000000100000000
010000000000000011100010100000100000000001000001000000
000000000000001000000010010101101010010111100000000000
000000000000001011000011101111101110001011100000000000
000000000000011000000010010001011010010111100000000000
000000000000100001000011101011011100001011100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000010101011001000110100000000000
000000000000000101010011110001001110001111110000000000
000000000000000101100110010011111000100000000000000000
000000000000000000100110001001001011000000000001000000

.logic_tile 5 18
000000000000100000000000000000000000000000100100000000
000000000100010001000000000000001000000000000000000000
111000000000000001000011000000000001000000100100000000
000010000000000000100000000000001000000000000000100000
110000000000000011100111010000011010000100000100000000
110000000000000000100110000000010000000000000000000000
000000000010000000000111010000001010000100000100000000
000000000000010000000011010000010000000000000001000000
000000000000001000000000000000000000000000100100000000
000000000000100011000000000000001100000000000000000000
000000000000000000000000001101101110010111100000000000
000000000000000000000000001001101011001011100000000000
000000000000000001110010000000000000000000000000000000
000000100000000000110100000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000001110000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111000000000001000000110100000000000000000000000000000
000000000000001011000110110000000000000000000000000000
010010000000000101000010101011111010011111110100000000
100000000000000101000110001011101111111111110100000010
000000000000001000000000000001101100011111110100000000
000010000000000111000000001001111010111111110100000000
000000000000000000000000000011111000000000000010000000
000000000000000000000011111101011010000110100000000000
000000000110000001100110100001000000100000010000000000
000000000000000000000010000000101011100000010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100111111000010111110110000000
000000000000000000010000000000100000010111110100000000

.logic_tile 8 18
100000000000001000000000010101111110101000000110000000
000000000000000001010011110101110000111110100100000000
101000000000001101000010101001001110101001010000000000
000000000000000001000100000001000000010101010000000000
000000000000000001100110011011001010101001010000000000
000000000000000111000011010101100000101010100000000000
000000000000000111000110010111001101111000100000000000
000000001010000001000111110000011111111000100000000000
000000000000000001000111110000011011111000100000000000
000000000000000000100110000111001110110100010000000000
000000000000000000000000001000011000110100010100000000
000000000000000000000000001101001100111000100100000000
000001000000000011100000000000011011110001010100000000
000000100000000000000000001101011110110010100100000000
110000000000000001100000010101101001010111100000000000
000000000000000000000010001101111001000111010000000000

.logic_tile 9 18
000000000000000000000011000000001100000100000100000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000000000000001000000100100000000
000000000000001111000000000000001011000000000001000000
010000000001000111100000001001001011010111100000000000
010000000000101101100000000101101011001011100001000000
000010100000000011100111100000000000000000000000000000
000000001110000001100011100000000000000000000000000000
000010100010001111000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000000000000100000000000000001100000000000000100000000
000000000001010000000000000000000000000001000000100000
000010000000001000000000000101101110000110100000000000
000001000000001101000000000101001100001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000100011100000010000001101110000000000000000
000000000001000000000011100000001101110000000000000000
111000000000000000000000000101000000000000000100000000
000100000000000111000000000000000000000001000000000000
010000000001011011100000000001000000000000000100000000
010000000000000111100010100000000000000001000000000010
000000000001010000000000011001111110000110100000000000
000000000000000000000011001111001111001111110000000000
000001000000001101100000000000000000000000000000000000
000010100000011001100000000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000010100101000000000010000000000000
000001000001011000000010000000011010000100000100000000
000000100000000001000010110000010000000000000000000000
000000000000000101100000010111001100000001000000000000
000000000000000000100010001101101110000110000000000000

.logic_tile 11 18
000000000000000000000111100111101100010111100000000000
000000000000000000000111111011011010000111010000000000
111000000000000000000000010000000000000000000100000001
000000001010000000000011001001000000000010000000000000
010000000000001101100010001101101100010111100000000000
010000000000001111000000000011101011000111010000000000
000001001010001111100111110101100000000000000100000000
000000000000001111100010010000100000000001000000000000
000000000000000001000010011000000000000000000100000000
000000001000000000000010110101000000000010000000000000
000000000110001001100000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000001010000000000001011101010010111100000000000
000000000000100000000000001001001011001011100000000000
000010000000001000000000000000000000000000000000000000
000001000001010101000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000100000000000001101101001000110100000000000
000000000000000000000000001111011011001111110010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000010000101000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000101000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 18
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000010011111011010111100000000000
000000000001010000100010001111011000000111010000000000
110000000000001011100000001001001111000110100000000000
110000000000000011000010100101101001001111110000000000
000000000000000111100111110000000001000000100100100000
000000000000000001100111010000001011000000000000000000
000001000000000000000111001101001010100000000000000000
000000001100000001000000000111011110000000000000000000
000000000000000000000000001011101011000110100000000000
000000000000000001000011100111101010001111110000000000
000000000000001001100010100000000000000000000100000000
000000000000001101000010000011000000000010000000000000
000000000100001001100000000000000000000000000100000000
000000000000001101000000001011000000000010000000000000

.logic_tile 14 18
000000000000000000000111000101100000011111100100000000
000000000000000101000100000000101000011111100100000000
111000000000001011100011100001101011000110100000000000
000000000110000111000000001001001000001111110000000000
010000000000000111100000010000000000000000000000000000
100000000000000001000010100000000000000000000000000000
000000000000101111000000010000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000111000011110000000000000000000000000000
000000000000000000000000000011001101011111110100000000
000000000000000000000000001101011010111111110101100000
000000100000001001100000001111101010100000000000000000
000001000000000001000000001111101110000000000000000000
110000001100000000000110110101100001101001010000000000
000000000000000000000010010111001001011001100000000000

.logic_tile 15 18
100000000000000001100110001000001000000100101100000000
000000000000000000000000000101001100001000010100010000
101000000000100000000000000101101000010100000100000000
000000000001000000000000000001000000000010100100000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000100000001100010100000000000010110100100000000
000010100000000000100100001001000000101001010100000000
000000000001011000000000000000000000000000000000000000
000000001110000001000011110000000000000000000000000000
000000000000101000000010000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110001000000000000000000001101111100000110100000000000
000000000000000000000000001011101111001111110000000000

.logic_tile 16 18
100000000000000101000000001001001011011100100100000000
000000000000000000100010111001001110001100000100000000
101000000000000001100000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111101010110100010100000000
000000000000000000000000000000011000110100010100000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000001001000000000000000000000011
000000000000000000000000000001111111000000110100000000
000100000000000000000000000001101000101000110100000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000010000011100000000101000001000110000000000000
000000000000000000000000000101101000000000000000000000

.logic_tile 17 18
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000010000101000000010000000000000000000000000000
000100000000010000100011110000000000000000000000000000
010000000000000000000010111111011000010111100000000000
100000000000000000000011011001001011001011100000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001000000011011011010011111110100000000
000000000000000000000010001111001101111111110101000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000110000001011011010111100000000000
000000000000000000000000001101001101000111010000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000101000000000010000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
110000000000000000000000001011111011010111100000000000
110000000000000000000011101101001000001011100000000000
000000000000001000000110000000000001000000100100000000
000000000000001111000000000000001101000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001111000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010001011111011000110100000000000
000000000000000000000000001001001100001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 2 19
000000000000000000000010100000000000000000000100100000
000000000000001111000111101011000000000010000000000000
111000000000001000000110010001101111100000000000000000
000000000000000001000010101011011111000000000000000010
010000000000000000000110111101101001100000000000000000
010000000000000001000011011011111001000000000001000000
000000000000001001000111000011111011010111100000000000
000000000000001011000110101111001101000111010000000000
000000000000000000000110001101001010010111100000000000
000000000000000000000010001111101000001011100000000000
000000000000001000000110100000000000000000000100000000
000000000000000011000010100111000000000010000000000000
000000000000001111100010100001111010010111100000000000
000000000000000011000010000111101011000111010000000000
000000000000000000000010110000011010000100000100000000
000000000000000000000110000000010000000000000000000000

.logic_tile 3 19
000001001001000000000000000000000000000000100100000000
000010100000000000000011100000001111000000000000000000
111000000000000101000000010000000001000000100110000000
000000000000000000000011000000001110000000000000000000
010000000000001000000111100000011110000100000100000000
110000000000000001000100000000010000000000000000000000
000000000000000011000000010000011110000100000100000000
000000000000010000100011010000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000001000010111001000000000010000000000000
000000000000000000000000000101101101010111100000000000
000000000000000000000000001111001000001011100000000000
000000000001000000000110110011001010010111100000000000
000000000000000000000111011001101101001011100000000000
000000100000000001000000000000000001000000100100000000
000001000000001111000010000000001011000000000000000000

.logic_tile 4 19
000000000000000000000011110000011100000100000100000000
000000000000001111000010100000010000000000000000000000
111000000000000101100000001001011000000110100000000000
000000000000001001000010110111101101001111110000000000
110000000000000000000010100101001110010111100000000000
110000000000010000000111000011101000000111010000000000
000000000000001111100000011000000000000000000110000000
000000000000000101000010101111000000000010000000000000
000000100000000000000110110000001000000100000110000000
000000000000000001000110000000010000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001001000000010001111111011010111100000000000
000000000000000001000000000111001001000111010000000000
000001000000000001000000001011001011100000000000000001
000010000000000001000010000001111011000000000000000000

.logic_tile 5 19
000000000000001000000111001111011000010111100000000000
000000000000001111000011101111111010000111010000000000
111000000000000101000011100001011110010111100000000000
000000000000000000000000001011001111001011100010000000
010000000000000011100110010000000000000000000000000000
010000000000000000100011000000000000000000000000000000
000010000110000000000111000000000000000000000100000000
000000000000000000000110111001000000000010000000000000
000000000000001000000010000011101011000110100000000000
000000000000000001000000001101111110001111110000000000
000100000000001000000010001011101101100000000010000000
000100000000000001000000001101001000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010000000000000000000000000000000
000010100000000001000011100000011010000100000100000000
000001000000000001000100000000010000000000000000100000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000001111000011111001001111010111100000000000
000000001100000011000011111111001110001011100000000000
111000000000001000000111100000011100000100000100000000
000000000000000001000110010000010000000000000000000000
010000000000100000000011101111011111100000000000000000
110001000000010000000100000001101100000000000010000000
000000000000001101000000000011001110000110100000000000
000000000000001111100000001001001000001111110000000000
000000000000001001000000001011101100010111100000000000
000000000000001011000000001001101001000111010000000000
000001000010001000000010000001000000000000000100000000
000010000000000101000010000000000000000001000000000000
000000000000010001100110100101111001000001000000000000
000000000000100001000111111111011010001001000000000000
000000000000000001100111000000000000000000000000000000
000000100000000001000100000000000000000000000000000000

.logic_tile 8 19
000001000000000011110000010000000000000000000000000000
000000100000001101000011000000000000000000000000000000
111001001000000000000111000000000000000000100100000000
000000100000000000000000000000001101000000000000000000
010000000000001000000010010001100000000000000100000000
010000000000100101000010000000100000000001000000000000
000000100000000101000010110111111011100000000000000000
000001000000000000100110110101001111000000000000000010
000000000000000000000010000001011011000110100000000000
000000000000100000000000000001011101001111110000000000
000000000000000000000000010000001110000100000100000000
000010000000000000000010100000010000000000000010000000
000000000001000000000010001001001011000110100000000000
000000000000000000000000001101011111001111110000000000
000000000000000001000010010101000000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 9 19
000000000100000101100111010001000000000000000100000000
000000000000000000000011100000100000000001000000000000
111000001110000111100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000011000111010101000000000000000100000000
010000000000000000000111010000100000000001000000000000
000001000000001101000011101101101010010111100000100000
000000000000001111100010100011101000001011100000000000
000000000100000000000000000101101110010111100000000000
000000000000010000000000000111001010000111010000000000
000010100000001001100010100000001010000100000100000000
000001000000000001000000000000010000000000000000000000
000000000000001001100000001000000000000000000100000000
000000000000001011000000001111000000000010000000000000
000000000000000000000111001011111011100000000000000000
000000000000000000000100001011001011000000000000100000

.logic_tile 10 19
000000000000001101000111110111011100011111110100100000
000000001000001011100011010001001011111111110101000000
111000000000000001100111100000000000011111100100100000
000000000000000111000010010011001000101111010100000010
010000000000000001000010110111101101011111110100000000
100000000000001101000010010101111001111111110100000010
000000000000001101000010110011001001011111110100000100
000000000000000011000011101001011110111111110100000000
000000100000000101100010001101011000010111100000000000
000000000010000001000000001011011111000111010000000000
000001000000001101100010001111111010010111100000000000
000010000000001101000010000101101111001011100000000000
000000000000001111100111101101111101011111110100000100
000000000000001111100010000011111000111111110100000000
110000000010000000000010100101101111011111110100000000
000000000000000001000111001101101000111111110100100000

.logic_tile 11 19
000000000000000000000110011000011001110001010000000000
000000000000000000000011110111011101110010100000000010
111010000000001011000011100011011001100000000000000000
000000000000000001000111110101101011000000000000000000
010000000000000111000010110001101101010111100000000000
010000000000000101000011001111011111000111010000000000
000000000000000111000110000101100000000000000100000000
000000100000000001000010100000000000000001000000000000
000000000000000111000110111001001010000110100000000000
000000000000000001100010001001111100001111110000000000
000000000000000000000011101111011010000100000000000000
000100000000000000000110110101011100001100000000000000
000000000000001001000110100011100000000000000100000000
000000000000000111000100000000100000000001000000000000
000000000000000001000111101101001010010111100000000000
000010100000000000000110001111011110001011100000000000

.logic_tile 12 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000000100001000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000001111000010101000000000000000000100000000
000000000000000011000111101001000000000010000000000000
111001000000000000000010110101100000000000000100100000
000010000000010000000011010000100000000001000000000000
010000000000000111100110000000000000000000000000000000
010000000010000000100000000000000000000000000000000000
000000000000001111000111000001001011000110100000000000
000010000000000111000110111001001001001111110000000000
000000000000001000000000000000000000000000000000000000
000000001000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001101000000000000001000000000000000000000
000000000000001000000000000111011011010111100000000000
000000000000000001000000000011001010000111010000000000
000000000110000000000000011011101011100000000000000000
000000000000000000000010001101011111000000000001000000

.logic_tile 14 19
100000000000000000000000000111111000111001000000000000
000000000000000000000000000000011101111001000000000000
101000000110100000000010100101000000000000000010100000
000000000001001001000000000111101011010000100001000010
000000100000001000000111100101101110100000000010100101
000001000000000001000010110000001011100000000011100001
000001000000000000000000001101000000000000000010000001
000010100000001101000000000101101110000110000001100011
000000100000000000000000001000001010110100010100000000
000001000000000000000010100001001111111000100100000001
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000111100000000000000000000000000000
000001001000011011000000000000000000000000000000000000
110000000000001000000110000111100000010110100100000000
000000000000000001000000000000100000010110100110000010

.logic_tile 15 19
000000000000000000000000000111000000000000001000000000
000000000000001101000000000000000000000000000000001000
111000000000000000000010100000000000000000001000000000
000000000000001101000100000000001101000000000000000000
010000000000000101000110100011100001000000001000000000
110000000000000000100000000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000001001110000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000001000111100001000000000
000000000110000101000000000000000000111100000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 16 19
100000000000000101000000000000000001001111000000000000
000000000000000000100000000000001101001111000000000000
101000000100000000000010100000000000010110100100000000
000000000000000000000000000011000000101001010111100100
110000000000000101000000001101100000100000010000000000
010000001110000101100000001011101010000000000000000000
000000000010100101000010100000000000001111000000000000
000000000000010000000110110000001000001111000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010101111100010011110000000000
000000000000000000000011100001011010101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000001111111010010110100000000000
000000000000000000000000001001010000000001010000000100

.logic_tile 17 19
000000000000100000000000010000000000000000000000000000
000000000000110000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 2 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000011100000100000100000000
010000000000000011000100000000010000000000000000000000
000000000000000000000000000011101010010111100000000000
000000000000000000000000000101011110000111010000000000
000100100000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000001000000001000000010000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000001111000000000000000000000000100100000000
000000000000001111000011100000001100000000000000000000
111000000000000000000000010000000000000000100100000000
000000000000000000000011110000001000000000000001000000
010000000000000000000111100011000000000000000100000000
110000000000001001000100000000100000000001000000000001
000000000000000000000011001001111011010111100000000000
000000000000000000000010111101111110001011100000000000
000000000000001000000111000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
000000000000000001100000010000001000000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000000000000000001101011101010111100000000000
000000000000000000000000001001001101001011100000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 20
000000000000001000000110100001111011000110100000000000
000000000000000101000111100011011000001111110000000000
111000000000011111100000010111111000000110100000000000
000000000000101011000010010011011110001111110000000000
010000000000001101000000010011101010100000000010000000
010000000000000001000011000101001110000000000000000000
000010100000000111000011101001001110010111100000000000
000000000000000000100010110001011011001011100000000000
000000000000001011100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001001100000000101111101010111100000000000
000000000000000011000000001001001111000111010000000000
000000000000000001100110100000011110000100000100000000
000000000000000011000000000000000000000000000000000000
000000000000001101100000010101100000000000000100000000
000010100000001101100011010000100000000001000000100000

.logic_tile 5 20
000000000000000111000000000011000000000000000100000000
000000000000000000100000000000000000000001000000000000
111000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010011101101110010111100010000000
010000000000000001000010110101001011000111010000000000
000000000000001011100000000000000000000000100100000000
000000000000001101100000000000001101000000000000000000
000000000000000001000010000001101010010111100000000000
000001001000001111000010001111011100001011100000000001
000000000000000000000000010000000000000000100100000000
000000000000000000000010110000001010000000000000000000
000000000000001000000010100001011001010111100000000000
000000001100000011000100000011011101001011100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011011111000000000010000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010100001000000000011101000000000000000000100000000
000001000000000000000100000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000101001110101000000000000000
000000000000000000000000000000110000101000000000000000
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000101000000000000000100000000
000000001000000000000000000000100000000001000000000000
111000000010100011100000010000000000000000000000000000
000100000000011001000011000000000000000000000000000000
110000000000000111000000000000000000000000000100000000
010000000000000000000010010101000000000010000001000000
000000000000000000000111000000000001000000100100000000
000000000000011101000110000000001011000000000010000000
000000000000000000000011110001101101000110100000000000
000000000000000000000011100111011001001111110010000000
000000000000000000000000000001111011000110100000000000
000000000000000000000000001111011010001111110000000000
000010000000000011100000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001111000000000000000000

.logic_tile 9 20
000100000000010000000111010000000000000000000000000000
000100000000000000000111110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000001000000000101111110101000000000000000
100000000000000000000000000000010000101000000000000100
000000000000000000000000011000000000000000000100000000
000000000000000011000011000011000000000010000000000100
000000000000000000000000010000011010000100000100000000
000000000000000000000011000000010000000000000000000000
000010001000000101100000000001101000010111100000000000
000010100000000000100000001001111111000111010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000010011000000000000000100000000
000000000000000000000011110000100000000001000000000000

.logic_tile 10 20
000000100000000011100011100000000001000000100100000000
000000000000001101000010010000001110000000000000000000
111001000000001111100000001011001100100000000000000000
000110000001010101000000000101011010000000000000000000
010000000000001001000111101001011110010111100000000000
110000000010000111000100000101111000000111010000000000
000000000000000111100000000101000000000000000100000000
000010100001010101100000000000000000000001000001000000
000000000000001000000010011011001110000110100000000000
000000001000000111000010000001101111001111110010000000
000000000000001001100000000000000000000000000100000000
000000000000000011000000000001000000000010000000000000
000000000000001000000011100111011111101001000000000100
000000000000001101000010100000101111101001000000100000
000000001000001011100010101001011101000110100000000000
000000000000000101000011110011101000001111110000000000

.logic_tile 11 20
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001011000000000000001000
111001000000001101000000000000000000000000001000000000
000010000001000001100000000000001111000000000000000000
010000000000000000000110000111101000001100111000000000
010000000000000000000000000000000000110011000000000001
000000000000000000000110000011101000001100111000000000
000000000110000000000000000000100000110011000000000000
000000000000001000000000001001101000100000010100000000
000001000000001011000000000001001100101000000100000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011001111110101000000100000000
000000001010000000000011010001011011100000010100000100
110000001010001000000000010000000001000000100100000100
000000000000001011000011000000001000000000000100000000

.logic_tile 12 20
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111000001000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000101000010000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111011000000110100000000000
000000000000000000000011110101011010001111110000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 20
000000000000001001000111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
010001000000000000000110100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000100000000000010000000000000000000000000000
000000001001010000000010100000000000000000000000000000
000001101010101000000110101011011110101000000010000001
000001000000001011000000000111110000000000000011100000
000000000000000000000000001001011100000110100000000000
000000000000100000000000000011011000001111110000000000
000000000110000000000010101011011110000000000010100011
000000000000000101000000000111110000101000000011100100

.logic_tile 14 20
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111000000000000000000000011101100001001001000010100001
000000000000000000000011100111101010000000000001000110
010000000000000000000000000101001000101000000000000000
000000000000000000000010111001110000000000000000000000
000000000000000000000010101011011010000000000010100000
000000000000001101000100000101110000000001010010100011
000000000000000000000000010101001000000000010000000000
000000000110000000000010000000111001000000010000000000
000000000000000000000000000000001000010000000000000000
000000100000000000000000001101011001100000000000100000
000000000000000000000000000111111011001000000011000100
000000000000000000000000000000001011001000000011100010
000001000010001000000000000000011000000100000100000000
000000000000000001000000000000010000000000000000000000

.logic_tile 15 20
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
111000000110000000000000000111000000010110100000000000
000100000000000000000010100000100000010110100000000000
110000000000000000000110000111000000000000000001100000
010000000000000000000000001101101111000110000001100110
000000000000000000000000000111111111000010000000000000
000000000000000000000000000011101110000000000000000000
000000000000101101100110110000001110000011110000000000
000000000001010111000010010000010000000011110000000000
000000100000000000000000000001101010011110100000000000
000000000000000000000000001111111101010110100010000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010100011000000000010000000100000
000000000000001101100110000111100000010110100000000000
000000000000000101000100000000000000010110100000000000

.logic_tile 16 20
100000000000000000000000000001100000000000001000000000
000000000000000000000010100000000000000000000000001000
101000000000000111100000000101011010010100001100000000
000000000000000000100000001101000000000001010100000000
000010000000000001100000000111001000010100001100000000
000001000000000000000010101001100000000001010100000000
000000000000000111100000000111001000010100001100000000
000000000000000000100000001101100000000001010100000000
000001000000000000000000000111101000010100001100000000
000010000000000000000000001001000000000001010100000000
000000000010000001100000000001001001000100100100000000
000100000000000000000000000000101100000100100100000000
000000000000000000000110011111101110000000000000000000
000000000000000000000010000111011111100000000000000000
110000000000001001100000000111101111000010000000000000
000000000000000001000000001111011110000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111110000000000000000000000000000
110000001110000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100101100000000000000100100000
110000000000000000000100000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001001000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000111110000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001011000000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100001100000000000000100100000
110000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000111100000000000000000000000000000
110000000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000111000000000000001100000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000011100000100000000001000100000000
000000000000000000000010100000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000001011110101000000000000100
000000100000000000000000000000110000101000000000100000
000100000000000000000000000101100001001001000010000000
000100000000000000000000001001001111010110100010000000
110000000000000000000110001001111011000010000000000000
000000000000000000000000001101111000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000011000000000000000000100100000
000000000000000000000011110101000000000010000000000000
111000000000000000000000000011111101100000000010100001
000000000001000000000000000000101101100000000010000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110111011111100000000000010000001
000000000000000101000010101011010000010100000011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000011111101000100000000000100
000000000000000000000000000000011101000100000000000000

.logic_tile 14 21
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000100000000000000000001000
111000000000000000000000010011100000000000001000000000
000000000000001111000010000000000000000000000000000000
010000000110000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000100000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000100000000
000000000000000000000000000011100001001100110100000000
000000001110000000000000000000101100110011000100100100
000000000000001000000110001001111100000000000010000000
000000000000000001000000001011100000101000000010100110
000000000000000000000000011000001110000001000000000000
000000000000000000000010000001011011000010000000000000
110000001000000000000000001000000000010110100100000100
000000000000000000000000001011000000101001010100000100

.logic_tile 15 21
100000000000010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011011000101000000000100000
110000000000000000000000000000100000101000000000100010
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001101001111000100000000
000000000001010000000110010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001000000011111100010000000
000000000000000000000000000000001101011111100000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
100000000000001000000000000101111100001110100100000000
000000000000000001000000000000101000001110100100000001
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011110000100000100100000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000010000000001000000100000100000000
000000000000000000000000000000010000000000000000000010
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000100000

.logic_tile 5 22
000000000000000000000000000001100000000000000100100000
000000000000000000000011110000100000000001000000000000
111000000000000000000111110001100000000000000100000000
000000000000000000000111010000100000000001000000000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000010
111000000000000000000000000000011100000100000100100000
000000000000000000000000000000010000000000000000000000
010000100000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000001010000100000110100000
000000000000010000000000000000000000000000000101100010
010000000000000111100111000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000001000000000010000000001000000001000000000
000000000000000011000011110000001001000000000000001000
111000000000001001100110000001011001001100111000000000
000000000000000011000011100000111000110011000000000000
110000000000001000000000010101101000001100111000000000
110000000000000011000011110000101001110011000000000000
000000000000000101000000010001101000001100111000100000
000000000000000000000010000000001011110011000000000000
000000000000000000000000000000001000111100001000000000
000000001010000000000000000000000000111100000000100000
000000000000000001000000001111011010101000000100000000
000000000000000000000000001001001010100100000100100000
000000000000000001100011111011101110101001000100000000
000000000000000000000010000101011000010000000100100000
110000000000000000000000001000011000001100110000000000
000000000000000000000000000001010000110011000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100100000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100001111110010000000
000000000000000000000000000000001101001111110000000000
000000000000000000000000000000000000001111000010000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000110
000000000000000000000000000000000000000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001101001111000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000100
000100000000001000
000000000000000000
000100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000000010000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 5 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 6 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 7 out.spdif_clk_$glb_clk
.sym 8 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 9 smu_rst_$glb_sr
.sym 10 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 11 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 292 fifo_in_data_right[10]
.sym 452 buffer.right_mem[0][10]
.sym 573 buffer.right_mem[0][10]
.sym 678 buffer.right_mem[10][10]
.sym 908 buffer.right_mem[9][13]
.sym 911 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 912 buffer.right_mem[9][10]
.sym 982 fifo_in_data_right[10]
.sym 1023 pin_i2s_data$SB_IO_IN
.sym 1026 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 1131 buffer.right_mem[9][5]
.sym 1136 buffer.right_mem[9][4]
.sym 1137 buffer.left_mem[9][18]
.sym 1180 fifo_in_data_left[9]
.sym 1202 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 1235 fifo_in_data_right[10]
.sym 1339 buffer.left_mem[8][9]
.sym 1341 buffer.left_mem[8][10]
.sym 1342 buffer.right_mem[8][5]
.sym 1398 fifo_in_data_right[5]
.sym 1399 fifo_in_data_right[5]
.sym 1407 buffer.left_mem[9][18]
.sym 1428 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 1551 buffer.right_mem[7][5]
.sym 1598 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1615 fifo_in_data_right[5]
.sym 1616 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 1638 fifo_in_data_right[5]
.sym 1756 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 1757 buffer.right_mem[0][18]
.sym 1758 buffer.left_mem[0][13]
.sym 1759 buffer.left_mem[0][10]
.sym 1760 buffer.right_mem[0][5]
.sym 1808 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 1809 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 1813 buffer.right_mem[14][5]
.sym 1817 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 1844 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1846 fifo_in_data_right[5]
.sym 1849 fifo_in_data_left[10]
.sym 1850 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 1851 fifo_in_data_left[13]
.sym 1853 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 1856 pin_i2s_data$SB_IO_IN
.sym 1857 pin_i2s_data$SB_IO_IN
.sym 1967 in.shift_reg_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 1971 in.shift_reg[30]
.sym 1972 in.shift_reg[22]
.sym 2029 fifo_in_data_left[7]
.sym 2043 fifo_in_data_right[18]
.sym 2062 fifo_in_data_left[9]
.sym 2077 fifo_in_data_right[16]
.sym 2079 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 2086 fifo_in_data_right[5]
.sym 2191 buffer.right_mem[6][5]
.sym 2192 buffer.left_mem[6][13]
.sym 2193 buffer.left_mem[6][10]
.sym 2197 buffer.left_mem[6][6]
.sym 2208 fifo_in_data_right[2]
.sym 2238 fifo_in_data_right[9]
.sym 2239 in.shift_reg[30]
.sym 2240 fifo_in_data_right[13]
.sym 2242 fifo_in_data_right[7]
.sym 2251 in.shift_reg_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 2281 buffer.right_mem[4][5]
.sym 2396 buffer.right_mem[10][16]
.sym 2398 buffer.right_mem[10][9]
.sym 2400 buffer.right_mem[10][6]
.sym 2403 buffer.right_mem[10][18]
.sym 2446 fifo_in_data_right[6]
.sym 2447 buffer.left_mem[6][10]
.sym 2455 buffer.left_mem[6][6]
.sym 2490 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2604 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 2605 buffer.right_mem[9][7]
.sym 2606 buffer.right_mem[9][9]
.sym 2609 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2610 buffer.right_mem[9][18]
.sym 2611 buffer.left_mem[9][6]
.sym 2653 fifo_in_data_right[16]
.sym 2695 fifo_in_data_right[6]
.sym 2699 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 2700 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 2814 fifo_out_data_left[6]
.sym 2815 fifo_out_data_left[9]
.sym 2816 fifo_out_data_right[9]
.sym 2866 fifo_in_data_right[18]
.sym 2871 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 2879 buffer.right_mem[13][9]
.sym 2884 fifo_in_data_left[6]
.sym 2886 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 2910 fifo_in_data_right[16]
.sym 2915 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 2920 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 3028 buffer.right_mem[15][16]
.sym 3029 buffer.right_mem[15][18]
.sym 3030 buffer.right_mem[15][3]
.sym 3089 buffer.right_mem[14][18]
.sym 3091 fifo_out_data_right[9]
.sym 3103 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 3117 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 3132 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 3137 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 3252 buffer.right_mem[11][16]
.sym 3305 fifo_in_data_right[18]
.sym 3352 buffer.right_mem[15][3]
.sym 3459 buffer.right_mem[0][16]
.sym 3474 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3507 fifo_in_data_right[16]
.sym 3665 buffer.right_mem[11][3]
.sym 3712 fifo_in_data_right[16]
.sym 3746 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 3766 fifo_in_data_right[16]
.sym 3875 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 3876 buffer.right_mem[9][1]
.sym 3877 buffer.right_mem[9][2]
.sym 3879 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3880 buffer.right_mem[9][16]
.sym 3887 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3901 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3967 buffer.right_mem[8][12]
.sym 4089 buffer.right_mem[7][16]
.sym 4091 buffer.right_mem[7][2]
.sym 4092 buffer.right_mem[7][1]
.sym 4116 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4122 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4152 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 4156 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4195 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4312 buffer.right_mem[11][2]
.sym 4355 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4359 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4399 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 4422 fifo_in_data_right[16]
.sym 6280 smu_rst
.sym 6281 red$SB_IO_OUT
.sym 6586 smu.state_bclk
.sym 6613 smu_rst
.sym 6615 red$SB_IO_OUT
.sym 7012 buffer.right_mem[11][10]
.sym 7055 fifo_in_data_right[10]
.sym 7091 fifo_in_data_right[10]
.sym 7128 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 7129 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 7156 buffer.right_mem[15][4]
.sym 7160 buffer.left_mem[15][9]
.sym 7161 buffer.right_mem[15][13]
.sym 7167 pin_i2s_data$SB_IO_IN
.sym 7182 buffer.left_mem[15][9]
.sym 7183 buffer.right_mem[11][10]
.sym 7184 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7189 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7190 buffer.right_mem[15][4]
.sym 7212 fifo_in_data_right[10]
.sym 7229 fifo_in_data_right[10]
.sym 7275 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 7276 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 7302 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7303 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7305 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7307 buffer.left_mem[13][9]
.sym 7308 buffer.right_mem[13][10]
.sym 7322 fifo_in_data_right[10]
.sym 7323 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 7326 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 7328 fifo_in_data_right[13]
.sym 7329 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 7330 fifo_in_data_left[18]
.sym 7333 in.shift_reg[24]
.sym 7345 buffer.right_mem[0][10]
.sym 7346 fifo_in_data_right[13]
.sym 7362 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7366 buffer.right_mem[9][10]
.sym 7368 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7370 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7372 fifo_in_data_right[10]
.sym 7396 fifo_in_data_right[13]
.sym 7412 buffer.right_mem[0][10]
.sym 7413 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7414 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7415 buffer.right_mem[9][10]
.sym 7419 fifo_in_data_right[10]
.sym 7422 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7423 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 7449 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7450 buffer.right_mem[5][5]
.sym 7451 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7452 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7453 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7454 buffer.right_mem[5][4]
.sym 7455 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 7456 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7469 buffer.right_mem[9][13]
.sym 7472 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7474 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7475 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 7481 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7482 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7483 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7484 buffer.right_mem[5][5]
.sym 7490 fifo_in_data_right[4]
.sym 7506 fifo_in_data_right[5]
.sym 7514 fifo_in_data_left[18]
.sym 7517 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7530 fifo_in_data_right[5]
.sym 7561 fifo_in_data_right[4]
.sym 7567 fifo_in_data_left[18]
.sym 7569 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7570 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 7596 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7597 buffer.right_mem[13][4]
.sym 7598 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 7600 buffer.left_mem[13][18]
.sym 7602 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7603 buffer.right_mem[13][5]
.sym 7608 fifo_in_data_right[4]
.sym 7609 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7613 buffer.left_mem[14][9]
.sym 7618 buffer.left_mem[0][9]
.sym 7619 buffer.right_mem[12][4]
.sym 7621 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7622 buffer.left_mem[8][10]
.sym 7625 buffer.left_mem[2][9]
.sym 7627 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7638 fifo_in_data_left[10]
.sym 7646 fifo_in_data_left[9]
.sym 7650 fifo_in_data_right[5]
.sym 7664 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 7691 fifo_in_data_left[9]
.sym 7700 fifo_in_data_left[10]
.sym 7708 fifo_in_data_right[5]
.sym 7716 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 7717 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 7743 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7744 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7745 buffer.left_mem[3][13]
.sym 7746 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7747 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7748 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7749 buffer.right_mem[3][5]
.sym 7750 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 7756 fifo_in_data_left[10]
.sym 7758 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 7760 fifo_in_data_left[13]
.sym 7763 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7765 fifo_in_data_right[4]
.sym 7766 fifo_in_data_left[9]
.sym 7768 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7769 in.wsdd_SB_LUT4_I2_1_O
.sym 7770 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7771 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7772 buffer.right_mem[12][5]
.sym 7773 in.shift_reg[29]
.sym 7775 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7776 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7777 in.wsdd_SB_LUT4_I2_O
.sym 7778 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 7797 fifo_in_data_right[5]
.sym 7802 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7862 fifo_in_data_right[5]
.sym 7863 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7864 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 7890 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 7891 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7892 buffer.left_mem[2][9]
.sym 7893 buffer.left_mem[2][7]
.sym 7894 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7895 buffer.right_mem[2][4]
.sym 7896 buffer.right_mem[2][5]
.sym 7897 buffer.left_mem[2][10]
.sym 7898 fifo_in_data_right[3]
.sym 7901 fifo_in_data_right[3]
.sym 7906 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 7907 fifo_in_data_left[13]
.sym 7908 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7909 fifo_in_data_right[5]
.sym 7910 fifo_in_data_right[16]
.sym 7911 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7912 fifo_in_data_right[10]
.sym 7917 in.shift_reg[22]
.sym 7919 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 7920 fifo_in_data_right[13]
.sym 7921 in.shift_reg[24]
.sym 7922 fifo_in_data_right[7]
.sym 7923 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 7924 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 7925 fifo_in_data_left[6]
.sym 7931 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7947 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7948 fifo_in_data_left[10]
.sym 7950 fifo_in_data_left[13]
.sym 7953 fifo_in_data_right[5]
.sym 7954 buffer.left_mem[2][10]
.sym 7958 fifo_in_data_right[18]
.sym 7961 buffer.left_mem[0][10]
.sym 7982 buffer.left_mem[2][10]
.sym 7983 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7984 buffer.left_mem[0][10]
.sym 7985 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7990 fifo_in_data_right[18]
.sym 7994 fifo_in_data_left[13]
.sym 8003 fifo_in_data_left[10]
.sym 8009 fifo_in_data_right[5]
.sym 8010 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 8011 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 8037 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8038 fifo_in_data_right[13]
.sym 8039 fifo_in_data_right[7]
.sym 8040 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8041 fifo_in_data_right[9]
.sym 8043 fifo_in_data_right[2]
.sym 8044 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 8051 buffer.left_mem[0][13]
.sym 8052 buffer.left_mem[2][7]
.sym 8054 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 8055 fifo_in_data_right[4]
.sym 8057 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8059 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8062 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8063 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8065 fifo_in_data_right[18]
.sym 8066 buffer.right_mem[0][18]
.sym 8067 buffer.right_mem[2][18]
.sym 8068 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8069 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8070 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8071 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 8072 buffer.right_mem[6][10]
.sym 8081 pin_i2s_data$SB_IO_IN
.sym 8082 pin_i2s_data$SB_IO_IN
.sym 8086 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 8089 in.wsdd_SB_LUT4_I2_1_O
.sym 8092 in.shift_reg[30]
.sym 8096 in.shift_reg_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 8097 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 8101 in.shift_reg[22]
.sym 8103 in.shift_reg_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 8125 in.wsdd_SB_LUT4_I2_1_O
.sym 8126 in.shift_reg[30]
.sym 8147 in.shift_reg_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 8148 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 8149 pin_i2s_data$SB_IO_IN
.sym 8150 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 8153 pin_i2s_data$SB_IO_IN
.sym 8154 in.wsdd_SB_LUT4_I2_1_O
.sym 8155 in.shift_reg[22]
.sym 8156 in.shift_reg_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 8158 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 8159 smu_rst_$glb_sr
.sym 8184 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8185 buffer.right_mem[2][18]
.sym 8186 buffer.right_mem[2][6]
.sym 8187 buffer.left_mem[2][6]
.sym 8188 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8190 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8191 buffer.right_mem[2][9]
.sym 8196 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8197 fifo_in_data_right[2]
.sym 8199 buffer.right_mem[14][10]
.sym 8203 in.shift_reg[18]
.sym 8205 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8206 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8207 fifo_in_data_right[7]
.sym 8208 fifo_in_data_right[7]
.sym 8210 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8211 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 8212 fifo_in_data_right[9]
.sym 8213 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8216 fifo_in_data_right[2]
.sym 8217 in.shift_reg[30]
.sym 8228 fifo_in_data_left[13]
.sym 8231 fifo_in_data_right[5]
.sym 8234 fifo_in_data_left[10]
.sym 8236 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8243 fifo_in_data_left[6]
.sym 8265 fifo_in_data_right[5]
.sym 8273 fifo_in_data_left[13]
.sym 8279 fifo_in_data_left[10]
.sym 8301 fifo_in_data_left[6]
.sym 8304 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8305 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 8333 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8334 buffer.right_mem[6][9]
.sym 8335 buffer.right_mem[6][6]
.sym 8336 buffer.right_mem[6][10]
.sym 8337 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8338 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8343 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8344 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 8346 buffer.left_mem[2][6]
.sym 8347 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 8348 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8349 buffer.left_mem[6][13]
.sym 8350 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8352 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8355 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8357 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8361 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 8362 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8363 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8364 fifo_in_data_right[13]
.sym 8365 fifo_in_data_right[16]
.sym 8372 fifo_in_data_right[6]
.sym 8384 fifo_in_data_right[16]
.sym 8385 fifo_in_data_right[18]
.sym 8396 fifo_in_data_right[9]
.sym 8408 fifo_in_data_right[16]
.sym 8420 fifo_in_data_right[9]
.sym 8431 fifo_in_data_right[6]
.sym 8450 fifo_in_data_right[18]
.sym 8451 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 8452 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 8478 buffer.right_mem[7][7]
.sym 8479 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 8480 buffer.left_mem[7][7]
.sym 8481 buffer.right_mem[7][9]
.sym 8482 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8483 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8484 buffer.right_mem[7][13]
.sym 8485 buffer.right_mem[7][6]
.sym 8490 fifo_in_data_right[10]
.sym 8500 buffer.right_mem[10][6]
.sym 8503 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8507 buffer.right_mem[7][13]
.sym 8508 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 8510 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8512 buffer.right_mem[9][7]
.sym 8528 fifo_in_data_right[7]
.sym 8529 buffer.right_mem[9][9]
.sym 8532 fifo_in_data_right[9]
.sym 8533 fifo_in_data_left[6]
.sym 8535 fifo_in_data_right[18]
.sym 8537 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8539 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8542 buffer.left_mem[9][6]
.sym 8547 buffer.right_mem[13][9]
.sym 8550 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8552 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8553 buffer.right_mem[9][9]
.sym 8554 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8555 buffer.right_mem[13][9]
.sym 8559 fifo_in_data_right[7]
.sym 8564 fifo_in_data_right[9]
.sym 8584 buffer.left_mem[9][6]
.sym 8585 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8590 fifo_in_data_right[18]
.sym 8596 fifo_in_data_left[6]
.sym 8598 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 8599 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 8625 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8626 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8627 buffer.right_mem[8][6]
.sym 8628 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 8629 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8630 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8631 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8632 buffer.right_mem[8][18]
.sym 8637 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 8639 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8641 fifo_in_data_left[7]
.sym 8642 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8648 buffer.left_mem[7][7]
.sym 8650 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8651 buffer.right_mem[2][18]
.sym 8653 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 8654 buffer.right_mem[0][18]
.sym 8656 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 8657 fifo_in_data_right[3]
.sym 8658 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8666 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 8671 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 8674 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 8677 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 8678 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 8679 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 8683 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8687 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8688 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 8692 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 8693 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 8695 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 8705 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 8706 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 8707 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 8708 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 8711 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 8712 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 8713 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 8714 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8717 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 8718 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 8719 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 8720 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 8745 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 8746 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 8747 smu_rst_$glb_sr
.sym 8772 buffer.right_mem[5][18]
.sym 8773 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8774 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8775 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 8776 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 8777 buffer.right_mem[5][16]
.sym 8778 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8779 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8786 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8788 fifo_out_data_left[6]
.sym 8790 fifo_out_data_left[9]
.sym 8791 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 8792 fifo_out_data_right[9]
.sym 8793 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8794 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 8795 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8797 fifo_in_data_right[2]
.sym 8798 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 8803 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8815 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 8818 fifo_in_data_right[16]
.sym 8831 fifo_in_data_right[18]
.sym 8841 fifo_in_data_right[3]
.sym 8866 fifo_in_data_right[16]
.sym 8872 fifo_in_data_right[18]
.sym 8876 fifo_in_data_right[3]
.sym 8892 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 8893 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 8921 buffer.right_mem[13][12]
.sym 8922 buffer.right_mem[13][18]
.sym 8923 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8924 buffer.right_mem[13][2]
.sym 8925 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8926 buffer.right_mem[13][16]
.sym 8932 buffer.right_mem[14][16]
.sym 8934 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 8939 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8945 buffer.right_mem[2][16]
.sym 8946 buffer.right_mem[15][16]
.sym 8949 fifo_in_data_right[16]
.sym 8966 fifo_in_data_right[16]
.sym 9007 fifo_in_data_right[16]
.sym 9039 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 9040 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 9068 buffer.right_mem[7][10]
.sym 9069 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9071 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9072 buffer.right_mem[7][18]
.sym 9079 fifo_in_data_right[16]
.sym 9087 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9088 fifo_in_data_right[12]
.sym 9091 buffer.right_mem[12][18]
.sym 9096 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 9101 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9112 fifo_in_data_right[16]
.sym 9160 fifo_in_data_right[16]
.sym 9186 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 9187 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 9213 buffer.right_mem[8][12]
.sym 9214 buffer.right_mem[8][16]
.sym 9215 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 9216 buffer.right_mem[8][2]
.sym 9217 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9218 buffer.right_mem[8][3]
.sym 9219 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9220 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9231 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9237 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9240 fifo_in_data_right[1]
.sym 9243 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 9244 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9282 fifo_in_data_right[3]
.sym 9293 fifo_in_data_right[3]
.sym 9333 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 9334 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 9360 buffer.right_mem[12][18]
.sym 9361 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 9362 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 9363 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9364 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9365 buffer.right_mem[12][2]
.sym 9366 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9367 buffer.right_mem[12][1]
.sym 9372 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9373 buffer.right_mem[4][16]
.sym 9375 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 9376 buffer.right_mem[11][3]
.sym 9378 fifo_in_data_right[16]
.sym 9379 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9381 buffer.right_mem[15][3]
.sym 9383 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 9385 fifo_in_data_right[2]
.sym 9386 fifo_in_data_right[2]
.sym 9389 buffer.right_mem[3][1]
.sym 9404 fifo_in_data_right[2]
.sym 9405 buffer.right_mem[7][16]
.sym 9407 buffer.right_mem[7][2]
.sym 9411 fifo_in_data_right[16]
.sym 9413 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9416 buffer.right_mem[9][16]
.sym 9421 buffer.right_mem[9][2]
.sym 9422 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9424 fifo_in_data_right[1]
.sym 9428 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9446 buffer.right_mem[9][16]
.sym 9447 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9448 buffer.right_mem[7][16]
.sym 9449 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9454 fifo_in_data_right[1]
.sym 9459 fifo_in_data_right[2]
.sym 9470 buffer.right_mem[7][2]
.sym 9471 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9472 buffer.right_mem[9][2]
.sym 9473 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9476 fifo_in_data_right[16]
.sym 9480 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9481 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 9509 buffer.right_mem[9][12]
.sym 9510 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9525 fifo_in_data_left[1]
.sym 9531 fifo_in_data_right[1]
.sym 9536 buffer.right_mem[10][2]
.sym 9552 fifo_in_data_right[16]
.sym 9558 fifo_in_data_right[1]
.sym 9570 fifo_in_data_right[2]
.sym 9575 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 9607 fifo_in_data_right[16]
.sym 9617 fifo_in_data_right[2]
.sym 9623 fifo_in_data_right[1]
.sym 9627 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 9628 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 9656 buffer.right_mem[3][1]
.sym 9662 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9668 buffer.left_mem[15][2]
.sym 9706 fifo_in_data_right[2]
.sym 9728 fifo_in_data_right[2]
.sym 9774 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 9775 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 9803 buffer.right_mem[10][2]
.sym 9813 buffer.left_mem[1][1]
.sym 9821 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 11035 pll_lock
.sym 11036 smu.state_bclk
.sym 11053 smu.state_bclk
.sym 11054 pll_lock
.sym 11059 pll_lock
.sym 11117 pll_lock
.sym 11243 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 11411 fifo_in_data_right[10]
.sym 11419 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 11518 buffer.right_mem[5][13]
.sym 11577 fifo_in_data_right[10]
.sym 11616 fifo_in_data_right[10]
.sym 11636 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 11637 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 11640 buffer.right_mem[12][13]
.sym 11651 in.shift_reg[24]
.sym 11664 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11668 fifo_in_data_right[4]
.sym 11670 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11671 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11673 fifo_in_data_right[13]
.sym 11682 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11692 fifo_in_data_right[4]
.sym 11699 fifo_in_data_right[13]
.sym 11707 fifo_in_data_left[9]
.sym 11719 fifo_in_data_right[4]
.sym 11746 fifo_in_data_left[9]
.sym 11752 fifo_in_data_right[13]
.sym 11759 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11760 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 11762 buffer.right_mem[6][13]
.sym 11763 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11764 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11765 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 11766 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11767 buffer.left_mem[6][9]
.sym 11768 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11779 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 11786 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11793 fifo_in_data_left[9]
.sym 11795 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11797 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11803 buffer.right_mem[11][10]
.sym 11808 buffer.left_mem[13][9]
.sym 11809 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11817 buffer.right_mem[13][10]
.sym 11819 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11821 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 11823 fifo_in_data_right[10]
.sym 11824 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11826 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11827 buffer.right_mem[10][10]
.sym 11829 fifo_in_data_left[9]
.sym 11830 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11831 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11832 buffer.left_mem[6][9]
.sym 11836 buffer.right_mem[11][10]
.sym 11837 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11838 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11839 buffer.right_mem[13][10]
.sym 11842 buffer.left_mem[13][9]
.sym 11843 buffer.left_mem[6][9]
.sym 11844 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11845 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11854 buffer.right_mem[10][10]
.sym 11855 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11856 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11857 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11868 fifo_in_data_left[9]
.sym 11874 fifo_in_data_right[10]
.sym 11882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 11883 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 11887 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11889 buffer.left_mem[1][9]
.sym 11890 buffer.right_mem[1][13]
.sym 11897 buffer.right_mem[0][13]
.sym 11909 fifo_in_data_right[10]
.sym 11911 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 11912 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11914 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11915 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11917 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11919 fifo_in_data_right[13]
.sym 11927 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11928 buffer.right_mem[15][4]
.sym 11929 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11930 buffer.right_mem[12][4]
.sym 11931 buffer.left_mem[0][9]
.sym 11932 buffer.right_mem[9][4]
.sym 11935 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11936 buffer.left_mem[15][9]
.sym 11937 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 11938 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11939 fifo_in_data_right[4]
.sym 11940 buffer.left_mem[14][9]
.sym 11942 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11943 buffer.left_mem[2][9]
.sym 11944 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11945 buffer.left_mem[8][9]
.sym 11946 buffer.left_mem[1][9]
.sym 11947 buffer.right_mem[5][4]
.sym 11948 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11949 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11950 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11951 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11953 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11955 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11956 fifo_in_data_right[5]
.sym 11957 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11959 buffer.right_mem[15][4]
.sym 11960 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11961 buffer.right_mem[9][4]
.sym 11962 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11965 fifo_in_data_right[5]
.sym 11971 buffer.left_mem[1][9]
.sym 11972 buffer.left_mem[15][9]
.sym 11973 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11974 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11977 buffer.left_mem[2][9]
.sym 11978 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11979 buffer.left_mem[0][9]
.sym 11980 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11983 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11984 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11985 buffer.right_mem[12][4]
.sym 11986 buffer.right_mem[5][4]
.sym 11990 fifo_in_data_right[4]
.sym 11995 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11996 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11997 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11998 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12001 buffer.left_mem[14][9]
.sym 12002 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12003 buffer.left_mem[8][9]
.sym 12004 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12005 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 12006 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12008 buffer.right_mem[10][5]
.sym 12009 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12010 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12011 buffer.left_mem[10][18]
.sym 12014 buffer.left_mem[10][7]
.sym 12015 buffer.left_mem[10][9]
.sym 12016 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12019 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12020 buffer.left_mem[0][18]
.sym 12021 in.shift_reg[29]
.sym 12022 buffer.right_mem[12][5]
.sym 12023 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12024 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12025 in.wsdd_SB_LUT4_I2_1_O
.sym 12027 in.wsdd_SB_LUT4_I2_O
.sym 12028 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12029 in.wsdd_SB_LUT4_I3_O
.sym 12031 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12039 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 12049 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12054 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12055 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12057 fifo_in_data_left[18]
.sym 12058 buffer.right_mem[13][4]
.sym 12061 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12062 fifo_in_data_right[4]
.sym 12065 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12067 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 12070 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12073 buffer.right_mem[1][4]
.sym 12074 buffer.right_mem[9][5]
.sym 12076 fifo_in_data_right[5]
.sym 12079 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12080 buffer.right_mem[13][5]
.sym 12082 buffer.right_mem[13][4]
.sym 12083 buffer.right_mem[1][4]
.sym 12084 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12085 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12089 fifo_in_data_right[4]
.sym 12094 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12095 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12096 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12097 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12109 fifo_in_data_left[18]
.sym 12118 buffer.right_mem[9][5]
.sym 12119 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12120 buffer.right_mem[13][5]
.sym 12121 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12125 fifo_in_data_right[5]
.sym 12128 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 12129 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12131 buffer.left_mem[11][13]
.sym 12132 buffer.right_mem[11][5]
.sym 12133 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12134 buffer.left_mem[11][18]
.sym 12135 buffer.right_mem[11][4]
.sym 12136 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 12137 in.shift_reg_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 12138 buffer.left_mem[11][9]
.sym 12143 fifo_in_data_left[18]
.sym 12145 fifo_in_data_left[6]
.sym 12147 fifo_in_data_left[5]
.sym 12149 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 12151 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 12152 in.shift_reg[22]
.sym 12153 fifo_in_data_left[7]
.sym 12157 fifo_in_data_right[13]
.sym 12158 fifo_in_data_right[5]
.sym 12159 buffer.right_mem[1][4]
.sym 12160 in.shift_reg_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 12163 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12166 fifo_in_data_right[4]
.sym 12172 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12173 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12174 buffer.right_mem[5][5]
.sym 12177 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12179 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12180 buffer.right_mem[10][5]
.sym 12181 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12182 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12183 buffer.right_mem[15][5]
.sym 12184 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12185 buffer.right_mem[2][4]
.sym 12186 fifo_in_data_left[13]
.sym 12187 buffer.right_mem[7][5]
.sym 12188 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12190 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 12192 buffer.right_mem[11][4]
.sym 12194 buffer.right_mem[3][5]
.sym 12195 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12196 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12197 buffer.right_mem[11][5]
.sym 12198 buffer.right_mem[14][5]
.sym 12199 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12200 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12201 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12202 buffer.right_mem[8][5]
.sym 12203 fifo_in_data_right[5]
.sym 12205 buffer.right_mem[5][5]
.sym 12206 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12207 buffer.right_mem[11][5]
.sym 12208 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12211 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12212 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12213 buffer.right_mem[8][5]
.sym 12214 buffer.right_mem[15][5]
.sym 12218 fifo_in_data_left[13]
.sym 12223 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12224 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12225 buffer.right_mem[10][5]
.sym 12226 buffer.right_mem[7][5]
.sym 12229 buffer.right_mem[3][5]
.sym 12230 buffer.right_mem[14][5]
.sym 12231 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12232 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12235 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12236 buffer.right_mem[2][4]
.sym 12237 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12238 buffer.right_mem[11][4]
.sym 12243 fifo_in_data_right[5]
.sym 12247 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12248 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12249 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12250 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12251 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 12252 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12254 buffer.right_mem[1][4]
.sym 12255 buffer.left_mem[1][13]
.sym 12256 buffer.right_mem[1][5]
.sym 12257 buffer.right_mem[1][7]
.sym 12259 buffer.left_mem[1][6]
.sym 12260 buffer.left_mem[1][7]
.sym 12264 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 12266 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12269 fifo_in_data_right[18]
.sym 12270 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12271 buffer.right_mem[15][5]
.sym 12272 buffer.left_mem[3][13]
.sym 12273 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12274 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12275 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12276 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12277 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12278 fifo_in_data_left[6]
.sym 12279 fifo_in_data_right[2]
.sym 12280 fifo_in_data_left[10]
.sym 12281 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 12286 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12287 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12289 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 12296 buffer.right_mem[12][5]
.sym 12297 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 12298 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12299 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12300 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12302 buffer.right_mem[0][5]
.sym 12304 fifo_in_data_right[4]
.sym 12306 fifo_in_data_left[10]
.sym 12307 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12308 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12311 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12312 fifo_in_data_left[7]
.sym 12313 buffer.right_mem[1][5]
.sym 12318 fifo_in_data_right[5]
.sym 12320 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12323 fifo_in_data_left[9]
.sym 12324 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12325 buffer.right_mem[2][5]
.sym 12328 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12329 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12330 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12331 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12334 buffer.right_mem[0][5]
.sym 12335 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12336 buffer.right_mem[12][5]
.sym 12337 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12341 fifo_in_data_left[9]
.sym 12348 fifo_in_data_left[7]
.sym 12352 buffer.right_mem[1][5]
.sym 12353 buffer.right_mem[2][5]
.sym 12354 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12355 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12361 fifo_in_data_right[4]
.sym 12365 fifo_in_data_right[5]
.sym 12373 fifo_in_data_left[10]
.sym 12374 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 12375 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12377 buffer.left_mem[5][9]
.sym 12378 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12379 buffer.left_mem[5][13]
.sym 12380 buffer.right_mem[5][7]
.sym 12382 buffer.left_mem[5][6]
.sym 12383 buffer.left_mem[5][10]
.sym 12384 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12390 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12391 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 12400 buffer.left_mem[8][10]
.sym 12401 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12402 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12403 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 12405 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12407 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12408 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 12409 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12410 buffer.right_mem[12][10]
.sym 12411 fifo_in_data_right[13]
.sym 12412 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12418 in.shift_reg[18]
.sym 12420 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12421 in.shift_reg[24]
.sym 12423 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12424 buffer.right_mem[14][10]
.sym 12425 in.shift_reg[22]
.sym 12428 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12429 in.wsdd_SB_LUT4_I2_O
.sym 12431 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12433 in.shift_reg[29]
.sym 12434 buffer.right_mem[12][10]
.sym 12435 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12436 buffer.right_mem[6][10]
.sym 12437 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12439 buffer.right_mem[4][5]
.sym 12442 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12443 buffer.right_mem[6][5]
.sym 12451 buffer.right_mem[14][10]
.sym 12452 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12453 buffer.right_mem[6][10]
.sym 12454 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12458 in.shift_reg[18]
.sym 12466 in.shift_reg[24]
.sym 12469 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12470 buffer.right_mem[6][5]
.sym 12471 buffer.right_mem[4][5]
.sym 12472 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12476 in.shift_reg[22]
.sym 12487 in.shift_reg[29]
.sym 12493 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12494 buffer.right_mem[12][10]
.sym 12495 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12496 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12497 in.wsdd_SB_LUT4_I2_O
.sym 12498 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 12499 smu_rst_$glb_sr
.sym 12500 buffer.right_mem[15][9]
.sym 12501 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12502 buffer.right_mem[15][10]
.sym 12503 buffer.right_mem[15][7]
.sym 12504 buffer.right_mem[15][6]
.sym 12505 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 12506 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12507 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12513 buffer.left_mem[5][10]
.sym 12515 fifo_in_data_right[16]
.sym 12516 fifo_in_data_right[13]
.sym 12517 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12518 fifo_in_data_right[7]
.sym 12520 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12522 fifo_in_data_right[9]
.sym 12524 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12525 buffer.right_mem[15][6]
.sym 12526 buffer.right_mem[13][6]
.sym 12527 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12529 fifo_in_data_right[9]
.sym 12530 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12531 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 12532 fifo_in_data_right[6]
.sym 12533 fifo_in_data_right[2]
.sym 12534 fifo_in_data_right[18]
.sym 12535 buffer.left_mem[1][6]
.sym 12541 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12543 fifo_in_data_left[6]
.sym 12544 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12546 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12547 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12548 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12549 fifo_in_data_right[18]
.sym 12551 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12552 buffer.right_mem[6][9]
.sym 12553 fifo_in_data_right[9]
.sym 12557 buffer.right_mem[15][9]
.sym 12559 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 12561 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12562 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12564 buffer.right_mem[2][9]
.sym 12567 fifo_in_data_right[6]
.sym 12572 buffer.right_mem[7][9]
.sym 12574 buffer.right_mem[15][9]
.sym 12575 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12576 buffer.right_mem[7][9]
.sym 12577 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12580 fifo_in_data_right[18]
.sym 12587 fifo_in_data_right[6]
.sym 12595 fifo_in_data_left[6]
.sym 12598 buffer.right_mem[6][9]
.sym 12599 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12600 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12601 buffer.right_mem[2][9]
.sym 12610 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12611 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12612 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12613 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12618 fifo_in_data_right[9]
.sym 12620 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 12621 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12623 buffer.right_mem[12][16]
.sym 12624 buffer.right_mem[12][6]
.sym 12625 buffer.left_mem[12][6]
.sym 12626 buffer.right_mem[12][7]
.sym 12627 buffer.right_mem[12][10]
.sym 12628 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12629 buffer.right_mem[12][9]
.sym 12630 buffer.left_mem[12][9]
.sym 12638 buffer.right_mem[9][7]
.sym 12639 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 12640 fifo_in_data_right[7]
.sym 12641 buffer.right_mem[7][13]
.sym 12646 buffer.right_mem[15][10]
.sym 12647 fifo_in_data_right[7]
.sym 12648 buffer.right_mem[2][6]
.sym 12649 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12651 fifo_in_data_right[10]
.sym 12652 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12653 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12655 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12656 fifo_in_data_right[12]
.sym 12657 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 12658 buffer.right_mem[7][9]
.sym 12664 fifo_in_data_right[9]
.sym 12669 fifo_in_data_right[10]
.sym 12672 buffer.right_mem[10][16]
.sym 12674 buffer.right_mem[10][9]
.sym 12676 buffer.right_mem[6][6]
.sym 12677 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12679 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12682 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12685 fifo_in_data_right[6]
.sym 12686 buffer.right_mem[13][6]
.sym 12688 buffer.right_mem[12][16]
.sym 12689 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12690 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12694 buffer.right_mem[12][9]
.sym 12709 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12710 buffer.right_mem[6][6]
.sym 12711 buffer.right_mem[13][6]
.sym 12712 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12716 fifo_in_data_right[9]
.sym 12722 fifo_in_data_right[6]
.sym 12729 fifo_in_data_right[10]
.sym 12733 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12734 buffer.right_mem[12][16]
.sym 12735 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12736 buffer.right_mem[10][16]
.sym 12739 buffer.right_mem[10][9]
.sym 12740 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12741 buffer.right_mem[12][9]
.sym 12742 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12743 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12744 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12746 buffer.right_mem[11][18]
.sym 12747 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 12748 buffer.right_mem[11][14]
.sym 12749 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 12750 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 12751 buffer.left_mem[11][6]
.sym 12752 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12753 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12765 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 12769 fifo_in_data_right[3]
.sym 12772 fifo_in_data_right[2]
.sym 12773 fifo_in_data_right[18]
.sym 12774 fifo_in_data_right[6]
.sym 12778 fifo_in_data_right[18]
.sym 12779 fifo_in_data_right[2]
.sym 12780 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12781 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12787 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12788 fifo_in_data_right[7]
.sym 12791 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12792 fifo_in_data_right[13]
.sym 12793 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12794 fifo_in_data_left[7]
.sym 12795 buffer.right_mem[15][6]
.sym 12797 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12799 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12800 fifo_in_data_right[9]
.sym 12801 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12802 buffer.right_mem[7][6]
.sym 12804 fifo_in_data_right[6]
.sym 12805 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12808 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12809 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12811 buffer.right_mem[11][18]
.sym 12818 buffer.right_mem[10][18]
.sym 12821 fifo_in_data_right[7]
.sym 12826 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12827 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12828 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12829 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12833 fifo_in_data_left[7]
.sym 12841 fifo_in_data_right[9]
.sym 12844 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12845 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12846 buffer.right_mem[7][6]
.sym 12847 buffer.right_mem[15][6]
.sym 12850 buffer.right_mem[11][18]
.sym 12851 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12852 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12853 buffer.right_mem[10][18]
.sym 12857 fifo_in_data_right[13]
.sym 12862 fifo_in_data_right[6]
.sym 12866 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12867 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12869 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 12870 buffer.right_mem[3][7]
.sym 12872 buffer.right_mem[3][6]
.sym 12874 buffer.right_mem[3][18]
.sym 12875 buffer.left_mem[3][9]
.sym 12876 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12882 buffer.right_mem[13][9]
.sym 12884 fifo_in_data_right[9]
.sym 12885 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 12887 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12891 in.shift_reg[30]
.sym 12892 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 12894 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12898 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12900 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12901 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12902 buffer.right_mem[6][14]
.sym 12904 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12912 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 12914 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12915 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12916 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12917 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12918 buffer.right_mem[2][6]
.sym 12919 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12920 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12922 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12923 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12924 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12926 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12927 buffer.right_mem[14][18]
.sym 12928 buffer.right_mem[8][6]
.sym 12929 buffer.right_mem[2][18]
.sym 12930 buffer.right_mem[0][18]
.sym 12931 buffer.right_mem[1][18]
.sym 12932 buffer.right_mem[9][18]
.sym 12933 fifo_in_data_right[18]
.sym 12934 fifo_in_data_right[6]
.sym 12935 buffer.right_mem[1][6]
.sym 12937 buffer.right_mem[3][6]
.sym 12940 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12941 buffer.right_mem[8][18]
.sym 12943 buffer.right_mem[8][6]
.sym 12944 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12945 buffer.right_mem[1][6]
.sym 12946 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12949 buffer.right_mem[14][18]
.sym 12950 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12951 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12952 buffer.right_mem[0][18]
.sym 12958 fifo_in_data_right[6]
.sym 12961 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12962 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12963 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12964 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12967 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12968 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12969 buffer.right_mem[3][6]
.sym 12970 buffer.right_mem[2][6]
.sym 12973 buffer.right_mem[2][18]
.sym 12974 buffer.right_mem[8][18]
.sym 12975 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12976 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12979 buffer.right_mem[9][18]
.sym 12980 buffer.right_mem[1][18]
.sym 12981 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12982 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12987 fifo_in_data_right[18]
.sym 12989 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 12990 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 12993 buffer.right_mem[1][6]
.sym 12994 buffer.right_mem[1][2]
.sym 12995 buffer.right_mem[1][16]
.sym 12996 buffer.right_mem[1][10]
.sym 12997 buffer.right_mem[1][18]
.sym 12998 buffer.right_mem[1][14]
.sym 12999 buffer.right_mem[1][9]
.sym 13009 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13010 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13012 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13013 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 13014 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 13017 fifo_in_data_right[9]
.sym 13018 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13020 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13021 fifo_in_data_right[18]
.sym 13022 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13026 fifo_in_data_right[2]
.sym 13027 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 13033 buffer.right_mem[12][18]
.sym 13035 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13036 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13037 buffer.right_mem[14][16]
.sym 13038 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13039 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13040 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13042 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13043 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13044 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 13045 buffer.right_mem[15][18]
.sym 13046 buffer.right_mem[3][18]
.sym 13047 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13048 buffer.right_mem[13][16]
.sym 13049 buffer.right_mem[5][18]
.sym 13050 fifo_in_data_right[18]
.sym 13051 buffer.right_mem[11][16]
.sym 13052 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13054 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13056 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13058 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13059 fifo_in_data_right[16]
.sym 13061 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13062 buffer.right_mem[5][16]
.sym 13063 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13064 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13067 fifo_in_data_right[18]
.sym 13072 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13073 buffer.right_mem[5][18]
.sym 13074 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13075 buffer.right_mem[3][18]
.sym 13078 buffer.right_mem[12][18]
.sym 13079 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13080 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13081 buffer.right_mem[15][18]
.sym 13084 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13085 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13086 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13087 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13090 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13091 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13092 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13093 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13096 fifo_in_data_right[16]
.sym 13102 buffer.right_mem[11][16]
.sym 13103 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13104 buffer.right_mem[5][16]
.sym 13105 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13108 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13109 buffer.right_mem[14][16]
.sym 13110 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13111 buffer.right_mem[13][16]
.sym 13112 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 13113 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13115 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13118 buffer.right_mem[6][4]
.sym 13119 buffer.right_mem[6][14]
.sym 13120 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13122 buffer.right_mem[6][18]
.sym 13127 buffer.right_mem[12][18]
.sym 13128 buffer.right_mem[1][14]
.sym 13129 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13130 fifo_in_data_right[14]
.sym 13131 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13136 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 13137 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 13141 buffer.right_mem[1][16]
.sym 13143 fifo_in_data_right[10]
.sym 13144 fifo_in_data_right[12]
.sym 13147 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13158 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 13159 buffer.right_mem[13][18]
.sym 13160 fifo_in_data_right[16]
.sym 13161 fifo_in_data_right[2]
.sym 13162 buffer.right_mem[7][18]
.sym 13168 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13169 fifo_in_data_right[12]
.sym 13170 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13178 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13180 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13181 fifo_in_data_right[18]
.sym 13183 buffer.right_mem[4][18]
.sym 13187 buffer.right_mem[6][18]
.sym 13203 fifo_in_data_right[12]
.sym 13208 fifo_in_data_right[18]
.sym 13213 buffer.right_mem[6][18]
.sym 13214 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13215 buffer.right_mem[7][18]
.sym 13216 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13221 fifo_in_data_right[2]
.sym 13225 buffer.right_mem[4][18]
.sym 13226 buffer.right_mem[13][18]
.sym 13227 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13228 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13232 fifo_in_data_right[16]
.sym 13235 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 13236 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13238 buffer.right_mem[4][10]
.sym 13241 buffer.right_mem[4][18]
.sym 13242 buffer.right_mem[4][12]
.sym 13243 buffer.right_mem[4][2]
.sym 13244 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13245 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13250 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13251 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 13252 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 13254 fifo_in_data_right[1]
.sym 13256 fifo_in_data_right[14]
.sym 13259 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13262 fifo_in_data_right[3]
.sym 13263 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13264 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 13265 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13266 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13267 fifo_in_data_right[2]
.sym 13268 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13269 fifo_in_data_right[2]
.sym 13272 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 13273 fifo_in_data_right[18]
.sym 13280 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13281 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13287 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13290 buffer.right_mem[0][16]
.sym 13291 fifo_in_data_right[18]
.sym 13293 buffer.right_mem[2][16]
.sym 13297 buffer.right_mem[7][10]
.sym 13299 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13303 fifo_in_data_right[10]
.sym 13325 fifo_in_data_right[10]
.sym 13330 buffer.right_mem[2][16]
.sym 13331 buffer.right_mem[0][16]
.sym 13332 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13333 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13342 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13345 buffer.right_mem[7][10]
.sym 13351 fifo_in_data_right[18]
.sym 13358 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13359 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13362 buffer.right_mem[14][2]
.sym 13363 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13365 buffer.right_mem[14][3]
.sym 13366 buffer.right_mem[14][12]
.sym 13367 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13368 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13378 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13387 fifo_in_data_right[1]
.sym 13391 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13402 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13403 buffer.right_mem[8][16]
.sym 13404 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 13406 buffer.right_mem[4][16]
.sym 13408 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13410 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13411 fifo_in_data_right[16]
.sym 13412 buffer.right_mem[15][16]
.sym 13413 buffer.right_mem[2][2]
.sym 13414 fifo_in_data_right[12]
.sym 13415 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13417 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13419 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13420 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13421 buffer.right_mem[8][2]
.sym 13422 fifo_in_data_right[3]
.sym 13427 fifo_in_data_right[2]
.sym 13429 buffer.right_mem[6][16]
.sym 13430 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13432 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13438 fifo_in_data_right[12]
.sym 13444 fifo_in_data_right[16]
.sym 13447 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13448 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13449 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13450 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13456 fifo_in_data_right[2]
.sym 13459 buffer.right_mem[4][16]
.sym 13460 buffer.right_mem[8][16]
.sym 13461 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13462 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13468 fifo_in_data_right[3]
.sym 13471 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13472 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13473 buffer.right_mem[2][2]
.sym 13474 buffer.right_mem[8][2]
.sym 13477 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13478 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13479 buffer.right_mem[15][16]
.sym 13480 buffer.right_mem[6][16]
.sym 13481 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 13482 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13484 buffer.right_mem[6][12]
.sym 13485 buffer.left_mem[6][1]
.sym 13486 buffer.right_mem[6][15]
.sym 13487 buffer.right_mem[6][16]
.sym 13488 buffer.right_mem[6][2]
.sym 13489 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13490 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13491 buffer.right_mem[6][1]
.sym 13498 buffer.right_mem[8][3]
.sym 13499 buffer.right_mem[2][2]
.sym 13501 buffer.right_mem[2][16]
.sym 13504 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13505 fifo_in_data_right[1]
.sym 13511 fifo_in_data_right[12]
.sym 13513 fifo_in_data_left[2]
.sym 13514 fifo_in_data_right[2]
.sym 13519 buffer.right_mem[1][12]
.sym 13525 buffer.right_mem[5][1]
.sym 13527 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13528 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13529 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13531 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13532 buffer.right_mem[12][1]
.sym 13533 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13535 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13536 buffer.right_mem[9][1]
.sym 13537 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13538 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13539 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13540 fifo_in_data_right[1]
.sym 13543 fifo_in_data_right[18]
.sym 13544 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13545 buffer.right_mem[3][1]
.sym 13547 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13548 buffer.right_mem[6][1]
.sym 13549 fifo_in_data_right[2]
.sym 13550 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13551 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13552 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13555 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13556 buffer.right_mem[7][1]
.sym 13558 fifo_in_data_right[18]
.sym 13564 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13565 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13566 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13567 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13570 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13571 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13572 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13573 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13576 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13577 buffer.right_mem[3][1]
.sym 13578 buffer.right_mem[6][1]
.sym 13579 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13582 buffer.right_mem[7][1]
.sym 13583 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13584 buffer.right_mem[5][1]
.sym 13585 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13588 fifo_in_data_right[2]
.sym 13594 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13595 buffer.right_mem[12][1]
.sym 13596 buffer.right_mem[9][1]
.sym 13597 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13603 fifo_in_data_right[1]
.sym 13604 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13605 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13607 buffer.right_mem[15][12]
.sym 13608 buffer.left_mem[15][2]
.sym 13609 buffer.left_mem[15][1]
.sym 13610 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13611 buffer.right_mem[15][1]
.sym 13612 buffer.right_mem[15][2]
.sym 13613 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13619 buffer.right_mem[5][1]
.sym 13627 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13628 buffer.left_mem[6][1]
.sym 13633 fifo_in_data_left[1]
.sym 13638 buffer.right_mem[0][2]
.sym 13650 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13656 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13659 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13668 buffer.right_mem[10][2]
.sym 13671 fifo_in_data_right[12]
.sym 13672 buffer.right_mem[11][2]
.sym 13696 fifo_in_data_right[12]
.sym 13699 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13700 buffer.right_mem[10][2]
.sym 13701 buffer.right_mem[11][2]
.sym 13702 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13727 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13728 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13730 buffer.right_mem[1][15]
.sym 13734 buffer.left_mem[1][1]
.sym 13735 buffer.right_mem[1][12]
.sym 13736 buffer.right_mem[1][1]
.sym 13739 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 13743 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13744 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13745 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13746 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13747 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13749 fifo_in_data_right[1]
.sym 13750 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13762 fifo_in_data_right[2]
.sym 13782 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 13783 fifo_in_data_right[1]
.sym 13817 fifo_in_data_right[1]
.sym 13850 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 13851 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 13853 buffer.right_mem[0][15]
.sym 13856 buffer.right_mem[0][2]
.sym 13868 fifo_in_data_right[15]
.sym 13873 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 13887 fifo_in_data_right[1]
.sym 13922 fifo_in_data_right[2]
.sym 13942 fifo_in_data_right[2]
.sym 13973 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 13974 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 15094 pin_i2s_bclk_pll$SB_IO_IN
.sym 15247 in.shift_reg[26]
.sym 15250 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 15347 in.shift_reg[26]
.sym 15348 in.shift_reg[25]
.sym 15349 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 15350 in.shift_reg[21]
.sym 15351 in.shift_reg[24]
.sym 15352 in.shift_reg_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 15353 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 15355 fifo_in_data_right[14]
.sym 15358 fifo_in_data_right[14]
.sym 15372 fifo_in_data_left[9]
.sym 15377 fifo_in_data_left[9]
.sym 15381 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15382 in.shift_reg[25]
.sym 15399 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 15410 fifo_in_data_right[13]
.sym 15435 fifo_in_data_right[13]
.sym 15467 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 15468 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 15472 in.shift_reg_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 15474 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15475 buffer.left_mem[14][9]
.sym 15476 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 15477 buffer.right_mem[14][13]
.sym 15481 buffer.left_mem[1][7]
.sym 15495 buffer.right_mem[5][13]
.sym 15497 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15513 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 15530 fifo_in_data_right[13]
.sym 15550 fifo_in_data_right[13]
.sym 15590 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 15591 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 15599 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15600 in.shift_reg[18]
.sym 15607 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 15608 fifo_in_data_right[13]
.sym 15610 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 15613 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 15615 fifo_in_data_right[10]
.sym 15618 in.shift_reg[21]
.sym 15620 in.shift_reg[25]
.sym 15624 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15628 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15635 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15636 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15638 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15639 buffer.right_mem[1][13]
.sym 15640 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15641 buffer.right_mem[14][13]
.sym 15642 buffer.right_mem[6][13]
.sym 15643 buffer.right_mem[12][13]
.sym 15646 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15647 buffer.right_mem[0][13]
.sym 15648 fifo_in_data_right[13]
.sym 15649 fifo_in_data_left[9]
.sym 15650 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15651 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15652 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15653 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15654 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15655 buffer.right_mem[5][13]
.sym 15656 buffer.right_mem[9][13]
.sym 15657 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15659 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15661 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15664 buffer.right_mem[15][13]
.sym 15670 fifo_in_data_right[13]
.sym 15673 buffer.right_mem[6][13]
.sym 15674 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15675 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15676 buffer.right_mem[12][13]
.sym 15679 buffer.right_mem[9][13]
.sym 15680 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15681 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15682 buffer.right_mem[5][13]
.sym 15685 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15686 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15687 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15688 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15691 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15692 buffer.right_mem[1][13]
.sym 15693 buffer.right_mem[0][13]
.sym 15694 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15698 fifo_in_data_left[9]
.sym 15703 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15704 buffer.right_mem[14][13]
.sym 15705 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15706 buffer.right_mem[15][13]
.sym 15713 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15714 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 15716 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15717 buffer.right_mem[12][5]
.sym 15719 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15720 in.shift_reg_SB_DFFR_Q_10_D_SB_LUT4_O_I0
.sym 15721 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15722 buffer.right_mem[12][4]
.sym 15729 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15730 in.counter[1]
.sym 15736 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 15740 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15741 fifo_in_data_right[5]
.sym 15742 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 15746 fifo_in_data_left[6]
.sym 15747 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15748 in.shift_reg[13]
.sym 15749 in.shift_reg[26]
.sym 15750 in.shift_reg[18]
.sym 15762 buffer.left_mem[0][18]
.sym 15763 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15768 fifo_in_data_right[13]
.sym 15779 fifo_in_data_left[9]
.sym 15784 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 15787 buffer.left_mem[9][18]
.sym 15788 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15802 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15803 buffer.left_mem[0][18]
.sym 15804 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15805 buffer.left_mem[9][18]
.sym 15814 fifo_in_data_left[9]
.sym 15823 fifo_in_data_right[13]
.sym 15836 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 15837 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 15839 fifo_in_data_left[7]
.sym 15840 fifo_in_data_left[6]
.sym 15841 fifo_in_data_left[10]
.sym 15842 fifo_in_data_left[13]
.sym 15843 fifo_in_data_left[18]
.sym 15844 fifo_in_data_left[5]
.sym 15845 fifo_in_data_left[9]
.sym 15846 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 15851 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15855 in.wsdd_SB_LUT4_I3_O
.sym 15856 fifo_in_data_right[13]
.sym 15857 fifo_in_data_right[4]
.sym 15859 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15861 fifo_in_data_right[5]
.sym 15862 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15864 fifo_in_data_left[18]
.sym 15865 in.counter[2]
.sym 15867 in.counter[3]
.sym 15868 fifo_in_data_left[9]
.sym 15869 fifo_in_data_right[4]
.sym 15872 fifo_in_data_left[7]
.sym 15874 fifo_in_data_left[6]
.sym 15881 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15883 buffer.left_mem[11][18]
.sym 15884 buffer.left_mem[13][18]
.sym 15887 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15889 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15890 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15891 buffer.left_mem[10][18]
.sym 15901 fifo_in_data_right[5]
.sym 15902 fifo_in_data_left[9]
.sym 15904 fifo_in_data_left[7]
.sym 15907 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15908 fifo_in_data_left[18]
.sym 15914 fifo_in_data_right[5]
.sym 15919 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15920 buffer.left_mem[13][18]
.sym 15921 buffer.left_mem[11][18]
.sym 15922 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15925 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15926 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15927 buffer.left_mem[10][18]
.sym 15928 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15933 fifo_in_data_left[18]
.sym 15952 fifo_in_data_left[7]
.sym 15958 fifo_in_data_left[9]
.sym 15959 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 15960 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 15962 buffer.left_mem[7][13]
.sym 15964 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15965 buffer.left_mem[7][6]
.sym 15966 buffer.left_mem[7][9]
.sym 15967 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15974 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15975 fifo_in_data_left[9]
.sym 15976 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15977 fifo_in_data_left[13]
.sym 15979 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15980 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15981 fifo_in_data_left[7]
.sym 15983 fifo_in_data_left[6]
.sym 15984 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15985 fifo_in_data_left[10]
.sym 15986 fifo_in_data_left[10]
.sym 15987 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15988 fifo_in_data_left[13]
.sym 15992 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15993 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15994 fifo_in_data_left[9]
.sym 15995 buffer.left_mem[10][7]
.sym 16004 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16006 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16007 fifo_in_data_left[18]
.sym 16009 fifo_in_data_left[9]
.sym 16010 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 16011 fifo_in_data_right[5]
.sym 16013 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16014 fifo_in_data_left[13]
.sym 16018 buffer.left_mem[10][9]
.sym 16021 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16023 buffer.left_mem[7][9]
.sym 16025 in.counter[2]
.sym 16026 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16027 in.counter[3]
.sym 16029 fifo_in_data_right[4]
.sym 16034 buffer.left_mem[11][9]
.sym 16036 fifo_in_data_left[13]
.sym 16044 fifo_in_data_right[5]
.sym 16048 buffer.left_mem[10][9]
.sym 16049 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16050 buffer.left_mem[11][9]
.sym 16051 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16055 fifo_in_data_left[18]
.sym 16063 fifo_in_data_right[4]
.sym 16066 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16067 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16068 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16069 buffer.left_mem[7][9]
.sym 16073 in.counter[3]
.sym 16074 in.counter[2]
.sym 16075 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 16079 fifo_in_data_left[9]
.sym 16082 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 16083 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16085 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 16086 buffer.left_mem[13][10]
.sym 16087 buffer.right_mem[13][6]
.sym 16088 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16089 buffer.left_mem[13][13]
.sym 16090 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16091 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16092 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16093 fifo_in_data_right[12]
.sym 16096 fifo_in_data_right[12]
.sym 16098 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16100 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16101 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16103 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16105 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16106 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 16107 fifo_in_data_right[10]
.sym 16108 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16109 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16110 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16111 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16112 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16113 buffer.left_mem[6][10]
.sym 16114 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16116 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16117 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16118 fifo_in_data_left[6]
.sym 16119 buffer.left_mem[1][13]
.sym 16133 fifo_in_data_right[4]
.sym 16141 fifo_in_data_right[5]
.sym 16142 fifo_in_data_left[7]
.sym 16144 fifo_in_data_left[6]
.sym 16148 fifo_in_data_left[13]
.sym 16152 fifo_in_data_right[7]
.sym 16153 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 16160 fifo_in_data_right[4]
.sym 16166 fifo_in_data_left[13]
.sym 16173 fifo_in_data_right[5]
.sym 16177 fifo_in_data_right[7]
.sym 16192 fifo_in_data_left[6]
.sym 16197 fifo_in_data_left[7]
.sym 16205 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 16206 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16208 buffer.right_mem[14][5]
.sym 16209 buffer.left_mem[14][7]
.sym 16210 buffer.right_mem[14][7]
.sym 16211 buffer.left_mem[14][18]
.sym 16212 buffer.left_mem[14][10]
.sym 16213 buffer.left_mem[14][13]
.sym 16214 buffer.left_mem[14][6]
.sym 16215 buffer.right_mem[14][10]
.sym 16222 buffer.left_mem[1][6]
.sym 16223 fifo_in_data_right[18]
.sym 16224 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16225 fifo_in_data_right[6]
.sym 16227 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 16229 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16231 buffer.right_mem[13][6]
.sym 16232 fifo_in_data_right[3]
.sym 16233 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16234 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16235 buffer.right_mem[1][7]
.sym 16236 fifo_in_data_right[6]
.sym 16238 fifo_in_data_left[6]
.sym 16239 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16240 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16241 buffer.right_mem[14][5]
.sym 16242 fifo_in_data_right[10]
.sym 16243 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16251 fifo_in_data_right[7]
.sym 16253 fifo_in_data_left[6]
.sym 16257 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16258 fifo_in_data_left[10]
.sym 16260 fifo_in_data_left[13]
.sym 16261 buffer.left_mem[13][13]
.sym 16266 fifo_in_data_left[9]
.sym 16267 buffer.left_mem[5][13]
.sym 16269 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16273 buffer.left_mem[5][9]
.sym 16276 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 16283 fifo_in_data_left[9]
.sym 16288 buffer.left_mem[13][13]
.sym 16289 buffer.left_mem[5][13]
.sym 16290 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16291 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16294 fifo_in_data_left[13]
.sym 16301 fifo_in_data_right[7]
.sym 16315 fifo_in_data_left[6]
.sym 16318 fifo_in_data_left[10]
.sym 16324 buffer.left_mem[5][9]
.sym 16325 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16328 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 16329 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16331 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16332 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16333 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 16334 buffer.left_mem[4][6]
.sym 16335 buffer.left_mem[4][7]
.sym 16336 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16337 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 16338 buffer.right_mem[4][5]
.sym 16347 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16348 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16349 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16350 fifo_in_data_right[10]
.sym 16352 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16353 fifo_in_data_right[12]
.sym 16354 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16355 fifo_in_data_right[3]
.sym 16357 buffer.right_mem[11][12]
.sym 16358 fifo_in_data_right[4]
.sym 16359 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16360 fifo_in_data_right[16]
.sym 16361 fifo_in_data_left[9]
.sym 16362 buffer.left_mem[5][6]
.sym 16364 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16366 fifo_in_data_left[6]
.sym 16373 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16375 buffer.right_mem[5][7]
.sym 16377 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16378 buffer.right_mem[9][7]
.sym 16381 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16382 buffer.right_mem[14][7]
.sym 16383 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16385 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16386 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16388 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16390 fifo_in_data_right[7]
.sym 16392 fifo_in_data_right[9]
.sym 16393 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16394 buffer.right_mem[3][7]
.sym 16395 buffer.right_mem[1][7]
.sym 16396 fifo_in_data_right[6]
.sym 16399 buffer.right_mem[15][7]
.sym 16400 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16401 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16402 fifo_in_data_right[10]
.sym 16403 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16407 fifo_in_data_right[9]
.sym 16411 buffer.right_mem[5][7]
.sym 16412 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16413 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16414 buffer.right_mem[3][7]
.sym 16420 fifo_in_data_right[10]
.sym 16424 fifo_in_data_right[7]
.sym 16430 fifo_in_data_right[6]
.sym 16435 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16436 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16437 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16438 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16441 buffer.right_mem[9][7]
.sym 16442 buffer.right_mem[14][7]
.sym 16443 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16444 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16447 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16448 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16449 buffer.right_mem[1][7]
.sym 16450 buffer.right_mem[15][7]
.sym 16451 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16452 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16454 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 16455 buffer.right_mem[11][6]
.sym 16456 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 16457 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16458 buffer.right_mem[11][7]
.sym 16459 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16460 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16461 buffer.right_mem[11][12]
.sym 16466 buffer.left_mem[0][7]
.sym 16467 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 16468 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16469 fifo_in_data_right[6]
.sym 16470 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 16471 fifo_in_data_right[18]
.sym 16472 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 16473 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16474 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16476 fifo_in_data_right[18]
.sym 16477 buffer.left_mem[6][6]
.sym 16478 in.shift_reg[30]
.sym 16479 fifo_in_data_right[9]
.sym 16480 buffer.right_mem[3][7]
.sym 16481 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16482 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16483 buffer.left_mem[9][9]
.sym 16484 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16485 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 16486 fifo_in_data_left[9]
.sym 16487 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16488 buffer.right_mem[4][5]
.sym 16489 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16496 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16497 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 16498 buffer.right_mem[12][7]
.sym 16504 fifo_in_data_right[9]
.sym 16508 fifo_in_data_right[6]
.sym 16511 buffer.right_mem[7][7]
.sym 16512 fifo_in_data_right[7]
.sym 16514 fifo_in_data_right[10]
.sym 16520 fifo_in_data_right[16]
.sym 16521 fifo_in_data_left[9]
.sym 16524 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16526 fifo_in_data_left[6]
.sym 16530 fifo_in_data_right[16]
.sym 16535 fifo_in_data_right[6]
.sym 16540 fifo_in_data_left[6]
.sym 16546 fifo_in_data_right[7]
.sym 16553 fifo_in_data_right[10]
.sym 16558 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16559 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16560 buffer.right_mem[12][7]
.sym 16561 buffer.right_mem[7][7]
.sym 16564 fifo_in_data_right[9]
.sym 16570 fifo_in_data_left[9]
.sym 16574 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 16575 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16577 buffer.right_mem[4][6]
.sym 16578 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16579 buffer.left_mem[4][13]
.sym 16580 buffer.right_mem[4][7]
.sym 16581 buffer.right_mem[4][9]
.sym 16582 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 16583 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 16584 buffer.left_mem[4][9]
.sym 16585 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16590 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16591 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 16592 fifo_in_data_right[13]
.sym 16593 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16594 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 16596 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 16597 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16599 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 16600 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 16601 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16605 fifo_in_data_right[3]
.sym 16606 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16608 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16610 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16612 fifo_in_data_right[6]
.sym 16618 buffer.left_mem[13][6]
.sym 16619 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16620 buffer.left_mem[1][6]
.sym 16621 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16622 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16623 buffer.left_mem[11][6]
.sym 16625 buffer.left_mem[12][9]
.sym 16628 buffer.left_mem[12][6]
.sym 16629 fifo_in_data_right[18]
.sym 16631 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16632 buffer.left_mem[5][6]
.sym 16633 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16634 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16636 fifo_in_data_left[6]
.sym 16638 buffer.left_mem[1][7]
.sym 16641 buffer.left_mem[4][9]
.sym 16644 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16645 fifo_in_data_right[14]
.sym 16649 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16653 fifo_in_data_right[18]
.sym 16657 buffer.left_mem[4][9]
.sym 16658 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16659 buffer.left_mem[12][9]
.sym 16660 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16665 fifo_in_data_right[14]
.sym 16669 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16670 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16671 buffer.left_mem[5][6]
.sym 16672 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16675 buffer.left_mem[13][6]
.sym 16676 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16677 buffer.left_mem[1][6]
.sym 16678 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16682 fifo_in_data_left[6]
.sym 16687 buffer.left_mem[1][7]
.sym 16690 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16693 buffer.left_mem[12][6]
.sym 16694 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16695 buffer.left_mem[11][6]
.sym 16696 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16697 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 16698 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16700 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 16701 buffer.left_mem[9][13]
.sym 16702 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16704 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16705 buffer.right_mem[9][6]
.sym 16707 buffer.right_mem[9][3]
.sym 16714 fifo_in_data_right[9]
.sym 16715 fifo_in_data_right[6]
.sym 16716 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 16718 fifo_in_data_right[18]
.sym 16722 buffer.left_mem[13][6]
.sym 16726 buffer.right_mem[14][6]
.sym 16727 fifo_in_data_right[10]
.sym 16728 fifo_in_data_right[6]
.sym 16729 fifo_in_data_right[3]
.sym 16730 fifo_in_data_right[16]
.sym 16731 buffer.right_mem[9][3]
.sym 16732 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16741 fifo_in_data_right[6]
.sym 16742 fifo_in_data_right[7]
.sym 16743 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 16745 fifo_in_data_right[18]
.sym 16750 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16751 buffer.right_mem[11][14]
.sym 16753 buffer.left_mem[9][9]
.sym 16755 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16756 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16758 fifo_in_data_left[9]
.sym 16763 buffer.left_mem[3][9]
.sym 16765 buffer.right_mem[6][14]
.sym 16766 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16774 buffer.left_mem[3][9]
.sym 16775 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16776 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16777 buffer.left_mem[9][9]
.sym 16782 fifo_in_data_right[7]
.sym 16793 fifo_in_data_right[6]
.sym 16807 fifo_in_data_right[18]
.sym 16813 fifo_in_data_left[9]
.sym 16816 buffer.right_mem[11][14]
.sym 16817 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16818 buffer.right_mem[6][14]
.sym 16819 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16820 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 16821 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16823 buffer.right_mem[14][14]
.sym 16825 buffer.right_mem[14][16]
.sym 16826 buffer.right_mem[14][9]
.sym 16827 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16828 buffer.right_mem[14][18]
.sym 16830 buffer.right_mem[14][6]
.sym 16839 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16840 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16841 buffer.right_mem[15][14]
.sym 16844 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16850 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16851 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16852 fifo_in_data_right[3]
.sym 16853 fifo_in_data_right[16]
.sym 16854 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16857 buffer.right_mem[11][12]
.sym 16858 fifo_in_data_right[4]
.sym 16865 fifo_in_data_right[18]
.sym 16872 fifo_in_data_right[2]
.sym 16878 fifo_in_data_right[14]
.sym 16880 fifo_in_data_right[9]
.sym 16882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 16887 fifo_in_data_right[10]
.sym 16888 fifo_in_data_right[6]
.sym 16890 fifo_in_data_right[16]
.sym 16903 fifo_in_data_right[6]
.sym 16910 fifo_in_data_right[2]
.sym 16915 fifo_in_data_right[16]
.sym 16924 fifo_in_data_right[10]
.sym 16927 fifo_in_data_right[18]
.sym 16934 fifo_in_data_right[14]
.sym 16942 fifo_in_data_right[9]
.sym 16943 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 16944 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 16949 buffer.right_mem[10][3]
.sym 16952 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16953 buffer.right_mem[10][12]
.sym 16955 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16958 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16959 fifo_in_data_right[3]
.sym 16961 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16963 fifo_in_data_right[18]
.sym 16968 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 16970 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16971 buffer.right_mem[1][2]
.sym 16972 fifo_in_data_right[9]
.sym 16974 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16975 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16976 buffer.right_mem[14][18]
.sym 16978 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16979 buffer.right_mem[8][12]
.sym 16987 buffer.right_mem[4][10]
.sym 16988 fifo_in_data_right[14]
.sym 16991 buffer.right_mem[1][10]
.sym 16992 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16995 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16996 fifo_in_data_right[18]
.sym 16998 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17008 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17016 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17018 fifo_in_data_right[4]
.sym 17020 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17021 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17022 buffer.right_mem[1][10]
.sym 17023 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17039 fifo_in_data_right[4]
.sym 17045 fifo_in_data_right[14]
.sym 17050 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17051 buffer.right_mem[4][10]
.sym 17065 fifo_in_data_right[18]
.sym 17066 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17067 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17070 buffer.left_mem[6][2]
.sym 17071 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17072 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17073 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 17074 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17075 buffer.right_mem[6][7]
.sym 17077 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17081 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17082 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17084 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17088 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17089 buffer.right_mem[6][4]
.sym 17092 fifo_in_data_right[1]
.sym 17093 fifo_in_data_right[3]
.sym 17097 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17100 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17102 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17103 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17114 buffer.right_mem[4][12]
.sym 17115 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17118 fifo_in_data_right[10]
.sym 17119 fifo_in_data_right[12]
.sym 17121 fifo_in_data_right[2]
.sym 17122 fifo_in_data_right[18]
.sym 17123 buffer.right_mem[4][2]
.sym 17125 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17131 buffer.right_mem[13][2]
.sym 17136 buffer.right_mem[13][12]
.sym 17137 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17146 fifo_in_data_right[10]
.sym 17161 fifo_in_data_right[18]
.sym 17169 fifo_in_data_right[12]
.sym 17176 fifo_in_data_right[2]
.sym 17179 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17180 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17181 buffer.right_mem[4][12]
.sym 17182 buffer.right_mem[13][12]
.sym 17185 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17186 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17187 buffer.right_mem[13][2]
.sym 17188 buffer.right_mem[4][2]
.sym 17189 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17190 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17192 buffer.right_mem[4][3]
.sym 17193 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 17194 buffer.right_mem[4][16]
.sym 17195 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17196 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17198 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17199 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 17206 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 17208 fifo_in_data_right[12]
.sym 17210 fifo_in_data_left[2]
.sym 17219 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17220 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17222 fifo_in_data_right[15]
.sym 17223 fifo_in_data_right[1]
.sym 17224 buffer.right_mem[6][7]
.sym 17225 fifo_in_data_right[16]
.sym 17226 fifo_in_data_right[15]
.sym 17234 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17236 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17237 fifo_in_data_right[3]
.sym 17243 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17244 buffer.right_mem[1][16]
.sym 17246 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17250 buffer.right_mem[14][2]
.sym 17251 fifo_in_data_right[2]
.sym 17253 buffer.right_mem[14][3]
.sym 17255 buffer.right_mem[3][16]
.sym 17257 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17259 buffer.right_mem[11][3]
.sym 17260 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17261 fifo_in_data_right[12]
.sym 17262 buffer.right_mem[12][2]
.sym 17273 fifo_in_data_right[2]
.sym 17278 buffer.right_mem[14][3]
.sym 17279 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17280 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17281 buffer.right_mem[11][3]
.sym 17290 fifo_in_data_right[3]
.sym 17298 fifo_in_data_right[12]
.sym 17302 buffer.right_mem[3][16]
.sym 17303 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17304 buffer.right_mem[1][16]
.sym 17305 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17308 buffer.right_mem[14][2]
.sym 17309 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17310 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17311 buffer.right_mem[12][2]
.sym 17312 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17313 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17315 buffer.right_mem[5][12]
.sym 17316 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17317 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17318 buffer.right_mem[5][14]
.sym 17319 buffer.right_mem[5][1]
.sym 17320 buffer.right_mem[5][2]
.sym 17321 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17322 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 17328 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17332 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17336 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17339 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17340 fifo_in_data_right[3]
.sym 17341 buffer.right_mem[3][16]
.sym 17345 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 17350 fifo_in_data_right[16]
.sym 17358 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17361 buffer.right_mem[14][12]
.sym 17362 fifo_in_data_right[2]
.sym 17364 buffer.right_mem[6][12]
.sym 17367 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17369 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17370 fifo_in_data_right[1]
.sym 17372 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17374 buffer.right_mem[9][12]
.sym 17375 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17382 buffer.right_mem[1][12]
.sym 17383 fifo_in_data_right[12]
.sym 17384 fifo_in_data_left[1]
.sym 17385 fifo_in_data_right[16]
.sym 17386 fifo_in_data_right[15]
.sym 17391 fifo_in_data_right[12]
.sym 17397 fifo_in_data_left[1]
.sym 17404 fifo_in_data_right[15]
.sym 17410 fifo_in_data_right[16]
.sym 17413 fifo_in_data_right[2]
.sym 17419 buffer.right_mem[1][12]
.sym 17420 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17421 buffer.right_mem[14][12]
.sym 17422 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17425 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17426 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17427 buffer.right_mem[9][12]
.sym 17428 buffer.right_mem[6][12]
.sym 17433 fifo_in_data_right[1]
.sym 17435 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17436 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17438 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17439 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17440 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 17441 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17443 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17444 buffer.right_mem[3][2]
.sym 17445 buffer.right_mem[3][16]
.sym 17450 fifo_in_data_right[2]
.sym 17451 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 17453 buffer.right_mem[5][14]
.sym 17454 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 17458 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 17459 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17461 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17462 buffer.right_mem[0][15]
.sym 17463 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17467 buffer.right_mem[1][15]
.sym 17479 fifo_in_data_right[1]
.sym 17480 fifo_in_data_left[2]
.sym 17481 fifo_in_data_right[2]
.sym 17485 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17487 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17490 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17493 buffer.right_mem[1][1]
.sym 17494 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17495 fifo_in_data_right[12]
.sym 17498 fifo_in_data_left[1]
.sym 17500 buffer.right_mem[15][2]
.sym 17501 buffer.right_mem[0][2]
.sym 17507 buffer.right_mem[15][1]
.sym 17514 fifo_in_data_right[12]
.sym 17520 fifo_in_data_left[2]
.sym 17525 fifo_in_data_left[1]
.sym 17530 buffer.right_mem[1][1]
.sym 17531 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17532 buffer.right_mem[15][1]
.sym 17533 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17536 fifo_in_data_right[1]
.sym 17545 fifo_in_data_right[2]
.sym 17548 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17549 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17550 buffer.right_mem[0][2]
.sym 17551 buffer.right_mem[15][2]
.sym 17558 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17559 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17564 buffer.right_mem[5][3]
.sym 17567 buffer.right_mem[5][15]
.sym 17569 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17573 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17584 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 17586 buffer.left_mem[15][1]
.sym 17587 buffer.right_mem[13][15]
.sym 17608 fifo_in_data_right[15]
.sym 17612 fifo_in_data_right[12]
.sym 17613 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 17616 fifo_in_data_left[1]
.sym 17624 fifo_in_data_right[1]
.sym 17637 fifo_in_data_right[15]
.sym 17662 fifo_in_data_left[1]
.sym 17667 fifo_in_data_right[12]
.sym 17671 fifo_in_data_right[1]
.sym 17681 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 17682 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17691 buffer.right_mem[13][15]
.sym 17704 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 17707 fifo_in_data_right[12]
.sym 17710 fifo_in_data_right[15]
.sym 17711 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 17728 fifo_in_data_right[15]
.sym 17729 fifo_in_data_right[2]
.sym 17761 fifo_in_data_right[15]
.sym 17779 fifo_in_data_right[2]
.sym 17804 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 17805 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 17821 fifo_in_data_left[1]
.sym 18801 smu.state_bclk
.sym 18903 in.shift_reg[24]
.sym 19015 pin_i2s_data$SB_IO_IN
.sym 19025 fifo_in_data_right[14]
.sym 19051 pin_i2s_data$SB_IO_IN
.sym 19060 pin_i2s_data$SB_IO_IN
.sym 19069 pin_i2s_data$SB_IO_IN
.sym 19078 pin_i2s_data$SB_IO_IN
.sym 19079 fifo_in_data_right[14]
.sym 19085 in.shift_reg[21]
.sym 19178 in.shift_reg[17]
.sym 19179 in.shift_reg_SB_DFFR_Q_9_D_SB_LUT4_O_I0
.sym 19180 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 19181 in.shift_reg[28]
.sym 19184 in.shift_reg[29]
.sym 19191 fifo_in_data_right[14]
.sym 19207 in.counter[2]
.sym 19209 in.counter[3]
.sym 19221 in.shift_reg_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 19222 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 19224 in.shift_reg_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 19225 in.counter[3]
.sym 19227 in.shift_reg[26]
.sym 19230 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 19231 in.counter[2]
.sym 19235 pin_i2s_data$SB_IO_IN
.sym 19236 in.shift_reg[25]
.sym 19238 in.shift_reg[21]
.sym 19243 pin_i2s_data$SB_IO_IN
.sym 19245 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 19246 in.wsdd_SB_LUT4_I2_1_O
.sym 19247 in.shift_reg[24]
.sym 19248 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 19249 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 19252 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 19253 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 19254 pin_i2s_data$SB_IO_IN
.sym 19255 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 19258 pin_i2s_data$SB_IO_IN
.sym 19259 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 19260 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 19261 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 19264 in.wsdd_SB_LUT4_I2_1_O
.sym 19265 in.shift_reg[25]
.sym 19270 in.shift_reg_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 19271 pin_i2s_data$SB_IO_IN
.sym 19272 in.shift_reg[21]
.sym 19273 in.wsdd_SB_LUT4_I2_1_O
.sym 19276 in.wsdd_SB_LUT4_I2_1_O
.sym 19277 in.shift_reg[24]
.sym 19278 in.shift_reg_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 19279 pin_i2s_data$SB_IO_IN
.sym 19282 in.counter[2]
.sym 19283 in.counter[3]
.sym 19285 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 19288 in.wsdd_SB_LUT4_I2_1_O
.sym 19289 in.shift_reg[26]
.sym 19299 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 19300 smu_rst_$glb_sr
.sym 19301 buffer.left_mem[0][9]
.sym 19304 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 19305 in.shift_reg_SB_DFFR_Q_20_D_SB_LUT4_O_I0
.sym 19306 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 19307 buffer.right_mem[0][13]
.sym 19308 buffer.left_mem[0][18]
.sym 19312 fifo_in_data_left[7]
.sym 19316 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 19317 in.shift_reg[25]
.sym 19321 in.shift_reg[21]
.sym 19326 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 19327 buffer.left_mem[14][9]
.sym 19328 in.shift_reg[18]
.sym 19329 pin_i2s_data$SB_IO_IN
.sym 19330 fifo_in_data_left[9]
.sym 19332 in.wsdd_SB_LUT4_I2_1_O
.sym 19334 buffer.left_mem[0][9]
.sym 19336 in.wsdd_SB_LUT4_I3_O
.sym 19347 fifo_in_data_left[9]
.sym 19348 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 19350 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 19356 fifo_in_data_right[13]
.sym 19359 in.counter[1]
.sym 19361 in.counter[3]
.sym 19364 in.counter[0]
.sym 19369 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19372 in.counter[0]
.sym 19387 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 19388 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 19389 in.counter[0]
.sym 19390 in.counter[1]
.sym 19402 in.counter[3]
.sym 19405 fifo_in_data_left[9]
.sym 19414 in.counter[0]
.sym 19419 fifo_in_data_right[13]
.sym 19421 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19422 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 19425 in.counter[1]
.sym 19426 in.counter[2]
.sym 19427 in.counter[3]
.sym 19428 in.counter[4]
.sym 19429 in.counter[5]
.sym 19430 in.counter[0]
.sym 19431 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19441 in.shift_reg[13]
.sym 19443 in.shift_reg[26]
.sym 19448 fifo_in_data_left[7]
.sym 19450 fifo_in_data_left[6]
.sym 19453 in.counter[0]
.sym 19456 fifo_in_data_left[18]
.sym 19459 in.counter[1]
.sym 19465 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19469 in.shift_reg_SB_DFFR_Q_10_D_SB_LUT4_O_I0
.sym 19476 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19477 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19478 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19479 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 19488 in.shift_reg[18]
.sym 19489 pin_i2s_data$SB_IO_IN
.sym 19492 in.wsdd_SB_LUT4_I2_1_O
.sym 19495 $PACKER_VCC_NET
.sym 19496 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19497 $nextpnr_ICESTORM_LC_8$O
.sym 19499 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 19503 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 19505 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19509 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 19512 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19515 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 19518 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19521 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 19524 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19527 $nextpnr_ICESTORM_LC_9$I3
.sym 19529 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19530 $PACKER_VCC_NET
.sym 19537 $nextpnr_ICESTORM_LC_9$I3
.sym 19540 pin_i2s_data$SB_IO_IN
.sym 19541 in.wsdd_SB_LUT4_I2_1_O
.sym 19542 in.shift_reg[18]
.sym 19543 in.shift_reg_SB_DFFR_Q_10_D_SB_LUT4_O_I0
.sym 19545 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 19546 smu_rst_$glb_sr
.sym 19547 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 19548 in.wsd
.sym 19549 in.wsdd
.sym 19550 in.wsdd_SB_LUT4_I2_1_O
.sym 19551 in.wsdd_SB_LUT4_I2_O
.sym 19552 in.wsdd_SB_LUT4_I3_O
.sym 19554 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19560 in.counter[0]
.sym 19562 in.counter[3]
.sym 19564 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19565 in.shift_reg[25]
.sym 19567 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19568 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19570 in.counter[2]
.sym 19571 in.shift_reg[21]
.sym 19572 fifo_in_data_right[10]
.sym 19575 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19576 fifo_in_data_left[7]
.sym 19577 fifo_in_data_right[14]
.sym 19578 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 19579 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 19581 $PACKER_VCC_NET
.sym 19582 fifo_in_data_left[13]
.sym 19589 in.counter[1]
.sym 19590 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 19592 in.counter[4]
.sym 19593 fifo_in_data_right[5]
.sym 19595 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 19597 fifo_in_data_right[4]
.sym 19598 in.counter[2]
.sym 19599 in.counter[3]
.sym 19622 in.counter[1]
.sym 19627 fifo_in_data_right[5]
.sym 19640 in.counter[4]
.sym 19646 in.counter[2]
.sym 19647 in.counter[3]
.sym 19648 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 19651 in.counter[2]
.sym 19659 fifo_in_data_right[4]
.sym 19667 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 19668 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 19671 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19672 buffer.left_mem[12][10]
.sym 19673 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19676 buffer.left_mem[12][13]
.sym 19677 buffer.left_mem[12][18]
.sym 19680 fifo_in_data_left[13]
.sym 19681 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19682 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19683 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19685 in.wsdd_SB_LUT4_I2_1_O
.sym 19686 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19690 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19696 fifo_in_data_left[5]
.sym 19697 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19698 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19699 buffer.left_mem[0][13]
.sym 19702 fifo_in_data_left[7]
.sym 19704 fifo_in_data_left[6]
.sym 19705 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 19711 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 19715 in.shift_reg[13]
.sym 19716 in.shift_reg[26]
.sym 19719 in.shift_reg[21]
.sym 19721 in.shift_reg[25]
.sym 19723 in.counter[0]
.sym 19725 in.shift_reg[18]
.sym 19727 in.shift_reg[24]
.sym 19729 in.counter[1]
.sym 19734 in.shift_reg[22]
.sym 19738 in.wsdd_SB_LUT4_I3_O
.sym 19744 in.shift_reg[24]
.sym 19752 in.shift_reg[25]
.sym 19757 in.shift_reg[21]
.sym 19764 in.shift_reg[18]
.sym 19768 in.shift_reg[13]
.sym 19776 in.shift_reg[26]
.sym 19783 in.shift_reg[22]
.sym 19787 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 19788 in.counter[0]
.sym 19789 in.counter[1]
.sym 19790 in.wsdd_SB_LUT4_I3_O
.sym 19791 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 19792 smu_rst_$glb_sr
.sym 19793 buffer.left_mem[15][6]
.sym 19794 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19795 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19796 buffer.right_mem[15][5]
.sym 19797 buffer.left_mem[15][10]
.sym 19798 buffer.left_mem[15][5]
.sym 19799 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19800 buffer.left_mem[15][13]
.sym 19805 fifo_in_data_right[5]
.sym 19806 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19807 fifo_in_data_left[5]
.sym 19808 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19809 fifo_in_data_left[6]
.sym 19810 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19811 fifo_in_data_left[10]
.sym 19812 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19813 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19814 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19815 fifo_in_data_left[18]
.sym 19818 fifo_in_data_left[10]
.sym 19819 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19820 fifo_in_data_left[13]
.sym 19821 in.shift_reg[18]
.sym 19822 fifo_in_data_left[18]
.sym 19823 buffer.left_mem[14][18]
.sym 19824 in.wsdd_SB_LUT4_I3_O
.sym 19825 fifo_in_data_right[4]
.sym 19826 fifo_in_data_left[9]
.sym 19827 fifo_in_data_right[16]
.sym 19834 buffer.left_mem[11][13]
.sym 19835 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19840 fifo_in_data_left[9]
.sym 19841 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19843 fifo_in_data_left[6]
.sym 19845 fifo_in_data_left[13]
.sym 19847 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19850 buffer.left_mem[7][13]
.sym 19852 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19854 buffer.left_mem[3][13]
.sym 19867 fifo_in_data_left[13]
.sym 19879 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19881 buffer.left_mem[11][13]
.sym 19888 fifo_in_data_left[6]
.sym 19891 fifo_in_data_left[9]
.sym 19897 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19898 buffer.left_mem[3][13]
.sym 19899 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19900 buffer.left_mem[7][13]
.sym 19913 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19914 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 19916 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19917 buffer.right_mem[8][13]
.sym 19919 buffer.left_mem[8][13]
.sym 19922 buffer.right_mem[8][9]
.sym 19923 buffer.left_mem[8][6]
.sym 19924 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19925 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19926 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19927 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19928 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19929 fifo_in_data_right[3]
.sym 19931 fifo_in_data_right[6]
.sym 19933 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19934 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19935 fifo_in_data_right[10]
.sym 19936 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19937 fifo_in_data_right[5]
.sym 19938 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19939 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19941 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19942 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19943 buffer.left_mem[7][6]
.sym 19945 fifo_in_data_left[7]
.sym 19946 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19947 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19948 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19949 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19950 fifo_in_data_left[6]
.sym 19951 buffer.right_mem[8][13]
.sym 19958 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19959 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19960 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19961 fifo_in_data_left[10]
.sym 19962 buffer.left_mem[14][13]
.sym 19963 buffer.left_mem[14][6]
.sym 19965 buffer.left_mem[15][6]
.sym 19966 buffer.left_mem[13][10]
.sym 19967 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19968 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19969 buffer.left_mem[14][10]
.sym 19970 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19971 fifo_in_data_right[6]
.sym 19972 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19975 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 19976 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19978 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19980 fifo_in_data_left[13]
.sym 19982 buffer.left_mem[8][10]
.sym 19984 buffer.left_mem[8][13]
.sym 19986 buffer.left_mem[6][10]
.sym 19990 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19991 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19992 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19993 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19999 fifo_in_data_left[10]
.sym 20003 fifo_in_data_right[6]
.sym 20008 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20009 buffer.left_mem[14][6]
.sym 20010 buffer.left_mem[15][6]
.sym 20011 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20015 fifo_in_data_left[13]
.sym 20020 buffer.left_mem[14][10]
.sym 20021 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20022 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20023 buffer.left_mem[8][10]
.sym 20026 buffer.left_mem[8][13]
.sym 20027 buffer.left_mem[14][13]
.sym 20028 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20029 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20032 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20033 buffer.left_mem[6][10]
.sym 20034 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20035 buffer.left_mem[13][10]
.sym 20036 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 20037 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20039 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20040 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20041 buffer.right_mem[11][13]
.sym 20042 buffer.right_mem[11][9]
.sym 20043 buffer.left_mem[11][10]
.sym 20045 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20046 buffer.left_mem[11][7]
.sym 20051 fifo_in_data_left[18]
.sym 20052 fifo_in_data_right[3]
.sym 20053 fifo_in_data_right[16]
.sym 20054 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20055 fifo_in_data_right[4]
.sym 20056 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20057 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20058 buffer.left_mem[3][6]
.sym 20061 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20062 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20063 fifo_in_data_left[13]
.sym 20064 fifo_in_data_right[10]
.sym 20065 fifo_in_data_right[14]
.sym 20066 fifo_in_data_right[5]
.sym 20067 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20068 fifo_in_data_left[7]
.sym 20069 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20070 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20071 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20072 fifo_in_data_right[12]
.sym 20073 $PACKER_VCC_NET
.sym 20074 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20080 fifo_in_data_right[10]
.sym 20083 fifo_in_data_left[13]
.sym 20085 fifo_in_data_left[6]
.sym 20088 fifo_in_data_left[10]
.sym 20090 fifo_in_data_right[5]
.sym 20091 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20092 fifo_in_data_left[18]
.sym 20100 fifo_in_data_right[7]
.sym 20105 fifo_in_data_left[7]
.sym 20114 fifo_in_data_right[5]
.sym 20120 fifo_in_data_left[7]
.sym 20125 fifo_in_data_right[7]
.sym 20133 fifo_in_data_left[18]
.sym 20138 fifo_in_data_left[10]
.sym 20143 fifo_in_data_left[13]
.sym 20150 fifo_in_data_left[6]
.sym 20156 fifo_in_data_right[10]
.sym 20159 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20160 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20162 buffer.right_mem[0][9]
.sym 20163 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20164 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 20165 buffer.left_mem[0][6]
.sym 20166 buffer.left_mem[0][7]
.sym 20167 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20168 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 20169 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 20170 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20171 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20172 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20173 fifo_in_data_right[2]
.sym 20175 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20176 fifo_in_data_right[13]
.sym 20178 buffer.left_mem[10][7]
.sym 20181 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20182 fifo_in_data_right[13]
.sym 20184 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20188 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20189 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 20190 fifo_in_data_left[7]
.sym 20191 buffer.left_mem[2][7]
.sym 20192 fifo_in_data_right[4]
.sym 20194 fifo_in_data_left[7]
.sym 20195 buffer.right_mem[0][9]
.sym 20196 fifo_in_data_left[6]
.sym 20197 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20203 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20205 fifo_in_data_left[6]
.sym 20206 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20207 buffer.left_mem[6][6]
.sym 20208 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20209 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20211 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20212 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20213 buffer.left_mem[7][6]
.sym 20214 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20215 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20217 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20218 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20219 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20220 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20222 buffer.left_mem[4][6]
.sym 20223 buffer.right_mem[7][13]
.sym 20225 buffer.left_mem[2][6]
.sym 20226 fifo_in_data_right[5]
.sym 20227 fifo_in_data_left[7]
.sym 20228 buffer.left_mem[6][13]
.sym 20236 buffer.left_mem[6][6]
.sym 20237 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20238 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20239 buffer.left_mem[7][6]
.sym 20242 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20243 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20244 buffer.left_mem[4][6]
.sym 20245 buffer.left_mem[2][6]
.sym 20248 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20249 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20250 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20251 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20257 fifo_in_data_left[6]
.sym 20263 fifo_in_data_left[7]
.sym 20267 buffer.right_mem[7][13]
.sym 20269 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20272 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20273 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20274 buffer.left_mem[6][13]
.sym 20275 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20280 fifo_in_data_right[5]
.sym 20282 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20283 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20285 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 20286 buffer.right_mem[10][13]
.sym 20287 buffer.left_mem[10][13]
.sym 20288 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 20289 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 20290 buffer.left_mem[10][10]
.sym 20291 buffer.left_mem[10][6]
.sym 20292 buffer.right_mem[10][7]
.sym 20298 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 20299 fifo_in_data_right[6]
.sym 20300 buffer.left_mem[1][13]
.sym 20301 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20302 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 20303 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20304 fifo_in_data_right[3]
.sym 20305 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 20306 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20307 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20308 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 20309 fifo_in_data_right[2]
.sym 20310 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 20311 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20312 fifo_in_data_right[7]
.sym 20313 fifo_in_data_right[4]
.sym 20314 buffer.left_mem[4][7]
.sym 20315 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20316 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20317 fifo_in_data_right[7]
.sym 20318 fifo_in_data_left[10]
.sym 20319 fifo_in_data_right[16]
.sym 20320 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20326 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20327 buffer.right_mem[11][6]
.sym 20328 buffer.left_mem[4][13]
.sym 20329 buffer.right_mem[14][6]
.sym 20330 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20331 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20332 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20333 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20335 buffer.right_mem[12][6]
.sym 20336 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20337 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20339 fifo_in_data_right[6]
.sym 20341 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20342 fifo_in_data_right[12]
.sym 20343 fifo_in_data_right[7]
.sym 20344 buffer.left_mem[10][13]
.sym 20345 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20350 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20355 buffer.right_mem[10][6]
.sym 20359 buffer.left_mem[10][13]
.sym 20360 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20361 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20362 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20368 fifo_in_data_right[6]
.sym 20371 buffer.right_mem[12][6]
.sym 20372 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20373 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20374 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20378 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20379 buffer.right_mem[14][6]
.sym 20384 fifo_in_data_right[7]
.sym 20389 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20390 buffer.right_mem[10][6]
.sym 20391 buffer.right_mem[11][6]
.sym 20392 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20395 buffer.left_mem[4][13]
.sym 20397 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20404 fifo_in_data_right[12]
.sym 20405 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 20406 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20408 buffer.left_mem[13][6]
.sym 20410 buffer.right_mem[13][9]
.sym 20412 buffer.right_mem[13][13]
.sym 20413 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 20414 buffer.left_mem[13][7]
.sym 20415 buffer.right_mem[13][7]
.sym 20416 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20419 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20421 fifo_in_data_right[16]
.sym 20423 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 20424 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20425 buffer.right_mem[14][6]
.sym 20426 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20434 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20435 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20436 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20437 buffer.right_mem[5][6]
.sym 20438 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 20439 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20440 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20441 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20443 buffer.left_mem[5][7]
.sym 20450 buffer.left_mem[5][7]
.sym 20451 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20453 fifo_in_data_left[9]
.sym 20455 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20456 fifo_in_data_right[9]
.sym 20459 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20461 buffer.left_mem[2][7]
.sym 20462 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20463 fifo_in_data_right[6]
.sym 20464 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20465 buffer.right_mem[0][9]
.sym 20466 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20467 fifo_in_data_left[13]
.sym 20469 buffer.right_mem[4][9]
.sym 20472 fifo_in_data_right[7]
.sym 20475 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20476 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20477 buffer.left_mem[7][7]
.sym 20485 fifo_in_data_right[6]
.sym 20488 buffer.left_mem[5][7]
.sym 20489 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20490 buffer.left_mem[7][7]
.sym 20491 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20496 fifo_in_data_left[13]
.sym 20500 fifo_in_data_right[7]
.sym 20507 fifo_in_data_right[9]
.sym 20512 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20513 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20514 buffer.left_mem[2][7]
.sym 20515 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20518 buffer.right_mem[0][9]
.sym 20519 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20520 buffer.right_mem[4][9]
.sym 20521 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20527 fifo_in_data_left[9]
.sym 20528 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20529 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20531 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 20532 buffer.right_mem[3][9]
.sym 20533 buffer.left_mem[3][10]
.sym 20534 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20535 buffer.right_mem[3][14]
.sym 20537 buffer.right_mem[3][4]
.sym 20538 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20540 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 20544 buffer.left_mem[13][7]
.sym 20545 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 20547 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20554 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20556 fifo_in_data_right[10]
.sym 20557 fifo_in_data_right[14]
.sym 20559 buffer.right_mem[13][13]
.sym 20560 fifo_in_data_left[7]
.sym 20562 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20563 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20564 fifo_in_data_right[12]
.sym 20565 fifo_in_data_right[12]
.sym 20566 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20574 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20576 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20579 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20580 fifo_in_data_right[3]
.sym 20581 buffer.left_mem[9][13]
.sym 20584 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20587 fifo_in_data_right[6]
.sym 20589 fifo_in_data_left[13]
.sym 20590 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20595 buffer.right_mem[5][9]
.sym 20597 buffer.right_mem[3][9]
.sym 20599 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20605 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20606 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20607 buffer.right_mem[3][9]
.sym 20608 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20613 fifo_in_data_left[13]
.sym 20619 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20620 buffer.right_mem[5][9]
.sym 20629 buffer.left_mem[9][13]
.sym 20631 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20636 fifo_in_data_right[6]
.sym 20647 fifo_in_data_right[3]
.sym 20651 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20652 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20654 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20656 buffer.right_mem[5][6]
.sym 20657 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 20658 buffer.right_mem[5][10]
.sym 20659 buffer.left_mem[5][7]
.sym 20660 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20661 buffer.right_mem[5][9]
.sym 20666 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20667 in.shift_reg[30]
.sym 20668 buffer.right_mem[9][6]
.sym 20669 buffer.left_mem[9][9]
.sym 20670 fifo_out_data_right[9]
.sym 20671 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20674 fifo_in_data_right[9]
.sym 20675 buffer.right_mem[2][14]
.sym 20678 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20679 buffer.right_mem[8][4]
.sym 20680 fifo_in_data_right[4]
.sym 20684 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 20700 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20703 fifo_in_data_right[6]
.sym 20705 fifo_in_data_right[16]
.sym 20706 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20709 fifo_in_data_right[18]
.sym 20710 buffer.right_mem[1][9]
.sym 20713 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20714 buffer.right_mem[14][9]
.sym 20717 fifo_in_data_right[14]
.sym 20725 fifo_in_data_right[9]
.sym 20730 fifo_in_data_right[14]
.sym 20741 fifo_in_data_right[16]
.sym 20748 fifo_in_data_right[9]
.sym 20752 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20753 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20754 buffer.right_mem[1][9]
.sym 20755 buffer.right_mem[14][9]
.sym 20758 fifo_in_data_right[18]
.sym 20770 fifo_in_data_right[6]
.sym 20774 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20775 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20777 buffer.right_mem[3][10]
.sym 20778 buffer.right_mem[3][12]
.sym 20780 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20782 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20783 buffer.left_mem[3][2]
.sym 20784 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 20790 fifo_in_data_right[6]
.sym 20796 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20801 buffer.right_mem[2][12]
.sym 20802 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20804 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20807 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20809 fifo_in_data_right[2]
.sym 20810 fifo_in_data_left[1]
.sym 20811 fifo_in_data_right[16]
.sym 20812 fifo_in_data_right[7]
.sym 20822 fifo_in_data_right[3]
.sym 20827 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20832 buffer.right_mem[9][3]
.sym 20834 fifo_in_data_right[12]
.sym 20837 buffer.right_mem[10][3]
.sym 20838 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20870 fifo_in_data_right[3]
.sym 20887 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20888 buffer.right_mem[9][3]
.sym 20889 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20890 buffer.right_mem[10][3]
.sym 20896 fifo_in_data_right[12]
.sym 20897 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 20898 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 20900 buffer.right_mem[8][4]
.sym 20901 buffer.left_mem[8][1]
.sym 20902 buffer.right_mem[8][14]
.sym 20903 buffer.right_mem[8][10]
.sym 20904 buffer.right_mem[8][7]
.sym 20905 buffer.left_mem[8][2]
.sym 20907 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 20908 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20909 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20913 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20915 fifo_in_data_right[15]
.sym 20916 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20920 fifo_in_data_right[1]
.sym 20921 fifo_in_data_right[15]
.sym 20922 fifo_in_data_right[16]
.sym 20923 buffer.right_mem[6][7]
.sym 20926 fifo_in_data_left[2]
.sym 20927 buffer.left_mem[8][2]
.sym 20930 buffer.right_mem[2][1]
.sym 20932 buffer.left_mem[3][2]
.sym 20933 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20934 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 20942 fifo_in_data_left[2]
.sym 20943 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20944 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20945 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20946 buffer.right_mem[8][12]
.sym 20948 buffer.right_mem[10][12]
.sym 20949 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20950 buffer.right_mem[3][12]
.sym 20952 buffer.right_mem[11][12]
.sym 20954 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20955 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20959 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20960 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20961 buffer.right_mem[2][12]
.sym 20963 buffer.right_mem[12][12]
.sym 20964 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20967 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20968 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 20972 fifo_in_data_right[7]
.sym 20980 fifo_in_data_left[2]
.sym 20986 buffer.right_mem[11][12]
.sym 20987 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20988 buffer.right_mem[2][12]
.sym 20989 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20992 buffer.right_mem[8][12]
.sym 20993 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20994 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20995 buffer.right_mem[3][12]
.sym 20998 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20999 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21000 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21001 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21004 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21005 buffer.right_mem[12][12]
.sym 21006 buffer.right_mem[10][12]
.sym 21007 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21012 fifo_in_data_right[7]
.sym 21020 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21021 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 21023 buffer.right_mem[2][3]
.sym 21024 buffer.right_mem[2][1]
.sym 21025 buffer.left_mem[2][2]
.sym 21026 buffer.right_mem[2][16]
.sym 21027 buffer.right_mem[2][10]
.sym 21028 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21030 buffer.right_mem[2][2]
.sym 21041 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21042 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21043 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 21048 fifo_in_data_right[10]
.sym 21049 buffer.right_mem[12][12]
.sym 21050 fifo_in_data_right[12]
.sym 21052 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 21053 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21054 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 21055 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21056 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21057 fifo_in_data_right[14]
.sym 21058 buffer.left_mem[15][2]
.sym 21064 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21065 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21066 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 21067 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21068 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21069 buffer.right_mem[5][2]
.sym 21070 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21071 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21072 buffer.right_mem[1][2]
.sym 21073 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21074 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21076 fifo_in_data_right[3]
.sym 21078 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21079 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21080 buffer.right_mem[4][3]
.sym 21082 buffer.right_mem[8][3]
.sym 21083 fifo_in_data_right[16]
.sym 21084 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21088 buffer.right_mem[2][3]
.sym 21090 buffer.right_mem[15][3]
.sym 21093 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21094 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21095 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21098 fifo_in_data_right[3]
.sym 21103 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21104 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21105 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21106 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21110 fifo_in_data_right[16]
.sym 21115 buffer.right_mem[15][3]
.sym 21116 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21117 buffer.right_mem[2][3]
.sym 21118 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21121 buffer.right_mem[8][3]
.sym 21122 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21123 buffer.right_mem[4][3]
.sym 21124 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21133 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21134 buffer.right_mem[1][2]
.sym 21135 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21136 buffer.right_mem[5][2]
.sym 21139 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21140 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21141 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21142 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21143 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 21144 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 21146 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21147 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21149 buffer.left_mem[12][2]
.sym 21150 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21151 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 21152 buffer.right_mem[12][15]
.sym 21153 buffer.right_mem[12][12]
.sym 21154 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21155 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21158 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21159 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21162 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 21171 buffer.left_mem[1][1]
.sym 21174 fifo_in_data_right[15]
.sym 21175 buffer.right_mem[2][15]
.sym 21176 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 21187 buffer.right_mem[0][12]
.sym 21189 buffer.right_mem[6][15]
.sym 21190 fifo_in_data_right[1]
.sym 21191 buffer.right_mem[2][15]
.sym 21192 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21193 buffer.right_mem[3][2]
.sym 21197 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21198 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21199 buffer.right_mem[6][2]
.sym 21200 fifo_in_data_right[2]
.sym 21201 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21203 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21205 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21206 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21210 fifo_in_data_right[12]
.sym 21211 buffer.right_mem[5][12]
.sym 21214 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 21215 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21216 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21217 fifo_in_data_right[14]
.sym 21223 fifo_in_data_right[12]
.sym 21226 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21227 buffer.right_mem[6][15]
.sym 21228 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21229 buffer.right_mem[2][15]
.sym 21232 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21233 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21234 buffer.right_mem[0][12]
.sym 21235 buffer.right_mem[5][12]
.sym 21238 fifo_in_data_right[14]
.sym 21247 fifo_in_data_right[1]
.sym 21251 fifo_in_data_right[2]
.sym 21256 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21257 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21258 buffer.right_mem[3][2]
.sym 21259 buffer.right_mem[6][2]
.sym 21262 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21263 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21264 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21265 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21266 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 21267 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 21269 buffer.right_mem[7][15]
.sym 21271 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21272 buffer.right_mem[7][12]
.sym 21273 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21274 buffer.right_mem[7][3]
.sym 21275 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21276 buffer.left_mem[7][2]
.sym 21281 buffer.right_mem[0][12]
.sym 21282 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21288 buffer.left_mem[15][1]
.sym 21289 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21293 buffer.right_mem[2][12]
.sym 21294 buffer.left_mem[13][1]
.sym 21310 buffer.right_mem[15][12]
.sym 21312 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 21313 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21314 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21315 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21316 buffer.right_mem[12][15]
.sym 21318 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21319 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21320 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21323 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21324 buffer.right_mem[5][15]
.sym 21325 fifo_in_data_right[16]
.sym 21326 buffer.right_mem[7][15]
.sym 21327 buffer.right_mem[0][15]
.sym 21330 buffer.right_mem[1][15]
.sym 21331 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21334 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21335 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21337 buffer.right_mem[7][12]
.sym 21338 fifo_in_data_right[2]
.sym 21339 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21340 buffer.right_mem[13][15]
.sym 21343 buffer.right_mem[7][15]
.sym 21344 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21345 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21346 buffer.right_mem[5][15]
.sym 21349 buffer.right_mem[0][15]
.sym 21350 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21351 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21352 buffer.right_mem[12][15]
.sym 21355 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21356 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21357 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21358 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21361 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21362 buffer.right_mem[15][12]
.sym 21363 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21364 buffer.right_mem[7][12]
.sym 21373 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21374 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21375 buffer.right_mem[13][15]
.sym 21376 buffer.right_mem[1][15]
.sym 21382 fifo_in_data_right[2]
.sym 21386 fifo_in_data_right[16]
.sym 21389 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 21390 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 21394 buffer.right_mem[2][15]
.sym 21398 buffer.right_mem[2][12]
.sym 21401 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21405 fifo_in_data_right[16]
.sym 21408 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 21411 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21415 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21418 fifo_in_data_left[2]
.sym 21424 fifo_in_data_right[15]
.sym 21433 fifo_in_data_right[3]
.sym 21444 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 21446 fifo_in_data_right[15]
.sym 21485 fifo_in_data_right[3]
.sym 21504 fifo_in_data_right[15]
.sym 21512 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 21513 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 21515 buffer.left_mem[13][1]
.sym 21516 buffer.left_mem[13][2]
.sym 21535 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 21536 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 21574 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 21584 fifo_in_data_right[15]
.sym 21633 fifo_in_data_right[15]
.sym 21635 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 21636 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 21652 fifo_in_data_left[1]
.sym 22637 smu_rst
.sym 22660 red$SB_IO_OUT
.sym 22667 red$SB_IO_OUT
.sym 22678 red$SB_IO_OUT
.sym 22737 fifo_in_data_right[14]
.sym 22754 pin_i2s_data$SB_IO_IN
.sym 22846 pin_i2s_fclk$SB_IO_IN
.sym 22848 pin_i2s_bclk_pll$SB_IO_IN
.sym 22874 pin_i2s_fclk$SB_IO_IN
.sym 22891 fifo_in_data_right[14]
.sym 22899 in.shift_reg[28]
.sym 22900 pin_i2s_fclk$SB_IO_IN
.sym 22909 fifo_in_data_right[14]
.sym 22913 in.wsdd_SB_LUT4_I2_O
.sym 22916 in.shift_reg[28]
.sym 22927 in.shift_reg[17]
.sym 22929 in.wsdd_SB_LUT4_I2_O
.sym 22996 in.shift_reg[17]
.sym 23006 in.wsdd_SB_LUT4_I2_O
.sym 23007 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 23008 smu_rst_$glb_sr
.sym 23024 $PACKER_VCC_NET
.sym 23029 in.wsdd_SB_LUT4_I2_1_O
.sym 23034 buffer.right_mem[0][13]
.sym 23042 fifo_in_data_right[14]
.sym 23050 pin_i2s_data$SB_IO_IN
.sym 23052 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 23053 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 23055 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 23056 in.shift_reg[29]
.sym 23058 pin_i2s_data$SB_IO_IN
.sym 23061 in.shift_reg[28]
.sym 23062 in.shift_reg_SB_DFFR_Q_20_D_SB_LUT4_O_I0
.sym 23066 in.shift_reg[17]
.sym 23067 in.shift_reg_SB_DFFR_Q_9_D_SB_LUT4_O_I0
.sym 23069 in.wsdd_SB_LUT4_I2_1_O
.sym 23070 in.counter[2]
.sym 23072 in.counter[3]
.sym 23077 in.wsdd_SB_LUT4_I2_1_O
.sym 23083 in.shift_reg[17]
.sym 23084 in.shift_reg_SB_DFFR_Q_9_D_SB_LUT4_O_I0
.sym 23085 pin_i2s_data$SB_IO_IN
.sym 23086 in.wsdd_SB_LUT4_I2_1_O
.sym 23089 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 23090 in.counter[3]
.sym 23092 in.counter[2]
.sym 23096 in.wsdd_SB_LUT4_I2_1_O
.sym 23097 in.shift_reg[29]
.sym 23101 pin_i2s_data$SB_IO_IN
.sym 23102 in.shift_reg[28]
.sym 23103 in.shift_reg_SB_DFFR_Q_20_D_SB_LUT4_O_I0
.sym 23104 in.wsdd_SB_LUT4_I2_1_O
.sym 23119 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 23120 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 23121 pin_i2s_data$SB_IO_IN
.sym 23122 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 23130 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 23131 smu_rst_$glb_sr
.sym 23144 in.shift_reg[17]
.sym 23150 fifo_in_data_left[3]
.sym 23152 pin_i2s_data$SB_IO_IN
.sym 23162 buffer.left_mem[0][18]
.sym 23163 in.counter[1]
.sym 23164 in.wsdd_SB_LUT4_I2_O
.sym 23165 in.shift_reg[29]
.sym 23175 in.counter[2]
.sym 23176 in.counter[3]
.sym 23182 in.counter[1]
.sym 23187 in.counter[0]
.sym 23189 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23192 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 23193 fifo_in_data_left[18]
.sym 23200 fifo_in_data_right[13]
.sym 23201 fifo_in_data_left[9]
.sym 23207 fifo_in_data_left[9]
.sym 23224 in.counter[3]
.sym 23227 in.counter[2]
.sym 23230 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23231 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 23232 in.counter[1]
.sym 23233 in.counter[0]
.sym 23236 in.counter[0]
.sym 23237 in.counter[1]
.sym 23239 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23244 fifo_in_data_right[13]
.sym 23249 fifo_in_data_left[18]
.sym 23252 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 23253 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 23269 fifo_in_data_right[14]
.sym 23271 in.shift_reg[16]
.sym 23274 pin_i2s_data$SB_IO_IN
.sym 23275 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 23276 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23279 in.counter[4]
.sym 23280 fifo_in_data_right[14]
.sym 23281 in.counter[5]
.sym 23282 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 23283 in.counter[0]
.sym 23284 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23288 pin_i2s_fclk$SB_IO_IN
.sym 23289 in.counter[1]
.sym 23290 in.wsdd_SB_LUT4_I2_1_O
.sym 23297 in.counter[1]
.sym 23298 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23299 in.wsdd_SB_LUT4_I2_1_O
.sym 23300 in.counter[4]
.sym 23301 in.counter[5]
.sym 23306 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23307 in.wsdd_SB_LUT4_I2_1_O
.sym 23315 in.counter[3]
.sym 23318 in.counter[0]
.sym 23322 in.counter[2]
.sym 23328 $nextpnr_ICESTORM_LC_5$O
.sym 23331 in.counter[0]
.sym 23334 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[2]
.sym 23335 in.wsdd_SB_LUT4_I2_1_O
.sym 23337 in.counter[1]
.sym 23338 in.counter[0]
.sym 23340 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[3]
.sym 23341 in.wsdd_SB_LUT4_I2_1_O
.sym 23342 in.counter[2]
.sym 23344 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[2]
.sym 23346 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[4]
.sym 23347 in.wsdd_SB_LUT4_I2_1_O
.sym 23349 in.counter[3]
.sym 23350 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[3]
.sym 23352 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[5]
.sym 23353 in.wsdd_SB_LUT4_I2_1_O
.sym 23355 in.counter[4]
.sym 23356 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[4]
.sym 23360 in.wsdd_SB_LUT4_I2_1_O
.sym 23361 in.counter[5]
.sym 23362 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[5]
.sym 23365 in.counter[0]
.sym 23368 in.wsdd_SB_LUT4_I2_1_O
.sym 23371 in.wsdd_SB_LUT4_I2_1_O
.sym 23373 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23375 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23376 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 23377 smu_rst_$glb_sr
.sym 23392 in.counter[5]
.sym 23393 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 23394 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23396 in.counter[2]
.sym 23398 in.counter[3]
.sym 23400 in.counter[4]
.sym 23401 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23402 in.wsdd_SB_LUT4_I2_O
.sym 23405 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23406 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23411 fifo_in_data_right[14]
.sym 23413 in.shift_reg[28]
.sym 23424 in.counter[5]
.sym 23431 in.counter[4]
.sym 23437 in.wsdd
.sym 23441 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23444 in.wsd
.sym 23448 pin_i2s_fclk$SB_IO_IN
.sym 23453 in.counter[5]
.sym 23454 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23455 in.counter[4]
.sym 23459 pin_i2s_fclk$SB_IO_IN
.sym 23464 in.wsd
.sym 23471 in.wsd
.sym 23473 in.wsdd
.sym 23476 in.wsdd
.sym 23478 in.wsd
.sym 23483 in.wsdd
.sym 23485 in.wsd
.sym 23494 in.counter[5]
.sym 23499 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 23509 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23512 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23514 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23515 in.wsdd_SB_LUT4_I3_O
.sym 23518 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23520 fifo_in_data_right[16]
.sym 23524 fifo_in_data_right[4]
.sym 23528 in.wsdd_SB_LUT4_I2_1_O
.sym 23532 in.wsdd_SB_LUT4_I3_O
.sym 23535 fifo_in_data_right[14]
.sym 23543 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23544 fifo_in_data_left[10]
.sym 23545 fifo_in_data_left[13]
.sym 23551 buffer.left_mem[6][18]
.sym 23552 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23553 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 23554 fifo_in_data_left[18]
.sym 23560 buffer.left_mem[14][18]
.sym 23565 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23567 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23570 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23573 buffer.left_mem[12][18]
.sym 23581 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23582 buffer.left_mem[14][18]
.sym 23583 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23584 buffer.left_mem[6][18]
.sym 23587 fifo_in_data_left[10]
.sym 23593 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23594 buffer.left_mem[12][18]
.sym 23595 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23596 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23612 fifo_in_data_left[13]
.sym 23619 fifo_in_data_left[18]
.sym 23621 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 23622 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 23636 fifo_in_data_right[4]
.sym 23637 buffer.left_mem[6][18]
.sym 23643 fifo_in_data_left[9]
.sym 23644 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23647 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23651 fifo_in_data_right[9]
.sym 23654 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23655 fifo_in_data_right[16]
.sym 23657 fifo_in_data_right[13]
.sym 23667 fifo_in_data_right[5]
.sym 23669 buffer.left_mem[15][10]
.sym 23670 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23671 buffer.left_mem[12][13]
.sym 23674 buffer.left_mem[0][13]
.sym 23675 buffer.left_mem[12][10]
.sym 23676 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23678 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23679 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23682 fifo_in_data_left[6]
.sym 23683 fifo_in_data_left[10]
.sym 23686 fifo_in_data_left[5]
.sym 23688 buffer.left_mem[15][13]
.sym 23690 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23692 fifo_in_data_left[13]
.sym 23694 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23699 fifo_in_data_left[6]
.sym 23704 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23705 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23706 buffer.left_mem[15][13]
.sym 23707 buffer.left_mem[0][13]
.sym 23710 buffer.left_mem[15][10]
.sym 23711 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23712 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23713 buffer.left_mem[12][10]
.sym 23719 fifo_in_data_right[5]
.sym 23722 fifo_in_data_left[10]
.sym 23730 fifo_in_data_left[5]
.sym 23734 buffer.left_mem[12][13]
.sym 23735 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23736 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23741 fifo_in_data_left[13]
.sym 23744 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23745 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 23755 buffer.left_mem[10][14]
.sym 23758 fifo_in_data_right[14]
.sym 23759 fifo_in_data_right[10]
.sym 23760 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23761 buffer.left_mem[15][5]
.sym 23762 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23763 fifo_in_data_right[5]
.sym 23764 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23765 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23766 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23767 fifo_in_data_right[16]
.sym 23768 in.shift_reg[21]
.sym 23769 fifo_in_data_right[12]
.sym 23771 fifo_in_data_left[7]
.sym 23772 buffer.right_mem[5][10]
.sym 23773 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23776 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23777 fifo_in_data_left[5]
.sym 23779 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 23780 fifo_in_data_right[14]
.sym 23788 buffer.left_mem[3][6]
.sym 23789 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23795 fifo_in_data_left[13]
.sym 23799 fifo_in_data_left[6]
.sym 23811 fifo_in_data_right[9]
.sym 23815 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 23816 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23817 fifo_in_data_right[13]
.sym 23819 buffer.left_mem[8][6]
.sym 23821 buffer.left_mem[3][6]
.sym 23822 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23823 buffer.left_mem[8][6]
.sym 23824 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23828 fifo_in_data_right[13]
.sym 23839 fifo_in_data_left[13]
.sym 23860 fifo_in_data_right[9]
.sym 23864 fifo_in_data_left[6]
.sym 23867 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 23868 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 23882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 23883 fifo_in_data_right[4]
.sym 23884 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23885 fifo_in_data_left[6]
.sym 23886 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23887 fifo_in_data_left[5]
.sym 23889 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23892 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23893 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23895 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23897 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23898 fifo_in_data_right[12]
.sym 23899 fifo_in_data_right[14]
.sym 23901 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 23902 fifo_in_data_right[3]
.sym 23903 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23911 fifo_in_data_left[10]
.sym 23912 fifo_in_data_left[7]
.sym 23914 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23917 buffer.right_mem[8][9]
.sym 23918 buffer.left_mem[11][7]
.sym 23919 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23920 buffer.left_mem[14][7]
.sym 23922 buffer.right_mem[11][9]
.sym 23927 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23932 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23933 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23934 fifo_in_data_right[13]
.sym 23939 buffer.left_mem[5][10]
.sym 23940 fifo_in_data_right[9]
.sym 23944 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23945 buffer.left_mem[5][10]
.sym 23950 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23951 buffer.right_mem[11][9]
.sym 23952 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23953 buffer.right_mem[8][9]
.sym 23959 fifo_in_data_right[13]
.sym 23963 fifo_in_data_right[9]
.sym 23970 fifo_in_data_left[10]
.sym 23980 buffer.left_mem[14][7]
.sym 23981 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23982 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23983 buffer.left_mem[11][7]
.sym 23988 fifo_in_data_left[7]
.sym 23990 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 23991 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24005 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24006 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24007 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24008 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24010 buffer.left_mem[14][5]
.sym 24011 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24013 fifo_in_data_left[10]
.sym 24016 buffer.left_mem[4][7]
.sym 24017 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24024 in.wsdd_SB_LUT4_I3_O
.sym 24027 fifo_in_data_right[14]
.sym 24034 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24035 buffer.right_mem[10][13]
.sym 24036 buffer.right_mem[11][13]
.sym 24037 fifo_in_data_left[6]
.sym 24038 fifo_in_data_left[7]
.sym 24039 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24041 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24042 buffer.right_mem[5][10]
.sym 24043 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24044 buffer.right_mem[8][13]
.sym 24045 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24046 buffer.left_mem[11][10]
.sym 24047 buffer.left_mem[10][10]
.sym 24048 buffer.left_mem[1][13]
.sym 24049 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24053 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24054 buffer.right_mem[15][10]
.sym 24055 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24056 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24059 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24063 fifo_in_data_right[9]
.sym 24067 fifo_in_data_right[9]
.sym 24073 buffer.right_mem[10][13]
.sym 24074 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24075 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24076 buffer.right_mem[11][13]
.sym 24079 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24080 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24081 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24082 buffer.right_mem[8][13]
.sym 24087 fifo_in_data_left[6]
.sym 24091 fifo_in_data_left[7]
.sym 24097 buffer.left_mem[11][10]
.sym 24098 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24099 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24100 buffer.left_mem[10][10]
.sym 24103 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24104 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24105 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24106 buffer.left_mem[1][13]
.sym 24109 buffer.right_mem[5][10]
.sym 24110 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24111 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24112 buffer.right_mem[15][10]
.sym 24113 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 24114 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24125 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24126 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24128 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 24129 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 24130 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24132 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 24134 fifo_out_data_left[16]
.sym 24135 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24136 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24137 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 24138 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24139 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24142 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24143 fifo_in_data_right[13]
.sym 24145 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24148 fifo_in_data_right[7]
.sym 24149 fifo_in_data_right[9]
.sym 24158 fifo_in_data_left[13]
.sym 24160 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24161 buffer.right_mem[11][7]
.sym 24164 buffer.right_mem[13][7]
.sym 24168 buffer.left_mem[0][6]
.sym 24169 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24170 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24171 fifo_in_data_left[6]
.sym 24172 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24173 fifo_in_data_left[10]
.sym 24175 fifo_in_data_right[7]
.sym 24176 fifo_in_data_right[13]
.sym 24180 buffer.right_mem[10][7]
.sym 24183 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24184 buffer.right_mem[4][7]
.sym 24187 buffer.left_mem[10][6]
.sym 24190 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24191 buffer.right_mem[13][7]
.sym 24192 buffer.right_mem[11][7]
.sym 24193 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24196 fifo_in_data_right[13]
.sym 24203 fifo_in_data_left[13]
.sym 24208 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24209 buffer.right_mem[4][7]
.sym 24210 buffer.right_mem[10][7]
.sym 24211 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24214 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24215 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24216 buffer.left_mem[0][6]
.sym 24217 buffer.left_mem[10][6]
.sym 24221 fifo_in_data_left[10]
.sym 24227 fifo_in_data_left[6]
.sym 24233 fifo_in_data_right[7]
.sym 24236 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 24237 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24251 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24254 $PACKER_VCC_NET
.sym 24255 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24258 buffer.right_mem[13][13]
.sym 24262 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24268 fifo_in_data_right[14]
.sym 24269 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 24271 buffer.right_mem[5][10]
.sym 24272 fifo_in_data_right[7]
.sym 24273 fifo_in_data_right[14]
.sym 24282 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 24284 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24288 buffer.right_mem[4][6]
.sym 24289 fifo_in_data_left[7]
.sym 24291 fifo_in_data_left[6]
.sym 24294 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24300 buffer.right_mem[5][6]
.sym 24303 fifo_in_data_right[13]
.sym 24306 fifo_in_data_right[9]
.sym 24308 fifo_in_data_right[7]
.sym 24315 fifo_in_data_left[6]
.sym 24326 fifo_in_data_right[9]
.sym 24338 fifo_in_data_right[13]
.sym 24343 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24344 buffer.right_mem[5][6]
.sym 24345 buffer.right_mem[4][6]
.sym 24346 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24351 fifo_in_data_left[7]
.sym 24357 fifo_in_data_right[7]
.sym 24359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 24360 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24374 fifo_in_data_left[21]
.sym 24376 buffer.left_mem[15][7]
.sym 24377 fifo_in_data_left[7]
.sym 24378 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 24383 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24388 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24389 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24390 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24391 fifo_in_data_right[14]
.sym 24393 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 24394 fifo_in_data_right[3]
.sym 24395 fifo_in_data_right[12]
.sym 24396 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 24403 fifo_in_data_left[10]
.sym 24406 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24408 fifo_in_data_right[4]
.sym 24409 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24411 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24412 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24413 buffer.right_mem[2][14]
.sym 24414 fifo_in_data_right[9]
.sym 24415 buffer.right_mem[3][14]
.sym 24416 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24417 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24419 buffer.right_mem[14][14]
.sym 24421 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 24423 buffer.right_mem[15][14]
.sym 24428 fifo_in_data_right[14]
.sym 24433 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24434 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24436 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24437 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24438 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24439 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24445 fifo_in_data_right[9]
.sym 24450 fifo_in_data_left[10]
.sym 24454 buffer.right_mem[2][14]
.sym 24455 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24456 buffer.right_mem[3][14]
.sym 24457 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24460 fifo_in_data_right[14]
.sym 24473 fifo_in_data_right[4]
.sym 24478 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24479 buffer.right_mem[14][14]
.sym 24480 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24481 buffer.right_mem[15][14]
.sym 24482 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 24483 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24497 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 24498 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24500 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24501 fifo_out_data_left[6]
.sym 24503 fifo_out_data_left[9]
.sym 24506 fifo_out_data_left[9]
.sym 24507 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24508 fifo_out_data_right[9]
.sym 24510 buffer.left_mem[3][10]
.sym 24519 fifo_in_data_right[9]
.sym 24526 buffer.right_mem[0][4]
.sym 24527 fifo_in_data_left[7]
.sym 24528 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24529 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24530 fifo_in_data_right[6]
.sym 24531 fifo_in_data_right[10]
.sym 24534 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24537 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24538 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24540 buffer.right_mem[3][4]
.sym 24542 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24545 fifo_in_data_right[9]
.sym 24546 buffer.right_mem[1][14]
.sym 24550 buffer.right_mem[8][4]
.sym 24553 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 24555 buffer.right_mem[8][14]
.sym 24559 buffer.right_mem[0][4]
.sym 24560 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24561 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24562 buffer.right_mem[8][4]
.sym 24571 fifo_in_data_right[6]
.sym 24577 buffer.right_mem[3][4]
.sym 24578 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24579 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24580 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24586 fifo_in_data_right[10]
.sym 24591 fifo_in_data_left[7]
.sym 24595 buffer.right_mem[1][14]
.sym 24596 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24597 buffer.right_mem[8][14]
.sym 24598 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24601 fifo_in_data_right[9]
.sym 24605 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 24606 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24624 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 24625 fifo_in_data_left[2]
.sym 24626 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24628 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 24629 buffer.right_mem[2][1]
.sym 24630 buffer.right_mem[0][4]
.sym 24636 fifo_in_data_right[7]
.sym 24641 buffer.right_mem[8][14]
.sym 24649 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24651 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 24652 fifo_in_data_right[12]
.sym 24653 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24657 fifo_in_data_right[10]
.sym 24660 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24661 buffer.right_mem[8][7]
.sym 24665 buffer.right_mem[3][10]
.sym 24671 buffer.right_mem[6][4]
.sym 24673 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24679 fifo_in_data_left[2]
.sym 24683 fifo_in_data_right[10]
.sym 24690 fifo_in_data_right[12]
.sym 24701 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24703 buffer.right_mem[6][4]
.sym 24712 buffer.right_mem[8][7]
.sym 24715 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24719 fifo_in_data_left[2]
.sym 24724 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24725 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24727 buffer.right_mem[3][10]
.sym 24728 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 24729 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24739 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24745 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24748 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24750 fifo_in_data_right[16]
.sym 24752 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24753 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24754 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 24761 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 24765 buffer.left_mem[8][1]
.sym 24766 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24774 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24777 fifo_in_data_left[1]
.sym 24780 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24783 fifo_in_data_right[4]
.sym 24784 buffer.right_mem[2][10]
.sym 24790 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24796 fifo_in_data_right[7]
.sym 24799 buffer.right_mem[8][10]
.sym 24800 fifo_in_data_left[2]
.sym 24801 fifo_in_data_right[10]
.sym 24803 fifo_in_data_right[14]
.sym 24807 fifo_in_data_right[4]
.sym 24811 fifo_in_data_left[1]
.sym 24817 fifo_in_data_right[14]
.sym 24826 fifo_in_data_right[10]
.sym 24832 fifo_in_data_right[7]
.sym 24837 fifo_in_data_left[2]
.sym 24847 buffer.right_mem[2][10]
.sym 24848 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24849 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24850 buffer.right_mem[8][10]
.sym 24851 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24852 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24866 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 24867 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24869 fifo_in_data_right[15]
.sym 24870 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 24875 fifo_in_data_right[23]
.sym 24879 fifo_in_data_right[3]
.sym 24880 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24881 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24882 fifo_in_data_right[1]
.sym 24884 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24885 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24886 fifo_in_data_right[15]
.sym 24887 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24888 fifo_in_data_right[12]
.sym 24889 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 24895 fifo_in_data_right[3]
.sym 24900 fifo_in_data_right[1]
.sym 24902 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24904 fifo_in_data_right[2]
.sym 24905 buffer.left_mem[2][2]
.sym 24906 fifo_in_data_right[16]
.sym 24909 fifo_in_data_left[2]
.sym 24910 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24911 fifo_in_data_right[10]
.sym 24920 buffer.left_mem[6][2]
.sym 24922 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 24930 fifo_in_data_right[3]
.sym 24936 fifo_in_data_right[1]
.sym 24943 fifo_in_data_left[2]
.sym 24949 fifo_in_data_right[16]
.sym 24954 fifo_in_data_right[10]
.sym 24958 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24959 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24960 buffer.left_mem[2][2]
.sym 24961 buffer.left_mem[6][2]
.sym 24973 fifo_in_data_right[2]
.sym 24974 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 24975 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 24985 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24989 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 24993 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 24997 fifo_out_data_right[2]
.sym 24999 fifo_in_data_left[1]
.sym 25000 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 25008 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 25018 buffer.left_mem[15][1]
.sym 25020 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25021 fifo_in_data_left[2]
.sym 25023 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25025 buffer.left_mem[15][2]
.sym 25027 buffer.left_mem[3][2]
.sym 25028 buffer.left_mem[8][2]
.sym 25029 buffer.left_mem[12][2]
.sym 25032 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 25033 fifo_in_data_right[12]
.sym 25034 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25037 buffer.left_mem[8][1]
.sym 25038 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25041 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25044 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25046 fifo_in_data_right[15]
.sym 25047 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25049 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25051 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25052 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25053 buffer.left_mem[3][2]
.sym 25054 buffer.left_mem[15][2]
.sym 25057 buffer.left_mem[8][1]
.sym 25058 buffer.left_mem[15][1]
.sym 25059 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25060 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25069 fifo_in_data_left[2]
.sym 25075 buffer.left_mem[12][2]
.sym 25076 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25077 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25078 buffer.left_mem[8][2]
.sym 25081 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 25082 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25083 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25084 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25090 fifo_in_data_right[15]
.sym 25096 fifo_in_data_right[12]
.sym 25097 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25098 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 25109 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25113 fifo_in_data_left[1]
.sym 25116 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25117 fifo_in_data_right[15]
.sym 25142 buffer.left_mem[9][2]
.sym 25146 buffer.right_mem[7][3]
.sym 25148 buffer.left_mem[7][2]
.sym 25149 fifo_in_data_right[3]
.sym 25151 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25152 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25153 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25154 buffer.left_mem[1][1]
.sym 25157 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25158 fifo_in_data_right[15]
.sym 25159 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 25160 fifo_in_data_right[12]
.sym 25163 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25165 buffer.left_mem[13][1]
.sym 25168 buffer.right_mem[5][3]
.sym 25171 fifo_in_data_left[2]
.sym 25175 fifo_in_data_right[15]
.sym 25186 buffer.left_mem[1][1]
.sym 25187 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25188 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25189 buffer.left_mem[13][1]
.sym 25194 fifo_in_data_right[12]
.sym 25198 buffer.right_mem[5][3]
.sym 25199 buffer.right_mem[7][3]
.sym 25200 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25201 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25206 fifo_in_data_right[3]
.sym 25210 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25211 buffer.left_mem[9][2]
.sym 25212 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25213 buffer.left_mem[7][2]
.sym 25216 fifo_in_data_left[2]
.sym 25220 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 25221 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 25236 buffer.left_mem[9][2]
.sym 25243 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 25244 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25248 pin_i2s_bclk_pll$SB_IO_IN
.sym 25252 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25269 fifo_in_data_right[15]
.sym 25275 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 25289 fifo_in_data_right[12]
.sym 25310 fifo_in_data_right[15]
.sym 25333 fifo_in_data_right[12]
.sym 25343 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 25344 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 25360 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 25380 buffer.left_mem[13][2]
.sym 25389 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25393 fifo_in_data_left[2]
.sym 25394 fifo_in_data_left[1]
.sym 25421 fifo_in_data_left[1]
.sym 25427 fifo_in_data_left[2]
.sym 25466 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25467 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 25485 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25748 smu.state_fclk_SB_LUT4_I1_1_O
.sym 26240 smu.state_fclk_SB_LUT4_I1_1_O
.sym 26527 pin_i2s_fclk$SB_IO_IN
.sym 26545 pin_i2s_fclk$SB_IO_IN
.sym 26574 pin_i2s_bclk_pll$SB_IO_IN
.sym 26627 pin_i2s_bclk$SB_IO_IN
.sym 26636 smu.state_bclk
.sym 26688 pin_i2s_bclk_pll$SB_IO_IN
.sym 26715 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 26767 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 26769 fifo_in_data_left[14]
.sym 26773 fifo_in_data_left[3]
.sym 26774 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 26810 smu.state_bclk_SB_DFFR_Q_R
.sym 26812 in.counter[1]
.sym 26826 in.counter[1]
.sym 26827 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26869 in.shift_reg[20]
.sym 26870 in.shift_reg[14]
.sym 26871 in.shift_reg[23]
.sym 26872 in.shift_reg[13]
.sym 26874 in.shift_reg[16]
.sym 26875 in.shift_reg_SB_DFFR_Q_6_D_SB_LUT4_O_I0
.sym 26876 in.shift_reg_SB_DFFR_Q_5_D_SB_LUT4_O_I0
.sym 26912 fifo_in_data_left[3]
.sym 26913 in.wsdd_SB_LUT4_I2_1_O
.sym 26916 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 26917 in.counter[1]
.sym 26919 in.counter[4]
.sym 26920 in.shift_reg[28]
.sym 26921 in.counter[5]
.sym 26922 fifo_in_data_left[14]
.sym 26924 fifo_in_data_left[4]
.sym 26929 in.wsdd_SB_LUT4_I3_O
.sym 26971 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26972 buffer.left_mem[13][4]
.sym 26973 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26974 in.shift_reg_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 26975 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0
.sym 26976 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26977 in.shift_reg_SB_DFFR_Q_12_D_SB_LUT4_O_I0
.sym 26978 buffer.left_mem[13][3]
.sym 27020 in.shift_reg[20]
.sym 27021 in.wsdd_SB_LUT4_I2_O
.sym 27024 in.shift_reg[23]
.sym 27075 buffer.left_mem[10][3]
.sym 27079 buffer.left_mem[10][4]
.sym 27120 buffer.left_mem[13][3]
.sym 27128 in.shift_reg[13]
.sym 27134 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 27136 fifo_in_data_right[10]
.sym 27138 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27176 buffer.left_mem[5][4]
.sym 27178 buffer.left_mem[5][18]
.sym 27179 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 27213 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27216 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27217 fifo_in_data_right[16]
.sym 27218 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27219 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27220 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27221 in.shift_reg[29]
.sym 27222 in.wsdd_SB_LUT4_I2_O
.sym 27224 in.shift_reg[27]
.sym 27225 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27226 in.wsdd_SB_LUT4_I3_O
.sym 27231 fifo_in_data_right[6]
.sym 27233 fifo_in_data_right[12]
.sym 27236 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 27237 buffer.left_mem[10][4]
.sym 27239 fifo_in_data_right[18]
.sym 27277 fifo_in_data_right[12]
.sym 27279 fifo_in_data_right[3]
.sym 27280 fifo_in_data_right[18]
.sym 27281 fifo_in_data_right[10]
.sym 27282 fifo_in_data_right[5]
.sym 27283 fifo_in_data_right[0]
.sym 27284 fifo_in_data_right[6]
.sym 27321 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27322 in.counter[0]
.sym 27323 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27324 fifo_in_data_left[18]
.sym 27325 fifo_in_data_left[7]
.sym 27326 in.counter[1]
.sym 27327 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 27329 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 27330 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27332 fifo_in_data_right[10]
.sym 27333 buffer.left_mem[5][18]
.sym 27334 fifo_in_data_right[5]
.sym 27336 fifo_in_data_right[0]
.sym 27337 in.wsdd_SB_LUT4_I3_O
.sym 27338 fifo_in_data_left[4]
.sym 27340 fifo_in_data_right[12]
.sym 27342 fifo_in_data_left[12]
.sym 27381 buffer.left_mem[3][7]
.sym 27383 buffer.left_mem[3][6]
.sym 27385 buffer.left_mem[3][4]
.sym 27386 buffer.right_mem[3][13]
.sym 27421 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27422 fifo_in_data_right[0]
.sym 27423 in.shift_reg[28]
.sym 27424 fifo_in_data_right[18]
.sym 27425 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27426 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27427 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27428 fifo_in_data_right[12]
.sym 27429 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27430 in.wsdd_SB_LUT4_I2_O
.sym 27432 fifo_in_data_right[3]
.sym 27433 fifo_in_data_right[3]
.sym 27435 fifo_in_data_right[18]
.sym 27436 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27437 fifo_in_data_left[7]
.sym 27438 fifo_in_data_left[13]
.sym 27439 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27440 buffer.left_mem[0][7]
.sym 27441 fifo_in_data_right[0]
.sym 27442 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27443 fifo_in_data_right[6]
.sym 27444 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27481 buffer.left_mem[9][10]
.sym 27482 buffer.left_mem[9][5]
.sym 27483 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 27484 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 27485 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27486 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27487 buffer.left_mem[9][7]
.sym 27488 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27525 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 27527 in.wsdd_SB_LUT4_I2_1_O
.sym 27529 fifo_in_data_left[4]
.sym 27531 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 27535 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27536 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27537 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 27538 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27539 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 27541 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 27544 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 27545 buffer.right_mem[3][13]
.sym 27546 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27583 fifo_out_data_right[10]
.sym 27584 fifo_out_data_left[14]
.sym 27585 fifo_out_data_right[5]
.sym 27586 fifo_out_data_left[13]
.sym 27587 fifo_out_data_left[3]
.sym 27588 fifo_out_data_right[7]
.sym 27589 fifo_out_data_left[16]
.sym 27590 fifo_out_data_right[13]
.sym 27625 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27627 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27630 buffer.left_mem[8][7]
.sym 27632 fifo_in_data_right[13]
.sym 27634 buffer.left_mem[9][5]
.sym 27636 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 27637 fifo_in_data_right[12]
.sym 27641 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 27642 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27644 fifo_in_data_right[6]
.sym 27645 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 27647 fifo_in_data_right[18]
.sym 27685 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27686 buffer.left_mem[15][12]
.sym 27687 buffer.left_mem[15][14]
.sym 27688 buffer.left_mem[15][18]
.sym 27689 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27690 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I0
.sym 27691 buffer.left_mem[15][3]
.sym 27692 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 27726 pin_i2s_bclk_pll$SB_IO_IN
.sym 27727 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 27728 fifo_in_data_left[7]
.sym 27731 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 27732 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 27733 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27734 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 27736 fifo_in_data_left[5]
.sym 27738 fifo_out_data_right[5]
.sym 27739 fifo_in_data_left[12]
.sym 27740 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 27742 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27744 fifo_in_data_right[0]
.sym 27745 fifo_out_data_right[7]
.sym 27746 buffer.left_mem[5][18]
.sym 27748 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27749 buffer.right_mem[15][14]
.sym 27750 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27787 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 27788 buffer.left_mem[15][7]
.sym 27789 buffer.left_mem[15][21]
.sym 27790 buffer.right_mem[15][14]
.sym 27792 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27794 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 27830 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 27831 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27834 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27836 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27841 fifo_in_data_right[3]
.sym 27842 fifo_in_data_right[0]
.sym 27843 fifo_in_data_right[18]
.sym 27844 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27846 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27847 fifo_in_data_left[13]
.sym 27848 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27851 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27890 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 27892 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27894 buffer.right_mem[2][14]
.sym 27895 buffer.right_mem[2][7]
.sym 27896 buffer.left_mem[2][13]
.sym 27927 out.shift_data[20]
.sym 27932 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 27934 fifo_in_data_right[14]
.sym 27935 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 27937 in.shift_reg[30]
.sym 27938 buffer.left_mem[3][10]
.sym 27939 in.wsdd_SB_LUT4_I3_O
.sym 27941 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27942 buffer.left_mem[15][21]
.sym 27943 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27944 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27949 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27950 fifo_in_data_right[1]
.sym 27951 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27952 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27954 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27991 buffer.right_mem[0][4]
.sym 27992 buffer.right_mem[0][3]
.sym 27993 buffer.right_mem[0][14]
.sym 27994 buffer.right_mem[0][7]
.sym 27995 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27996 buffer.right_mem[0][1]
.sym 27997 buffer.right_mem[0][6]
.sym 27998 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 28035 out.shift_data[20]
.sym 28036 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 28037 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 28038 fifo_in_data_right[7]
.sym 28042 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28050 fifo_in_data_left[2]
.sym 28052 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 28053 fifo_in_data_right[12]
.sym 28056 buffer.right_mem[0][3]
.sym 28095 buffer.right_mem[7][14]
.sym 28097 buffer.right_mem[7][4]
.sym 28099 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 28100 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 28136 out.lr
.sym 28138 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 28139 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28140 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 28141 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 28144 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28145 fifo_in_data_right[7]
.sym 28149 fifo_in_data_left[1]
.sym 28153 fifo_in_data_right[0]
.sym 28158 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28195 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 28196 buffer.right_mem[11][1]
.sym 28197 buffer.right_mem[11][0]
.sym 28198 buffer.left_mem[11][1]
.sym 28201 buffer.right_mem[11][23]
.sym 28202 buffer.left_mem[11][2]
.sym 28238 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 28239 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 28240 fifo_in_data_right[1]
.sym 28241 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28242 fifo_in_data_right[15]
.sym 28243 fifo_in_data_right[14]
.sym 28244 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 28245 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28246 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28248 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28249 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 28250 fifo_in_data_right[0]
.sym 28251 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28252 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28257 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 28259 buffer.right_mem[5][14]
.sym 28299 fifo_out_data_right[15]
.sym 28300 fifo_out_data_right[3]
.sym 28301 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 28302 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28304 fifo_out_data_right[2]
.sym 28340 buffer.right_mem[11][23]
.sym 28342 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28343 fifo_in_data_right[1]
.sym 28344 buffer.left_mem[11][2]
.sym 28348 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28352 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28353 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 28354 fifo_in_data_right[11]
.sym 28355 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28356 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28357 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28358 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28362 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28399 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28400 buffer.right_mem[4][1]
.sym 28401 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 28402 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28403 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 28404 buffer.right_mem[4][0]
.sym 28405 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 28442 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 28446 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28450 fifo_in_data_right[1]
.sym 28461 fifo_in_data_right[12]
.sym 28462 buffer.right_mem[10][1]
.sym 28503 buffer.right_mem[0][12]
.sym 28506 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28545 buffer.right_mem[3][3]
.sym 28551 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28552 buffer.left_mem[6][1]
.sym 28554 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28557 fifo_in_data_left[1]
.sym 28558 buffer.right_mem[15][0]
.sym 28607 buffer.right_mem[10][1]
.sym 28645 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28647 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28648 buffer.left_mem[13][2]
.sym 28649 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28650 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28652 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28705 buffer.right_mem[15][11]
.sym 28706 buffer.right_mem[15][0]
.sym 28748 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 28749 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28752 fifo_in_data_right[15]
.sym 28754 fifo_in_data_right[1]
.sym 28770 fifo_in_data_right[11]
.sym 28857 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28951 pin_i2s_bclk_pll$SB_IO_IN
.sym 28955 smu.state_fclk_SB_LUT4_I1_1_O
.sym 29375 smu.state_bclk
.sym 29697 smu.state_fclk_SB_LUT4_I1_1_O
.sym 29715 smu.state_fclk_SB_LUT4_I1_1_O
.sym 29770 smu.state_bclk
.sym 29787 pin_i2s_bclk$SB_IO_IN
.sym 29882 in.shift_reg[11]
.sym 29885 in.shift_reg_SB_DFFR_Q_1_D_SB_LUT4_O_I0
.sym 29886 in.shift_reg_SB_DFFR_Q_3_D_SB_LUT4_O_I0
.sym 29892 fifo_in_data_left[14]
.sym 29945 fifo_in_data_left[14]
.sym 29958 pin_i2s_bclk_pll$SB_IO_IN
.sym 29962 smu.state_bclk_SB_DFFR_Q_R
.sym 29977 $PACKER_VCC_NET
.sym 30033 $PACKER_VCC_NET
.sym 30038 pin_i2s_bclk_pll$SB_IO_IN
.sym 30039 smu.state_bclk_SB_DFFR_Q_R
.sym 30040 in.shift_reg[8]
.sym 30041 in.shift_reg[15]
.sym 30042 in.shift_reg_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 30043 in.shift_reg_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 30044 in.shift_reg[12]
.sym 30045 in.shift_reg_SB_DFFR_Q_7_D_SB_LUT4_O_I0
.sym 30046 in.shift_reg_SB_DFFR_Q_4_D_SB_LUT4_O_I0
.sym 30047 in.shift_reg[10]
.sym 30066 in.counter[2]
.sym 30068 fifo_in_data_left[3]
.sym 30070 in.counter[0]
.sym 30074 in.counter[3]
.sym 30084 in.counter[4]
.sym 30091 in.shift_reg[28]
.sym 30092 in.counter[2]
.sym 30094 in.counter[5]
.sym 30099 in.wsdd_SB_LUT4_I3_O
.sym 30100 in.counter[3]
.sym 30105 in.shift_reg[17]
.sym 30112 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30114 in.counter[5]
.sym 30115 in.counter[4]
.sym 30116 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30127 in.shift_reg[17]
.sym 30151 in.shift_reg[28]
.sym 30156 in.counter[3]
.sym 30159 in.counter[2]
.sym 30160 in.wsdd_SB_LUT4_I3_O
.sym 30161 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 30162 smu_rst_$glb_sr
.sym 30165 buffer.left_mem[11][4]
.sym 30167 buffer.left_mem[11][15]
.sym 30173 fifo_in_data_right[6]
.sym 30181 fifo_in_data_left[14]
.sym 30187 fifo_in_data_right[14]
.sym 30188 fifo_in_data_left[14]
.sym 30191 in.wsdd_SB_LUT4_I2_1_O
.sym 30196 fifo_in_data_left[3]
.sym 30204 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 30205 in.counter[1]
.sym 30208 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0
.sym 30209 in.wsdd_SB_LUT4_I2_1_O
.sym 30210 in.shift_reg_SB_DFFR_Q_12_D_SB_LUT4_O_I0
.sym 30211 in.shift_reg_SB_DFFR_Q_5_D_SB_LUT4_O_I0
.sym 30212 in.shift_reg[20]
.sym 30213 in.shift_reg[14]
.sym 30214 in.shift_reg[23]
.sym 30215 in.shift_reg_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 30225 in.shift_reg[16]
.sym 30226 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 30230 in.counter[0]
.sym 30231 in.shift_reg[13]
.sym 30233 pin_i2s_data$SB_IO_IN
.sym 30234 in.shift_reg_SB_DFFR_Q_6_D_SB_LUT4_O_I0
.sym 30237 pin_i2s_data$SB_IO_IN
.sym 30238 in.shift_reg[20]
.sym 30239 in.shift_reg_SB_DFFR_Q_12_D_SB_LUT4_O_I0
.sym 30240 in.wsdd_SB_LUT4_I2_1_O
.sym 30243 in.shift_reg_SB_DFFR_Q_6_D_SB_LUT4_O_I0
.sym 30244 in.shift_reg[14]
.sym 30245 in.wsdd_SB_LUT4_I2_1_O
.sym 30246 pin_i2s_data$SB_IO_IN
.sym 30249 in.shift_reg_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 30250 in.wsdd_SB_LUT4_I2_1_O
.sym 30251 pin_i2s_data$SB_IO_IN
.sym 30252 in.shift_reg[23]
.sym 30255 in.shift_reg_SB_DFFR_Q_5_D_SB_LUT4_O_I0
.sym 30256 pin_i2s_data$SB_IO_IN
.sym 30257 in.wsdd_SB_LUT4_I2_1_O
.sym 30258 in.shift_reg[13]
.sym 30267 in.shift_reg[16]
.sym 30268 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0
.sym 30269 in.wsdd_SB_LUT4_I2_1_O
.sym 30270 pin_i2s_data$SB_IO_IN
.sym 30273 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 30274 in.counter[1]
.sym 30275 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 30276 in.counter[0]
.sym 30279 in.counter[0]
.sym 30280 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 30281 in.counter[1]
.sym 30282 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 30284 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 30285 smu_rst_$glb_sr
.sym 30286 buffer.left_mem[4][18]
.sym 30289 buffer.left_mem[4][3]
.sym 30292 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30293 buffer.left_mem[4][14]
.sym 30302 in.shift_reg[14]
.sym 30306 in.shift_reg[13]
.sym 30310 buffer.left_mem[11][4]
.sym 30311 in.shift_reg[23]
.sym 30313 in.shift_reg[15]
.sym 30314 buffer.left_mem[11][15]
.sym 30318 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 30319 fifo_in_data_left[18]
.sym 30329 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30332 fifo_in_data_left[4]
.sym 30335 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30336 in.counter[1]
.sym 30339 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30343 in.counter[4]
.sym 30344 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 30347 in.counter[2]
.sym 30348 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30349 in.counter[3]
.sym 30351 in.counter[4]
.sym 30353 in.counter[5]
.sym 30354 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 30355 in.counter[0]
.sym 30356 fifo_in_data_left[3]
.sym 30360 in.counter[4]
.sym 30361 in.counter[5]
.sym 30362 in.counter[1]
.sym 30363 in.counter[0]
.sym 30366 fifo_in_data_left[4]
.sym 30372 in.counter[2]
.sym 30373 in.counter[5]
.sym 30374 in.counter[3]
.sym 30375 in.counter[4]
.sym 30378 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 30379 in.counter[2]
.sym 30381 in.counter[3]
.sym 30384 in.counter[2]
.sym 30385 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30386 in.counter[3]
.sym 30387 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30390 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30391 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30392 in.counter[0]
.sym 30393 in.counter[1]
.sym 30396 in.counter[2]
.sym 30397 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30398 in.counter[3]
.sym 30399 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30405 fifo_in_data_left[3]
.sym 30406 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 30407 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 30409 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30410 fifo_in_data_right[8]
.sym 30412 fifo_in_data_right[21]
.sym 30413 fifo_in_data_right[16]
.sym 30415 fifo_in_data_right[4]
.sym 30422 in.counter[1]
.sym 30425 buffer.left_mem[13][4]
.sym 30427 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30432 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30434 fifo_in_data_right[16]
.sym 30439 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 30442 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30443 fifo_in_data_left[14]
.sym 30444 in.shift_reg[26]
.sym 30450 fifo_in_data_left[4]
.sym 30466 fifo_in_data_left[3]
.sym 30497 fifo_in_data_left[3]
.sym 30521 fifo_in_data_left[4]
.sym 30529 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 30530 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 30532 buffer.left_mem[6][18]
.sym 30533 buffer.left_mem[6][15]
.sym 30534 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30535 buffer.left_mem[6][4]
.sym 30536 buffer.left_mem[6][7]
.sym 30537 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30539 buffer.left_mem[6][5]
.sym 30543 buffer.left_mem[9][10]
.sym 30544 fifo_in_data_left[4]
.sym 30545 fifo_in_data_right[4]
.sym 30546 fifo_in_data_left[12]
.sym 30547 fifo_in_data_right[21]
.sym 30548 fifo_in_data_left[21]
.sym 30549 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30554 fifo_in_data_left[0]
.sym 30555 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30556 fifo_in_data_left[3]
.sym 30557 fifo_in_data_right[0]
.sym 30560 fifo_in_data_right[16]
.sym 30561 in.shift_reg[25]
.sym 30564 fifo_in_data_right[4]
.sym 30565 fifo_in_data_right[3]
.sym 30579 in.counter[0]
.sym 30580 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 30581 in.counter[1]
.sym 30584 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 30594 fifo_in_data_left[18]
.sym 30600 fifo_in_data_left[4]
.sym 30613 fifo_in_data_left[4]
.sym 30626 fifo_in_data_left[18]
.sym 30630 in.counter[0]
.sym 30631 in.counter[1]
.sym 30633 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 30652 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 30653 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 30655 in.shift_reg_SB_DFFR_Q_11_D_SB_LUT4_O_I0
.sym 30656 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30658 buffer.left_mem[7][10]
.sym 30660 buffer.left_mem[7][5]
.sym 30661 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30662 buffer.left_mem[7][18]
.sym 30668 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 30669 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30670 buffer.left_mem[6][4]
.sym 30671 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30672 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30674 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30677 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 30678 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30679 fifo_in_data_right[14]
.sym 30681 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30682 buffer.left_mem[7][5]
.sym 30683 buffer.left_mem[6][7]
.sym 30684 fifo_in_data_left[3]
.sym 30686 fifo_in_data_right[13]
.sym 30687 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30688 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30689 buffer.left_mem[6][5]
.sym 30690 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30696 in.shift_reg[13]
.sym 30698 in.wsdd_SB_LUT4_I2_O
.sym 30706 in.shift_reg[19]
.sym 30711 in.shift_reg[28]
.sym 30714 in.shift_reg[26]
.sym 30719 in.shift_reg[31]
.sym 30721 in.shift_reg[25]
.sym 30727 in.shift_reg[21]
.sym 30732 in.shift_reg[19]
.sym 30743 in.shift_reg[28]
.sym 30748 in.shift_reg[13]
.sym 30755 in.shift_reg[21]
.sym 30760 in.shift_reg[26]
.sym 30766 in.shift_reg[31]
.sym 30774 in.shift_reg[25]
.sym 30775 in.wsdd_SB_LUT4_I2_O
.sym 30776 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 30777 smu_rst_$glb_sr
.sym 30778 buffer.left_mem[1][5]
.sym 30779 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30782 buffer.left_mem[1][4]
.sym 30783 buffer.left_mem[1][3]
.sym 30784 buffer.left_mem[1][10]
.sym 30785 buffer.left_mem[1][18]
.sym 30786 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30789 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30790 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30791 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30794 in.shift_reg[19]
.sym 30796 fifo_in_data_right[3]
.sym 30797 in.shift_reg_SB_DFFR_Q_11_D_SB_LUT4_O_I0
.sym 30798 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30799 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30800 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30801 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30802 fifo_in_data_left[18]
.sym 30803 fifo_in_data_right[3]
.sym 30804 fifo_in_data_left[5]
.sym 30805 in.shift_reg[31]
.sym 30806 buffer.left_mem[2][13]
.sym 30807 fifo_in_data_left[10]
.sym 30808 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30809 fifo_in_data_right[5]
.sym 30810 fifo_in_data_left[10]
.sym 30811 fifo_in_data_right[0]
.sym 30813 fifo_in_data_right[6]
.sym 30820 fifo_in_data_left[4]
.sym 30830 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 30838 fifo_in_data_left[6]
.sym 30840 fifo_in_data_left[7]
.sym 30846 fifo_in_data_right[13]
.sym 30867 fifo_in_data_left[7]
.sym 30879 fifo_in_data_left[6]
.sym 30889 fifo_in_data_left[4]
.sym 30895 fifo_in_data_right[13]
.sym 30898 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 30899 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 30901 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30902 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30903 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 30904 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30905 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30906 buffer.right_mem[2][13]
.sym 30907 buffer.left_mem[2][3]
.sym 30908 buffer.left_mem[2][4]
.sym 30911 smu.state_bclk
.sym 30914 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 30915 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 30916 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 30917 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30919 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30924 buffer.left_mem[10][4]
.sym 30926 fifo_out_data_left[16]
.sym 30927 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30928 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30931 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30932 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30933 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30934 fifo_in_data_right[16]
.sym 30935 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 30936 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30942 fifo_in_data_left[7]
.sym 30944 buffer.left_mem[3][7]
.sym 30946 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30947 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30948 buffer.left_mem[9][7]
.sym 30949 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30950 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30953 buffer.left_mem[0][7]
.sym 30955 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30956 buffer.left_mem[8][7]
.sym 30957 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30958 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30959 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30962 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30963 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30964 fifo_in_data_left[5]
.sym 30965 buffer.left_mem[10][7]
.sym 30966 buffer.left_mem[2][13]
.sym 30967 buffer.left_mem[4][7]
.sym 30969 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30970 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30972 fifo_in_data_left[10]
.sym 30973 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30976 fifo_in_data_left[10]
.sym 30982 fifo_in_data_left[5]
.sym 30987 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30988 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30989 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30990 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30994 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30995 buffer.left_mem[2][13]
.sym 30996 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30999 buffer.left_mem[0][7]
.sym 31000 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31001 buffer.left_mem[3][7]
.sym 31002 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31005 buffer.left_mem[8][7]
.sym 31006 buffer.left_mem[4][7]
.sym 31007 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31008 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31013 fifo_in_data_left[7]
.sym 31017 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31018 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31019 buffer.left_mem[10][7]
.sym 31020 buffer.left_mem[9][7]
.sym 31021 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31022 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31024 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 31025 buffer.right_mem[4][13]
.sym 31026 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 31027 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 31028 buffer.left_mem[4][10]
.sym 31029 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 31030 buffer.left_mem[4][5]
.sym 31031 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 31036 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 31037 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31038 fifo_in_data_right[0]
.sym 31039 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31040 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31041 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31042 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31043 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31044 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31046 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31048 fifo_in_data_left[3]
.sym 31049 fifo_in_data_right[4]
.sym 31050 fifo_in_data_right[0]
.sym 31051 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31052 fifo_in_data_left[18]
.sym 31053 fifo_in_data_right[3]
.sym 31054 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 31055 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31056 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31057 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31058 fifo_out_data_left[14]
.sym 31065 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 31066 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 31067 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 31068 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31069 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 31070 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 31072 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31073 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 31075 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 31076 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 31078 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 31080 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 31081 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 31082 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 31083 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 31084 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 31085 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 31086 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 31087 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 31088 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 31089 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 31090 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 31091 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 31092 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 31093 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 31094 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 31095 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 31096 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 31098 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 31099 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 31100 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 31101 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 31104 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 31105 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 31106 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 31107 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 31110 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 31112 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 31116 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 31117 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 31118 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 31119 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 31122 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 31123 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 31124 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 31125 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 31128 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 31129 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 31130 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 31131 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 31135 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31137 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31140 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 31141 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 31142 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 31143 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 31144 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 31145 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31146 smu_rst_$glb_sr
.sym 31147 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3
.sym 31148 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31149 buffer.right_mem[4][14]
.sym 31150 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3
.sym 31151 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31152 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31153 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31154 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31160 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 31161 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 31162 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31163 buffer.left_mem[3][15]
.sym 31164 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31165 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 31166 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31168 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31171 buffer.left_mem[6][7]
.sym 31172 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31173 fifo_in_data_right[13]
.sym 31174 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31176 fifo_out_data_left[3]
.sym 31177 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31178 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31179 fifo_in_data_right[14]
.sym 31180 fifo_out_data_right[9]
.sym 31181 buffer.left_mem[15][12]
.sym 31182 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 31191 buffer.right_mem[3][13]
.sym 31193 fifo_out_data_right[7]
.sym 31194 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31196 fifo_out_data_right[10]
.sym 31197 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31198 buffer.left_mem[15][14]
.sym 31201 fifo_out_data_right[6]
.sym 31203 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31204 fifo_out_data_right[9]
.sym 31206 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31207 fifo_in_data_left[14]
.sym 31208 fifo_in_data_left[3]
.sym 31209 buffer.right_mem[13][13]
.sym 31212 fifo_in_data_left[18]
.sym 31213 fifo_in_data_left[12]
.sym 31215 buffer.left_mem[15][18]
.sym 31216 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31218 buffer.left_mem[5][18]
.sym 31221 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31224 buffer.left_mem[15][14]
.sym 31230 fifo_in_data_left[12]
.sym 31236 fifo_in_data_left[14]
.sym 31239 fifo_in_data_left[18]
.sym 31245 fifo_out_data_right[9]
.sym 31246 fifo_out_data_right[10]
.sym 31247 fifo_out_data_right[6]
.sym 31248 fifo_out_data_right[7]
.sym 31251 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31252 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31253 buffer.left_mem[5][18]
.sym 31254 buffer.left_mem[15][18]
.sym 31257 fifo_in_data_left[3]
.sym 31263 buffer.right_mem[13][13]
.sym 31264 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31265 buffer.right_mem[3][13]
.sym 31266 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31267 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31268 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31270 out.shift_data[10]
.sym 31271 out.shift_data[13]
.sym 31272 out.shift_data[11]
.sym 31273 out.shift_data[9]
.sym 31274 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31275 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3
.sym 31276 out.shift_data[14]
.sym 31277 out.shift_data[21]
.sym 31282 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31284 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 31285 fifo_out_data_left[5]
.sym 31286 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 31287 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 31288 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 31289 fifo_out_data_right[6]
.sym 31290 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31293 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 31294 fifo_in_data_right[6]
.sym 31295 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31297 buffer.left_mem[2][13]
.sym 31299 fifo_in_data_right[0]
.sym 31300 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31301 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I0
.sym 31304 fifo_in_data_left[5]
.sym 31311 buffer.left_mem[3][10]
.sym 31316 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31317 fifo_in_data_right[14]
.sym 31318 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31320 fifo_out_data_left[7]
.sym 31321 fifo_out_data_right[7]
.sym 31327 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31329 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31330 fifo_in_data_left[7]
.sym 31331 buffer.left_mem[6][7]
.sym 31332 out.lr
.sym 31335 fifo_in_data_left[21]
.sym 31337 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31338 buffer.left_mem[9][10]
.sym 31339 buffer.left_mem[13][7]
.sym 31344 buffer.left_mem[9][10]
.sym 31345 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31346 buffer.left_mem[3][10]
.sym 31347 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31350 fifo_in_data_left[7]
.sym 31359 fifo_in_data_left[21]
.sym 31365 fifo_in_data_right[14]
.sym 31374 out.lr
.sym 31376 fifo_out_data_right[7]
.sym 31377 fifo_out_data_left[7]
.sym 31386 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31387 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31388 buffer.left_mem[13][7]
.sym 31389 buffer.left_mem[6][7]
.sym 31390 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31391 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31393 buffer.right_mem[14][4]
.sym 31394 buffer.left_mem[14][5]
.sym 31395 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3
.sym 31396 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3
.sym 31397 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31398 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31399 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3
.sym 31400 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3
.sym 31405 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 31406 fifo_out_data_left[7]
.sym 31407 fifo_in_data_left[2]
.sym 31409 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 31410 out.shift_data[21]
.sym 31411 fifo_out_data_left[10]
.sym 31412 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 31414 fifo_out_data_right[22]
.sym 31415 fifo_in_data_left[22]
.sym 31416 fifo_out_data_left[17]
.sym 31418 out.lr
.sym 31419 fifo_out_data_left[16]
.sym 31420 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31422 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31423 out.lr
.sym 31424 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31425 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31426 fifo_in_data_right[16]
.sym 31427 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 31428 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 31436 fifo_in_data_left[13]
.sym 31440 buffer.right_mem[0][6]
.sym 31441 out.lr
.sym 31442 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31444 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31448 fifo_in_data_right[7]
.sym 31451 fifo_in_data_right[14]
.sym 31454 fifo_out_data_left[9]
.sym 31459 fifo_out_data_right[9]
.sym 31461 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 31465 buffer.right_mem[9][6]
.sym 31473 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31474 buffer.right_mem[9][6]
.sym 31475 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31476 buffer.right_mem[0][6]
.sym 31485 out.lr
.sym 31486 fifo_out_data_left[9]
.sym 31488 fifo_out_data_right[9]
.sym 31499 fifo_in_data_right[14]
.sym 31506 fifo_in_data_right[7]
.sym 31512 fifo_in_data_left[13]
.sym 31513 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 31514 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31516 buffer.right_mem[9][15]
.sym 31517 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31518 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31520 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 31521 buffer.right_mem[9][14]
.sym 31522 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 31523 buffer.left_mem[9][9]
.sym 31528 buffer.left_mem[12][7]
.sym 31529 fifo_out_data_right[6]
.sym 31530 out.shift_data[17]
.sym 31531 fifo_in_data_right[19]
.sym 31533 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3
.sym 31536 out.shift_data[18]
.sym 31537 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31540 fifo_in_data_left[2]
.sym 31541 fifo_in_data_right[4]
.sym 31542 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31543 fifo_out_data_left[14]
.sym 31544 buffer.right_mem[15][15]
.sym 31545 fifo_in_data_right[3]
.sym 31546 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 31547 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31549 buffer.right_mem[12][14]
.sym 31550 fifo_in_data_right[0]
.sym 31551 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31557 fifo_in_data_right[4]
.sym 31558 fifo_in_data_right[3]
.sym 31560 fifo_in_data_right[1]
.sym 31562 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31563 buffer.right_mem[2][7]
.sym 31567 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31568 buffer.right_mem[0][7]
.sym 31569 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31570 fifo_in_data_right[7]
.sym 31574 fifo_in_data_right[6]
.sym 31585 fifo_in_data_right[14]
.sym 31586 buffer.right_mem[0][1]
.sym 31588 buffer.right_mem[2][1]
.sym 31592 fifo_in_data_right[4]
.sym 31596 fifo_in_data_right[3]
.sym 31603 fifo_in_data_right[14]
.sym 31611 fifo_in_data_right[7]
.sym 31614 buffer.right_mem[0][7]
.sym 31615 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31616 buffer.right_mem[2][7]
.sym 31617 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31620 fifo_in_data_right[1]
.sym 31627 fifo_in_data_right[6]
.sym 31632 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31633 buffer.right_mem[0][1]
.sym 31634 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31635 buffer.right_mem[2][1]
.sym 31636 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 31637 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31639 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31640 buffer.right_mem[4][4]
.sym 31641 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 31642 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 31644 buffer.left_mem[4][21]
.sym 31646 buffer.right_mem[4][15]
.sym 31651 fifo_in_data_right[0]
.sym 31655 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31656 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31661 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 31662 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 31663 in.shift_reg[30]
.sym 31664 fifo_out_data_left[3]
.sym 31665 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31666 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31667 fifo_out_data_right[15]
.sym 31669 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 31671 fifo_in_data_right[14]
.sym 31673 buffer.left_mem[9][9]
.sym 31674 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31681 fifo_in_data_right[14]
.sym 31686 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31689 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31690 buffer.right_mem[7][14]
.sym 31691 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31692 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31695 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31698 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31701 fifo_in_data_right[4]
.sym 31708 buffer.right_mem[6][7]
.sym 31710 buffer.right_mem[5][14]
.sym 31726 fifo_in_data_right[14]
.sym 31740 fifo_in_data_right[4]
.sym 31749 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31750 buffer.right_mem[7][14]
.sym 31751 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31752 buffer.right_mem[5][14]
.sym 31755 buffer.right_mem[6][7]
.sym 31756 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31757 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31758 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31759 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31760 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31762 buffer.right_mem[12][3]
.sym 31764 buffer.right_mem[12][0]
.sym 31765 buffer.left_mem[12][1]
.sym 31766 buffer.right_mem[12][14]
.sym 31767 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31768 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31769 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31774 fifo_in_data_right[22]
.sym 31776 fifo_in_data_right[23]
.sym 31777 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31782 fifo_in_data_right[1]
.sym 31784 fifo_in_data_right[11]
.sym 31786 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31787 fifo_in_data_right[0]
.sym 31788 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 31789 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 31790 out.lr
.sym 31792 fifo_in_data_right[0]
.sym 31794 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31795 fifo_out_data_left[2]
.sym 31796 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31805 buffer.right_mem[0][3]
.sym 31807 fifo_in_data_left[2]
.sym 31809 fifo_in_data_left[1]
.sym 31813 fifo_in_data_right[0]
.sym 31817 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31818 fifo_in_data_right[1]
.sym 31825 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31827 buffer.right_mem[12][3]
.sym 31834 fifo_in_data_right[23]
.sym 31836 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31837 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31838 buffer.right_mem[0][3]
.sym 31839 buffer.right_mem[12][3]
.sym 31845 fifo_in_data_right[1]
.sym 31851 fifo_in_data_right[0]
.sym 31857 fifo_in_data_left[1]
.sym 31874 fifo_in_data_right[23]
.sym 31881 fifo_in_data_left[2]
.sym 31882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 31883 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 31885 out.shift_data[7]
.sym 31886 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3
.sym 31887 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31888 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3
.sym 31889 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3
.sym 31890 out.shift_data[5]
.sym 31891 out.shift_data[6]
.sym 31892 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 31898 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 31906 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 31909 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 31910 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31911 fifo_in_data_right[1]
.sym 31912 buffer.left_mem[11][1]
.sym 31913 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31916 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31917 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31918 fifo_in_data_right[16]
.sym 31928 buffer.right_mem[13][1]
.sym 31929 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 31930 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 31932 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 31933 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31934 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 31935 buffer.right_mem[11][1]
.sym 31936 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31937 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31938 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 31944 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 31947 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31948 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 31949 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 31953 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 31957 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 31971 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 31972 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 31973 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 31974 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 31977 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 31978 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 31979 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 31980 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 31983 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31984 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31985 buffer.right_mem[11][1]
.sym 31986 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31990 buffer.right_mem[13][1]
.sym 31991 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32002 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 32004 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 32005 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 32006 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 32007 smu_rst_$glb_sr
.sym 32009 buffer.right_mem[8][1]
.sym 32010 buffer.right_mem[8][0]
.sym 32011 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 32012 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32013 buffer.right_mem[8][11]
.sym 32014 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32015 buffer.right_mem[8][15]
.sym 32021 fifo_in_data_right[0]
.sym 32022 buffer.right_mem[13][1]
.sym 32023 out.bmc_phase_SB_LUT4_I2_O
.sym 32025 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 32026 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32027 out.shift_data[7]
.sym 32029 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32035 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32037 fifo_in_data_left[2]
.sym 32039 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32042 fifo_in_data_right[0]
.sym 32049 fifo_in_data_right[0]
.sym 32050 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32051 buffer.left_mem[6][1]
.sym 32052 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32053 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32055 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32056 buffer.right_mem[3][3]
.sym 32060 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32061 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32062 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 32065 buffer.right_mem[10][1]
.sym 32066 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32069 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32071 fifo_in_data_right[1]
.sym 32072 buffer.left_mem[11][1]
.sym 32073 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32074 buffer.right_mem[4][1]
.sym 32075 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32076 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32077 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32078 buffer.right_mem[4][0]
.sym 32080 buffer.right_mem[15][0]
.sym 32082 buffer.right_mem[15][0]
.sym 32083 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32084 buffer.right_mem[4][0]
.sym 32085 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32091 fifo_in_data_right[1]
.sym 32094 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32095 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32096 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32097 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32100 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32101 buffer.right_mem[10][1]
.sym 32102 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32103 buffer.right_mem[4][1]
.sym 32106 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32107 buffer.left_mem[11][1]
.sym 32108 buffer.left_mem[6][1]
.sym 32109 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32113 fifo_in_data_right[0]
.sym 32118 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32119 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32120 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 32121 buffer.right_mem[3][3]
.sym 32128 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32129 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 32131 buffer.left_mem[9][1]
.sym 32133 buffer.left_mem[9][2]
.sym 32134 buffer.right_mem[9][11]
.sym 32135 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32136 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32138 buffer.right_mem[9][0]
.sym 32148 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32149 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 32150 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 32154 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 32155 buffer.right_mem[15][11]
.sym 32160 in.shift_reg[30]
.sym 32166 buffer.right_mem[7][0]
.sym 32176 fifo_in_data_right[12]
.sym 32183 buffer.right_mem[6][3]
.sym 32199 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32217 fifo_in_data_right[12]
.sym 32236 buffer.right_mem[6][3]
.sym 32238 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32251 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 32252 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 32258 buffer.right_mem[5][0]
.sym 32266 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 32268 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32270 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32271 buffer.right_mem[6][3]
.sym 32279 buffer.right_mem[0][12]
.sym 32280 fifo_in_data_right[0]
.sym 32285 buffer.right_mem[12][11]
.sym 32303 fifo_in_data_right[1]
.sym 32355 fifo_in_data_right[1]
.sym 32374 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 32375 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 32382 buffer.right_mem[7][0]
.sym 32387 smu.state_bclk
.sym 32397 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 32429 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32436 fifo_in_data_right[11]
.sym 32440 fifo_in_data_right[0]
.sym 32453 fifo_in_data_right[11]
.sym 32460 fifo_in_data_right[0]
.sym 32497 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32498 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 32503 buffer.right_mem[12][11]
.sym 32514 fifo_in_data_left[1]
.sym 32644 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 33496 $PACKER_VCC_NET
.sym 33716 in.shift_reg[9]
.sym 33751 $PACKER_VCC_NET
.sym 33754 pin_i2s_data$SB_IO_IN
.sym 33760 in.shift_reg[11]
.sym 33767 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 33777 in.shift_reg[11]
.sym 33806 in.shift_reg[11]
.sym 33807 in.counter[0]
.sym 33808 in.wsdd_SB_LUT4_I2_1_O
.sym 33809 pin_i2s_data$SB_IO_IN
.sym 33812 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 33813 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33816 in.counter[1]
.sym 33818 in.shift_reg_SB_DFFR_Q_3_D_SB_LUT4_O_I0
.sym 33828 in.shift_reg[11]
.sym 33829 pin_i2s_data$SB_IO_IN
.sym 33830 in.wsdd_SB_LUT4_I2_1_O
.sym 33831 in.shift_reg_SB_DFFR_Q_3_D_SB_LUT4_O_I0
.sym 33846 in.counter[1]
.sym 33847 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33848 in.counter[0]
.sym 33849 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 33852 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 33853 in.counter[0]
.sym 33854 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33855 in.counter[1]
.sym 33869 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 33870 smu_rst_$glb_sr
.sym 33871 buffer.left_mem[12][16]
.sym 33872 buffer.left_mem[12][3]
.sym 33876 buffer.left_mem[12][14]
.sym 33899 in.shift_reg[9]
.sym 33902 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 33903 in.shift_reg[8]
.sym 33904 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33906 fifo_in_data_left[15]
.sym 33912 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33917 in.shift_reg_SB_DFFR_Q_7_D_SB_LUT4_O_I0
.sym 33918 in.shift_reg_SB_DFFR_Q_4_D_SB_LUT4_O_I0
.sym 33919 in.shift_reg[10]
.sym 33920 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33921 in.shift_reg[15]
.sym 33924 in.shift_reg[12]
.sym 33927 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 33928 in.shift_reg[8]
.sym 33930 in.wsdd_SB_LUT4_I2_1_O
.sym 33931 pin_i2s_data$SB_IO_IN
.sym 33933 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 33935 in.counter[0]
.sym 33938 in.shift_reg_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 33939 in.shift_reg_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 33940 in.counter[1]
.sym 33943 in.counter[0]
.sym 33945 in.shift_reg[8]
.sym 33946 pin_i2s_data$SB_IO_IN
.sym 33947 in.wsdd_SB_LUT4_I2_1_O
.sym 33948 in.shift_reg_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 33951 in.shift_reg_SB_DFFR_Q_7_D_SB_LUT4_O_I0
.sym 33952 in.shift_reg[15]
.sym 33953 pin_i2s_data$SB_IO_IN
.sym 33954 in.wsdd_SB_LUT4_I2_1_O
.sym 33957 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 33958 in.counter[0]
.sym 33959 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33960 in.counter[1]
.sym 33963 in.counter[1]
.sym 33964 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 33965 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33966 in.counter[0]
.sym 33969 in.wsdd_SB_LUT4_I2_1_O
.sym 33970 in.shift_reg[12]
.sym 33971 in.shift_reg_SB_DFFR_Q_4_D_SB_LUT4_O_I0
.sym 33972 pin_i2s_data$SB_IO_IN
.sym 33975 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 33976 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33977 in.counter[1]
.sym 33978 in.counter[0]
.sym 33981 in.counter[0]
.sym 33982 in.counter[1]
.sym 33983 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 33984 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 33987 in.shift_reg[10]
.sym 33988 in.shift_reg_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 33989 pin_i2s_data$SB_IO_IN
.sym 33990 in.wsdd_SB_LUT4_I2_1_O
.sym 33992 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 33993 smu_rst_$glb_sr
.sym 33995 buffer.left_mem[3][14]
.sym 33996 buffer.left_mem[3][16]
.sym 34006 fifo_in_data_left[16]
.sym 34010 in.shift_reg[15]
.sym 34016 in.shift_reg[12]
.sym 34019 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34023 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34024 buffer.left_mem[12][14]
.sym 34027 fifo_in_data_left[4]
.sym 34029 in.shift_reg[10]
.sym 34038 fifo_in_data_left[4]
.sym 34066 fifo_in_data_left[15]
.sym 34083 fifo_in_data_left[4]
.sym 34094 fifo_in_data_left[15]
.sym 34114 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 34115 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34117 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34118 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 34119 buffer.left_mem[0][4]
.sym 34120 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34121 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34122 buffer.left_mem[0][0]
.sym 34123 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34124 buffer.left_mem[0][3]
.sym 34134 fifo_in_data_right[20]
.sym 34139 fifo_in_data_left[14]
.sym 34141 buffer.left_mem[6][18]
.sym 34142 fifo_in_data_right[4]
.sym 34143 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34146 fifo_in_data_left[3]
.sym 34147 fifo_in_data_left[12]
.sym 34148 fifo_in_data_right[8]
.sym 34149 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 34150 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34151 pin_i2s_data$SB_IO_IN
.sym 34152 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 34163 fifo_in_data_left[14]
.sym 34169 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34171 fifo_in_data_left[3]
.sym 34174 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34176 buffer.left_mem[10][3]
.sym 34177 buffer.left_mem[4][3]
.sym 34179 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34182 fifo_in_data_left[18]
.sym 34192 fifo_in_data_left[18]
.sym 34210 fifo_in_data_left[3]
.sym 34227 buffer.left_mem[10][3]
.sym 34228 buffer.left_mem[4][3]
.sym 34229 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34230 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34235 fifo_in_data_left[14]
.sym 34237 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34238 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34240 fifo_in_data_left[0]
.sym 34241 fifo_in_data_left[12]
.sym 34242 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 34243 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34244 fifo_in_data_left[4]
.sym 34245 fifo_in_data_left[21]
.sym 34246 fifo_in_data_left[8]
.sym 34250 fifo_in_data_right[21]
.sym 34255 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34257 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34259 fifo_in_data_left[3]
.sym 34260 buffer.left_mem[6][14]
.sym 34264 fifo_in_data_right[16]
.sym 34267 in.shift_reg[16]
.sym 34268 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34270 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34272 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34274 fifo_in_data_right[8]
.sym 34275 fifo_in_data_right[14]
.sym 34281 buffer.left_mem[4][18]
.sym 34286 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34288 in.shift_reg[15]
.sym 34294 in.shift_reg[23]
.sym 34299 in.shift_reg[10]
.sym 34302 in.shift_reg[27]
.sym 34308 in.wsdd_SB_LUT4_I2_O
.sym 34314 buffer.left_mem[4][18]
.sym 34317 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34321 in.shift_reg[23]
.sym 34335 in.shift_reg[10]
.sym 34339 in.shift_reg[15]
.sym 34351 in.shift_reg[27]
.sym 34360 in.wsdd_SB_LUT4_I2_O
.sym 34361 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 34362 smu_rst_$glb_sr
.sym 34363 buffer.left_mem[2][0]
.sym 34364 buffer.left_mem[2][16]
.sym 34365 buffer.left_mem[2][14]
.sym 34372 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34373 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34375 fifo_in_data_left[14]
.sym 34376 fifo_in_data_left[8]
.sym 34379 fifo_in_data_right[8]
.sym 34380 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34381 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34382 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34383 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34384 fifo_in_data_left[12]
.sym 34385 fifo_in_data_left[3]
.sym 34386 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34387 in.shift_reg[9]
.sym 34388 fifo_in_data_left[15]
.sym 34389 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 34390 fifo_in_data_right[21]
.sym 34391 fifo_in_data_left[4]
.sym 34392 in.counter[2]
.sym 34393 fifo_in_data_left[21]
.sym 34394 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34395 in.shift_reg[8]
.sym 34396 fifo_in_data_right[4]
.sym 34397 in.counter[3]
.sym 34398 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 34404 fifo_in_data_left[15]
.sym 34405 buffer.left_mem[5][4]
.sym 34406 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 34407 fifo_in_data_left[18]
.sym 34410 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34412 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34413 buffer.left_mem[11][4]
.sym 34414 fifo_in_data_left[5]
.sym 34416 fifo_in_data_left[4]
.sym 34417 buffer.left_mem[11][15]
.sym 34424 fifo_in_data_left[7]
.sym 34429 buffer.left_mem[6][15]
.sym 34432 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34438 fifo_in_data_left[18]
.sym 34444 fifo_in_data_left[15]
.sym 34449 buffer.left_mem[11][4]
.sym 34450 buffer.left_mem[5][4]
.sym 34451 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34452 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34455 fifo_in_data_left[4]
.sym 34461 fifo_in_data_left[7]
.sym 34467 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34468 buffer.left_mem[11][15]
.sym 34469 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34470 buffer.left_mem[6][15]
.sym 34481 fifo_in_data_left[5]
.sym 34483 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 34484 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34490 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34493 buffer.left_mem[7][14]
.sym 34498 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34499 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34500 fifo_in_data_left[5]
.sym 34501 fifo_in_data_left[18]
.sym 34502 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34503 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34504 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34507 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 34510 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34511 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34512 in.wsdd_SB_LUT4_I3_O
.sym 34515 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34516 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34517 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34518 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34519 fifo_in_data_left[4]
.sym 34520 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34521 fifo_in_data_left[21]
.sym 34527 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34529 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34534 buffer.left_mem[1][18]
.sym 34535 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34536 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34542 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34544 fifo_in_data_left[10]
.sym 34547 fifo_in_data_left[18]
.sym 34549 fifo_in_data_left[5]
.sym 34550 buffer.left_mem[7][18]
.sym 34552 in.counter[2]
.sym 34555 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 34557 in.counter[3]
.sym 34561 in.counter[3]
.sym 34562 in.counter[2]
.sym 34563 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 34566 buffer.left_mem[7][18]
.sym 34569 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34580 fifo_in_data_left[10]
.sym 34593 fifo_in_data_left[5]
.sym 34596 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34597 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34598 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34599 buffer.left_mem[1][18]
.sym 34605 fifo_in_data_left[18]
.sym 34606 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34607 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34610 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 34612 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 34613 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34615 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34616 buffer.left_mem[8][3]
.sym 34617 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34620 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34621 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34622 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34623 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 34624 fifo_in_data_left[14]
.sym 34625 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 34626 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34627 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34631 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34632 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34633 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 34634 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 34635 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34636 buffer.left_mem[7][10]
.sym 34637 fifo_in_data_left[9]
.sym 34638 fifo_in_data_left[3]
.sym 34639 pin_i2s_data$SB_IO_IN
.sym 34640 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34641 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34642 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34643 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 34644 fifo_in_data_left[12]
.sym 34651 fifo_in_data_left[3]
.sym 34654 buffer.left_mem[1][4]
.sym 34656 buffer.left_mem[3][4]
.sym 34661 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 34663 fifo_in_data_left[4]
.sym 34664 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34667 fifo_in_data_left[18]
.sym 34671 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34675 fifo_in_data_left[10]
.sym 34677 fifo_in_data_left[5]
.sym 34683 fifo_in_data_left[5]
.sym 34689 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34690 buffer.left_mem[1][4]
.sym 34691 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34692 buffer.left_mem[3][4]
.sym 34709 fifo_in_data_left[4]
.sym 34715 fifo_in_data_left[3]
.sym 34719 fifo_in_data_left[10]
.sym 34727 fifo_in_data_left[18]
.sym 34729 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 34730 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34732 buffer.left_mem[8][18]
.sym 34733 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34735 buffer.left_mem[8][7]
.sym 34736 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 34737 buffer.left_mem[8][4]
.sym 34739 buffer.left_mem[8][5]
.sym 34744 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34746 buffer.left_mem[1][3]
.sym 34747 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 34748 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34749 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34750 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34751 buffer.left_mem[2][15]
.sym 34752 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34753 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34754 buffer.left_mem[8][8]
.sym 34755 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34756 fifo_in_data_right[14]
.sym 34757 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34758 buffer.left_mem[6][3]
.sym 34759 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 34760 in.shift_reg[16]
.sym 34761 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34762 fifo_in_data_right[8]
.sym 34764 fifo_in_data_right[16]
.sym 34765 buffer.left_mem[1][10]
.sym 34766 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34767 buffer.left_mem[15][5]
.sym 34773 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34774 buffer.left_mem[15][5]
.sym 34776 buffer.left_mem[6][5]
.sym 34777 fifo_in_data_left[3]
.sym 34781 buffer.left_mem[1][5]
.sym 34782 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34783 buffer.left_mem[7][5]
.sym 34784 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34785 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34786 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34787 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34788 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34789 fifo_in_data_left[4]
.sym 34790 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34791 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 34793 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34795 buffer.left_mem[14][5]
.sym 34796 buffer.left_mem[9][5]
.sym 34798 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34799 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34800 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34802 fifo_in_data_right[13]
.sym 34804 buffer.left_mem[8][5]
.sym 34806 buffer.left_mem[8][5]
.sym 34807 buffer.left_mem[9][5]
.sym 34808 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34809 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34813 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34814 buffer.left_mem[1][5]
.sym 34815 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34818 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34819 buffer.left_mem[6][5]
.sym 34820 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34821 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34824 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34825 buffer.left_mem[14][5]
.sym 34826 buffer.left_mem[15][5]
.sym 34827 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34830 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34831 buffer.left_mem[7][5]
.sym 34832 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34833 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34839 fifo_in_data_right[13]
.sym 34842 fifo_in_data_left[3]
.sym 34849 fifo_in_data_left[4]
.sym 34852 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 34853 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34855 buffer.left_mem[3][3]
.sym 34856 buffer.left_mem[3][5]
.sym 34857 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 34858 buffer.left_mem[3][18]
.sym 34859 buffer.left_mem[3][11]
.sym 34860 buffer.left_mem[3][15]
.sym 34861 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 34862 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34870 buffer.left_mem[15][12]
.sym 34871 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34872 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34873 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 34874 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34875 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34876 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34877 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34879 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34880 in.shift_reg[8]
.sym 34882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 34883 fifo_in_data_right[21]
.sym 34884 fifo_in_data_left[15]
.sym 34885 fifo_in_data_left[21]
.sym 34887 in.shift_reg[9]
.sym 34888 fifo_in_data_left[5]
.sym 34890 fifo_in_data_left[21]
.sym 34896 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34897 buffer.right_mem[4][13]
.sym 34898 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34899 fifo_in_data_left[5]
.sym 34901 buffer.right_mem[2][13]
.sym 34902 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34904 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34905 fifo_in_data_left[10]
.sym 34906 buffer.left_mem[7][10]
.sym 34907 buffer.left_mem[14][3]
.sym 34908 buffer.left_mem[4][10]
.sym 34909 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34910 buffer.left_mem[2][3]
.sym 34911 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34912 buffer.left_mem[3][3]
.sym 34913 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34917 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34918 fifo_in_data_right[13]
.sym 34923 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34924 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34925 buffer.left_mem[1][10]
.sym 34926 buffer.left_mem[15][3]
.sym 34927 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34929 buffer.left_mem[3][3]
.sym 34930 buffer.left_mem[2][3]
.sym 34931 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34932 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34936 fifo_in_data_right[13]
.sym 34941 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34942 buffer.right_mem[4][13]
.sym 34943 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34944 buffer.right_mem[2][13]
.sym 34947 buffer.left_mem[15][3]
.sym 34948 buffer.left_mem[14][3]
.sym 34949 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34950 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34955 fifo_in_data_left[10]
.sym 34959 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34960 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34961 buffer.left_mem[4][10]
.sym 34962 buffer.left_mem[1][10]
.sym 34966 fifo_in_data_left[5]
.sym 34971 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34972 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34973 buffer.left_mem[7][10]
.sym 34974 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34975 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34976 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 34978 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3
.sym 34979 buffer.left_mem[0][5]
.sym 34982 buffer.right_mem[0][21]
.sym 34983 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 34991 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 34992 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 34993 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I0
.sym 34994 in.shift_reg[31]
.sym 34995 buffer.left_mem[14][3]
.sym 34996 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34997 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34998 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34999 fifo_in_data_left[18]
.sym 35000 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35001 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 35002 fifo_in_data_left[21]
.sym 35003 out.shift_data[14]
.sym 35004 buffer.left_mem[14][5]
.sym 35005 fifo_out_data_left[6]
.sym 35006 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35007 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35008 fifo_out_data_left[9]
.sym 35009 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35010 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3
.sym 35011 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35012 in.wsdd_SB_LUT4_I3_O
.sym 35020 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35021 fifo_out_data_left[10]
.sym 35023 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35024 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35025 fifo_out_data_left[5]
.sym 35027 out.lr
.sym 35028 fifo_out_data_left[15]
.sym 35030 out.shift_data[9]
.sym 35031 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35033 out.shift_data[14]
.sym 35034 out.lr
.sym 35036 fifo_out_data_left[14]
.sym 35037 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 35038 fifo_out_data_left[13]
.sym 35043 fifo_out_data_right[10]
.sym 35044 fifo_in_data_right[14]
.sym 35045 fifo_out_data_right[5]
.sym 35048 fifo_out_data_right[14]
.sym 35050 fifo_out_data_right[13]
.sym 35053 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35054 out.shift_data[9]
.sym 35055 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35058 fifo_out_data_left[14]
.sym 35059 fifo_out_data_left[15]
.sym 35060 fifo_out_data_left[13]
.sym 35064 fifo_in_data_right[14]
.sym 35070 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35072 out.shift_data[14]
.sym 35073 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35076 fifo_out_data_left[10]
.sym 35078 out.lr
.sym 35079 fifo_out_data_right[10]
.sym 35082 fifo_out_data_right[5]
.sym 35083 out.lr
.sym 35085 fifo_out_data_left[5]
.sym 35089 fifo_out_data_left[13]
.sym 35090 fifo_out_data_right[13]
.sym 35091 out.lr
.sym 35095 fifo_out_data_right[13]
.sym 35096 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35097 fifo_out_data_right[14]
.sym 35098 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 35099 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 35101 fifo_in_data_left[22]
.sym 35102 fifo_in_data_left[2]
.sym 35103 fifo_in_data_left[15]
.sym 35104 fifo_in_data_left[23]
.sym 35105 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35106 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35107 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35108 fifo_in_data_left[11]
.sym 35113 out.lr
.sym 35114 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35116 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 35117 fifo_out_data_left[10]
.sym 35119 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35122 out.lr
.sym 35124 fifo_out_data_left[15]
.sym 35126 buffer.right_mem[4][14]
.sym 35127 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35128 fifo_out_data_left[15]
.sym 35129 fifo_in_data_left[9]
.sym 35130 fifo_out_data_left[16]
.sym 35132 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35133 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 35134 fifo_out_data_right[14]
.sym 35136 fifo_in_data_left[2]
.sym 35142 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3
.sym 35143 out.shift_data[13]
.sym 35144 out.shift_data[12]
.sym 35145 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3
.sym 35146 fifo_out_data_left[7]
.sym 35147 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35150 out.shift_data[8]
.sym 35151 fifo_out_data_left[10]
.sym 35152 out.shift_data[11]
.sym 35153 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3
.sym 35154 out.shift_data[20]
.sym 35155 out.bmc_phase_SB_LUT4_I2_O
.sym 35156 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3
.sym 35157 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35161 out.shift_data[9]
.sym 35165 fifo_out_data_left[6]
.sym 35166 out.shift_data[10]
.sym 35168 fifo_out_data_left[9]
.sym 35170 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3
.sym 35171 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3
.sym 35176 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3
.sym 35177 out.bmc_phase_SB_LUT4_I2_O
.sym 35178 out.shift_data[9]
.sym 35182 out.bmc_phase_SB_LUT4_I2_O
.sym 35183 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3
.sym 35184 out.shift_data[12]
.sym 35187 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3
.sym 35189 out.bmc_phase_SB_LUT4_I2_O
.sym 35190 out.shift_data[10]
.sym 35193 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3
.sym 35195 out.shift_data[8]
.sym 35196 out.bmc_phase_SB_LUT4_I2_O
.sym 35199 fifo_out_data_left[10]
.sym 35200 fifo_out_data_left[6]
.sym 35201 fifo_out_data_left[7]
.sym 35202 fifo_out_data_left[9]
.sym 35205 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35206 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35207 out.shift_data[11]
.sym 35211 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3
.sym 35212 out.shift_data[13]
.sym 35213 out.bmc_phase_SB_LUT4_I2_O
.sym 35218 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3
.sym 35219 out.shift_data[20]
.sym 35220 out.bmc_phase_SB_LUT4_I2_O
.sym 35222 out.spdif_clk_$glb_clk
.sym 35223 smu_rst_$glb_sr
.sym 35224 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35225 buffer.left_mem[12][21]
.sym 35226 buffer.right_mem[12][21]
.sym 35227 buffer.right_mem[12][19]
.sym 35228 buffer.left_mem[12][7]
.sym 35229 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2
.sym 35230 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3
.sym 35231 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 35236 out.shift_data[8]
.sym 35237 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 35238 out.shift_data[12]
.sym 35239 fifo_in_data_left[23]
.sym 35240 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35241 fifo_in_data_left[11]
.sym 35242 out.shift_data[11]
.sym 35243 out.bmc_phase_SB_LUT4_I2_O
.sym 35244 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35245 fifo_in_data_left[2]
.sym 35247 fifo_in_data_left[15]
.sym 35248 fifo_in_data_right[14]
.sym 35249 fifo_in_data_right[16]
.sym 35250 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35252 $PACKER_VCC_NET
.sym 35254 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35255 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 35256 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 35257 in.shift_reg[16]
.sym 35258 fifo_in_data_left[11]
.sym 35259 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35267 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35268 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35270 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35271 fifo_in_data_left[5]
.sym 35272 out.shift_data[17]
.sym 35273 out.shift_data[10]
.sym 35274 out.shift_data[13]
.sym 35275 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35277 fifo_out_data_right[6]
.sym 35278 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35281 out.lr
.sym 35283 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35285 fifo_out_data_right[14]
.sym 35286 fifo_in_data_right[4]
.sym 35288 fifo_out_data_left[14]
.sym 35291 out.shift_data[20]
.sym 35296 fifo_out_data_left[6]
.sym 35301 fifo_in_data_right[4]
.sym 35305 fifo_in_data_left[5]
.sym 35311 out.shift_data[20]
.sym 35312 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35313 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35316 out.shift_data[10]
.sym 35317 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35318 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35322 fifo_out_data_right[14]
.sym 35323 fifo_out_data_left[14]
.sym 35324 out.lr
.sym 35329 out.lr
.sym 35330 fifo_out_data_right[6]
.sym 35331 fifo_out_data_left[6]
.sym 35334 out.shift_data[13]
.sym 35335 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35336 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35340 out.shift_data[17]
.sym 35341 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35343 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35344 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35345 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 35347 fifo_out_data_right[4]
.sym 35348 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35349 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35350 fifo_out_data_right[0]
.sym 35351 fifo_out_data_right[14]
.sym 35352 fifo_out_data_right[16]
.sym 35353 fifo_out_data_right[12]
.sym 35354 fifo_out_data_right[1]
.sym 35359 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35360 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3
.sym 35362 buffer.right_mem[12][19]
.sym 35365 fifo_out_data_left[3]
.sym 35366 fifo_out_data_right[15]
.sym 35368 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35370 fifo_in_data_right[14]
.sym 35372 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3
.sym 35373 in.shift_reg[8]
.sym 35374 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 35375 fifo_in_data_right[21]
.sym 35377 fifo_in_data_right[23]
.sym 35378 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 35379 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 35380 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 35381 fifo_in_data_right[15]
.sym 35382 fifo_in_data_left[21]
.sym 35389 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35392 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35393 buffer.right_mem[9][14]
.sym 35394 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35395 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35396 buffer.right_mem[4][14]
.sym 35397 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35398 buffer.right_mem[0][14]
.sym 35399 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35401 fifo_in_data_left[9]
.sym 35402 fifo_out_data_left[16]
.sym 35407 fifo_in_data_right[15]
.sym 35408 fifo_in_data_right[14]
.sym 35410 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35412 buffer.right_mem[12][14]
.sym 35413 out.lr
.sym 35415 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35417 fifo_out_data_right[16]
.sym 35419 buffer.right_mem[13][14]
.sym 35424 fifo_in_data_right[15]
.sym 35427 buffer.right_mem[0][14]
.sym 35428 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35429 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35430 buffer.right_mem[13][14]
.sym 35433 fifo_out_data_right[16]
.sym 35434 fifo_out_data_left[16]
.sym 35435 out.lr
.sym 35445 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35446 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35447 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35448 buffer.right_mem[4][14]
.sym 35452 fifo_in_data_right[14]
.sym 35457 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35458 buffer.right_mem[12][14]
.sym 35459 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35460 buffer.right_mem[9][14]
.sym 35466 fifo_in_data_left[9]
.sym 35467 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35468 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 35470 fifo_in_data_right[11]
.sym 35471 fifo_in_data_right[23]
.sym 35472 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 35473 fifo_in_data_right[15]
.sym 35474 fifo_in_data_right[22]
.sym 35475 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35476 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35477 fifo_in_data_right[1]
.sym 35483 fifo_out_data_right[12]
.sym 35488 buffer.right_mem[5][21]
.sym 35489 fifo_in_data_left[5]
.sym 35492 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 35493 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35495 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 35497 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35498 fifo_in_data_left[1]
.sym 35499 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35500 in.wsdd_SB_LUT4_I3_O
.sym 35501 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 35502 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 35503 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35505 buffer.right_mem[13][14]
.sym 35511 buffer.right_mem[15][15]
.sym 35515 buffer.right_mem[7][4]
.sym 35519 buffer.right_mem[9][15]
.sym 35521 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35523 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35524 fifo_in_data_right[4]
.sym 35525 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35526 buffer.right_mem[4][15]
.sym 35527 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35529 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 35530 fifo_in_data_right[15]
.sym 35532 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35536 buffer.right_mem[4][4]
.sym 35540 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35542 fifo_in_data_left[21]
.sym 35544 buffer.right_mem[15][15]
.sym 35545 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35546 buffer.right_mem[4][15]
.sym 35547 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35553 fifo_in_data_right[4]
.sym 35556 buffer.right_mem[7][4]
.sym 35557 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35558 buffer.right_mem[4][4]
.sym 35559 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35562 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35563 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35564 buffer.right_mem[9][15]
.sym 35565 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35575 fifo_in_data_left[21]
.sym 35588 fifo_in_data_right[15]
.sym 35590 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 35591 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 35593 buffer.left_mem[3][1]
.sym 35598 buffer.left_mem[3][21]
.sym 35599 buffer.right_mem[3][3]
.sym 35600 buffer.right_mem[3][15]
.sym 35608 fifo_in_data_right[15]
.sym 35610 fifo_in_data_right[1]
.sym 35612 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35614 out.lr
.sym 35616 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35618 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35619 fifo_in_data_right[15]
.sym 35623 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 35624 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 35627 fifo_in_data_right[1]
.sym 35628 fifo_in_data_left[2]
.sym 35636 buffer.right_mem[11][0]
.sym 35638 fifo_in_data_right[14]
.sym 35641 out.lr
.sym 35644 buffer.right_mem[12][0]
.sym 35646 fifo_in_data_right[3]
.sym 35647 fifo_out_data_left[3]
.sym 35651 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35652 fifo_out_data_right[15]
.sym 35653 fifo_out_data_right[3]
.sym 35657 fifo_out_data_right[2]
.sym 35658 fifo_in_data_left[1]
.sym 35661 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35663 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35665 fifo_in_data_right[0]
.sym 35668 fifo_in_data_right[3]
.sym 35681 fifo_in_data_right[0]
.sym 35685 fifo_in_data_left[1]
.sym 35693 fifo_in_data_right[14]
.sym 35697 fifo_out_data_right[3]
.sym 35699 out.lr
.sym 35700 fifo_out_data_left[3]
.sym 35703 buffer.right_mem[11][0]
.sym 35704 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35705 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35706 buffer.right_mem[12][0]
.sym 35709 fifo_out_data_right[2]
.sym 35710 fifo_out_data_right[15]
.sym 35711 fifo_out_data_right[3]
.sym 35713 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35714 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 35716 buffer.right_mem[13][0]
.sym 35717 buffer.right_mem[13][1]
.sym 35718 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 35721 buffer.right_mem[13][14]
.sym 35722 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35725 fifo_in_data_right[21]
.sym 35728 buffer.right_mem[15][15]
.sym 35730 fifo_in_data_right[3]
.sym 35732 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 35733 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35734 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35736 buffer.left_mem[12][1]
.sym 35737 out.lr
.sym 35738 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35739 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35742 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 35743 $PACKER_VCC_NET
.sym 35747 fifo_in_data_right[11]
.sym 35748 out.shift_data[4]
.sym 35749 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35750 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35751 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35757 out.shift_data[7]
.sym 35759 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35761 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3
.sym 35762 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35764 buffer.right_mem[8][15]
.sym 35765 out.lr
.sym 35766 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3
.sym 35767 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35768 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3
.sym 35769 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35770 fifo_out_data_left[2]
.sym 35771 out.bmc_phase_SB_LUT4_I2_O
.sym 35772 buffer.right_mem[3][15]
.sym 35774 out.shift_data[4]
.sym 35775 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35776 fifo_out_data_right[2]
.sym 35782 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35786 out.shift_data[5]
.sym 35787 out.shift_data[6]
.sym 35790 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3
.sym 35791 out.bmc_phase_SB_LUT4_I2_O
.sym 35793 out.shift_data[6]
.sym 35796 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35797 out.shift_data[7]
.sym 35799 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35802 fifo_out_data_left[2]
.sym 35803 fifo_out_data_right[2]
.sym 35805 out.lr
.sym 35809 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35810 out.shift_data[6]
.sym 35811 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35814 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35816 out.shift_data[5]
.sym 35817 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35820 out.bmc_phase_SB_LUT4_I2_O
.sym 35822 out.shift_data[4]
.sym 35823 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3
.sym 35826 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3
.sym 35828 out.shift_data[5]
.sym 35829 out.bmc_phase_SB_LUT4_I2_O
.sym 35832 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35833 buffer.right_mem[3][15]
.sym 35834 buffer.right_mem[8][15]
.sym 35835 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35837 out.spdif_clk_$glb_clk
.sym 35838 smu_rst_$glb_sr
.sym 35839 buffer.right_mem[14][15]
.sym 35840 buffer.right_mem[14][0]
.sym 35841 buffer.left_mem[14][2]
.sym 35842 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 35843 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35844 buffer.right_mem[14][1]
.sym 35845 buffer.left_mem[14][1]
.sym 35846 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 35855 buffer.right_mem[11][15]
.sym 35857 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35862 fifo_in_data_right[14]
.sym 35872 buffer.right_mem[1][0]
.sym 35880 buffer.left_mem[9][1]
.sym 35881 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 35887 fifo_in_data_right[0]
.sym 35888 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35890 buffer.right_mem[8][0]
.sym 35891 fifo_in_data_right[15]
.sym 35893 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35894 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35895 buffer.right_mem[9][0]
.sym 35899 fifo_in_data_right[1]
.sym 35902 buffer.left_mem[14][1]
.sym 35907 fifo_in_data_right[11]
.sym 35909 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35910 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35911 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35921 fifo_in_data_right[1]
.sym 35926 fifo_in_data_right[0]
.sym 35931 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35932 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35933 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35934 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35937 buffer.left_mem[9][1]
.sym 35938 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35939 buffer.left_mem[14][1]
.sym 35940 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35946 fifo_in_data_right[11]
.sym 35949 buffer.right_mem[9][0]
.sym 35950 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35951 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35952 buffer.right_mem[8][0]
.sym 35956 fifo_in_data_right[15]
.sym 35959 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 35960 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 35964 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35965 buffer.left_mem[10][2]
.sym 35966 buffer.right_mem[10][11]
.sym 35967 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35968 buffer.right_mem[10][0]
.sym 35969 buffer.left_mem[10][1]
.sym 35974 fifo_in_data_right[0]
.sym 35975 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35976 buffer.right_mem[8][11]
.sym 35977 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35981 out.lr
.sym 35982 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35984 fifo_out_data_left[2]
.sym 35985 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35988 in.wsdd_SB_LUT4_I3_O
.sym 35989 fifo_in_data_left[1]
.sym 35991 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36007 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36008 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36009 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36012 fifo_in_data_left[2]
.sym 36013 fifo_in_data_left[1]
.sym 36015 buffer.right_mem[5][0]
.sym 36017 fifo_in_data_right[11]
.sym 36018 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36021 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 36022 buffer.right_mem[12][11]
.sym 36028 buffer.right_mem[15][11]
.sym 36029 buffer.right_mem[7][0]
.sym 36033 fifo_in_data_right[0]
.sym 36037 fifo_in_data_left[1]
.sym 36048 fifo_in_data_left[2]
.sym 36056 fifo_in_data_right[11]
.sym 36060 buffer.right_mem[15][11]
.sym 36061 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36062 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36063 buffer.right_mem[12][11]
.sym 36066 buffer.right_mem[7][0]
.sym 36067 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36068 buffer.right_mem[5][0]
.sym 36069 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36080 fifo_in_data_right[0]
.sym 36082 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 36083 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 36089 buffer.right_mem[1][0]
.sym 36098 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36100 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 36105 buffer.right_mem[9][11]
.sym 36106 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36107 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36109 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 36111 buffer.left_mem[10][2]
.sym 36115 fifo_in_data_left[1]
.sym 36116 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 36137 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 36153 fifo_in_data_right[0]
.sym 36185 fifo_in_data_right[0]
.sym 36205 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 36206 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 36209 fifo_in_data_left[1]
.sym 36222 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 36225 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 36227 fifo_in_data_right[0]
.sym 36229 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 36235 $PACKER_VCC_NET
.sym 36239 fifo_in_data_right[11]
.sym 36255 fifo_in_data_right[0]
.sym 36276 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 36313 fifo_in_data_right[0]
.sym 36328 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 36329 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 36349 in.shift_reg[30]
.sym 36352 fifo_in_data_left[1]
.sym 36374 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36399 fifo_in_data_right[11]
.sym 36426 fifo_in_data_right[11]
.sym 36451 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36452 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 36727 $PACKER_VCC_NET
.sym 37197 $PACKER_VCC_NET
.sym 37219 $PACKER_VCC_NET
.sym 37330 smu_rst
.sym 37341 $PACKER_VCC_NET
.sym 37437 $PACKER_VCC_NET
.sym 37439 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37585 buffer.left_mem[12][16]
.sym 37593 fifo_in_data_left[16]
.sym 37624 in.shift_reg_SB_DFFR_Q_1_D_SB_LUT4_O_I0
.sym 37630 in.wsdd_SB_LUT4_I2_1_O
.sym 37632 pin_i2s_data$SB_IO_IN
.sym 37640 in.shift_reg[9]
.sym 37677 in.shift_reg[9]
.sym 37678 pin_i2s_data$SB_IO_IN
.sym 37679 in.shift_reg_SB_DFFR_Q_1_D_SB_LUT4_O_I0
.sym 37680 in.wsdd_SB_LUT4_I2_1_O
.sym 37700 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 37701 smu_rst_$glb_sr
.sym 37702 fifo_in_data_left[20]
.sym 37703 fifo_in_data_left[17]
.sym 37706 fifo_in_data_left[16]
.sym 37708 fifo_in_data_left[19]
.sym 37718 in.wsdd_SB_LUT4_I2_1_O
.sym 37726 fifo_in_data_left[15]
.sym 37729 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37731 in.shift_reg[9]
.sym 37735 buffer.left_mem[3][16]
.sym 37736 buffer.left_mem[12][3]
.sym 37745 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37748 fifo_in_data_left[16]
.sym 37763 fifo_in_data_left[14]
.sym 37771 fifo_in_data_left[3]
.sym 37777 fifo_in_data_left[16]
.sym 37784 fifo_in_data_left[3]
.sym 37807 fifo_in_data_left[14]
.sym 37822 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37823 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 37830 buffer.left_mem[0][15]
.sym 37831 buffer.left_mem[0][14]
.sym 37835 fifo_in_data_left[12]
.sym 37836 fifo_in_data_left[15]
.sym 37837 fifo_in_data_left[3]
.sym 37838 fifo_in_data_left[19]
.sym 37844 fifo_in_data_left[20]
.sym 37845 in.shift_reg[11]
.sym 37846 fifo_in_data_left[17]
.sym 37849 fifo_in_data_left[0]
.sym 37851 fifo_in_data_left[12]
.sym 37853 fifo_in_data_left[16]
.sym 37855 in.wsdd_SB_LUT4_I3_O
.sym 37857 fifo_in_data_left[19]
.sym 37858 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37870 fifo_in_data_left[16]
.sym 37871 fifo_in_data_left[14]
.sym 37877 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 37905 fifo_in_data_left[14]
.sym 37913 fifo_in_data_left[16]
.sym 37945 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 37946 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 37948 buffer.left_mem[5][16]
.sym 37949 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37951 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37952 buffer.left_mem[5][3]
.sym 37953 buffer.left_mem[5][15]
.sym 37955 buffer.left_mem[5][14]
.sym 37962 fifo_in_data_right[19]
.sym 37964 fifo_in_data_right[17]
.sym 37967 in.shift_reg[11]
.sym 37973 fifo_in_data_left[8]
.sym 37975 fifo_in_data_left[14]
.sym 37977 buffer.left_mem[12][16]
.sym 37979 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37980 buffer.left_mem[0][14]
.sym 37981 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 37982 fifo_in_data_left[16]
.sym 37983 in.shift_reg[31]
.sym 37989 fifo_in_data_left[0]
.sym 37990 buffer.left_mem[3][14]
.sym 37991 buffer.left_mem[0][4]
.sym 37992 buffer.left_mem[6][14]
.sym 37995 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37996 buffer.left_mem[4][14]
.sym 37997 fifo_in_data_left[3]
.sym 37998 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38001 fifo_in_data_left[4]
.sym 38002 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38003 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38005 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38006 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38008 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38009 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38011 buffer.left_mem[13][3]
.sym 38012 buffer.left_mem[0][3]
.sym 38013 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38014 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38015 buffer.left_mem[13][4]
.sym 38020 buffer.left_mem[5][14]
.sym 38022 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38023 buffer.left_mem[3][14]
.sym 38024 buffer.left_mem[5][14]
.sym 38025 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38028 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38029 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38030 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38031 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38035 fifo_in_data_left[4]
.sym 38040 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38041 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38042 buffer.left_mem[13][4]
.sym 38043 buffer.left_mem[0][4]
.sym 38046 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38047 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38048 buffer.left_mem[13][3]
.sym 38049 buffer.left_mem[0][3]
.sym 38053 fifo_in_data_left[0]
.sym 38058 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38059 buffer.left_mem[6][14]
.sym 38060 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38061 buffer.left_mem[4][14]
.sym 38064 fifo_in_data_left[3]
.sym 38068 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 38069 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38072 buffer.left_mem[15][4]
.sym 38075 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38076 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38077 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38078 buffer.left_mem[15][19]
.sym 38084 buffer.left_mem[7][3]
.sym 38085 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 38086 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 38089 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38091 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38092 fifo_in_data_right[21]
.sym 38093 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38094 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38095 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38097 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38098 in.shift_reg[23]
.sym 38099 in.shift_reg[20]
.sym 38102 in.shift_reg[19]
.sym 38103 fifo_in_data_left[0]
.sym 38104 buffer.left_mem[2][14]
.sym 38105 fifo_in_data_left[12]
.sym 38114 in.shift_reg[10]
.sym 38115 buffer.left_mem[2][14]
.sym 38118 in.shift_reg[19]
.sym 38119 buffer.left_mem[12][14]
.sym 38120 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38121 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38122 in.shift_reg[23]
.sym 38123 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38125 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38126 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38130 in.wsdd_SB_LUT4_I3_O
.sym 38132 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38136 in.shift_reg[27]
.sym 38143 in.shift_reg[31]
.sym 38145 in.shift_reg[31]
.sym 38152 in.shift_reg[19]
.sym 38157 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38158 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38159 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38160 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38163 buffer.left_mem[12][14]
.sym 38164 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38165 buffer.left_mem[2][14]
.sym 38166 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38172 in.shift_reg[27]
.sym 38176 in.shift_reg[10]
.sym 38182 in.shift_reg[23]
.sym 38191 in.wsdd_SB_LUT4_I3_O
.sym 38192 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 38193 smu_rst_$glb_sr
.sym 38194 buffer.left_mem[7][4]
.sym 38195 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 38196 buffer.left_mem[7][16]
.sym 38197 buffer.left_mem[7][0]
.sym 38199 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38201 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 38202 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38205 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38206 fifo_in_data_left[0]
.sym 38207 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38208 fifo_in_data_left[21]
.sym 38210 fifo_in_data_left[12]
.sym 38212 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38213 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38214 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38215 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38216 fifo_in_data_left[4]
.sym 38217 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38219 in.shift_reg[9]
.sym 38222 fifo_in_data_left[15]
.sym 38223 fifo_in_data_left[4]
.sym 38225 fifo_in_data_left[21]
.sym 38227 fifo_in_data_left[8]
.sym 38229 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 38243 fifo_in_data_left[0]
.sym 38245 fifo_in_data_left[14]
.sym 38253 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 38254 fifo_in_data_left[16]
.sym 38271 fifo_in_data_left[0]
.sym 38274 fifo_in_data_left[16]
.sym 38283 fifo_in_data_left[14]
.sym 38314 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 38315 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38317 buffer.left_mem[14][4]
.sym 38318 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 38319 buffer.left_mem[14][19]
.sym 38320 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 38321 buffer.left_mem[14][15]
.sym 38322 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38323 buffer.left_mem[14][14]
.sym 38329 fifo_in_data_right[8]
.sym 38331 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 38333 buffer.left_mem[2][16]
.sym 38334 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38335 buffer.left_mem[3][0]
.sym 38337 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38338 fifo_in_data_left[12]
.sym 38340 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38341 fifo_in_data_left[0]
.sym 38342 fifo_in_data_left[19]
.sym 38345 in.shift_reg[27]
.sym 38346 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38347 in.shift_reg[29]
.sym 38350 fifo_in_data_left[15]
.sym 38351 fifo_in_data_left[12]
.sym 38352 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38364 fifo_in_data_left[14]
.sym 38366 buffer.left_mem[10][14]
.sym 38370 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38373 buffer.left_mem[7][14]
.sym 38385 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38389 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38415 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38416 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38417 buffer.left_mem[7][14]
.sym 38418 buffer.left_mem[10][14]
.sym 38434 fifo_in_data_left[14]
.sym 38437 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38438 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38440 buffer.left_mem[8][8]
.sym 38442 buffer.left_mem[8][14]
.sym 38443 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38444 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 38445 buffer.left_mem[8][15]
.sym 38447 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 38451 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38452 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38453 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38458 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38459 fifo_in_data_right[8]
.sym 38463 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38464 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 38466 fifo_in_data_left[18]
.sym 38467 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38469 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 38470 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38471 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38472 fifo_in_data_left[7]
.sym 38473 fifo_in_data_left[8]
.sym 38474 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38475 in.shift_reg[31]
.sym 38482 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38485 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38486 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38487 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38490 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38491 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38492 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38493 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38494 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38495 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38496 buffer.left_mem[1][3]
.sym 38501 fifo_in_data_left[3]
.sym 38503 buffer.left_mem[4][4]
.sym 38504 buffer.left_mem[8][3]
.sym 38506 buffer.left_mem[10][4]
.sym 38508 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38520 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38521 buffer.left_mem[4][4]
.sym 38522 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38523 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38532 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38533 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38534 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38535 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38538 buffer.left_mem[10][4]
.sym 38540 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38550 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38551 buffer.left_mem[8][3]
.sym 38552 buffer.left_mem[1][3]
.sym 38553 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38559 fifo_in_data_left[3]
.sym 38560 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38561 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38564 buffer.left_mem[4][0]
.sym 38565 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38569 buffer.left_mem[4][4]
.sym 38577 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 38578 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38579 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38581 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 38582 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38583 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38584 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38585 fifo_in_data_right[21]
.sym 38586 fifo_in_data_left[15]
.sym 38587 fifo_in_data_right[0]
.sym 38588 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38589 in.shift_reg[19]
.sym 38590 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38591 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38593 in.wsdd_SB_LUT4_I2_O
.sym 38594 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38595 fifo_in_data_left[0]
.sym 38596 in.shift_reg[20]
.sym 38597 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 38598 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38609 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38610 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38611 buffer.left_mem[2][4]
.sym 38612 fifo_in_data_left[4]
.sym 38616 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38619 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38622 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38623 buffer.left_mem[6][3]
.sym 38624 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38625 fifo_in_data_left[5]
.sym 38626 fifo_in_data_left[18]
.sym 38632 fifo_in_data_left[7]
.sym 38633 buffer.left_mem[8][4]
.sym 38639 fifo_in_data_left[18]
.sym 38643 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38644 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38645 buffer.left_mem[2][4]
.sym 38646 buffer.left_mem[8][4]
.sym 38657 fifo_in_data_left[7]
.sym 38661 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38662 buffer.left_mem[6][3]
.sym 38663 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38664 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38669 fifo_in_data_left[4]
.sym 38681 fifo_in_data_left[5]
.sym 38683 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38684 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38686 in.shift_reg_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 38687 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 38688 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 38689 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 38691 in.shift_reg[31]
.sym 38692 in.shift_reg[27]
.sym 38693 in.shift_reg[19]
.sym 38696 fifo_in_data_left[2]
.sym 38700 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38702 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38704 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38706 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38708 fifo_in_data_left[4]
.sym 38710 buffer.left_mem[3][11]
.sym 38711 smu.state_fclk_SB_LUT4_I1_1_O
.sym 38712 fifo_out_data_right[8]
.sym 38713 in.wsdd_SB_LUT4_I2_1_O
.sym 38714 fifo_in_data_left[15]
.sym 38715 buffer.left_mem[1][14]
.sym 38717 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 38719 in.shift_reg[9]
.sym 38720 buffer.right_mem[1][21]
.sym 38721 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 38727 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38728 buffer.left_mem[0][5]
.sym 38731 fifo_in_data_left[3]
.sym 38732 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38733 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38737 fifo_in_data_left[18]
.sym 38740 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38741 buffer.left_mem[4][5]
.sym 38743 fifo_in_data_left[5]
.sym 38744 buffer.left_mem[3][5]
.sym 38745 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 38747 fifo_in_data_left[15]
.sym 38750 fifo_in_data_left[11]
.sym 38754 buffer.left_mem[3][18]
.sym 38758 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38760 fifo_in_data_left[3]
.sym 38769 fifo_in_data_left[5]
.sym 38772 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38773 buffer.left_mem[3][5]
.sym 38775 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38778 fifo_in_data_left[18]
.sym 38787 fifo_in_data_left[11]
.sym 38791 fifo_in_data_left[15]
.sym 38796 buffer.left_mem[3][18]
.sym 38797 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38798 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38802 buffer.left_mem[4][5]
.sym 38803 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38804 buffer.left_mem[0][5]
.sym 38805 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38806 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 38807 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38809 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3
.sym 38810 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38811 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3
.sym 38812 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38813 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38814 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38815 buffer.left_mem[2][18]
.sym 38816 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38819 $PACKER_VCC_NET
.sym 38821 buffer.left_mem[11][14]
.sym 38822 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38824 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 38827 fifo_in_data_left[12]
.sym 38828 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 38829 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38830 pin_i2s_data$SB_IO_IN
.sym 38831 fifo_out_data_left[15]
.sym 38832 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38834 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38835 in.shift_reg[29]
.sym 38836 fifo_in_data_left[11]
.sym 38837 out.shift_data[20]
.sym 38838 fifo_in_data_left[22]
.sym 38839 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38840 fifo_in_data_left[2]
.sym 38841 in.shift_reg[27]
.sym 38842 fifo_in_data_left[15]
.sym 38843 fifo_in_data_left[12]
.sym 38844 fifo_in_data_left[23]
.sym 38850 fifo_in_data_right[21]
.sym 38863 fifo_in_data_left[5]
.sym 38864 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38866 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38870 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38873 out.shift_data[21]
.sym 38874 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38875 buffer.left_mem[1][14]
.sym 38881 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38883 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38885 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38886 out.shift_data[21]
.sym 38892 fifo_in_data_left[5]
.sym 38909 fifo_in_data_right[21]
.sym 38913 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38914 buffer.left_mem[1][14]
.sym 38915 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38916 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38929 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 38930 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 38932 out.shift_data[20]
.sym 38933 out.shift_data[12]
.sym 38934 out.shift_data[23]
.sym 38935 out.shift_data[24]
.sym 38936 out.shift_data[8]
.sym 38937 out.shift_data[22]
.sym 38938 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38939 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3
.sym 38946 buffer.left_mem[6][3]
.sym 38947 fifo_in_data_left[11]
.sym 38949 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 38952 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38953 fifo_in_data_right[8]
.sym 38954 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 38956 fifo_out_data_right[4]
.sym 38957 fifo_in_data_left[5]
.sym 38958 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 38959 out.lr
.sym 38960 fifo_out_data_right[11]
.sym 38961 buffer.right_mem[0][21]
.sym 38962 fifo_in_data_left[11]
.sym 38963 fifo_in_data_left[7]
.sym 38964 fifo_out_data_right[5]
.sym 38965 fifo_out_data_left[2]
.sym 38966 fifo_in_data_left[18]
.sym 38967 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 38973 in.shift_reg[8]
.sym 38974 in.shift_reg[9]
.sym 38976 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38977 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38981 smu.state_fclk_SB_LUT4_I1_1_O
.sym 38982 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38985 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38990 fifo_out_data_left[17]
.sym 38993 fifo_out_data_left[16]
.sym 38994 in.shift_reg[16]
.sym 38995 in.shift_reg[29]
.sym 38996 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38997 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38998 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39000 in.wsdd_SB_LUT4_I3_O
.sym 39002 in.shift_reg[20]
.sym 39004 fifo_out_data_right[22]
.sym 39007 in.shift_reg[9]
.sym 39013 in.shift_reg[29]
.sym 39019 in.shift_reg[16]
.sym 39025 in.shift_reg[8]
.sym 39031 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39032 fifo_out_data_left[16]
.sym 39033 fifo_out_data_left[17]
.sym 39036 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39037 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39038 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39039 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39042 fifo_out_data_right[22]
.sym 39043 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39044 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39045 smu.state_fclk_SB_LUT4_I1_1_O
.sym 39051 in.shift_reg[20]
.sym 39052 in.wsdd_SB_LUT4_I3_O
.sym 39053 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 39054 smu_rst_$glb_sr
.sym 39055 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39056 buffer.right_mem[10][15]
.sym 39057 buffer.left_mem[10][12]
.sym 39058 buffer.right_mem[10][23]
.sym 39059 buffer.right_mem[10][4]
.sym 39060 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3
.sym 39061 buffer.left_mem[10][5]
.sym 39062 buffer.right_mem[10][14]
.sym 39067 fifo_in_data_left[22]
.sym 39068 buffer.left_mem[15][7]
.sym 39069 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 39070 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39071 fifo_in_data_left[2]
.sym 39073 fifo_in_data_left[21]
.sym 39074 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3
.sym 39075 fifo_in_data_left[23]
.sym 39076 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39078 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 39079 fifo_in_data_right[0]
.sym 39080 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39081 in.wsdd_SB_LUT4_I2_O
.sym 39082 fifo_in_data_left[23]
.sym 39083 fifo_in_data_left[0]
.sym 39084 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39085 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 39086 fifo_out_data_left[1]
.sym 39088 in.shift_reg[20]
.sym 39089 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39090 buffer.right_mem[10][15]
.sym 39096 fifo_out_data_right[15]
.sym 39097 fifo_in_data_left[21]
.sym 39100 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39102 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39103 fifo_out_data_left[15]
.sym 39104 buffer.right_mem[14][4]
.sym 39105 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39107 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39108 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39110 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39112 fifo_in_data_right[21]
.sym 39114 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39115 fifo_in_data_right[19]
.sym 39116 buffer.right_mem[10][4]
.sym 39119 out.lr
.sym 39123 fifo_in_data_left[7]
.sym 39124 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39126 out.shift_data[18]
.sym 39129 fifo_out_data_right[15]
.sym 39130 fifo_out_data_left[15]
.sym 39132 out.lr
.sym 39135 fifo_in_data_left[21]
.sym 39143 fifo_in_data_right[21]
.sym 39149 fifo_in_data_right[19]
.sym 39155 fifo_in_data_left[7]
.sym 39159 out.lr
.sym 39160 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39161 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39162 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39166 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39167 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39168 out.shift_data[18]
.sym 39171 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39172 buffer.right_mem[10][4]
.sym 39173 buffer.right_mem[14][4]
.sym 39174 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39175 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39176 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 39178 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39179 buffer.left_mem[13][0]
.sym 39180 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I0
.sym 39181 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39182 buffer.left_mem[13][5]
.sym 39183 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I1
.sym 39184 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 39185 buffer.left_mem[13][14]
.sym 39191 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39192 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2
.sym 39194 buffer.left_mem[12][21]
.sym 39198 out.shift_data[14]
.sym 39200 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39203 buffer.right_mem[12][21]
.sym 39205 fifo_in_data_right[1]
.sym 39207 smu.state_fclk_SB_LUT4_I1_1_O
.sym 39209 fifo_in_data_right[23]
.sym 39210 in.shift_reg[30]
.sym 39211 in.shift_reg[9]
.sym 39212 buffer.right_mem[1][21]
.sym 39213 fifo_in_data_right[15]
.sym 39220 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 39222 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 39223 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 39224 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 39225 fifo_out_data_right[12]
.sym 39226 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 39227 fifo_out_data_right[4]
.sym 39228 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 39230 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 39231 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 39232 fifo_out_data_right[11]
.sym 39233 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 39234 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 39235 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 39236 fifo_out_data_right[5]
.sym 39238 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 39239 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 39240 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 39241 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 39242 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39243 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39244 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 39245 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 39246 fifo_out_data_right[0]
.sym 39249 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 39250 fifo_out_data_right[1]
.sym 39252 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 39253 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 39254 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 39255 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 39258 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39259 fifo_out_data_right[12]
.sym 39260 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39261 fifo_out_data_right[11]
.sym 39264 fifo_out_data_right[0]
.sym 39265 fifo_out_data_right[5]
.sym 39266 fifo_out_data_right[1]
.sym 39267 fifo_out_data_right[4]
.sym 39272 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 39273 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 39276 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 39277 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 39278 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 39279 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 39284 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 39285 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 39289 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 39291 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 39294 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 39295 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 39296 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 39297 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 39298 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 39299 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 39300 smu_rst_$glb_sr
.sym 39301 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39303 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39304 buffer.left_mem[2][1]
.sym 39306 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39307 buffer.right_mem[2][0]
.sym 39308 buffer.right_mem[2][21]
.sym 39310 fifo_in_data_left[12]
.sym 39313 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39318 fifo_in_data_right[15]
.sym 39319 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39320 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 39322 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 39324 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 39325 fifo_in_data_right[22]
.sym 39326 fifo_in_data_left[22]
.sym 39327 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39328 fifo_in_data_left[2]
.sym 39329 fifo_out_data_right[21]
.sym 39330 buffer.right_mem[2][0]
.sym 39331 fifo_in_data_right[1]
.sym 39332 fifo_in_data_left[2]
.sym 39333 fifo_in_data_right[11]
.sym 39334 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39335 fifo_in_data_left[1]
.sym 39342 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39345 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39346 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39347 buffer.left_mem[4][21]
.sym 39348 in.shift_reg[8]
.sym 39350 in.shift_reg[16]
.sym 39353 in.wsdd_SB_LUT4_I2_O
.sym 39355 buffer.left_mem[3][21]
.sym 39356 fifo_out_data_left[1]
.sym 39357 fifo_out_data_right[1]
.sym 39358 in.shift_reg[20]
.sym 39360 buffer.right_mem[10][15]
.sym 39362 out.lr
.sym 39370 in.shift_reg[30]
.sym 39371 in.shift_reg[9]
.sym 39377 in.shift_reg[20]
.sym 39382 in.shift_reg[8]
.sym 39387 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39388 buffer.left_mem[4][21]
.sym 39389 buffer.left_mem[3][21]
.sym 39390 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39395 in.shift_reg[16]
.sym 39401 in.shift_reg[9]
.sym 39406 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39408 buffer.right_mem[10][15]
.sym 39411 out.lr
.sym 39412 fifo_out_data_left[1]
.sym 39413 fifo_out_data_right[1]
.sym 39417 in.shift_reg[30]
.sym 39421 in.wsdd_SB_LUT4_I2_O
.sym 39422 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 39423 smu_rst_$glb_sr
.sym 39424 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I1
.sym 39426 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39428 buffer.right_mem[15][15]
.sym 39430 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 39431 buffer.right_mem[15][21]
.sym 39436 fifo_in_data_right[11]
.sym 39439 fifo_in_data_left[11]
.sym 39440 fifo_in_data_right[23]
.sym 39442 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39443 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39446 fifo_in_data_right[22]
.sym 39447 out.shift_data[4]
.sym 39448 out.lr
.sym 39449 fifo_out_data_left[2]
.sym 39451 fifo_out_data_right[11]
.sym 39452 buffer.right_mem[3][3]
.sym 39453 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39454 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 39455 out.lr
.sym 39456 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39457 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I1
.sym 39459 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 39467 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 39472 fifo_in_data_right[3]
.sym 39473 fifo_in_data_left[1]
.sym 39475 fifo_in_data_left[21]
.sym 39476 fifo_in_data_right[15]
.sym 39501 fifo_in_data_left[1]
.sym 39528 fifo_in_data_left[21]
.sym 39537 fifo_in_data_right[3]
.sym 39541 fifo_in_data_right[15]
.sym 39544 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 39545 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 39547 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39548 buffer.right_mem[5][11]
.sym 39549 buffer.right_mem[5][22]
.sym 39550 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I0
.sym 39552 buffer.left_mem[5][1]
.sym 39553 buffer.left_mem[5][2]
.sym 39554 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 39561 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 39563 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 39564 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 39566 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39568 buffer.left_mem[0][2]
.sym 39570 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39571 fifo_in_data_right[0]
.sym 39572 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39573 fifo_out_data_left[1]
.sym 39576 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 39577 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39579 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 39590 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 39591 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39592 fifo_in_data_right[14]
.sym 39596 buffer.right_mem[14][15]
.sym 39597 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39600 buffer.right_mem[2][0]
.sym 39601 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39602 fifo_in_data_right[1]
.sym 39603 buffer.right_mem[11][15]
.sym 39604 buffer.right_mem[13][0]
.sym 39605 fifo_in_data_right[0]
.sym 39612 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39624 fifo_in_data_right[0]
.sym 39629 fifo_in_data_right[1]
.sym 39633 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39634 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39635 buffer.right_mem[11][15]
.sym 39636 buffer.right_mem[14][15]
.sym 39652 fifo_in_data_right[14]
.sym 39657 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39658 buffer.right_mem[2][0]
.sym 39659 buffer.right_mem[13][0]
.sym 39660 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39667 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 39668 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 39670 fifo_out_data_left[2]
.sym 39671 fifo_out_data_right[11]
.sym 39672 fifo_out_data_left[0]
.sym 39673 fifo_out_data_right[17]
.sym 39674 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39675 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 39676 fifo_out_data_right[21]
.sym 39677 fifo_out_data_left[1]
.sym 39684 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39686 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 39691 fifo_in_data_left[1]
.sym 39694 smu.state_fclk_SB_LUT4_I1_1_O
.sym 39698 fifo_in_data_right[1]
.sym 39701 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39705 fifo_in_data_right[15]
.sym 39712 buffer.right_mem[8][1]
.sym 39713 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39714 fifo_in_data_right[15]
.sym 39716 fifo_in_data_right[0]
.sym 39720 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39721 fifo_in_data_left[2]
.sym 39722 fifo_in_data_right[1]
.sym 39723 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39724 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39725 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39726 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39731 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39732 buffer.right_mem[14][1]
.sym 39734 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39735 buffer.right_mem[1][0]
.sym 39736 buffer.right_mem[14][0]
.sym 39742 fifo_in_data_left[1]
.sym 39745 fifo_in_data_right[15]
.sym 39750 fifo_in_data_right[0]
.sym 39757 fifo_in_data_left[2]
.sym 39762 buffer.right_mem[14][1]
.sym 39763 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39764 buffer.right_mem[8][1]
.sym 39765 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39768 buffer.right_mem[14][0]
.sym 39769 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39770 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39771 buffer.right_mem[1][0]
.sym 39777 fifo_in_data_right[1]
.sym 39780 fifo_in_data_left[1]
.sym 39786 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39787 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39788 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39789 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39790 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39791 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 39793 buffer.right_mem[6][11]
.sym 39794 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 39795 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39796 buffer.right_mem[6][3]
.sym 39797 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39798 buffer.right_mem[6][0]
.sym 39799 smu.state_fclk_SB_LUT4_I1_1_O
.sym 39800 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39805 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39806 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39807 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39809 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39810 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 39814 fifo_in_data_left[1]
.sym 39815 buffer.left_mem[10][2]
.sym 39819 fifo_in_data_left[1]
.sym 39821 fifo_in_data_right[11]
.sym 39822 buffer.right_mem[0][0]
.sym 39825 fifo_out_data_right[21]
.sym 39836 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39837 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39840 buffer.right_mem[10][0]
.sym 39843 fifo_in_data_right[0]
.sym 39846 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39848 fifo_in_data_right[11]
.sym 39852 fifo_in_data_left[1]
.sym 39855 fifo_in_data_left[2]
.sym 39860 buffer.right_mem[3][0]
.sym 39864 buffer.left_mem[13][2]
.sym 39880 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39882 buffer.left_mem[13][2]
.sym 39885 fifo_in_data_left[2]
.sym 39894 fifo_in_data_right[11]
.sym 39897 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39898 buffer.right_mem[10][0]
.sym 39899 buffer.right_mem[3][0]
.sym 39900 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39905 fifo_in_data_right[0]
.sym 39910 fifo_in_data_left[1]
.sym 39913 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 39914 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 39916 buffer.right_mem[3][11]
.sym 39918 buffer.right_mem[3][0]
.sym 39924 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39928 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39930 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 39936 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 39937 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39938 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39947 buffer.right_mem[11][11]
.sym 39948 smu.state_fclk_SB_LUT4_I1_1_O
.sym 39957 fifo_in_data_right[0]
.sym 39959 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40014 fifo_in_data_right[0]
.sym 40036 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40037 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 40041 buffer.right_mem[0][0]
.sym 40053 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40055 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 40057 smu.state_fclk_SB_LUT4_I1_O
.sym 40089 in.shift_reg[30]
.sym 40091 in.wsdd_SB_LUT4_I3_O
.sym 40122 in.shift_reg[30]
.sym 40159 in.wsdd_SB_LUT4_I3_O
.sym 40160 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 40161 smu_rst_$glb_sr
.sym 40165 buffer.right_mem[11][11]
.sym 40177 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 40295 $PACKER_VCC_NET
.sym 40312 $PACKER_VCC_NET
.sym 40433 pin_i2s_bclk_pll$SB_IO_IN
.sym 40811 $PACKER_VCC_NET
.sym 40925 pin_i2s_bclk_pll$SB_IO_IN
.sym 41217 $PACKER_VCC_NET
.sym 41258 fifo_in_data_left[16]
.sym 41264 buffer.left_mem[5][15]
.sym 41429 fifo_in_data_left[19]
.sym 41434 fifo_in_data_left[20]
.sym 41438 in.shift_reg[14]
.sym 41538 buffer.left_mem[8][16]
.sym 41543 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 41547 smu.state_bclk_SB_DFFR_Q_R
.sym 41557 fifo_in_data_left[16]
.sym 41560 buffer.left_mem[8][16]
.sym 41561 fifo_in_data_left[19]
.sym 41565 fifo_in_data_left[20]
.sym 41567 fifo_in_data_left[17]
.sym 41577 in.shift_reg[11]
.sym 41590 in.shift_reg[12]
.sym 41592 in.wsdd_SB_LUT4_I3_O
.sym 41600 in.shift_reg[15]
.sym 41603 in.shift_reg[14]
.sym 41610 in.shift_reg[11]
.sym 41616 in.shift_reg[14]
.sym 41632 in.shift_reg[15]
.sym 41643 in.shift_reg[12]
.sym 41653 in.wsdd_SB_LUT4_I3_O
.sym 41654 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 41655 smu_rst_$glb_sr
.sym 41657 fifo_in_data_right[19]
.sym 41659 fifo_in_data_right[20]
.sym 41661 fifo_in_data_right[17]
.sym 41668 fifo_in_data_left[20]
.sym 41672 fifo_in_data_left[17]
.sym 41676 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 41678 fifo_in_data_left[16]
.sym 41681 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41682 buffer.left_mem[0][15]
.sym 41683 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41685 fifo_in_data_left[16]
.sym 41688 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41689 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41690 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41691 fifo_in_data_right[19]
.sym 41701 fifo_in_data_left[15]
.sym 41721 fifo_in_data_left[14]
.sym 41763 fifo_in_data_left[15]
.sym 41769 fifo_in_data_left[14]
.sym 41776 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 41777 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 41779 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 41780 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41781 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41783 buffer.left_mem[1][16]
.sym 41785 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41786 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41794 fifo_in_data_right[20]
.sym 41799 in.wsdd_SB_LUT4_I2_O
.sym 41800 fifo_in_data_right[19]
.sym 41806 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41808 fifo_in_data_left[14]
.sym 41809 fifo_in_data_right[17]
.sym 41812 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 41813 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 41824 buffer.left_mem[5][3]
.sym 41825 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41828 fifo_in_data_left[16]
.sym 41830 fifo_in_data_left[15]
.sym 41831 buffer.left_mem[12][3]
.sym 41832 buffer.left_mem[7][3]
.sym 41838 fifo_in_data_left[14]
.sym 41841 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41842 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41847 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 41848 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41849 fifo_in_data_left[3]
.sym 41851 buffer.left_mem[9][3]
.sym 41854 fifo_in_data_left[16]
.sym 41859 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41860 buffer.left_mem[9][3]
.sym 41861 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41862 buffer.left_mem[12][3]
.sym 41871 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41872 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41873 buffer.left_mem[7][3]
.sym 41874 buffer.left_mem[5][3]
.sym 41877 fifo_in_data_left[3]
.sym 41885 fifo_in_data_left[15]
.sym 41896 fifo_in_data_left[14]
.sym 41899 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 41900 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 41903 buffer.left_mem[9][14]
.sym 41904 buffer.left_mem[9][16]
.sym 41905 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 41909 buffer.left_mem[9][3]
.sym 41916 fifo_in_data_left[15]
.sym 41918 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41921 buffer.left_mem[10][16]
.sym 41924 buffer.left_mem[3][16]
.sym 41925 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41926 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41932 buffer.left_mem[15][19]
.sym 41933 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 41934 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41935 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41936 buffer.left_mem[15][4]
.sym 41937 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41943 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41944 buffer.left_mem[12][16]
.sym 41945 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41947 fifo_in_data_left[4]
.sym 41952 fifo_in_data_left[19]
.sym 41953 buffer.left_mem[7][16]
.sym 41954 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41955 buffer.left_mem[0][14]
.sym 41966 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41968 buffer.left_mem[9][14]
.sym 41970 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 41972 buffer.left_mem[0][0]
.sym 41985 fifo_in_data_left[4]
.sym 42000 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42001 buffer.left_mem[0][14]
.sym 42002 buffer.left_mem[9][14]
.sym 42003 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42006 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42007 buffer.left_mem[0][0]
.sym 42012 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42013 buffer.left_mem[12][16]
.sym 42014 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42015 buffer.left_mem[7][16]
.sym 42021 fifo_in_data_left[19]
.sym 42022 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42023 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 42025 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42026 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42027 buffer.left_mem[9][0]
.sym 42028 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42029 buffer.left_mem[9][15]
.sym 42030 buffer.left_mem[9][8]
.sym 42032 buffer.left_mem[9][12]
.sym 42033 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42034 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42035 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42036 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42038 fifo_in_data_left[15]
.sym 42039 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42040 fifo_in_data_left[16]
.sym 42042 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42043 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42044 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42046 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42047 buffer.right_mem[4][21]
.sym 42048 fifo_in_data_left[19]
.sym 42050 fifo_in_data_left[20]
.sym 42053 fifo_in_data_left[19]
.sym 42059 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 42060 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42066 buffer.left_mem[2][0]
.sym 42067 buffer.left_mem[3][0]
.sym 42070 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42074 buffer.left_mem[7][4]
.sym 42077 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42079 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42082 fifo_in_data_left[16]
.sym 42086 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42087 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42089 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42090 fifo_in_data_left[0]
.sym 42092 buffer.left_mem[9][0]
.sym 42094 fifo_in_data_left[4]
.sym 42095 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42096 buffer.left_mem[6][4]
.sym 42097 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42100 fifo_in_data_left[4]
.sym 42105 buffer.left_mem[6][4]
.sym 42106 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42107 buffer.left_mem[7][4]
.sym 42108 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42113 fifo_in_data_left[16]
.sym 42119 fifo_in_data_left[0]
.sym 42129 buffer.left_mem[9][0]
.sym 42130 buffer.left_mem[2][0]
.sym 42131 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42132 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42141 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42142 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42143 buffer.left_mem[3][0]
.sym 42144 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42145 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42146 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 42148 buffer.left_mem[9][4]
.sym 42150 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42151 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 42154 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42155 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42160 fifo_in_data_left[8]
.sym 42161 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42163 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42165 buffer.left_mem[9][12]
.sym 42168 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 42170 buffer.left_mem[15][0]
.sym 42172 fifo_in_data_right[4]
.sym 42174 buffer.left_mem[0][15]
.sym 42175 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42176 fifo_in_data_left[4]
.sym 42177 fifo_in_data_right[21]
.sym 42178 fifo_in_data_left[21]
.sym 42179 fifo_in_data_right[19]
.sym 42181 fifo_in_data_left[0]
.sym 42182 fifo_in_data_right[21]
.sym 42183 fifo_in_data_left[12]
.sym 42190 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42193 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42195 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42197 fifo_in_data_left[15]
.sym 42198 fifo_in_data_left[4]
.sym 42199 buffer.left_mem[14][19]
.sym 42203 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42204 buffer.left_mem[15][19]
.sym 42205 buffer.left_mem[14][4]
.sym 42207 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42208 buffer.left_mem[15][4]
.sym 42209 buffer.left_mem[14][15]
.sym 42212 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42213 fifo_in_data_left[19]
.sym 42215 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42216 fifo_in_data_left[14]
.sym 42222 fifo_in_data_left[4]
.sym 42228 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42229 buffer.left_mem[14][15]
.sym 42230 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42231 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42237 fifo_in_data_left[19]
.sym 42240 buffer.left_mem[14][19]
.sym 42241 buffer.left_mem[15][19]
.sym 42242 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42243 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42249 fifo_in_data_left[15]
.sym 42252 buffer.left_mem[15][4]
.sym 42253 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42254 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42255 buffer.left_mem[14][4]
.sym 42258 fifo_in_data_left[14]
.sym 42268 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42269 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 42271 buffer.right_mem[1][21]
.sym 42272 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 42273 buffer.left_mem[1][12]
.sym 42274 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42275 buffer.left_mem[1][0]
.sym 42277 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42278 buffer.left_mem[1][15]
.sym 42279 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42280 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42281 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42282 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42283 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42286 fifo_in_data_left[12]
.sym 42288 buffer.left_mem[10][15]
.sym 42289 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42290 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42291 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42293 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42294 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42295 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 42296 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 42297 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 42298 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 42299 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I0
.sym 42300 fifo_in_data_left[14]
.sym 42302 buffer.left_mem[4][0]
.sym 42303 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42304 buffer.left_mem[3][15]
.sym 42305 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 42306 fifo_in_data_right[17]
.sym 42312 fifo_in_data_left[8]
.sym 42317 buffer.left_mem[8][15]
.sym 42318 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42322 fifo_in_data_left[15]
.sym 42324 fifo_in_data_left[14]
.sym 42326 buffer.left_mem[14][14]
.sym 42330 buffer.left_mem[5][15]
.sym 42331 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42332 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42334 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42338 buffer.left_mem[8][14]
.sym 42339 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 42342 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42347 fifo_in_data_left[8]
.sym 42360 fifo_in_data_left[14]
.sym 42364 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42365 buffer.left_mem[8][15]
.sym 42369 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42370 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42371 buffer.left_mem[5][15]
.sym 42372 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42375 fifo_in_data_left[15]
.sym 42387 buffer.left_mem[14][14]
.sym 42388 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42389 buffer.left_mem[8][14]
.sym 42390 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42391 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 42392 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 42394 buffer.left_mem[12][4]
.sym 42395 buffer.left_mem[12][0]
.sym 42396 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42397 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 42398 buffer.right_mem[12][8]
.sym 42400 buffer.left_mem[12][5]
.sym 42401 buffer.left_mem[12][12]
.sym 42405 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 42406 fifo_in_data_left[21]
.sym 42408 fifo_in_data_left[15]
.sym 42413 buffer.right_mem[1][21]
.sym 42414 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 42416 fifo_in_data_left[8]
.sym 42418 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42420 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42421 in.shift_reg[19]
.sym 42423 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 42424 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42425 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 42426 fifo_in_data_right[3]
.sym 42427 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42428 fifo_out_data_left[5]
.sym 42429 in.shift_reg_SB_DFFR_Q_11_D_SB_LUT4_O_I0
.sym 42440 fifo_in_data_left[4]
.sym 42442 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42444 fifo_in_data_left[0]
.sym 42462 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 42465 buffer.left_mem[12][5]
.sym 42475 fifo_in_data_left[0]
.sym 42481 buffer.left_mem[12][5]
.sym 42483 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42505 fifo_in_data_left[4]
.sym 42514 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 42515 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 42517 fifo_out_data_left[15]
.sym 42518 fifo_out_data_left[20]
.sym 42519 fifo_out_data_left[4]
.sym 42520 fifo_out_data_left[5]
.sym 42521 fifo_out_data_left[19]
.sym 42522 fifo_out_data_right[20]
.sym 42523 fifo_out_data_right[19]
.sym 42524 fifo_out_data_left[18]
.sym 42527 fifo_out_data_right[17]
.sym 42530 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42531 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42536 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 42537 fifo_in_data_left[19]
.sym 42538 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42539 fifo_in_data_left[15]
.sym 42540 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42541 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42542 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42543 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 42544 fifo_out_data_left[17]
.sym 42545 out.bmc_phase_SB_LUT4_I2_O
.sym 42547 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 42548 fifo_out_data_left[18]
.sym 42549 out.bmc_phase_SB_LUT4_I2_O
.sym 42551 fifo_out_data_left[8]
.sym 42552 buffer.left_mem[13][14]
.sym 42558 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42559 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 42562 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 42564 buffer.left_mem[2][18]
.sym 42565 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42566 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42567 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 42568 pin_i2s_data$SB_IO_IN
.sym 42570 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42571 buffer.left_mem[11][14]
.sym 42572 in.shift_reg[27]
.sym 42573 in.shift_reg[19]
.sym 42574 in.shift_reg_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 42576 buffer.left_mem[13][14]
.sym 42577 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 42579 in.shift_reg[31]
.sym 42582 buffer.left_mem[8][18]
.sym 42584 in.wsdd_SB_LUT4_I2_1_O
.sym 42589 in.shift_reg_SB_DFFR_Q_11_D_SB_LUT4_O_I0
.sym 42592 in.shift_reg[31]
.sym 42594 in.wsdd_SB_LUT4_I2_1_O
.sym 42597 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42598 buffer.left_mem[11][14]
.sym 42599 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42600 buffer.left_mem[13][14]
.sym 42603 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42604 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42605 buffer.left_mem[2][18]
.sym 42606 buffer.left_mem[8][18]
.sym 42609 in.wsdd_SB_LUT4_I2_1_O
.sym 42611 in.shift_reg[27]
.sym 42621 pin_i2s_data$SB_IO_IN
.sym 42622 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 42623 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 42624 in.shift_reg_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 42627 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 42628 pin_i2s_data$SB_IO_IN
.sym 42629 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 42630 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 42633 pin_i2s_data$SB_IO_IN
.sym 42634 in.shift_reg[19]
.sym 42635 in.wsdd_SB_LUT4_I2_1_O
.sym 42636 in.shift_reg_SB_DFFR_Q_11_D_SB_LUT4_O_I0
.sym 42638 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 42639 smu_rst_$glb_sr
.sym 42640 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42641 buffer.left_mem[6][3]
.sym 42642 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42643 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 42645 buffer.left_mem[6][0]
.sym 42646 buffer.left_mem[6][11]
.sym 42647 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42652 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 42653 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42654 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 42655 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 42656 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42657 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 42658 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 42659 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 42660 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 42662 fifo_in_data_left[8]
.sym 42663 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 42664 fifo_in_data_right[4]
.sym 42665 buffer.left_mem[12][7]
.sym 42667 buffer.left_mem[12][0]
.sym 42668 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42669 fifo_in_data_right[21]
.sym 42670 out.shift_data[7]
.sym 42671 fifo_in_data_right[19]
.sym 42674 fifo_in_data_right[21]
.sym 42675 fifo_in_data_right[0]
.sym 42683 fifo_out_data_left[4]
.sym 42684 fifo_out_data_left[5]
.sym 42685 fifo_out_data_left[19]
.sym 42686 fifo_out_data_right[20]
.sym 42687 fifo_out_data_right[8]
.sym 42688 fifo_out_data_left[18]
.sym 42690 out.shift_data[12]
.sym 42692 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 42693 out.shift_data[8]
.sym 42694 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42695 fifo_out_data_right[19]
.sym 42698 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42702 fifo_out_data_right[17]
.sym 42703 fifo_in_data_left[18]
.sym 42704 fifo_out_data_left[17]
.sym 42707 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42709 fifo_out_data_right[4]
.sym 42710 fifo_out_data_right[17]
.sym 42712 out.lr
.sym 42714 out.shift_data[12]
.sym 42715 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42717 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42720 fifo_out_data_left[18]
.sym 42721 fifo_out_data_left[4]
.sym 42722 fifo_out_data_left[5]
.sym 42723 fifo_out_data_left[19]
.sym 42727 out.shift_data[8]
.sym 42728 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42729 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42733 fifo_out_data_left[19]
.sym 42734 fifo_out_data_right[19]
.sym 42735 out.lr
.sym 42738 fifo_out_data_right[8]
.sym 42739 fifo_out_data_right[20]
.sym 42740 fifo_out_data_right[17]
.sym 42741 fifo_out_data_right[19]
.sym 42745 fifo_out_data_left[4]
.sym 42746 fifo_out_data_right[4]
.sym 42747 out.lr
.sym 42750 fifo_in_data_left[18]
.sym 42756 fifo_out_data_right[17]
.sym 42757 out.lr
.sym 42758 fifo_out_data_left[17]
.sym 42760 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 42761 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 42763 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3
.sym 42764 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I0
.sym 42765 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42766 buffer.left_mem[1][14]
.sym 42767 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3
.sym 42768 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 42769 buffer.right_mem[1][17]
.sym 42770 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 42775 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42782 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 42784 fifo_in_data_left[23]
.sym 42786 fifo_in_data_left[0]
.sym 42787 fifo_in_data_right[17]
.sym 42789 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 42791 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I0
.sym 42792 fifo_in_data_left[14]
.sym 42793 buffer.left_mem[6][0]
.sym 42795 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42796 fifo_out_data_left[0]
.sym 42797 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42798 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I0
.sym 42804 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3
.sym 42807 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42808 smu.state_fclk_SB_LUT4_I1_1_O
.sym 42809 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42811 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3
.sym 42812 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3
.sym 42814 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3
.sym 42816 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42817 out.bmc_phase_SB_LUT4_I2_O
.sym 42819 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42820 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3
.sym 42821 out.bmc_phase_SB_LUT4_I2_O
.sym 42822 out.shift_data[23]
.sym 42824 out.shift_data[11]
.sym 42826 out.shift_data[21]
.sym 42830 out.shift_data[7]
.sym 42832 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3
.sym 42833 out.shift_data[22]
.sym 42834 out.shift_data[19]
.sym 42835 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42837 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3
.sym 42838 out.shift_data[19]
.sym 42839 out.bmc_phase_SB_LUT4_I2_O
.sym 42843 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3
.sym 42844 out.shift_data[11]
.sym 42845 out.bmc_phase_SB_LUT4_I2_O
.sym 42849 out.shift_data[22]
.sym 42850 out.bmc_phase_SB_LUT4_I2_O
.sym 42852 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3
.sym 42855 out.bmc_phase_SB_LUT4_I2_O
.sym 42856 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3
.sym 42858 out.shift_data[23]
.sym 42861 out.bmc_phase_SB_LUT4_I2_O
.sym 42862 out.shift_data[7]
.sym 42864 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3
.sym 42868 out.bmc_phase_SB_LUT4_I2_O
.sym 42869 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3
.sym 42870 out.shift_data[21]
.sym 42873 smu.state_fclk_SB_LUT4_I1_1_O
.sym 42874 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42875 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42876 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42880 out.shift_data[23]
.sym 42881 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42882 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42884 out.spdif_clk_$glb_clk
.sym 42885 smu_rst_$glb_sr
.sym 42886 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3
.sym 42887 out.shift_data[17]
.sym 42888 out.shift_data[16]
.sym 42889 out.shift_data[18]
.sym 42890 out.shift_data[25]
.sym 42891 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3
.sym 42892 out.shift_data[19]
.sym 42893 out.shift_data[15]
.sym 42898 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 42899 buffer.left_mem[3][11]
.sym 42900 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 42901 buffer.left_mem[1][14]
.sym 42903 fifo_out_data_right[8]
.sym 42904 smu.state_fclk_SB_LUT4_I1_1_O
.sym 42905 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 42906 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 42908 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 42909 buffer.left_mem[15][21]
.sym 42910 buffer.left_mem[11][12]
.sym 42912 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 42914 fifo_in_data_right[3]
.sym 42915 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42916 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42917 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42918 buffer.right_mem[1][17]
.sym 42919 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42920 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 42921 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42927 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42930 fifo_in_data_left[12]
.sym 42932 fifo_out_data_left[2]
.sym 42936 fifo_in_data_right[4]
.sym 42940 fifo_in_data_left[5]
.sym 42945 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42949 fifo_out_data_left[1]
.sym 42950 fifo_in_data_right[15]
.sym 42952 fifo_in_data_right[14]
.sym 42954 fifo_in_data_right[23]
.sym 42955 fifo_out_data_left[3]
.sym 42956 fifo_out_data_left[0]
.sym 42957 out.shift_data[19]
.sym 42960 fifo_out_data_left[1]
.sym 42961 fifo_out_data_left[2]
.sym 42962 fifo_out_data_left[0]
.sym 42963 fifo_out_data_left[3]
.sym 42966 fifo_in_data_right[15]
.sym 42975 fifo_in_data_left[12]
.sym 42981 fifo_in_data_right[23]
.sym 42986 fifo_in_data_right[4]
.sym 42990 out.shift_data[19]
.sym 42991 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42993 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42996 fifo_in_data_left[5]
.sym 43005 fifo_in_data_right[14]
.sym 43006 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 43007 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43010 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I0
.sym 43011 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43012 buffer.right_mem[11][15]
.sym 43014 buffer.left_mem[11][11]
.sym 43015 buffer.left_mem[11][12]
.sym 43019 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 43022 fifo_in_data_right[22]
.sym 43023 fifo_in_data_left[22]
.sym 43025 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43026 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 43027 fifo_in_data_left[23]
.sym 43028 fifo_out_data_right[21]
.sym 43029 buffer.right_mem[10][23]
.sym 43031 fifo_in_data_left[11]
.sym 43033 fifo_in_data_left[22]
.sym 43035 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I1
.sym 43036 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43037 fifo_out_data_right[18]
.sym 43038 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43039 buffer.left_mem[13][14]
.sym 43041 out.bmc_phase_SB_LUT4_I2_O
.sym 43044 fifo_in_data_left[2]
.sym 43051 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43052 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 43054 buffer.right_mem[0][21]
.sym 43055 fifo_out_data_right[18]
.sym 43056 buffer.left_mem[10][5]
.sym 43057 buffer.right_mem[10][14]
.sym 43058 fifo_in_data_left[0]
.sym 43059 buffer.left_mem[13][0]
.sym 43060 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43062 fifo_in_data_left[14]
.sym 43063 fifo_out_data_right[16]
.sym 43065 buffer.left_mem[6][0]
.sym 43066 fifo_out_data_right[21]
.sym 43067 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43069 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43070 buffer.right_mem[5][21]
.sym 43071 fifo_in_data_left[5]
.sym 43073 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43078 buffer.left_mem[13][5]
.sym 43079 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43083 fifo_out_data_right[16]
.sym 43084 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43085 fifo_out_data_right[21]
.sym 43086 fifo_out_data_right[18]
.sym 43089 fifo_in_data_left[0]
.sym 43095 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43096 buffer.left_mem[13][5]
.sym 43097 buffer.left_mem[10][5]
.sym 43098 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43101 buffer.right_mem[10][14]
.sym 43104 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43108 fifo_in_data_left[5]
.sym 43113 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43114 buffer.left_mem[13][0]
.sym 43115 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43116 buffer.left_mem[6][0]
.sym 43119 buffer.right_mem[5][21]
.sym 43120 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43121 buffer.right_mem[0][21]
.sym 43122 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43127 fifo_in_data_left[14]
.sym 43129 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 43130 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43132 buffer.left_mem[13][11]
.sym 43134 buffer.right_mem[13][22]
.sym 43135 buffer.left_mem[13][22]
.sym 43136 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 43137 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3
.sym 43138 buffer.right_mem[13][3]
.sym 43139 buffer.right_mem[13][11]
.sym 43144 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43145 fifo_in_data_left[11]
.sym 43147 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43148 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43150 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43152 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43153 fifo_in_data_left[11]
.sym 43154 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 43155 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43156 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43157 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 43158 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 43159 fifo_in_data_right[21]
.sym 43160 buffer.right_mem[5][22]
.sym 43162 fifo_out_data_left[11]
.sym 43163 buffer.right_mem[13][11]
.sym 43166 out.shift_data[7]
.sym 43167 fifo_in_data_right[0]
.sym 43174 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43175 fifo_in_data_right[21]
.sym 43177 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43178 buffer.right_mem[12][21]
.sym 43182 fifo_in_data_right[0]
.sym 43187 buffer.right_mem[1][21]
.sym 43189 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43191 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 43192 fifo_out_data_right[0]
.sym 43193 out.lr
.sym 43196 buffer.right_mem[2][21]
.sym 43197 fifo_out_data_left[0]
.sym 43200 fifo_in_data_left[1]
.sym 43206 out.lr
.sym 43207 fifo_out_data_left[0]
.sym 43209 fifo_out_data_right[0]
.sym 43218 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43219 buffer.right_mem[12][21]
.sym 43220 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43221 buffer.right_mem[2][21]
.sym 43225 fifo_in_data_left[1]
.sym 43236 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43238 buffer.right_mem[1][21]
.sym 43244 fifo_in_data_right[0]
.sym 43249 fifo_in_data_right[21]
.sym 43252 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 43253 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43255 buffer.right_mem[1][3]
.sym 43257 buffer.left_mem[1][11]
.sym 43258 buffer.right_mem[1][11]
.sym 43259 buffer.left_mem[1][2]
.sym 43261 buffer.left_mem[1][22]
.sym 43262 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 43268 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43270 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43271 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 43272 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43273 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43274 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 43276 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43277 fifo_in_data_left[23]
.sym 43279 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I0
.sym 43280 fifo_in_data_right[0]
.sym 43281 fifo_out_data_right[11]
.sym 43282 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43283 fifo_out_data_left[0]
.sym 43285 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43286 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43288 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I0
.sym 43289 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 43296 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43298 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43299 buffer.left_mem[2][1]
.sym 43301 fifo_in_data_right[21]
.sym 43303 buffer.right_mem[15][21]
.sym 43306 buffer.left_mem[0][2]
.sym 43307 buffer.left_mem[11][2]
.sym 43308 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43309 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43310 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43311 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43314 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43318 buffer.left_mem[12][1]
.sym 43319 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43323 fifo_in_data_right[15]
.sym 43329 buffer.left_mem[11][2]
.sym 43330 buffer.left_mem[0][2]
.sym 43331 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43332 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43341 buffer.left_mem[12][1]
.sym 43342 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43343 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43344 buffer.left_mem[2][1]
.sym 43353 fifo_in_data_right[15]
.sym 43365 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43366 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43367 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43368 buffer.right_mem[15][21]
.sym 43373 fifo_in_data_right[21]
.sym 43375 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43376 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43378 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43379 buffer.left_mem[4][22]
.sym 43380 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 43381 buffer.left_mem[4][2]
.sym 43382 buffer.left_mem[4][1]
.sym 43383 buffer.right_mem[4][11]
.sym 43384 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43390 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43391 buffer.left_mem[1][22]
.sym 43393 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43395 buffer.left_mem[11][2]
.sym 43396 buffer.right_mem[11][23]
.sym 43399 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 43402 fifo_in_data_right[3]
.sym 43404 buffer.right_mem[1][11]
.sym 43405 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 43406 fifo_in_data_right[3]
.sym 43407 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43408 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43409 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 43410 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43411 fifo_in_data_right[11]
.sym 43412 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43413 smu.state_fclk_SB_LUT4_I2_O
.sym 43420 fifo_in_data_right[22]
.sym 43421 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 43423 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43427 fifo_in_data_left[1]
.sym 43428 fifo_in_data_right[11]
.sym 43429 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43433 fifo_in_data_left[2]
.sym 43435 buffer.left_mem[3][1]
.sym 43436 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43441 buffer.left_mem[7][1]
.sym 43443 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43445 buffer.left_mem[14][2]
.sym 43446 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43448 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43449 buffer.left_mem[5][2]
.sym 43454 buffer.left_mem[7][1]
.sym 43455 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43459 fifo_in_data_right[11]
.sym 43465 fifo_in_data_right[22]
.sym 43470 buffer.left_mem[5][2]
.sym 43471 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43472 buffer.left_mem[14][2]
.sym 43473 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43482 fifo_in_data_left[1]
.sym 43491 fifo_in_data_left[2]
.sym 43494 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43495 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43496 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43497 buffer.left_mem[3][1]
.sym 43498 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 43499 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43501 out.shift_data_SB_DFFNR_Q_24_D_SB_LUT4_O_I3
.sym 43502 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 43503 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43504 buffer.right_mem[7][11]
.sym 43505 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43506 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 43507 buffer.left_mem[7][1]
.sym 43508 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43515 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 43517 fifo_in_data_left[2]
.sym 43520 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43521 fifo_in_data_left[22]
.sym 43523 fifo_in_data_left[1]
.sym 43524 fifo_in_data_right[11]
.sym 43531 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43532 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I1
.sym 43536 smu.state_fclk_SB_LUT4_I2_O
.sym 43542 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I1
.sym 43543 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 43544 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 43545 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43546 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43547 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 43548 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I1
.sym 43549 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43550 buffer.right_mem[6][11]
.sym 43551 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I0
.sym 43552 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 43553 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I0
.sym 43554 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43555 buffer.left_mem[5][1]
.sym 43556 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43557 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 43558 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I0
.sym 43559 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 43561 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 43562 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 43563 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 43564 buffer.right_mem[1][11]
.sym 43565 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 43566 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 43567 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 43568 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43569 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43570 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43572 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 43573 buffer.left_mem[10][1]
.sym 43575 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I1
.sym 43576 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 43577 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I0
.sym 43578 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 43581 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 43583 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 43587 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I0
.sym 43588 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 43589 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I1
.sym 43590 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 43593 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43594 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I0
.sym 43595 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43596 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 43599 buffer.right_mem[1][11]
.sym 43600 buffer.right_mem[6][11]
.sym 43601 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43602 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43605 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43606 buffer.left_mem[10][1]
.sym 43607 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43608 buffer.left_mem[5][1]
.sym 43611 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 43612 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43613 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43614 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 43617 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 43618 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 43619 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 43620 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 43621 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 43622 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43623 smu_rst_$glb_sr
.sym 43626 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43627 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 43628 buffer.count[4]
.sym 43630 buffer.count[3]
.sym 43631 buffer.count[0]
.sym 43637 out.lr
.sym 43639 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43640 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 43641 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 43645 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43648 fifo_in_data_right[0]
.sym 43649 buffer.count[4]
.sym 43653 buffer.count[3]
.sym 43654 $PACKER_VCC_NET
.sym 43655 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43656 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43657 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 43659 buffer.count[1]
.sym 43665 buffer.right_mem[3][11]
.sym 43666 fifo_in_data_right[0]
.sym 43667 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43668 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43669 buffer.right_mem[10][11]
.sym 43670 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43673 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43674 fifo_in_data_right[3]
.sym 43676 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 43677 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43678 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43681 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43683 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43684 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43685 buffer.right_mem[0][0]
.sym 43686 buffer.right_mem[6][0]
.sym 43689 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43691 smu.state_fclk
.sym 43692 buffer.right_mem[11][11]
.sym 43693 buffer.count[4]
.sym 43694 fifo_in_data_right[11]
.sym 43695 buffer.right_mem[9][11]
.sym 43696 smu.state_fclk_SB_LUT4_I2_I3
.sym 43700 fifo_in_data_right[11]
.sym 43704 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43705 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43706 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43707 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43710 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43711 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43712 buffer.right_mem[3][11]
.sym 43713 buffer.right_mem[9][11]
.sym 43717 fifo_in_data_right[3]
.sym 43722 buffer.right_mem[10][11]
.sym 43723 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43724 buffer.right_mem[11][11]
.sym 43725 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43728 fifo_in_data_right[0]
.sym 43735 smu.state_fclk
.sym 43736 smu.state_fclk_SB_LUT4_I2_I3
.sym 43737 buffer.count[4]
.sym 43740 buffer.right_mem[6][0]
.sym 43741 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43742 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43743 buffer.right_mem[0][0]
.sym 43744 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 43745 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43749 smu.state_fclk
.sym 43752 smu.state_fclk_SB_LUT4_I2_O
.sym 43753 smu.state_fclk_SB_LUT4_I1_O
.sym 43754 smu.state_fclk_SB_LUT4_I2_I3
.sym 43761 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43762 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 43767 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43768 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43769 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43770 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43771 buffer.count[2]
.sym 43772 fifo_in_data_right[0]
.sym 43781 buffer.count[0]
.sym 43796 fifo_in_data_right[11]
.sym 43808 fifo_in_data_right[0]
.sym 43815 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 43822 fifo_in_data_right[11]
.sym 43835 fifo_in_data_right[0]
.sym 43867 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 43868 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 43871 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43872 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43873 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43874 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 43875 buffer.count[1]
.sym 43876 buffer.count[2]
.sym 43877 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43883 smu.state_fclk_SB_LUT4_I1_O
.sym 43884 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 43891 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43899 fifo_in_data_right[11]
.sym 43900 smu.state_fclk_SB_LUT4_I2_O
.sym 43932 fifo_in_data_right[0]
.sym 43957 fifo_in_data_right[0]
.sym 43990 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 43991 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 44010 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44014 $PACKER_VCC_NET
.sym 44024 smu.state_fclk_SB_LUT4_I2_O
.sym 44059 fifo_in_data_right[11]
.sym 44086 fifo_in_data_right[11]
.sym 44113 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 44114 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 44145 $PACKER_VCC_NET
.sym 44641 $PACKER_VCC_NET
.sym 45021 pin_i2s_bclk_pll$SB_IO_IN
.sym 45039 pin_i2s_bclk_pll$SB_IO_IN
.sym 45094 fifo_in_data_right[17]
.sym 45111 pin_i2s_bclk$SB_IO_IN
.sym 45215 fifo_in_data_right[19]
.sym 45251 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45364 buffer.left_mem[12][19]
.sym 45388 buffer.left_mem[6][14]
.sym 45390 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45395 fifo_in_data_right[19]
.sym 45399 fifo_in_data_right[20]
.sym 45409 fifo_in_data_left[16]
.sym 45416 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 45469 fifo_in_data_left[16]
.sym 45484 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 45485 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 45489 buffer.left_mem[6][19]
.sym 45491 buffer.left_mem[6][16]
.sym 45493 buffer.left_mem[6][14]
.sym 45508 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 45511 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45513 fifo_in_data_right[17]
.sym 45514 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45521 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45533 in.shift_reg[14]
.sym 45539 in.wsdd_SB_LUT4_I2_O
.sym 45548 in.shift_reg[12]
.sym 45549 in.shift_reg[11]
.sym 45568 in.shift_reg[12]
.sym 45579 in.shift_reg[11]
.sym 45593 in.shift_reg[14]
.sym 45607 in.wsdd_SB_LUT4_I2_O
.sym 45608 pin_i2s_bclk$SB_IO_IN_$glb_clk
.sym 45609 smu_rst_$glb_sr
.sym 45610 buffer.left_mem[7][19]
.sym 45611 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45612 buffer.left_mem[7][3]
.sym 45614 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45622 fifo_in_data_left[19]
.sym 45624 fifo_in_data_right[17]
.sym 45626 fifo_in_data_right[19]
.sym 45628 fifo_in_data_left[20]
.sym 45629 in.shift_reg[14]
.sym 45630 fifo_in_data_right[20]
.sym 45632 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45634 in.shift_reg[12]
.sym 45635 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45637 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45638 fifo_in_data_left[16]
.sym 45641 fifo_in_data_right[17]
.sym 45644 buffer.left_mem[9][8]
.sym 45651 buffer.left_mem[10][16]
.sym 45652 fifo_in_data_left[16]
.sym 45653 buffer.left_mem[8][16]
.sym 45655 buffer.left_mem[1][16]
.sym 45656 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45657 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45658 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45659 buffer.left_mem[5][16]
.sym 45660 buffer.left_mem[4][16]
.sym 45661 buffer.left_mem[9][16]
.sym 45662 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45663 buffer.left_mem[6][16]
.sym 45664 buffer.left_mem[3][16]
.sym 45666 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45667 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45668 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45669 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 45671 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45674 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45677 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45679 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45681 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45684 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45685 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45686 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45687 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45690 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45691 buffer.left_mem[1][16]
.sym 45692 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45693 buffer.left_mem[8][16]
.sym 45696 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45697 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45698 buffer.left_mem[3][16]
.sym 45699 buffer.left_mem[6][16]
.sym 45709 fifo_in_data_left[16]
.sym 45720 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45721 buffer.left_mem[5][16]
.sym 45722 buffer.left_mem[4][16]
.sym 45723 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45726 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45727 buffer.left_mem[10][16]
.sym 45728 buffer.left_mem[9][16]
.sym 45729 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45730 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 45731 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 45733 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45734 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45735 buffer.left_mem[14][16]
.sym 45736 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 45738 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45739 buffer.left_mem[14][0]
.sym 45740 buffer.right_mem[14][21]
.sym 45746 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45748 fifo_in_data_left[19]
.sym 45750 fifo_in_data_left[20]
.sym 45752 fifo_in_data_left[17]
.sym 45754 fifo_in_data_left[16]
.sym 45756 buffer.left_mem[4][16]
.sym 45757 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45761 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45763 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45764 buffer.right_mem[11][21]
.sym 45766 fifo_in_data_left[14]
.sym 45767 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 45774 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45778 fifo_in_data_left[16]
.sym 45780 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45783 fifo_in_data_left[14]
.sym 45788 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45795 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45801 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45803 fifo_in_data_left[3]
.sym 45814 fifo_in_data_left[14]
.sym 45819 fifo_in_data_left[16]
.sym 45825 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45826 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45827 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45828 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45852 fifo_in_data_left[3]
.sym 45853 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45854 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 45856 buffer.left_mem[13][8]
.sym 45857 buffer.left_mem[13][12]
.sym 45860 buffer.right_mem[13][21]
.sym 45861 buffer.left_mem[13][15]
.sym 45862 buffer.left_mem[13][16]
.sym 45863 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45868 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45869 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45870 fifo_in_data_left[12]
.sym 45871 fifo_in_data_right[21]
.sym 45872 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45874 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45875 fifo_in_data_left[21]
.sym 45876 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45877 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45878 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45879 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45881 fifo_in_data_left[15]
.sym 45882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45883 fifo_in_data_right[19]
.sym 45884 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45885 buffer.left_mem[13][16]
.sym 45887 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45888 buffer.left_mem[14][0]
.sym 45891 fifo_in_data_left[3]
.sym 45897 fifo_in_data_left[15]
.sym 45898 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45900 buffer.left_mem[7][0]
.sym 45901 buffer.left_mem[9][15]
.sym 45902 fifo_in_data_left[8]
.sym 45908 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45909 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45910 buffer.left_mem[15][0]
.sym 45912 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45915 buffer.left_mem[2][16]
.sym 45917 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45918 buffer.left_mem[13][15]
.sym 45920 fifo_in_data_left[12]
.sym 45921 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45923 buffer.left_mem[11][16]
.sym 45926 fifo_in_data_left[0]
.sym 45928 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45930 buffer.left_mem[2][16]
.sym 45931 buffer.left_mem[11][16]
.sym 45932 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45933 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45936 buffer.left_mem[13][15]
.sym 45937 buffer.left_mem[9][15]
.sym 45938 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45939 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45942 fifo_in_data_left[0]
.sym 45948 buffer.left_mem[7][0]
.sym 45949 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45950 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45951 buffer.left_mem[15][0]
.sym 45956 fifo_in_data_left[15]
.sym 45962 fifo_in_data_left[8]
.sym 45972 fifo_in_data_left[12]
.sym 45976 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45977 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 45979 buffer.left_mem[11][0]
.sym 45980 buffer.left_mem[11][8]
.sym 45981 buffer.left_mem[11][16]
.sym 45982 buffer.right_mem[11][21]
.sym 45984 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45986 buffer.right_mem[11][8]
.sym 45988 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45989 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45995 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45996 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45999 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 46000 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46001 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46002 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46003 fifo_in_data_left[8]
.sym 46004 fifo_in_data_left[12]
.sym 46005 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46006 fifo_in_data_right[8]
.sym 46007 fifo_in_data_left[14]
.sym 46009 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46010 fifo_in_data_right[17]
.sym 46011 buffer.left_mem[9][4]
.sym 46012 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46014 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46020 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46023 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46024 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46026 buffer.left_mem[10][15]
.sym 46031 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46032 buffer.left_mem[1][0]
.sym 46033 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46034 buffer.left_mem[10][0]
.sym 46035 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46039 buffer.left_mem[4][0]
.sym 46041 fifo_in_data_left[4]
.sym 46047 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 46048 buffer.left_mem[14][0]
.sym 46049 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46050 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46056 fifo_in_data_left[4]
.sym 46065 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46067 buffer.left_mem[10][15]
.sym 46071 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46072 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46073 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46074 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46089 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46090 buffer.left_mem[1][0]
.sym 46091 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46092 buffer.left_mem[10][0]
.sym 46095 buffer.left_mem[14][0]
.sym 46096 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46097 buffer.left_mem[4][0]
.sym 46098 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46099 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 46100 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46102 buffer.right_mem[11][19]
.sym 46103 buffer.left_mem[11][19]
.sym 46104 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 46105 buffer.right_mem[11][17]
.sym 46106 buffer.left_mem[11][3]
.sym 46107 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46108 buffer.left_mem[11][5]
.sym 46109 buffer.left_mem[11][14]
.sym 46110 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46113 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46115 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46116 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46119 buffer.right_mem[11][8]
.sym 46120 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46121 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46122 buffer.left_mem[10][0]
.sym 46124 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46125 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46128 fifo_in_data_left[5]
.sym 46129 fifo_in_data_right[17]
.sym 46131 buffer.left_mem[11][5]
.sym 46132 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 46133 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46134 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 46135 fifo_in_data_left[16]
.sym 46136 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 46137 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 46145 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46146 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46148 fifo_in_data_left[0]
.sym 46149 fifo_in_data_right[21]
.sym 46150 buffer.left_mem[1][15]
.sym 46156 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46157 buffer.left_mem[0][15]
.sym 46158 fifo_in_data_left[15]
.sym 46159 buffer.left_mem[3][15]
.sym 46161 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 46164 fifo_in_data_left[12]
.sym 46167 buffer.left_mem[2][15]
.sym 46172 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46173 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46174 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46178 fifo_in_data_right[21]
.sym 46182 buffer.left_mem[0][15]
.sym 46183 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46184 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46185 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46189 fifo_in_data_left[12]
.sym 46196 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46197 buffer.left_mem[3][15]
.sym 46201 fifo_in_data_left[0]
.sym 46212 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46213 buffer.left_mem[2][15]
.sym 46214 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46215 buffer.left_mem[1][15]
.sym 46221 fifo_in_data_left[15]
.sym 46222 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 46223 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46227 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 46228 buffer.left_mem[0][12]
.sym 46229 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46230 buffer.right_mem[0][8]
.sym 46231 buffer.left_mem[0][8]
.sym 46232 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46235 fifo_in_data_right[17]
.sym 46237 fifo_in_data_left[20]
.sym 46238 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46240 fifo_in_data_left[19]
.sym 46241 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46244 fifo_out_data_left[8]
.sym 46245 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46248 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 46249 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 46250 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46251 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 46252 out.lr
.sym 46253 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 46254 fifo_out_data_left[15]
.sym 46255 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46256 buffer.left_mem[2][12]
.sym 46257 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46258 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 46259 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46260 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 46266 fifo_in_data_left[0]
.sym 46268 fifo_in_data_left[12]
.sym 46270 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46271 fifo_in_data_left[4]
.sym 46274 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46276 fifo_in_data_right[8]
.sym 46281 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46283 buffer.left_mem[9][4]
.sym 46288 fifo_in_data_left[5]
.sym 46290 buffer.left_mem[12][4]
.sym 46293 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46296 buffer.left_mem[15][12]
.sym 46297 buffer.left_mem[12][12]
.sym 46300 fifo_in_data_left[4]
.sym 46306 fifo_in_data_left[0]
.sym 46311 buffer.left_mem[12][12]
.sym 46312 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46313 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46314 buffer.left_mem[15][12]
.sym 46317 buffer.left_mem[12][4]
.sym 46318 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46319 buffer.left_mem[9][4]
.sym 46320 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46324 fifo_in_data_right[8]
.sym 46337 fifo_in_data_left[5]
.sym 46344 fifo_in_data_left[12]
.sym 46345 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46346 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46348 buffer.left_mem[14][3]
.sym 46349 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 46350 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 46351 buffer.left_mem[14][8]
.sym 46352 buffer.right_mem[14][8]
.sym 46354 buffer.right_mem[14][17]
.sym 46355 buffer.left_mem[14][12]
.sym 46361 fifo_in_data_left[21]
.sym 46362 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46364 buffer.left_mem[12][0]
.sym 46365 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46367 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46368 fifo_in_data_right[19]
.sym 46369 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46370 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46371 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 46372 fifo_in_data_left[3]
.sym 46374 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 46375 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46376 buffer.left_mem[2][15]
.sym 46377 buffer.right_mem[12][8]
.sym 46378 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 46379 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46380 fifo_in_data_left[15]
.sym 46381 fifo_out_data_right[8]
.sym 46382 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 46383 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46389 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 46390 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 46391 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 46392 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 46394 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 46395 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 46397 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 46398 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 46399 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 46400 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 46401 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 46402 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I0
.sym 46403 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 46404 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 46406 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 46407 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 46408 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 46409 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 46411 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 46412 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 46413 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 46414 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 46415 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 46416 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 46417 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 46418 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 46419 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I0
.sym 46420 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 46422 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 46423 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 46424 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 46425 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 46430 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 46431 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 46434 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 46435 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 46436 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 46437 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 46440 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 46441 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 46442 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 46443 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I0
.sym 46446 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 46447 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 46448 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 46449 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 46452 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 46453 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 46458 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 46459 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 46460 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 46461 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 46464 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 46465 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 46466 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I0
.sym 46467 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 46468 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 46469 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46470 smu_rst_$glb_sr
.sym 46471 buffer.left_mem[2][15]
.sym 46472 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46473 buffer.right_mem[2][17]
.sym 46474 buffer.left_mem[2][12]
.sym 46476 buffer.right_mem[2][8]
.sym 46477 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46478 buffer.left_mem[2][5]
.sym 46486 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46488 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46489 fifo_in_data_right[17]
.sym 46490 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46492 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 46496 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46497 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46499 buffer.right_mem[12][19]
.sym 46500 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 46501 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46502 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46503 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46504 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46506 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46512 buffer.right_mem[7][19]
.sym 46513 fifo_out_data_left[20]
.sym 46516 fifo_in_data_left[0]
.sym 46517 buffer.right_mem[12][19]
.sym 46518 fifo_out_data_left[8]
.sym 46521 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46522 out.lr
.sym 46525 fifo_out_data_right[20]
.sym 46531 fifo_in_data_left[11]
.sym 46532 fifo_in_data_left[3]
.sym 46533 out.lr
.sym 46535 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46539 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 46541 fifo_out_data_right[8]
.sym 46546 fifo_out_data_left[20]
.sym 46547 fifo_out_data_right[20]
.sym 46548 out.lr
.sym 46554 fifo_in_data_left[3]
.sym 46557 fifo_out_data_right[8]
.sym 46559 fifo_out_data_left[8]
.sym 46560 out.lr
.sym 46563 buffer.right_mem[12][19]
.sym 46564 buffer.right_mem[7][19]
.sym 46565 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46566 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46576 fifo_in_data_left[0]
.sym 46582 fifo_in_data_left[11]
.sym 46588 fifo_out_data_left[8]
.sym 46589 fifo_out_data_left[20]
.sym 46591 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 46592 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46596 buffer.left_mem[2][11]
.sym 46597 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46598 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 46599 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46601 buffer.left_mem[2][22]
.sym 46606 buffer.right_mem[7][19]
.sym 46607 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46608 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46609 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46610 buffer.right_mem[7][8]
.sym 46611 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 46612 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 46613 fifo_out_data_right[6]
.sym 46614 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46617 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 46618 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46619 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46620 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46623 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46624 fifo_out_data_right[12]
.sym 46625 fifo_in_data_left[5]
.sym 46628 buffer.right_mem[5][21]
.sym 46629 fifo_in_data_right[17]
.sym 46635 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46637 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46638 out.shift_data[24]
.sym 46640 buffer.left_mem[12][7]
.sym 46641 fifo_out_data_left[18]
.sym 46643 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46645 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46646 fifo_out_data_right[18]
.sym 46648 out.shift_data[22]
.sym 46649 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46650 buffer.left_mem[12][0]
.sym 46651 buffer.left_mem[5][0]
.sym 46652 fifo_in_data_right[17]
.sym 46653 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 46655 buffer.left_mem[11][12]
.sym 46656 out.lr
.sym 46657 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46658 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46660 buffer.left_mem[15][7]
.sym 46661 buffer.left_mem[10][12]
.sym 46663 fifo_in_data_left[14]
.sym 46664 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46668 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46669 out.shift_data[24]
.sym 46671 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46674 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46675 buffer.left_mem[12][0]
.sym 46676 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46677 buffer.left_mem[5][0]
.sym 46680 fifo_out_data_right[18]
.sym 46681 out.lr
.sym 46682 fifo_out_data_left[18]
.sym 46686 fifo_in_data_left[14]
.sym 46692 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46693 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46694 out.shift_data[22]
.sym 46698 buffer.left_mem[12][7]
.sym 46699 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46700 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46701 buffer.left_mem[15][7]
.sym 46707 fifo_in_data_right[17]
.sym 46710 buffer.left_mem[10][12]
.sym 46711 buffer.left_mem[11][12]
.sym 46712 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46713 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46714 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 46715 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46717 buffer.left_mem[5][0]
.sym 46719 buffer.left_mem[5][5]
.sym 46720 buffer.right_mem[5][21]
.sym 46721 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3
.sym 46722 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46723 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46724 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46726 fifo_in_data_right[19]
.sym 46729 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 46730 fifo_out_data_left[7]
.sym 46731 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 46732 fifo_out_data_right[18]
.sym 46733 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 46735 fifo_out_data_left[10]
.sym 46736 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 46738 fifo_out_data_right[22]
.sym 46739 fifo_in_data_left[22]
.sym 46740 fifo_out_data_left[17]
.sym 46741 buffer.left_mem[13][11]
.sym 46742 out.lr
.sym 46743 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46744 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46745 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 46747 buffer.left_mem[13][22]
.sym 46749 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46750 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46751 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46752 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 46760 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46763 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3
.sym 46765 out.shift_data[15]
.sym 46766 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3
.sym 46768 out.shift_data[16]
.sym 46769 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3
.sym 46776 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46777 out.shift_data[24]
.sym 46778 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3
.sym 46779 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3
.sym 46780 out.shift_data[14]
.sym 46781 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46782 out.bmc_phase_SB_LUT4_I2_O
.sym 46783 out.shift_data[17]
.sym 46785 out.shift_data[18]
.sym 46786 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3
.sym 46789 out.shift_data[15]
.sym 46791 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46793 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46794 out.shift_data[15]
.sym 46797 out.bmc_phase_SB_LUT4_I2_O
.sym 46799 out.shift_data[16]
.sym 46800 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3
.sym 46803 out.shift_data[15]
.sym 46804 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3
.sym 46806 out.bmc_phase_SB_LUT4_I2_O
.sym 46809 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3
.sym 46811 out.bmc_phase_SB_LUT4_I2_O
.sym 46812 out.shift_data[17]
.sym 46815 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3
.sym 46816 out.bmc_phase_SB_LUT4_I2_O
.sym 46818 out.shift_data[24]
.sym 46821 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46822 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46823 out.shift_data[16]
.sym 46828 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3
.sym 46829 out.shift_data[18]
.sym 46830 out.bmc_phase_SB_LUT4_I2_O
.sym 46833 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3
.sym 46834 out.shift_data[14]
.sym 46835 out.bmc_phase_SB_LUT4_I2_O
.sym 46838 out.spdif_clk_$glb_clk
.sym 46839 smu_rst_$glb_sr
.sym 46840 buffer.left_mem[15][22]
.sym 46844 buffer.left_mem[15][11]
.sym 46845 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 46852 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 46853 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46855 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3
.sym 46856 out.shift_data[17]
.sym 46857 fifo_out_data_left[12]
.sym 46858 fifo_in_data_right[21]
.sym 46859 fifo_out_data_right[6]
.sym 46860 out.shift_data[18]
.sym 46861 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46865 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 46866 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46867 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 46868 out.bmc_phase_SB_LUT4_I2_O
.sym 46869 out.shift_data[25]
.sym 46870 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 46873 fifo_in_data_left[11]
.sym 46881 buffer.right_mem[9][17]
.sym 46885 buffer.right_mem[1][17]
.sym 46886 fifo_in_data_left[12]
.sym 46891 fifo_in_data_left[11]
.sym 46892 fifo_out_data_right[11]
.sym 46893 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46899 fifo_out_data_left[11]
.sym 46900 fifo_in_data_right[15]
.sym 46902 out.lr
.sym 46909 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46920 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46921 buffer.right_mem[9][17]
.sym 46922 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46923 buffer.right_mem[1][17]
.sym 46926 fifo_out_data_left[11]
.sym 46927 out.lr
.sym 46928 fifo_out_data_right[11]
.sym 46934 fifo_in_data_right[15]
.sym 46944 fifo_in_data_left[11]
.sym 46953 fifo_in_data_left[12]
.sym 46960 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 46961 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 46963 out.shift_data[1]
.sym 46964 out.shift_data[3]
.sym 46966 out.shift_data[2]
.sym 46967 out.shift_data[26]
.sym 46969 out.shift_data[4]
.sym 46970 out.shift_data[0]
.sym 46979 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I0
.sym 46980 fifo_out_data_right[11]
.sym 46983 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46984 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46985 buffer.right_mem[9][17]
.sym 46988 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46989 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46990 buffer.right_mem[11][15]
.sym 46994 buffer.left_mem[11][11]
.sym 46995 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46996 buffer.left_mem[1][11]
.sym 46997 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46998 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47006 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47012 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47013 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47014 buffer.right_mem[13][22]
.sym 47015 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 47016 fifo_in_data_left[22]
.sym 47017 fifo_in_data_right[3]
.sym 47020 fifo_in_data_right[22]
.sym 47023 fifo_in_data_left[11]
.sym 47026 out.shift_data[4]
.sym 47028 fifo_in_data_right[11]
.sym 47033 buffer.right_mem[5][22]
.sym 47034 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47040 fifo_in_data_left[11]
.sym 47049 fifo_in_data_right[22]
.sym 47057 fifo_in_data_left[22]
.sym 47061 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47062 buffer.right_mem[13][22]
.sym 47063 buffer.right_mem[5][22]
.sym 47064 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47067 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47068 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47070 out.shift_data[4]
.sym 47073 fifo_in_data_right[3]
.sym 47081 fifo_in_data_right[11]
.sym 47083 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 47084 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47086 buffer.right_mem[0][11]
.sym 47087 buffer.right_mem[0][23]
.sym 47088 buffer.left_mem[0][22]
.sym 47091 buffer.left_mem[0][2]
.sym 47092 buffer.left_mem[0][1]
.sym 47093 buffer.left_mem[0][11]
.sym 47098 fifo_in_data_right[22]
.sym 47100 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47101 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 47102 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47103 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 47104 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47106 fifo_in_data_right[23]
.sym 47108 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 47109 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 47110 out.shift_data_SB_DFFNR_Q_24_D_SB_LUT4_O_I3
.sym 47114 out.shift_data[26]
.sym 47115 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47116 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47117 buffer.left_mem[4][22]
.sym 47119 buffer.right_mem[0][11]
.sym 47120 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47121 fifo_in_data_right[17]
.sym 47129 fifo_in_data_left[2]
.sym 47133 buffer.right_mem[13][3]
.sym 47135 buffer.right_mem[1][3]
.sym 47136 fifo_in_data_left[22]
.sym 47143 fifo_in_data_left[11]
.sym 47145 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47148 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47151 fifo_in_data_right[3]
.sym 47156 fifo_in_data_right[11]
.sym 47158 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47163 fifo_in_data_right[3]
.sym 47172 fifo_in_data_left[11]
.sym 47179 fifo_in_data_right[11]
.sym 47184 fifo_in_data_left[2]
.sym 47198 fifo_in_data_left[22]
.sym 47202 buffer.right_mem[1][3]
.sym 47203 buffer.right_mem[13][3]
.sym 47204 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47205 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47206 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47207 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47210 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I0
.sym 47213 buffer.right_mem[2][11]
.sym 47215 buffer.right_mem[2][23]
.sym 47222 fifo_in_data_left[22]
.sym 47227 out.bmc_phase_SB_LUT4_I2_O
.sym 47228 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 47232 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47237 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47238 buffer.left_mem[1][2]
.sym 47241 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 47242 out.shift_data[3]
.sym 47243 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47244 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 47252 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47253 fifo_in_data_left[22]
.sym 47256 buffer.right_mem[13][11]
.sym 47258 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47259 buffer.right_mem[5][11]
.sym 47261 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47262 fifo_in_data_right[11]
.sym 47263 fifo_in_data_left[1]
.sym 47264 buffer.left_mem[0][1]
.sym 47265 fifo_in_data_left[2]
.sym 47267 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47268 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47269 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47270 buffer.left_mem[4][1]
.sym 47271 buffer.right_mem[4][11]
.sym 47278 buffer.right_mem[2][11]
.sym 47283 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47284 buffer.right_mem[2][11]
.sym 47285 buffer.right_mem[5][11]
.sym 47286 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47289 fifo_in_data_left[22]
.sym 47295 buffer.left_mem[4][1]
.sym 47296 buffer.left_mem[0][1]
.sym 47297 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47298 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47302 fifo_in_data_left[2]
.sym 47307 fifo_in_data_left[1]
.sym 47313 fifo_in_data_right[11]
.sym 47319 buffer.right_mem[13][11]
.sym 47320 buffer.right_mem[4][11]
.sym 47321 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47322 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47329 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47330 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47335 buffer.right_mem[14][11]
.sym 47337 buffer.left_mem[14][11]
.sym 47345 buffer.right_mem[2][23]
.sym 47348 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47349 out.bmc_phase_SB_LUT4_I2_O
.sym 47350 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47353 fifo_out_data_left[11]
.sym 47354 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47355 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 47361 fifo_in_data_left[11]
.sym 47362 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 47375 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47376 buffer.right_mem[7][11]
.sym 47377 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47378 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47379 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47380 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47381 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47382 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47383 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47384 buffer.left_mem[4][2]
.sym 47385 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47386 fifo_in_data_right[11]
.sym 47387 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47388 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47389 buffer.right_mem[0][11]
.sym 47390 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47391 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47392 buffer.right_mem[14][11]
.sym 47395 smu.state_fclk_SB_LUT4_I1_1_O
.sym 47396 fifo_in_data_left[1]
.sym 47397 buffer.left_mem[10][2]
.sym 47398 buffer.left_mem[1][2]
.sym 47400 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47402 out.shift_data[3]
.sym 47403 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47404 buffer.right_mem[8][11]
.sym 47406 out.shift_data[3]
.sym 47408 smu.state_fclk_SB_LUT4_I1_1_O
.sym 47409 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47412 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47413 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47414 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47415 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47418 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47419 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47420 buffer.right_mem[8][11]
.sym 47421 buffer.right_mem[14][11]
.sym 47425 fifo_in_data_right[11]
.sym 47430 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47431 buffer.right_mem[7][11]
.sym 47432 buffer.right_mem[0][11]
.sym 47433 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47436 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47437 buffer.left_mem[1][2]
.sym 47438 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47439 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47443 fifo_in_data_left[1]
.sym 47448 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47449 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47450 buffer.left_mem[10][2]
.sym 47451 buffer.left_mem[4][2]
.sym 47452 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47453 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47455 buffer.right_mem[12][17]
.sym 47459 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47468 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47472 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47475 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47476 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47498 smu.state_fclk_SB_LUT4_I2_O
.sym 47500 buffer.count[4]
.sym 47501 smu.state_fclk_SB_LUT4_I2_O
.sym 47507 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 47511 buffer.count[0]
.sym 47512 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 47518 buffer.count[3]
.sym 47522 buffer.count[1]
.sym 47524 buffer.count[2]
.sym 47526 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 47528 $nextpnr_ICESTORM_LC_2$O
.sym 47531 buffer.count[0]
.sym 47534 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 47537 buffer.count[1]
.sym 47540 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 47542 buffer.count[2]
.sym 47544 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 47546 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 47548 buffer.count[3]
.sym 47550 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 47553 buffer.count[4]
.sym 47554 smu.state_fclk_SB_LUT4_I2_O
.sym 47555 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 47556 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 47565 buffer.count[4]
.sym 47566 smu.state_fclk_SB_LUT4_I2_O
.sym 47567 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 47568 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 47573 smu.state_fclk_SB_LUT4_I2_O
.sym 47575 smu.state_fclk_SB_LUT4_I2_O
.sym 47576 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47577 smu_rst_$glb_sr
.sym 47579 buffer.right_mem[10][17]
.sym 47583 buffer.left_mem[10][11]
.sym 47591 out.bmc_phase_SB_DFFNER_Q_E
.sym 47594 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47598 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 47601 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 47603 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 47613 fifo_in_data_right[17]
.sym 47621 smu.state_fclk
.sym 47624 buffer.count[1]
.sym 47625 buffer.count[3]
.sym 47629 $PACKER_VCC_NET
.sym 47631 buffer.count[4]
.sym 47633 buffer.count[2]
.sym 47634 buffer.count[0]
.sym 47650 smu.state_fclk_SB_LUT4_I2_I3
.sym 47665 $PACKER_VCC_NET
.sym 47683 smu.state_fclk
.sym 47685 smu.state_fclk_SB_LUT4_I2_I3
.sym 47688 smu.state_fclk
.sym 47689 buffer.count[4]
.sym 47690 smu.state_fclk_SB_LUT4_I2_I3
.sym 47694 buffer.count[2]
.sym 47695 buffer.count[3]
.sym 47696 buffer.count[1]
.sym 47697 buffer.count[0]
.sym 47699 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47700 smu_rst_$glb_sr
.sym 47710 fifo_in_data_right[17]
.sym 47717 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47721 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 47742 buffer.count[4]
.sym 47744 $PACKER_VCC_NET
.sym 47746 buffer.count[3]
.sym 47747 buffer.count[1]
.sym 47748 buffer.count[0]
.sym 47749 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 47750 buffer.count[4]
.sym 47752 $PACKER_VCC_NET
.sym 47755 smu.state_fclk_SB_LUT4_I2_O
.sym 47756 buffer.count[2]
.sym 47763 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 47767 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 47768 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 47769 smu.state_fclk_SB_LUT4_I2_O
.sym 47774 $nextpnr_ICESTORM_LC_0$O
.sym 47777 buffer.count[0]
.sym 47780 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 47782 $PACKER_VCC_NET
.sym 47783 buffer.count[1]
.sym 47784 buffer.count[0]
.sym 47786 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 47788 buffer.count[2]
.sym 47789 $PACKER_VCC_NET
.sym 47790 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 47792 $nextpnr_ICESTORM_LC_1$I3
.sym 47794 buffer.count[3]
.sym 47795 $PACKER_VCC_NET
.sym 47796 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 47802 $nextpnr_ICESTORM_LC_1$I3
.sym 47805 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 47806 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 47807 buffer.count[4]
.sym 47808 smu.state_fclk_SB_LUT4_I2_O
.sym 47811 smu.state_fclk_SB_LUT4_I2_O
.sym 47812 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 47813 buffer.count[4]
.sym 47814 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 47817 buffer.count[1]
.sym 47820 buffer.count[0]
.sym 47821 smu.state_fclk_SB_LUT4_I2_O
.sym 47822 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 47823 smu_rst_$glb_sr
.sym 47968 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48329 $PACKER_VCC_NET
.sym 48686 $PACKER_GND_NET
.sym 48810 clk
.sym 48825 $PACKER_GND_NET
.sym 48880 clk
.sym 48882 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48897 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49201 buffer.left_mem[5][19]
.sym 49227 buffer.left_mem[12][19]
.sym 49238 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 49256 fifo_in_data_left[19]
.sym 49269 fifo_in_data_left[19]
.sym 49315 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 49316 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 49318 buffer.left_mem[0][16]
.sym 49321 buffer.right_mem[0][19]
.sym 49325 buffer.left_mem[0][19]
.sym 49342 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49350 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49353 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49359 fifo_in_data_left[14]
.sym 49370 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 49372 fifo_in_data_left[19]
.sym 49383 fifo_in_data_left[16]
.sym 49406 fifo_in_data_left[19]
.sym 49419 fifo_in_data_left[16]
.sym 49430 fifo_in_data_left[14]
.sym 49438 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 49439 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 49441 buffer.right_mem[10][21]
.sym 49442 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 49443 buffer.left_mem[10][19]
.sym 49444 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49445 buffer.left_mem[10][16]
.sym 49447 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49448 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49456 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 49458 fifo_in_data_right[20]
.sym 49463 fifo_in_data_left[14]
.sym 49467 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49469 fifo_in_data_left[3]
.sym 49472 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49476 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 49482 buffer.left_mem[0][16]
.sym 49483 buffer.left_mem[13][16]
.sym 49485 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49486 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49488 fifo_in_data_left[19]
.sym 49490 buffer.left_mem[7][19]
.sym 49492 buffer.left_mem[6][19]
.sym 49495 fifo_in_data_left[3]
.sym 49500 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 49502 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49513 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49517 fifo_in_data_left[19]
.sym 49521 buffer.left_mem[7][19]
.sym 49522 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49523 buffer.left_mem[6][19]
.sym 49524 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49529 fifo_in_data_left[3]
.sym 49539 buffer.left_mem[0][16]
.sym 49540 buffer.left_mem[13][16]
.sym 49541 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49542 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49561 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 49562 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 49565 buffer.left_mem[15][15]
.sym 49566 buffer.left_mem[15][0]
.sym 49567 buffer.right_mem[15][20]
.sym 49568 buffer.left_mem[15][16]
.sym 49570 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49578 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49581 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49582 fifo_in_data_right[20]
.sym 49583 fifo_in_data_left[3]
.sym 49584 fifo_in_data_right[19]
.sym 49587 buffer.left_mem[13][16]
.sym 49589 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49590 fifo_in_data_right[19]
.sym 49594 fifo_in_data_right[17]
.sym 49595 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49599 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49606 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49607 buffer.left_mem[14][16]
.sym 49609 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49610 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49613 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49614 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49617 buffer.right_mem[13][21]
.sym 49619 fifo_in_data_right[21]
.sym 49621 buffer.right_mem[4][21]
.sym 49624 fifo_in_data_left[16]
.sym 49625 buffer.left_mem[15][16]
.sym 49626 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49627 buffer.right_mem[11][21]
.sym 49628 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49630 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49632 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49634 fifo_in_data_left[0]
.sym 49635 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49636 buffer.right_mem[14][21]
.sym 49638 buffer.right_mem[4][21]
.sym 49639 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49640 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49641 buffer.right_mem[13][21]
.sym 49644 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49645 buffer.right_mem[14][21]
.sym 49646 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49647 buffer.right_mem[11][21]
.sym 49651 fifo_in_data_left[16]
.sym 49656 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49657 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49658 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49659 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49668 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49669 buffer.left_mem[15][16]
.sym 49670 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49671 buffer.left_mem[14][16]
.sym 49676 fifo_in_data_left[0]
.sym 49680 fifo_in_data_right[21]
.sym 49684 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49685 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 49687 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49688 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49689 buffer.left_mem[12][15]
.sym 49690 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49691 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49692 buffer.left_mem[12][8]
.sym 49694 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 49700 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49701 fifo_in_data_right[8]
.sym 49704 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49705 fifo_in_data_left[8]
.sym 49707 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49710 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49713 fifo_in_data_left[15]
.sym 49714 fifo_in_data_right[21]
.sym 49715 buffer.left_mem[4][8]
.sym 49716 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 49717 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49718 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 49721 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 49722 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 49729 buffer.left_mem[11][8]
.sym 49731 fifo_in_data_left[15]
.sym 49733 fifo_in_data_left[16]
.sym 49738 fifo_in_data_right[21]
.sym 49740 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49744 buffer.left_mem[13][8]
.sym 49746 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 49749 fifo_in_data_left[12]
.sym 49752 fifo_in_data_left[8]
.sym 49755 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49762 fifo_in_data_left[8]
.sym 49767 fifo_in_data_left[12]
.sym 49788 fifo_in_data_right[21]
.sym 49793 fifo_in_data_left[15]
.sym 49798 fifo_in_data_left[16]
.sym 49803 buffer.left_mem[11][8]
.sym 49804 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49805 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49806 buffer.left_mem[13][8]
.sym 49807 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 49808 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 49810 buffer.left_mem[10][8]
.sym 49811 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49812 buffer.left_mem[10][21]
.sym 49813 buffer.left_mem[10][15]
.sym 49814 buffer.left_mem[10][14]
.sym 49815 buffer.right_mem[10][19]
.sym 49816 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49817 buffer.left_mem[10][0]
.sym 49822 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49823 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49825 buffer.left_mem[9][8]
.sym 49826 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49827 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 49828 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 49829 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49831 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49832 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49833 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49835 fifo_in_data_left[0]
.sym 49836 fifo_in_data_left[21]
.sym 49837 fifo_in_data_left[12]
.sym 49839 buffer.left_mem[8][0]
.sym 49840 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49842 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49844 buffer.left_mem[3][12]
.sym 49845 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49851 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49859 fifo_in_data_left[0]
.sym 49863 buffer.left_mem[8][0]
.sym 49865 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49867 buffer.left_mem[11][0]
.sym 49869 fifo_in_data_right[8]
.sym 49874 fifo_in_data_right[21]
.sym 49876 fifo_in_data_left[8]
.sym 49880 fifo_in_data_left[16]
.sym 49887 fifo_in_data_left[0]
.sym 49891 fifo_in_data_left[8]
.sym 49898 fifo_in_data_left[16]
.sym 49904 fifo_in_data_right[21]
.sym 49914 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49915 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49916 buffer.left_mem[8][0]
.sym 49917 buffer.left_mem[11][0]
.sym 49927 fifo_in_data_right[8]
.sym 49930 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 49931 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 49933 buffer.left_mem[3][19]
.sym 49934 buffer.left_mem[3][0]
.sym 49935 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49936 buffer.left_mem[3][12]
.sym 49937 buffer.right_mem[3][19]
.sym 49938 buffer.left_mem[3][8]
.sym 49939 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49940 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49945 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49946 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49947 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49948 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 49949 fifo_in_data_left[14]
.sym 49952 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49954 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49955 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49956 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49957 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 49958 fifo_in_data_right[8]
.sym 49959 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49961 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 49962 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49963 buffer.left_mem[11][14]
.sym 49964 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 49965 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49966 fifo_in_data_left[3]
.sym 49968 buffer.left_mem[3][0]
.sym 49976 fifo_in_data_right[19]
.sym 49980 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49982 fifo_in_data_left[14]
.sym 49984 fifo_in_data_left[3]
.sym 49985 fifo_in_data_right[17]
.sym 49986 buffer.left_mem[11][3]
.sym 49988 fifo_in_data_left[19]
.sym 49991 buffer.left_mem[11][19]
.sym 49992 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50000 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50001 fifo_in_data_left[5]
.sym 50007 fifo_in_data_right[19]
.sym 50015 fifo_in_data_left[19]
.sym 50019 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50020 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50021 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50022 buffer.left_mem[11][19]
.sym 50028 fifo_in_data_right[17]
.sym 50032 fifo_in_data_left[3]
.sym 50037 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50039 buffer.left_mem[11][3]
.sym 50043 fifo_in_data_left[5]
.sym 50049 fifo_in_data_left[14]
.sym 50053 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 50054 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50056 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 50057 buffer.left_mem[8][19]
.sym 50058 buffer.left_mem[8][0]
.sym 50059 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 50060 buffer.right_mem[8][19]
.sym 50061 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50063 buffer.right_mem[8][8]
.sym 50068 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50070 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50072 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50073 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50074 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50075 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50076 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50078 buffer.left_mem[8][8]
.sym 50079 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50080 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50081 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50082 fifo_in_data_right[17]
.sym 50083 buffer.right_mem[11][17]
.sym 50086 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50089 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50090 fifo_in_data_right[19]
.sym 50091 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50097 fifo_in_data_left[12]
.sym 50098 fifo_in_data_left[8]
.sym 50099 fifo_in_data_right[8]
.sym 50100 buffer.left_mem[0][12]
.sym 50104 buffer.left_mem[14][12]
.sym 50105 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50106 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50107 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50113 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50115 buffer.left_mem[1][12]
.sym 50117 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50119 buffer.left_mem[2][12]
.sym 50120 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50125 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50128 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50142 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50143 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50144 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50145 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50149 fifo_in_data_left[12]
.sym 50154 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50155 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50156 buffer.left_mem[2][12]
.sym 50157 buffer.left_mem[0][12]
.sym 50163 fifo_in_data_right[8]
.sym 50167 fifo_in_data_left[8]
.sym 50172 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50173 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50174 buffer.left_mem[14][12]
.sym 50175 buffer.left_mem[1][12]
.sym 50176 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 50177 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50179 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50180 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 50181 buffer.right_mem[9][19]
.sym 50184 buffer.left_mem[9][20]
.sym 50185 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 50186 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50191 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50192 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50195 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50196 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50198 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50199 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50201 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50203 fifo_in_data_right[21]
.sym 50206 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 50207 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50208 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 50210 buffer.right_mem[0][8]
.sym 50211 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50212 buffer.right_mem[5][19]
.sym 50213 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 50214 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 50222 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50226 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50228 fifo_in_data_right[8]
.sym 50229 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50230 fifo_in_data_right[17]
.sym 50232 buffer.left_mem[11][5]
.sym 50234 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50236 fifo_in_data_left[3]
.sym 50237 fifo_in_data_left[12]
.sym 50238 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50243 buffer.right_mem[11][17]
.sym 50244 fifo_in_data_left[8]
.sym 50250 buffer.right_mem[14][17]
.sym 50251 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50253 fifo_in_data_left[3]
.sym 50259 buffer.right_mem[11][17]
.sym 50260 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50261 buffer.right_mem[14][17]
.sym 50262 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50265 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50266 buffer.left_mem[11][5]
.sym 50267 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50268 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50271 fifo_in_data_left[8]
.sym 50280 fifo_in_data_right[8]
.sym 50292 fifo_in_data_right[17]
.sym 50297 fifo_in_data_left[12]
.sym 50299 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50300 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50302 buffer.left_mem[7][8]
.sym 50306 buffer.right_mem[7][19]
.sym 50307 buffer.right_mem[7][8]
.sym 50308 buffer.left_mem[7][20]
.sym 50309 buffer.left_mem[7][12]
.sym 50314 buffer.left_mem[14][3]
.sym 50315 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50316 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50320 buffer.left_mem[5][17]
.sym 50321 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50322 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50323 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50324 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50326 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50327 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50328 fifo_in_data_left[0]
.sym 50329 buffer.right_mem[4][8]
.sym 50330 fifo_in_data_left[12]
.sym 50332 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50334 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50335 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50336 fifo_in_data_left[21]
.sym 50337 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50345 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 50348 buffer.right_mem[2][8]
.sym 50350 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50352 buffer.right_mem[12][8]
.sym 50354 fifo_in_data_right[17]
.sym 50355 fifo_in_data_left[15]
.sym 50356 fifo_in_data_left[12]
.sym 50358 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50366 buffer.left_mem[2][5]
.sym 50369 fifo_in_data_right[8]
.sym 50370 fifo_in_data_left[5]
.sym 50379 fifo_in_data_left[15]
.sym 50382 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50384 buffer.left_mem[2][5]
.sym 50390 fifo_in_data_right[17]
.sym 50397 fifo_in_data_left[12]
.sym 50408 fifo_in_data_right[8]
.sym 50412 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50413 buffer.right_mem[2][8]
.sym 50414 buffer.right_mem[12][8]
.sym 50415 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50419 fifo_in_data_left[5]
.sym 50422 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 50423 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50425 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 50426 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 50428 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50429 buffer.right_mem[5][19]
.sym 50430 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50431 buffer.left_mem[5][22]
.sym 50432 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50438 buffer.left_mem[7][20]
.sym 50439 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50440 fifo_out_data_left[10]
.sym 50441 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 50443 buffer.right_mem[2][17]
.sym 50444 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 50446 buffer.left_mem[11][20]
.sym 50447 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50448 out.lr
.sym 50449 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50450 fifo_in_data_right[8]
.sym 50451 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50452 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 50453 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 50454 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 50455 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50457 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50458 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50468 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50469 fifo_in_data_left[11]
.sym 50471 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50476 buffer.left_mem[2][11]
.sym 50477 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50483 buffer.left_mem[3][11]
.sym 50484 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 50486 buffer.left_mem[13][11]
.sym 50487 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50488 buffer.left_mem[6][11]
.sym 50492 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50493 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50495 fifo_in_data_left[22]
.sym 50514 fifo_in_data_left[11]
.sym 50517 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50518 buffer.left_mem[13][11]
.sym 50519 buffer.left_mem[2][11]
.sym 50520 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50523 buffer.left_mem[6][11]
.sym 50524 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50525 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50526 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50529 buffer.left_mem[3][11]
.sym 50532 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50544 fifo_in_data_left[22]
.sym 50545 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 50546 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50548 buffer.right_mem[9][8]
.sym 50549 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50550 buffer.left_mem[9][21]
.sym 50551 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50552 buffer.left_mem[9][22]
.sym 50561 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50562 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50563 fifo_in_data_left[11]
.sym 50564 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 50565 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50569 fifo_in_data_left[23]
.sym 50570 fifo_out_data_right[8]
.sym 50571 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 50573 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50574 fifo_in_data_right[17]
.sym 50575 buffer.left_mem[7][21]
.sym 50579 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50580 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 50581 fifo_in_data_right[22]
.sym 50582 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50583 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50589 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50590 fifo_in_data_right[21]
.sym 50592 fifo_in_data_left[5]
.sym 50593 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50595 fifo_out_data_left[12]
.sym 50596 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50599 fifo_out_data_right[12]
.sym 50600 fifo_in_data_left[0]
.sym 50601 out.shift_data[25]
.sym 50604 buffer.left_mem[2][22]
.sym 50607 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 50608 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50612 buffer.left_mem[13][22]
.sym 50613 out.lr
.sym 50615 buffer.left_mem[5][5]
.sym 50616 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50622 fifo_in_data_left[0]
.sym 50637 fifo_in_data_left[5]
.sym 50642 fifo_in_data_right[21]
.sym 50646 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50647 out.shift_data[25]
.sym 50649 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50652 buffer.left_mem[5][5]
.sym 50653 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50658 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50659 buffer.left_mem[13][22]
.sym 50660 buffer.left_mem[2][22]
.sym 50661 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50664 fifo_out_data_right[12]
.sym 50666 out.lr
.sym 50667 fifo_out_data_left[12]
.sym 50668 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 50669 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50671 buffer.right_mem[9][17]
.sym 50672 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50673 buffer.left_mem[9][11]
.sym 50674 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 50676 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 50677 buffer.right_mem[9][22]
.sym 50686 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50689 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50695 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 50696 fifo_in_data_left[22]
.sym 50697 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 50698 fifo_in_data_left[2]
.sym 50699 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50700 fifo_in_data_left[21]
.sym 50702 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 50703 fifo_in_data_right[21]
.sym 50704 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50706 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 50712 fifo_in_data_left[22]
.sym 50715 buffer.left_mem[4][22]
.sym 50719 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50721 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50728 buffer.left_mem[15][22]
.sym 50736 fifo_in_data_left[11]
.sym 50739 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50747 fifo_in_data_left[22]
.sym 50770 fifo_in_data_left[11]
.sym 50775 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50776 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50777 buffer.left_mem[4][22]
.sym 50778 buffer.left_mem[15][22]
.sym 50791 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50792 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 50794 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 50795 buffer.left_mem[7][21]
.sym 50796 buffer.right_mem[7][22]
.sym 50797 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3
.sym 50798 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50799 buffer.right_mem[7][21]
.sym 50800 buffer.left_mem[7][22]
.sym 50801 buffer.left_mem[7][11]
.sym 50807 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50808 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50809 buffer.left_mem[4][22]
.sym 50813 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50814 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50816 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 50818 buffer.left_mem[9][11]
.sym 50819 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50820 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2
.sym 50823 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50824 fifo_in_data_left[1]
.sym 50825 buffer.right_mem[4][8]
.sym 50826 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50829 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50835 out.bmc_phase_SB_LUT4_I2_O
.sym 50838 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2
.sym 50840 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3
.sym 50842 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50843 out.bmc_phase_SB_LUT4_I2_O
.sym 50844 out.shift_data[25]
.sym 50846 out.shift_data[2]
.sym 50850 out.shift_data[0]
.sym 50851 out.shift_data[1]
.sym 50854 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3
.sym 50855 out.shift_data_SB_DFFNR_Q_24_D_SB_LUT4_O_I3
.sym 50858 out.shift_data[0]
.sym 50859 out.shift_data[1]
.sym 50860 out.shift_data[3]
.sym 50868 out.shift_data[1]
.sym 50869 out.shift_data[0]
.sym 50870 out.bmc_phase_SB_LUT4_I2_O
.sym 50871 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50874 out.bmc_phase_SB_LUT4_I2_O
.sym 50875 out.shift_data_SB_DFFNR_Q_24_D_SB_LUT4_O_I3
.sym 50877 out.shift_data[2]
.sym 50886 out.shift_data[1]
.sym 50887 out.bmc_phase_SB_LUT4_I2_O
.sym 50888 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50889 out.shift_data[2]
.sym 50892 out.shift_data[25]
.sym 50894 out.bmc_phase_SB_LUT4_I2_O
.sym 50895 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3
.sym 50904 out.bmc_phase_SB_LUT4_I2_O
.sym 50905 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3
.sym 50906 out.shift_data[3]
.sym 50910 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50911 out.bmc_phase_SB_LUT4_I2_O
.sym 50912 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2
.sym 50913 out.shift_data[0]
.sym 50915 out.spdif_clk_$glb_clk
.sym 50916 smu_rst_$glb_sr
.sym 50917 buffer.left_mem[14][22]
.sym 50919 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50920 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50921 buffer.right_mem[14][23]
.sym 50922 buffer.left_mem[14][21]
.sym 50923 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50924 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50930 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50932 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50933 out.shift_data[3]
.sym 50936 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50938 out.lr
.sym 50942 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50943 fifo_in_data_right[8]
.sym 50944 buffer.right_mem[5][23]
.sym 50946 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 50947 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50948 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50949 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50950 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50951 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50952 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 50958 fifo_in_data_left[11]
.sym 50966 fifo_in_data_left[22]
.sym 50968 fifo_in_data_left[2]
.sym 50981 fifo_in_data_right[23]
.sym 50982 fifo_in_data_right[11]
.sym 50984 fifo_in_data_left[1]
.sym 50992 fifo_in_data_right[11]
.sym 50999 fifo_in_data_right[23]
.sym 51004 fifo_in_data_left[22]
.sym 51023 fifo_in_data_left[2]
.sym 51030 fifo_in_data_left[1]
.sym 51034 fifo_in_data_left[11]
.sym 51037 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 51038 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 51041 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51042 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I1
.sym 51043 buffer.right_mem[4][8]
.sym 51044 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 51045 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51046 buffer.left_mem[4][11]
.sym 51047 buffer.right_mem[4][17]
.sym 51052 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 51053 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51056 fifo_in_data_left[11]
.sym 51057 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51058 out.lr
.sym 51059 out.bmc_phase_SB_LUT4_I2_O
.sym 51062 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51065 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51066 fifo_in_data_right[17]
.sym 51067 fifo_in_data_right[23]
.sym 51068 fifo_in_data_right[11]
.sym 51069 fifo_in_data_left[11]
.sym 51070 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 51071 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 51073 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51074 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 51075 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51083 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51091 fifo_in_data_right[23]
.sym 51094 buffer.left_mem[14][11]
.sym 51095 buffer.left_mem[11][11]
.sym 51099 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 51106 fifo_in_data_right[11]
.sym 51111 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51120 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51121 buffer.left_mem[14][11]
.sym 51122 buffer.left_mem[11][11]
.sym 51123 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51138 fifo_in_data_right[11]
.sym 51151 fifo_in_data_right[23]
.sym 51160 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 51161 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 51163 buffer.right_mem[5][17]
.sym 51164 buffer.right_mem[5][23]
.sym 51166 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51168 buffer.left_mem[5][11]
.sym 51169 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51170 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 51177 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51179 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I0
.sym 51185 buffer.left_mem[1][11]
.sym 51188 buffer.right_mem[3][17]
.sym 51189 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 51190 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 51197 buffer.left_mem[10][11]
.sym 51198 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 51206 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51228 fifo_in_data_right[11]
.sym 51229 fifo_in_data_left[11]
.sym 51255 fifo_in_data_right[11]
.sym 51268 fifo_in_data_left[11]
.sym 51283 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51284 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 51289 buffer.right_mem[6][17]
.sym 51291 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51292 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51293 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 51299 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51300 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51301 out.shift_data[26]
.sym 51304 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51305 out.lr
.sym 51317 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 51334 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51336 buffer.right_mem[10][17]
.sym 51338 fifo_in_data_right[17]
.sym 51340 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51345 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 51351 buffer.right_mem[12][17]
.sym 51360 fifo_in_data_right[17]
.sym 51384 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51385 buffer.right_mem[12][17]
.sym 51386 buffer.right_mem[10][17]
.sym 51387 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51406 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 51407 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 51409 buffer.right_mem[3][17]
.sym 51410 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 51414 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 51416 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O
.sym 51417 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 51422 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51423 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 51426 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 51427 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 51430 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51433 buffer.right_mem[13][17]
.sym 51462 fifo_in_data_left[11]
.sym 51476 fifo_in_data_right[17]
.sym 51491 fifo_in_data_right[17]
.sym 51515 fifo_in_data_left[11]
.sym 51529 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 51530 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 51538 buffer.right_mem[13][17]
.sym 51548 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 51553 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 51563 fifo_in_data_right[17]
.sym 51566 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O
.sym 52054 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O
.sym 52546 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O
.sym 52675 smu_rst
.sym 52683 smu_rst
.sym 52701 smu_rst
.sym 52713 pin_i2s_bclk$SB_IO_IN
.sym 52733 pin_i2s_bclk$SB_IO_IN
.sym 52755 buffer.left_mem[5][19]
.sym 52929 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 53030 buffer.left_mem[13][19]
.sym 53051 buffer.left_mem[13][19]
.sym 53057 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 53068 fifo_in_data_left[19]
.sym 53094 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 53137 fifo_in_data_left[19]
.sym 53146 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 53147 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53149 buffer.right_mem[3][21]
.sym 53150 buffer.right_mem[3][20]
.sym 53162 fifo_in_data_left[20]
.sym 53163 fifo_in_data_left[17]
.sym 53170 fifo_in_data_left[17]
.sym 53172 fifo_in_data_left[19]
.sym 53175 buffer.right_mem[4][21]
.sym 53179 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53180 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 53208 fifo_in_data_right[19]
.sym 53210 fifo_in_data_left[16]
.sym 53214 fifo_in_data_left[19]
.sym 53225 fifo_in_data_left[16]
.sym 53244 fifo_in_data_right[19]
.sym 53265 fifo_in_data_left[19]
.sym 53269 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 53270 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53273 buffer.right_mem[4][20]
.sym 53274 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53275 buffer.left_mem[4][12]
.sym 53277 buffer.left_mem[4][19]
.sym 53278 buffer.left_mem[4][16]
.sym 53279 buffer.right_mem[4][21]
.sym 53296 fifo_in_data_left[16]
.sym 53297 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 53299 buffer.right_mem[0][19]
.sym 53300 fifo_in_data_left[20]
.sym 53302 fifo_in_data_left[17]
.sym 53305 buffer.left_mem[15][0]
.sym 53306 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 53313 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53314 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53316 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53317 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53318 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53319 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53320 fifo_in_data_right[21]
.sym 53321 buffer.left_mem[13][19]
.sym 53322 buffer.left_mem[12][19]
.sym 53323 buffer.left_mem[10][19]
.sym 53328 buffer.left_mem[0][19]
.sym 53332 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53336 fifo_in_data_left[16]
.sym 53337 buffer.left_mem[9][19]
.sym 53338 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53339 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53340 fifo_in_data_left[19]
.sym 53342 buffer.left_mem[4][19]
.sym 53344 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53347 fifo_in_data_right[21]
.sym 53352 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53353 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53354 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53355 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53358 fifo_in_data_left[19]
.sym 53364 buffer.left_mem[10][19]
.sym 53365 buffer.left_mem[4][19]
.sym 53366 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53367 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53371 fifo_in_data_left[16]
.sym 53382 buffer.left_mem[0][19]
.sym 53383 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53384 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53385 buffer.left_mem[13][19]
.sym 53388 buffer.left_mem[9][19]
.sym 53389 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53390 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53391 buffer.left_mem[12][19]
.sym 53392 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 53393 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53395 buffer.left_mem[9][19]
.sym 53397 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53401 buffer.right_mem[9][20]
.sym 53402 buffer.right_mem[9][21]
.sym 53408 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53410 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 53414 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53416 fifo_in_data_right[21]
.sym 53417 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53419 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53425 fifo_in_data_right[19]
.sym 53426 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53428 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53429 fifo_in_data_right[20]
.sym 53430 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 53436 fifo_in_data_right[20]
.sym 53438 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53439 fifo_in_data_left[0]
.sym 53444 buffer.right_mem[10][21]
.sym 53451 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53454 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53456 fifo_in_data_left[15]
.sym 53458 fifo_in_data_left[16]
.sym 53459 buffer.right_mem[9][21]
.sym 53476 fifo_in_data_left[15]
.sym 53482 fifo_in_data_left[0]
.sym 53488 fifo_in_data_right[20]
.sym 53495 fifo_in_data_left[16]
.sym 53505 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53506 buffer.right_mem[9][21]
.sym 53507 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53508 buffer.right_mem[10][21]
.sym 53515 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53516 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53520 buffer.left_mem[6][17]
.sym 53521 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53523 buffer.right_mem[6][21]
.sym 53524 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 53525 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 53526 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53529 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53531 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53532 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 53534 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53535 fifo_in_data_left[0]
.sym 53536 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53538 fifo_in_data_left[21]
.sym 53541 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53544 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 53545 fifo_in_data_left[8]
.sym 53547 fifo_in_data_left[15]
.sym 53548 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 53549 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 53551 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 53553 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 53560 buffer.left_mem[13][12]
.sym 53563 fifo_in_data_left[15]
.sym 53564 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53565 buffer.left_mem[9][8]
.sym 53568 buffer.left_mem[15][15]
.sym 53569 buffer.left_mem[12][15]
.sym 53570 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 53571 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53572 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53574 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53579 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53580 fifo_in_data_left[8]
.sym 53581 buffer.left_mem[3][12]
.sym 53582 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53585 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53586 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53587 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53588 buffer.left_mem[12][8]
.sym 53589 buffer.left_mem[9][12]
.sym 53590 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53592 buffer.left_mem[15][15]
.sym 53593 buffer.left_mem[12][15]
.sym 53594 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53595 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53599 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53600 buffer.left_mem[13][12]
.sym 53606 fifo_in_data_left[15]
.sym 53610 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53611 buffer.left_mem[3][12]
.sym 53612 buffer.left_mem[9][12]
.sym 53613 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53616 buffer.left_mem[9][8]
.sym 53617 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53618 buffer.left_mem[12][8]
.sym 53619 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53624 fifo_in_data_left[8]
.sym 53634 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53635 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53636 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53637 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53638 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 53639 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53643 buffer.right_mem[13][19]
.sym 53644 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53647 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 53648 buffer.right_mem[13][8]
.sym 53654 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53658 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53664 buffer.left_mem[6][17]
.sym 53665 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53667 buffer.left_mem[2][21]
.sym 53668 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53671 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53672 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 53673 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53674 fifo_in_data_left[15]
.sym 53675 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 53676 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53685 fifo_in_data_right[19]
.sym 53689 fifo_in_data_left[14]
.sym 53690 buffer.left_mem[4][8]
.sym 53693 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53694 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53697 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53698 buffer.left_mem[10][8]
.sym 53701 buffer.left_mem[5][19]
.sym 53705 fifo_in_data_left[8]
.sym 53706 fifo_in_data_left[0]
.sym 53707 fifo_in_data_left[15]
.sym 53709 fifo_in_data_left[21]
.sym 53718 fifo_in_data_left[8]
.sym 53721 buffer.left_mem[4][8]
.sym 53722 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53723 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53724 buffer.left_mem[10][8]
.sym 53727 fifo_in_data_left[21]
.sym 53736 fifo_in_data_left[15]
.sym 53740 fifo_in_data_left[14]
.sym 53747 fifo_in_data_right[19]
.sym 53753 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53754 buffer.left_mem[5][19]
.sym 53759 fifo_in_data_left[0]
.sym 53761 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 53762 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53764 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53765 buffer.left_mem[2][8]
.sym 53766 buffer.left_mem[2][19]
.sym 53767 buffer.left_mem[2][17]
.sym 53770 buffer.right_mem[2][19]
.sym 53771 buffer.left_mem[2][21]
.sym 53772 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53775 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53776 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53777 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53779 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53780 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53783 fifo_in_data_right[8]
.sym 53784 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53786 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53788 fifo_in_data_left[20]
.sym 53789 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 53790 fifo_in_data_left[17]
.sym 53791 buffer.right_mem[0][19]
.sym 53792 fifo_in_data_left[8]
.sym 53793 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53794 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 53795 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 53797 buffer.left_mem[5][21]
.sym 53798 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 53799 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 53805 buffer.right_mem[11][19]
.sym 53806 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53810 buffer.right_mem[10][19]
.sym 53812 fifo_in_data_left[12]
.sym 53814 buffer.left_mem[8][19]
.sym 53815 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53818 fifo_in_data_left[0]
.sym 53820 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53822 buffer.left_mem[2][8]
.sym 53823 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53824 fifo_in_data_left[19]
.sym 53826 fifo_in_data_left[8]
.sym 53827 fifo_in_data_right[19]
.sym 53830 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53831 buffer.left_mem[2][19]
.sym 53832 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 53835 buffer.left_mem[0][8]
.sym 53839 fifo_in_data_left[19]
.sym 53845 fifo_in_data_left[0]
.sym 53850 buffer.left_mem[8][19]
.sym 53851 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53852 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53853 buffer.left_mem[2][19]
.sym 53856 fifo_in_data_left[12]
.sym 53864 fifo_in_data_right[19]
.sym 53870 fifo_in_data_left[8]
.sym 53874 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53875 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53876 buffer.right_mem[11][19]
.sym 53877 buffer.right_mem[10][19]
.sym 53880 buffer.left_mem[0][8]
.sym 53881 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53882 buffer.left_mem[2][8]
.sym 53883 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53884 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 53885 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 53887 buffer.left_mem[6][8]
.sym 53888 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53889 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 53890 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 53891 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 53892 buffer.right_mem[6][19]
.sym 53893 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53894 buffer.left_mem[6][12]
.sym 53899 buffer.left_mem[4][8]
.sym 53901 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53902 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53903 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53910 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53911 fifo_in_data_left[23]
.sym 53912 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 53913 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53914 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 53915 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53916 fifo_in_data_left[12]
.sym 53917 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53918 buffer.left_mem[6][12]
.sym 53920 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53922 fifo_in_data_right[19]
.sym 53928 buffer.left_mem[3][19]
.sym 53931 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53932 buffer.left_mem[1][19]
.sym 53933 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 53934 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53936 fifo_in_data_left[0]
.sym 53939 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53940 buffer.right_mem[3][19]
.sym 53941 fifo_in_data_right[8]
.sym 53943 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53947 fifo_in_data_left[19]
.sym 53949 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53955 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 53956 buffer.right_mem[8][19]
.sym 53958 fifo_in_data_right[19]
.sym 53961 buffer.left_mem[3][19]
.sym 53962 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 53963 buffer.left_mem[1][19]
.sym 53964 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53967 fifo_in_data_left[19]
.sym 53974 fifo_in_data_left[0]
.sym 53979 buffer.right_mem[3][19]
.sym 53980 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53981 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53982 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53986 fifo_in_data_right[19]
.sym 53992 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53993 buffer.right_mem[8][19]
.sym 54006 fifo_in_data_right[8]
.sym 54007 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 54008 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54010 buffer.right_mem[5][8]
.sym 54012 buffer.left_mem[5][23]
.sym 54013 buffer.left_mem[5][20]
.sym 54014 buffer.left_mem[5][21]
.sym 54015 buffer.left_mem[5][8]
.sym 54016 buffer.left_mem[5][17]
.sym 54017 buffer.left_mem[5][12]
.sym 54023 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54026 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54028 buffer.left_mem[1][19]
.sym 54030 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54031 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54032 fifo_in_data_left[12]
.sym 54034 fifo_in_data_left[8]
.sym 54035 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54036 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 54037 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54038 fifo_in_data_left[21]
.sym 54039 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54040 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 54041 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 54042 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 54043 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54044 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 54053 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54055 buffer.right_mem[14][8]
.sym 54058 buffer.right_mem[8][8]
.sym 54060 fifo_in_data_left[20]
.sym 54062 buffer.left_mem[14][8]
.sym 54063 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54064 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54065 fifo_in_data_right[19]
.sym 54066 buffer.left_mem[7][12]
.sym 54067 buffer.right_mem[5][19]
.sym 54072 buffer.left_mem[5][8]
.sym 54073 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54074 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54075 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54077 buffer.right_mem[9][19]
.sym 54082 buffer.left_mem[5][12]
.sym 54084 buffer.left_mem[7][12]
.sym 54085 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54086 buffer.left_mem[5][12]
.sym 54087 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54090 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54091 buffer.right_mem[14][8]
.sym 54092 buffer.right_mem[8][8]
.sym 54093 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54099 fifo_in_data_right[19]
.sym 54117 fifo_in_data_left[20]
.sym 54120 buffer.right_mem[5][19]
.sym 54121 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54122 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54123 buffer.right_mem[9][19]
.sym 54126 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54127 buffer.left_mem[14][8]
.sym 54128 buffer.left_mem[5][8]
.sym 54129 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54130 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54131 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54133 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54134 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54135 buffer.left_mem[3][20]
.sym 54136 buffer.right_mem[3][8]
.sym 54137 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I0
.sym 54139 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54145 fifo_in_data_right[8]
.sym 54146 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54150 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54152 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54155 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54156 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54157 fifo_out_data_left[11]
.sym 54159 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 54160 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 54161 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54162 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54163 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54165 buffer.left_mem[7][8]
.sym 54166 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54167 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 54168 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 54177 fifo_in_data_right[8]
.sym 54192 fifo_in_data_right[19]
.sym 54194 fifo_in_data_left[8]
.sym 54201 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54202 fifo_in_data_left[20]
.sym 54203 fifo_in_data_left[12]
.sym 54209 fifo_in_data_left[8]
.sym 54233 fifo_in_data_right[19]
.sym 54239 fifo_in_data_right[8]
.sym 54246 fifo_in_data_left[20]
.sym 54252 fifo_in_data_left[12]
.sym 54253 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54254 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54256 fifo_out_data_right[8]
.sym 54257 fifo_out_data_left[21]
.sym 54258 fifo_out_data_left[7]
.sym 54259 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54260 fifo_out_data_left[22]
.sym 54261 fifo_out_data_right[22]
.sym 54262 fifo_out_data_left[17]
.sym 54263 fifo_out_data_right[18]
.sym 54270 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54273 fifo_in_data_right[8]
.sym 54274 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 54276 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54277 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54281 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 54283 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54284 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 54285 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54286 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54287 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54288 fifo_in_data_left[20]
.sym 54290 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 54291 out.lr
.sym 54297 buffer.right_mem[6][8]
.sym 54298 out.lr
.sym 54300 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54301 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54302 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54303 buffer.right_mem[0][8]
.sym 54304 buffer.right_mem[4][8]
.sym 54305 buffer.right_mem[9][8]
.sym 54306 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54307 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54308 fifo_in_data_left[22]
.sym 54309 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54310 fifo_in_data_right[19]
.sym 54312 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54314 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54315 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 54317 fifo_out_data_left[22]
.sym 54318 fifo_out_data_right[22]
.sym 54319 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54322 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54325 buffer.left_mem[15][21]
.sym 54328 buffer.left_mem[7][21]
.sym 54330 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54331 buffer.left_mem[15][21]
.sym 54332 buffer.left_mem[7][21]
.sym 54333 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54336 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54337 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54338 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54339 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54348 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54349 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54350 buffer.right_mem[9][8]
.sym 54351 buffer.right_mem[0][8]
.sym 54354 fifo_in_data_right[19]
.sym 54360 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54361 buffer.right_mem[6][8]
.sym 54362 buffer.right_mem[4][8]
.sym 54363 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54368 fifo_in_data_left[22]
.sym 54372 fifo_out_data_right[22]
.sym 54374 out.lr
.sym 54375 fifo_out_data_left[22]
.sym 54376 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 54377 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54379 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 54380 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54381 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54382 buffer.left_mem[7][23]
.sym 54383 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 54385 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54386 buffer.right_mem[7][17]
.sym 54391 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 54392 buffer.right_mem[10][22]
.sym 54394 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54396 fifo_in_data_left[22]
.sym 54398 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 54399 fifo_in_data_left[23]
.sym 54400 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54401 buffer.right_mem[6][8]
.sym 54403 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54405 buffer.wr_ptr[0]
.sym 54406 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 54407 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 54408 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54409 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54410 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 54412 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54413 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54414 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 54421 fifo_out_data_left[21]
.sym 54422 buffer.left_mem[12][21]
.sym 54423 fifo_in_data_left[21]
.sym 54425 fifo_in_data_right[8]
.sym 54428 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54435 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54443 fifo_in_data_left[22]
.sym 54444 fifo_out_data_right[21]
.sym 54446 buffer.left_mem[9][21]
.sym 54447 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54451 out.lr
.sym 54456 fifo_in_data_right[8]
.sym 54459 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54460 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54461 buffer.left_mem[9][21]
.sym 54462 buffer.left_mem[12][21]
.sym 54466 fifo_in_data_left[21]
.sym 54471 fifo_out_data_right[21]
.sym 54473 fifo_out_data_left[21]
.sym 54474 out.lr
.sym 54478 fifo_in_data_left[22]
.sym 54499 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54500 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54502 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 54503 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54504 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54505 buffer.right_mem[8][17]
.sym 54506 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 54508 buffer.left_mem[8][22]
.sym 54509 buffer.left_mem[8][12]
.sym 54518 buffer.left_mem[12][21]
.sym 54519 buffer.left_mem[3][22]
.sym 54524 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54526 buffer.left_mem[14][22]
.sym 54527 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54528 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 54530 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 54531 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 54532 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 54533 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 54535 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54536 buffer.left_mem[14][21]
.sym 54537 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 54543 buffer.left_mem[6][21]
.sym 54544 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54545 buffer.right_mem[7][22]
.sym 54549 fifo_in_data_right[17]
.sym 54551 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54552 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54556 fifo_in_data_right[22]
.sym 54562 buffer.left_mem[14][21]
.sym 54563 fifo_in_data_left[11]
.sym 54565 buffer.right_mem[9][22]
.sym 54566 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54568 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54570 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54573 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54576 fifo_in_data_right[17]
.sym 54583 buffer.left_mem[6][21]
.sym 54584 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54590 fifo_in_data_left[11]
.sym 54594 buffer.left_mem[14][21]
.sym 54595 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54596 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54597 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54606 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54607 buffer.right_mem[9][22]
.sym 54608 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54609 buffer.right_mem[7][22]
.sym 54614 fifo_in_data_right[22]
.sym 54622 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54623 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54625 buffer.right_mem[8][21]
.sym 54627 buffer.left_mem[8][11]
.sym 54629 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54630 buffer.right_mem[8][23]
.sym 54635 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 54637 buffer.left_mem[6][21]
.sym 54641 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54643 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54644 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 54647 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54651 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 54653 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54654 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54655 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 54656 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 54657 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 54658 fifo_in_data_left[11]
.sym 54659 buffer.right_mem[10][23]
.sym 54660 fifo_out_data_left[11]
.sym 54667 fifo_in_data_left[21]
.sym 54668 fifo_in_data_left[11]
.sym 54669 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54670 out.shift_data[26]
.sym 54671 fifo_in_data_left[22]
.sym 54673 buffer.left_mem[7][11]
.sym 54674 fifo_in_data_right[22]
.sym 54675 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54678 fifo_in_data_right[21]
.sym 54681 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54682 buffer.right_mem[8][21]
.sym 54684 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54686 buffer.left_mem[15][11]
.sym 54687 buffer.right_mem[7][21]
.sym 54692 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54694 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 54699 buffer.right_mem[8][21]
.sym 54700 buffer.right_mem[7][21]
.sym 54701 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54702 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54705 fifo_in_data_left[21]
.sym 54712 fifo_in_data_right[22]
.sym 54717 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54719 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 54720 out.shift_data[26]
.sym 54723 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54724 buffer.left_mem[7][11]
.sym 54725 buffer.left_mem[15][11]
.sym 54726 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54729 fifo_in_data_right[21]
.sym 54736 fifo_in_data_left[22]
.sym 54742 fifo_in_data_left[11]
.sym 54745 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54746 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54748 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 54749 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54750 buffer.left_mem[12][22]
.sym 54751 buffer.left_mem[12][11]
.sym 54752 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54754 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54755 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 54764 fifo_in_data_left[11]
.sym 54766 fifo_in_data_right[22]
.sym 54767 fifo_in_data_right[23]
.sym 54768 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54770 fifo_in_data_right[22]
.sym 54772 buffer.left_mem[8][11]
.sym 54773 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54774 buffer.wr_ptr[1]
.sym 54775 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54777 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54778 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54779 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 54780 buffer.wr_ptr[0]
.sym 54783 out.lr
.sym 54790 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54791 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54793 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54795 buffer.left_mem[7][22]
.sym 54796 buffer.left_mem[0][11]
.sym 54797 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54798 buffer.right_mem[0][23]
.sym 54799 buffer.left_mem[0][22]
.sym 54801 fifo_in_data_left[21]
.sym 54803 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54804 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54806 fifo_in_data_left[22]
.sym 54807 buffer.right_mem[5][23]
.sym 54809 buffer.right_mem[14][23]
.sym 54813 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54814 buffer.right_mem[11][23]
.sym 54816 buffer.left_mem[12][11]
.sym 54820 fifo_in_data_right[23]
.sym 54825 fifo_in_data_left[22]
.sym 54834 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54835 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54836 buffer.left_mem[12][11]
.sym 54837 buffer.left_mem[0][11]
.sym 54840 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54841 buffer.right_mem[0][23]
.sym 54842 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54843 buffer.right_mem[5][23]
.sym 54846 fifo_in_data_right[23]
.sym 54854 fifo_in_data_left[21]
.sym 54858 buffer.right_mem[14][23]
.sym 54859 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54860 buffer.right_mem[11][23]
.sym 54861 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54864 buffer.left_mem[0][22]
.sym 54865 buffer.left_mem[7][22]
.sym 54866 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54867 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54868 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54869 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54871 fifo_out_data_right[23]
.sym 54872 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54876 fifo_out_data_left[11]
.sym 54877 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 54878 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54885 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 54890 buffer.right_mem[15][23]
.sym 54893 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54894 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54898 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 54899 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54901 buffer.wr_ptr[0]
.sym 54902 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 54903 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54904 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54905 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 54906 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 54915 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54917 buffer.left_mem[5][11]
.sym 54918 buffer.left_mem[4][11]
.sym 54920 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54921 buffer.left_mem[9][11]
.sym 54922 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54924 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54925 buffer.left_mem[1][11]
.sym 54926 fifo_in_data_right[8]
.sym 54927 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54928 fifo_in_data_left[11]
.sym 54931 fifo_in_data_right[17]
.sym 54932 buffer.left_mem[8][11]
.sym 54934 buffer.left_mem[10][11]
.sym 54936 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54937 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54938 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54939 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 54940 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54941 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54951 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54952 buffer.left_mem[8][11]
.sym 54953 buffer.left_mem[5][11]
.sym 54954 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54957 buffer.left_mem[1][11]
.sym 54958 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54959 buffer.left_mem[4][11]
.sym 54960 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54965 fifo_in_data_right[8]
.sym 54969 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54970 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54971 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54972 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54975 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54976 buffer.left_mem[10][11]
.sym 54977 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54978 buffer.left_mem[9][11]
.sym 54981 fifo_in_data_left[11]
.sym 54987 fifo_in_data_right[17]
.sym 54991 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 54992 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 54994 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3
.sym 54995 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54996 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 54997 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 54998 out.shift_data[27]
.sym 55001 out.bit_idx[0]
.sym 55007 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55010 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 55014 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 55018 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55020 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 55022 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 55024 smu.state_fclk_SB_LUT4_I1_O
.sym 55027 buffer.wr_ptr[1]
.sym 55028 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55029 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 55035 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55036 fifo_in_data_left[11]
.sym 55037 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55038 buffer.right_mem[6][17]
.sym 55041 fifo_in_data_right[17]
.sym 55042 buffer.right_mem[4][17]
.sym 55044 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55046 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55047 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55048 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55049 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55050 fifo_in_data_right[23]
.sym 55051 buffer.right_mem[3][17]
.sym 55055 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55059 buffer.right_mem[5][17]
.sym 55065 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55068 fifo_in_data_right[17]
.sym 55075 fifo_in_data_right[23]
.sym 55086 buffer.right_mem[6][17]
.sym 55087 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55088 buffer.right_mem[4][17]
.sym 55089 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55100 fifo_in_data_left[11]
.sym 55104 buffer.right_mem[3][17]
.sym 55105 buffer.right_mem[5][17]
.sym 55106 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55107 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55110 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55111 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55112 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55113 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55114 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55115 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 55118 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55119 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55120 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55121 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 55122 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55123 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55124 buffer.right_mem[0][17]
.sym 55132 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 55134 out.bit_idx[0]
.sym 55138 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55140 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55141 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55143 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55147 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 55148 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 55152 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55158 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55159 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55161 fifo_in_data_right[17]
.sym 55169 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55176 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55178 buffer.right_mem[13][17]
.sym 55181 buffer.right_mem[0][17]
.sym 55186 buffer.wr_ptr[1]
.sym 55189 buffer.wr_ptr[0]
.sym 55209 fifo_in_data_right[17]
.sym 55221 buffer.wr_ptr[1]
.sym 55222 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55224 buffer.wr_ptr[0]
.sym 55227 buffer.right_mem[13][17]
.sym 55228 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55229 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55230 buffer.right_mem[0][17]
.sym 55233 buffer.wr_ptr[1]
.sym 55234 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55236 buffer.wr_ptr[0]
.sym 55237 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55238 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 55242 buffer.wr_ptr[2]
.sym 55243 buffer.wr_ptr[3]
.sym 55244 buffer.wr_ptr[1]
.sym 55245 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 55246 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55247 buffer.wr_ptr[0]
.sym 55253 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55254 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55255 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55257 fifo_in_data_right[17]
.sym 55261 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55262 fifo_in_data_right[23]
.sym 55263 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55265 buffer.wr_ptr[1]
.sym 55266 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 55267 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 55271 buffer.wr_ptr[0]
.sym 55272 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55283 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 55294 fifo_in_data_right[17]
.sym 55301 buffer.wr_ptr[1]
.sym 55303 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55304 buffer.wr_ptr[0]
.sym 55314 fifo_in_data_right[17]
.sym 55321 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55322 buffer.wr_ptr[0]
.sym 55323 buffer.wr_ptr[1]
.sym 55344 buffer.wr_ptr[0]
.sym 55345 buffer.wr_ptr[1]
.sym 55347 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55357 buffer.wr_ptr[1]
.sym 55358 buffer.wr_ptr[0]
.sym 55359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 55360 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 55361 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 55377 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 55379 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 55381 out.bmc_out_SB_DFFNER_Q_E
.sym 55384 smu.state_fclk_SB_LUT4_I1_O
.sym 55397 buffer.wr_ptr[0]
.sym 55422 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 55426 fifo_in_data_right[17]
.sym 55473 fifo_in_data_right[17]
.sym 55483 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 55484 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 56514 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O
.sym 56534 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O
.sym 56541 $PACKER_VCC_NET
.sym 56708 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 56867 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 56872 smu.state_bclk_SB_DFFR_Q_R
.sym 56887 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 56909 fifo_in_data_left[19]
.sym 56924 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56957 fifo_in_data_left[19]
.sym 56976 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56977 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 56980 buffer.right_mem[6][20]
.sym 56991 fifo_in_data_left[20]
.sym 56993 fifo_in_data_left[17]
.sym 57006 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57007 fifo_in_data_left[21]
.sym 57011 buffer.right_mem[3][21]
.sym 57013 fifo_in_data_right[21]
.sym 57014 fifo_in_data_left[12]
.sym 57031 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 57039 fifo_in_data_right[21]
.sym 57047 fifo_in_data_right[20]
.sym 57056 fifo_in_data_right[21]
.sym 57060 fifo_in_data_right[20]
.sym 57099 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 57100 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57103 buffer.right_mem[1][20]
.sym 57105 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57106 buffer.left_mem[1][21]
.sym 57109 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 57117 fifo_in_data_right[20]
.sym 57126 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57127 buffer.left_mem[1][21]
.sym 57129 buffer.rd_ptr[1]
.sym 57132 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57133 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 57134 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57135 buffer.rd_ptr[1]
.sym 57136 buffer.rd_ptr[0]
.sym 57137 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57145 fifo_in_data_right[21]
.sym 57152 buffer.right_mem[4][20]
.sym 57160 fifo_in_data_left[16]
.sym 57161 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57162 buffer.right_mem[15][20]
.sym 57163 fifo_in_data_right[20]
.sym 57165 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57171 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57173 fifo_in_data_left[19]
.sym 57174 fifo_in_data_left[12]
.sym 57183 fifo_in_data_right[20]
.sym 57188 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57189 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57190 buffer.right_mem[4][20]
.sym 57191 buffer.right_mem[15][20]
.sym 57197 fifo_in_data_left[12]
.sym 57208 fifo_in_data_left[19]
.sym 57213 fifo_in_data_left[16]
.sym 57219 fifo_in_data_right[21]
.sym 57222 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57223 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57225 buffer.left_mem[8][21]
.sym 57226 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57227 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57228 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57229 buffer.right_mem[8][20]
.sym 57231 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57249 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57250 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57251 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 57252 buffer.left_mem[4][12]
.sym 57254 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57255 fifo_in_data_right[19]
.sym 57256 fifo_in_data_right[17]
.sym 57257 fifo_in_data_left[20]
.sym 57258 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57259 fifo_in_data_right[20]
.sym 57260 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57266 fifo_in_data_left[19]
.sym 57270 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57271 buffer.right_mem[6][21]
.sym 57282 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57283 buffer.right_mem[3][21]
.sym 57284 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 57285 fifo_in_data_right[20]
.sym 57296 fifo_in_data_right[21]
.sym 57301 fifo_in_data_left[19]
.sym 57311 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57312 buffer.right_mem[3][21]
.sym 57313 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57314 buffer.right_mem[6][21]
.sym 57338 fifo_in_data_right[20]
.sym 57343 fifo_in_data_right[21]
.sym 57345 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 57346 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57350 buffer.rd_ptr[2]
.sym 57351 buffer.rd_ptr[3]
.sym 57352 fifo_out_data_left[8]
.sym 57353 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57354 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57356 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57359 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57360 fifo_in_data_left[19]
.sym 57361 fifo_in_data_left[15]
.sym 57366 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57369 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57371 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57372 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57373 fifo_out_data_left[8]
.sym 57374 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57375 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 57376 fifo_in_data_left[17]
.sym 57377 fifo_in_data_left[19]
.sym 57378 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 57380 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57381 fifo_in_data_left[20]
.sym 57383 fifo_in_data_left[17]
.sym 57389 buffer.left_mem[8][21]
.sym 57390 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57392 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57394 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57395 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57396 fifo_in_data_left[17]
.sym 57398 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57400 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57407 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57411 buffer.left_mem[2][21]
.sym 57412 buffer.left_mem[4][12]
.sym 57413 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57414 fifo_in_data_right[21]
.sym 57416 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57419 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57435 fifo_in_data_left[17]
.sym 57440 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57441 buffer.left_mem[8][21]
.sym 57442 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57443 buffer.left_mem[2][21]
.sym 57455 fifo_in_data_right[21]
.sym 57458 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57459 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57460 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57461 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57464 buffer.left_mem[4][12]
.sym 57465 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57466 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57467 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57468 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57469 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57471 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57472 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 57473 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57474 buffer.right_mem[14][19]
.sym 57475 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57476 buffer.left_mem[14][17]
.sym 57477 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57478 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 57485 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57486 buffer.rd_ptr[3]
.sym 57488 buffer.left_mem[11][17]
.sym 57494 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57495 buffer.rd_ptr[2]
.sym 57496 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57497 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57498 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57499 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 57500 fifo_in_data_right[21]
.sym 57501 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 57502 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 57504 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57505 fifo_in_data_right[21]
.sym 57506 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57516 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57518 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57519 buffer.right_mem[13][8]
.sym 57520 fifo_in_data_right[8]
.sym 57521 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57522 buffer.left_mem[10][21]
.sym 57527 fifo_in_data_right[19]
.sym 57532 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57533 buffer.left_mem[5][21]
.sym 57539 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 57542 buffer.right_mem[11][8]
.sym 57557 fifo_in_data_right[19]
.sym 57563 buffer.left_mem[5][21]
.sym 57564 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57565 buffer.left_mem[10][21]
.sym 57566 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57581 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57582 buffer.right_mem[11][8]
.sym 57583 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57584 buffer.right_mem[13][8]
.sym 57587 fifo_in_data_right[8]
.sym 57591 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 57592 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57594 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57596 buffer.left_mem[4][17]
.sym 57597 buffer.right_mem[4][19]
.sym 57598 buffer.left_mem[4][8]
.sym 57599 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57600 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 57601 buffer.left_mem[4][15]
.sym 57606 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57607 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57611 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57612 buffer.rd_ptr[1]
.sym 57613 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57616 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57618 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57620 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57622 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57624 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57625 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57627 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57628 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57629 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57637 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 57638 fifo_in_data_left[21]
.sym 57639 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57643 fifo_in_data_left[8]
.sym 57644 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57645 buffer.right_mem[13][19]
.sym 57647 fifo_in_data_left[19]
.sym 57649 buffer.right_mem[2][19]
.sym 57662 fifo_in_data_left[17]
.sym 57666 fifo_in_data_right[19]
.sym 57668 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57669 buffer.right_mem[13][19]
.sym 57670 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57671 buffer.right_mem[2][19]
.sym 57674 fifo_in_data_left[8]
.sym 57683 fifo_in_data_left[19]
.sym 57687 fifo_in_data_left[17]
.sym 57704 fifo_in_data_right[19]
.sym 57710 fifo_in_data_left[21]
.sym 57714 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 57715 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57717 buffer.left_mem[1][8]
.sym 57720 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 57722 buffer.right_mem[1][19]
.sym 57723 buffer.left_mem[1][19]
.sym 57728 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 57731 fifo_in_data_left[15]
.sym 57732 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 57733 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 57734 fifo_in_data_left[21]
.sym 57735 fifo_in_data_left[8]
.sym 57737 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57739 fifo_in_data_left[8]
.sym 57741 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57742 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 57744 buffer.left_mem[2][17]
.sym 57745 fifo_in_data_left[20]
.sym 57746 buffer.right_mem[15][19]
.sym 57747 fifo_in_data_right[19]
.sym 57748 fifo_in_data_right[17]
.sym 57749 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 57750 buffer.right_mem[7][8]
.sym 57751 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57752 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57758 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57760 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57761 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57762 buffer.right_mem[15][19]
.sym 57763 buffer.right_mem[6][19]
.sym 57765 buffer.right_mem[0][19]
.sym 57766 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57769 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57771 fifo_in_data_left[12]
.sym 57773 fifo_in_data_right[19]
.sym 57774 buffer.left_mem[6][8]
.sym 57775 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57776 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57778 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57779 buffer.left_mem[3][8]
.sym 57780 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57781 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57782 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57786 fifo_in_data_left[8]
.sym 57787 buffer.right_mem[1][19]
.sym 57789 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57794 fifo_in_data_left[8]
.sym 57797 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57798 buffer.right_mem[15][19]
.sym 57799 buffer.right_mem[0][19]
.sym 57800 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57803 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57804 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57805 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57806 buffer.left_mem[3][8]
.sym 57809 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57810 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57811 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57812 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57815 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57816 buffer.right_mem[6][19]
.sym 57817 buffer.right_mem[1][19]
.sym 57818 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57824 fifo_in_data_right[19]
.sym 57827 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57829 buffer.left_mem[6][8]
.sym 57834 fifo_in_data_left[12]
.sym 57837 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57838 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57840 buffer.left_mem[1][17]
.sym 57841 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 57842 buffer.right_mem[1][8]
.sym 57843 buffer.left_mem[1][20]
.sym 57844 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57845 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57846 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57847 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57856 buffer.left_mem[7][8]
.sym 57857 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 57860 fifo_in_data_left[19]
.sym 57863 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57865 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57866 buffer.left_mem[8][12]
.sym 57867 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 57868 fifo_in_data_left[20]
.sym 57871 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 57873 fifo_in_data_left[20]
.sym 57874 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 57875 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 57882 fifo_in_data_left[20]
.sym 57883 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 57884 fifo_in_data_left[17]
.sym 57885 fifo_in_data_left[23]
.sym 57886 fifo_in_data_right[8]
.sym 57890 fifo_in_data_left[12]
.sym 57894 fifo_in_data_left[8]
.sym 57902 fifo_in_data_left[21]
.sym 57917 fifo_in_data_right[8]
.sym 57928 fifo_in_data_left[23]
.sym 57934 fifo_in_data_left[20]
.sym 57939 fifo_in_data_left[21]
.sym 57945 fifo_in_data_left[8]
.sym 57953 fifo_in_data_left[17]
.sym 57957 fifo_in_data_left[12]
.sym 57960 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 57961 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 57963 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57964 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57965 buffer.right_mem[15][19]
.sym 57966 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57967 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 57968 buffer.right_mem[15][17]
.sym 57970 buffer.left_mem[15][20]
.sym 57976 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 57979 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57980 fifo_in_data_left[17]
.sym 57985 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 57987 fifo_in_data_left[21]
.sym 57988 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 57989 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57990 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57991 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57992 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 57993 fifo_in_data_right[21]
.sym 57994 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57996 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57997 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57998 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58004 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58007 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58009 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58010 fifo_in_data_right[8]
.sym 58012 buffer.right_mem[5][8]
.sym 58014 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58015 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 58017 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58018 buffer.left_mem[6][12]
.sym 58019 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58020 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58022 buffer.left_mem[3][20]
.sym 58023 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58025 buffer.right_mem[15][17]
.sym 58026 buffer.left_mem[8][12]
.sym 58028 fifo_in_data_left[20]
.sym 58031 buffer.right_mem[3][8]
.sym 58032 buffer.right_mem[2][17]
.sym 58033 buffer.left_mem[9][20]
.sym 58037 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58038 buffer.right_mem[15][17]
.sym 58039 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58040 buffer.right_mem[2][17]
.sym 58043 buffer.right_mem[5][8]
.sym 58044 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58045 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58046 buffer.right_mem[3][8]
.sym 58050 fifo_in_data_left[20]
.sym 58056 fifo_in_data_right[8]
.sym 58061 buffer.left_mem[8][12]
.sym 58062 buffer.left_mem[6][12]
.sym 58063 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58064 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58073 buffer.left_mem[3][20]
.sym 58074 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58075 buffer.left_mem[9][20]
.sym 58076 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58083 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 58084 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58086 buffer.right_mem[6][8]
.sym 58087 buffer.left_mem[6][20]
.sym 58091 buffer.right_mem[6][22]
.sym 58099 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58101 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58108 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I0
.sym 58110 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58112 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 58113 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58114 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58115 fifo_in_data_right[17]
.sym 58116 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58117 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58118 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 58119 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58120 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 58121 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58127 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 58128 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 58129 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 58130 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 58131 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 58132 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 58133 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 58134 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 58135 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 58136 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 58138 fifo_out_data_left[12]
.sym 58139 fifo_out_data_left[11]
.sym 58140 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 58141 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 58142 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 58143 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 58144 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 58145 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 58146 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 58148 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 58150 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 58151 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 58152 fifo_out_data_left[21]
.sym 58153 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 58154 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 58155 fifo_out_data_left[22]
.sym 58156 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 58158 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 58160 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 58161 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 58162 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 58163 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 58166 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 58167 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 58168 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 58169 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 58172 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 58173 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 58174 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 58175 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 58178 fifo_out_data_left[22]
.sym 58179 fifo_out_data_left[12]
.sym 58180 fifo_out_data_left[11]
.sym 58181 fifo_out_data_left[21]
.sym 58184 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 58185 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 58186 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 58187 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 58190 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 58191 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 58192 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 58193 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 58196 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 58197 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 58203 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 58204 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 58206 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 58207 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58208 smu_rst_$glb_sr
.sym 58209 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58210 buffer.left_mem[11][22]
.sym 58211 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 58214 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58215 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58216 buffer.left_mem[11][20]
.sym 58221 fifo_out_data_right[8]
.sym 58222 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 58226 fifo_out_data_left[12]
.sym 58229 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 58232 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 58233 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58234 fifo_in_data_right[23]
.sym 58235 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 58237 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 58238 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58240 fifo_in_data_right[22]
.sym 58241 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 58242 fifo_in_data_left[20]
.sym 58243 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58244 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58250 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58252 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58256 buffer.left_mem[3][22]
.sym 58257 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58258 fifo_in_data_left[23]
.sym 58259 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58261 buffer.right_mem[8][17]
.sym 58262 buffer.left_mem[9][22]
.sym 58264 buffer.left_mem[8][22]
.sym 58265 buffer.right_mem[7][17]
.sym 58266 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58267 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58268 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58269 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58270 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58272 buffer.left_mem[5][22]
.sym 58275 fifo_in_data_right[17]
.sym 58276 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58279 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58280 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58283 buffer.right_mem[8][17]
.sym 58284 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58285 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58286 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58289 buffer.left_mem[9][22]
.sym 58290 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58291 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58292 buffer.left_mem[3][22]
.sym 58295 buffer.right_mem[7][17]
.sym 58297 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58301 fifo_in_data_left[23]
.sym 58307 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58308 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58309 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58310 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58319 buffer.left_mem[5][22]
.sym 58320 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58321 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58322 buffer.left_mem[8][22]
.sym 58326 fifo_in_data_right[17]
.sym 58329 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58330 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58333 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58334 buffer.left_mem[6][23]
.sym 58335 buffer.right_mem[6][23]
.sym 58336 buffer.left_mem[6][21]
.sym 58338 buffer.left_mem[6][22]
.sym 58339 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58344 fifo_in_data_left[23]
.sym 58345 fifo_in_data_left[22]
.sym 58347 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 58350 fifo_in_data_right[22]
.sym 58351 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58353 fifo_in_data_left[23]
.sym 58355 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 58357 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58358 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 58362 buffer.left_mem[8][12]
.sym 58364 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58365 fifo_in_data_left[22]
.sym 58366 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 58367 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 58374 buffer.wr_ptr[0]
.sym 58375 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58376 fifo_in_data_left[22]
.sym 58379 buffer.wr_ptr[0]
.sym 58381 buffer.wr_ptr[1]
.sym 58382 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58383 fifo_in_data_left[12]
.sym 58384 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58385 fifo_in_data_right[17]
.sym 58388 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58390 buffer.left_mem[14][22]
.sym 58403 buffer.left_mem[6][22]
.sym 58406 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58407 buffer.wr_ptr[0]
.sym 58409 buffer.wr_ptr[1]
.sym 58412 buffer.wr_ptr[0]
.sym 58414 buffer.wr_ptr[1]
.sym 58415 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58418 buffer.wr_ptr[0]
.sym 58419 buffer.wr_ptr[1]
.sym 58420 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58426 fifo_in_data_right[17]
.sym 58430 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58431 buffer.left_mem[6][22]
.sym 58432 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58433 buffer.left_mem[14][22]
.sym 58443 fifo_in_data_left[22]
.sym 58450 fifo_in_data_left[12]
.sym 58452 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58453 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58457 buffer.right_mem[9][23]
.sym 58459 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58461 buffer.left_mem[9][23]
.sym 58467 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58470 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 58477 buffer.wr_ptr[1]
.sym 58478 buffer.wr_ptr[0]
.sym 58479 fifo_in_data_left[21]
.sym 58480 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58481 fifo_in_data_right[21]
.sym 58484 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58485 buffer.right_mem[2][23]
.sym 58487 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58488 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58489 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58490 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58496 fifo_in_data_right[23]
.sym 58499 fifo_in_data_right[21]
.sym 58505 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58506 buffer.right_mem[12][23]
.sym 58507 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58511 fifo_in_data_left[11]
.sym 58524 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58525 buffer.right_mem[8][23]
.sym 58532 fifo_in_data_right[21]
.sym 58543 fifo_in_data_left[11]
.sym 58553 buffer.right_mem[8][23]
.sym 58554 buffer.right_mem[12][23]
.sym 58555 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58556 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58560 fifo_in_data_right[23]
.sym 58575 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58576 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58579 out.frame_count[1]
.sym 58580 out.frame_count[2]
.sym 58581 out.frame_count[3]
.sym 58582 out.frame_count[4]
.sym 58583 out.frame_count[5]
.sym 58584 out.frame_count[6]
.sym 58585 out.frame_count[7]
.sym 58590 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58592 buffer.right_mem[12][23]
.sym 58593 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 58594 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 58596 fifo_in_data_left[23]
.sym 58598 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58604 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 58608 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58609 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58613 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58619 buffer.wr_ptr[1]
.sym 58620 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58621 buffer.left_mem[12][22]
.sym 58623 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58625 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58626 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58627 buffer.right_mem[15][23]
.sym 58628 buffer.left_mem[1][22]
.sym 58630 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58631 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58632 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58637 fifo_in_data_left[11]
.sym 58638 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58642 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58644 buffer.wr_ptr[0]
.sym 58645 buffer.right_mem[2][23]
.sym 58646 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58647 fifo_in_data_left[22]
.sym 58648 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58649 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58652 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58653 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58654 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58655 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58660 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58661 buffer.left_mem[12][22]
.sym 58667 fifo_in_data_left[22]
.sym 58673 fifo_in_data_left[11]
.sym 58676 buffer.wr_ptr[0]
.sym 58678 buffer.wr_ptr[1]
.sym 58679 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58688 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58689 buffer.right_mem[2][23]
.sym 58690 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58691 buffer.right_mem[15][23]
.sym 58694 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58695 buffer.left_mem[1][22]
.sym 58696 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58697 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58698 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58699 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58701 out.frame_count[8]
.sym 58702 out.frame_count[9]
.sym 58704 out.frame_count[0]
.sym 58708 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58714 buffer.left_mem[1][22]
.sym 58723 buffer.wr_ptr[1]
.sym 58727 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 58728 out.bit_idx[0]
.sym 58730 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58731 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58734 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58735 fifo_in_data_right[23]
.sym 58736 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58742 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 58745 buffer.right_mem[10][23]
.sym 58746 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58747 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58749 out.lr
.sym 58750 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58751 buffer.right_mem[13][23]
.sym 58752 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I1
.sym 58754 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 58755 fifo_out_data_left[23]
.sym 58756 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 58758 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 58760 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I0
.sym 58766 fifo_out_data_right[23]
.sym 58767 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58772 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58773 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58776 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 58777 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 58781 buffer.right_mem[10][23]
.sym 58782 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58783 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58784 buffer.right_mem[13][23]
.sym 58805 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I1
.sym 58806 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 58807 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 58808 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I0
.sym 58811 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58812 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58813 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58814 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58817 fifo_out_data_right[23]
.sym 58818 fifo_out_data_left[23]
.sym 58819 out.lr
.sym 58821 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 58822 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 58823 smu_rst_$glb_sr
.sym 58830 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0
.sym 58831 buffer.right_mem[4][23]
.sym 58843 fifo_out_data_left[23]
.sym 58847 buffer.right_mem[13][23]
.sym 58848 buffer.right_mem[7][23]
.sym 58849 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58851 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 58853 out.bmc_phase_SB_LUT4_I2_O
.sym 58855 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 58856 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58857 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 58858 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 58869 out.bmc_phase_SB_LUT4_I2_O
.sym 58872 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58873 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3
.sym 58875 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58876 buffer.wr_ptr[0]
.sym 58877 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58883 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58889 buffer.wr_ptr[1]
.sym 58892 out.shift_data[26]
.sym 58893 out.shift_data[27]
.sym 58896 out.bit_idx[0]
.sym 58899 out.shift_data[27]
.sym 58900 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58901 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58904 buffer.wr_ptr[1]
.sym 58905 buffer.wr_ptr[0]
.sym 58906 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58911 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58912 buffer.wr_ptr[0]
.sym 58913 buffer.wr_ptr[1]
.sym 58916 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58917 buffer.wr_ptr[0]
.sym 58918 buffer.wr_ptr[1]
.sym 58922 out.bmc_phase_SB_LUT4_I2_O
.sym 58924 out.shift_data[26]
.sym 58925 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3
.sym 58941 out.bit_idx[0]
.sym 58945 out.spdif_clk_$glb_clk
.sym 58946 smu_rst_$glb_sr
.sym 58947 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 58948 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 58949 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58950 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1
.sym 58951 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 58952 out.bmc_phase_SB_DFFNER_Q_E
.sym 58953 buffer.right_mem[7][23]
.sym 58954 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 58961 out.lr
.sym 58962 buffer.wr_ptr[0]
.sym 58965 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58972 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58974 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58976 out.shift_data[27]
.sym 58979 out.bmc_phase_SB_LUT4_I2_O
.sym 58982 $PACKER_VCC_NET
.sym 58990 smu.state_fclk_SB_LUT4_I1_O
.sym 58991 buffer.wr_ptr[3]
.sym 58994 fifo_in_data_right[17]
.sym 58998 buffer.wr_ptr[2]
.sym 59000 buffer.wr_ptr[1]
.sym 59003 buffer.wr_ptr[0]
.sym 59006 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59016 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 59027 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 59028 buffer.wr_ptr[0]
.sym 59029 buffer.wr_ptr[1]
.sym 59033 smu.state_fclk_SB_LUT4_I1_O
.sym 59034 buffer.wr_ptr[2]
.sym 59036 buffer.wr_ptr[3]
.sym 59039 buffer.wr_ptr[1]
.sym 59040 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59042 buffer.wr_ptr[0]
.sym 59046 buffer.wr_ptr[2]
.sym 59047 smu.state_fclk_SB_LUT4_I1_O
.sym 59048 buffer.wr_ptr[3]
.sym 59051 buffer.wr_ptr[2]
.sym 59053 buffer.wr_ptr[3]
.sym 59054 smu.state_fclk_SB_LUT4_I1_O
.sym 59058 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 59059 buffer.wr_ptr[0]
.sym 59060 buffer.wr_ptr[1]
.sym 59066 fifo_in_data_right[17]
.sym 59067 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 59068 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 59072 out.bmc_phase_SB_LUT4_I2_O
.sym 59073 out.bmc_phase
.sym 59076 out.bmc_out_SB_DFFNER_Q_E
.sym 59090 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59094 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59097 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59113 smu.state_fclk_SB_LUT4_I1_O
.sym 59115 smu.state_fclk_SB_LUT4_I1_O
.sym 59117 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 59122 buffer.wr_ptr[3]
.sym 59131 buffer.wr_ptr[1]
.sym 59134 buffer.wr_ptr[0]
.sym 59137 buffer.wr_ptr[2]
.sym 59143 $nextpnr_ICESTORM_LC_4$O
.sym 59145 buffer.wr_ptr[0]
.sym 59149 buffer.wr_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 59151 buffer.wr_ptr[1]
.sym 59155 buffer.wr_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 59157 buffer.wr_ptr[2]
.sym 59159 buffer.wr_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 59163 buffer.wr_ptr[3]
.sym 59165 buffer.wr_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 59169 buffer.wr_ptr[0]
.sym 59170 buffer.wr_ptr[1]
.sym 59174 buffer.wr_ptr[0]
.sym 59175 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 59177 buffer.wr_ptr[1]
.sym 59180 smu.state_fclk_SB_LUT4_I1_O
.sym 59182 buffer.wr_ptr[3]
.sym 59183 buffer.wr_ptr[2]
.sym 59186 buffer.wr_ptr[0]
.sym 59190 smu.state_fclk_SB_LUT4_I1_O
.sym 59191 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 59192 smu_rst_$glb_sr
.sym 59207 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 59211 smu.state_fclk_SB_LUT4_I1_O
.sym 59224 out.bmc_phase_SB_DFFNER_Q_E
.sym 59469 $PACKER_VCC_NET
.sym 60412 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60414 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60423 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60592 buffer.rd_ptr[0]
.sym 60689 buffer.rd_ptr[0]
.sym 60816 buffer.right_mem[14][20]
.sym 60819 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60824 buffer.rd_ptr[0]
.sym 60831 buffer.rd_ptr[1]
.sym 60834 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60835 buffer.rd_ptr[0]
.sym 60852 fifo_in_data_right[20]
.sym 60861 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 60892 fifo_in_data_right[20]
.sym 60929 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 60930 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 60934 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60936 buffer.right_mem[5][20]
.sym 60937 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60943 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 60948 fifo_in_data_right[20]
.sym 60952 fifo_in_data_right[17]
.sym 60956 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60957 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60959 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 60960 buffer.rd_ptr[1]
.sym 60962 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 60963 buffer.rd_ptr[0]
.sym 60964 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 60965 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60966 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 60975 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60976 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60981 fifo_in_data_left[21]
.sym 60982 buffer.right_mem[1][20]
.sym 60984 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60990 buffer.right_mem[3][20]
.sym 60994 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60998 fifo_in_data_right[20]
.sym 60999 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61000 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 61002 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61015 fifo_in_data_right[20]
.sym 61024 buffer.right_mem[3][20]
.sym 61025 buffer.right_mem[1][20]
.sym 61026 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61027 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61031 fifo_in_data_left[21]
.sym 61048 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61049 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61050 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61051 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61052 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 61053 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61056 buffer.left_mem[7][15]
.sym 61057 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61058 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 61059 buffer.left_mem[7][17]
.sym 61060 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61061 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61062 buffer.right_mem[7][20]
.sym 61076 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 61079 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61080 buffer.left_mem[7][17]
.sym 61081 fifo_in_data_right[20]
.sym 61082 buffer.rd_ptr[0]
.sym 61083 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61084 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61085 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61086 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 61088 buffer.rd_ptr[2]
.sym 61089 buffer.rd_ptr[0]
.sym 61090 buffer.left_mem[7][15]
.sym 61098 buffer.rd_ptr[2]
.sym 61099 buffer.rd_ptr[3]
.sym 61102 buffer.right_mem[9][20]
.sym 61106 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61107 buffer.rd_ptr[0]
.sym 61108 buffer.right_mem[8][20]
.sym 61110 buffer.rd_ptr[0]
.sym 61111 buffer.rd_ptr[1]
.sym 61112 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61115 fifo_in_data_right[20]
.sym 61118 fifo_in_data_left[21]
.sym 61120 buffer.rd_ptr[1]
.sym 61123 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 61129 fifo_in_data_left[21]
.sym 61135 buffer.rd_ptr[3]
.sym 61136 buffer.rd_ptr[0]
.sym 61137 buffer.rd_ptr[1]
.sym 61138 buffer.rd_ptr[2]
.sym 61141 buffer.rd_ptr[1]
.sym 61142 buffer.rd_ptr[3]
.sym 61143 buffer.rd_ptr[2]
.sym 61144 buffer.rd_ptr[0]
.sym 61147 buffer.right_mem[8][20]
.sym 61148 buffer.right_mem[9][20]
.sym 61149 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61150 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61156 fifo_in_data_right[20]
.sym 61165 buffer.rd_ptr[2]
.sym 61166 buffer.rd_ptr[0]
.sym 61167 buffer.rd_ptr[1]
.sym 61168 buffer.rd_ptr[3]
.sym 61175 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 61176 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61178 buffer.left_mem[13][21]
.sym 61179 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61180 buffer.right_mem[13][20]
.sym 61181 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61182 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61191 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61194 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61196 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61198 buffer.rd_ptr[2]
.sym 61199 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 61201 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61202 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61204 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61205 buffer.left_mem[8][8]
.sym 61206 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61207 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61209 fifo_in_data_right[19]
.sym 61210 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61211 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61213 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61219 buffer.left_mem[1][21]
.sym 61221 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61222 buffer.rd_ptr[3]
.sym 61227 buffer.rd_ptr[1]
.sym 61228 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 61229 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61230 buffer.rd_ptr[0]
.sym 61233 buffer.left_mem[11][17]
.sym 61235 buffer.left_mem[13][21]
.sym 61237 buffer.rd_ptr[2]
.sym 61238 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 61241 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 61243 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 61244 buffer.left_mem[6][17]
.sym 61245 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61247 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61251 $nextpnr_ICESTORM_LC_3$O
.sym 61254 buffer.rd_ptr[0]
.sym 61257 buffer.rd_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 61260 buffer.rd_ptr[1]
.sym 61263 buffer.rd_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 61266 buffer.rd_ptr[2]
.sym 61267 buffer.rd_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 61270 buffer.rd_ptr[3]
.sym 61273 buffer.rd_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 61276 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 61277 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 61278 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 61279 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 61282 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61283 buffer.left_mem[6][17]
.sym 61284 buffer.left_mem[11][17]
.sym 61285 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61288 buffer.left_mem[13][21]
.sym 61289 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61290 buffer.left_mem[1][21]
.sym 61291 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61298 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 61299 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61300 smu_rst_$glb_sr
.sym 61301 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61303 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61304 buffer.left_mem[15][8]
.sym 61305 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61311 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61316 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61322 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61325 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61326 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61327 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61330 fifo_in_data_left[8]
.sym 61332 buffer.rd_ptr[0]
.sym 61333 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61334 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61336 fifo_in_data_right[8]
.sym 61342 fifo_in_data_left[17]
.sym 61344 buffer.rd_ptr[2]
.sym 61345 buffer.rd_ptr[3]
.sym 61346 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61348 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61349 buffer.left_mem[4][15]
.sym 61350 buffer.left_mem[7][17]
.sym 61351 buffer.rd_ptr[1]
.sym 61352 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61355 buffer.left_mem[14][17]
.sym 61356 buffer.rd_ptr[0]
.sym 61357 fifo_in_data_right[19]
.sym 61358 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61360 buffer.left_mem[7][15]
.sym 61361 buffer.left_mem[15][8]
.sym 61365 buffer.left_mem[8][8]
.sym 61369 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61371 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61372 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61375 buffer.rd_ptr[1]
.sym 61376 buffer.rd_ptr[0]
.sym 61377 buffer.rd_ptr[2]
.sym 61378 buffer.rd_ptr[3]
.sym 61381 buffer.left_mem[15][8]
.sym 61382 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61383 buffer.left_mem[8][8]
.sym 61384 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61387 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61388 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61389 buffer.left_mem[14][17]
.sym 61390 buffer.left_mem[7][17]
.sym 61394 fifo_in_data_right[19]
.sym 61399 buffer.rd_ptr[1]
.sym 61400 buffer.rd_ptr[3]
.sym 61401 buffer.rd_ptr[2]
.sym 61402 buffer.rd_ptr[0]
.sym 61406 fifo_in_data_left[17]
.sym 61411 buffer.rd_ptr[1]
.sym 61412 buffer.left_mem[4][15]
.sym 61413 buffer.left_mem[7][15]
.sym 61414 buffer.rd_ptr[0]
.sym 61417 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61418 buffer.rd_ptr[2]
.sym 61419 buffer.rd_ptr[3]
.sym 61420 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61421 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61422 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61425 buffer.left_mem[3][17]
.sym 61431 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61435 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61438 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 61443 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61446 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61447 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61448 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61449 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61451 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61452 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61453 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61457 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61458 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61466 fifo_in_data_left[8]
.sym 61467 fifo_in_data_left[17]
.sym 61468 buffer.right_mem[14][19]
.sym 61472 fifo_in_data_left[15]
.sym 61474 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61475 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61476 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61477 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61478 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61479 fifo_in_data_right[19]
.sym 61483 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61484 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61488 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61490 buffer.left_mem[3][17]
.sym 61491 buffer.left_mem[4][17]
.sym 61492 buffer.right_mem[4][19]
.sym 61498 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61499 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61500 buffer.right_mem[4][19]
.sym 61501 buffer.right_mem[14][19]
.sym 61512 fifo_in_data_left[17]
.sym 61516 fifo_in_data_right[19]
.sym 61523 fifo_in_data_left[8]
.sym 61528 buffer.left_mem[4][17]
.sym 61529 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61530 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61531 buffer.left_mem[3][17]
.sym 61534 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61535 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61536 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61537 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61540 fifo_in_data_left[15]
.sym 61544 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61545 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61551 buffer.left_mem[10][17]
.sym 61552 buffer.left_mem[10][20]
.sym 61553 buffer.right_mem[10][8]
.sym 61560 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 61565 fifo_in_data_left[17]
.sym 61566 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 61572 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61573 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61574 buffer.left_mem[10][20]
.sym 61575 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61576 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61578 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 61580 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61581 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61591 fifo_in_data_left[19]
.sym 61594 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61595 buffer.left_mem[7][8]
.sym 61596 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61600 fifo_in_data_left[8]
.sym 61604 buffer.left_mem[1][8]
.sym 61615 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 61619 fifo_in_data_right[19]
.sym 61624 fifo_in_data_left[8]
.sym 61639 buffer.left_mem[7][8]
.sym 61640 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61641 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61642 buffer.left_mem[1][8]
.sym 61652 fifo_in_data_right[19]
.sym 61658 fifo_in_data_left[19]
.sym 61667 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 61668 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61670 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 61671 buffer.left_mem[15][17]
.sym 61672 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61673 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61675 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61676 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 61677 buffer.right_mem[15][8]
.sym 61693 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 61694 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61695 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61698 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61699 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61701 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 61702 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61703 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61704 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61705 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61711 buffer.left_mem[14][23]
.sym 61712 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61714 buffer.left_mem[5][20]
.sym 61715 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61716 buffer.right_mem[7][8]
.sym 61717 buffer.right_mem[10][8]
.sym 61718 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61719 buffer.left_mem[1][17]
.sym 61721 buffer.left_mem[5][23]
.sym 61724 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61725 fifo_in_data_left[17]
.sym 61726 buffer.left_mem[2][17]
.sym 61727 fifo_in_data_left[20]
.sym 61730 buffer.left_mem[1][20]
.sym 61731 fifo_in_data_right[8]
.sym 61732 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61733 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61735 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61737 buffer.right_mem[1][8]
.sym 61738 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 61742 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61745 fifo_in_data_left[17]
.sym 61750 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61751 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61752 buffer.right_mem[1][8]
.sym 61753 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61758 fifo_in_data_right[8]
.sym 61763 fifo_in_data_left[20]
.sym 61768 buffer.left_mem[14][23]
.sym 61769 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61770 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61771 buffer.left_mem[5][23]
.sym 61774 buffer.left_mem[5][20]
.sym 61775 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61776 buffer.left_mem[1][20]
.sym 61777 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61780 buffer.left_mem[2][17]
.sym 61781 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61782 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61783 buffer.left_mem[1][17]
.sym 61786 buffer.right_mem[7][8]
.sym 61787 buffer.right_mem[10][8]
.sym 61788 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61789 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61790 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 61791 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61793 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61796 buffer.left_mem[4][20]
.sym 61797 buffer.right_mem[4][22]
.sym 61807 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 61808 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61815 buffer.left_mem[14][23]
.sym 61817 fifo_in_data_right[8]
.sym 61820 buffer.left_mem[10][22]
.sym 61821 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61822 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61824 fifo_in_data_right[8]
.sym 61826 buffer.left_mem[13][17]
.sym 61827 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61828 fifo_in_data_right[8]
.sym 61835 buffer.left_mem[6][20]
.sym 61839 fifo_in_data_left[20]
.sym 61840 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61842 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61843 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61844 buffer.left_mem[10][20]
.sym 61845 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61846 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61847 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61848 fifo_in_data_right[17]
.sym 61849 fifo_in_data_right[19]
.sym 61851 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61852 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61854 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61858 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61859 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61860 buffer.left_mem[11][20]
.sym 61861 buffer.left_mem[4][20]
.sym 61862 buffer.left_mem[7][20]
.sym 61865 buffer.left_mem[15][20]
.sym 61867 buffer.left_mem[4][20]
.sym 61868 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61869 buffer.left_mem[15][20]
.sym 61870 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61873 buffer.left_mem[7][20]
.sym 61874 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61875 buffer.left_mem[6][20]
.sym 61876 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61881 fifo_in_data_right[19]
.sym 61885 buffer.left_mem[10][20]
.sym 61886 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61887 buffer.left_mem[11][20]
.sym 61888 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61891 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61892 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61893 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61894 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61899 fifo_in_data_right[17]
.sym 61911 fifo_in_data_left[20]
.sym 61913 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61914 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 61916 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61917 buffer.right_mem[8][22]
.sym 61918 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61920 buffer.left_mem[8][20]
.sym 61921 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61923 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 61931 fifo_in_data_left[20]
.sym 61933 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 61934 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 61935 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 61936 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61939 fifo_out_data_right[6]
.sym 61940 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61942 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61943 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 61944 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61945 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61949 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61950 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 61951 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61965 fifo_in_data_left[20]
.sym 61968 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61976 fifo_in_data_right[22]
.sym 61988 fifo_in_data_right[8]
.sym 61992 fifo_in_data_right[8]
.sym 61998 fifo_in_data_left[20]
.sym 62022 fifo_in_data_right[22]
.sym 62036 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62037 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 62039 buffer.right_mem[3][22]
.sym 62041 buffer.right_mem[3][23]
.sym 62042 buffer.left_mem[3][22]
.sym 62043 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 62044 buffer.left_mem[3][23]
.sym 62051 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 62055 fifo_in_data_left[20]
.sym 62056 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62057 fifo_out_data_left[10]
.sym 62058 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 62064 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62065 out.lr
.sym 62069 buffer.left_mem[11][20]
.sym 62070 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 62072 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62073 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62081 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62082 buffer.left_mem[6][23]
.sym 62084 fifo_in_data_left[22]
.sym 62085 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62086 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62088 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62090 buffer.left_mem[10][22]
.sym 62091 buffer.left_mem[7][23]
.sym 62093 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62094 buffer.left_mem[2][23]
.sym 62098 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62099 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62100 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62101 buffer.left_mem[3][23]
.sym 62104 fifo_in_data_left[20]
.sym 62105 buffer.left_mem[11][22]
.sym 62109 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62110 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62113 buffer.left_mem[11][22]
.sym 62114 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62115 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62116 buffer.left_mem[10][22]
.sym 62122 fifo_in_data_left[22]
.sym 62125 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62126 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62127 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62128 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62143 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62144 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62145 buffer.left_mem[3][23]
.sym 62146 buffer.left_mem[6][23]
.sym 62149 buffer.left_mem[7][23]
.sym 62150 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62151 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62152 buffer.left_mem[2][23]
.sym 62157 fifo_in_data_left[20]
.sym 62159 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 62160 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 62164 buffer.left_mem[1][23]
.sym 62165 buffer.right_mem[1][23]
.sym 62168 buffer.right_mem[1][22]
.sym 62174 fifo_out_data_left[12]
.sym 62181 fifo_out_data_right[6]
.sym 62182 buffer.left_mem[2][23]
.sym 62186 buffer.right_mem[3][23]
.sym 62188 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62192 fifo_in_data_left[23]
.sym 62193 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 62195 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62197 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62203 buffer.left_mem[12][23]
.sym 62206 buffer.right_mem[6][23]
.sym 62208 fifo_in_data_right[23]
.sym 62210 fifo_in_data_left[23]
.sym 62214 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62217 buffer.left_mem[9][23]
.sym 62219 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62222 buffer.right_mem[1][23]
.sym 62224 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62227 fifo_in_data_left[22]
.sym 62230 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62231 fifo_in_data_left[21]
.sym 62234 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62242 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62243 buffer.left_mem[12][23]
.sym 62244 buffer.left_mem[9][23]
.sym 62245 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62251 fifo_in_data_left[23]
.sym 62254 fifo_in_data_right[23]
.sym 62261 fifo_in_data_left[21]
.sym 62275 fifo_in_data_left[22]
.sym 62278 buffer.right_mem[6][23]
.sym 62279 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62280 buffer.right_mem[1][23]
.sym 62281 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62282 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62283 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 62286 buffer.left_mem[10][23]
.sym 62288 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 62292 buffer.left_mem[10][22]
.sym 62307 buffer.left_mem[12][23]
.sym 62313 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62316 buffer.left_mem[10][22]
.sym 62335 fifo_in_data_left[23]
.sym 62339 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62346 buffer.right_mem[3][23]
.sym 62347 fifo_in_data_right[23]
.sym 62352 buffer.right_mem[9][23]
.sym 62353 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 62354 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62374 fifo_in_data_right[23]
.sym 62383 buffer.right_mem[3][23]
.sym 62384 buffer.right_mem[9][23]
.sym 62385 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62386 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62395 fifo_in_data_left[23]
.sym 62405 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 62406 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 62408 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62409 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62410 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62411 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62413 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62414 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2
.sym 62415 buffer.left_mem[4][23]
.sym 62432 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62435 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62437 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 62442 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62452 out.frame_count[0]
.sym 62454 out.frame_count[5]
.sym 62459 out.frame_count[2]
.sym 62460 out.frame_count[0]
.sym 62463 out.frame_count[6]
.sym 62464 out.frame_count[7]
.sym 62467 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 62468 out.frame_count[3]
.sym 62470 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62474 out.frame_count[1]
.sym 62477 out.frame_count[4]
.sym 62478 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62481 $nextpnr_ICESTORM_LC_7$O
.sym 62483 out.frame_count[0]
.sym 62487 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[2]
.sym 62488 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62489 out.frame_count[1]
.sym 62491 out.frame_count[0]
.sym 62493 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[3]
.sym 62494 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62495 out.frame_count[2]
.sym 62497 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[2]
.sym 62499 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[4]
.sym 62500 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62502 out.frame_count[3]
.sym 62503 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[3]
.sym 62505 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[5]
.sym 62506 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62507 out.frame_count[4]
.sym 62509 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[4]
.sym 62511 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[6]
.sym 62512 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62514 out.frame_count[5]
.sym 62515 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[5]
.sym 62517 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[7]
.sym 62518 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62519 out.frame_count[6]
.sym 62521 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[6]
.sym 62523 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[8]
.sym 62524 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62525 out.frame_count[7]
.sym 62527 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[7]
.sym 62528 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 62529 out.spdif_clk_$glb_clk
.sym 62530 smu_rst_$glb_sr
.sym 62531 out.preamble_type[1]
.sym 62534 out.preamble_type[3]
.sym 62535 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 62536 out.preamble_type[2]
.sym 62538 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62557 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 62558 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62559 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62561 out.lr
.sym 62567 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[8]
.sym 62573 out.frame_count[9]
.sym 62575 out.frame_count[0]
.sym 62585 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62587 buffer.right_mem[4][23]
.sym 62588 out.frame_count[8]
.sym 62590 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 62592 buffer.right_mem[7][23]
.sym 62595 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62598 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62604 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[9]
.sym 62605 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62607 out.frame_count[8]
.sym 62608 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[8]
.sym 62611 out.frame_count[9]
.sym 62612 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 62614 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[9]
.sym 62623 out.frame_count[0]
.sym 62647 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62648 buffer.right_mem[4][23]
.sym 62649 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62650 buffer.right_mem[7][23]
.sym 62651 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 62652 out.spdif_clk_$glb_clk
.sym 62653 smu_rst_$glb_sr
.sym 62654 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 62655 out.lr
.sym 62656 out.lr_SB_DFFNER_Q_E
.sym 62657 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 62659 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62661 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2
.sym 62682 out.bmc_phase_SB_LUT4_I2_O
.sym 62685 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2
.sym 62689 out.lr
.sym 62695 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62699 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 62702 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 62704 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 62706 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62709 fifo_in_data_right[23]
.sym 62714 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 62718 $PACKER_VCC_NET
.sym 62719 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 62727 $nextpnr_ICESTORM_LC_10$O
.sym 62729 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 62733 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 62736 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 62739 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 62741 $PACKER_VCC_NET
.sym 62742 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 62745 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 62747 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 62751 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 62754 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 62757 $nextpnr_ICESTORM_LC_11$I3
.sym 62760 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 62767 $nextpnr_ICESTORM_LC_11$I3
.sym 62772 fifo_in_data_right[23]
.sym 62774 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62775 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 62778 out.bit_idx[1]
.sym 62779 out.bit_idx[2]
.sym 62780 out.bit_idx[3]
.sym 62781 out.bit_idx[4]
.sym 62782 out.bit_idx[5]
.sym 62783 out.lr_SB_DFFNER_Q_E_SB_LUT4_O_I3
.sym 62784 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62824 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0
.sym 62829 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1
.sym 62834 fifo_in_data_right[23]
.sym 62835 out.bit_idx[1]
.sym 62836 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 62837 out.bit_idx[3]
.sym 62844 out.bit_idx[2]
.sym 62845 out.bit_idx[3]
.sym 62846 out.bit_idx[4]
.sym 62847 out.bit_idx[5]
.sym 62849 out.bit_idx[0]
.sym 62852 out.bit_idx[4]
.sym 62858 out.bit_idx[3]
.sym 62863 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1
.sym 62864 out.bit_idx[2]
.sym 62865 out.bit_idx[3]
.sym 62869 out.bit_idx[1]
.sym 62870 out.bit_idx[0]
.sym 62871 out.bit_idx[4]
.sym 62872 out.bit_idx[5]
.sym 62878 out.bit_idx[2]
.sym 62881 out.bit_idx[2]
.sym 62882 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0
.sym 62883 out.bit_idx[3]
.sym 62884 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1
.sym 62887 fifo_in_data_right[23]
.sym 62894 out.bit_idx[5]
.sym 62897 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 62898 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 62900 out.bmc_out
.sym 62914 out.bmc_phase_SB_DFFNER_Q_E
.sym 62922 out.bit_idx[0]
.sym 62942 out.shift_data[27]
.sym 62946 out.bmc_phase_SB_DFFNER_Q_E
.sym 62959 out.bmc_phase_SB_LUT4_I2_O
.sym 62960 out.bmc_phase
.sym 62968 out.bmc_phase_SB_DFFNER_Q_E
.sym 62987 out.bmc_phase
.sym 62989 out.bmc_phase_SB_DFFNER_Q_E
.sym 62994 out.bmc_phase
.sym 63011 out.shift_data[27]
.sym 63012 out.bmc_phase_SB_LUT4_I2_O
.sym 63020 out.bmc_phase_SB_DFFNER_Q_E
.sym 63021 out.spdif_clk_$glb_clk
.sym 63022 smu_rst_$glb_sr
.sym 64163 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64202 clk
.sym 64244 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64245 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64248 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64249 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64254 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64417 buffer.rd_ptr[1]
.sym 64424 buffer.rd_ptr[0]
.sym 64517 buffer.rd_ptr[1]
.sym 64551 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64577 buffer.rd_ptr[0]
.sym 64611 buffer.rd_ptr[0]
.sym 64637 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 64638 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 64639 smu_rst_$glb_sr
.sym 64643 buffer.right_mem[11][20]
.sym 64659 buffer.rd_ptr[1]
.sym 64660 buffer.rd_ptr[0]
.sym 64665 fifo_in_data_left[21]
.sym 64667 buffer.rd_ptr[0]
.sym 64688 fifo_in_data_right[20]
.sym 64699 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64756 fifo_in_data_right[20]
.sym 64760 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64761 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 64766 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64767 buffer.left_mem[0][21]
.sym 64768 buffer.right_mem[0][20]
.sym 64773 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64774 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64787 fifo_in_data_left[20]
.sym 64788 buffer.rd_ptr[1]
.sym 64793 fifo_in_data_left[17]
.sym 64796 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64798 fifo_in_data_left[17]
.sym 64806 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 64812 fifo_in_data_right[20]
.sym 64814 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64819 buffer.right_mem[14][20]
.sym 64822 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64823 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64825 buffer.right_mem[0][20]
.sym 64829 buffer.right_mem[6][20]
.sym 64832 buffer.right_mem[5][20]
.sym 64835 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64849 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64850 buffer.right_mem[5][20]
.sym 64851 buffer.right_mem[14][20]
.sym 64852 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64864 fifo_in_data_right[20]
.sym 64867 buffer.right_mem[0][20]
.sym 64868 buffer.right_mem[6][20]
.sym 64869 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64870 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64883 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 64884 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 64890 buffer.right_mem[12][20]
.sym 64891 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64898 fifo_in_data_right[20]
.sym 64910 buffer.rd_ptr[0]
.sym 64911 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64913 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64914 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64917 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64919 buffer.rd_ptr[1]
.sym 64921 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64927 buffer.rd_ptr[1]
.sym 64928 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64929 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 64930 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64931 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64933 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64938 buffer.rd_ptr[0]
.sym 64940 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64944 fifo_in_data_left[15]
.sym 64946 buffer.rd_ptr[3]
.sym 64947 buffer.right_mem[12][20]
.sym 64948 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 64950 buffer.right_mem[7][20]
.sym 64953 buffer.rd_ptr[2]
.sym 64954 fifo_in_data_right[20]
.sym 64958 fifo_in_data_left[17]
.sym 64968 fifo_in_data_left[15]
.sym 64972 buffer.rd_ptr[1]
.sym 64973 buffer.rd_ptr[3]
.sym 64974 buffer.rd_ptr[0]
.sym 64975 buffer.rd_ptr[2]
.sym 64978 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64979 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64980 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 64981 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64984 fifo_in_data_left[17]
.sym 64990 buffer.right_mem[7][20]
.sym 64991 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64992 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64993 buffer.right_mem[12][20]
.sym 64996 buffer.rd_ptr[0]
.sym 64997 buffer.rd_ptr[3]
.sym 64998 buffer.rd_ptr[1]
.sym 64999 buffer.rd_ptr[2]
.sym 65005 fifo_in_data_right[20]
.sym 65006 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 65007 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65009 buffer.left_mem[11][21]
.sym 65012 buffer.left_mem[11][17]
.sym 65015 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65019 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65020 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65037 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65038 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65039 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65041 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65042 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65043 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65050 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65052 buffer.rd_ptr[2]
.sym 65053 buffer.rd_ptr[3]
.sym 65056 fifo_in_data_right[20]
.sym 65060 buffer.rd_ptr[2]
.sym 65061 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 65062 buffer.right_mem[2][20]
.sym 65063 buffer.rd_ptr[1]
.sym 65064 buffer.rd_ptr[0]
.sym 65065 buffer.rd_ptr[0]
.sym 65068 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65076 buffer.right_mem[13][20]
.sym 65077 fifo_in_data_left[21]
.sym 65085 fifo_in_data_left[21]
.sym 65089 buffer.rd_ptr[2]
.sym 65090 buffer.rd_ptr[0]
.sym 65091 buffer.rd_ptr[3]
.sym 65092 buffer.rd_ptr[1]
.sym 65095 fifo_in_data_right[20]
.sym 65101 buffer.rd_ptr[3]
.sym 65102 buffer.rd_ptr[1]
.sym 65103 buffer.rd_ptr[0]
.sym 65104 buffer.rd_ptr[2]
.sym 65107 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65108 buffer.right_mem[13][20]
.sym 65109 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65110 buffer.right_mem[2][20]
.sym 65129 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 65130 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65132 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65134 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65135 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65139 buffer.left_mem[12][17]
.sym 65148 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65150 buffer.right_mem[2][20]
.sym 65152 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65156 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65159 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65163 fifo_in_data_left[21]
.sym 65164 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65165 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65176 buffer.rd_ptr[0]
.sym 65189 buffer.rd_ptr[1]
.sym 65191 buffer.rd_ptr[2]
.sym 65192 buffer.rd_ptr[3]
.sym 65193 fifo_in_data_left[8]
.sym 65200 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65206 buffer.rd_ptr[2]
.sym 65207 buffer.rd_ptr[3]
.sym 65208 buffer.rd_ptr[1]
.sym 65209 buffer.rd_ptr[0]
.sym 65218 buffer.rd_ptr[2]
.sym 65219 buffer.rd_ptr[0]
.sym 65220 buffer.rd_ptr[1]
.sym 65221 buffer.rd_ptr[3]
.sym 65227 fifo_in_data_left[8]
.sym 65230 buffer.rd_ptr[2]
.sym 65231 buffer.rd_ptr[0]
.sym 65232 buffer.rd_ptr[1]
.sym 65233 buffer.rd_ptr[3]
.sym 65252 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65253 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65255 buffer.left_mem[9][17]
.sym 65265 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65267 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65270 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65271 buffer.rd_ptr[2]
.sym 65274 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65278 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65279 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65280 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65281 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65284 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65285 fifo_in_data_left[17]
.sym 65287 fifo_in_data_left[20]
.sym 65289 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65296 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65297 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65305 fifo_in_data_left[17]
.sym 65308 buffer.left_mem[10][17]
.sym 65311 buffer.left_mem[12][17]
.sym 65323 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 65336 fifo_in_data_left[17]
.sym 65371 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65372 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65373 buffer.left_mem[10][17]
.sym 65374 buffer.left_mem[12][17]
.sym 65375 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 65376 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65378 buffer.left_mem[0][20]
.sym 65380 buffer.left_mem[0][17]
.sym 65381 buffer.right_mem[0][22]
.sym 65382 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65396 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65398 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65402 fifo_in_data_right[22]
.sym 65405 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65409 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65411 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65413 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65429 fifo_in_data_right[8]
.sym 65445 fifo_in_data_left[17]
.sym 65447 fifo_in_data_left[20]
.sym 65479 fifo_in_data_left[17]
.sym 65484 fifo_in_data_left[20]
.sym 65489 fifo_in_data_right[8]
.sym 65498 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 65499 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65501 buffer.left_mem[14][23]
.sym 65504 buffer.right_mem[14][22]
.sym 65506 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65507 buffer.left_mem[14][20]
.sym 65508 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65517 buffer.left_mem[13][17]
.sym 65526 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65527 buffer.right_mem[0][22]
.sym 65529 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 65530 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65531 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65532 fifo_in_data_left[23]
.sym 65533 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65535 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65542 buffer.left_mem[8][17]
.sym 65543 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65544 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65545 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65546 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65548 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65549 buffer.left_mem[5][17]
.sym 65550 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65551 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65552 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65553 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65555 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65557 fifo_in_data_left[17]
.sym 65559 buffer.left_mem[15][17]
.sym 65561 fifo_in_data_right[8]
.sym 65563 buffer.left_mem[13][17]
.sym 65565 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65569 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65571 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65573 buffer.right_mem[15][8]
.sym 65575 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65576 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65577 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65578 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65582 fifo_in_data_left[17]
.sym 65587 buffer.left_mem[8][17]
.sym 65588 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65589 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65590 buffer.left_mem[5][17]
.sym 65593 buffer.left_mem[13][17]
.sym 65594 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65595 buffer.left_mem[15][17]
.sym 65596 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65606 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65608 buffer.right_mem[15][8]
.sym 65611 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65612 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65613 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65614 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65619 fifo_in_data_right[8]
.sym 65621 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65622 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65627 buffer.left_mem[12][20]
.sym 65630 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65631 buffer.right_mem[12][22]
.sym 65643 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65645 buffer.left_mem[5][17]
.sym 65646 buffer.left_mem[8][17]
.sym 65650 buffer.right_mem[14][22]
.sym 65651 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65657 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65671 fifo_in_data_left[20]
.sym 65674 fifo_in_data_right[22]
.sym 65676 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 65677 buffer.left_mem[8][20]
.sym 65678 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65689 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65692 buffer.left_mem[12][20]
.sym 65698 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65699 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65700 buffer.left_mem[12][20]
.sym 65701 buffer.left_mem[8][20]
.sym 65719 fifo_in_data_left[20]
.sym 65722 fifo_in_data_right[22]
.sym 65744 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 65745 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65749 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65753 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 65754 buffer.right_mem[15][22]
.sym 65763 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 65769 fifo_out_data_left[10]
.sym 65771 buffer.left_mem[2][20]
.sym 65773 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65774 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65776 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65781 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65788 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65789 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65790 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65792 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65796 buffer.right_mem[3][22]
.sym 65797 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65799 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65800 buffer.right_mem[4][22]
.sym 65801 buffer.right_mem[6][22]
.sym 65803 fifo_in_data_left[20]
.sym 65805 buffer.right_mem[8][22]
.sym 65806 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 65807 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65809 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65810 buffer.right_mem[14][22]
.sym 65812 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65816 buffer.right_mem[10][22]
.sym 65817 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65819 fifo_in_data_right[22]
.sym 65821 buffer.right_mem[14][22]
.sym 65822 buffer.right_mem[8][22]
.sym 65823 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65824 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65828 fifo_in_data_right[22]
.sym 65833 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65834 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65835 buffer.right_mem[6][22]
.sym 65836 buffer.right_mem[10][22]
.sym 65847 fifo_in_data_left[20]
.sym 65851 buffer.right_mem[3][22]
.sym 65852 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65853 buffer.right_mem[4][22]
.sym 65854 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65863 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65864 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65865 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65866 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65867 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 65868 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65870 buffer.right_mem[2][22]
.sym 65876 buffer.left_mem[2][20]
.sym 65877 buffer.left_mem[2][23]
.sym 65898 fifo_in_data_right[23]
.sym 65900 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65901 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65904 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65905 fifo_in_data_right[22]
.sym 65912 fifo_in_data_right[22]
.sym 65914 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65916 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65917 buffer.right_mem[1][22]
.sym 65924 fifo_in_data_right[23]
.sym 65927 buffer.right_mem[2][22]
.sym 65928 fifo_in_data_left[22]
.sym 65934 fifo_in_data_left[23]
.sym 65938 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 65945 fifo_in_data_right[22]
.sym 65956 fifo_in_data_right[23]
.sym 65962 fifo_in_data_left[22]
.sym 65968 buffer.right_mem[1][22]
.sym 65969 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65970 buffer.right_mem[2][22]
.sym 65971 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65974 fifo_in_data_left[23]
.sym 65990 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I3_O
.sym 65991 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 65993 buffer.left_mem[12][23]
.sym 65996 buffer.right_mem[12][23]
.sym 66019 fifo_in_data_left[22]
.sym 66025 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66026 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66027 fifo_in_data_left[23]
.sym 66053 fifo_in_data_left[23]
.sym 66058 fifo_in_data_right[23]
.sym 66061 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 66065 fifo_in_data_right[22]
.sym 66080 fifo_in_data_left[23]
.sym 66085 fifo_in_data_right[23]
.sym 66103 fifo_in_data_right[22]
.sym 66113 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 66114 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 66116 buffer.left_mem[11][23]
.sym 66119 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66122 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 66141 buffer.left_mem[1][23]
.sym 66145 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 66148 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 66149 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66151 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66164 buffer.left_mem[4][23]
.sym 66165 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66168 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66179 fifo_in_data_left[22]
.sym 66182 buffer.left_mem[10][23]
.sym 66187 fifo_in_data_left[23]
.sym 66196 fifo_in_data_left[23]
.sym 66208 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66209 buffer.left_mem[10][23]
.sym 66210 buffer.left_mem[4][23]
.sym 66211 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66233 fifo_in_data_left[22]
.sym 66236 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 66237 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 66240 buffer.right_mem[15][23]
.sym 66242 buffer.left_mem[15][23]
.sym 66256 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 66264 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66266 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 66274 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 66281 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66282 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 66283 out.frame_count[3]
.sym 66289 out.frame_count[1]
.sym 66290 out.frame_count[2]
.sym 66291 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66292 out.frame_count[4]
.sym 66293 out.frame_count[5]
.sym 66294 out.frame_count[6]
.sym 66295 out.frame_count[7]
.sym 66296 out.frame_count[8]
.sym 66297 out.frame_count[9]
.sym 66298 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66299 fifo_in_data_left[23]
.sym 66304 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66307 out.frame_count[0]
.sym 66313 out.frame_count[7]
.sym 66314 out.frame_count[4]
.sym 66315 out.frame_count[5]
.sym 66316 out.frame_count[3]
.sym 66319 out.frame_count[4]
.sym 66320 out.frame_count[5]
.sym 66321 out.frame_count[3]
.sym 66322 out.frame_count[7]
.sym 66325 out.frame_count[0]
.sym 66326 out.frame_count[6]
.sym 66327 out.frame_count[1]
.sym 66328 out.frame_count[2]
.sym 66331 out.frame_count[2]
.sym 66332 out.frame_count[0]
.sym 66333 out.frame_count[6]
.sym 66334 out.frame_count[1]
.sym 66343 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66344 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66345 out.frame_count[9]
.sym 66346 out.frame_count[8]
.sym 66349 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66350 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66351 out.frame_count[8]
.sym 66352 out.frame_count[9]
.sym 66357 fifo_in_data_left[23]
.sym 66359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 66360 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 66364 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0
.sym 66366 fifo_out_data_left[23]
.sym 66369 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 66391 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66393 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66394 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66397 fifo_in_data_right[23]
.sym 66404 out.lr
.sym 66405 out.lr_SB_DFFNER_Q_E
.sym 66408 out.preamble_type[2]
.sym 66409 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2
.sym 66411 out.preamble_type[1]
.sym 66414 out.preamble_type[3]
.sym 66432 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66436 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2
.sym 66437 out.lr
.sym 66438 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66439 out.preamble_type[1]
.sym 66455 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66456 out.lr
.sym 66457 out.preamble_type[3]
.sym 66460 out.lr_SB_DFFNER_Q_E
.sym 66461 out.lr
.sym 66466 out.lr
.sym 66467 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2
.sym 66468 out.preamble_type[2]
.sym 66469 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66478 out.preamble_type[1]
.sym 66479 out.preamble_type[3]
.sym 66480 out.preamble_type[2]
.sym 66483 out.spdif_clk_$glb_clk
.sym 66484 smu_rst_$glb_sr
.sym 66490 buffer.left_mem[8][23]
.sym 66500 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66514 out.lr_SB_DFFNER_Q_E_SB_LUT4_I3_O
.sym 66520 out.bmc_out_SB_DFFNER_Q_E
.sym 66527 out.bit_idx[1]
.sym 66533 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66534 out.preamble_type[1]
.sym 66535 out.bit_idx[1]
.sym 66539 out.preamble_type[2]
.sym 66540 out.lr_SB_DFFNER_Q_E_SB_LUT4_O_I3
.sym 66541 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66543 out.lr
.sym 66544 out.lr_SB_DFFNER_Q_E
.sym 66548 out.bit_idx[0]
.sym 66555 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66561 out.bit_idx[0]
.sym 66565 out.lr
.sym 66571 out.bit_idx[0]
.sym 66572 out.lr_SB_DFFNER_Q_E_SB_LUT4_O_I3
.sym 66573 out.bit_idx[1]
.sym 66579 out.bit_idx[1]
.sym 66589 out.bit_idx[1]
.sym 66590 out.preamble_type[2]
.sym 66591 out.preamble_type[1]
.sym 66592 out.bit_idx[0]
.sym 66601 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66602 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66604 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66605 out.lr_SB_DFFNER_Q_E
.sym 66606 out.spdif_clk_$glb_clk
.sym 66607 smu_rst_$glb_sr
.sym 66613 buffer.right_mem[13][23]
.sym 66624 out.lr
.sym 66651 out.lr_SB_DFFNER_Q_E
.sym 66654 out.bit_idx[0]
.sym 66658 out.bit_idx[1]
.sym 66659 out.lr_SB_DFFNER_Q_E
.sym 66662 out.bit_idx[0]
.sym 66670 out.bit_idx[5]
.sym 66675 out.bit_idx[2]
.sym 66676 out.bit_idx[3]
.sym 66677 out.bit_idx[4]
.sym 66678 out.bit_idx[5]
.sym 66681 $nextpnr_ICESTORM_LC_6$O
.sym 66683 out.bit_idx[0]
.sym 66687 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[2]
.sym 66688 out.lr_SB_DFFNER_Q_E
.sym 66689 out.bit_idx[1]
.sym 66691 out.bit_idx[0]
.sym 66693 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 66694 out.lr_SB_DFFNER_Q_E
.sym 66695 out.bit_idx[2]
.sym 66697 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[2]
.sym 66699 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[4]
.sym 66700 out.lr_SB_DFFNER_Q_E
.sym 66701 out.bit_idx[3]
.sym 66703 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 66705 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[5]
.sym 66706 out.lr_SB_DFFNER_Q_E
.sym 66707 out.bit_idx[4]
.sym 66709 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[4]
.sym 66713 out.lr_SB_DFFNER_Q_E
.sym 66714 out.bit_idx[5]
.sym 66715 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[5]
.sym 66718 out.bit_idx[5]
.sym 66719 out.bit_idx[4]
.sym 66720 out.bit_idx[3]
.sym 66721 out.bit_idx[2]
.sym 66724 out.bit_idx[2]
.sym 66725 out.bit_idx[5]
.sym 66726 out.bit_idx[4]
.sym 66727 out.bit_idx[3]
.sym 66729 out.spdif_clk_$glb_clk
.sym 66730 smu_rst_$glb_sr
.sym 66751 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 66763 out.bmc_out
.sym 66772 out.bmc_out
.sym 66786 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2
.sym 66790 out.bmc_out_SB_DFFNER_Q_E
.sym 66793 out.bmc_phase_SB_DFFNER_Q_E
.sym 66806 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2
.sym 66807 out.bmc_out
.sym 66808 out.bmc_phase_SB_DFFNER_Q_E
.sym 66851 out.bmc_out_SB_DFFNER_Q_E
.sym 66852 out.spdif_clk_$glb_clk
.sym 66853 smu_rst_$glb_sr
.sym 67248 out.bmc_out
.sym 67741 out.bmc_out
.sym 67842 pin_opt1$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68020 $PACKER_VCC_NET
.sym 68063 smu.state_bclk_SB_DFFR_Q_R
.sym 68082 buffer.rd_ptr[1]
.sym 68083 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 68226 smu.state_bclk_SB_DFFR_Q_R
.sym 68249 buffer.rd_ptr[1]
.sym 68400 buffer.rd_ptr[0]
.sym 68405 buffer.rd_ptr[1]
.sym 68422 buffer.rd_ptr[0]
.sym 68424 buffer.rd_ptr[1]
.sym 68468 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 68469 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 68470 smu_rst_$glb_sr
.sym 68483 buffer.rd_ptr[1]
.sym 68530 fifo_in_data_right[20]
.sym 68566 fifo_in_data_right[20]
.sym 68591 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 68592 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 68600 buffer.right_mem[10][20]
.sym 68605 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68618 buffer.left_mem[0][21]
.sym 68619 fifo_in_data_left[20]
.sym 68620 fifo_in_data_left[17]
.sym 68622 buffer.rd_ptr[3]
.sym 68640 fifo_in_data_left[21]
.sym 68646 buffer.right_mem[11][20]
.sym 68648 fifo_in_data_right[20]
.sym 68656 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68657 buffer.right_mem[10][20]
.sym 68659 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68686 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68687 buffer.right_mem[10][20]
.sym 68688 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68689 buffer.right_mem[11][20]
.sym 68695 fifo_in_data_left[21]
.sym 68699 fifo_in_data_right[20]
.sym 68714 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 68715 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 68743 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 68744 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 68746 buffer.rd_ptr[1]
.sym 68751 fifo_in_data_right[20]
.sym 68758 fifo_in_data_right[20]
.sym 68760 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 68768 buffer.rd_ptr[0]
.sym 68771 buffer.rd_ptr[1]
.sym 68780 buffer.rd_ptr[2]
.sym 68782 buffer.rd_ptr[3]
.sym 68815 fifo_in_data_right[20]
.sym 68821 buffer.rd_ptr[3]
.sym 68822 buffer.rd_ptr[1]
.sym 68823 buffer.rd_ptr[0]
.sym 68824 buffer.rd_ptr[2]
.sym 68837 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 68838 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 68846 buffer.right_mem[2][20]
.sym 68851 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68871 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 68875 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 68884 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68890 buffer.left_mem[0][21]
.sym 68892 fifo_in_data_left[17]
.sym 68899 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68905 buffer.left_mem[11][21]
.sym 68908 fifo_in_data_left[21]
.sym 68916 fifo_in_data_left[21]
.sym 68933 fifo_in_data_left[17]
.sym 68950 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68951 buffer.left_mem[11][21]
.sym 68952 buffer.left_mem[0][21]
.sym 68953 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68960 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 68961 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 68973 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 68990 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 68995 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69011 buffer.rd_ptr[2]
.sym 69013 buffer.rd_ptr[0]
.sym 69022 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69030 fifo_in_data_left[17]
.sym 69034 buffer.rd_ptr[3]
.sym 69035 buffer.rd_ptr[1]
.sym 69037 buffer.rd_ptr[1]
.sym 69038 buffer.rd_ptr[3]
.sym 69039 buffer.rd_ptr[0]
.sym 69040 buffer.rd_ptr[2]
.sym 69049 buffer.rd_ptr[1]
.sym 69050 buffer.rd_ptr[2]
.sym 69051 buffer.rd_ptr[0]
.sym 69052 buffer.rd_ptr[3]
.sym 69055 buffer.rd_ptr[2]
.sym 69056 buffer.rd_ptr[0]
.sym 69057 buffer.rd_ptr[3]
.sym 69058 buffer.rd_ptr[1]
.sym 69079 fifo_in_data_left[17]
.sym 69083 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69084 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69112 fifo_in_data_left[20]
.sym 69113 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69117 fifo_in_data_left[17]
.sym 69120 buffer.rd_ptr[3]
.sym 69138 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69158 fifo_in_data_left[17]
.sym 69162 fifo_in_data_left[17]
.sym 69206 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69207 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69211 buffer.left_mem[13][20]
.sym 69214 buffer.left_mem[13][17]
.sym 69233 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69240 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69243 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69252 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69258 buffer.left_mem[9][17]
.sym 69260 buffer.left_mem[0][17]
.sym 69267 fifo_in_data_right[22]
.sym 69268 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69272 fifo_in_data_left[20]
.sym 69277 fifo_in_data_left[17]
.sym 69283 fifo_in_data_left[20]
.sym 69297 fifo_in_data_left[17]
.sym 69301 fifo_in_data_right[22]
.sym 69307 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69308 buffer.left_mem[9][17]
.sym 69309 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69310 buffer.left_mem[0][17]
.sym 69329 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 69330 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69332 buffer.left_mem[8][17]
.sym 69356 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 69358 fifo_out_data_left[12]
.sym 69359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 69373 buffer.left_mem[0][20]
.sym 69376 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69379 buffer.left_mem[2][20]
.sym 69381 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69383 buffer.left_mem[13][20]
.sym 69384 fifo_in_data_left[20]
.sym 69385 fifo_in_data_right[22]
.sym 69388 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69393 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69395 fifo_in_data_left[23]
.sym 69400 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69403 buffer.left_mem[14][20]
.sym 69406 fifo_in_data_left[23]
.sym 69426 fifo_in_data_right[22]
.sym 69436 buffer.left_mem[14][20]
.sym 69437 buffer.left_mem[0][20]
.sym 69438 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69439 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69444 fifo_in_data_left[20]
.sym 69448 buffer.left_mem[13][20]
.sym 69449 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69450 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69451 buffer.left_mem[2][20]
.sym 69452 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69453 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69455 fifo_out_data_left[10]
.sym 69461 fifo_out_data_right[6]
.sym 69462 fifo_out_data_left[12]
.sym 69475 buffer.left_mem[2][20]
.sym 69482 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69483 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69484 fifo_in_data_right[22]
.sym 69498 fifo_in_data_right[22]
.sym 69502 buffer.right_mem[0][22]
.sym 69504 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69506 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69511 buffer.right_mem[11][22]
.sym 69523 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69526 fifo_in_data_left[20]
.sym 69549 fifo_in_data_left[20]
.sym 69565 buffer.right_mem[11][22]
.sym 69566 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69567 buffer.right_mem[0][22]
.sym 69568 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69572 fifo_in_data_right[22]
.sym 69575 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69576 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69578 buffer.right_mem[10][22]
.sym 69590 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 69592 fifo_in_data_right[22]
.sym 69599 buffer.right_mem[11][22]
.sym 69602 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 69609 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 69612 fifo_in_data_left[20]
.sym 69620 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69621 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69631 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69633 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69634 buffer.right_mem[12][22]
.sym 69637 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69642 fifo_in_data_right[22]
.sym 69650 buffer.right_mem[15][22]
.sym 69664 buffer.right_mem[15][22]
.sym 69665 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69688 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69689 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69690 buffer.right_mem[12][22]
.sym 69691 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69696 fifo_in_data_right[22]
.sym 69698 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69699 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69720 buffer.right_mem[10][22]
.sym 69731 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69732 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69736 buffer.right_mem[12][23]
.sym 69760 fifo_in_data_right[22]
.sym 69764 fifo_in_data_left[23]
.sym 69769 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 69772 fifo_in_data_left[20]
.sym 69775 fifo_in_data_right[22]
.sym 69812 fifo_in_data_left[20]
.sym 69818 fifo_in_data_left[23]
.sym 69821 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 69822 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69855 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 69865 fifo_in_data_right[23]
.sym 69884 fifo_in_data_left[23]
.sym 69892 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69899 fifo_in_data_left[23]
.sym 69917 fifo_in_data_right[23]
.sym 69944 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69945 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 69948 buffer.left_mem[13][23]
.sym 69972 fifo_in_data_left[23]
.sym 69974 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69979 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 69990 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69991 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69994 fifo_in_data_left[23]
.sym 69999 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70004 buffer.left_mem[11][23]
.sym 70005 buffer.left_mem[13][23]
.sym 70007 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70023 fifo_in_data_left[23]
.sym 70039 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70040 buffer.left_mem[11][23]
.sym 70057 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70058 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70059 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70060 buffer.left_mem[13][23]
.sym 70067 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 70068 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 70132 fifo_in_data_left[23]
.sym 70138 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70142 fifo_in_data_right[23]
.sym 70151 fifo_in_data_right[23]
.sym 70162 fifo_in_data_left[23]
.sym 70190 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70191 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 70200 buffer.left_mem[0][23]
.sym 70209 buffer.right_mem[15][23]
.sym 70222 fifo_in_data_left[23]
.sym 70234 buffer.left_mem[1][23]
.sym 70239 buffer.left_mem[8][23]
.sym 70240 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70244 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70245 buffer.left_mem[15][23]
.sym 70246 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 70247 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70251 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 70252 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0
.sym 70257 buffer.left_mem[0][23]
.sym 70258 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70265 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 70279 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70280 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70281 buffer.left_mem[15][23]
.sym 70282 buffer.left_mem[8][23]
.sym 70291 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 70292 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 70293 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0
.sym 70294 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 70309 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70310 buffer.left_mem[1][23]
.sym 70311 buffer.left_mem[0][23]
.sym 70312 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70313 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 70314 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 70315 smu_rst_$glb_sr
.sym 70351 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 70359 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 70382 fifo_in_data_left[23]
.sym 70423 fifo_in_data_left[23]
.sym 70436 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 70437 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 70455 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70465 buffer.right_mem[13][23]
.sym 70490 fifo_in_data_right[23]
.sym 70491 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70543 fifo_in_data_right[23]
.sym 70559 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70560 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 70582 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 71672 out.spdif_clk
.sym 71716 out.bmc_out
.sym 71769 out.bmc_out
.sym 71790 out.spdif_clk_$glb_clk
.sym 71935 pin_user_sw$SB_IO_IN
.sym 71980 pin_user_sw$SB_IO_IN
.sym 72043 pin_user_sw$SB_IO_IN
.sym 72061 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 72454 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 72488 fifo_in_data_right[20]
.sym 72535 fifo_in_data_right[20]
.sym 72545 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 72546 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 72575 fifo_in_data_right[20]
.sym 72730 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 72735 fifo_in_data_right[20]
.sym 72784 fifo_in_data_right[20]
.sym 72791 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 72792 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 72946 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73084 fifo_in_data_left[17]
.sym 73092 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73095 fifo_in_data_left[20]
.sym 73129 fifo_in_data_left[20]
.sym 73146 fifo_in_data_left[17]
.sym 73160 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73161 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 73180 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73188 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 73192 fifo_out_data_left[10]
.sym 73194 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 73197 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 73198 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 73210 fifo_in_data_left[17]
.sym 73215 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73237 fifo_in_data_left[17]
.sym 73283 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73284 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 73301 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73314 fifo_out_data_right[6]
.sym 73316 fifo_out_data_left[12]
.sym 73318 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 73329 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 73330 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I0
.sym 73331 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 73340 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 73343 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 73344 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 73348 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 73353 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 73354 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 73355 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 73357 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 73358 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 73360 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 73361 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 73362 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 73363 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 73396 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 73397 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 73398 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 73399 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 73402 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 73403 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 73404 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I0
.sym 73405 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 73406 smu.state_fclk_SB_LUT4_I1_1_O_$glb_ce
.sym 73407 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 73408 smu_rst_$glb_sr
.sym 73424 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I0
.sym 73459 fifo_in_data_right[22]
.sym 73485 fifo_in_data_right[22]
.sym 73529 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73530 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 73827 fifo_in_data_left[23]
.sym 73846 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73860 fifo_in_data_left[23]
.sym 73898 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73899 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 73913 fifo_in_data_left[23]
.sym 74073 fifo_in_data_left[23]
.sym 74140 fifo_in_data_left[23]
.sym 74144 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O_SB_LUT4_I1_1_O_$glb_ce
.sym 74145 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 75525 clk
.sym 75541 clk
.sym 75560 out.spdif_clk
.sym 75594 out.spdif_clk
.sym 75621 clk
.sym 75622 smu_rst_$glb_sr
.sym 75671 pin_opt1$SB_IO_OUT
.sym 75689 pin_opt1$SB_IO_OUT
.sym 75697 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75715 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 76860 buffer.right_mem[11][22]
.sym 78867 out.spdif_clk
.sym 78880 out.spdif_clk
.sym 80381 fifo_in_data_right[22]
.sym 80421 fifo_in_data_right[22]
.sym 80437 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce
.sym 80438 pin_i2s_fclk$SB_IO_IN_$glb_clk
.sym 82880 pin_user_sw$SB_IO_IN
.sym 82940 pin_user_sw$SB_IO_IN
.sym 103461 fifo_in_data_right[10]
.sym 103489 fifo_in_data_right[10]
.sym 103533 fifo_in_data_right[13]
.sym 103545 buffer.right_mem[0][10]
.sym 103546 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103547 buffer.right_mem[9][10]
.sym 103548 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103549 fifo_in_data_right[10]
.sym 103557 fifo_in_data_right[5]
.sym 103577 fifo_in_data_right[4]
.sym 103581 fifo_in_data_left[18]
.sym 103597 fifo_in_data_left[9]
.sym 103605 fifo_in_data_left[10]
.sym 103609 fifo_in_data_right[5]
.sym 103645 fifo_in_data_right[5]
.sym 103661 buffer.left_mem[0][10]
.sym 103662 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103663 buffer.left_mem[2][10]
.sym 103664 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103665 fifo_in_data_right[18]
.sym 103669 fifo_in_data_left[13]
.sym 103673 fifo_in_data_left[10]
.sym 103677 fifo_in_data_right[5]
.sym 103691 in.shift_reg[30]
.sym 103692 in.wsdd_SB_LUT4_I2_1_O
.sym 103705 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 103706 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 103707 in.shift_reg_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 103708 pin_i2s_data$SB_IO_IN
.sym 103709 in.shift_reg_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 103710 pin_i2s_data$SB_IO_IN
.sym 103711 in.shift_reg[22]
.sym 103712 in.wsdd_SB_LUT4_I2_1_O
.sym 103717 fifo_in_data_right[5]
.sym 103721 fifo_in_data_left[13]
.sym 103725 fifo_in_data_left[10]
.sym 103741 fifo_in_data_left[6]
.sym 103745 fifo_in_data_right[16]
.sym 103753 fifo_in_data_right[9]
.sym 103761 fifo_in_data_right[6]
.sym 103773 fifo_in_data_right[18]
.sym 103777 buffer.right_mem[13][9]
.sym 103778 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 103779 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103780 buffer.right_mem[9][9]
.sym 103781 fifo_in_data_right[7]
.sym 103785 fifo_in_data_right[9]
.sym 103799 buffer.left_mem[9][6]
.sym 103800 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103801 fifo_in_data_right[18]
.sym 103805 fifo_in_data_left[6]
.sym 103813 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 103814 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 103815 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 103816 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 103817 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 103818 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 103819 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 103820 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 103821 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I0
.sym 103822 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I1
.sym 103823 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2
.sym 103824 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3
.sym 103853 fifo_in_data_right[16]
.sym 103857 fifo_in_data_right[18]
.sym 103861 fifo_in_data_right[3]
.sym 103881 fifo_in_data_right[16]
.sym 103917 fifo_in_data_right[16]
.sym 103941 fifo_in_data_right[3]
.sym 103977 buffer.right_mem[7][16]
.sym 103978 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103979 buffer.right_mem[9][16]
.sym 103980 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103981 fifo_in_data_right[1]
.sym 103985 fifo_in_data_right[2]
.sym 103993 buffer.right_mem[7][2]
.sym 103994 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103995 buffer.right_mem[9][2]
.sym 103996 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103997 fifo_in_data_right[16]
.sym 104017 fifo_in_data_right[16]
.sym 104025 fifo_in_data_right[2]
.sym 104029 fifo_in_data_right[1]
.sym 104033 fifo_in_data_right[2]
.sym 104323 pll_lock
.sym 104324 smu.state_bclk
.sym 104328 pll_lock
.sym 104433 fifo_in_data_right[10]
.sym 104453 fifo_in_data_right[4]
.sym 104469 fifo_in_data_left[9]
.sym 104473 fifo_in_data_right[13]
.sym 104481 buffer.right_mem[11][10]
.sym 104482 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104483 buffer.right_mem[13][10]
.sym 104484 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104485 buffer.left_mem[13][9]
.sym 104486 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104487 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104488 buffer.left_mem[6][9]
.sym 104493 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 104494 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104495 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104496 buffer.right_mem[10][10]
.sym 104501 fifo_in_data_left[9]
.sym 104505 fifo_in_data_right[10]
.sym 104513 buffer.right_mem[15][4]
.sym 104514 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104515 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104516 buffer.right_mem[9][4]
.sym 104517 fifo_in_data_right[5]
.sym 104521 buffer.left_mem[15][9]
.sym 104522 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104523 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104524 buffer.left_mem[1][9]
.sym 104525 buffer.left_mem[0][9]
.sym 104526 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104527 buffer.left_mem[2][9]
.sym 104528 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104529 buffer.right_mem[5][4]
.sym 104530 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104531 buffer.right_mem[12][4]
.sym 104532 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104533 fifo_in_data_right[4]
.sym 104537 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104538 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104539 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104540 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104541 buffer.left_mem[8][9]
.sym 104542 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104543 buffer.left_mem[14][9]
.sym 104544 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104545 buffer.right_mem[1][4]
.sym 104546 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104547 buffer.right_mem[13][4]
.sym 104548 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104549 fifo_in_data_right[4]
.sym 104553 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104554 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104555 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104556 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104561 fifo_in_data_left[18]
.sym 104569 buffer.right_mem[13][5]
.sym 104570 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104571 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104572 buffer.right_mem[9][5]
.sym 104573 fifo_in_data_right[5]
.sym 104577 buffer.right_mem[11][5]
.sym 104578 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104579 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104580 buffer.right_mem[5][5]
.sym 104581 buffer.right_mem[15][5]
.sym 104582 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104583 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104584 buffer.right_mem[8][5]
.sym 104585 fifo_in_data_left[13]
.sym 104589 buffer.right_mem[7][5]
.sym 104590 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104591 buffer.right_mem[10][5]
.sym 104592 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104593 buffer.right_mem[14][5]
.sym 104594 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104595 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104596 buffer.right_mem[3][5]
.sym 104597 buffer.right_mem[11][4]
.sym 104598 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104599 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104600 buffer.right_mem[2][4]
.sym 104601 fifo_in_data_right[5]
.sym 104605 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 104606 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104607 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104608 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104609 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104610 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104611 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104612 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104613 buffer.right_mem[12][5]
.sym 104614 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104615 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104616 buffer.right_mem[0][5]
.sym 104617 fifo_in_data_left[9]
.sym 104621 fifo_in_data_left[7]
.sym 104625 buffer.right_mem[1][5]
.sym 104626 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104627 buffer.right_mem[2][5]
.sym 104628 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104629 fifo_in_data_right[4]
.sym 104633 fifo_in_data_right[5]
.sym 104637 fifo_in_data_left[10]
.sym 104641 buffer.right_mem[14][10]
.sym 104642 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104643 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104644 buffer.right_mem[6][10]
.sym 104645 in.shift_reg[18]
.sym 104649 in.shift_reg[24]
.sym 104653 buffer.right_mem[4][5]
.sym 104654 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104655 buffer.right_mem[6][5]
.sym 104656 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104657 in.shift_reg[22]
.sym 104665 in.shift_reg[29]
.sym 104669 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104670 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104671 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104672 buffer.right_mem[12][10]
.sym 104673 buffer.right_mem[7][9]
.sym 104674 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104675 buffer.right_mem[15][9]
.sym 104676 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104677 fifo_in_data_right[18]
.sym 104681 fifo_in_data_right[6]
.sym 104685 fifo_in_data_left[6]
.sym 104689 buffer.right_mem[6][9]
.sym 104690 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104691 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104692 buffer.right_mem[2][9]
.sym 104697 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104698 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104699 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104700 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104701 fifo_in_data_right[9]
.sym 104713 buffer.right_mem[13][6]
.sym 104714 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104715 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104716 buffer.right_mem[6][6]
.sym 104717 fifo_in_data_right[9]
.sym 104721 fifo_in_data_right[6]
.sym 104725 fifo_in_data_right[10]
.sym 104729 buffer.right_mem[10][16]
.sym 104730 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104731 buffer.right_mem[12][16]
.sym 104732 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104733 buffer.right_mem[10][9]
.sym 104734 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104735 buffer.right_mem[12][9]
.sym 104736 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104737 fifo_in_data_right[7]
.sym 104741 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104742 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104743 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104744 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104745 fifo_in_data_left[7]
.sym 104749 fifo_in_data_right[9]
.sym 104753 buffer.right_mem[7][6]
.sym 104754 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104755 buffer.right_mem[15][6]
.sym 104756 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104757 buffer.right_mem[11][18]
.sym 104758 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104759 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104760 buffer.right_mem[10][18]
.sym 104761 fifo_in_data_right[13]
.sym 104765 fifo_in_data_right[6]
.sym 104769 buffer.right_mem[8][6]
.sym 104770 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104771 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104772 buffer.right_mem[1][6]
.sym 104773 buffer.right_mem[14][18]
.sym 104774 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104775 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104776 buffer.right_mem[0][18]
.sym 104777 fifo_in_data_right[6]
.sym 104781 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104782 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104783 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104784 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104785 buffer.right_mem[3][6]
.sym 104786 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104787 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104788 buffer.right_mem[2][6]
.sym 104789 buffer.right_mem[8][18]
.sym 104790 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104791 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104792 buffer.right_mem[2][18]
.sym 104793 buffer.right_mem[1][18]
.sym 104794 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104795 buffer.right_mem[9][18]
.sym 104796 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104797 fifo_in_data_right[18]
.sym 104801 fifo_in_data_right[18]
.sym 104805 buffer.right_mem[5][18]
.sym 104806 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104807 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104808 buffer.right_mem[3][18]
.sym 104809 buffer.right_mem[15][18]
.sym 104810 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104811 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104812 buffer.right_mem[12][18]
.sym 104813 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104814 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104815 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104816 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104817 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 104818 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104819 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104820 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104821 fifo_in_data_right[16]
.sym 104825 buffer.right_mem[11][16]
.sym 104826 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104827 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104828 buffer.right_mem[5][16]
.sym 104829 buffer.right_mem[14][16]
.sym 104830 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104831 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104832 buffer.right_mem[13][16]
.sym 104841 fifo_in_data_right[12]
.sym 104845 fifo_in_data_right[18]
.sym 104849 buffer.right_mem[7][18]
.sym 104850 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104851 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104852 buffer.right_mem[6][18]
.sym 104853 fifo_in_data_right[2]
.sym 104857 buffer.right_mem[4][18]
.sym 104858 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104859 buffer.right_mem[13][18]
.sym 104860 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104861 fifo_in_data_right[16]
.sym 104873 fifo_in_data_right[10]
.sym 104877 buffer.right_mem[0][16]
.sym 104878 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104879 buffer.right_mem[2][16]
.sym 104880 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104887 buffer.right_mem[7][10]
.sym 104888 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104889 fifo_in_data_right[18]
.sym 104897 fifo_in_data_right[12]
.sym 104901 fifo_in_data_right[16]
.sym 104905 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 104906 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104907 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104908 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104909 fifo_in_data_right[2]
.sym 104913 buffer.right_mem[8][16]
.sym 104914 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104915 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104916 buffer.right_mem[4][16]
.sym 104917 fifo_in_data_right[3]
.sym 104921 buffer.right_mem[8][2]
.sym 104922 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104923 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104924 buffer.right_mem[2][2]
.sym 104925 buffer.right_mem[15][16]
.sym 104926 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104927 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104928 buffer.right_mem[6][16]
.sym 104929 fifo_in_data_right[18]
.sym 104933 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104934 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104935 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104936 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104937 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104938 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104939 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104940 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104941 buffer.right_mem[6][1]
.sym 104942 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104943 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104944 buffer.right_mem[3][1]
.sym 104945 buffer.right_mem[7][1]
.sym 104946 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104947 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104948 buffer.right_mem[5][1]
.sym 104949 fifo_in_data_right[2]
.sym 104953 buffer.right_mem[12][1]
.sym 104954 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104955 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104956 buffer.right_mem[9][1]
.sym 104957 fifo_in_data_right[1]
.sym 104969 fifo_in_data_right[12]
.sym 104973 buffer.right_mem[11][2]
.sym 104974 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104975 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104976 buffer.right_mem[10][2]
.sym 105001 fifo_in_data_right[1]
.sym 105033 fifo_in_data_right[2]
.sym 105385 fifo_in_data_right[13]
.sym 105413 fifo_in_data_right[13]
.sym 105441 fifo_in_data_right[13]
.sym 105445 buffer.right_mem[6][13]
.sym 105446 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105447 buffer.right_mem[12][13]
.sym 105448 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105449 buffer.right_mem[5][13]
.sym 105450 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105451 buffer.right_mem[9][13]
.sym 105452 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105453 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105454 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105455 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105456 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105457 buffer.right_mem[1][13]
.sym 105458 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105459 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105460 buffer.right_mem[0][13]
.sym 105461 fifo_in_data_left[9]
.sym 105465 buffer.right_mem[15][13]
.sym 105466 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105467 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105468 buffer.right_mem[14][13]
.sym 105481 buffer.left_mem[0][18]
.sym 105482 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105483 buffer.left_mem[9][18]
.sym 105484 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105489 fifo_in_data_left[9]
.sym 105493 fifo_in_data_right[13]
.sym 105505 fifo_in_data_right[5]
.sym 105509 buffer.left_mem[11][18]
.sym 105510 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105511 buffer.left_mem[13][18]
.sym 105512 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105513 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105514 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105515 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105516 buffer.left_mem[10][18]
.sym 105517 fifo_in_data_left[18]
.sym 105529 fifo_in_data_left[7]
.sym 105533 fifo_in_data_left[9]
.sym 105537 fifo_in_data_left[13]
.sym 105541 fifo_in_data_right[5]
.sym 105545 buffer.left_mem[11][9]
.sym 105546 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105547 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105548 buffer.left_mem[10][9]
.sym 105549 fifo_in_data_left[18]
.sym 105553 fifo_in_data_right[4]
.sym 105557 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105558 buffer.data_left_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105559 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105560 buffer.left_mem[7][9]
.sym 105562 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 105563 in.counter[2]
.sym 105564 in.counter[3]
.sym 105565 fifo_in_data_left[9]
.sym 105569 fifo_in_data_right[4]
.sym 105573 fifo_in_data_left[13]
.sym 105577 fifo_in_data_right[5]
.sym 105581 fifo_in_data_right[7]
.sym 105589 fifo_in_data_left[6]
.sym 105593 fifo_in_data_left[7]
.sym 105601 fifo_in_data_left[9]
.sym 105605 buffer.left_mem[13][13]
.sym 105606 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105607 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105608 buffer.left_mem[5][13]
.sym 105609 fifo_in_data_left[13]
.sym 105613 fifo_in_data_right[7]
.sym 105621 fifo_in_data_left[6]
.sym 105625 fifo_in_data_left[10]
.sym 105631 buffer.left_mem[5][9]
.sym 105632 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105633 fifo_in_data_right[9]
.sym 105637 buffer.right_mem[5][7]
.sym 105638 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105639 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105640 buffer.right_mem[3][7]
.sym 105641 fifo_in_data_right[10]
.sym 105645 fifo_in_data_right[7]
.sym 105649 fifo_in_data_right[6]
.sym 105653 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105654 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105655 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105656 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105657 buffer.right_mem[14][7]
.sym 105658 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105659 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105660 buffer.right_mem[9][7]
.sym 105661 buffer.right_mem[15][7]
.sym 105662 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105663 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105664 buffer.right_mem[1][7]
.sym 105665 fifo_in_data_right[16]
.sym 105669 fifo_in_data_right[6]
.sym 105673 fifo_in_data_left[6]
.sym 105677 fifo_in_data_right[7]
.sym 105681 fifo_in_data_right[10]
.sym 105685 buffer.right_mem[7][7]
.sym 105686 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105687 buffer.right_mem[12][7]
.sym 105688 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105689 fifo_in_data_right[9]
.sym 105693 fifo_in_data_left[9]
.sym 105697 fifo_in_data_right[18]
.sym 105701 buffer.left_mem[4][9]
.sym 105702 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105703 buffer.left_mem[12][9]
.sym 105704 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105705 fifo_in_data_right[14]
.sym 105709 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105710 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105711 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105712 buffer.left_mem[5][6]
.sym 105713 buffer.left_mem[1][6]
.sym 105714 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105715 buffer.left_mem[13][6]
.sym 105716 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105717 fifo_in_data_left[6]
.sym 105723 buffer.left_mem[1][7]
.sym 105724 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105725 buffer.left_mem[11][6]
.sym 105726 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105727 buffer.left_mem[12][6]
.sym 105728 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105729 buffer.left_mem[3][9]
.sym 105730 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105731 buffer.left_mem[9][9]
.sym 105732 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105733 fifo_in_data_right[7]
.sym 105741 fifo_in_data_right[6]
.sym 105749 fifo_in_data_right[18]
.sym 105753 fifo_in_data_left[9]
.sym 105757 buffer.right_mem[11][14]
.sym 105758 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105759 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105760 buffer.right_mem[6][14]
.sym 105765 fifo_in_data_right[6]
.sym 105769 fifo_in_data_right[2]
.sym 105773 fifo_in_data_right[16]
.sym 105777 fifo_in_data_right[10]
.sym 105781 fifo_in_data_right[18]
.sym 105785 fifo_in_data_right[14]
.sym 105789 fifo_in_data_right[9]
.sym 105793 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105794 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105795 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105796 buffer.right_mem[1][10]
.sym 105805 fifo_in_data_right[4]
.sym 105809 fifo_in_data_right[14]
.sym 105815 buffer.right_mem[4][10]
.sym 105816 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105821 fifo_in_data_right[18]
.sym 105825 fifo_in_data_right[10]
.sym 105837 fifo_in_data_right[18]
.sym 105841 fifo_in_data_right[12]
.sym 105845 fifo_in_data_right[2]
.sym 105849 buffer.right_mem[4][12]
.sym 105850 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105851 buffer.right_mem[13][12]
.sym 105852 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105853 buffer.right_mem[4][2]
.sym 105854 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105855 buffer.right_mem[13][2]
.sym 105856 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105861 fifo_in_data_right[2]
.sym 105865 buffer.right_mem[11][3]
.sym 105866 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105867 buffer.right_mem[14][3]
.sym 105868 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105873 fifo_in_data_right[3]
.sym 105877 fifo_in_data_right[12]
.sym 105881 buffer.right_mem[1][16]
.sym 105882 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105883 buffer.right_mem[3][16]
.sym 105884 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105885 buffer.right_mem[14][2]
.sym 105886 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105887 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105888 buffer.right_mem[12][2]
.sym 105889 fifo_in_data_right[12]
.sym 105893 fifo_in_data_left[1]
.sym 105897 fifo_in_data_right[15]
.sym 105901 fifo_in_data_right[16]
.sym 105905 fifo_in_data_right[2]
.sym 105909 buffer.right_mem[14][12]
.sym 105910 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105911 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105912 buffer.right_mem[1][12]
.sym 105913 buffer.right_mem[6][12]
.sym 105914 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105915 buffer.right_mem[9][12]
.sym 105916 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105917 fifo_in_data_right[1]
.sym 105921 fifo_in_data_right[12]
.sym 105925 fifo_in_data_left[2]
.sym 105929 fifo_in_data_left[1]
.sym 105933 buffer.right_mem[15][1]
.sym 105934 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105935 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105936 buffer.right_mem[1][1]
.sym 105937 fifo_in_data_right[1]
.sym 105941 fifo_in_data_right[2]
.sym 105945 buffer.right_mem[15][2]
.sym 105946 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105947 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105948 buffer.right_mem[0][2]
.sym 105953 fifo_in_data_right[15]
.sym 105969 fifo_in_data_left[1]
.sym 105973 fifo_in_data_right[12]
.sym 105977 fifo_in_data_right[1]
.sym 105985 fifo_in_data_right[15]
.sym 105997 fifo_in_data_right[2]
.sym 106337 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 106338 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 106339 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 106340 pin_i2s_data$SB_IO_IN
.sym 106341 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 106342 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 106343 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 106344 pin_i2s_data$SB_IO_IN
.sym 106347 in.shift_reg[25]
.sym 106348 in.wsdd_SB_LUT4_I2_1_O
.sym 106349 in.shift_reg_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 106350 pin_i2s_data$SB_IO_IN
.sym 106351 in.shift_reg[21]
.sym 106352 in.wsdd_SB_LUT4_I2_1_O
.sym 106353 in.shift_reg_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 106354 pin_i2s_data$SB_IO_IN
.sym 106355 in.shift_reg[24]
.sym 106356 in.wsdd_SB_LUT4_I2_1_O
.sym 106358 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 106359 in.counter[2]
.sym 106360 in.counter[3]
.sym 106363 in.shift_reg[26]
.sym 106364 in.wsdd_SB_LUT4_I2_1_O
.sym 106377 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 106378 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 106379 in.counter[1]
.sym 106380 in.counter[0]
.sym 106388 in.counter[3]
.sym 106389 fifo_in_data_left[9]
.sym 106396 in.counter[0]
.sym 106397 fifo_in_data_right[13]
.sym 106402 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 106407 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 106411 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 106415 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 106419 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106422 $PACKER_VCC_NET
.sym 106423 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 106428 $nextpnr_ICESTORM_LC_9$I3
.sym 106429 in.shift_reg_SB_DFFR_Q_10_D_SB_LUT4_O_I0
.sym 106430 pin_i2s_data$SB_IO_IN
.sym 106431 in.shift_reg[18]
.sym 106432 in.wsdd_SB_LUT4_I2_1_O
.sym 106436 in.counter[1]
.sym 106437 fifo_in_data_right[5]
.sym 106448 in.counter[4]
.sym 106450 in.shift_reg_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 106451 in.counter[3]
.sym 106452 in.counter[2]
.sym 106456 in.counter[2]
.sym 106457 fifo_in_data_right[4]
.sym 106465 in.shift_reg[24]
.sym 106469 in.shift_reg[25]
.sym 106473 in.shift_reg[21]
.sym 106477 in.shift_reg[18]
.sym 106481 in.shift_reg[13]
.sym 106485 in.shift_reg[26]
.sym 106489 in.shift_reg[22]
.sym 106494 in.counter[1]
.sym 106495 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 106496 in.counter[0]
.sym 106497 fifo_in_data_left[13]
.sym 106507 buffer.left_mem[11][13]
.sym 106508 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106509 fifo_in_data_left[6]
.sym 106513 fifo_in_data_left[9]
.sym 106517 buffer.left_mem[7][13]
.sym 106518 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106519 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106520 buffer.left_mem[3][13]
.sym 106529 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106530 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106531 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106532 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106533 fifo_in_data_left[10]
.sym 106537 fifo_in_data_right[6]
.sym 106541 buffer.left_mem[15][6]
.sym 106542 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106543 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106544 buffer.left_mem[14][6]
.sym 106545 fifo_in_data_left[13]
.sym 106549 buffer.left_mem[8][10]
.sym 106550 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106551 buffer.left_mem[14][10]
.sym 106552 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106553 buffer.left_mem[8][13]
.sym 106554 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106555 buffer.left_mem[14][13]
.sym 106556 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106557 buffer.left_mem[13][10]
.sym 106558 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106559 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106560 buffer.left_mem[6][10]
.sym 106561 fifo_in_data_right[5]
.sym 106565 fifo_in_data_left[7]
.sym 106569 fifo_in_data_right[7]
.sym 106573 fifo_in_data_left[18]
.sym 106577 fifo_in_data_left[10]
.sym 106581 fifo_in_data_left[13]
.sym 106585 fifo_in_data_left[6]
.sym 106589 fifo_in_data_right[10]
.sym 106593 buffer.left_mem[7][6]
.sym 106594 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106595 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106596 buffer.left_mem[6][6]
.sym 106597 buffer.left_mem[4][6]
.sym 106598 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106599 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106600 buffer.left_mem[2][6]
.sym 106601 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106602 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106603 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106604 buffer.data_left_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106605 fifo_in_data_left[6]
.sym 106609 fifo_in_data_left[7]
.sym 106615 buffer.right_mem[7][13]
.sym 106616 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106617 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106618 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106619 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106620 buffer.left_mem[6][13]
.sym 106621 fifo_in_data_right[5]
.sym 106625 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106626 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106627 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106628 buffer.left_mem[10][13]
.sym 106629 fifo_in_data_right[6]
.sym 106633 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106634 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106635 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106636 buffer.right_mem[12][6]
.sym 106639 buffer.right_mem[14][6]
.sym 106640 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106641 fifo_in_data_right[7]
.sym 106645 buffer.right_mem[11][6]
.sym 106646 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106647 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106648 buffer.right_mem[10][6]
.sym 106651 buffer.left_mem[4][13]
.sym 106652 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106653 fifo_in_data_right[12]
.sym 106657 fifo_in_data_right[6]
.sym 106661 buffer.left_mem[7][7]
.sym 106662 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106663 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106664 buffer.left_mem[5][7]
.sym 106665 fifo_in_data_left[13]
.sym 106669 fifo_in_data_right[7]
.sym 106673 fifo_in_data_right[9]
.sym 106677 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106678 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106679 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106680 buffer.left_mem[2][7]
.sym 106681 buffer.right_mem[4][9]
.sym 106682 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106683 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106684 buffer.right_mem[0][9]
.sym 106685 fifo_in_data_left[9]
.sym 106689 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106690 buffer.data_right_out_SB_DFFER_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106691 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106692 buffer.right_mem[3][9]
.sym 106693 fifo_in_data_left[13]
.sym 106699 buffer.right_mem[5][9]
.sym 106700 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106707 buffer.left_mem[9][13]
.sym 106708 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106709 fifo_in_data_right[6]
.sym 106717 fifo_in_data_right[3]
.sym 106721 fifo_in_data_right[14]
.sym 106729 fifo_in_data_right[16]
.sym 106733 fifo_in_data_right[9]
.sym 106737 buffer.right_mem[14][9]
.sym 106738 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106739 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106740 buffer.right_mem[1][9]
.sym 106741 fifo_in_data_right[18]
.sym 106749 fifo_in_data_right[6]
.sym 106765 fifo_in_data_right[3]
.sym 106777 buffer.right_mem[10][3]
.sym 106778 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106779 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106780 buffer.right_mem[9][3]
.sym 106781 fifo_in_data_right[12]
.sym 106789 fifo_in_data_left[2]
.sym 106793 buffer.right_mem[11][12]
.sym 106794 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106795 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106796 buffer.right_mem[2][12]
.sym 106797 buffer.right_mem[8][12]
.sym 106798 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106799 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106800 buffer.right_mem[3][12]
.sym 106801 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106802 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106803 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106804 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106805 buffer.right_mem[10][12]
.sym 106806 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106807 buffer.right_mem[12][12]
.sym 106808 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106809 fifo_in_data_right[7]
.sym 106817 fifo_in_data_right[3]
.sym 106821 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106822 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106823 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106824 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106825 fifo_in_data_right[16]
.sym 106829 buffer.right_mem[15][3]
.sym 106830 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106831 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106832 buffer.right_mem[2][3]
.sym 106833 buffer.right_mem[8][3]
.sym 106834 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106835 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106836 buffer.right_mem[4][3]
.sym 106841 buffer.right_mem[1][2]
.sym 106842 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106843 buffer.right_mem[5][2]
.sym 106844 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106845 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106846 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106847 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106848 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106849 fifo_in_data_right[12]
.sym 106853 buffer.right_mem[6][15]
.sym 106854 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106855 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106856 buffer.right_mem[2][15]
.sym 106857 buffer.right_mem[5][12]
.sym 106858 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106859 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106860 buffer.right_mem[0][12]
.sym 106861 fifo_in_data_right[14]
.sym 106865 fifo_in_data_right[1]
.sym 106869 fifo_in_data_right[2]
.sym 106873 buffer.right_mem[6][2]
.sym 106874 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106875 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106876 buffer.right_mem[3][2]
.sym 106877 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106878 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106879 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106880 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106881 buffer.right_mem[7][15]
.sym 106882 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106883 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106884 buffer.right_mem[5][15]
.sym 106885 buffer.right_mem[12][15]
.sym 106886 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106887 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106888 buffer.right_mem[0][15]
.sym 106889 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106890 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106891 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106892 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106893 buffer.right_mem[7][12]
.sym 106894 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106895 buffer.right_mem[15][12]
.sym 106896 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106901 buffer.right_mem[1][15]
.sym 106902 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106903 buffer.right_mem[13][15]
.sym 106904 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106905 fifo_in_data_right[2]
.sym 106909 fifo_in_data_right[16]
.sym 106925 fifo_in_data_right[3]
.sym 106937 fifo_in_data_right[15]
.sym 106973 fifo_in_data_right[15]
.sym 107289 in.shift_reg[17]
.sym 107297 in.shift_reg_SB_DFFR_Q_9_D_SB_LUT4_O_I0
.sym 107298 pin_i2s_data$SB_IO_IN
.sym 107299 in.shift_reg[17]
.sym 107300 in.wsdd_SB_LUT4_I2_1_O
.sym 107302 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 107303 in.counter[3]
.sym 107304 in.counter[2]
.sym 107307 in.shift_reg[29]
.sym 107308 in.wsdd_SB_LUT4_I2_1_O
.sym 107309 in.shift_reg_SB_DFFR_Q_20_D_SB_LUT4_O_I0
.sym 107310 pin_i2s_data$SB_IO_IN
.sym 107311 in.shift_reg[28]
.sym 107312 in.wsdd_SB_LUT4_I2_1_O
.sym 107321 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 107322 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 107323 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 107324 pin_i2s_data$SB_IO_IN
.sym 107329 fifo_in_data_left[9]
.sym 107343 in.counter[3]
.sym 107344 in.counter[2]
.sym 107345 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 107346 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 107347 in.counter[1]
.sym 107348 in.counter[0]
.sym 107350 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 107351 in.counter[0]
.sym 107352 in.counter[1]
.sym 107353 fifo_in_data_right[13]
.sym 107357 fifo_in_data_left[18]
.sym 107362 in.counter[0]
.sym 107365 in.wsdd_SB_LUT4_I2_1_O
.sym 107367 in.counter[1]
.sym 107368 in.counter[0]
.sym 107369 in.wsdd_SB_LUT4_I2_1_O
.sym 107371 in.counter[2]
.sym 107372 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[2]
.sym 107373 in.wsdd_SB_LUT4_I2_1_O
.sym 107375 in.counter[3]
.sym 107376 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[3]
.sym 107377 in.wsdd_SB_LUT4_I2_1_O
.sym 107379 in.counter[4]
.sym 107380 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[4]
.sym 107382 in.wsdd_SB_LUT4_I2_1_O
.sym 107383 in.counter[5]
.sym 107384 in.counter_SB_DFFNER_Q_D_SB_LUT4_O_I3[5]
.sym 107387 in.wsdd_SB_LUT4_I2_1_O
.sym 107388 in.counter[0]
.sym 107391 in.wsdd_SB_LUT4_I2_1_O
.sym 107392 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107394 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107395 in.counter[4]
.sym 107396 in.counter[5]
.sym 107397 pin_i2s_fclk$SB_IO_IN
.sym 107401 in.wsd
.sym 107407 in.wsdd
.sym 107408 in.wsd
.sym 107411 in.wsdd
.sym 107412 in.wsd
.sym 107415 in.wsd
.sym 107416 in.wsdd
.sym 107424 in.counter[5]
.sym 107429 buffer.left_mem[14][18]
.sym 107430 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107431 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107432 buffer.left_mem[6][18]
.sym 107433 fifo_in_data_left[10]
.sym 107437 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107438 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107439 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107440 buffer.left_mem[12][18]
.sym 107449 fifo_in_data_left[13]
.sym 107453 fifo_in_data_left[18]
.sym 107457 fifo_in_data_left[6]
.sym 107461 buffer.left_mem[15][13]
.sym 107462 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107463 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107464 buffer.left_mem[0][13]
.sym 107465 buffer.left_mem[15][10]
.sym 107466 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107467 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107468 buffer.left_mem[12][10]
.sym 107469 fifo_in_data_right[5]
.sym 107473 fifo_in_data_left[10]
.sym 107477 fifo_in_data_left[5]
.sym 107482 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107483 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107484 buffer.left_mem[12][13]
.sym 107485 fifo_in_data_left[13]
.sym 107489 buffer.left_mem[8][6]
.sym 107490 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107491 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107492 buffer.left_mem[3][6]
.sym 107493 fifo_in_data_right[13]
.sym 107501 fifo_in_data_left[13]
.sym 107513 fifo_in_data_right[9]
.sym 107517 fifo_in_data_left[6]
.sym 107523 buffer.left_mem[5][10]
.sym 107524 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107525 buffer.right_mem[11][9]
.sym 107526 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107527 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107528 buffer.right_mem[8][9]
.sym 107529 fifo_in_data_right[13]
.sym 107533 fifo_in_data_right[9]
.sym 107537 fifo_in_data_left[10]
.sym 107545 buffer.left_mem[11][7]
.sym 107546 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107547 buffer.left_mem[14][7]
.sym 107548 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107549 fifo_in_data_left[7]
.sym 107553 fifo_in_data_right[9]
.sym 107557 buffer.right_mem[11][13]
.sym 107558 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107559 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107560 buffer.right_mem[10][13]
.sym 107561 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107562 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107563 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107564 buffer.right_mem[8][13]
.sym 107565 fifo_in_data_left[6]
.sym 107569 fifo_in_data_left[7]
.sym 107573 buffer.left_mem[11][10]
.sym 107574 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107575 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107576 buffer.left_mem[10][10]
.sym 107577 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107578 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107579 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107580 buffer.left_mem[1][13]
.sym 107581 buffer.right_mem[15][10]
.sym 107582 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107583 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107584 buffer.right_mem[5][10]
.sym 107585 buffer.right_mem[11][7]
.sym 107586 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107587 buffer.right_mem[13][7]
.sym 107588 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107589 fifo_in_data_right[13]
.sym 107593 fifo_in_data_left[13]
.sym 107597 buffer.right_mem[4][7]
.sym 107598 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107599 buffer.right_mem[10][7]
.sym 107600 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107601 buffer.left_mem[10][6]
.sym 107602 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107603 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107604 buffer.left_mem[0][6]
.sym 107605 fifo_in_data_left[10]
.sym 107609 fifo_in_data_left[6]
.sym 107613 fifo_in_data_right[7]
.sym 107617 fifo_in_data_left[6]
.sym 107625 fifo_in_data_right[9]
.sym 107633 fifo_in_data_right[13]
.sym 107637 buffer.right_mem[4][6]
.sym 107638 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107639 buffer.right_mem[5][6]
.sym 107640 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107641 fifo_in_data_left[7]
.sym 107645 fifo_in_data_right[7]
.sym 107649 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107650 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107651 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107652 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107653 fifo_in_data_right[9]
.sym 107657 fifo_in_data_left[10]
.sym 107661 buffer.right_mem[3][14]
.sym 107662 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107663 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107664 buffer.right_mem[2][14]
.sym 107665 fifo_in_data_right[14]
.sym 107673 fifo_in_data_right[4]
.sym 107677 buffer.right_mem[15][14]
.sym 107678 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107679 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107680 buffer.right_mem[14][14]
.sym 107681 buffer.right_mem[8][4]
.sym 107682 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107683 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107684 buffer.right_mem[0][4]
.sym 107689 fifo_in_data_right[6]
.sym 107693 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107694 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107695 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107696 buffer.right_mem[3][4]
.sym 107697 fifo_in_data_right[10]
.sym 107701 fifo_in_data_left[7]
.sym 107705 buffer.right_mem[8][14]
.sym 107706 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107707 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107708 buffer.right_mem[1][14]
.sym 107709 fifo_in_data_right[9]
.sym 107713 fifo_in_data_right[10]
.sym 107717 fifo_in_data_right[12]
.sym 107727 buffer.right_mem[6][4]
.sym 107728 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107735 buffer.right_mem[8][7]
.sym 107736 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107737 fifo_in_data_left[2]
.sym 107742 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107743 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107744 buffer.right_mem[3][10]
.sym 107745 fifo_in_data_right[4]
.sym 107749 fifo_in_data_left[1]
.sym 107753 fifo_in_data_right[14]
.sym 107757 fifo_in_data_right[10]
.sym 107761 fifo_in_data_right[7]
.sym 107765 fifo_in_data_left[2]
.sym 107773 buffer.right_mem[8][10]
.sym 107774 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107775 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107776 buffer.right_mem[2][10]
.sym 107777 fifo_in_data_right[3]
.sym 107781 fifo_in_data_right[1]
.sym 107785 fifo_in_data_left[2]
.sym 107789 fifo_in_data_right[16]
.sym 107793 fifo_in_data_right[10]
.sym 107797 buffer.left_mem[6][2]
.sym 107798 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107799 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107800 buffer.left_mem[2][2]
.sym 107805 fifo_in_data_right[2]
.sym 107809 buffer.left_mem[15][2]
.sym 107810 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107811 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107812 buffer.left_mem[3][2]
.sym 107813 buffer.left_mem[15][1]
.sym 107814 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107815 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107816 buffer.left_mem[8][1]
.sym 107821 fifo_in_data_left[2]
.sym 107825 buffer.left_mem[8][2]
.sym 107826 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107827 buffer.left_mem[12][2]
.sym 107828 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107829 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107830 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107831 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107832 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107833 fifo_in_data_right[15]
.sym 107837 fifo_in_data_right[12]
.sym 107841 fifo_in_data_right[15]
.sym 107849 buffer.left_mem[1][1]
.sym 107850 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107851 buffer.left_mem[13][1]
.sym 107852 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107853 fifo_in_data_right[12]
.sym 107857 buffer.right_mem[7][3]
.sym 107858 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107859 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107860 buffer.right_mem[5][3]
.sym 107861 fifo_in_data_right[3]
.sym 107865 buffer.left_mem[7][2]
.sym 107866 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107867 buffer.left_mem[9][2]
.sym 107868 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107869 fifo_in_data_left[2]
.sym 107881 fifo_in_data_right[15]
.sym 107897 fifo_in_data_right[12]
.sym 107905 fifo_in_data_left[1]
.sym 107909 fifo_in_data_left[2]
.sym 108253 $PACKER_VCC_NET
.sym 108258 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108259 in.counter[5]
.sym 108260 in.counter[4]
.sym 108265 in.shift_reg[17]
.sym 108281 in.shift_reg[28]
.sym 108287 in.counter[3]
.sym 108288 in.counter[2]
.sym 108289 in.shift_reg_SB_DFFR_Q_12_D_SB_LUT4_O_I0
.sym 108290 pin_i2s_data$SB_IO_IN
.sym 108291 in.shift_reg[20]
.sym 108292 in.wsdd_SB_LUT4_I2_1_O
.sym 108293 in.shift_reg_SB_DFFR_Q_6_D_SB_LUT4_O_I0
.sym 108294 pin_i2s_data$SB_IO_IN
.sym 108295 in.shift_reg[14]
.sym 108296 in.wsdd_SB_LUT4_I2_1_O
.sym 108297 in.shift_reg_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 108298 pin_i2s_data$SB_IO_IN
.sym 108299 in.shift_reg[23]
.sym 108300 in.wsdd_SB_LUT4_I2_1_O
.sym 108301 in.shift_reg_SB_DFFR_Q_5_D_SB_LUT4_O_I0
.sym 108302 pin_i2s_data$SB_IO_IN
.sym 108303 in.shift_reg[13]
.sym 108304 in.wsdd_SB_LUT4_I2_1_O
.sym 108309 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0
.sym 108310 pin_i2s_data$SB_IO_IN
.sym 108311 in.shift_reg[16]
.sym 108312 in.wsdd_SB_LUT4_I2_1_O
.sym 108313 in.counter[1]
.sym 108314 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 108315 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 108316 in.counter[0]
.sym 108317 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 108318 in.counter[0]
.sym 108319 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 108320 in.counter[1]
.sym 108321 in.counter[4]
.sym 108322 in.counter[1]
.sym 108323 in.counter[0]
.sym 108324 in.counter[5]
.sym 108325 fifo_in_data_left[4]
.sym 108329 in.counter[5]
.sym 108330 in.counter[3]
.sym 108331 in.counter[2]
.sym 108332 in.counter[4]
.sym 108334 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 108335 in.counter[2]
.sym 108336 in.counter[3]
.sym 108337 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108338 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108339 in.counter[3]
.sym 108340 in.counter[2]
.sym 108341 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108342 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108343 in.counter[1]
.sym 108344 in.counter[0]
.sym 108345 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108346 in.counter[2]
.sym 108347 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108348 in.counter[3]
.sym 108349 fifo_in_data_left[3]
.sym 108361 fifo_in_data_left[3]
.sym 108377 fifo_in_data_left[4]
.sym 108389 fifo_in_data_left[4]
.sym 108397 fifo_in_data_left[18]
.sym 108402 in.counter[1]
.sym 108403 in.counter[0]
.sym 108404 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 108417 in.shift_reg[19]
.sym 108425 in.shift_reg[28]
.sym 108429 in.shift_reg[13]
.sym 108433 in.shift_reg[21]
.sym 108437 in.shift_reg[26]
.sym 108441 in.shift_reg[31]
.sym 108445 in.shift_reg[25]
.sym 108457 fifo_in_data_left[7]
.sym 108465 fifo_in_data_left[6]
.sym 108473 fifo_in_data_left[4]
.sym 108477 fifo_in_data_right[13]
.sym 108481 fifo_in_data_left[10]
.sym 108485 fifo_in_data_left[5]
.sym 108489 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108490 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108491 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108492 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108494 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108495 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108496 buffer.left_mem[2][13]
.sym 108497 buffer.left_mem[0][7]
.sym 108498 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108499 buffer.left_mem[3][7]
.sym 108500 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108501 buffer.left_mem[8][7]
.sym 108502 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108503 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108504 buffer.left_mem[4][7]
.sym 108505 fifo_in_data_left[7]
.sym 108509 buffer.left_mem[10][7]
.sym 108510 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108511 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108512 buffer.left_mem[9][7]
.sym 108513 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 108514 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 108515 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 108516 buffer.data_right_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 108517 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 108518 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 108519 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 108520 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 108523 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 108524 buffer.data_right_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 108525 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 108526 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 108527 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 108528 buffer.data_left_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 108529 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 108530 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 108531 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 108532 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 108533 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 108534 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 108535 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 108536 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 108539 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 108540 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 108541 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I0
.sym 108542 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I1
.sym 108543 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 108544 buffer.data_right_out_SB_DFFER_Q_10_D_SB_LUT4_O_I3
.sym 108547 buffer.left_mem[15][14]
.sym 108548 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108549 fifo_in_data_left[12]
.sym 108553 fifo_in_data_left[14]
.sym 108557 fifo_in_data_left[18]
.sym 108561 fifo_out_data_right[10]
.sym 108562 fifo_out_data_right[9]
.sym 108563 fifo_out_data_right[7]
.sym 108564 fifo_out_data_right[6]
.sym 108565 buffer.left_mem[15][18]
.sym 108566 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108567 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108568 buffer.left_mem[5][18]
.sym 108569 fifo_in_data_left[3]
.sym 108573 buffer.right_mem[13][13]
.sym 108574 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108575 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108576 buffer.right_mem[3][13]
.sym 108577 buffer.left_mem[3][10]
.sym 108578 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108579 buffer.left_mem[9][10]
.sym 108580 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108581 fifo_in_data_left[7]
.sym 108585 fifo_in_data_left[21]
.sym 108589 fifo_in_data_right[14]
.sym 108598 out.lr
.sym 108599 fifo_out_data_right[7]
.sym 108600 fifo_out_data_left[7]
.sym 108605 buffer.left_mem[13][7]
.sym 108606 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108607 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108608 buffer.left_mem[6][7]
.sym 108613 buffer.right_mem[0][6]
.sym 108614 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108615 buffer.right_mem[9][6]
.sym 108616 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108622 out.lr
.sym 108623 fifo_out_data_right[9]
.sym 108624 fifo_out_data_left[9]
.sym 108629 fifo_in_data_right[14]
.sym 108633 fifo_in_data_right[7]
.sym 108637 fifo_in_data_left[13]
.sym 108641 fifo_in_data_right[4]
.sym 108645 fifo_in_data_right[3]
.sym 108649 fifo_in_data_right[14]
.sym 108653 fifo_in_data_right[7]
.sym 108657 buffer.right_mem[0][7]
.sym 108658 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108659 buffer.right_mem[2][7]
.sym 108660 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108661 fifo_in_data_right[1]
.sym 108665 fifo_in_data_right[6]
.sym 108669 buffer.right_mem[0][1]
.sym 108670 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108671 buffer.right_mem[2][1]
.sym 108672 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108681 fifo_in_data_right[14]
.sym 108689 fifo_in_data_right[4]
.sym 108697 buffer.right_mem[7][14]
.sym 108698 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108699 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108700 buffer.right_mem[5][14]
.sym 108701 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108702 buffer.data_right_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108703 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108704 buffer.right_mem[6][7]
.sym 108705 buffer.right_mem[12][3]
.sym 108706 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108707 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108708 buffer.right_mem[0][3]
.sym 108709 fifo_in_data_right[1]
.sym 108713 fifo_in_data_right[0]
.sym 108717 fifo_in_data_left[1]
.sym 108729 fifo_in_data_right[23]
.sym 108733 fifo_in_data_left[2]
.sym 108745 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 108746 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 108747 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 108748 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 108749 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I0
.sym 108750 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I1
.sym 108751 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2
.sym 108752 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3
.sym 108753 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108754 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108755 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108756 buffer.right_mem[11][1]
.sym 108759 buffer.right_mem[13][1]
.sym 108760 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108767 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 108768 buffer.data_right_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 108769 buffer.right_mem[15][0]
.sym 108770 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108771 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108772 buffer.right_mem[4][0]
.sym 108773 fifo_in_data_right[1]
.sym 108777 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108778 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108779 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108780 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108781 buffer.right_mem[4][1]
.sym 108782 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108783 buffer.right_mem[10][1]
.sym 108784 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108785 buffer.left_mem[11][1]
.sym 108786 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108787 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108788 buffer.left_mem[6][1]
.sym 108789 fifo_in_data_right[0]
.sym 108793 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108794 buffer.data_right_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108795 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108796 buffer.right_mem[3][3]
.sym 108809 fifo_in_data_right[12]
.sym 108823 buffer.right_mem[6][3]
.sym 108824 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108849 fifo_in_data_right[1]
.sym 108865 fifo_in_data_right[11]
.sym 108869 fifo_in_data_right[0]
.sym 109189 in.shift_reg_SB_DFFR_Q_3_D_SB_LUT4_O_I0
.sym 109190 pin_i2s_data$SB_IO_IN
.sym 109191 in.shift_reg[11]
.sym 109192 in.wsdd_SB_LUT4_I2_1_O
.sym 109201 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 109202 in.counter[0]
.sym 109203 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 109204 in.counter[1]
.sym 109205 in.counter[1]
.sym 109206 in.counter[0]
.sym 109207 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 109208 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 109217 in.shift_reg_SB_DFFR_Q_D_SB_LUT4_O_I0
.sym 109218 pin_i2s_data$SB_IO_IN
.sym 109219 in.shift_reg[8]
.sym 109220 in.wsdd_SB_LUT4_I2_1_O
.sym 109221 in.shift_reg_SB_DFFR_Q_7_D_SB_LUT4_O_I0
.sym 109222 pin_i2s_data$SB_IO_IN
.sym 109223 in.shift_reg[15]
.sym 109224 in.wsdd_SB_LUT4_I2_1_O
.sym 109225 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 109226 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 109227 in.counter[1]
.sym 109228 in.counter[0]
.sym 109229 in.counter[1]
.sym 109230 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 109231 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 109232 in.counter[0]
.sym 109233 in.shift_reg_SB_DFFR_Q_4_D_SB_LUT4_O_I0
.sym 109234 pin_i2s_data$SB_IO_IN
.sym 109235 in.shift_reg[12]
.sym 109236 in.wsdd_SB_LUT4_I2_1_O
.sym 109237 in.counter[1]
.sym 109238 in.counter[0]
.sym 109239 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 109240 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 109241 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 109242 in.shift_reg_SB_DFFR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 109243 in.counter[1]
.sym 109244 in.counter[0]
.sym 109245 in.shift_reg_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 109246 pin_i2s_data$SB_IO_IN
.sym 109247 in.shift_reg[10]
.sym 109248 in.wsdd_SB_LUT4_I2_1_O
.sym 109257 fifo_in_data_left[4]
.sym 109265 fifo_in_data_left[15]
.sym 109281 fifo_in_data_left[18]
.sym 109293 fifo_in_data_left[3]
.sym 109305 buffer.left_mem[4][3]
.sym 109306 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109307 buffer.left_mem[10][3]
.sym 109308 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109309 fifo_in_data_left[14]
.sym 109315 buffer.left_mem[4][18]
.sym 109316 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109317 in.shift_reg[23]
.sym 109325 in.shift_reg[10]
.sym 109329 in.shift_reg[15]
.sym 109337 in.shift_reg[27]
.sym 109345 fifo_in_data_left[18]
.sym 109349 fifo_in_data_left[15]
.sym 109353 buffer.left_mem[11][4]
.sym 109354 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109355 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109356 buffer.left_mem[5][4]
.sym 109357 fifo_in_data_left[4]
.sym 109361 fifo_in_data_left[7]
.sym 109365 buffer.left_mem[11][15]
.sym 109366 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109367 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109368 buffer.left_mem[6][15]
.sym 109373 fifo_in_data_left[5]
.sym 109378 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 109379 in.counter[3]
.sym 109380 in.counter[2]
.sym 109383 buffer.left_mem[7][18]
.sym 109384 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109389 fifo_in_data_left[10]
.sym 109397 fifo_in_data_left[5]
.sym 109401 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109402 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109403 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109404 buffer.left_mem[1][18]
.sym 109405 fifo_in_data_left[18]
.sym 109409 fifo_in_data_left[5]
.sym 109413 buffer.left_mem[1][4]
.sym 109414 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109415 buffer.left_mem[3][4]
.sym 109416 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109425 fifo_in_data_left[4]
.sym 109429 fifo_in_data_left[3]
.sym 109433 fifo_in_data_left[10]
.sym 109437 fifo_in_data_left[18]
.sym 109441 buffer.left_mem[8][5]
.sym 109442 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109443 buffer.left_mem[9][5]
.sym 109444 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109446 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109447 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109448 buffer.left_mem[1][5]
.sym 109449 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109450 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109451 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109452 buffer.left_mem[6][5]
.sym 109453 buffer.left_mem[15][5]
.sym 109454 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109455 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109456 buffer.left_mem[14][5]
.sym 109457 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109458 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109459 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109460 buffer.left_mem[7][5]
.sym 109461 fifo_in_data_right[13]
.sym 109465 fifo_in_data_left[3]
.sym 109469 fifo_in_data_left[4]
.sym 109473 buffer.left_mem[3][3]
.sym 109474 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109475 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109476 buffer.left_mem[2][3]
.sym 109477 fifo_in_data_right[13]
.sym 109481 buffer.right_mem[4][13]
.sym 109482 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109483 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109484 buffer.right_mem[2][13]
.sym 109485 buffer.left_mem[15][3]
.sym 109486 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109487 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109488 buffer.left_mem[14][3]
.sym 109489 fifo_in_data_left[10]
.sym 109493 buffer.left_mem[4][10]
.sym 109494 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109495 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109496 buffer.left_mem[1][10]
.sym 109497 fifo_in_data_left[5]
.sym 109501 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109502 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109503 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109504 buffer.left_mem[7][10]
.sym 109506 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109507 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109508 out.shift_data[9]
.sym 109510 fifo_out_data_left[15]
.sym 109511 fifo_out_data_left[14]
.sym 109512 fifo_out_data_left[13]
.sym 109513 fifo_in_data_right[14]
.sym 109518 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109519 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109520 out.shift_data[14]
.sym 109522 out.lr
.sym 109523 fifo_out_data_right[10]
.sym 109524 fifo_out_data_left[10]
.sym 109526 out.lr
.sym 109527 fifo_out_data_right[5]
.sym 109528 fifo_out_data_left[5]
.sym 109530 out.lr
.sym 109531 fifo_out_data_right[13]
.sym 109532 fifo_out_data_left[13]
.sym 109534 fifo_out_data_right[14]
.sym 109535 fifo_out_data_right[13]
.sym 109536 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109538 out.bmc_phase_SB_LUT4_I2_O
.sym 109539 out.shift_data[9]
.sym 109540 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3
.sym 109542 out.bmc_phase_SB_LUT4_I2_O
.sym 109543 out.shift_data[12]
.sym 109544 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3
.sym 109546 out.bmc_phase_SB_LUT4_I2_O
.sym 109547 out.shift_data[10]
.sym 109548 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3
.sym 109550 out.bmc_phase_SB_LUT4_I2_O
.sym 109551 out.shift_data[8]
.sym 109552 out.shift_data_SB_DFFNR_Q_18_D_SB_LUT4_O_I3
.sym 109553 fifo_out_data_left[10]
.sym 109554 fifo_out_data_left[9]
.sym 109555 fifo_out_data_left[7]
.sym 109556 fifo_out_data_left[6]
.sym 109558 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109559 out.shift_data_SB_DFFNR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109560 out.shift_data[11]
.sym 109562 out.bmc_phase_SB_LUT4_I2_O
.sym 109563 out.shift_data[13]
.sym 109564 out.shift_data_SB_DFFNR_Q_13_D_SB_LUT4_O_I3
.sym 109566 out.bmc_phase_SB_LUT4_I2_O
.sym 109567 out.shift_data[20]
.sym 109568 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3
.sym 109569 fifo_in_data_right[4]
.sym 109573 fifo_in_data_left[5]
.sym 109578 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109579 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109580 out.shift_data[20]
.sym 109582 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109583 out.shift_data_SB_DFFNR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109584 out.shift_data[10]
.sym 109586 out.lr
.sym 109587 fifo_out_data_right[14]
.sym 109588 fifo_out_data_left[14]
.sym 109590 out.lr
.sym 109591 fifo_out_data_right[6]
.sym 109592 fifo_out_data_left[6]
.sym 109594 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109595 out.shift_data_SB_DFFNR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109596 out.shift_data[13]
.sym 109598 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109599 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109600 out.shift_data[17]
.sym 109601 fifo_in_data_right[15]
.sym 109605 buffer.right_mem[13][14]
.sym 109606 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109607 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109608 buffer.right_mem[0][14]
.sym 109610 out.lr
.sym 109611 fifo_out_data_right[16]
.sym 109612 fifo_out_data_left[16]
.sym 109617 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109618 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109619 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109620 buffer.right_mem[4][14]
.sym 109621 fifo_in_data_right[14]
.sym 109625 buffer.right_mem[12][14]
.sym 109626 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109627 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109628 buffer.right_mem[9][14]
.sym 109629 fifo_in_data_left[9]
.sym 109633 buffer.right_mem[15][15]
.sym 109634 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109635 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109636 buffer.right_mem[4][15]
.sym 109637 fifo_in_data_right[4]
.sym 109641 buffer.right_mem[7][4]
.sym 109642 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109643 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109644 buffer.right_mem[4][4]
.sym 109645 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109646 buffer.data_right_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109647 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109648 buffer.right_mem[9][15]
.sym 109653 fifo_in_data_left[21]
.sym 109661 fifo_in_data_right[15]
.sym 109665 fifo_in_data_right[3]
.sym 109673 fifo_in_data_right[0]
.sym 109677 fifo_in_data_left[1]
.sym 109681 fifo_in_data_right[14]
.sym 109686 out.lr
.sym 109687 fifo_out_data_right[3]
.sym 109688 fifo_out_data_left[3]
.sym 109689 buffer.right_mem[11][0]
.sym 109690 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109691 buffer.right_mem[12][0]
.sym 109692 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109694 fifo_out_data_right[15]
.sym 109695 fifo_out_data_right[3]
.sym 109696 fifo_out_data_right[2]
.sym 109698 out.bmc_phase_SB_LUT4_I2_O
.sym 109699 out.shift_data[6]
.sym 109700 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3
.sym 109702 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109703 out.shift_data_SB_DFFNR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109704 out.shift_data[7]
.sym 109706 out.lr
.sym 109707 fifo_out_data_right[2]
.sym 109708 fifo_out_data_left[2]
.sym 109710 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109711 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109712 out.shift_data[6]
.sym 109714 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109715 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109716 out.shift_data[5]
.sym 109718 out.bmc_phase_SB_LUT4_I2_O
.sym 109719 out.shift_data[4]
.sym 109720 out.shift_data_SB_DFFNR_Q_22_D_SB_LUT4_O_I3
.sym 109722 out.bmc_phase_SB_LUT4_I2_O
.sym 109723 out.shift_data[5]
.sym 109724 out.shift_data_SB_DFFNR_Q_21_D_SB_LUT4_O_I3
.sym 109725 buffer.right_mem[8][15]
.sym 109726 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109727 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109728 buffer.right_mem[3][15]
.sym 109733 fifo_in_data_right[1]
.sym 109737 fifo_in_data_right[0]
.sym 109741 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109742 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109743 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109744 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109745 buffer.left_mem[14][1]
.sym 109746 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109747 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109748 buffer.left_mem[9][1]
.sym 109749 fifo_in_data_right[11]
.sym 109753 buffer.right_mem[8][0]
.sym 109754 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109755 buffer.right_mem[9][0]
.sym 109756 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109757 fifo_in_data_right[15]
.sym 109761 fifo_in_data_left[1]
.sym 109769 fifo_in_data_left[2]
.sym 109773 fifo_in_data_right[11]
.sym 109777 buffer.right_mem[15][11]
.sym 109778 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109779 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109780 buffer.right_mem[12][11]
.sym 109781 buffer.right_mem[7][0]
.sym 109782 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109783 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109784 buffer.right_mem[5][0]
.sym 109789 fifo_in_data_right[0]
.sym 109809 fifo_in_data_right[0]
.sym 109845 fifo_in_data_right[0]
.sym 109869 fifo_in_data_right[11]
.sym 110161 in.shift_reg_SB_DFFR_Q_1_D_SB_LUT4_O_I0
.sym 110162 pin_i2s_data$SB_IO_IN
.sym 110163 in.shift_reg[9]
.sym 110164 in.wsdd_SB_LUT4_I2_1_O
.sym 110177 fifo_in_data_left[16]
.sym 110181 fifo_in_data_left[3]
.sym 110197 fifo_in_data_left[14]
.sym 110213 fifo_in_data_left[14]
.sym 110217 fifo_in_data_left[16]
.sym 110241 buffer.left_mem[5][14]
.sym 110242 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110243 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110244 buffer.left_mem[3][14]
.sym 110245 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110246 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110247 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110248 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110249 fifo_in_data_left[4]
.sym 110253 buffer.left_mem[13][4]
.sym 110254 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110255 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110256 buffer.left_mem[0][4]
.sym 110257 buffer.left_mem[13][3]
.sym 110258 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110259 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110260 buffer.left_mem[0][3]
.sym 110261 fifo_in_data_left[0]
.sym 110265 buffer.left_mem[4][14]
.sym 110266 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110267 buffer.left_mem[6][14]
.sym 110268 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110269 fifo_in_data_left[3]
.sym 110273 in.shift_reg[31]
.sym 110277 in.shift_reg[19]
.sym 110281 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110282 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110283 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110284 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110285 buffer.left_mem[12][14]
.sym 110286 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110287 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110288 buffer.left_mem[2][14]
.sym 110289 in.shift_reg[27]
.sym 110293 in.shift_reg[10]
.sym 110297 in.shift_reg[23]
.sym 110305 fifo_in_data_left[0]
.sym 110309 fifo_in_data_left[16]
.sym 110313 fifo_in_data_left[14]
.sym 110353 buffer.left_mem[7][14]
.sym 110354 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110355 buffer.left_mem[10][14]
.sym 110356 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110365 fifo_in_data_left[14]
.sym 110373 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110374 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110375 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110376 buffer.left_mem[4][4]
.sym 110381 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110382 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110383 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110384 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110387 buffer.left_mem[10][4]
.sym 110388 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110393 buffer.left_mem[8][3]
.sym 110394 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110395 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110396 buffer.left_mem[1][3]
.sym 110397 fifo_in_data_left[3]
.sym 110401 fifo_in_data_left[18]
.sym 110405 buffer.left_mem[8][4]
.sym 110406 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110407 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110408 buffer.left_mem[2][4]
.sym 110413 fifo_in_data_left[7]
.sym 110417 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110418 buffer.data_left_out_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110419 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110420 buffer.left_mem[6][3]
.sym 110421 fifo_in_data_left[4]
.sym 110429 fifo_in_data_left[5]
.sym 110433 fifo_in_data_left[3]
.sym 110437 fifo_in_data_left[5]
.sym 110442 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110443 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110444 buffer.left_mem[3][5]
.sym 110445 fifo_in_data_left[18]
.sym 110449 fifo_in_data_left[11]
.sym 110453 fifo_in_data_left[15]
.sym 110458 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110459 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110460 buffer.left_mem[3][18]
.sym 110461 buffer.left_mem[4][5]
.sym 110462 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110463 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110464 buffer.left_mem[0][5]
.sym 110466 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110467 out.shift_data_SB_DFFNR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110468 out.shift_data[21]
.sym 110469 fifo_in_data_left[5]
.sym 110481 fifo_in_data_right[21]
.sym 110485 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110486 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110487 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110488 buffer.left_mem[1][14]
.sym 110497 in.shift_reg[9]
.sym 110501 in.shift_reg[29]
.sym 110505 in.shift_reg[16]
.sym 110509 in.shift_reg[8]
.sym 110514 fifo_out_data_left[17]
.sym 110515 fifo_out_data_left[16]
.sym 110516 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110517 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110518 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110519 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110520 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110521 fifo_out_data_right[22]
.sym 110522 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110523 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110524 smu.state_fclk_SB_LUT4_I1_1_O
.sym 110525 in.shift_reg[20]
.sym 110530 out.lr
.sym 110531 fifo_out_data_right[15]
.sym 110532 fifo_out_data_left[15]
.sym 110533 fifo_in_data_left[21]
.sym 110537 fifo_in_data_right[21]
.sym 110541 fifo_in_data_right[19]
.sym 110545 fifo_in_data_left[7]
.sym 110549 out.lr
.sym 110550 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110551 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110552 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110554 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110555 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110556 out.shift_data[18]
.sym 110557 buffer.right_mem[14][4]
.sym 110558 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110559 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110560 buffer.right_mem[10][4]
.sym 110561 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 110562 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 110563 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 110564 buffer.data_right_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 110565 fifo_out_data_right[12]
.sym 110566 fifo_out_data_right[11]
.sym 110567 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110568 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110569 fifo_out_data_right[5]
.sym 110570 fifo_out_data_right[4]
.sym 110571 fifo_out_data_right[1]
.sym 110572 fifo_out_data_right[0]
.sym 110575 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 110576 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 110577 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0
.sym 110578 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 110579 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 110580 buffer.data_right_out_SB_DFFER_Q_9_D_SB_LUT4_O_I3
.sym 110583 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 110584 buffer.data_right_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 110587 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 110588 buffer.data_right_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 110589 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 110590 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 110591 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 110592 buffer.data_right_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 110593 in.shift_reg[20]
.sym 110597 in.shift_reg[8]
.sym 110601 buffer.left_mem[4][21]
.sym 110602 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110603 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110604 buffer.left_mem[3][21]
.sym 110605 in.shift_reg[16]
.sym 110609 in.shift_reg[9]
.sym 110615 buffer.right_mem[10][15]
.sym 110616 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110618 out.lr
.sym 110619 fifo_out_data_right[1]
.sym 110620 fifo_out_data_left[1]
.sym 110621 in.shift_reg[30]
.sym 110625 fifo_in_data_left[1]
.sym 110645 fifo_in_data_left[21]
.sym 110649 fifo_in_data_right[3]
.sym 110653 fifo_in_data_right[15]
.sym 110657 fifo_in_data_right[0]
.sym 110661 fifo_in_data_right[1]
.sym 110665 buffer.right_mem[11][15]
.sym 110666 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110667 buffer.right_mem[14][15]
.sym 110668 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110677 fifo_in_data_right[14]
.sym 110681 buffer.right_mem[13][0]
.sym 110682 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110683 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110684 buffer.right_mem[2][0]
.sym 110689 fifo_in_data_right[15]
.sym 110693 fifo_in_data_right[0]
.sym 110697 fifo_in_data_left[2]
.sym 110701 buffer.right_mem[8][1]
.sym 110702 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110703 buffer.right_mem[14][1]
.sym 110704 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110705 buffer.right_mem[14][0]
.sym 110706 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110707 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110708 buffer.right_mem[1][0]
.sym 110709 fifo_in_data_right[1]
.sym 110713 fifo_in_data_left[1]
.sym 110717 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110718 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110719 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110720 buffer.data_right_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110731 buffer.left_mem[13][2]
.sym 110732 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110733 fifo_in_data_left[2]
.sym 110737 fifo_in_data_right[11]
.sym 110741 buffer.right_mem[10][0]
.sym 110742 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110743 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110744 buffer.right_mem[3][0]
.sym 110745 fifo_in_data_right[0]
.sym 110749 fifo_in_data_left[1]
.sym 110769 fifo_in_data_right[0]
.sym 110789 in.shift_reg[30]
.sym 111137 in.shift_reg[11]
.sym 111141 in.shift_reg[14]
.sym 111153 in.shift_reg[15]
.sym 111161 in.shift_reg[12]
.sym 111189 fifo_in_data_left[15]
.sym 111193 fifo_in_data_left[14]
.sym 111201 fifo_in_data_left[16]
.sym 111205 buffer.left_mem[12][3]
.sym 111206 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111207 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111208 buffer.left_mem[9][3]
.sym 111213 buffer.left_mem[7][3]
.sym 111214 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111215 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111216 buffer.left_mem[5][3]
.sym 111217 fifo_in_data_left[3]
.sym 111221 fifo_in_data_left[15]
.sym 111229 fifo_in_data_left[14]
.sym 111237 fifo_in_data_left[4]
.sym 111249 buffer.left_mem[0][14]
.sym 111250 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111251 buffer.left_mem[9][14]
.sym 111252 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111255 buffer.left_mem[0][0]
.sym 111256 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111257 buffer.left_mem[7][16]
.sym 111258 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111259 buffer.left_mem[12][16]
.sym 111260 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111261 fifo_in_data_left[19]
.sym 111265 fifo_in_data_left[4]
.sym 111269 buffer.left_mem[7][4]
.sym 111270 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111271 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111272 buffer.left_mem[6][4]
.sym 111273 fifo_in_data_left[16]
.sym 111277 fifo_in_data_left[0]
.sym 111285 buffer.left_mem[2][0]
.sym 111286 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111287 buffer.left_mem[9][0]
.sym 111288 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111293 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111294 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111295 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111296 buffer.left_mem[3][0]
.sym 111297 fifo_in_data_left[4]
.sym 111301 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111302 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111303 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111304 buffer.left_mem[14][15]
.sym 111305 fifo_in_data_left[19]
.sym 111309 buffer.left_mem[15][19]
.sym 111310 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111311 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111312 buffer.left_mem[14][19]
.sym 111313 fifo_in_data_left[15]
.sym 111317 buffer.left_mem[15][4]
.sym 111318 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111319 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111320 buffer.left_mem[14][4]
.sym 111321 fifo_in_data_left[14]
.sym 111329 fifo_in_data_left[8]
.sym 111337 fifo_in_data_left[14]
.sym 111343 buffer.left_mem[8][15]
.sym 111344 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111345 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111346 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111347 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111348 buffer.left_mem[5][15]
.sym 111349 fifo_in_data_left[15]
.sym 111357 buffer.left_mem[8][14]
.sym 111358 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111359 buffer.left_mem[14][14]
.sym 111360 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111365 fifo_in_data_left[0]
.sym 111371 buffer.left_mem[12][5]
.sym 111372 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111385 fifo_in_data_left[4]
.sym 111395 in.shift_reg[31]
.sym 111396 in.wsdd_SB_LUT4_I2_1_O
.sym 111397 buffer.left_mem[11][14]
.sym 111398 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111399 buffer.left_mem[13][14]
.sym 111400 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111401 buffer.left_mem[8][18]
.sym 111402 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111403 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111404 buffer.left_mem[2][18]
.sym 111407 in.shift_reg[27]
.sym 111408 in.wsdd_SB_LUT4_I2_1_O
.sym 111413 in.shift_reg_SB_DFFR_Q_21_D_SB_LUT4_O_I0
.sym 111414 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 111415 in.shift_reg_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 111416 pin_i2s_data$SB_IO_IN
.sym 111417 in.shift_reg_SB_DFFR_Q_17_D_SB_LUT4_O_I0
.sym 111418 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 111419 in.shift_reg_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 111420 pin_i2s_data$SB_IO_IN
.sym 111421 in.shift_reg_SB_DFFR_Q_11_D_SB_LUT4_O_I0
.sym 111422 pin_i2s_data$SB_IO_IN
.sym 111423 in.shift_reg[19]
.sym 111424 in.wsdd_SB_LUT4_I2_1_O
.sym 111426 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111427 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111428 out.shift_data[12]
.sym 111429 fifo_out_data_left[19]
.sym 111430 fifo_out_data_left[18]
.sym 111431 fifo_out_data_left[5]
.sym 111432 fifo_out_data_left[4]
.sym 111434 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111435 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111436 out.shift_data[8]
.sym 111438 out.lr
.sym 111439 fifo_out_data_right[19]
.sym 111440 fifo_out_data_left[19]
.sym 111441 fifo_out_data_right[20]
.sym 111442 fifo_out_data_right[19]
.sym 111443 fifo_out_data_right[17]
.sym 111444 fifo_out_data_right[8]
.sym 111446 out.lr
.sym 111447 fifo_out_data_right[4]
.sym 111448 fifo_out_data_left[4]
.sym 111449 fifo_in_data_left[18]
.sym 111454 out.lr
.sym 111455 fifo_out_data_right[17]
.sym 111456 fifo_out_data_left[17]
.sym 111458 out.bmc_phase_SB_LUT4_I2_O
.sym 111459 out.shift_data[19]
.sym 111460 out.shift_data_SB_DFFNR_Q_7_D_SB_LUT4_O_I3
.sym 111462 out.bmc_phase_SB_LUT4_I2_O
.sym 111463 out.shift_data[11]
.sym 111464 out.shift_data_SB_DFFNR_Q_15_D_SB_LUT4_O_I3
.sym 111466 out.bmc_phase_SB_LUT4_I2_O
.sym 111467 out.shift_data[22]
.sym 111468 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3
.sym 111470 out.bmc_phase_SB_LUT4_I2_O
.sym 111471 out.shift_data[23]
.sym 111472 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3
.sym 111474 out.bmc_phase_SB_LUT4_I2_O
.sym 111475 out.shift_data[7]
.sym 111476 out.shift_data_SB_DFFNR_Q_19_D_SB_LUT4_O_I3
.sym 111478 out.bmc_phase_SB_LUT4_I2_O
.sym 111479 out.shift_data[21]
.sym 111480 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3
.sym 111481 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111482 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111483 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111484 smu.state_fclk_SB_LUT4_I1_1_O
.sym 111486 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111487 out.shift_data_SB_DFFNR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111488 out.shift_data[23]
.sym 111489 fifo_out_data_left[3]
.sym 111490 fifo_out_data_left[2]
.sym 111491 fifo_out_data_left[1]
.sym 111492 fifo_out_data_left[0]
.sym 111493 fifo_in_data_right[15]
.sym 111497 fifo_in_data_left[12]
.sym 111501 fifo_in_data_right[23]
.sym 111505 fifo_in_data_right[4]
.sym 111510 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111511 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111512 out.shift_data[19]
.sym 111513 fifo_in_data_left[5]
.sym 111517 fifo_in_data_right[14]
.sym 111521 fifo_out_data_right[21]
.sym 111522 fifo_out_data_right[18]
.sym 111523 fifo_out_data_right[16]
.sym 111524 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111525 fifo_in_data_left[0]
.sym 111529 buffer.left_mem[10][5]
.sym 111530 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111531 buffer.left_mem[13][5]
.sym 111532 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111535 buffer.right_mem[10][14]
.sym 111536 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111537 fifo_in_data_left[5]
.sym 111541 buffer.left_mem[13][0]
.sym 111542 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111543 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111544 buffer.left_mem[6][0]
.sym 111545 buffer.right_mem[5][21]
.sym 111546 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111547 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111548 buffer.right_mem[0][21]
.sym 111549 fifo_in_data_left[14]
.sym 111554 out.lr
.sym 111555 fifo_out_data_right[0]
.sym 111556 fifo_out_data_left[0]
.sym 111561 buffer.right_mem[12][21]
.sym 111562 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111563 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111564 buffer.right_mem[2][21]
.sym 111565 fifo_in_data_left[1]
.sym 111575 buffer.right_mem[1][21]
.sym 111576 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111577 fifo_in_data_right[0]
.sym 111581 fifo_in_data_right[21]
.sym 111585 buffer.left_mem[11][2]
.sym 111586 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111587 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111588 buffer.left_mem[0][2]
.sym 111593 buffer.left_mem[12][1]
.sym 111594 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111595 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111596 buffer.left_mem[2][1]
.sym 111601 fifo_in_data_right[15]
.sym 111609 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111610 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111611 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111612 buffer.right_mem[15][21]
.sym 111613 fifo_in_data_right[21]
.sym 111619 buffer.left_mem[7][1]
.sym 111620 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111621 fifo_in_data_right[11]
.sym 111625 fifo_in_data_right[22]
.sym 111629 buffer.left_mem[14][2]
.sym 111630 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111631 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111632 buffer.left_mem[5][2]
.sym 111637 fifo_in_data_left[1]
.sym 111641 fifo_in_data_left[2]
.sym 111645 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111646 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111647 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111648 buffer.left_mem[3][1]
.sym 111649 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I0
.sym 111650 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I1
.sym 111651 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I2
.sym 111652 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3
.sym 111655 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 111656 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 111657 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I0
.sym 111658 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I1
.sym 111659 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I2
.sym 111660 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3
.sym 111661 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I0
.sym 111662 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 111663 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 111664 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 111665 buffer.right_mem[1][11]
.sym 111666 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111667 buffer.right_mem[6][11]
.sym 111668 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111669 buffer.left_mem[10][1]
.sym 111670 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111671 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111672 buffer.left_mem[5][1]
.sym 111673 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 111674 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 111675 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 111676 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 111677 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0
.sym 111678 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I1
.sym 111679 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I2
.sym 111680 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I3
.sym 111681 fifo_in_data_right[11]
.sym 111685 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111686 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111687 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111688 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111689 buffer.right_mem[3][11]
.sym 111690 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111691 buffer.right_mem[9][11]
.sym 111692 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111693 fifo_in_data_right[3]
.sym 111697 buffer.right_mem[11][11]
.sym 111698 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111699 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111700 buffer.right_mem[10][11]
.sym 111701 fifo_in_data_right[0]
.sym 111706 smu.state_fclk
.sym 111707 smu.state_fclk_SB_LUT4_I2_I3
.sym 111708 buffer.count[4]
.sym 111709 buffer.right_mem[6][0]
.sym 111710 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111711 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111712 buffer.right_mem[0][0]
.sym 111713 fifo_in_data_right[11]
.sym 111721 fifo_in_data_right[0]
.sym 111753 fifo_in_data_right[0]
.sym 111789 fifo_in_data_right[11]
.sym 112117 fifo_in_data_left[16]
.sym 112133 in.shift_reg[12]
.sym 112141 in.shift_reg[11]
.sym 112149 in.shift_reg[14]
.sym 112161 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112162 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112163 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112164 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112165 buffer.left_mem[8][16]
.sym 112166 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112167 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112168 buffer.left_mem[1][16]
.sym 112169 buffer.left_mem[6][16]
.sym 112170 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112171 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112172 buffer.left_mem[3][16]
.sym 112177 fifo_in_data_left[16]
.sym 112185 buffer.left_mem[4][16]
.sym 112186 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112187 buffer.left_mem[5][16]
.sym 112188 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112189 buffer.left_mem[10][16]
.sym 112190 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112191 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112192 buffer.left_mem[9][16]
.sym 112197 fifo_in_data_left[14]
.sym 112201 fifo_in_data_left[16]
.sym 112205 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112206 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 112207 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112208 buffer.data_left_out_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112221 fifo_in_data_left[3]
.sym 112225 buffer.left_mem[11][16]
.sym 112226 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112227 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112228 buffer.left_mem[2][16]
.sym 112229 buffer.left_mem[13][15]
.sym 112230 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112231 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112232 buffer.left_mem[9][15]
.sym 112233 fifo_in_data_left[0]
.sym 112237 buffer.left_mem[7][0]
.sym 112238 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112239 buffer.left_mem[15][0]
.sym 112240 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112241 fifo_in_data_left[15]
.sym 112245 fifo_in_data_left[8]
.sym 112253 fifo_in_data_left[12]
.sym 112257 fifo_in_data_left[4]
.sym 112267 buffer.left_mem[10][15]
.sym 112268 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112269 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112270 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112271 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112272 buffer.data_left_out_SB_DFFER_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112281 buffer.left_mem[1][0]
.sym 112282 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112283 buffer.left_mem[10][0]
.sym 112284 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112285 buffer.left_mem[4][0]
.sym 112286 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112287 buffer.left_mem[14][0]
.sym 112288 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112289 fifo_in_data_right[21]
.sym 112293 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112294 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 112295 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112296 buffer.left_mem[0][15]
.sym 112297 fifo_in_data_left[12]
.sym 112303 buffer.left_mem[3][15]
.sym 112304 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112305 fifo_in_data_left[0]
.sym 112313 buffer.left_mem[1][15]
.sym 112314 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112315 buffer.left_mem[2][15]
.sym 112316 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112317 fifo_in_data_left[15]
.sym 112321 fifo_in_data_left[4]
.sym 112325 fifo_in_data_left[0]
.sym 112329 buffer.left_mem[15][12]
.sym 112330 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112331 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112332 buffer.left_mem[12][12]
.sym 112333 buffer.left_mem[12][4]
.sym 112334 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112335 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112336 buffer.left_mem[9][4]
.sym 112337 fifo_in_data_right[8]
.sym 112345 fifo_in_data_left[5]
.sym 112349 fifo_in_data_left[12]
.sym 112353 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0
.sym 112354 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I1
.sym 112355 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 112356 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3
.sym 112359 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 112360 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 112361 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0
.sym 112362 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I1
.sym 112363 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I2
.sym 112364 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I3
.sym 112365 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I0
.sym 112366 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 112367 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I2
.sym 112368 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I3
.sym 112369 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 112370 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 112371 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 112372 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 112375 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 112376 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 112377 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I0
.sym 112378 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 112379 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 112380 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 112381 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I0
.sym 112382 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 112383 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 112384 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 112386 out.lr
.sym 112387 fifo_out_data_right[20]
.sym 112388 fifo_out_data_left[20]
.sym 112389 fifo_in_data_left[3]
.sym 112394 out.lr
.sym 112395 fifo_out_data_right[8]
.sym 112396 fifo_out_data_left[8]
.sym 112397 buffer.right_mem[7][19]
.sym 112398 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112399 buffer.right_mem[12][19]
.sym 112400 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112405 fifo_in_data_left[0]
.sym 112409 fifo_in_data_left[11]
.sym 112415 fifo_out_data_left[20]
.sym 112416 fifo_out_data_left[8]
.sym 112418 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112419 out.shift_data_SB_DFFNR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112420 out.shift_data[24]
.sym 112421 buffer.left_mem[5][0]
.sym 112422 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112423 buffer.left_mem[12][0]
.sym 112424 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112426 out.lr
.sym 112427 fifo_out_data_right[18]
.sym 112428 fifo_out_data_left[18]
.sym 112429 fifo_in_data_left[14]
.sym 112434 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112435 out.shift_data_SB_DFFNR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112436 out.shift_data[22]
.sym 112437 buffer.left_mem[15][7]
.sym 112438 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112439 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112440 buffer.left_mem[12][7]
.sym 112441 fifo_in_data_right[17]
.sym 112445 buffer.left_mem[11][12]
.sym 112446 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112447 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112448 buffer.left_mem[10][12]
.sym 112450 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112451 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112452 out.shift_data[15]
.sym 112454 out.bmc_phase_SB_LUT4_I2_O
.sym 112455 out.shift_data[16]
.sym 112456 out.shift_data_SB_DFFNR_Q_10_D_SB_LUT4_O_I3
.sym 112458 out.bmc_phase_SB_LUT4_I2_O
.sym 112459 out.shift_data[15]
.sym 112460 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3
.sym 112462 out.bmc_phase_SB_LUT4_I2_O
.sym 112463 out.shift_data[17]
.sym 112464 out.shift_data_SB_DFFNR_Q_9_D_SB_LUT4_O_I3
.sym 112466 out.bmc_phase_SB_LUT4_I2_O
.sym 112467 out.shift_data[24]
.sym 112468 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3
.sym 112470 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112471 out.shift_data_SB_DFFNR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112472 out.shift_data[16]
.sym 112474 out.bmc_phase_SB_LUT4_I2_O
.sym 112475 out.shift_data[18]
.sym 112476 out.shift_data_SB_DFFNR_Q_8_D_SB_LUT4_O_I3
.sym 112478 out.bmc_phase_SB_LUT4_I2_O
.sym 112479 out.shift_data[14]
.sym 112480 out.shift_data_SB_DFFNR_Q_12_D_SB_LUT4_O_I3
.sym 112485 buffer.right_mem[1][17]
.sym 112486 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112487 buffer.right_mem[9][17]
.sym 112488 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112490 out.lr
.sym 112491 fifo_out_data_right[11]
.sym 112492 fifo_out_data_left[11]
.sym 112493 fifo_in_data_right[15]
.sym 112501 fifo_in_data_left[11]
.sym 112505 fifo_in_data_left[12]
.sym 112513 fifo_in_data_left[11]
.sym 112521 fifo_in_data_right[22]
.sym 112525 fifo_in_data_left[22]
.sym 112529 buffer.right_mem[13][22]
.sym 112530 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112531 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112532 buffer.right_mem[5][22]
.sym 112534 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112535 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112536 out.shift_data[4]
.sym 112537 fifo_in_data_right[3]
.sym 112541 fifo_in_data_right[11]
.sym 112545 fifo_in_data_right[3]
.sym 112553 fifo_in_data_left[11]
.sym 112557 fifo_in_data_right[11]
.sym 112561 fifo_in_data_left[2]
.sym 112569 fifo_in_data_left[22]
.sym 112573 buffer.right_mem[1][3]
.sym 112574 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112575 buffer.right_mem[13][3]
.sym 112576 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112577 buffer.right_mem[5][11]
.sym 112578 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112579 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112580 buffer.right_mem[2][11]
.sym 112581 fifo_in_data_left[22]
.sym 112585 buffer.left_mem[4][1]
.sym 112586 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112587 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112588 buffer.left_mem[0][1]
.sym 112589 fifo_in_data_left[2]
.sym 112593 fifo_in_data_left[1]
.sym 112597 fifo_in_data_right[11]
.sym 112601 buffer.right_mem[4][11]
.sym 112602 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112603 buffer.right_mem[13][11]
.sym 112604 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112610 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112611 smu.state_fclk_SB_LUT4_I1_1_O
.sym 112612 out.shift_data[3]
.sym 112613 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112614 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 112615 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112616 buffer.data_right_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112617 buffer.right_mem[8][11]
.sym 112618 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112619 buffer.right_mem[14][11]
.sym 112620 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112621 fifo_in_data_right[11]
.sym 112625 buffer.right_mem[7][11]
.sym 112626 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112627 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112628 buffer.right_mem[0][11]
.sym 112629 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112630 buffer.data_left_out_SB_DFFER_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112631 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112632 buffer.left_mem[1][2]
.sym 112633 fifo_in_data_left[1]
.sym 112637 buffer.left_mem[4][2]
.sym 112638 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112639 buffer.left_mem[10][2]
.sym 112640 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112642 buffer.count[0]
.sym 112647 buffer.count[1]
.sym 112651 buffer.count[2]
.sym 112652 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 112655 buffer.count[3]
.sym 112656 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 112657 smu.state_fclk_SB_LUT4_I2_O
.sym 112658 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 112659 buffer.count[4]
.sym 112660 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 112665 smu.state_fclk_SB_LUT4_I2_O
.sym 112666 buffer.count[4]
.sym 112667 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 112668 buffer.count_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 112669 smu.state_fclk_SB_LUT4_I2_O
.sym 112681 $PACKER_VCC_NET
.sym 112695 smu.state_fclk
.sym 112696 smu.state_fclk_SB_LUT4_I2_I3
.sym 112698 smu.state_fclk
.sym 112699 smu.state_fclk_SB_LUT4_I2_I3
.sym 112700 buffer.count[4]
.sym 112701 buffer.count[3]
.sym 112702 buffer.count[2]
.sym 112703 buffer.count[1]
.sym 112704 buffer.count[0]
.sym 112706 buffer.count[0]
.sym 112710 buffer.count[1]
.sym 112711 $PACKER_VCC_NET
.sym 112712 buffer.count[0]
.sym 112714 buffer.count[2]
.sym 112715 $PACKER_VCC_NET
.sym 112716 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 112718 buffer.count[3]
.sym 112719 $PACKER_VCC_NET
.sym 112720 buffer.count_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 112724 $nextpnr_ICESTORM_LC_1$I3
.sym 112725 smu.state_fclk_SB_LUT4_I2_O
.sym 112726 buffer.count[4]
.sym 112727 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 112728 buffer.count_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 112729 smu.state_fclk_SB_LUT4_I2_O
.sym 112730 buffer.count[4]
.sym 112731 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 112732 buffer.count_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 112735 buffer.count[1]
.sym 112736 buffer.count[0]
.sym 113057 fifo_in_data_left[19]
.sym 113097 fifo_in_data_left[19]
.sym 113105 fifo_in_data_left[16]
.sym 113113 fifo_in_data_left[14]
.sym 113121 fifo_in_data_left[19]
.sym 113125 buffer.left_mem[7][19]
.sym 113126 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113127 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113128 buffer.left_mem[6][19]
.sym 113129 fifo_in_data_left[3]
.sym 113137 buffer.left_mem[13][16]
.sym 113138 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113139 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113140 buffer.left_mem[0][16]
.sym 113153 buffer.right_mem[4][21]
.sym 113154 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113155 buffer.right_mem[13][21]
.sym 113156 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113157 buffer.right_mem[11][21]
.sym 113158 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113159 buffer.right_mem[14][21]
.sym 113160 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113161 fifo_in_data_left[16]
.sym 113165 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113166 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113167 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113168 buffer.data_right_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113173 buffer.left_mem[15][16]
.sym 113174 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113175 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113176 buffer.left_mem[14][16]
.sym 113177 fifo_in_data_left[0]
.sym 113181 fifo_in_data_right[21]
.sym 113185 fifo_in_data_left[8]
.sym 113189 fifo_in_data_left[12]
.sym 113201 fifo_in_data_right[21]
.sym 113205 fifo_in_data_left[15]
.sym 113209 fifo_in_data_left[16]
.sym 113213 buffer.left_mem[11][8]
.sym 113214 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113215 buffer.left_mem[13][8]
.sym 113216 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113217 fifo_in_data_left[0]
.sym 113221 fifo_in_data_left[8]
.sym 113225 fifo_in_data_left[16]
.sym 113229 fifo_in_data_right[21]
.sym 113237 buffer.left_mem[11][0]
.sym 113238 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113239 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113240 buffer.left_mem[8][0]
.sym 113245 fifo_in_data_right[8]
.sym 113249 fifo_in_data_right[19]
.sym 113253 fifo_in_data_left[19]
.sym 113257 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113258 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113259 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113260 buffer.left_mem[11][19]
.sym 113261 fifo_in_data_right[17]
.sym 113265 fifo_in_data_left[3]
.sym 113271 buffer.left_mem[11][3]
.sym 113272 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113273 fifo_in_data_left[5]
.sym 113277 fifo_in_data_left[14]
.sym 113289 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113290 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113291 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113292 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113293 fifo_in_data_left[12]
.sym 113297 buffer.left_mem[0][12]
.sym 113298 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113299 buffer.left_mem[2][12]
.sym 113300 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113301 fifo_in_data_right[8]
.sym 113305 fifo_in_data_left[8]
.sym 113309 buffer.left_mem[14][12]
.sym 113310 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113311 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113312 buffer.left_mem[1][12]
.sym 113313 fifo_in_data_left[3]
.sym 113317 buffer.right_mem[11][17]
.sym 113318 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113319 buffer.right_mem[14][17]
.sym 113320 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113321 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113322 buffer.data_left_out_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113323 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113324 buffer.left_mem[11][5]
.sym 113325 fifo_in_data_left[8]
.sym 113329 fifo_in_data_right[8]
.sym 113337 fifo_in_data_right[17]
.sym 113341 fifo_in_data_left[12]
.sym 113345 fifo_in_data_left[15]
.sym 113351 buffer.left_mem[2][5]
.sym 113352 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113353 fifo_in_data_right[17]
.sym 113357 fifo_in_data_left[12]
.sym 113365 fifo_in_data_right[8]
.sym 113369 buffer.right_mem[12][8]
.sym 113370 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113371 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113372 buffer.right_mem[2][8]
.sym 113373 fifo_in_data_left[5]
.sym 113385 fifo_in_data_left[11]
.sym 113389 buffer.left_mem[13][11]
.sym 113390 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113391 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113392 buffer.left_mem[2][11]
.sym 113393 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113394 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113395 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113396 buffer.left_mem[6][11]
.sym 113399 buffer.left_mem[3][11]
.sym 113400 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113405 fifo_in_data_left[22]
.sym 113409 fifo_in_data_left[0]
.sym 113417 fifo_in_data_left[5]
.sym 113421 fifo_in_data_right[21]
.sym 113426 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113427 out.shift_data_SB_DFFNR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113428 out.shift_data[25]
.sym 113431 buffer.left_mem[5][5]
.sym 113432 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113433 buffer.left_mem[13][22]
.sym 113434 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113435 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113436 buffer.left_mem[2][22]
.sym 113438 out.lr
.sym 113439 fifo_out_data_right[12]
.sym 113440 fifo_out_data_left[12]
.sym 113441 fifo_in_data_left[22]
.sym 113457 fifo_in_data_left[11]
.sym 113461 buffer.left_mem[15][22]
.sym 113462 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113463 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113464 buffer.left_mem[4][22]
.sym 113473 out.bmc_phase_SB_LUT4_I2_O
.sym 113474 out.shift_data[0]
.sym 113475 out.shift_data[1]
.sym 113476 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113478 out.bmc_phase_SB_LUT4_I2_O
.sym 113479 out.shift_data[2]
.sym 113480 out.shift_data_SB_DFFNR_Q_24_D_SB_LUT4_O_I3
.sym 113485 out.bmc_phase_SB_LUT4_I2_O
.sym 113486 out.shift_data[1]
.sym 113487 out.shift_data[2]
.sym 113488 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113490 out.bmc_phase_SB_LUT4_I2_O
.sym 113491 out.shift_data[25]
.sym 113492 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3
.sym 113498 out.bmc_phase_SB_LUT4_I2_O
.sym 113499 out.shift_data[3]
.sym 113500 out.shift_data_SB_DFFNR_Q_23_D_SB_LUT4_O_I3
.sym 113501 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113502 out.bmc_phase_SB_LUT4_I2_O
.sym 113503 out.shift_data_SB_DFFNR_Q_27_D_SB_LUT4_O_I2
.sym 113504 out.shift_data[0]
.sym 113505 fifo_in_data_right[11]
.sym 113509 fifo_in_data_right[23]
.sym 113513 fifo_in_data_left[22]
.sym 113525 fifo_in_data_left[2]
.sym 113529 fifo_in_data_left[1]
.sym 113533 fifo_in_data_left[11]
.sym 113541 buffer.left_mem[11][11]
.sym 113542 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113543 buffer.left_mem[14][11]
.sym 113544 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113553 fifo_in_data_right[11]
.sym 113561 fifo_in_data_right[23]
.sym 113581 fifo_in_data_right[11]
.sym 113589 fifo_in_data_left[11]
.sym 113601 fifo_in_data_right[17]
.sym 113617 buffer.right_mem[10][17]
.sym 113618 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113619 buffer.right_mem[12][17]
.sym 113620 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113637 fifo_in_data_right[17]
.sym 113653 fifo_in_data_left[11]
.sym 114041 fifo_in_data_left[19]
.sym 114049 fifo_in_data_left[16]
.sym 114061 fifo_in_data_right[19]
.sym 114077 fifo_in_data_left[19]
.sym 114081 fifo_in_data_right[21]
.sym 114085 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114086 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114087 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114088 buffer.data_left_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114089 fifo_in_data_left[19]
.sym 114093 buffer.left_mem[4][19]
.sym 114094 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114095 buffer.left_mem[10][19]
.sym 114096 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114097 fifo_in_data_left[16]
.sym 114105 buffer.left_mem[13][19]
.sym 114106 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114107 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114108 buffer.left_mem[0][19]
.sym 114109 buffer.left_mem[12][19]
.sym 114110 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114111 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114112 buffer.left_mem[9][19]
.sym 114117 fifo_in_data_left[15]
.sym 114121 fifo_in_data_left[0]
.sym 114125 fifo_in_data_right[20]
.sym 114129 fifo_in_data_left[16]
.sym 114137 buffer.right_mem[10][21]
.sym 114138 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114139 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114140 buffer.right_mem[9][21]
.sym 114145 buffer.left_mem[15][15]
.sym 114146 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114147 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114148 buffer.left_mem[12][15]
.sym 114151 buffer.left_mem[13][12]
.sym 114152 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114153 fifo_in_data_left[15]
.sym 114157 buffer.left_mem[3][12]
.sym 114158 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114159 buffer.left_mem[9][12]
.sym 114160 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114161 buffer.left_mem[12][8]
.sym 114162 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114163 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114164 buffer.left_mem[9][8]
.sym 114165 fifo_in_data_left[8]
.sym 114173 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114174 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114175 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114176 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114177 fifo_in_data_left[8]
.sym 114181 buffer.left_mem[4][8]
.sym 114182 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114183 buffer.left_mem[10][8]
.sym 114184 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114185 fifo_in_data_left[21]
.sym 114189 fifo_in_data_left[15]
.sym 114193 fifo_in_data_left[14]
.sym 114197 fifo_in_data_right[19]
.sym 114203 buffer.left_mem[5][19]
.sym 114204 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114205 fifo_in_data_left[0]
.sym 114209 fifo_in_data_left[19]
.sym 114213 fifo_in_data_left[0]
.sym 114217 buffer.left_mem[8][19]
.sym 114218 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114219 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114220 buffer.left_mem[2][19]
.sym 114221 fifo_in_data_left[12]
.sym 114225 fifo_in_data_right[19]
.sym 114229 fifo_in_data_left[8]
.sym 114233 buffer.right_mem[11][19]
.sym 114234 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114235 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114236 buffer.right_mem[10][19]
.sym 114237 buffer.left_mem[0][8]
.sym 114238 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114239 buffer.left_mem[2][8]
.sym 114240 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114241 buffer.left_mem[1][19]
.sym 114242 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114243 buffer.left_mem[3][19]
.sym 114244 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114245 fifo_in_data_left[19]
.sym 114249 fifo_in_data_left[0]
.sym 114253 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114254 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114255 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114256 buffer.right_mem[3][19]
.sym 114257 fifo_in_data_right[19]
.sym 114263 buffer.right_mem[8][19]
.sym 114264 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114269 fifo_in_data_right[8]
.sym 114273 buffer.left_mem[7][12]
.sym 114274 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114275 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114276 buffer.left_mem[5][12]
.sym 114277 buffer.right_mem[8][8]
.sym 114278 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114279 buffer.right_mem[14][8]
.sym 114280 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114281 fifo_in_data_right[19]
.sym 114293 fifo_in_data_left[20]
.sym 114297 buffer.right_mem[5][19]
.sym 114298 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114299 buffer.right_mem[9][19]
.sym 114300 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114301 buffer.left_mem[14][8]
.sym 114302 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114303 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114304 buffer.left_mem[5][8]
.sym 114305 fifo_in_data_left[8]
.sym 114321 fifo_in_data_right[19]
.sym 114325 fifo_in_data_right[8]
.sym 114329 fifo_in_data_left[20]
.sym 114333 fifo_in_data_left[12]
.sym 114337 buffer.left_mem[7][21]
.sym 114338 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114339 buffer.left_mem[15][21]
.sym 114340 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114341 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114342 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114343 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114344 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114349 buffer.right_mem[0][8]
.sym 114350 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114351 buffer.right_mem[9][8]
.sym 114352 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114353 fifo_in_data_right[19]
.sym 114357 buffer.right_mem[4][8]
.sym 114358 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114359 buffer.right_mem[6][8]
.sym 114360 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114361 fifo_in_data_left[22]
.sym 114366 out.lr
.sym 114367 fifo_out_data_right[22]
.sym 114368 fifo_out_data_left[22]
.sym 114369 fifo_in_data_right[8]
.sym 114373 buffer.left_mem[12][21]
.sym 114374 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114375 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114376 buffer.left_mem[9][21]
.sym 114377 fifo_in_data_left[21]
.sym 114382 out.lr
.sym 114383 fifo_out_data_right[21]
.sym 114384 fifo_out_data_left[21]
.sym 114385 fifo_in_data_left[22]
.sym 114401 fifo_in_data_right[17]
.sym 114407 buffer.left_mem[6][21]
.sym 114408 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114409 fifo_in_data_left[11]
.sym 114413 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114414 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114415 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114416 buffer.left_mem[14][21]
.sym 114421 buffer.right_mem[7][22]
.sym 114422 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114423 buffer.right_mem[9][22]
.sym 114424 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114425 fifo_in_data_right[22]
.sym 114433 buffer.right_mem[7][21]
.sym 114434 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114435 buffer.right_mem[8][21]
.sym 114436 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114437 fifo_in_data_left[21]
.sym 114441 fifo_in_data_right[22]
.sym 114446 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114447 out.shift_data_SB_DFFNR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114448 out.shift_data[26]
.sym 114449 buffer.left_mem[7][11]
.sym 114450 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114451 buffer.left_mem[15][11]
.sym 114452 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114453 fifo_in_data_right[21]
.sym 114457 fifo_in_data_left[22]
.sym 114461 fifo_in_data_left[11]
.sym 114465 fifo_in_data_left[22]
.sym 114473 buffer.left_mem[12][11]
.sym 114474 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114475 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114476 buffer.left_mem[0][11]
.sym 114477 buffer.right_mem[5][23]
.sym 114478 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114479 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114480 buffer.right_mem[0][23]
.sym 114481 fifo_in_data_right[23]
.sym 114485 fifo_in_data_left[21]
.sym 114489 buffer.right_mem[11][23]
.sym 114490 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114491 buffer.right_mem[14][23]
.sym 114492 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114493 buffer.left_mem[7][22]
.sym 114494 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114495 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114496 buffer.left_mem[0][22]
.sym 114501 buffer.left_mem[8][11]
.sym 114502 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114503 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114504 buffer.left_mem[5][11]
.sym 114505 buffer.left_mem[4][11]
.sym 114506 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114507 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114508 buffer.left_mem[1][11]
.sym 114509 fifo_in_data_right[8]
.sym 114513 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114514 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114515 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114516 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114517 buffer.left_mem[10][11]
.sym 114518 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114519 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114520 buffer.left_mem[9][11]
.sym 114521 fifo_in_data_left[11]
.sym 114525 fifo_in_data_right[17]
.sym 114529 fifo_in_data_right[17]
.sym 114533 fifo_in_data_right[23]
.sym 114541 buffer.right_mem[4][17]
.sym 114542 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114543 buffer.right_mem[6][17]
.sym 114544 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114549 fifo_in_data_left[11]
.sym 114553 buffer.right_mem[5][17]
.sym 114554 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114555 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114556 buffer.right_mem[3][17]
.sym 114557 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114558 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114559 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114560 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114573 fifo_in_data_right[17]
.sym 114582 buffer.wr_ptr[1]
.sym 114583 buffer.wr_ptr[0]
.sym 114584 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 114585 buffer.right_mem[13][17]
.sym 114586 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114587 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114588 buffer.right_mem[0][17]
.sym 114590 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 114591 buffer.wr_ptr[0]
.sym 114592 buffer.wr_ptr[1]
.sym 114593 fifo_in_data_right[17]
.sym 114598 buffer.wr_ptr[1]
.sym 114599 buffer.wr_ptr[0]
.sym 114600 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 114614 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 114615 buffer.wr_ptr[0]
.sym 114616 buffer.wr_ptr[1]
.sym 114622 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 114623 buffer.wr_ptr[1]
.sym 114624 buffer.wr_ptr[0]
.sym 114649 fifo_in_data_right[17]
.sym 114993 fifo_in_data_left[19]
.sym 115009 fifo_in_data_right[21]
.sym 115013 fifo_in_data_right[20]
.sym 115045 fifo_in_data_right[20]
.sym 115049 buffer.right_mem[15][20]
.sym 115050 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115051 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115052 buffer.right_mem[4][20]
.sym 115053 fifo_in_data_left[12]
.sym 115061 fifo_in_data_left[19]
.sym 115065 fifo_in_data_left[16]
.sym 115069 fifo_in_data_right[21]
.sym 115073 fifo_in_data_left[19]
.sym 115081 buffer.right_mem[6][21]
.sym 115082 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115083 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115084 buffer.right_mem[3][21]
.sym 115097 fifo_in_data_right[20]
.sym 115101 fifo_in_data_right[21]
.sym 115113 fifo_in_data_left[17]
.sym 115117 buffer.left_mem[8][21]
.sym 115118 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115119 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115120 buffer.left_mem[2][21]
.sym 115125 fifo_in_data_right[21]
.sym 115129 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115130 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115131 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115132 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115133 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115134 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115135 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115136 buffer.left_mem[4][12]
.sym 115145 fifo_in_data_right[19]
.sym 115149 buffer.left_mem[10][21]
.sym 115150 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115151 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115152 buffer.left_mem[5][21]
.sym 115161 buffer.right_mem[11][8]
.sym 115162 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115163 buffer.right_mem[13][8]
.sym 115164 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115165 fifo_in_data_right[8]
.sym 115169 buffer.right_mem[13][19]
.sym 115170 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115171 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115172 buffer.right_mem[2][19]
.sym 115173 fifo_in_data_left[8]
.sym 115177 fifo_in_data_left[19]
.sym 115181 fifo_in_data_left[17]
.sym 115193 fifo_in_data_right[19]
.sym 115197 fifo_in_data_left[21]
.sym 115201 fifo_in_data_left[8]
.sym 115205 buffer.right_mem[15][19]
.sym 115206 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115207 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115208 buffer.right_mem[0][19]
.sym 115209 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115210 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115211 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115212 buffer.left_mem[3][8]
.sym 115213 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115214 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115215 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115216 buffer.data_right_out_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115217 buffer.right_mem[1][19]
.sym 115218 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115219 buffer.right_mem[6][19]
.sym 115220 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115221 fifo_in_data_right[19]
.sym 115227 buffer.left_mem[6][8]
.sym 115228 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115229 fifo_in_data_left[12]
.sym 115233 fifo_in_data_right[8]
.sym 115241 fifo_in_data_left[23]
.sym 115245 fifo_in_data_left[20]
.sym 115249 fifo_in_data_left[21]
.sym 115253 fifo_in_data_left[8]
.sym 115257 fifo_in_data_left[17]
.sym 115261 fifo_in_data_left[12]
.sym 115265 buffer.right_mem[15][17]
.sym 115266 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115267 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115268 buffer.right_mem[2][17]
.sym 115269 buffer.right_mem[5][8]
.sym 115270 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115271 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115272 buffer.right_mem[3][8]
.sym 115273 fifo_in_data_left[20]
.sym 115277 fifo_in_data_right[8]
.sym 115281 buffer.left_mem[8][12]
.sym 115282 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115283 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115284 buffer.left_mem[6][12]
.sym 115289 buffer.left_mem[3][20]
.sym 115290 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115291 buffer.left_mem[9][20]
.sym 115292 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115297 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 115298 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 115299 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 115300 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 115301 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0
.sym 115302 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 115303 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 115304 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 115305 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I0
.sym 115306 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I1
.sym 115307 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I2
.sym 115308 buffer.data_left_out_SB_DFFER_Q_16_D_SB_LUT4_O_I3
.sym 115309 fifo_out_data_left[22]
.sym 115310 fifo_out_data_left[21]
.sym 115311 fifo_out_data_left[12]
.sym 115312 fifo_out_data_left[11]
.sym 115313 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 115314 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 115315 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 115316 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 115317 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0
.sym 115318 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I1
.sym 115319 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 115320 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 115323 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 115324 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 115327 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 115328 buffer.data_right_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 115329 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115330 buffer.data_right_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115331 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115332 buffer.right_mem[8][17]
.sym 115333 buffer.left_mem[3][22]
.sym 115334 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115335 buffer.left_mem[9][22]
.sym 115336 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115339 buffer.right_mem[7][17]
.sym 115340 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115341 fifo_in_data_left[23]
.sym 115345 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115346 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115347 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115348 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115353 buffer.left_mem[8][22]
.sym 115354 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115355 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115356 buffer.left_mem[5][22]
.sym 115357 fifo_in_data_right[17]
.sym 115362 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 115363 buffer.wr_ptr[1]
.sym 115364 buffer.wr_ptr[0]
.sym 115366 buffer.wr_ptr[1]
.sym 115367 buffer.wr_ptr[0]
.sym 115368 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 115370 buffer.wr_ptr[1]
.sym 115371 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 115372 buffer.wr_ptr[0]
.sym 115373 fifo_in_data_right[17]
.sym 115377 buffer.left_mem[14][22]
.sym 115378 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115379 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115380 buffer.left_mem[6][22]
.sym 115385 fifo_in_data_left[22]
.sym 115389 fifo_in_data_left[12]
.sym 115393 fifo_in_data_right[21]
.sym 115401 fifo_in_data_left[11]
.sym 115409 buffer.right_mem[8][23]
.sym 115410 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115411 buffer.right_mem[12][23]
.sym 115412 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115413 fifo_in_data_right[23]
.sym 115425 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115426 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115427 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115428 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115431 buffer.left_mem[12][22]
.sym 115432 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115433 fifo_in_data_left[22]
.sym 115437 fifo_in_data_left[11]
.sym 115442 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 115443 buffer.wr_ptr[0]
.sym 115444 buffer.wr_ptr[1]
.sym 115449 buffer.right_mem[15][23]
.sym 115450 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115451 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115452 buffer.right_mem[2][23]
.sym 115453 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115454 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115455 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115456 buffer.left_mem[1][22]
.sym 115459 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 115460 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 115461 buffer.right_mem[10][23]
.sym 115462 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115463 buffer.right_mem[13][23]
.sym 115464 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115477 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I0
.sym 115478 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I1
.sym 115479 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I2
.sym 115480 buffer.data_left_out_SB_DFFER_Q_12_D_SB_LUT4_O_I3
.sym 115481 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115482 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115483 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115484 buffer.data_right_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115486 out.lr
.sym 115487 fifo_out_data_right[23]
.sym 115488 fifo_out_data_left[23]
.sym 115490 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115491 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115492 out.shift_data[27]
.sym 115494 buffer.wr_ptr[1]
.sym 115495 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 115496 buffer.wr_ptr[0]
.sym 115498 buffer.wr_ptr[1]
.sym 115499 buffer.wr_ptr[0]
.sym 115500 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115502 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115503 buffer.wr_ptr[1]
.sym 115504 buffer.wr_ptr[0]
.sym 115506 out.bmc_phase_SB_LUT4_I2_O
.sym 115507 out.shift_data[26]
.sym 115508 out.shift_data_SB_DFFNR_Q_D_SB_LUT4_O_I3
.sym 115520 out.bit_idx[0]
.sym 115526 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115527 buffer.wr_ptr[0]
.sym 115528 buffer.wr_ptr[1]
.sym 115530 buffer.wr_ptr[3]
.sym 115531 buffer.wr_ptr[2]
.sym 115532 smu.state_fclk_SB_LUT4_I1_O
.sym 115534 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 115535 buffer.wr_ptr[1]
.sym 115536 buffer.wr_ptr[0]
.sym 115538 smu.state_fclk_SB_LUT4_I1_O
.sym 115539 buffer.wr_ptr[2]
.sym 115540 buffer.wr_ptr[3]
.sym 115542 buffer.wr_ptr[3]
.sym 115543 smu.state_fclk_SB_LUT4_I1_O
.sym 115544 buffer.wr_ptr[2]
.sym 115546 buffer.wr_ptr[1]
.sym 115547 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115548 buffer.wr_ptr[0]
.sym 115549 fifo_in_data_right[17]
.sym 115554 buffer.wr_ptr[0]
.sym 115559 buffer.wr_ptr[1]
.sym 115563 buffer.wr_ptr[2]
.sym 115564 buffer.wr_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 115567 buffer.wr_ptr[3]
.sym 115568 buffer.wr_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 115571 buffer.wr_ptr[1]
.sym 115572 buffer.wr_ptr[0]
.sym 115574 buffer.wr_ptr[1]
.sym 115575 smu.state_fclk_SB_LUT4_I1_O_SB_LUT4_I1_1_O
.sym 115576 buffer.wr_ptr[0]
.sym 115578 smu.state_fclk_SB_LUT4_I1_O
.sym 115579 buffer.wr_ptr[3]
.sym 115580 buffer.wr_ptr[2]
.sym 115584 buffer.wr_ptr[0]
.sym 115973 fifo_in_data_right[20]
.sym 116005 fifo_in_data_right[20]
.sym 116013 buffer.right_mem[1][20]
.sym 116014 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116015 buffer.right_mem[3][20]
.sym 116016 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116017 fifo_in_data_left[21]
.sym 116029 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116030 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116031 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116032 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116033 fifo_in_data_left[21]
.sym 116037 buffer.rd_ptr[1]
.sym 116038 buffer.rd_ptr[0]
.sym 116039 buffer.rd_ptr[2]
.sym 116040 buffer.rd_ptr[3]
.sym 116041 buffer.rd_ptr[2]
.sym 116042 buffer.rd_ptr[0]
.sym 116043 buffer.rd_ptr[3]
.sym 116044 buffer.rd_ptr[1]
.sym 116045 buffer.right_mem[8][20]
.sym 116046 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116047 buffer.right_mem[9][20]
.sym 116048 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116049 fifo_in_data_right[20]
.sym 116057 buffer.rd_ptr[2]
.sym 116058 buffer.rd_ptr[1]
.sym 116059 buffer.rd_ptr[0]
.sym 116060 buffer.rd_ptr[3]
.sym 116066 buffer.rd_ptr[0]
.sym 116071 buffer.rd_ptr[1]
.sym 116075 buffer.rd_ptr[2]
.sym 116076 buffer.rd_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 116079 buffer.rd_ptr[3]
.sym 116080 buffer.rd_ptr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 116081 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I0
.sym 116082 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I1
.sym 116083 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I2
.sym 116084 buffer.data_left_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3
.sym 116085 buffer.left_mem[11][17]
.sym 116086 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116087 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116088 buffer.left_mem[6][17]
.sym 116089 buffer.left_mem[1][21]
.sym 116090 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116091 buffer.left_mem[13][21]
.sym 116092 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116097 buffer.rd_ptr[3]
.sym 116098 buffer.rd_ptr[1]
.sym 116099 buffer.rd_ptr[0]
.sym 116100 buffer.rd_ptr[2]
.sym 116101 buffer.left_mem[15][8]
.sym 116102 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116103 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116104 buffer.left_mem[8][8]
.sym 116105 buffer.left_mem[7][17]
.sym 116106 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116107 buffer.left_mem[14][17]
.sym 116108 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116109 fifo_in_data_right[19]
.sym 116113 buffer.rd_ptr[1]
.sym 116114 buffer.rd_ptr[0]
.sym 116115 buffer.rd_ptr[3]
.sym 116116 buffer.rd_ptr[2]
.sym 116117 fifo_in_data_left[17]
.sym 116121 buffer.rd_ptr[0]
.sym 116122 buffer.rd_ptr[1]
.sym 116123 buffer.left_mem[7][15]
.sym 116124 buffer.left_mem[4][15]
.sym 116125 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116126 buffer.rd_ptr[2]
.sym 116127 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116128 buffer.rd_ptr[3]
.sym 116129 buffer.right_mem[4][19]
.sym 116130 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116131 buffer.right_mem[14][19]
.sym 116132 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116137 fifo_in_data_left[17]
.sym 116141 fifo_in_data_right[19]
.sym 116145 fifo_in_data_left[8]
.sym 116149 buffer.left_mem[4][17]
.sym 116150 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116151 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116152 buffer.left_mem[3][17]
.sym 116153 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116154 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116155 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116156 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116157 fifo_in_data_left[15]
.sym 116161 fifo_in_data_left[8]
.sym 116173 buffer.left_mem[7][8]
.sym 116174 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116175 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116176 buffer.left_mem[1][8]
.sym 116181 fifo_in_data_right[19]
.sym 116185 fifo_in_data_left[19]
.sym 116193 fifo_in_data_left[17]
.sym 116197 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116198 buffer.data_right_out_SB_DFFER_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116199 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116200 buffer.right_mem[1][8]
.sym 116201 fifo_in_data_right[8]
.sym 116205 fifo_in_data_left[20]
.sym 116209 buffer.left_mem[14][23]
.sym 116210 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116211 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116212 buffer.left_mem[5][23]
.sym 116213 buffer.left_mem[1][20]
.sym 116214 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116215 buffer.left_mem[5][20]
.sym 116216 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116217 buffer.left_mem[1][17]
.sym 116218 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116219 buffer.left_mem[2][17]
.sym 116220 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116221 buffer.right_mem[7][8]
.sym 116222 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116223 buffer.right_mem[10][8]
.sym 116224 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116225 buffer.left_mem[15][20]
.sym 116226 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116227 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116228 buffer.left_mem[4][20]
.sym 116229 buffer.left_mem[7][20]
.sym 116230 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116231 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116232 buffer.left_mem[6][20]
.sym 116233 fifo_in_data_right[19]
.sym 116237 buffer.left_mem[11][20]
.sym 116238 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116239 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116240 buffer.left_mem[10][20]
.sym 116241 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116242 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116243 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116244 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116245 fifo_in_data_right[17]
.sym 116253 fifo_in_data_left[20]
.sym 116257 fifo_in_data_right[8]
.sym 116261 fifo_in_data_left[20]
.sym 116277 fifo_in_data_right[22]
.sym 116289 buffer.left_mem[11][22]
.sym 116290 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116291 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116292 buffer.left_mem[10][22]
.sym 116293 fifo_in_data_left[22]
.sym 116297 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116298 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116299 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116300 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116309 buffer.left_mem[6][23]
.sym 116310 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116311 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116312 buffer.left_mem[3][23]
.sym 116313 buffer.left_mem[7][23]
.sym 116314 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116315 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116316 buffer.left_mem[2][23]
.sym 116317 fifo_in_data_left[20]
.sym 116325 buffer.left_mem[12][23]
.sym 116326 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116327 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116328 buffer.left_mem[9][23]
.sym 116329 fifo_in_data_left[23]
.sym 116333 fifo_in_data_right[23]
.sym 116337 fifo_in_data_left[21]
.sym 116345 fifo_in_data_left[22]
.sym 116349 buffer.right_mem[1][23]
.sym 116350 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116351 buffer.right_mem[6][23]
.sym 116352 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116361 fifo_in_data_right[23]
.sym 116369 buffer.right_mem[3][23]
.sym 116370 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116371 buffer.right_mem[9][23]
.sym 116372 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116377 fifo_in_data_left[23]
.sym 116386 out.frame_count[0]
.sym 116389 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116391 out.frame_count[1]
.sym 116392 out.frame_count[0]
.sym 116393 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116395 out.frame_count[2]
.sym 116396 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[2]
.sym 116397 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116399 out.frame_count[3]
.sym 116400 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[3]
.sym 116401 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116403 out.frame_count[4]
.sym 116404 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[4]
.sym 116405 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116407 out.frame_count[5]
.sym 116408 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[5]
.sym 116409 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116411 out.frame_count[6]
.sym 116412 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[6]
.sym 116413 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116415 out.frame_count[7]
.sym 116416 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[7]
.sym 116417 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116419 out.frame_count[8]
.sym 116420 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[8]
.sym 116422 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1
.sym 116423 out.frame_count[9]
.sym 116424 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I3[9]
.sym 116432 out.frame_count[0]
.sym 116445 buffer.right_mem[7][23]
.sym 116446 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116447 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116448 buffer.right_mem[4][23]
.sym 116450 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 116455 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 116458 $PACKER_VCC_NET
.sym 116459 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 116463 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 116467 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116471 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 116476 $nextpnr_ICESTORM_LC_11$I3
.sym 116477 fifo_in_data_right[23]
.sym 116484 out.bit_idx[4]
.sym 116488 out.bit_idx[3]
.sym 116490 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1
.sym 116491 out.bit_idx[3]
.sym 116492 out.bit_idx[2]
.sym 116493 out.bit_idx[4]
.sym 116494 out.bit_idx[5]
.sym 116495 out.bit_idx[1]
.sym 116496 out.bit_idx[0]
.sym 116500 out.bit_idx[2]
.sym 116501 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I0
.sym 116502 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1
.sym 116503 out.bit_idx[2]
.sym 116504 out.bit_idx[3]
.sym 116505 fifo_in_data_right[23]
.sym 116512 out.bit_idx[5]
.sym 116523 out.bmc_phase
.sym 116524 out.bmc_phase_SB_DFFNER_Q_E
.sym 116528 out.bmc_phase
.sym 116539 out.shift_data[27]
.sym 116540 out.bmc_phase_SB_LUT4_I2_O
.sym 116912 buffer.rd_ptr[0]
.sym 116957 fifo_in_data_right[20]
.sym 116969 buffer.right_mem[14][20]
.sym 116970 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116971 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116972 buffer.right_mem[5][20]
.sym 116977 fifo_in_data_right[20]
.sym 116981 buffer.right_mem[6][20]
.sym 116982 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116983 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116984 buffer.right_mem[0][20]
.sym 116997 fifo_in_data_left[15]
.sym 117001 buffer.rd_ptr[1]
.sym 117002 buffer.rd_ptr[2]
.sym 117003 buffer.rd_ptr[0]
.sym 117004 buffer.rd_ptr[3]
.sym 117005 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117006 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117007 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117008 buffer.data_right_out_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117009 fifo_in_data_left[17]
.sym 117013 buffer.right_mem[7][20]
.sym 117014 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117015 buffer.right_mem[12][20]
.sym 117016 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117017 buffer.rd_ptr[3]
.sym 117018 buffer.rd_ptr[2]
.sym 117019 buffer.rd_ptr[1]
.sym 117020 buffer.rd_ptr[0]
.sym 117021 fifo_in_data_right[20]
.sym 117025 fifo_in_data_left[21]
.sym 117029 buffer.rd_ptr[2]
.sym 117030 buffer.rd_ptr[0]
.sym 117031 buffer.rd_ptr[1]
.sym 117032 buffer.rd_ptr[3]
.sym 117033 fifo_in_data_right[20]
.sym 117037 buffer.rd_ptr[1]
.sym 117038 buffer.rd_ptr[0]
.sym 117039 buffer.rd_ptr[3]
.sym 117040 buffer.rd_ptr[2]
.sym 117041 buffer.right_mem[13][20]
.sym 117042 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117043 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117044 buffer.right_mem[2][20]
.sym 117057 buffer.rd_ptr[1]
.sym 117058 buffer.rd_ptr[0]
.sym 117059 buffer.rd_ptr[3]
.sym 117060 buffer.rd_ptr[2]
.sym 117065 buffer.rd_ptr[1]
.sym 117066 buffer.rd_ptr[0]
.sym 117067 buffer.rd_ptr[3]
.sym 117068 buffer.rd_ptr[2]
.sym 117069 fifo_in_data_left[8]
.sym 117073 buffer.rd_ptr[0]
.sym 117074 buffer.rd_ptr[1]
.sym 117075 buffer.rd_ptr[3]
.sym 117076 buffer.rd_ptr[2]
.sym 117093 fifo_in_data_left[17]
.sym 117117 buffer.left_mem[10][17]
.sym 117118 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117119 buffer.left_mem[12][17]
.sym 117120 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117137 fifo_in_data_left[17]
.sym 117141 fifo_in_data_left[20]
.sym 117145 fifo_in_data_right[8]
.sym 117153 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117154 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117155 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117156 buffer.data_left_out_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117157 fifo_in_data_left[17]
.sym 117161 buffer.left_mem[8][17]
.sym 117162 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117163 buffer.data_left_out_SB_DFFER_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117164 buffer.left_mem[5][17]
.sym 117165 buffer.left_mem[15][17]
.sym 117166 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117167 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117168 buffer.left_mem[13][17]
.sym 117175 buffer.right_mem[15][8]
.sym 117176 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117177 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117178 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117179 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117180 buffer.data_left_out_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117181 fifo_in_data_right[8]
.sym 117185 buffer.left_mem[8][20]
.sym 117186 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117187 buffer.left_mem[12][20]
.sym 117188 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117197 fifo_in_data_left[20]
.sym 117201 fifo_in_data_right[22]
.sym 117217 buffer.right_mem[8][22]
.sym 117218 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117219 buffer.right_mem[14][22]
.sym 117220 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117221 fifo_in_data_right[22]
.sym 117225 buffer.right_mem[10][22]
.sym 117226 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117227 buffer.data_left_out_SB_DFFER_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117228 buffer.right_mem[6][22]
.sym 117233 fifo_in_data_left[20]
.sym 117237 buffer.right_mem[4][22]
.sym 117238 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117239 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117240 buffer.right_mem[3][22]
.sym 117245 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117246 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117247 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117248 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117249 fifo_in_data_right[22]
.sym 117257 fifo_in_data_right[23]
.sym 117261 fifo_in_data_left[22]
.sym 117265 buffer.right_mem[1][22]
.sym 117266 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117267 buffer.right_mem[2][22]
.sym 117268 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117269 fifo_in_data_left[23]
.sym 117289 fifo_in_data_left[23]
.sym 117293 fifo_in_data_right[23]
.sym 117305 fifo_in_data_right[22]
.sym 117317 fifo_in_data_left[23]
.sym 117325 buffer.left_mem[4][23]
.sym 117326 buffer.data_left_out_SB_DFFER_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117327 buffer.left_mem[10][23]
.sym 117328 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117341 fifo_in_data_left[22]
.sym 117345 out.frame_count[7]
.sym 117346 out.frame_count[5]
.sym 117347 out.frame_count[4]
.sym 117348 out.frame_count[3]
.sym 117349 out.frame_count[7]
.sym 117350 out.frame_count[5]
.sym 117351 out.frame_count[4]
.sym 117352 out.frame_count[3]
.sym 117353 out.frame_count[2]
.sym 117354 out.frame_count[1]
.sym 117355 out.frame_count[0]
.sym 117356 out.frame_count[6]
.sym 117357 out.frame_count[2]
.sym 117358 out.frame_count[1]
.sym 117359 out.frame_count[0]
.sym 117360 out.frame_count[6]
.sym 117365 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117366 out.frame_count_SB_DFFNER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117367 out.frame_count[9]
.sym 117368 out.frame_count[8]
.sym 117369 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117370 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117371 out.frame_count[9]
.sym 117372 out.frame_count[8]
.sym 117373 fifo_in_data_left[23]
.sym 117377 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117378 out.preamble_type[1]
.sym 117379 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2
.sym 117380 out.lr
.sym 117390 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117391 out.lr
.sym 117392 out.preamble_type[3]
.sym 117395 out.lr
.sym 117396 out.lr_SB_DFFNER_Q_E
.sym 117397 out.bmc_phase_SB_DFFNER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117398 out.preamble_type[2]
.sym 117399 out.preamble_type_SB_DFFNR_Q_1_D_SB_LUT4_O_I2
.sym 117400 out.lr
.sym 117406 out.preamble_type[2]
.sym 117407 out.preamble_type[1]
.sym 117408 out.preamble_type[3]
.sym 117412 out.bit_idx[0]
.sym 117416 out.lr
.sym 117418 out.bit_idx[1]
.sym 117419 out.bit_idx[0]
.sym 117420 out.lr_SB_DFFNER_Q_E_SB_LUT4_O_I3
.sym 117424 out.bit_idx[1]
.sym 117429 out.bit_idx[0]
.sym 117430 out.preamble_type[2]
.sym 117431 out.bit_idx[1]
.sym 117432 out.preamble_type[1]
.sym 117438 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117439 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117440 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117442 out.bit_idx[0]
.sym 117445 out.lr_SB_DFFNER_Q_E
.sym 117447 out.bit_idx[1]
.sym 117448 out.bit_idx[0]
.sym 117449 out.lr_SB_DFFNER_Q_E
.sym 117451 out.bit_idx[2]
.sym 117452 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[2]
.sym 117453 out.lr_SB_DFFNER_Q_E
.sym 117455 out.bit_idx[3]
.sym 117456 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 117457 out.lr_SB_DFFNER_Q_E
.sym 117459 out.bit_idx[4]
.sym 117460 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[4]
.sym 117462 out.lr_SB_DFFNER_Q_E
.sym 117463 out.bit_idx[5]
.sym 117464 out.bit_idx_SB_DFFNR_Q_D_SB_LUT4_O_I3[5]
.sym 117465 out.bit_idx[4]
.sym 117466 out.bit_idx[3]
.sym 117467 out.bit_idx[2]
.sym 117468 out.bit_idx[5]
.sym 117469 out.bit_idx[4]
.sym 117470 out.bit_idx[3]
.sym 117471 out.bit_idx[2]
.sym 117472 out.bit_idx[5]
.sym 117474 out.bmc_phase_SB_DFFNER_Q_E
.sym 117475 out.bmc_out_SB_DFFNER_Q_D_SB_LUT4_O_I2
.sym 117476 out.bmc_out
.sym 117859 buffer.rd_ptr[1]
.sym 117860 buffer.rd_ptr[0]
.sym 117901 fifo_in_data_right[20]
.sym 117933 buffer.right_mem[11][20]
.sym 117934 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117935 buffer.data_left_out_SB_DFFER_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117936 buffer.right_mem[10][20]
.sym 117937 fifo_in_data_left[21]
.sym 117941 fifo_in_data_right[20]
.sym 117969 fifo_in_data_right[20]
.sym 117973 buffer.rd_ptr[3]
.sym 117974 buffer.rd_ptr[0]
.sym 117975 buffer.rd_ptr[1]
.sym 117976 buffer.rd_ptr[2]
.sym 117985 fifo_in_data_left[21]
.sym 117997 fifo_in_data_left[17]
.sym 118009 buffer.left_mem[11][21]
.sym 118010 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118011 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118012 buffer.left_mem[0][21]
.sym 118017 buffer.rd_ptr[1]
.sym 118018 buffer.rd_ptr[3]
.sym 118019 buffer.rd_ptr[0]
.sym 118020 buffer.rd_ptr[2]
.sym 118025 buffer.rd_ptr[1]
.sym 118026 buffer.rd_ptr[0]
.sym 118027 buffer.rd_ptr[3]
.sym 118028 buffer.rd_ptr[2]
.sym 118029 buffer.rd_ptr[1]
.sym 118030 buffer.rd_ptr[2]
.sym 118031 buffer.rd_ptr[3]
.sym 118032 buffer.rd_ptr[0]
.sym 118045 fifo_in_data_left[17]
.sym 118049 fifo_in_data_left[17]
.sym 118081 fifo_in_data_left[20]
.sym 118089 fifo_in_data_left[17]
.sym 118093 fifo_in_data_right[22]
.sym 118097 buffer.left_mem[0][17]
.sym 118098 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118099 buffer.left_mem[9][17]
.sym 118100 buffer.data_left_out_SB_DFFER_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118113 fifo_in_data_left[23]
.sym 118125 fifo_in_data_right[22]
.sym 118133 buffer.left_mem[14][20]
.sym 118134 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118135 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118136 buffer.left_mem[0][20]
.sym 118137 fifo_in_data_left[20]
.sym 118141 buffer.left_mem[13][20]
.sym 118142 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118143 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118144 buffer.left_mem[2][20]
.sym 118157 fifo_in_data_left[20]
.sym 118169 buffer.right_mem[11][22]
.sym 118170 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118171 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118172 buffer.right_mem[0][22]
.sym 118173 fifo_in_data_right[22]
.sym 118187 buffer.right_mem[15][22]
.sym 118188 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118201 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118202 buffer.data_right_out_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118203 buffer.data_left_out_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118204 buffer.right_mem[12][22]
.sym 118205 fifo_in_data_right[22]
.sym 118209 fifo_in_data_right[22]
.sym 118233 fifo_in_data_left[20]
.sym 118237 fifo_in_data_left[23]
.sym 118241 fifo_in_data_left[23]
.sym 118253 fifo_in_data_right[23]
.sym 118273 fifo_in_data_left[23]
.sym 118287 buffer.left_mem[11][23]
.sym 118288 buffer.data_left_out_SB_DFFER_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118297 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118298 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118299 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118300 buffer.left_mem[13][23]
.sym 118309 fifo_in_data_right[23]
.sym 118317 fifo_in_data_left[23]
.sym 118345 buffer.left_mem[15][23]
.sym 118346 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118347 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118348 buffer.left_mem[8][23]
.sym 118353 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I0
.sym 118354 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 118355 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 118356 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 118365 buffer.left_mem[1][23]
.sym 118366 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118367 buffer.data_left_out_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118368 buffer.left_mem[0][23]
.sym 118389 fifo_in_data_left[23]
.sym 118421 fifo_in_data_right[23]
.sym 118737 out.bmc_out
.sym 118764 pin_user_sw$SB_IO_IN
.sym 118905 fifo_in_data_right[20]
.sym 118969 fifo_in_data_right[20]
.sym 119049 fifo_in_data_left[20]
.sym 119061 fifo_in_data_left[17]
.sym 119073 fifo_in_data_left[17]
.sym 119105 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I0
.sym 119106 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I1
.sym 119107 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I2
.sym 119108 buffer.data_left_out_SB_DFFER_Q_13_D_SB_LUT4_O_I3
.sym 119129 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I0
.sym 119130 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I1
.sym 119131 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I2
.sym 119132 buffer.data_right_out_SB_DFFER_Q_17_D_SB_LUT4_O_I3
.sym 119133 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I0
.sym 119134 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I1
.sym 119135 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 119136 buffer.data_left_out_SB_DFFER_Q_11_D_SB_LUT4_O_I3
.sym 119137 fifo_in_data_right[22]
.sym 119237 fifo_in_data_left[23]
.sym 119325 fifo_in_data_left[23]
.sym 119696 out.spdif_clk
.sym 120085 fifo_in_data_right[22]
