Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: rt21_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rt21_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rt21_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : rt21_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\pll60.v" into library work
Parsing module <pll60>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\pll60\example_design\pll60_exdes.v" into library work
Parsing module <pll60_exdes>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\xp.v" into library work
Parsing module <xp>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s8_box.v" into library work
Parsing module <s8_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s7_box.v" into library work
Parsing module <s7_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s6_box.v" into library work
Parsing module <s6_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s5_box.v" into library work
Parsing module <s5_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s4_box.v" into library work
Parsing module <s4_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s3_box.v" into library work
Parsing module <s3_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s2_box.v" into library work
Parsing module <s2_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s1_box.v" into library work
Parsing module <s1_box>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\reg32.v" into library work
Parsing module <reg32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\pp.v" into library work
Parsing module <pp>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\desxor2.v" into library work
Parsing module <desxor2>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\desxor1.v" into library work
Parsing module <desxor1>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\shifter.v" into library work
Parsing module <shifter>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\roundfunc.v" into library work
Parsing module <roundfunc>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\pc2.v" into library work
Parsing module <pc2>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\pc1.v" into library work
Parsing module <pc1>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\ov32.v" into library work
Parsing module <ov32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\mux32.v" into library work
Parsing module <mux32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\ip.v" into library work
Parsing module <ip>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\fp.v" into library work
Parsing module <fp>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d512_w32.v" into library work
Parsing module <sdp_ram_d512_w32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d128_w128.v" into library work
Parsing module <sdp_ram_d128_w128>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d1024_w8.v" into library work
Parsing module <sdp_ram_d1024_w8>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sbox_rom.v" into library work
Parsing module <sbox_rom>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\keysched.v" into library work
Parsing module <keysched>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\fullround.v" into library work
Parsing module <fullround>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\control_new.v" into library work
Parsing module <control_new>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\encrypt\quarter_round.v" into library work
Parsing module <quarter_round>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\key_schedule.v" into library work
Parsing module <key_schedule>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\block_decipher.v" into library work
Parsing module <block_decipher>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\tdpram_w8d2048.v" into library work
Parsing module <tdpram_w8d2048>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\tdpram_w8d128.v" into library work
Parsing module <tdpram_w8d128>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d12288_w8.v" into library work
Parsing module <sdp_ram_d12288_w8>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\fifo_w8_d1024.v" into library work
Parsing module <fifo_w8_d1024>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\ddp_ram_d32_w32.v" into library work
Parsing module <ddp_ram_d32_w32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\chacha_maskram_tdpw8d128.v" into library work
Parsing module <chacha_maskram_tdpw8d128>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\asyncram_w8d1024.v" into library work
Parsing module <asyncram_w8d1024>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\asyncfifo_w16d16.v" into library work
Parsing module <asyncfifo_w16d16>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\state_encrypt.v" into library work
Parsing module <state_encrypt>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\crc16_d8.v" into library work
Parsing module <crc16_d8>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v" into library work
Parsing module <cmd_buffer>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 27.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" into library work
Parsing module <plus_xor>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" into library work
Parsing module <pid_filt_info>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 39.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" into library work
Parsing module <match_pack_buf>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 45.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\stream_cipher.v" into library work
Parsing module <stream_cipher>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" into library work
Parsing module <sreg>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\b_cipher.v" into library work
Parsing module <b_cipher>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\tdpram_w8d32.v" into library work
Parsing module <tdpram_w8d32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\syncfifo_w44d32.v" into library work
Parsing module <syncfifo_w44d32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\syncfifo_w16d16.v" into library work
Parsing module <syncfifo_w16d16>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d512.v" into library work
Parsing module <sdpram_w8d512>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d4096.v" into library work
Parsing module <sdpram_w8d4096>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d32.v" into library work
Parsing module <sdpram_w8d32>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d128.v" into library work
Parsing module <sdpram_w8d128>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d1024.v" into library work
Parsing module <sdpram_w8d1024>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w16d512.v" into library work
Parsing module <sdpram_w16d512>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\otpram_w8d512.v" into library work
Parsing module <otpram_w8d512>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\cw_ram.v" into library work
Parsing module <cw_ram>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\asyncram_w21d128.v" into library work
Parsing module <asyncram_w21d128>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" into library work
Parsing module <ser2par>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\round_robin_arbiter.v" into library work
Parsing module <round_robin_arbiter>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\filter_ctrl.v" into library work
Parsing module <filter_ctrl>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\tdes_top.v" into library work
Parsing module <TDES_Top>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_slave.v" into library work
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/spi_defines.v" included at line 1.
Parsing module <spi_slave>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_cmd_process.v" into library work
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/spi_defines.v" included at line 1.
Parsing module <spi_cmd_process>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\round_robin_arbiter2.v" into library work
Parsing module <round_robin_arbiter2>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_cfg.v" into library work
Parsing module <encrypt_cfg>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\encrypt\cc_encryption.v" into library work
Parsing module <cc_encryption>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" into library work
Parsing module <ts_8bit_buffer>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 29.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter.v" into library work
Parsing module <pid_filter>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 38.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" into library work
Parsing module <do_psi_section>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 30.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\sfifo_if_3Tuner.v" into library work
Parsing module <sfifo_if_3Tuner>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" into library work
Parsing module <dsc3>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" into library work
Parsing module <descramble_ctl>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\rst_sync.v" into library work
Parsing module <rst_sync>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\gen_rst.v" into library work
Parsing module <gen_rst>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\u0_encypt_ram.v" into library work
Parsing module <u0_encypt_ram>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\FIFO8K.v" into library work
Parsing module <FIFO8K>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ts_mux.v" into library work
Parsing module <ts_mux>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ts_filter.v" into library work
Parsing module <ts_filter>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\security_module.v" into library work
Parsing module <security_module>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_if.v" into library work
Parsing module <spi_if>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" into library work
Parsing module <pktmux_slfifo>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" into library work
Parsing module <ca_message_rx>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" into library work
Parsing module <encrypt_pro>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter_top.v" into library work
Parsing module <pid_filter_top>.
Parsing verilog file "E:\MyProjects\STV\rt21u\03.src\src\spi_if\/alt_clogb2.v" included at line 29.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ebi\ebi_if.v" into library work
Parsing module <ebi_if>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ebi\cpu_if.v" into library work
Parsing module <cpu_if>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\ebi\cbus_demux.v" into library work
Parsing module <cbus_demux>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" into library work
Parsing module <ts_descramble>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\clk_rst.v" into library work
Parsing module <clk_rst>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\par\pkt_encypt.v" into library work
Parsing module <pkt_eypt>.
Analyzing Verilog file "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" into library work
Parsing module <rt21_top>.
Parsing VHDL file "E:\MyProjects\STV\rt21u\03.src\src\smartcard\sc_interface.vhd" into library work
Parsing package <cm_pack>.
Parsing package body <cm_pack>.
Parsing entity <SC_INTERFACE>.
Parsing architecture <SC_INTERFACE_arch> of entity <sc_interface>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <rt21_top>.

Elaborating module <IBUFG>.

Elaborating module <clk_rst(SIMULATION="FALSE")>.

Elaborating module <gen_rst(SIMULATION="FALSE")>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\gen_rst.v" Line 48: Result of 25-bit expression is truncated to fit in 24-bit target.

Elaborating module <pll60>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=27,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=24,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=12,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=6,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=37.037,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\pll60.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\pll60.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <rst_sync>.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" Line 342: Assignment to rst_ebi_2x ignored, since the identifier is never used

Elaborating module <spi_if>.

Elaborating module <spi_slave>.

Elaborating module <spi_cmd_process(BUS_DATA_WIDTH=8,BUS_ADD_WIDTH=16)>.

Elaborating module <crc16_d8>.

Elaborating module <cmd_buffer>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v" Line 84: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v" Line 88: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v" Line 118: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v" Line 123: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <sdp_ram_d512_w32>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d512_w32.v" Line 39: Empty module <sdp_ram_d512_w32> remains a black box.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v" Line 275: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <fifo_w8_d1024>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\fifo_w8_d1024.v" Line 39: Empty module <fifo_w8_d1024> remains a black box.

Elaborating module <cbus_demux(PBUS_ADDR_WIDTH=16,PBUS_DATA_WIDTH=8,CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8)>.

Elaborating module <cpu_if(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8,TOTAL_CHN_NUM=3)>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" Line 442: Assignment to test_mode ignored, since the identifier is never used

Elaborating module <ts_mux(TOTAL_CHN_NUM=3)>.
WARNING:HDLCompiler:295 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ts_mux.v" Line 173: case condition never applies

Elaborating module <round_robin_arbiter(CHN_NUM=3)>.

Elaborating module <ser2par(TUNER_INDEX=0)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 157: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 199: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 326: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 406: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 422: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <asyncram_w8d1024>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\asyncram_w8d1024.v" Line 39: Empty module <asyncram_w8d1024> remains a black box.

Elaborating module <asyncfifo_w16d16>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\asyncfifo_w16d16.v" Line 39: Empty module <asyncfifo_w16d16> remains a black box.

Elaborating module <ser2par(TUNER_INDEX=1)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 157: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 199: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 326: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 406: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 422: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ser2par(TUNER_INDEX=2)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 157: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 199: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 326: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 406: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" Line 422: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ts_filter(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8,TOTAL_CHN_NUM=3)>.

Elaborating module <asyncram_w21d128>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\asyncram_w21d128.v" Line 39: Empty module <asyncram_w21d128> remains a black box.

Elaborating module <sdpram_w8d512>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d512.v" Line 39: Empty module <sdpram_w8d512> remains a black box.

Elaborating module <filter_ctrl(PIDRAM_DEPTH_BIT=7,PIDRAM_DATA_WIDTH=21,TOTAL_CHN_NUM=3)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\filter_ctrl.v" Line 108: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\filter_ctrl.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ts_descramble(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8)>.
WARNING:HDLCompiler:1016 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" Line 44: Port b_end is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" Line 55: Port cb_valid is not connected to this instance

Elaborating module <dsc3>.

Elaborating module <b_cipher>.

Elaborating module <sbox_rom>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sbox_rom.v" Line 39: Empty module <sbox_rom> remains a black box.

Elaborating module <block_decipher>.

Elaborating module <key_schedule>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\key_schedule.v" Line 138: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <stream_cipher>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\stream_cipher.v" Line 215: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <sreg>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" Line 78: Assignment to kv0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" Line 87: Assignment to lkey ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" Line 89: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" Line 181: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" Line 185: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v" Line 169: Assignment to kvd2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" Line 73: Assignment to sreg_k ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" Line 74: Assignment to sreg_l ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" Line 235: Assignment to sreg_kv2 ignored, since the identifier is never used

Elaborating module <descramble_ctl>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" Line 119: Assignment to st_get_alen ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" Line 199: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" Line 200: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" Line 264: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" Line 276: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v" Line 288: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" Line 269: Assignment to descram_st_idle ignored, since the identifier is never used

Elaborating module <tdpram_w8d2048>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\tdpram_w8d2048.v" Line 39: Empty module <tdpram_w8d2048> remains a black box.

Elaborating module <sfifo_if_3Tuner>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\sfifo_if_3Tuner.v" Line 63: Assignment to fifo_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" Line 303: Assignment to end_point_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" Line 318: Assignment to test_mrxdv ignored, since the identifier is never used

Elaborating module <pkt_eypt(PKTBIT=7,INDEXBIT=7)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\par\pkt_encypt.v" Line 84: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\par\pkt_encypt.v" Line 111: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <u0_encypt_ram>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\u0_encypt_ram.v" Line 39: Empty module <u0_encypt_ram> remains a black box.
WARNING:HDLCompiler:634 - "E:\MyProjects\STV\rt21u\03.src\par\pkt_encypt.v" Line 47: Net <pid_index[6]> does not have a driver.

Elaborating module <encrypt_pro(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 350: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 367: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 398: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 609: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 727: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <cc_encryption>.

Elaborating module <plus_xor>.

Elaborating module <quarter_round>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 170: Assignment to r1_col1_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 185: Assignment to r1_col2_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 200: Assignment to r1_col3_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 215: Assignment to r1_col4_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 230: Assignment to r2_col1_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 245: Assignment to r2_col2_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 260: Assignment to r2_col3_finish ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 275: Assignment to r2_col4_finish ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" Line 295: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\cc_encryption.v" Line 154: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\cc_encryption.v" Line 243: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\cc_encryption.v" Line 292: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 806: Assignment to chacha_ts_ack ignored, since the identifier is never used

Elaborating module <encrypt_cfg(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8)>.

Elaborating module <tdpram_w8d128>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\tdpram_w8d128.v" Line 39: Empty module <tdpram_w8d128> remains a black box.

Elaborating module <chacha_maskram_tdpw8d128>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\chacha_maskram_tdpw8d128.v" Line 39: Empty module <chacha_maskram_tdpw8d128> remains a black box.

Elaborating module <sdpram_w16d512>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w16d512.v" Line 39: Empty module <sdpram_w16d512> remains a black box.

Elaborating module <syncfifo_w44d32>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\syncfifo_w44d32.v" Line 39: Empty module <syncfifo_w44d32> remains a black box.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 862: Assignment to info_fifo_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" Line 863: Assignment to info_fifo_empty ignored, since the identifier is never used

Elaborating module <sdpram_w8d4096>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d4096.v" Line 39: Empty module <sdpram_w8d4096> remains a black box.

Elaborating module <sdpram_w8d128>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d128.v" Line 39: Empty module <sdpram_w8d128> remains a black box.

Elaborating module <ca_message_rx(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" Line 97: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" Line 118: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" Line 189: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" Line 205: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <sdpram_w8d1024>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d1024.v" Line 39: Empty module <sdpram_w8d1024> remains a black box.

Elaborating module <syncfifo_w16d16>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\syncfifo_w16d16.v" Line 39: Empty module <syncfifo_w16d16> remains a black box.
WARNING:HDLCompiler:1016 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" Line 300: Port prog_full is not connected to this instance

Elaborating module <pktmux_slfifo>.

Elaborating module <round_robin_arbiter2(CHN_NUM=2)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" Line 286: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO8K>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\FIFO8K.v" Line 39: Empty module <FIFO8K> remains a black box.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" Line 309: Assignment to fifo_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" Line 311: Assignment to fifo_empty ignored, since the identifier is never used

Elaborating module <security_module(CBUS_ADDR_WIDTH=12,CBUS_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\security_module.v" Line 529: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\security_module.v" Line 540: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\security_module.v" Line 551: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <TDES_Top>.

Elaborating module <state_encrypt>.

Elaborating module <control_new>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\control_new.v" Line 45: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <fullround>.

Elaborating module <ip>.

Elaborating module <mux32>.

Elaborating module <roundfunc>.

Elaborating module <xp>.

Elaborating module <desxor1>.

Elaborating module <s1_box>.

Elaborating module <s2_box>.

Elaborating module <s3_box>.

Elaborating module <s4_box>.

Elaborating module <s5_box>.

Elaborating module <s6_box>.

Elaborating module <s7_box>.

Elaborating module <s8_box>.

Elaborating module <pp>.

Elaborating module <desxor2>.

Elaborating module <reg32>.

Elaborating module <ov32>.

Elaborating module <fp>.

Elaborating module <keysched>.

Elaborating module <pc1>.

Elaborating module <shifter>.

Elaborating module <pc2>.

Elaborating module <tdpram_w8d32>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\tdpram_w8d32.v" Line 39: Empty module <tdpram_w8d32> remains a black box.

Elaborating module <otpram_w8d512>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\otpram_w8d512.v" Line 39: Empty module <otpram_w8d512> remains a black box.

Elaborating module <sdpram_w8d32>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdpram_w8d32.v" Line 39: Empty module <sdpram_w8d32> remains a black box.

Elaborating module <ebi_if>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" Line 697: Assignment to ebi_oe ignored, since the identifier is never used
Going to vhdl side to elaborate module sc_interface

Elaborating entity <SC_INTERFACE> (architecture <SC_INTERFACE_arch>) from library <work>.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\smartcard\sc_interface.vhd" Line 177: Assignment to scbuf_oe ignored, since the identifier is never used
Going to verilog side to elaborate module cw_ram

Elaborating module <cw_ram>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\cw_ram.v" Line 39: Empty module <cw_ram> remains a black box.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\smartcard\sc_interface.vhd" Line 247: Assignment to status_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\smartcard\sc_interface.vhd" Line 479: Assignment to o_e ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <pid_filter_top>.
WARNING:HDLCompiler:1016 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter.v" Line 69: Port payload_req_in is not connected to this instance

Elaborating module <pid_filter(TS_PROCESS_BASE_ADD=12'b100000000000,P_BUS_ADDR_WIDTH=12,P_BUS_DATA_WIDTH=8)>.

Elaborating module <pid_filt_info(TS_PROCESS_BASE_ADD=12'b100000000000,P_BUS_ADDR_WIDTH=12,P_BUS_DATA_WIDTH=8,PAYLOAD_DATA_WIDTH=8)>.

Elaborating module <sdp_ram_d128_w128>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d128_w128.v" Line 39: Empty module <sdp_ram_d128_w128> remains a black box.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" Line 103: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" Line 176: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" Line 183: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" Line 188: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" Line 202: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v" Line 203: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <match_pack_buf(PAYLOAD_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 107: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 111: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 129: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 133: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 163: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 168: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 177: Result of 12-bit expression is truncated to fit in 10-bit target.

Elaborating module <sdp_ram_d1024_w8>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d1024_w8.v" Line 39: Empty module <sdp_ram_d1024_w8> remains a black box.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 249: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 257: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 269: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 277: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 290: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 295: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 314: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 220: Assignment to buffer_read ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v" Line 326: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter_top.v" Line 180: Assignment to filt_out_rdy ignored, since the identifier is never used

Elaborating module <do_psi_section(PAYLOAD_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 202: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 214: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 268: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 277: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 387: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <ddp_ram_d32_w32>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\ddp_ram_d32_w32.v" Line 39: Empty module <ddp_ram_d32_w32> remains a black box.

Elaborating module <sdp_ram_d12288_w8>.
WARNING:HDLCompiler:1499 - "E:\MyProjects\STV\rt21u\03.src\src\xilinx_ipcore\sdp_ram_d12288_w8.v" Line 39: Empty module <sdp_ram_d12288_w8> remains a black box.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 630: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v" Line 666: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <ts_8bit_buffer(PAYLOAD_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 134: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 138: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 163: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 168: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 182: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 187: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 197: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 275: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 301: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 308: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v" Line 320: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" Line 756: Result of 25-bit expression is truncated to fit in 24-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rt21_top>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v".
        SIMULATION = "FALSE"
        TOTAL_CHN_NUM = 3
        PBUS_ADDR_WIDTH = 16
        PBUS_DATA_WIDTH = 8
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        PKTBIT = 7
        INDEXBIT = 7
WARNING:Xst:647 - Input <sl_flag<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" line 337: Output port <rst_ebi_2x> of the instance <u0_clk_rst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" line 433: Output port <test_mode> of the instance <u0_cpu_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" line 687: Output port <ebi_oe> of the instance <u0_ebi_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\top\rt21_top.v" line 701: Output port <SC_INTP> of the instance <u0_sc_interface> is unconnected or connected to loadless signal.
    Found 24-bit register for signal <led_cnt>.
    Found 24-bit adder for signal <led_cnt[23]_GND_1_o_add_16_OUT> created at line 756.
    Found 1-bit tristate buffer for signal <sc_data> created at line 314
    Found 1-bit tristate buffer for signal <sl_data<7>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<6>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<5>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<4>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<3>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<2>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<1>> created at line 319
    Found 1-bit tristate buffer for signal <sl_data<0>> created at line 319
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   9 Tristate(s).
Unit <rt21_top> synthesized.

Synthesizing Unit <clk_rst>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\clk_rst.v".
        U_DLY = 1
        SIMULATION = "FALSE"
    Summary:
	no macro.
Unit <clk_rst> synthesized.

Synthesizing Unit <gen_rst>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\gen_rst.v".
        SIMULATION = "FALSE"
        TIME_100ms = 300000
    Set property "KEEP = TRUE" for signal <rst_o>.
    Found 1-bit register for signal <rst_o>.
    Found 24-bit register for signal <counter>.
    Found 24-bit adder for signal <counter[23]_GND_13_o_add_2_OUT> created at line 48.
    Found 24-bit comparator greater for signal <counter[23]_GND_13_o_LessThan_7_o> created at line 59
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <gen_rst> synthesized.

Synthesizing Unit <pll60>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\par\ipcore_dir\pll60.v".
    Summary:
	no macro.
Unit <pll60> synthesized.

Synthesizing Unit <rst_sync>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\clk_rst\rst_sync.v".
        INITIALISE = 2'b11
    Summary:
	no macro.
Unit <rst_sync> synthesized.

Synthesizing Unit <spi_if>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_if.v".
        BUS_DATA_WIDTH = 8
        BUS_ADD_WIDTH = 16
    Summary:
	no macro.
Unit <spi_if> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_slave.v".
    Found 8-bit register for signal <tx_data>.
    Found 8-bit register for signal <rx_data>.
    Found 3-bit register for signal <rx_cnt>.
    Found 3-bit register for signal <tx_cnt>.
    Found 1-bit register for signal <rx_tip>.
    Found 1-bit register for signal <tx_tip>.
    Found 1-bit register for signal <we_ack_o>.
    Found 3-bit register for signal <s_sel>.
    Found 1-bit register for signal <s_in>.
    Found 1-bit register for signal <s_out>.
    Found 2-bit register for signal <s_clk<1:0>>.
    Found 3-bit subtractor for signal <rx_cnt[2]_GND_21_o_sub_13_OUT> created at line 96.
    Found 3-bit subtractor for signal <tx_cnt[2]_GND_21_o_sub_21_OUT> created at line 159.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <spi_cmd_process>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_cmd_process.v".
        BUS_DATA_WIDTH = 8
        BUS_ADD_WIDTH = 16
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_cmd_process.v" line 441: Output port <full> of the instance <out_state_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\spi_if\spi_cmd_process.v" line 441: Output port <empty> of the instance <out_state_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bus_we>.
    Found 1-bit register for signal <bus_oe>.
    Found 1-bit register for signal <out_ack>.
    Found 1-bit register for signal <rsp_fifo_we>.
    Found 8-bit register for signal <addr_len>.
    Found 8-bit register for signal <len_count>.
    Found 8-bit register for signal <tx_data>.
    Found 8-bit register for signal <cmd_rest_count>.
    Found 8-bit register for signal <rec_type>.
    Found 32-bit register for signal <rec_buf_data>.
    Found 16-bit register for signal <loc_crc_reg>.
    Found 5-bit register for signal <cmd_state>.
    Found 8-bit register for signal <bus_wdata>.
    Found 8-bit register for signal <rsp_fifo_din>.
    Found 16-bit register for signal <bus_addr>.
    Found 3-bit register for signal <wait_count>.
    Found 3-bit register for signal <bus_state>.
    Found 8-bit register for signal <err_code>.
    Found 1-bit register for signal <rec_addr<15>>.
    Found 1-bit register for signal <rec_addr<14>>.
    Found 1-bit register for signal <rec_addr<13>>.
    Found 1-bit register for signal <rec_addr<12>>.
    Found 1-bit register for signal <rec_addr<11>>.
    Found 1-bit register for signal <rec_addr<10>>.
    Found 1-bit register for signal <rec_addr<9>>.
    Found 1-bit register for signal <rec_addr<8>>.
    Found 1-bit register for signal <rec_addr<7>>.
    Found 1-bit register for signal <rec_addr<6>>.
    Found 1-bit register for signal <rec_addr<5>>.
    Found 1-bit register for signal <rec_addr<4>>.
    Found 1-bit register for signal <rec_addr<3>>.
    Found 1-bit register for signal <rec_addr<2>>.
    Found 1-bit register for signal <rec_addr<1>>.
    Found 1-bit register for signal <rec_addr<0>>.
    Found 1-bit register for signal <rec_buf_wr>.
    Found 1-bit register for signal <rec_crc<15>>.
    Found 1-bit register for signal <rec_crc<14>>.
    Found 1-bit register for signal <rec_crc<13>>.
    Found 1-bit register for signal <rec_crc<12>>.
    Found 1-bit register for signal <rec_crc<11>>.
    Found 1-bit register for signal <rec_crc<10>>.
    Found 1-bit register for signal <rec_crc<9>>.
    Found 1-bit register for signal <rec_crc<8>>.
    Found 1-bit register for signal <rec_crc<7>>.
    Found 1-bit register for signal <rec_crc<6>>.
    Found 1-bit register for signal <rec_crc<5>>.
    Found 1-bit register for signal <rec_crc<4>>.
    Found 1-bit register for signal <rec_crc<3>>.
    Found 1-bit register for signal <rec_crc<2>>.
    Found 1-bit register for signal <rec_crc<1>>.
    Found 1-bit register for signal <rec_crc<0>>.
    Found 1-bit register for signal <tx_req>.
    Found 1-bit register for signal <cmd_rest>.
    Found 1-bit register for signal <rsp_fifo_rd>.
    Found finite state machine <FSM_1> for signal <bus_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | bus_clk (rising_edge)                          |
    | Reset              | cmd_rest (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <cmd_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 55                                             |
    | Inputs             | 17                                             |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <rec_addr[15]_GND_23_o_add_52_OUT> created at line 208.
    Found 8-bit adder for signal <len_count[7]_GND_23_o_add_83_OUT> created at line 292.
    Found 8-bit adder for signal <cmd_rest_count[7]_GND_23_o_add_97_OUT> created at line 324.
    Found 3-bit adder for signal <wait_count[2]_GND_23_o_add_139_OUT> created at line 424.
    Found 8-bit comparator equal for signal <len_count[7]_addr_len[7]_equal_51_o> created at line 199
    Found 16-bit comparator equal for signal <rec_crc[15]_loc_crc_reg[15]_equal_64_o> created at line 233
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  72 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <spi_cmd_process> synthesized.

Synthesizing Unit <crc16_d8>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\spi_if\crc16_d8.v".
    Found 16-bit register for signal <c>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <crc16_d8> synthesized.

Synthesizing Unit <cmd_buffer>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\spi_if\cmd_buffer.v".
        PAYLOAD_DATA_WIDTH = 32
    Found 1-bit register for signal <buffer_write>.
    Found 1-bit register for signal <write_entry>.
    Found 1-bit register for signal <entry_written_tgl>.
    Found 1-bit register for signal <entry_read_tgl_d1>.
    Found 1-bit register for signal <entry_read_tgl_d2>.
    Found 1-bit register for signal <entry_read>.
    Found 1-bit register for signal <buffer_write_reg>.
    Found 1-bit register for signal <buf_out_valid>.
    Found 1-bit register for signal <entry_read_tgl>.
    Found 1-bit register for signal <buf_out_entry>.
    Found 1-bit register for signal <entry_written_tgl_d1>.
    Found 1-bit register for signal <entry_written_tgl_d2>.
    Found 1-bit register for signal <entry_written>.
    Found 2-bit register for signal <write_level>.
    Found 2-bit register for signal <read_level>.
    Found 2-bit register for signal <write_buffer_state>.
    Found 32-bit register for signal <buffer_writedata>.
    Found 32-bit register for signal <buffer_writedata_reg>.
    Found 32-bit register for signal <buf_out_data>.
    Found 9-bit register for signal <buffer_write_address>.
    Found 3-bit register for signal <buf_out_state>.
    Found 8-bit register for signal <buf_out_count>.
    Found 8-bit register for signal <buffer_read_offset>.
    Found 8-bit register for signal <write_offset>.
    Found finite state machine <FSM_2> for signal <write_buffer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | buf_in_clk (rising_edge)                       |
    | Reset              | buf_rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <buf_out_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | buf_out_clk (rising_edge)                      |
    | Reset              | buf_rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <read_level[1]_GND_26_o_sub_46_OUT> created at line 241.
    Found 8-bit adder for signal <write_offset[7]_GND_26_o_add_13_OUT> created at line 107.
    Found 2-bit adder for signal <write_level[1]_GND_26_o_add_16_OUT> created at line 118.
    Found 1-bit adder for signal <write_entry[0]_PWR_15_o_add_18_OUT<0>> created at line 123.
    Found 9-bit adder for signal <buffer_write_baseadd[8]_GND_26_o_add_33_OUT> created at line 148.
    Found 2-bit adder for signal <read_level[1]_GND_26_o_add_37_OUT> created at line 212.
    Found 9-bit adder for signal <_n0203> created at line 240.
    Found 8-bit adder for signal <buffer_read_offset[7]_GND_26_o_add_46_OUT> created at line 248.
    Found 1-bit adder for signal <buf_out_entry[0]_PWR_15_o_add_53_OUT<0>> created at line 265.
    Found 9-bit adder for signal <buffer_read_address> created at line 275.
    Found 2-bit subtractor for signal <GND_26_o_GND_26_o_sub_3_OUT<1:0>> created at line 84.
    Found 1-bit 3-to-1 multiplexer for signal <write_buffer_state[1]_GND_26_o_Mux_23_o> created at line 93.
    Found 32-bit 3-to-1 multiplexer for signal <write_buffer_state[1]_GND_26_o_wide_mux_24_OUT> created at line 93.
    Found 1-bit comparator not equal for signal <n0000> created at line 81
    Found 2-bit comparator greater for signal <GND_26_o_write_level[1]_LessThan_2_o> created at line 83
    Found 1-bit comparator not equal for signal <n0046> created at line 209
    Found 9-bit comparator equal for signal <GND_26_o_GND_26_o_equal_45_o> created at line 240
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <cmd_buffer> synthesized.

Synthesizing Unit <cbus_demux>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ebi\cbus_demux.v".
        PBUS_ADDR_WIDTH = 16
        PBUS_DATA_WIDTH = 8
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        DEMUX_ADDR_WIDTH = 4
        BASE_ADDR_CPU = 4'b0000
        BASE_ADDR_FILTER = 4'b0001
        BASE_ADDR_DESCRAM = 4'b0010
        BASE_ADDR_CHACHA = 4'b0011
        BASE_ADDR_CAMMS = 4'b0100
        BASE_ADDR_PSI = 4'b0101
        BASE_ADDR_TDES = 4'b0110
    Found 4-bit register for signal <cbus_addr_1dly>.
    Found 4-bit register for signal <cbus_addr_2dly>.
    Found 4-bit register for signal <cbus_addr_3dly>.
    Found 4-bit register for signal <cbus_addr_4dly>.
    Found 4-bit register for signal <cbus_addr_5dly>.
    Found 12-bit register for signal <cpu_cbus_addr>.
    Found 12-bit register for signal <filter_cbus_addr>.
    Found 12-bit register for signal <descram_cbus_addr>.
    Found 12-bit register for signal <chacha_cbus_addr>.
    Found 12-bit register for signal <camms_cbus_addr>.
    Found 12-bit register for signal <psi_cbus_addr>.
    Found 12-bit register for signal <tdes_cbus_addr>.
    Found 8-bit register for signal <cpu_cbus_wdata>.
    Found 8-bit register for signal <filter_cbus_wdata>.
    Found 8-bit register for signal <descram_cbus_wdata>.
    Found 8-bit register for signal <chacha_cbus_wdata>.
    Found 8-bit register for signal <camms_cbus_wdata>.
    Found 8-bit register for signal <psi_cbus_wdata>.
    Found 8-bit register for signal <tdes_cbus_wdata>.
    Found 8-bit register for signal <cbus_rdata>.
    Found 5-bit register for signal <cbus_oe_dly>.
    Found 1-bit register for signal <cpu_cbus_we>.
    Found 1-bit register for signal <cpu_cbus_oe>.
    Found 1-bit register for signal <filter_cbus_we>.
    Found 1-bit register for signal <filter_cbus_oe>.
    Found 1-bit register for signal <descram_cbus_we>.
    Found 1-bit register for signal <descram_cbus_oe>.
    Found 1-bit register for signal <chacha_cbus_we>.
    Found 1-bit register for signal <chacha_cbus_oe>.
    Found 1-bit register for signal <camms_cbus_we>.
    Found 1-bit register for signal <camms_cbus_oe>.
    Found 1-bit register for signal <psi_cbus_we>.
    Found 1-bit register for signal <psi_cbus_oe>.
    Found 1-bit register for signal <tdes_cbus_we>.
    Found 1-bit register for signal <tdes_cbus_oe>.
    Summary:
	inferred 187 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <cbus_demux> synthesized.

Synthesizing Unit <cpu_if>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ebi\cpu_if.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        TOTAL_CHN_NUM = 3
        BOARD_TYPE = 8'b00000001
        FPGA_VERSION = 8'b00010000
        ADDR_BOARD_TYPE = 12'b000000000000
        ADDR_FPGA_VERSION = 12'b000000000001
        ADDR_SPI_TEST = 12'b000000000010
        ADDR_TS_TEST_MODE = 12'b000000000011
        ADDR_CHACHA_ENA = 12'b001000000001
        ADDR_ALL_PID_CFG1 = 12'b001100000000
        ADDR_ALL_PID_CFG2 = 12'b001100000001
        ADDR_ALL_PID_CFG3 = 12'b001100000010
        ADDR_ALL_PID_CFG4 = 12'b001100000011
    Found 12-bit register for signal <cbus_addr_1dly>.
    Found 12-bit register for signal <cbus_addr_2dly>.
    Found 12-bit register for signal <cbus_addr_3dly>.
    Found 8-bit register for signal <spi_test>.
    Found 8-bit register for signal <cbus_rdata>.
    Found 4-bit register for signal <all_pid_cfg_b>.
    Found 1-bit register for signal <cbus_oe_2dly>.
    Found 1-bit register for signal <cbus_oe_3dly>.
    Found 1-bit register for signal <test_mode>.
    Found 1-bit register for signal <chacha_enable>.
    Found 1-bit register for signal <cbus_oe_1dly>.
    Summary:
	inferred  61 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <cpu_if> synthesized.

Synthesizing Unit <ts_mux>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ts_mux.v".
        TOTAL_CHN_NUM = 3
        ST_WIDTH = 3
        ST_IDLE = 3'b001
        ST_START = 3'b010
        ST_END = 3'b100
    Found 8-bit register for signal <tsmux_data>.
    Found 3-bit register for signal <ts_pkt_ack>.
    Found 3-bit register for signal <st_curr>.
    Found 1-bit register for signal <rr_start>.
    Found 1-bit register for signal <tsmux_valid>.
    Found 1-bit register for signal <tsmux_sop>.
    Found 1-bit register for signal <tsmux_eop>.
    Found finite state machine <FSM_4> for signal <st_curr>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ts_mux> synthesized.

Synthesizing Unit <round_robin_arbiter>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\round_robin_arbiter.v".
        CHN_NUM = 3
    Found 3-bit register for signal <mask>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <round_robin_arbiter> synthesized.

Synthesizing Unit <ser2par_1>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v".
        TUNER_INDEX = 0
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" line 508: Output port <full> of the instance <u0_asyncfifo_w32d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" line 508: Output port <empty> of the instance <u0_asyncfifo_w32d64> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <ts_head_cnt>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <byte_cnt>.
    Found 8-bit register for signal <ts_data>.
    Found 8-bit register for signal <word_cnt>.
    Found 10-bit register for signal <ram_waddr>.
    Found 10-bit register for signal <ram_start_addr>.
    Found 10-bit register for signal <ram_raddr>.
    Found 16-bit register for signal <fifo_din>.
    Found 1-bit register for signal <d_2dly>.
    Found 1-bit register for signal <sync_1dly>.
    Found 1-bit register for signal <sync_2dly>.
    Found 1-bit register for signal <valid_1dly>.
    Found 1-bit register for signal <valid_2dly>.
    Found 1-bit register for signal <is_ts_pkt>.
    Found 1-bit register for signal <valid_out_buf>.
    Found 1-bit register for signal <sync_out_buf>.
    Found 1-bit register for signal <ts_valid>.
    Found 1-bit register for signal <ts_sync>.
    Found 1-bit register for signal <ts_end>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <fifo_rden_1dly>.
    Found 1-bit register for signal <ts_o_valid>.
    Found 1-bit register for signal <ts_o_sop>.
    Found 1-bit register for signal <ts_o_eop>.
    Found 1-bit register for signal <ts_pkt_rdy>.
    Found 1-bit register for signal <d_1dly>.
    Found 8-bit register for signal <d_out_buf>.
    Found 3-bit adder for signal <ts_head_cnt[2]_GND_35_o_add_10_OUT> created at line 143.
    Found 3-bit adder for signal <bit_cnt[2]_GND_35_o_add_20_OUT> created at line 157.
    Found 8-bit adder for signal <byte_cnt[7]_GND_35_o_add_43_OUT> created at line 199.
    Found 10-bit adder for signal <ram_waddr[9]_GND_35_o_add_79_OUT> created at line 326.
    Found 8-bit adder for signal <word_cnt[7]_GND_35_o_add_101_OUT> created at line 406.
    Found 10-bit adder for signal <ram_raddr[9]_GND_35_o_add_109_OUT> created at line 422.
    Found 8-bit comparator greater for signal <GND_35_o_word_cnt[7]_LessThan_115_o> created at line 432
    Found 4-bit comparator greater for signal <GND_35_o_fifo_rd_cnt[3]_LessThan_134_o> created at line 486
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <ser2par_1> synthesized.

Synthesizing Unit <ser2par_2>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v".
        TUNER_INDEX = 1
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" line 508: Output port <full> of the instance <u0_asyncfifo_w32d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" line 508: Output port <empty> of the instance <u0_asyncfifo_w32d64> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <ts_head_cnt>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <byte_cnt>.
    Found 8-bit register for signal <ts_data>.
    Found 8-bit register for signal <word_cnt>.
    Found 10-bit register for signal <ram_waddr>.
    Found 10-bit register for signal <ram_start_addr>.
    Found 10-bit register for signal <ram_raddr>.
    Found 16-bit register for signal <fifo_din>.
    Found 1-bit register for signal <d_2dly>.
    Found 1-bit register for signal <sync_1dly>.
    Found 1-bit register for signal <sync_2dly>.
    Found 1-bit register for signal <valid_1dly>.
    Found 1-bit register for signal <valid_2dly>.
    Found 1-bit register for signal <is_ts_pkt>.
    Found 1-bit register for signal <valid_out_buf>.
    Found 1-bit register for signal <sync_out_buf>.
    Found 1-bit register for signal <ts_valid>.
    Found 1-bit register for signal <ts_sync>.
    Found 1-bit register for signal <ts_end>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <fifo_rden_1dly>.
    Found 1-bit register for signal <ts_o_valid>.
    Found 1-bit register for signal <ts_o_sop>.
    Found 1-bit register for signal <ts_o_eop>.
    Found 1-bit register for signal <ts_pkt_rdy>.
    Found 1-bit register for signal <d_1dly>.
    Found 8-bit register for signal <d_out_buf>.
    Found 3-bit adder for signal <ts_head_cnt[2]_GND_38_o_add_10_OUT> created at line 143.
    Found 3-bit adder for signal <bit_cnt[2]_GND_38_o_add_20_OUT> created at line 157.
    Found 8-bit adder for signal <byte_cnt[7]_GND_38_o_add_43_OUT> created at line 199.
    Found 10-bit adder for signal <ram_waddr[9]_GND_38_o_add_79_OUT> created at line 326.
    Found 8-bit adder for signal <word_cnt[7]_GND_38_o_add_101_OUT> created at line 406.
    Found 10-bit adder for signal <ram_raddr[9]_GND_38_o_add_109_OUT> created at line 422.
    Found 8-bit comparator greater for signal <GND_38_o_word_cnt[7]_LessThan_115_o> created at line 432
    Found 4-bit comparator greater for signal <GND_38_o_fifo_rd_cnt[3]_LessThan_134_o> created at line 486
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <ser2par_2> synthesized.

Synthesizing Unit <ser2par_3>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v".
        TUNER_INDEX = 2
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" line 508: Output port <full> of the instance <u0_asyncfifo_w32d64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ser2par.v" line 508: Output port <empty> of the instance <u0_asyncfifo_w32d64> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <ts_head_cnt>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <byte_cnt>.
    Found 8-bit register for signal <ts_data>.
    Found 8-bit register for signal <word_cnt>.
    Found 10-bit register for signal <ram_waddr>.
    Found 10-bit register for signal <ram_start_addr>.
    Found 10-bit register for signal <ram_raddr>.
    Found 16-bit register for signal <fifo_din>.
    Found 1-bit register for signal <d_2dly>.
    Found 1-bit register for signal <sync_1dly>.
    Found 1-bit register for signal <sync_2dly>.
    Found 1-bit register for signal <valid_1dly>.
    Found 1-bit register for signal <valid_2dly>.
    Found 1-bit register for signal <is_ts_pkt>.
    Found 1-bit register for signal <valid_out_buf>.
    Found 1-bit register for signal <sync_out_buf>.
    Found 1-bit register for signal <ts_valid>.
    Found 1-bit register for signal <ts_sync>.
    Found 1-bit register for signal <ts_end>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <fifo_rden_1dly>.
    Found 1-bit register for signal <ts_o_valid>.
    Found 1-bit register for signal <ts_o_sop>.
    Found 1-bit register for signal <ts_o_eop>.
    Found 1-bit register for signal <ts_pkt_rdy>.
    Found 1-bit register for signal <d_1dly>.
    Found 8-bit register for signal <d_out_buf>.
    Found 3-bit adder for signal <ts_head_cnt[2]_GND_39_o_add_10_OUT> created at line 143.
    Found 3-bit adder for signal <bit_cnt[2]_GND_39_o_add_20_OUT> created at line 157.
    Found 8-bit adder for signal <byte_cnt[7]_GND_39_o_add_43_OUT> created at line 199.
    Found 10-bit adder for signal <ram_waddr[9]_GND_39_o_add_79_OUT> created at line 326.
    Found 8-bit adder for signal <word_cnt[7]_GND_39_o_add_101_OUT> created at line 406.
    Found 10-bit adder for signal <ram_raddr[9]_GND_39_o_add_109_OUT> created at line 422.
    Found 8-bit comparator greater for signal <GND_39_o_word_cnt[7]_LessThan_115_o> created at line 432
    Found 4-bit comparator greater for signal <GND_39_o_fifo_rd_cnt[3]_LessThan_134_o> created at line 486
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <ser2par_3> synthesized.

Synthesizing Unit <ts_filter>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\ts_filter.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        TOTAL_CHN_NUM = 3
        PIDRAM_DEPTH_BIT = 7
        PIDRAM_DATA_WIDTH = 21
    Found 1-bit register for signal <cbus_oe_1dly>.
    Found 1-bit register for signal <cbus_oe_2dly>.
    Found 1-bit register for signal <cbus_oe_3dly>.
    Found 1-bit register for signal <pid_ram_wren>.
    Found 12-bit register for signal <cbus_addr_1dly>.
    Found 12-bit register for signal <cbus_addr_2dly>.
    Found 5-bit register for signal <cbus_addr_3dly>.
    Found 21-bit register for signal <pid_ram_din>.
    Found 8-bit register for signal <cbus_rdata>.
    Found 7-bit register for signal <pid_ram_waddr>.
    Found 3-bit register for signal <all_pid_cfg_1dly>.
    Found 3-bit register for signal <all_pid_cfg_2dly>.
    Found 8-bit 4-to-1 multiplexer for signal <cbus_addr_3dly[1]_GND_41_o_wide_mux_18_OUT> created at line 173.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ts_filter> synthesized.

Synthesizing Unit <filter_ctrl>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ts_pro\filter_ctrl.v".
        PIDRAM_DEPTH_BIT = 7
        PIDRAM_DATA_WIDTH = 21
        TOTAL_CHN_NUM = 3
        ST_WIDTH = 3
        ST_IDLE = 3'b001
        ST_PID_SEARCH = 3'b010
        ST_SEARCH_END = 3'b100
    Found 2-bit register for signal <tuner_index>.
    Found 2-bit register for signal <pid_match_type>.
    Found 13-bit register for signal <ts_pid>.
    Found 8-bit register for signal <search_cnt>.
    Found 8-bit register for signal <word_cnt>.
    Found 7-bit register for signal <pid_match_index>.
    Found 4-bit register for signal <chacha_except_idx>.
    Found 3-bit register for signal <st_curr>.
    Found 1-bit register for signal <null_packet>.
    Found 1-bit register for signal <ts_eop_1dly>.
    Found 1-bit register for signal <ts_eop_2dly>.
    Found 1-bit register for signal <s_flag>.
    Found finite state machine <FSM_5> for signal <pid_match_type>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <st_curr>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <word_cnt[7]_GND_44_o_add_5_OUT> created at line 108.
    Found 8-bit adder for signal <search_cnt[7]_GND_44_o_add_43_OUT> created at line 229.
    Found 7-bit subtractor for signal <pid_index_buf<6:0>> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <tuner_index[1]_X_38_o_Mux_50_o> created at line 247.
    Found 8-bit comparator greater for signal <GND_44_o_word_cnt[7]_LessThan_5_o> created at line 106
    Found 8-bit comparator greater for signal <search_cnt[7]_PWR_31_o_LessThan_32_o> created at line 194
    Found 8-bit comparator greater for signal <GND_44_o_search_cnt[7]_LessThan_49_o> created at line 245
    Found 2-bit comparator equal for signal <tuner_index[1]_ram_tuner_index[1]_equal_61_o> created at line 269
    Found 13-bit comparator equal for signal <ts_pid[12]_ram_pid[12]_equal_62_o> created at line 269
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <filter_ctrl> synthesized.

Synthesizing Unit <ts_descramble>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 223: Output port <sreg_kv2> of the instance <u0_dsc3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 239: Output port <nrst> of the instance <u0_descramble_ctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 239: Output port <t_stidle> of the instance <u0_descramble_ctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 298: Output port <fadd> of the instance <u0_sfifo_if_3Tuner> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 298: Output port <sloe> of the instance <u0_sfifo_if_3Tuner> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 298: Output port <slrd> of the instance <u0_sfifo_if_3Tuner> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\ts_descramble.v" line 298: Output port <mrxdv> of the instance <u0_sfifo_if_3Tuner> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cbus_oe_1dly>.
    Found 1-bit register for signal <cbus_oe_2dly>.
    Found 1-bit register for signal <cbus_oe_3dly>.
    Found 1-bit register for signal <cbus_addr_3dly<11>>.
    Found 1-bit register for signal <cw_ram_wren>.
    Found 8-bit register for signal <cw_ram_din>.
    Found 8-bit register for signal <cbus_rdata>.
    Found 11-bit register for signal <cw_ram_waddr>.
    Found 12-bit register for signal <cbus_addr_1dly>.
    Found 12-bit register for signal <cbus_addr_2dly>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ts_descramble> synthesized.

Synthesizing Unit <dsc3>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v".
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" line 44: Output port <b_end> of the instance <u0_b_cipher> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" line 55: Output port <cb_valid> of the instance <u0_stream_cipher> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" line 55: Output port <sb_ld> of the instance <u0_stream_cipher> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" line 55: Output port <sc_init> of the instance <u0_stream_cipher> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" line 66: Output port <sreg_k> of the instance <u0_sreg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\descramble\dsc3.v" line 66: Output port <sreg_l> of the instance <u0_sreg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dsc3> synthesized.

Synthesizing Unit <b_cipher>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\b_cipher.v".
    Summary:
	no macro.
Unit <b_cipher> synthesized.

Synthesizing Unit <block_decipher>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\block_decipher.v".
    Found 64-bit register for signal <r>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <block_decipher> synthesized.

Synthesizing Unit <key_schedule>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\key_schedule.v".
    Found 6-bit register for signal <ni>.
    Found 1-bit register for signal <block_end>.
    Found 64-bit register for signal <kb>.
    Found 6-bit subtractor for signal <GND_51_o_GND_51_o_sub_18_OUT<5:0>> created at line 138.
    Found 64-bit 8-to-1 multiplexer for signal <ldkey_cnt[0]_kb[1]_wide_mux_6_OUT> created at line 39.
    Found 8-bit 8-to-1 multiplexer for signal <kv> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <key_schedule> synthesized.

Synthesizing Unit <stream_cipher>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\stream_cipher.v".
    Found 8-bit register for signal <cb>.
    Found 1-bit register for signal <cb_valid>.
    Found 40-bit register for signal <a>.
    Found 40-bit register for signal <b>.
    Found 4-bit register for signal <x>.
    Found 4-bit register for signal <y>.
    Found 4-bit register for signal <z>.
    Found 4-bit register for signal <d>.
    Found 4-bit register for signal <e>.
    Found 4-bit register for signal <f>.
    Found 1-bit register for signal <p>.
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <r>.
    Found 1-bit register for signal <init>.
    Found 6-bit register for signal <step_cnt>.
    Found 1-bit register for signal <init_d>.
    Found 5-bit adder for signal <n0283> created at line 105.
    Found 5-bit adder for signal <BUS_0001_GND_52_o_add_21_OUT> created at line 105.
    Found 6-bit adder for signal <step_cnt[1]_GND_52_o_add_128_OUT> created at line 215.
    Found 32x2-bit Read Only RAM for signal <s1>
    Found 32x2-bit Read Only RAM for signal <s2>
    Found 32x2-bit Read Only RAM for signal <s3>
    Found 32x2-bit Read Only RAM for signal <s4>
    Found 32x2-bit Read Only RAM for signal <s5>
    Found 32x2-bit Read Only RAM for signal <s6>
    Found 32x2-bit Read Only RAM for signal <_n0582>
    Found 8-bit 4-to-1 multiplexer for signal <step_cnt[5]_cb[0]_wide_mux_13_OUT> created at line 73.
    Summary:
	inferred   7 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 124 D-type flip-flop(s).
	inferred  85 Multiplexer(s).
Unit <stream_cipher> synthesized.

Synthesizing Unit <sreg>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\sreg.v".
        IDLE = 4'b0001
        LKEY = 4'b0010
        WORK = 4'b0100
        RESD = 4'b1000
    Found 3-bit register for signal <lkey_cnt>.
    Found 1-bit register for signal <lkey_end>.
    Found 1-bit register for signal <kvd1>.
    Found 8-bit register for signal <k>.
    Found 3-bit register for signal <l>.
    Found 8-bit register for signal <sbreg>.
    Found 64-bit register for signal <r1>.
    Found 1-bit register for signal <st_work_d>.
    Found 64-bit register for signal <r2>.
    Found 4-bit register for signal <sreg_state>.
    Found finite state machine <FSM_7> for signal <sreg_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nrst (negative)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <lkey_cntm> created at line 89.
    Found 8-bit adder for signal <p[0]_GND_53_o_add_25_OUT> created at line 142.
    Found 8-bit adder for signal <k[0]_GND_53_o_add_44_OUT> created at line 181.
    Found 3-bit adder for signal <l[0]_GND_53_o_add_47_OUT> created at line 185.
    Found 8-bit comparator equal for signal <k[0]_p[0]_equal_20_o> created at line 130
    Found 8-bit comparator equal for signal <k[0]_p[0]_equal_27_o> created at line 142
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sreg> synthesized.

Synthesizing Unit <descramble_ctl>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\descramble_ctl.v".
        IDLE = 6'b000001
        GET_HD = 6'b000010
        GET_ALEN = 6'b000100
        GET_AP = 6'b001000
        GET_SB = 6'b010000
        GET_DB = 6'b100000
WARNING:Xst:647 - Input <pci_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sreg_kv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sreg_kv3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <startpkt>.
    Found 1-bit register for signal <err_bit>.
    Found 1-bit register for signal <cw_odd>.
    Found 8-bit register for signal <p_cnt>.
    Found 1-bit register for signal <st>.
    Found 8-bit register for signal <alen>.
    Found 12-bit register for signal <pid_i_1dly>.
    Found 1-bit register for signal <radd<8>>.
    Found 1-bit register for signal <dbwadd<8>>.
    Found 7-bit register for signal <pid_idx>.
    Found 1-bit register for signal <pid_ds>.
    Found 4-bit register for signal <except_idx>.
    Found 3-bit register for signal <radd_cnt>.
    Found 1-bit register for signal <radd<7>>.
    Found 1-bit register for signal <radd<6>>.
    Found 1-bit register for signal <radd<5>>.
    Found 1-bit register for signal <radd<4>>.
    Found 1-bit register for signal <radd<3>>.
    Found 1-bit register for signal <radd<2>>.
    Found 1-bit register for signal <radd<1>>.
    Found 1-bit register for signal <radd<0>>.
    Found 1-bit register for signal <dbwadd<7>>.
    Found 1-bit register for signal <dbwadd<6>>.
    Found 1-bit register for signal <dbwadd<5>>.
    Found 1-bit register for signal <dbwadd<4>>.
    Found 1-bit register for signal <dbwadd<3>>.
    Found 1-bit register for signal <dbwadd<2>>.
    Found 1-bit register for signal <dbwadd<1>>.
    Found 1-bit register for signal <dbwadd<0>>.
    Found 6-bit register for signal <ds_state>.
    Found finite state machine <FSM_8> for signal <ds_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 11                                             |
    | Clock              | pci_clk2 (rising_edge)                         |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <r_data[7]_GND_54_o_add_42_OUT> created at line 199.
    Found 3-bit adder for signal <radd_cnt[2]_GND_54_o_add_88_OUT> created at line 264.
    Found 8-bit adder for signal <radd[7]_GND_54_o_add_95_OUT> created at line 276.
    Found 8-bit adder for signal <dbwadd[7]_GND_54_o_add_99_OUT> created at line 288.
    Found 8-bit subtractor for signal <GND_54_o_GND_54_o_sub_44_OUT<7:0>> created at line 200.
    Found 8-bit comparator greater for signal <PWR_42_o_alen[7]_LessThan_48_o> created at line 206
    Found 8-bit comparator equal for signal <radd[7]_alen[7]_equal_49_o> created at line 210
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <descramble_ctl> synthesized.

Synthesizing Unit <sfifo_if_3Tuner>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\descramble\sfifo_if_3Tuner.v".
WARNING:Xst:647 - Input <flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sel_scram>.
    Found 1-bit register for signal <lpid_fd>.
    Found 1-bit register for signal <lend_p>.
    Found 2-bit register for signal <cur_scram>.
    Found 1-bit register for signal <lbuffer_h>.
    Found 12-bit register for signal <lpid_i>.
    Found 1-bit register for signal <slwr_i>.
    Found 1-bit register for signal <pktend>.
    Found 1-bit register for signal <pktstart>.
    Found 12-bit register for signal <pid_idx>.
    Found 1-bit register for signal <end_p_d>.
    Found 9-bit register for signal <radd>.
    Found 1-bit register for signal <d_rdy>.
    Found 1-bit register for signal <tmp1>.
    Found 8-bit adder for signal <radd[7]_GND_56_o_add_41_OUT> created at line 174.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <sfifo_if_3Tuner> synthesized.

Synthesizing Unit <pkt_eypt>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\par\pkt_encypt.v".
        PKTBIT = 7
        INDEXBIT = 7
WARNING:Xst:647 - Input <ts_i_index> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ts_i_sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pid_index> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 7-bit register for signal <eyptram_wdata>.
    Found 1-bit register for signal <eyptram_wren>.
    Found 1-bit register for signal <pkt_encypt_flag>.
    Found 7-bit adder for signal <eyptram_rdata[6]_GND_57_o_add_13_OUT> created at line 84.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pkt_eypt> synthesized.

Synthesizing Unit <encrypt_pro>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        DATARAM_DEPTHBIT = 12
        INFO_FIFO_WIDTH = 44
        ST_WIDTH = 5
        ST_IDLE = 5'b00001
        ST_RD_INFO_FIFO = 5'b00010
        ST_PKT_HEAD = 5'b00100
        ST_TS_ENCRYPT = 5'b01000
        ST_END = 5'b10000
WARNING:Xst:647 - Input <ts_i_index<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" line 798: Output port <chacha_ts_ack> of the instance <u0_cc_encryption> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" line 856: Output port <full> of the instance <u0_info_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_pro.v" line 856: Output port <empty> of the instance <u0_info_fifo> is unconnected or connected to loadless signal.
    Register <ts_i_valid_1dly> equivalent to <datram_wren> has been removed
    Found 1-bit register for signal <buf_bp>.
    Found 8-bit register for signal <byte_cnt>.
    Found 8-bit register for signal <datram_wdata>.
    Found 8-bit register for signal <sc_byte_cnt>.
    Found 8-bit register for signal <ts_data>.
    Found 8-bit register for signal <ts_i_data_buf>.
    Found 8-bit register for signal <pkt_counter_ram_dina>.
    Found 12-bit register for signal <start_addr>.
    Found 12-bit register for signal <datram_waddr>.
    Found 12-bit register for signal <datram_raddr>.
    Found 2-bit register for signal <tuner_index>.
    Found 2-bit register for signal <pkt_type>.
    Found 4-bit register for signal <chacha_bypass_index>.
    Found 4-bit register for signal <chacha_bypass_counter>.
    Found 7-bit register for signal <pid_index>.
    Found 13-bit register for signal <ts_pid>.
    Found 44-bit register for signal <info_fifo_din>.
    Found 9-bit register for signal <keyram_waddr>.
    Found 10-bit register for signal <keyram_raddr>.
    Found 5-bit register for signal <st_curr>.
    Found 16-bit register for signal <chacha_bypass_match_bytemap>.
    Found 128-bit register for signal <keyb_buf>.
    Found 5-bit register for signal <chacha_scram_ctrl>.
    Found 1-bit register for signal <ts_i_sop_1dly>.
    Found 1-bit register for signal <descram_flag>.
    Found 1-bit register for signal <info_fifo_wren>.
    Found 1-bit register for signal <datram_wren>.
    Found 1-bit register for signal <ts_valid>.
    Found 1-bit register for signal <ts_eop>.
    Found 1-bit register for signal <ts_rdy>.
    Found 1-bit register for signal <chacha_bypass_match>.
    Found 1-bit register for signal <pkt_counter_ram_wea>.
    Found 1-bit register for signal <ts_chaha_req>.
    Found finite state machine <FSM_9> for signal <st_curr>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <byte_cnt[7]_GND_59_o_add_8_OUT> created at line 197.
    Found 12-bit adder for signal <datram_waddr[11]_GND_59_o_add_55_OUT> created at line 350.
    Found 12-bit adder for signal <datram_raddr[11]_GND_59_o_add_62_OUT> created at line 367.
    Found 9-bit adder for signal <keyram_waddr[8]_GND_59_o_add_69_OUT> created at line 383.
    Found 10-bit adder for signal <keyram_raddr[9]_GND_59_o_add_76_OUT> created at line 398.
    Found 10-bit adder for signal <keyram_raddr[9]_GND_59_o_add_79_OUT> created at line 402.
    Found 8-bit adder for signal <sc_byte_cnt[7]_GND_59_o_add_102_OUT> created at line 480.
    Found 4-bit subtractor for signal <match_byte_index_buf<3:0>> created at line 145.
    Found 8-bit subtractor for signal <GND_59_o_GND_59_o_sub_174_OUT<7:0>> created at line 727.
    Found 8-bit 4-to-1 multiplexer for signal <_n0438> created at line 499.
    Found 5-bit comparator lessequal for signal <PWR_48_o_info_fifo_data_cnt[4]_LessThan_2_o> created at line 171
    Found 8-bit comparator greater for signal <GND_59_o_sc_byte_cnt[7]_LessThan_78_o> created at line 400
    Found 8-bit comparator greater for signal <sc_byte_cnt[7]_PWR_48_o_LessThan_79_o> created at line 400
    Found 8-bit comparator greater for signal <GND_59_o_sc_byte_cnt[7]_LessThan_117_o> created at line 516
    Found 8-bit comparator greater for signal <sc_byte_cnt[7]_PWR_48_o_LessThan_118_o> created at line 516
    Found 8-bit comparator greater for signal <GND_59_o_sc_byte_cnt[7]_LessThan_129_o> created at line 538
    Found 5-bit comparator greater for signal <GND_59_o_info_fifo_data_cnt[4]_LessThan_134_o> created at line 570
    Found 8-bit comparator greater for signal <GND_59_o_byte_cnt[7]_LessThan_145_o> created at line 618
    Found 8-bit comparator greater for signal <byte_cnt[7]_GND_59_o_LessThan_146_o> created at line 618
    Found 8-bit comparator equal for signal <ts_i_data_buf[7]_chacha_bypass_data[7]_equal_149_o> created at line 620
    Found 8-bit comparator greater for signal <GND_59_o_pkt_counter_ram_doutb[7]_LessThan_173_o> created at line 724
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 339 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <encrypt_pro> synthesized.

Synthesizing Unit <cc_encryption>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\encrypt\cc_encryption.v".
        CONSTANT = 128'b01100001011100000111100001100101001100010010000001100100011011100111100101100010001011010011011001101011001000000110010101110100
        PRO_INTERVAL1 = 4
    Found 512-bit register for signal <B0>.
    Found 512-bit register for signal <s_r>.
    Found 1-bit register for signal <k_valid_r>.
    Found 24-bit register for signal <counter_r64>.
    Found 24-bit register for signal <key_counter>.
    Found 512-bit register for signal <s_r_buf>.
    Found 6-bit register for signal <k_val_cnt>.
    Found 4-bit register for signal <round_cnt>.
    Found 32-bit subtractor for signal <s_r41> created at line 194.
    Found 4-bit adder for signal <round_cnt[3]_GND_60_o_add_6_OUT> created at line 154.
    Found 32-bit adder for signal <s_r11> created at line 182.
    Found 32-bit adder for signal <s_r12> created at line 183.
    Found 32-bit adder for signal <s_r13> created at line 184.
    Found 32-bit adder for signal <s_r14> created at line 185.
    Found 32-bit adder for signal <s_r21> created at line 186.
    Found 32-bit adder for signal <s_r22> created at line 187.
    Found 32-bit adder for signal <s_r23> created at line 188.
    Found 32-bit adder for signal <s_r24> created at line 189.
    Found 32-bit adder for signal <s_r31> created at line 190.
    Found 32-bit adder for signal <s_r32> created at line 191.
    Found 32-bit adder for signal <s_r33> created at line 192.
    Found 32-bit adder for signal <s_r34> created at line 193.
    Found 32-bit adder for signal <r2_col1_new4[31]_GND_60_o_add_35_OUT> created at line 194.
    Found 32-bit adder for signal <s_r44> created at line 197.
    Found 24-bit adder for signal <counter_r64[23]_GND_60_o_add_56_OUT> created at line 243.
    Found 6-bit adder for signal <k_val_cnt[5]_GND_60_o_add_77_OUT> created at line 292.
    Found 4-bit comparator greater for signal <GND_60_o_round_cnt[3]_LessThan_4_o> created at line 146
    Found 6-bit comparator greater for signal <key_valid> created at line 297
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 1595 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <cc_encryption> synthesized.

Synthesizing Unit <plus_xor>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v".
        PRO_INTERVAL = 8
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 159: Output port <finish> of the instance <quarter_round1_col1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 174: Output port <finish> of the instance <quarter_round1_col2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 189: Output port <finish> of the instance <quarter_round1_col3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 204: Output port <finish> of the instance <quarter_round1_col4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 219: Output port <finish> of the instance <quarter_round2_col1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 234: Output port <finish> of the instance <quarter_round2_col2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 249: Output port <finish> of the instance <quarter_round2_col3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\encrypt\plus_xor.v" line 264: Output port <finish> of the instance <quarter_round2_col4> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <r1_finish_r>.
    Found 32-bit register for signal <r2_col1_new1>.
    Found 32-bit register for signal <r2_col1_new2>.
    Found 32-bit register for signal <r2_col1_new3>.
    Found 32-bit register for signal <r2_col1_new4>.
    Found 32-bit register for signal <r2_col2_new1>.
    Found 32-bit register for signal <r2_col2_new2>.
    Found 32-bit register for signal <r2_col2_new3>.
    Found 32-bit register for signal <r2_col2_new4>.
    Found 32-bit register for signal <r2_col3_new1>.
    Found 32-bit register for signal <r2_col3_new2>.
    Found 32-bit register for signal <r2_col3_new3>.
    Found 32-bit register for signal <r2_col3_new4>.
    Found 32-bit register for signal <r2_col4_new1>.
    Found 32-bit register for signal <r2_col4_new2>.
    Found 32-bit register for signal <r2_col4_new3>.
    Found 32-bit register for signal <r2_col4_new4>.
    Found 7-bit register for signal <counter>.
    Found 7-bit adder for signal <counter[6]_GND_61_o_add_5_OUT> created at line 295.
    Found 7-bit comparator greater for signal <n0001> created at line 289
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <plus_xor> synthesized.

Synthesizing Unit <quarter_round>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\encrypt\quarter_round.v".
        PRO_INTERVAL = 1
    Found 32-bit register for signal <out_a>.
    Found 32-bit register for signal <out_b>.
    Found 32-bit register for signal <out_c>.
    Found 32-bit register for signal <out_d>.
    Found 1-bit register for signal <finish>.
    Found 4-bit register for signal <counter>.
    Found 32-bit adder for signal <temp1_a> created at line 74.
    Found 32-bit adder for signal <temp1_c> created at line 77.
    Found 32-bit adder for signal <temp2_a> created at line 80.
    Found 32-bit adder for signal <temp2_c> created at line 83.
    Found 4-bit adder for signal <counter[3]_GND_62_o_add_12_OUT> created at line 101.
    Found 4-bit comparator lessequal for signal <n0009> created at line 95
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <quarter_round> synthesized.

Synthesizing Unit <encrypt_cfg>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\encrypt\encrypt_cfg.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
    Found 12-bit register for signal <cbus_addr_1dly>.
    Found 12-bit register for signal <cbus_addr_2dly>.
    Found 5-bit register for signal <cbus_addr_3dly>.
    Found 7-bit register for signal <tdprama_addra>.
    Found 7-bit register for signal <tdpramb_addra>.
    Found 8-bit register for signal <tdpram_dina>.
    Found 8-bit register for signal <cwram_dina>.
    Found 8-bit register for signal <cbus_rdata>.
    Found 11-bit register for signal <cwram_addra>.
    Found 1-bit register for signal <cbus_oe_2dly>.
    Found 1-bit register for signal <cbus_oe_3dly>.
    Found 1-bit register for signal <tdprama_wea>.
    Found 1-bit register for signal <tdpramb_wea>.
    Found 1-bit register for signal <cwram_wea>.
    Found 1-bit register for signal <cbus_oe_1dly>.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <encrypt_cfg> synthesized.

Synthesizing Unit <ca_message_rx>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        ADDR_CA_MESSAGE_START = 12'b000000000000
        ADDR_CA_MESSAGE_END = 12'b000010111111
WARNING:Xst:647 - Input <cbus_oe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" line 287: Output port <full> of the instance <u0_camms_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\ca_message_rx.v" line 287: Output port <empty> of the instance <u0_camms_fifo> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <byte_cnt>.
    Found 8-bit register for signal <word_cnt>.
    Found 10-bit register for signal <start_addr>.
    Found 10-bit register for signal <ram_raddr>.
    Found 10-bit register for signal <ram_waddr>.
    Found 16-bit register for signal <fifo_din>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <fifo_rden_1dly>.
    Found 1-bit register for signal <ts_valid>.
    Found 1-bit register for signal <ts_eop>.
    Found 1-bit register for signal <ts_rdy>.
    Found 10-bit adder for signal <ram_waddr[9]_GND_71_o_add_3_OUT> created at line 97.
    Found 8-bit adder for signal <byte_cnt[7]_GND_71_o_add_12_OUT> created at line 118.
    Found 8-bit adder for signal <word_cnt[7]_GND_71_o_add_35_OUT> created at line 189.
    Found 10-bit adder for signal <ram_raddr[9]_GND_71_o_add_43_OUT> created at line 205.
    Found 8-bit comparator greater for signal <GND_71_o_word_cnt[7]_LessThan_49_o> created at line 215
    Found 4-bit comparator greater for signal <GND_71_o_fifo_data_cnt[3]_LessThan_55_o> created at line 265
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <ca_message_rx> synthesized.

Synthesizing Unit <pktmux_slfifo>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v".
        TOTAL_CHN_NUM = 2
        ST_WIDTH = 3
        ST_IDLE = 3'b001
        ST_START = 3'b010
        ST_END = 3'b100
    Set property "KEEP = TRUE" for signal <pkt_valid>.
    Set property "KEEP = TRUE" for signal <pkt_end>.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" line 300: Output port <full> of the instance <fifo_8k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" line 300: Output port <empty> of the instance <fifo_8k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\pktmux_slfifo.v" line 300: Output port <prog_full> of the instance <fifo_8k> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sl_wr>.
    Found 2-bit register for signal <ts_pkt_ack>.
    Found 8-bit register for signal <fifo_din>.
    Found 3-bit register for signal <div_cnt>.
    Found 3-bit register for signal <st_curr>.
    Found 1-bit register for signal <rr_start>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <fifo_ok>.
    Found 1-bit register for signal <fifo_alempty_1syn>.
    Found 1-bit register for signal <fifo_alempty_2syn>.
    Found 1-bit register for signal <fifo_alfull_1syn>.
    Found 1-bit register for signal <fifo_alfull_2syn>.
    Found finite state machine <FSM_10> for signal <st_curr>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <div_cnt[2]_GND_74_o_add_29_OUT> created at line 286.
    WARNING:Xst:2404 -  FFs/Latches <sl_pkt_end<0:0>> (without init value) have a constant value of 1 in block <pktmux_slfifo>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pktmux_slfifo> synthesized.

Synthesizing Unit <round_robin_arbiter2>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\slfifo_inf\round_robin_arbiter2.v".
        CHN_NUM = 2
    Found 2-bit register for signal <mask>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <round_robin_arbiter2> synthesized.

Synthesizing Unit <security_module>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\security_module.v".
        CBUS_ADDR_WIDTH = 12
        CBUS_DATA_WIDTH = 8
        ADDR_TDES_ENABLE = 12'b000000000000
        ADDR_TDES_RESET = 12'b000000000001
        ADDR_TDES_CTRL = 12'b000000001111
        ADDR_TDES_CW = 12'b00000001xxxx
        ADDR_TDES_DCK_SET_SEL = 12'b000000101111
        ADDR_TDES_DSK_MASK = 12'b00000011xxxx
        ADDR_TDES_DCK = 12'b00000100xxxx
        ADDR_TDES_RESULT = 12'b00010000xxxx
        ADDR_DCK_RESULT = 12'b00010001xxxx
        ST_WIDTH = 6
        ST_IDLE = 6'b000001
        ST_LOAD_CW = 6'b000010
        ST_LOAD_DSK = 6'b000100
        ST_TDES_START = 6'b001000
        ST_TDES_PRO = 6'b010000
        ST_TDES_RESULT = 6'b100000
    Found 12-bit register for signal <cbus_addr_1dly>.
    Found 12-bit register for signal <cbus_addr_2dly>.
    Found 12-bit register for signal <cbus_addr_3dly>.
    Found 7-bit register for signal <tdes_pid_index>.
    Found 8-bit register for signal <cbus_rdata>.
    Found 8-bit register for signal <tdpram_dina>.
    Found 8-bit register for signal <otpram_dina>.
    Found 8-bit register for signal <tdes_result>.
    Found 128-bit register for signal <tdes_data_result>.
    Found 5-bit register for signal <tdpram_addra>.
    Found 5-bit register for signal <tdpram_addrb>.
    Found 5-bit register for signal <dckram_waddr>.
    Found 9-bit register for signal <otpram_addra>.
    Found 9-bit register for signal <otpram_addrb>.
    Found 6-bit register for signal <byte_addr>.
    Found 64-bit register for signal <tdes_outdata_buf>.
    Found 11-bit register for signal <tdes_chacha_waddr>.
    Found 11-bit register for signal <tdes_descram_waddr>.
    Found 6-bit register for signal <st_curr>.
    Found 1-bit register for signal <cbus_oe_2dly>.
    Found 1-bit register for signal <cbus_oe_3dly>.
    Found 1-bit register for signal <tdes_enable>.
    Found 1-bit register for signal <tdes_reset>.
    Found 1-bit register for signal <tdes_set_mode>.
    Found 1-bit register for signal <tdes_dck_set_sel>.
    Found 1-bit register for signal <tdpram_wea>.
    Found 1-bit register for signal <otpram_wea>.
    Found 1-bit register for signal <dck_cfg_finished>.
    Found 1-bit register for signal <cw_cfg_finished>.
    Found 1-bit register for signal <dck_state>.
    Found 1-bit register for signal <tdes_num>.
    Found 1-bit register for signal <tdes_start>.
    Found 1-bit register for signal <dckram_wren>.
    Found 1-bit register for signal <tdes_chacha_wren>.
    Found 1-bit register for signal <tdes_descram_wren>.
    Found 1-bit register for signal <cbus_oe_1dly>.
    Found 128-bit register for signal <cw_key>.
    Found 128-bit register for signal <dsk_key>.
    Found 128-bit register for signal <dck1_key>.
    Found 128-bit register for signal <dck_key>.
    Found 64-bit register for signal <key1>.
    Found 64-bit register for signal <key2>.
    Found 64-bit register for signal <tdes_indata>.
    Found finite state machine <FSM_11> for signal <st_curr>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <byte_addr[5]_GND_79_o_add_123_OUT> created at line 551.
    Found 8-bit 16-to-1 multiplexer for signal <cbus_addr_3dly[3]_cw_key[7]_wide_mux_26_OUT> created at line 231.
    Found 8-bit 16-to-1 multiplexer for signal <cbus_addr_3dly[3]_tdes_data_result[7]_wide_mux_27_OUT> created at line 262.
    Found 8-bit 16-to-1 multiplexer for signal <cbus_addr_3dly[3]_dck_key[7]_wide_mux_28_OUT> created at line 284.
    Found 8-bit 8-to-1 multiplexer for signal <_n0382> created at line 797.
    Found 6-bit comparator greater for signal <GND_79_o_byte_addr[5]_LessThan_87_o> created at line 442
    Found 6-bit comparator greater for signal <byte_addr[5]_GND_79_o_LessThan_88_o> created at line 442
    Found 6-bit comparator lessequal for signal <GND_79_o_byte_addr[5]_LessThan_89_o> created at line 446
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 1049 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <security_module> synthesized.

Synthesizing Unit <TDES_Top>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\tdes_top.v".
        IDLE = 4'b0000
        DE_ST1 = 4'b0001
        DE_DE1 = 4'b0010
        DE_OUT1 = 4'b0011
        DE_ST2 = 4'b0100
        DE_EN = 4'b0101
        DE_OUT2 = 4'b0110
        DE_ST3 = 4'b0111
        DE_DE2 = 4'b1000
        DE_OUT3 = 4'b1001
    Found 4-bit register for signal <state>.
    Found 16x4-bit Read Only RAM for signal <_n0116>
    Found 64-bit 4-to-1 multiplexer for signal <key_i> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <load_key_i<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <load_key_i<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_ok_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <des_mode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdy_i>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <load_tmp_i>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred  10 Latch(s).
	inferred  26 Multiplexer(s).
Unit <TDES_Top> synthesized.

Synthesizing Unit <state_encrypt>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\state_encrypt.v".
    Summary:
	no macro.
Unit <state_encrypt> synthesized.

Synthesizing Unit <control_new>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\control_new.v".
        ST_WIDTH = 9
        IDLE = 9'b000000001
        INIT = 9'b000000010
        R1 = 9'b000000100
        R2 = 9'b000001000
        R3 = 9'b000010000
        R4 = 9'b000100000
        R5 = 9'b001000000
        R6 = 9'b010000000
        R_OUT = 9'b100000000
    Found 9-bit register for signal <etat>.
    Found 3-bit register for signal <counter>.
    Found finite state machine <FSM_12> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter[2]_GND_92_o_add_4_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_new> synthesized.

Synthesizing Unit <fullround>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\fullround.v".
    Summary:
	no macro.
Unit <fullround> synthesized.

Synthesizing Unit <ip>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\ip.v".
    Summary:
	no macro.
Unit <ip> synthesized.

Synthesizing Unit <mux32>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\mux32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32> synthesized.

Synthesizing Unit <roundfunc>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\roundfunc.v".
    Summary:
	no macro.
Unit <roundfunc> synthesized.

Synthesizing Unit <xp>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\xp.v".
    Summary:
	no macro.
Unit <xp> synthesized.

Synthesizing Unit <desxor1>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\desxor1.v".
    Summary:
Unit <desxor1> synthesized.

Synthesizing Unit <s1_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s1_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s1_box> synthesized.

Synthesizing Unit <s2_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s2_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s2_box> synthesized.

Synthesizing Unit <s3_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s3_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s3_box> synthesized.

Synthesizing Unit <s4_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s4_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s4_box> synthesized.

Synthesizing Unit <s5_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s5_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s5_box> synthesized.

Synthesizing Unit <s6_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s6_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s6_box> synthesized.

Synthesizing Unit <s7_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s7_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s7_box> synthesized.

Synthesizing Unit <s8_box>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\s8_box.v".
    Found 64x4-bit Read Only RAM for signal <SPO>
    Summary:
	inferred   1 RAM(s).
Unit <s8_box> synthesized.

Synthesizing Unit <pp>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\pp.v".
    Summary:
	no macro.
Unit <pp> synthesized.

Synthesizing Unit <desxor2>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\desxor2.v".
    Summary:
Unit <desxor2> synthesized.

Synthesizing Unit <reg32>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\reg32.v".
    Found 32-bit register for signal <memory>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg32> synthesized.

Synthesizing Unit <ov32>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\ov32.v".
    Found 32-bit register for signal <o2>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ov32> synthesized.

Synthesizing Unit <fp>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\fp.v".
    Summary:
	no macro.
Unit <fp> synthesized.

Synthesizing Unit <keysched>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\keysched.v".
    Summary:
	no macro.
Unit <keysched> synthesized.

Synthesizing Unit <pc1>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\pc1.v".
WARNING:Xst:647 - Input <key<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<16:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<24:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<32:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<40:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<48:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<56:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key<64:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pc1> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\shifter.v".
    Found 28-bit register for signal <datad_out_mem>.
    Found 28-bit register for signal <datac_out_mem>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <shifter> synthesized.

Synthesizing Unit <pc2>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\tdes_verilog\pc2.v".
    Summary:
	no macro.
Unit <pc2> synthesized.

Synthesizing Unit <ebi_if>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ebi\ebi_if.v".
        U_DLY = 1
        ADDR_EBI_TEST = 4'b0000
        ADDR_SC_CARD = 4'b1110
    Found 3-bit register for signal <lbus_ctrl_2sync>.
    Found 3-bit register for signal <lbus_ctrl_1sync>.
    Found 8-bit register for signal <lbus_ad_1sync>.
    Found 8-bit register for signal <lbus_ad_2sync>.
    Found 8-bit register for signal <ebi_wdata>.
    Found 8-bit register for signal <ebi_test>.
    Found 8-bit register for signal <ebi_rdata_buf>.
    Found 1-bit register for signal <ebi_addr<15>>.
    Found 1-bit register for signal <ebi_addr<14>>.
    Found 1-bit register for signal <ebi_addr<13>>.
    Found 1-bit register for signal <ebi_addr<12>>.
    Found 1-bit register for signal <ebi_addr<11>>.
    Found 1-bit register for signal <ebi_addr<10>>.
    Found 1-bit register for signal <ebi_addr<9>>.
    Found 1-bit register for signal <ebi_addr<8>>.
    Found 1-bit register for signal <ebi_addr<7>>.
    Found 1-bit register for signal <ebi_addr<6>>.
    Found 1-bit register for signal <ebi_addr<5>>.
    Found 1-bit register for signal <ebi_addr<4>>.
    Found 1-bit register for signal <ebi_addr<3>>.
    Found 1-bit register for signal <ebi_addr<2>>.
    Found 1-bit register for signal <ebi_addr<1>>.
    Found 1-bit register for signal <ebi_addr<0>>.
    Found 1-bit register for signal <ebi_we_buf>.
    Found 1-bit register for signal <ebi_we_buf_1dly>.
    Found 1-bit register for signal <ebi_we>.
    Found 1-bit register for signal <ebi_oe_buf>.
    Found 1-bit register for signal <ebi_oe_buf_1dly>.
    Found 1-bit register for signal <ebi_oe>.
    Found 1-bit tristate buffer for signal <lbus_ad<7>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<6>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<5>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<4>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<3>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<2>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<1>> created at line 70
    Found 1-bit tristate buffer for signal <lbus_ad<0>> created at line 70
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <ebi_if> synthesized.

Synthesizing Unit <SC_INTERFACE>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\smartcard\sc_interface.vhd".
    Found 8-bit register for signal <status>.
    Found 8-bit register for signal <cmd>.
    Found 9-bit register for signal <wdata>.
    Found 2-bit register for signal <sc_int_mask>.
    Found 2-bit register for signal <sc_pctl_reg>.
    Found 2-bit register for signal <sc_int_reg>.
    Found 16-bit register for signal <sc_sw_cnt>.
    Found 3-bit register for signal <sck_dv>.
    Found 5-bit register for signal <sc_state>.
    Found 1-bit register for signal <no_response>.
    Found 1-bit register for signal <sc_switch>.
    Found 3-bit register for signal <SC_INT_d>.
    Found 1-bit register for signal <reset_end>.
    Found 4-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <db_out>.
    Found 1-bit register for signal <par_bit>.
    Found 1-bit register for signal <sdo>.
    Found 1-bit register for signal <swd>.
    Found 1-bit register for signal <send_data_end>.
    Found 1-bit register for signal <wait_end>.
    Found 1-bit register for signal <wait_start_bit_end>.
    Found 1-bit register for signal <get_data_bit_end>.
    Found 1-bit register for signal <get_data_bit>.
    Found 1-bit register for signal <wait_start_bit>.
    Found 4-bit register for signal <get_bit_cnt>.
    Found 8-bit register for signal <db_in>.
    Found 1-bit register for signal <srw>.
    Found 1-bit register for signal <continue_wait>.
    Found 1-bit register for signal <last_wait>.
    Found 1-bit register for signal <get_finish>.
    Found 1-bit register for signal <get_data_end>.
    Found 9-bit register for signal <sradd>.
    Found 9-bit register for signal <etu_dv>.
    Found 4-bit register for signal <etu_f_cnt>.
    Found 16-bit register for signal <etu_cnt>.
    Found finite state machine <FSM_13> for signal <sc_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sck (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 10000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <sck_dv[2]_GND_134_o_add_10_OUT> created at line 338.
    Found 4-bit adder for signal <bit_cnt[3]_GND_134_o_add_37_OUT> created at line 506.
    Found 4-bit adder for signal <get_bit_cnt[3]_GND_134_o_add_59_OUT> created at line 625.
    Found 9-bit adder for signal <sradd[8]_GND_134_o_add_74_OUT> created at line 702.
    Found 4-bit adder for signal <etu_f_cnt[3]_GND_134_o_add_89_OUT> created at line 746.
    Found 9-bit adder for signal <etu_dv[8]_GND_134_o_add_91_OUT> created at line 749.
    Found 16-bit adder for signal <etu_cnt[15]_GND_134_o_add_96_OUT> created at line 770.
    Found 16-bit adder for signal <sc_sw_cnt[15]_GND_134_o_add_100_OUT> created at line 789.
    Found 8-bit 8-to-1 multiplexer for signal <wdata_outm> created at line 281.
    Found 4-bit comparator greater for signal <bit_cnt[3]_GND_134_o_LessThan_43_o> created at line 520
    Found 4-bit comparator greater for signal <PWR_113_o_bit_cnt[3]_LessThan_44_o> created at line 520
    Found 9-bit comparator equal for signal <sradd[8]_wdata[8]_equal_54_o> created at line 551
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SC_INTERFACE> synthesized.

Synthesizing Unit <pid_filter_top>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter_top.v".
        TS_PROCESS_BASE_ADD = 12'b100000000000
        P_BUS_ADDR_WIDTH = 12
        P_BUS_DATA_WIDTH = 8
        TS_DATA_WIDTH = 8
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter_top.v" line 166: Output port <payload_out_rdy> of the instance <u_pid_filter> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bus_buf_read>.
    Found 1-bit register for signal <filt_bus_read>.
    Found 1-bit register for signal <filt_bus_write>.
    Found 1-bit register for signal <clear_fifo_tgl_d1_bclk>.
    Found 1-bit register for signal <clear_fifo_tgl_d2_bclk>.
    Found 1-bit register for signal <clear_fifo_valid_bclk>.
    Found 12-bit register for signal <filt_bus_address>.
    Found 8-bit register for signal <filt_bus_writedata>.
    Found 8-bit register for signal <bus_readdata>.
    Found 1-bit register for signal <clear_fifo_tgl_d1_tclk>.
    Found 1-bit register for signal <clear_fifo_tgl_d2_tclk>.
    Found 1-bit register for signal <clear_fifo_valid_tclk>.
    Found 1-bit register for signal <clear_fifo_tgl>.
    Found 1-bit comparator not equal for signal <n0024> created at line 120
    Found 1-bit comparator not equal for signal <n0029> created at line 142
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <pid_filter_top> synthesized.

Synthesizing Unit <pid_filter>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter.v".
        TS_PROCESS_BASE_ADD = 12'b100000000000
        P_BUS_ADDR_WIDTH = 12
        P_BUS_DATA_WIDTH = 8
        PAYLOAD_DATA_WIDTH = 8
INFO:Xst:3210 - "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filter.v" line 71: Output port <payload_req_in> of the instance <u_match_buf> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bus_readdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pid_filter> synthesized.

Synthesizing Unit <pid_filt_info>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\pid_filt_info.v".
        TS_PROCESS_BASE_ADD = 12'b100000000000
        P_BUS_ADDR_WIDTH = 12
        P_BUS_DATA_WIDTH = 8
        PAYLOAD_DATA_WIDTH = 8
    Set property "KEEP = TRUE" for signal <d_match_info>.
WARNING:Xst:647 - Input <bus_address<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ram_init>.
    Found 1-bit register for signal <bus_ram_write>.
    Found 7-bit register for signal <bus_ram_address>.
    Found 128-bit register for signal <n0223[127:0]>.
    Found 3-bit register for signal <match_state>.
    Found 8-bit register for signal <t_match_listnum>.
    Found 7-bit register for signal <info_ram_address>.
    Found 4-bit register for signal <byte_count>.
    Found 1-bit register for signal <port_and_pid<127>>.
    Found 1-bit register for signal <port_and_pid<126>>.
    Found 1-bit register for signal <port_and_pid<125>>.
    Found 1-bit register for signal <port_and_pid<124>>.
    Found 1-bit register for signal <port_and_pid<123>>.
    Found 1-bit register for signal <port_and_pid<122>>.
    Found 1-bit register for signal <port_and_pid<121>>.
    Found 1-bit register for signal <port_and_pid<120>>.
    Found 1-bit register for signal <port_and_pid<119>>.
    Found 1-bit register for signal <port_and_pid<118>>.
    Found 1-bit register for signal <port_and_pid<117>>.
    Found 1-bit register for signal <port_and_pid<116>>.
    Found 1-bit register for signal <port_and_pid<115>>.
    Found 1-bit register for signal <port_and_pid<114>>.
    Found 1-bit register for signal <port_and_pid<113>>.
    Found 1-bit register for signal <port_and_pid<112>>.
    Found 1-bit register for signal <port_and_pid<111>>.
    Found 1-bit register for signal <port_and_pid<110>>.
    Found 1-bit register for signal <port_and_pid<109>>.
    Found 1-bit register for signal <port_and_pid<108>>.
    Found 1-bit register for signal <port_and_pid<107>>.
    Found 1-bit register for signal <port_and_pid<106>>.
    Found 1-bit register for signal <port_and_pid<105>>.
    Found 1-bit register for signal <port_and_pid<104>>.
    Found 1-bit register for signal <port_and_pid<103>>.
    Found 1-bit register for signal <port_and_pid<102>>.
    Found 1-bit register for signal <port_and_pid<101>>.
    Found 1-bit register for signal <port_and_pid<100>>.
    Found 1-bit register for signal <port_and_pid<99>>.
    Found 1-bit register for signal <port_and_pid<98>>.
    Found 1-bit register for signal <port_and_pid<97>>.
    Found 1-bit register for signal <port_and_pid<96>>.
    Found 1-bit register for signal <port_and_pid<95>>.
    Found 1-bit register for signal <port_and_pid<94>>.
    Found 1-bit register for signal <port_and_pid<93>>.
    Found 1-bit register for signal <port_and_pid<92>>.
    Found 1-bit register for signal <port_and_pid<91>>.
    Found 1-bit register for signal <port_and_pid<90>>.
    Found 1-bit register for signal <port_and_pid<89>>.
    Found 1-bit register for signal <port_and_pid<88>>.
    Found 1-bit register for signal <port_and_pid<87>>.
    Found 1-bit register for signal <port_and_pid<86>>.
    Found 1-bit register for signal <port_and_pid<85>>.
    Found 1-bit register for signal <port_and_pid<84>>.
    Found 1-bit register for signal <port_and_pid<83>>.
    Found 1-bit register for signal <port_and_pid<82>>.
    Found 1-bit register for signal <port_and_pid<81>>.
    Found 1-bit register for signal <port_and_pid<80>>.
    Found 1-bit register for signal <port_and_pid<79>>.
    Found 1-bit register for signal <port_and_pid<78>>.
    Found 1-bit register for signal <port_and_pid<77>>.
    Found 1-bit register for signal <port_and_pid<76>>.
    Found 1-bit register for signal <port_and_pid<75>>.
    Found 1-bit register for signal <port_and_pid<74>>.
    Found 1-bit register for signal <port_and_pid<73>>.
    Found 1-bit register for signal <port_and_pid<72>>.
    Found 1-bit register for signal <port_and_pid<71>>.
    Found 1-bit register for signal <port_and_pid<70>>.
    Found 1-bit register for signal <port_and_pid<69>>.
    Found 1-bit register for signal <port_and_pid<68>>.
    Found 1-bit register for signal <port_and_pid<67>>.
    Found 1-bit register for signal <port_and_pid<66>>.
    Found 1-bit register for signal <port_and_pid<65>>.
    Found 1-bit register for signal <port_and_pid<64>>.
    Found 1-bit register for signal <port_and_pid<63>>.
    Found 1-bit register for signal <port_and_pid<62>>.
    Found 1-bit register for signal <port_and_pid<61>>.
    Found 1-bit register for signal <port_and_pid<60>>.
    Found 1-bit register for signal <port_and_pid<59>>.
    Found 1-bit register for signal <port_and_pid<58>>.
    Found 1-bit register for signal <port_and_pid<57>>.
    Found 1-bit register for signal <port_and_pid<56>>.
    Found 1-bit register for signal <port_and_pid<55>>.
    Found 1-bit register for signal <port_and_pid<54>>.
    Found 1-bit register for signal <port_and_pid<53>>.
    Found 1-bit register for signal <port_and_pid<52>>.
    Found 1-bit register for signal <port_and_pid<51>>.
    Found 1-bit register for signal <port_and_pid<50>>.
    Found 1-bit register for signal <port_and_pid<49>>.
    Found 1-bit register for signal <port_and_pid<48>>.
    Found 1-bit register for signal <port_and_pid<47>>.
    Found 1-bit register for signal <port_and_pid<46>>.
    Found 1-bit register for signal <port_and_pid<45>>.
    Found 1-bit register for signal <port_and_pid<44>>.
    Found 1-bit register for signal <port_and_pid<43>>.
    Found 1-bit register for signal <port_and_pid<42>>.
    Found 1-bit register for signal <port_and_pid<41>>.
    Found 1-bit register for signal <port_and_pid<40>>.
    Found 1-bit register for signal <port_and_pid<39>>.
    Found 1-bit register for signal <port_and_pid<38>>.
    Found 1-bit register for signal <port_and_pid<37>>.
    Found 1-bit register for signal <port_and_pid<36>>.
    Found 1-bit register for signal <port_and_pid<35>>.
    Found 1-bit register for signal <port_and_pid<34>>.
    Found 1-bit register for signal <port_and_pid<33>>.
    Found 1-bit register for signal <port_and_pid<32>>.
    Found 1-bit register for signal <port_and_pid<31>>.
    Found 1-bit register for signal <port_and_pid<30>>.
    Found 1-bit register for signal <port_and_pid<29>>.
    Found 1-bit register for signal <port_and_pid<28>>.
    Found 1-bit register for signal <port_and_pid<27>>.
    Found 1-bit register for signal <port_and_pid<26>>.
    Found 1-bit register for signal <port_and_pid<25>>.
    Found 1-bit register for signal <port_and_pid<24>>.
    Found 1-bit register for signal <port_and_pid<23>>.
    Found 1-bit register for signal <port_and_pid<22>>.
    Found 1-bit register for signal <port_and_pid<21>>.
    Found 1-bit register for signal <port_and_pid<20>>.
    Found 1-bit register for signal <port_and_pid<19>>.
    Found 1-bit register for signal <port_and_pid<18>>.
    Found 1-bit register for signal <port_and_pid<17>>.
    Found 1-bit register for signal <port_and_pid<16>>.
    Found 1-bit register for signal <port_and_pid<15>>.
    Found 1-bit register for signal <port_and_pid<14>>.
    Found 1-bit register for signal <port_and_pid<13>>.
    Found 1-bit register for signal <port_and_pid<12>>.
    Found 1-bit register for signal <port_and_pid<11>>.
    Found 1-bit register for signal <port_and_pid<10>>.
    Found 1-bit register for signal <port_and_pid<9>>.
    Found 1-bit register for signal <port_and_pid<8>>.
    Found 1-bit register for signal <port_and_pid<7>>.
    Found 1-bit register for signal <port_and_pid<6>>.
    Found 1-bit register for signal <port_and_pid<5>>.
    Found 1-bit register for signal <port_and_pid<4>>.
    Found 1-bit register for signal <port_and_pid<3>>.
    Found 1-bit register for signal <port_and_pid<2>>.
    Found 1-bit register for signal <port_and_pid<1>>.
    Found 1-bit register for signal <port_and_pid<0>>.
    Found 1-bit register for signal <t_match>.
    Found 1-bit register for signal <search_over>.
    Found 128-bit register for signal <info_ram_readdata_1dly>.
    Found finite state machine <FSM_14> for signal <match_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | payload_clk (rising_edge)                      |
    | Reset              | payload_rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bus_ram_address[6]_GND_140_o_add_6_OUT> created at line 103.
    Found 4-bit adder for signal <byte_count[3]_GND_140_o_add_35_OUT> created at line 173.
    Found 7-bit adder for signal <info_ram_address[6]_GND_140_o_add_49_OUT> created at line 202.
    Found 8-bit adder for signal <t_match_listnum[7]_GND_140_o_add_50_OUT> created at line 203.
    Found 8-bit comparator lessequal for signal <n0057> created at line 194
    Found 128-bit comparator equal for signal <s_match_info[127]_d_match_info[127]_equal_49_o> created at line 198
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal d_match_info may hinder XST clustering optimizations.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 414 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pid_filt_info> synthesized.

Synthesizing Unit <match_pack_buf>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\match_pack_buf.v".
        PAYLOAD_DATA_WIDTH = 8
WARNING:Xst:653 - Signal <payload_req_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <write_entry>.
    Found 3-bit register for signal <write_level>.
    Found 3-bit register for signal <payload_out_state>.
    Found 3-bit register for signal <payload_out_entry>.
    Found 3-bit register for signal <read_level>.
    Found 3-bit register for signal <write_buffer_state>.
    Found 8-bit register for signal <write_offset>.
    Found 8-bit register for signal <buffer_writedata>.
    Found 8-bit register for signal <payload_out_data>.
    Found 8-bit register for signal <buffer_read_offset>.
    Found 16-bit register for signal <chan_num>.
    Found 1-bit register for signal <buffer_write>.
    Found 1-bit register for signal <entry_written_tgl>.
    Found 1-bit register for signal <entry_read_tgl_d1>.
    Found 1-bit register for signal <entry_read_tgl_d2>.
    Found 1-bit register for signal <entry_read>.
    Found 1-bit register for signal <payload_out_valid>.
    Found 1-bit register for signal <entry_read_tgl>.
    Found 1-bit register for signal <entry_written_tgl_d1>.
    Found 1-bit register for signal <entry_written_tgl_d2>.
    Found 1-bit register for signal <entry_written>.
    Found 1-bit register for signal <payload_out_start>.
    Found 1-bit register for signal <payload_out_end>.
    Found finite state machine <FSM_15> for signal <payload_out_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | payload_out_clk (rising_edge)                  |
    | Reset              | payload_rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <write_buffer_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | payload_in_clk (rising_edge)                   |
    | Reset              | payload_rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <write_offset[7]_GND_143_o_add_12_OUT> created at line 133.
    Found 3-bit adder for signal <write_level[2]_GND_143_o_add_19_OUT> created at line 163.
    Found 3-bit adder for signal <write_entry[2]_GND_143_o_add_21_OUT> created at line 168.
    Found 11-bit adder for signal <n0099> created at line 177.
    Found 3-bit adder for signal <read_level[2]_GND_143_o_add_41_OUT> created at line 249.
    Found 8-bit adder for signal <buffer_read_offset[7]_GND_143_o_add_51_OUT> created at line 295.
    Found 3-bit adder for signal <payload_out_entry[2]_GND_143_o_add_56_OUT> created at line 314.
    Found 11-bit adder for signal <n0102> created at line 326.
    Found 3-bit subtractor for signal <GND_143_o_GND_143_o_sub_3_OUT<2:0>> created at line 107.
    Found 3-bit subtractor for signal <GND_143_o_GND_143_o_sub_51_OUT<2:0>> created at line 290.
    Found 3x8-bit multiplier for signal <n0173> created at line 177.
    Found 3x8-bit multiplier for signal <n0182> created at line 326.
    Found 1-bit comparator not equal for signal <n0000> created at line 104
    Found 3-bit comparator greater for signal <GND_143_o_write_level[2]_LessThan_2_o> created at line 106
    Found 3-bit comparator greater for signal <write_level[2]_PWR_123_o_LessThan_9_o> created at line 119
    Found 1-bit comparator not equal for signal <n0048> created at line 246
    Found 3-bit comparator greater for signal <payload_out_rdy> created at line 328
    Summary:
	inferred   2 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <match_pack_buf> synthesized.

Synthesizing Unit <do_psi_section>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\do_psi_section.v".
        PAYLOAD_DATA_WIDTH = 8
    Found 1-bit register for signal <init_info_ram>.
    Found 5-bit register for signal <pid_filt_index>.
    Found 5-bit register for signal <info_address>.
    Found 5-bit register for signal <check_address>.
    Found 8-bit register for signal <ts_byte_count>.
    Found 8-bit register for signal <adap_filed_len>.
    Found 8-bit register for signal <point_filed_len>.
    Found 8-bit register for signal <update_point_len>.
    Found 8-bit register for signal <ts_byte_offset>.
    Found 8-bit register for signal <rem_point_len>.
    Found 8-bit register for signal <data_buf_wdata>.
    Found 8-bit register for signal <payload_out_data>.
    Found 2-bit register for signal <adap_filed_flag>.
    Found 2-bit register for signal <update_pkt_num>.
    Found 2-bit register for signal <update_sect_status>.
    Found 2-bit register for signal <pkt_num>.
    Found 2-bit register for signal <sect_status>.
    Found 12-bit register for signal <update_sect_len>.
    Found 12-bit register for signal <rem_sect_len>.
    Found 4-bit register for signal <update_pid_cc>.
    Found 4-bit register for signal <pre_pid_cc>.
    Found 4-bit register for signal <payload_out_state>.
    Found 4-bit register for signal <pid_state>.
    Found 32-bit register for signal <info_writedata>.
    Found 72-bit register for signal <in_data_delay>.
    Found 9-bit register for signal <in_valid_delay>.
    Found 14-bit register for signal <write_offset>.
    Found 14-bit register for signal <data_buf_waddr>.
    Found 1-bit register for signal <pay_start>.
    Found 1-bit register for signal <update_if_data>.
    Found 1-bit register for signal <section_len<11>>.
    Found 1-bit register for signal <section_len<10>>.
    Found 1-bit register for signal <section_len<9>>.
    Found 1-bit register for signal <section_len<8>>.
    Found 1-bit register for signal <section_len<7>>.
    Found 1-bit register for signal <section_len<6>>.
    Found 1-bit register for signal <section_len<5>>.
    Found 1-bit register for signal <section_len<4>>.
    Found 1-bit register for signal <section_len<3>>.
    Found 1-bit register for signal <section_len<2>>.
    Found 1-bit register for signal <section_len<1>>.
    Found 1-bit register for signal <section_len<0>>.
    Found 1-bit register for signal <ts_err_flag>.
    Found 1-bit register for signal <pid_data_wena>.
    Found 1-bit register for signal <info_write>.
    Found 1-bit register for signal <if_data>.
    Found 1-bit register for signal <data_buf_wite>.
    Found 1-bit register for signal <check_write>.
    Found 1-bit register for signal <payload_out_valid>.
    Found 1-bit register for signal <payload_out_start>.
    Found 1-bit register for signal <payload_out_end>.
    Found 2-bit register for signal <check_sect_status>.
    Found 2-bit register for signal <check_pkt_num>.
    Found 1-bit register for signal <check_if_data>.
    Found 14-bit register for signal <read_offset>.
    Found 2-bit register for signal <check_pkt_count>.
    Found finite state machine <FSM_17> for signal <update_sect_status>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | payload_clk (rising_edge)                      |
    | Reset              | payload_rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <payload_out_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | payload_clk (rising_edge)                      |
    | Reset              | payload_rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <pid_state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 49                                             |
    | Inputs             | 20                                             |
    | Outputs            | 9                                              |
    | Clock              | payload_clk (rising_edge)                      |
    | Reset              | payload_rst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <section_len[11]_GND_146_o_sub_119_OUT> created at line 321.
    Found 8-bit adder for signal <GND_146_o_payload_in_data[7]_add_24_OUT> created at line 214.
    Found 5-bit adder for signal <_n0653> created at line 226.
    Found 2-bit adder for signal <pkt_num[1]_GND_146_o_add_46_OUT> created at line 246.
    Found 9-bit adder for signal <n0600> created at line 268.
    Found 9-bit adder for signal <n0421> created at line 268.
    Found 8-bit adder for signal <ts_byte_offset[7]_GND_146_o_add_93_OUT> created at line 286.
    Found 8-bit adder for signal <ts_byte_count[7]_GND_146_o_add_117_OUT> created at line 320.
    Found 5-bit adder for signal <info_address[4]_GND_146_o_add_165_OUT> created at line 387.
    Found 14-bit adder for signal <write_offset[13]_GND_146_o_add_196_OUT> created at line 484.
    Found 14-bit adder for signal <data_buf_waddr_base[13]_write_offset[13]_add_197_OUT> created at line 485.
    Found 6-bit adder for signal <n0581> created at line 495.
    Found 5-bit adder for signal <check_address[4]_GND_146_o_add_206_OUT> created at line 554.
    Found 14-bit adder for signal <read_offset[13]_GND_146_o_add_233_OUT> created at line 630.
    Found 2-bit adder for signal <check_pkt_count[1]_GND_146_o_add_236_OUT> created at line 638.
    Found 6-bit adder for signal <n0589> created at line 666.
    Found 14-bit adder for signal <data_buf_raddr> created at line 666.
    Found 8-bit subtractor for signal <GND_146_o_GND_146_o_sub_91_OUT<7:0>> created at line 277.
    Found 8x6-bit multiplier for signal <data_buf_waddr_base> created at line 495.
    Found 8x6-bit multiplier for signal <n0626> created at line 666.
    Found 8-bit comparator greater for signal <n0019> created at line 201
    Found 12-bit comparator greater for signal <rem_sect_len[11]_GND_146_o_LessThan_39_o> created at line 226
    Found 8-bit comparator equal for signal <ts_byte_count[7]_adap_filed_len[7]_equal_79_o> created at line 266
    Found 8-bit comparator greater for signal <n0113> created at line 276
    Found 8-bit comparator equal for signal <ts_byte_count[7]_point_filed_len[7]_equal_93_o> created at line 284
    Found 2-bit comparator equal for signal <check_pkt_count[1]_check_pkt_num[1]_equal_238_o> created at line 643
    Found 5-bit comparator equal for signal <GND_146_o_GND_146_o_equal_37_o> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <check_writedata<1:32>> (without init value) have a constant value of 0 in block <do_psi_section>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred 305 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  69 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <do_psi_section> synthesized.

Synthesizing Unit <ts_8bit_buffer>.
    Related source file is "E:\MyProjects\STV\rt21u\03.src\src\ecm_emm\ts_8bit_buffer.v".
        PAYLOAD_DATA_WIDTH = 8
    Found 2-bit register for signal <write_buffer_state>.
    Found 3-bit register for signal <write_entry>.
    Found 3-bit register for signal <write_level>.
    Found 8-bit register for signal <buffer_writedata>.
    Found 8-bit register for signal <buffer_writedata_reg>.
    Found 10-bit register for signal <buffer_write_address>.
    Found 2-bit register for signal <payload_out_state>.
    Found 3-bit register for signal <payload_out_entry>.
    Found 3-bit register for signal <read_level>.
    Found 8-bit register for signal <read_offset>.
    Found 8-bit register for signal <payload_out_data>.
    Found 1-bit register for signal <buffer_write_reg>.
    Found 1-bit register for signal <buffer_write>.
    Found 1-bit register for signal <entry_written_tgl>.
    Found 1-bit register for signal <entry_read_tgl_d1>.
    Found 1-bit register for signal <entry_read_tgl_d2>.
    Found 1-bit register for signal <entry_read>.
    Found 1-bit register for signal <entry_read_tgl>.
    Found 1-bit register for signal <entry_written_tgl_d1>.
    Found 1-bit register for signal <entry_written_tgl_d2>.
    Found 1-bit register for signal <entry_written>.
    Found 1-bit register for signal <payload_out_valid>.
    Found 1-bit register for signal <payload_in_rst_d2>.
    Found 1-bit register for signal <payload_in_rst_syn>.
    Found 1-bit register for signal <payload_out_rst_d1>.
    Found 1-bit register for signal <payload_out_rst_d2>.
    Found 1-bit register for signal <payload_out_rst_syn>.
    Found 8-bit register for signal <write_offset>.
    Found 1-bit register for signal <payload_in_rst_d1>.
    Found finite state machine <FSM_20> for signal <write_buffer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | payload_in_clk (rising_edge)                   |
    | Reset              | payload_in_rst_syn (positive)                  |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <payload_out_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | payload_out_clk (rising_edge)                  |
    | Reset              | payload_out_rst_syn (positive)                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <write_offset[7]_GND_151_o_add_22_OUT> created at line 172.
    Found 3-bit adder for signal <write_level[2]_GND_151_o_add_27_OUT> created at line 182.
    Found 3-bit adder for signal <write_entry[2]_GND_151_o_add_29_OUT> created at line 187.
    Found 10-bit adder for signal <buffer_write_baseadd[9]_GND_151_o_add_50_OUT> created at line 212.
    Found 3-bit adder for signal <read_level[2]_GND_151_o_add_54_OUT> created at line 275.
    Found 3-bit adder for signal <payload_out_entry[2]_GND_151_o_add_63_OUT> created at line 308.
    Found 8-bit adder for signal <read_offset[7]_GND_151_o_add_65_OUT> created at line 312.
    Found 11-bit adder for signal <n0119> created at line 320.
    Found 3-bit subtractor for signal <GND_151_o_GND_151_o_sub_5_OUT<2:0>> created at line 134.
    Found 3-bit subtractor for signal <GND_151_o_GND_151_o_sub_62_OUT<2:0>> created at line 301.
    Found 3x8-bit multiplier for signal <n0114> created at line 197.
    Found 3x8-bit multiplier for signal <n0205> created at line 320.
    Found 3-bit 4-to-1 multiplexer for signal <write_buffer_state[1]_write_level[2]_wide_mux_32_OUT> created at line 143.
    Found 1-bit 3-to-1 multiplexer for signal <write_buffer_state[1]_GND_151_o_Mux_35_o> created at line 143.
    Found 8-bit 3-to-1 multiplexer for signal <write_buffer_state[1]_GND_151_o_wide_mux_36_OUT> created at line 143.
    Found 1-bit comparator not equal for signal <n0011> created at line 131
    Found 3-bit comparator greater for signal <GND_151_o_write_level[2]_LessThan_4_o> created at line 133
    Found 3-bit comparator greater for signal <write_level[2]_PWR_130_o_LessThan_49_o> created at line 198
    Found 1-bit comparator not equal for signal <n0065> created at line 272
    Summary:
	inferred   2 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ts_8bit_buffer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 16x4-bit single-port Read Only RAM                    : 1
 32x2-bit single-port Read Only RAM                    : 7
 64x4-bit single-port Read Only RAM                    : 8
# Multipliers                                          : 6
 8x3-bit multiplier                                    : 4
 8x6-bit multiplier                                    : 2
# Adders/Subtractors                                   : 179
 1-bit adder                                           : 2
 10-bit adder                                          : 10
 11-bit adder                                          : 3
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 14-bit adder                                          : 4
 16-bit adder                                          : 3
 2-bit adder                                           : 4
 2-bit subtractor                                      : 2
 24-bit adder                                          : 3
 3-bit adder                                           : 21
 3-bit subtractor                                      : 6
 32-bit adder                                          : 46
 32-bit subtractor                                     : 1
 4-bit adder                                           : 13
 4-bit subtractor                                      : 1
 5-bit adder                                           : 5
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 4
 7-bit subtractor                                      : 1
 8-bit adder                                           : 30
 8-bit subtractor                                      : 3
 9-bit adder                                           : 8
# Registers                                            : 825
 1-bit register                                        : 468
 10-bit register                                       : 14
 11-bit register                                       : 4
 12-bit register                                       : 29
 128-bit register                                      : 8
 13-bit register                                       : 2
 14-bit register                                       : 3
 16-bit register                                       : 11
 2-bit register                                        : 19
 21-bit register                                       : 1
 24-bit register                                       : 4
 28-bit register                                       : 2
 3-bit register                                        : 31
 32-bit register                                       : 57
 4-bit register                                        : 30
 40-bit register                                       : 2
 44-bit register                                       : 1
 5-bit register                                        : 11
 512-bit register                                      : 3
 6-bit register                                        : 4
 64-bit register                                       : 8
 7-bit register                                        : 10
 72-bit register                                       : 1
 8-bit register                                        : 93
 9-bit register                                        : 9
# Latches                                              : 10
 1-bit latch                                           : 10
# Comparators                                          : 72
 1-bit comparator not equal                            : 8
 12-bit comparator greater                             : 1
 128-bit comparator equal                              : 1
 13-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 1
 24-bit comparator greater                             : 1
 3-bit comparator greater                              : 5
 4-bit comparator greater                              : 7
 4-bit comparator lessequal                            : 8
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 7
 8-bit comparator greater                              : 18
 8-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 2
# Multiplexers                                         : 711
 1-bit 2-to-1 multiplexer                              : 376
 1-bit 3-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 6
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 5
 128-bit 2-to-1 multiplexer                            : 3
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 12
 21-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 33
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 29
 40-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 10
 64-bit 4-to-1 multiplexer                             : 1
 64-bit 8-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 16-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 156
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 17
 1-bit tristate buffer                                 : 17
# FSMs                                                 : 22
# Xors                                                 : 77
 1-bit xor2                                            : 20
 1-bit xor3                                            : 2
 1-bit xor4                                            : 6
 1-bit xor6                                            : 1
 3-bit xor2                                            : 1
 32-bit xor2                                           : 33
 4-bit xor3                                            : 1
 4-bit xor4                                            : 2
 48-bit xor2                                           : 1
 8-bit xor2                                            : 10

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FIFO8K.ngc>.
Reading core <ipcore_dir/u0_encypt_ram.ngc>.
Loading core <FIFO8K> for timing and area information for instance <fifo_8k>.
Loading core <u0_encypt_ram> for timing and area information for instance <encypt_ramw8d128>.
INFO:Xst:2261 - The FF/Latch <fifo_din_10> in Unit <TS_SER_TO_PAR[0].ser2par_ch> is equivalent to the following 5 FFs/Latches, which will be removed : <fifo_din_11> <fifo_din_12> <fifo_din_13> <fifo_din_14> <fifo_din_15> 
INFO:Xst:2261 - The FF/Latch <fifo_din_11> in Unit <TS_SER_TO_PAR[1].ser2par_ch> is equivalent to the following 4 FFs/Latches, which will be removed : <fifo_din_12> <fifo_din_13> <fifo_din_14> <fifo_din_15> 
INFO:Xst:2261 - The FF/Latch <fifo_din_10> in Unit <TS_SER_TO_PAR[2].ser2par_ch> is equivalent to the following 4 FFs/Latches, which will be removed : <fifo_din_12> <fifo_din_13> <fifo_din_14> <fifo_din_15> 
INFO:Xst:2261 - The FF/Latch <err_code_2> in Unit <u_spi_cmd> is equivalent to the following FF/Latch, which will be removed : <err_code_3> 
INFO:Xst:2261 - The FF/Latch <chan_num_4> in Unit <u_match_buf> is equivalent to the following 3 FFs/Latches, which will be removed : <chan_num_5> <chan_num_6> <chan_num_7> 
INFO:Xst:2261 - The FF/Latch <dbwadd_8> in Unit <u0_descramble_ctl> is equivalent to the following FF/Latch, which will be removed : <radd_8> 
INFO:Xst:2261 - The FF/Latch <lpid_fd> in Unit <u0_sfifo_if_3Tuner> is equivalent to the following FF/Latch, which will be removed : <lend_p> 
INFO:Xst:2261 - The FF/Latch <otpram_addrb_6> in Unit <u0_security_module> is equivalent to the following 2 FFs/Latches, which will be removed : <otpram_addrb_7> <otpram_addrb_8> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_0> in Unit <u0_security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_0> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_1> in Unit <u0_security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_1> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_2> in Unit <u0_security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_2> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_3> in Unit <u0_security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_3> 
WARNING:Xst:1710 - FF/Latch <fifo_din_10> (without init value) has a constant value of 0 in block <TS_SER_TO_PAR[0].ser2par_ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_din_11> (without init value) has a constant value of 0 in block <TS_SER_TO_PAR[1].ser2par_ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_din_10> (without init value) has a constant value of 0 in block <TS_SER_TO_PAR[2].ser2par_ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_code_2> (without init value) has a constant value of 0 in block <u_spi_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <chan_num_4> (without init value) has a constant value of 0 in block <u_match_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <info_fifo_din_43> (without init value) has a constant value of 0 in block <u0_encrypt_pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <otpram_addrb_6> (without init value) has a constant value of 0 in block <u0_security_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mask_2> of sequential type is unconnected in block <u0_rr_arbiter>.
WARNING:Xst:2677 - Node <buf_out_data_26> of sequential type is unconnected in block <recv_buf>.
WARNING:Xst:2677 - Node <buf_out_data_27> of sequential type is unconnected in block <recv_buf>.
WARNING:Xst:2677 - Node <buf_out_data_28> of sequential type is unconnected in block <recv_buf>.
WARNING:Xst:2677 - Node <buf_out_data_29> of sequential type is unconnected in block <recv_buf>.
WARNING:Xst:2677 - Node <buf_out_data_30> of sequential type is unconnected in block <recv_buf>.
WARNING:Xst:2677 - Node <buf_out_data_31> of sequential type is unconnected in block <recv_buf>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_2> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_3> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_4> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_5> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_6> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_7> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_8> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_2> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_3> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_4> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_5> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_6> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_7> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_8> of sequential type is unconnected in block <u0_ts_filter>.
WARNING:Xst:2677 - Node <chan_num_8> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_9> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_10> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_11> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_12> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_13> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_14> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <chan_num_15> of sequential type is unconnected in block <u_match_buf>.
WARNING:Xst:2677 - Node <filt_bus_address_11> of sequential type is unconnected in block <u0_psi_filter>.
WARNING:Xst:2677 - Node <mask_1> of sequential type is unconnected in block <u0_rr_arbiter2>.
WARNING:Xst:2677 - Node <lpid_i_7> of sequential type is unconnected in block <u0_sfifo_if_3Tuner>.
WARNING:Xst:2677 - Node <pid_idx_7> of sequential type is unconnected in block <u0_sfifo_if_3Tuner>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_0> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_1> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_2> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_3> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_4> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_5> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_6> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_7> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_8> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_9> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_10> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_0> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_1> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_2> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_3> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_4> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_5> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_6> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_7> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_8> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_9> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_10> of sequential type is unconnected in block <u0_ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_0> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_1> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_2> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_4> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_5> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_6> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_7> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_0> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_1> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_2> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_4> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_5> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_6> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_7> of sequential type is unconnected in block <u0_encrypt_cfg>.
WARNING:Xst:2677 - Node <chacha_bypass_index_0> of sequential type is unconnected in block <u0_encrypt_pro>.
WARNING:Xst:2677 - Node <chacha_bypass_index_1> of sequential type is unconnected in block <u0_encrypt_pro>.
WARNING:Xst:2677 - Node <chacha_bypass_index_2> of sequential type is unconnected in block <u0_encrypt_pro>.
WARNING:Xst:2677 - Node <SC_INT_d_2> of sequential type is unconnected in block <u0_sc_interface>.
WARNING:Xst:2404 -  FFs/Latches <fifo_din<15:10>> (without init value) have a constant value of 0 in block <ser2par_1>.
WARNING:Xst:2404 -  FFs/Latches <fifo_din<15:11>> (without init value) have a constant value of 0 in block <ser2par_2>.
WARNING:Xst:2404 -  FFs/Latches <fifo_din<15:12>> (without init value) have a constant value of 0 in block <ser2par_3>.
WARNING:Xst:2404 -  FFs/Latches <chan_num<15:4>> (without init value) have a constant value of 0 in block <match_pack_buf>.
WARNING:Xst:2404 -  FFs/Latches <info_fifo_din<43:43>> (without init value) have a constant value of 0 in block <encrypt_pro>.
WARNING:Xst:2404 -  FFs/Latches <otpram_addrb<8:6>> (without init value) have a constant value of 0 in block <security_module>.

Synthesizing (advanced) Unit <SC_INTERFACE>.
The following registers are absorbed into counter <sck_dv>: 1 register on signal <sck_dv>.
The following registers are absorbed into counter <sc_sw_cnt>: 1 register on signal <sc_sw_cnt>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <get_bit_cnt>: 1 register on signal <get_bit_cnt>.
The following registers are absorbed into counter <etu_cnt>: 1 register on signal <etu_cnt>.
The following registers are absorbed into counter <sradd>: 1 register on signal <sradd>.
The following registers are absorbed into counter <etu_dv>: 1 register on signal <etu_dv>.
The following registers are absorbed into counter <etu_f_cnt>: 1 register on signal <etu_f_cnt>.
Unit <SC_INTERFACE> synthesized (advanced).

Synthesizing (advanced) Unit <TDES_Top>.
INFO:Xst:3231 - The small RAM <Mram__n0116> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TDES_Top> synthesized (advanced).

Synthesizing (advanced) Unit <ca_message_rx>.
The following registers are absorbed into counter <byte_cnt>: 1 register on signal <byte_cnt>.
The following registers are absorbed into counter <ram_raddr>: 1 register on signal <ram_raddr>.
The following registers are absorbed into counter <ram_waddr>: 1 register on signal <ram_waddr>.
Unit <ca_message_rx> synthesized (advanced).

Synthesizing (advanced) Unit <cc_encryption>.
The following registers are absorbed into counter <counter_r64>: 1 register on signal <counter_r64>.
Unit <cc_encryption> synthesized (advanced).

Synthesizing (advanced) Unit <cmd_buffer>.
The following registers are absorbed into counter <write_entry_0>: 1 register on signal <write_entry_0>.
The following registers are absorbed into counter <buf_out_entry_0>: 1 register on signal <buf_out_entry_0>.
The following registers are absorbed into accumulator <write_offset>: 1 register on signal <write_offset>.
Unit <cmd_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <control_new>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <control_new> synthesized (advanced).

Synthesizing (advanced) Unit <descramble_ctl>.
The following registers are absorbed into counter <radd_cnt>: 1 register on signal <radd_cnt>.
The following registers are absorbed into counter <radd<7:0>>: 1 register on signal <radd<7:0>>.
The following registers are absorbed into counter <dbwadd<7:0>>: 1 register on signal <dbwadd<7:0>>.
Unit <descramble_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <do_psi_section>.
The following registers are absorbed into accumulator <write_offset>: 1 register on signal <write_offset>.
The following registers are absorbed into counter <check_address>: 1 register on signal <check_address>.
The following registers are absorbed into counter <info_address>: 1 register on signal <info_address>.
The following registers are absorbed into counter <check_pkt_count>: 1 register on signal <check_pkt_count>.
	Multiplier <Mmult_data_buf_waddr_base> in block <do_psi_section> and adder/subtractor <Madd_data_buf_waddr_base[13]_write_offset[13]_add_197_OUT> in block <do_psi_section> are combined into a MAC<Maddsub_data_buf_waddr_base>.
	Multiplier <Mmult_n0626> in block <do_psi_section> and adder/subtractor <Madd_data_buf_raddr> in block <do_psi_section> are combined into a MAC<Maddsub_n0626>.
	Adder/Subtractor <Madd_n0581> in block <do_psi_section> and  <Maddsub_data_buf_waddr_base> in block <do_psi_section> are combined into a MAC with pre-adder <Maddsub_data_buf_waddr_base1>.
	Adder/Subtractor <Madd_n0589> in block <do_psi_section> and  <Maddsub_n0626> in block <do_psi_section> are combined into a MAC with pre-adder <Maddsub_n06261>.
	The following registers are also absorbed by the MAC with pre-adder: <read_offset> in block <do_psi_section>.
Unit <do_psi_section> synthesized (advanced).

Synthesizing (advanced) Unit <encrypt_pro>.
The following registers are absorbed into accumulator <keyram_raddr>: 1 register on signal <keyram_raddr>.
The following registers are absorbed into counter <sc_byte_cnt>: 1 register on signal <sc_byte_cnt>.
The following registers are absorbed into counter <datram_waddr>: 1 register on signal <datram_waddr>.
The following registers are absorbed into counter <datram_raddr>: 1 register on signal <datram_raddr>.
The following registers are absorbed into counter <keyram_waddr>: 1 register on signal <keyram_waddr>.
Unit <encrypt_pro> synthesized (advanced).

Synthesizing (advanced) Unit <filter_ctrl>.
The following registers are absorbed into counter <search_cnt>: 1 register on signal <search_cnt>.
Unit <filter_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <gen_rst>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <gen_rst> synthesized (advanced).

Synthesizing (advanced) Unit <match_pack_buf>.
The following registers are absorbed into counter <write_entry>: 1 register on signal <write_entry>.
The following registers are absorbed into counter <payload_out_entry>: 1 register on signal <payload_out_entry>.
	Multiplier <Mmult_n0173> in block <match_pack_buf> and adder/subtractor <Madd_n0099_Madd> in block <match_pack_buf> are combined into a MAC<Maddsub_n0173>.
	Multiplier <Mmult_n0182> in block <match_pack_buf> and adder/subtractor <Madd_n0102_Madd> in block <match_pack_buf> are combined into a MAC<Maddsub_n0182>.
Unit <match_pack_buf> synthesized (advanced).

Synthesizing (advanced) Unit <pid_filt_info>.
The following registers are absorbed into counter <t_match_listnum>: 1 register on signal <t_match_listnum>.
The following registers are absorbed into counter <byte_count>: 1 register on signal <byte_count>.
The following registers are absorbed into counter <bus_ram_address>: 1 register on signal <bus_ram_address>.
Unit <pid_filt_info> synthesized (advanced).

Synthesizing (advanced) Unit <pktmux_slfifo>.
The following registers are absorbed into counter <div_cnt>: 1 register on signal <div_cnt>.
Unit <pktmux_slfifo> synthesized (advanced).

Synthesizing (advanced) Unit <quarter_round>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <quarter_round> synthesized (advanced).

Synthesizing (advanced) Unit <rt21_top>.
The following registers are absorbed into counter <led_cnt>: 1 register on signal <led_cnt>.
Unit <rt21_top> synthesized (advanced).

Synthesizing (advanced) Unit <s1_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s1_box> synthesized (advanced).

Synthesizing (advanced) Unit <s2_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s2_box> synthesized (advanced).

Synthesizing (advanced) Unit <s3_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s3_box> synthesized (advanced).

Synthesizing (advanced) Unit <s4_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s4_box> synthesized (advanced).

Synthesizing (advanced) Unit <s5_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s5_box> synthesized (advanced).

Synthesizing (advanced) Unit <s6_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s6_box> synthesized (advanced).

Synthesizing (advanced) Unit <s7_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s7_box> synthesized (advanced).

Synthesizing (advanced) Unit <s8_box>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SPO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <s8_box> synthesized (advanced).

Synthesizing (advanced) Unit <ser2par_1>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <ram_waddr>: 1 register on signal <ram_waddr>.
The following registers are absorbed into counter <ram_raddr>: 1 register on signal <ram_raddr>.
Unit <ser2par_1> synthesized (advanced).

Synthesizing (advanced) Unit <ser2par_2>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <ram_waddr>: 1 register on signal <ram_waddr>.
The following registers are absorbed into counter <ram_raddr>: 1 register on signal <ram_raddr>.
Unit <ser2par_2> synthesized (advanced).

Synthesizing (advanced) Unit <ser2par_3>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <ram_waddr>: 1 register on signal <ram_waddr>.
The following registers are absorbed into counter <ram_raddr>: 1 register on signal <ram_raddr>.
Unit <ser2par_3> synthesized (advanced).

Synthesizing (advanced) Unit <spi_cmd_process>.
The following registers are absorbed into counter <cmd_rest_count>: 1 register on signal <cmd_rest_count>.
The following registers are absorbed into counter <wait_count>: 1 register on signal <wait_count>.
Unit <spi_cmd_process> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <rx_cnt>: 1 register on signal <rx_cnt>.
The following registers are absorbed into counter <tx_cnt>: 1 register on signal <tx_cnt>.
Unit <spi_slave> synthesized (advanced).

Synthesizing (advanced) Unit <sreg>.
The following registers are absorbed into counter <lkey_cnt>: 1 register on signal <lkey_cnt>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
The following registers are absorbed into counter <l>: 1 register on signal <l>.
Unit <sreg> synthesized (advanced).

Synthesizing (advanced) Unit <stream_cipher>.
The following registers are absorbed into counter <step_cnt>: 1 register on signal <step_cnt>.
INFO:Xst:3231 - The small RAM <Mram_s6> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<11>,a<15>,a<20>,a<26>,a<33>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s6>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0582> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<6>,a<12>,a<27>,a<30:29>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_s5> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<18>,a<13>,a<24>,a<31>,a<34>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s5>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_s3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<1>,a<8>,a<19>,a<17>,a<22>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s3>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_s1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<16>,a<2>,a<23>,a<25>,a<36>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s1>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_s4> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<9>,a<3>,a<5>,a<14>,a<32>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s4>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_s2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(a<7>,a<10>,a<21>,a<28>,a<35>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <s2>            |          |
    -----------------------------------------------------------------------
Unit <stream_cipher> synthesized (advanced).

Synthesizing (advanced) Unit <ts_8bit_buffer>.
The following registers are absorbed into counter <write_entry>: 1 register on signal <write_entry>.
The following registers are absorbed into counter <payload_out_entry>: 1 register on signal <payload_out_entry>.
The following registers are absorbed into counter <read_offset>: 1 register on signal <read_offset>.
	Multiplier <Mmult_n0114> in block <ts_8bit_buffer> and adder/subtractor <Madd_buffer_write_baseadd[9]_GND_151_o_add_50_OUT> in block <ts_8bit_buffer> are combined into a MAC<Maddsub_n0114>.
	The following registers are also absorbed by the MAC: <write_offset> in block <ts_8bit_buffer>.
	Multiplier <Mmult_n0205> in block <ts_8bit_buffer> and adder/subtractor <Madd_n0119_Madd> in block <ts_8bit_buffer> are combined into a MAC<Maddsub_n0205>.
Unit <ts_8bit_buffer> synthesized (advanced).
WARNING:Xst:2677 - Node <mask_2> of sequential type is unconnected in block <round_robin_arbiter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_2> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_3> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_4> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_5> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_6> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_7> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_8> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_2> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_3> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_4> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_5> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_6> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_7> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_8> of sequential type is unconnected in block <ts_filter>.
WARNING:Xst:2677 - Node <mask_1> of sequential type is unconnected in block <round_robin_arbiter2>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_0> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_1> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_2> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_3> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_4> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_5> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_6> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_7> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_8> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_9> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_10> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_0> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_1> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_2> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_3> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_4> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_5> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_6> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_7> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_8> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_9> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_10> of sequential type is unconnected in block <ts_descramble>.
WARNING:Xst:2677 - Node <chacha_bypass_index_0> of sequential type is unconnected in block <encrypt_pro>.
WARNING:Xst:2677 - Node <chacha_bypass_index_1> of sequential type is unconnected in block <encrypt_pro>.
WARNING:Xst:2677 - Node <chacha_bypass_index_2> of sequential type is unconnected in block <encrypt_pro>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_0> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_1> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_2> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_4> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_5> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_6> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_1dly_7> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_0> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_1> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_2> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_4> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_5> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_6> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <cbus_addr_2dly_7> of sequential type is unconnected in block <encrypt_cfg>.
WARNING:Xst:2677 - Node <SC_INT_d_2> of sequential type is unconnected in block <SC_INTERFACE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 16x4-bit single-port distributed Read Only RAM        : 1
 32x2-bit single-port distributed Read Only RAM        : 7
 64x4-bit single-port distributed Read Only RAM        : 8
# MACs                                                 : 6
 8x3-to-10-bit MAC                                     : 4
 8x6-to-14-bit MAC with pre-adder                      : 2
# Adders/Subtractors                                   : 105
 12-bit subtractor                                     : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 3
 2-bit subtractor                                      : 2
 3-bit adder                                           : 8
 3-bit subtractor                                      : 4
 32-bit adder                                          : 46
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 8-bit adder                                           : 20
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 3
# Counters                                             : 62
 1-bit up counter                                      : 2
 10-bit up counter                                     : 8
 12-bit up counter                                     : 2
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 3
 3-bit down counter                                    : 2
 3-bit up counter                                      : 14
 4-bit up counter                                      : 12
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 9
 9-bit up counter                                      : 3
# Accumulators                                         : 3
 10-bit up accumulator                                 : 1
 14-bit up loadable accumulator                        : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 7185
 Flip-Flops                                            : 7185
# Comparators                                          : 72
 1-bit comparator not equal                            : 8
 12-bit comparator greater                             : 1
 128-bit comparator equal                              : 1
 13-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 1
 24-bit comparator greater                             : 1
 3-bit comparator greater                              : 5
 4-bit comparator greater                              : 7
 4-bit comparator lessequal                            : 8
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 7
 8-bit comparator greater                              : 18
 8-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 2
# Multiplexers                                         : 1430
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 1142
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 10
 21-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 20
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 40-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 5
 64-bit 4-to-1 multiplexer                             : 1
 64-bit 8-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 127
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 22
# Xors                                                 : 77
 1-bit xor2                                            : 20
 1-bit xor3                                            : 2
 1-bit xor4                                            : 6
 1-bit xor6                                            : 1
 3-bit xor2                                            : 1
 32-bit xor2                                           : 33
 4-bit xor3                                            : 1
 4-bit xor4                                            : 2
 48-bit xor2                                           : 1
 8-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <fifo_din_10> (without init value) has a constant value of 0 in block <ser2par_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_code_2> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <err_code_3> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dbwadd_8> in Unit <descramble_ctl> is equivalent to the following FF/Latch, which will be removed : <radd_8> 
INFO:Xst:2261 - The FF/Latch <lpid_fd> in Unit <sfifo_if_3Tuner> is equivalent to the following FF/Latch, which will be removed : <lend_p> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_0> in Unit <security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_0> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_1> in Unit <security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_1> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_2> in Unit <security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_2> 
INFO:Xst:2261 - The FF/Latch <tdpram_addrb_3> in Unit <security_module> is equivalent to the following FF/Latch, which will be removed : <otpram_addrb_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_ts_mux/FSM_4> on signal <st_curr[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_spi_if/u_spi_cmd/FSM_0> on signal <cmd_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 01010 | 01010
 10001 | 10001
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00111 | 00111
 01000 | 01000
 01001 | 01001
 00110 | 00110
 01011 | 01011
 01110 | 01110
 01100 | 01100
 01101 | 01101
 01111 | 01111
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_spi_if/u_spi_cmd/FSM_1> on signal <bus_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_spi_if/u_spi_cmd/recv_buf/FSM_2> on signal <write_buffer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_spi_if/u_spi_cmd/recv_buf/FSM_3> on signal <buf_out_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_ts_filter/u0_filter_ctrl/FSM_6> on signal <st_curr[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_ts_filter/u0_filter_ctrl/FSM_5> on signal <pid_match_type[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_pid_filter/u_pid_filt_info/FSM_14> on signal <match_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_pid_filter/u_match_buf/FSM_15> on signal <payload_out_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_pid_filter/u_match_buf/FSM_16> on signal <write_buffer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_psi_section/FSM_18> on signal <payload_out_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1011  | 1011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_psi_section/FSM_19> on signal <pid_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1110  | 1110
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1010  | 1010
 1001  | 1001
 1111  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_psi_section/FSM_17> on signal <update_sect_status[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_bus_read_buf/FSM_20> on signal <write_buffer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_psi_filter/u_bus_read_buf/FSM_21> on signal <payload_out_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_pktmux_slfifo/FSM_10> on signal <st_curr[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_ts_descramble/u0_descramble_ctl/FSM_8> on signal <ds_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 011
 001000 | 010
 010000 | 110
 100000 | 111
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_ts_descramble/u0_dsc3/u0_sreg/FSM_7> on signal <sreg_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_encrypt_pro/FSM_9> on signal <st_curr[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_security_module/FSM_11> on signal <st_curr[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000100 | 000100
 000010 | 000010
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_security_module/u0_TDES_Top/u0_state_encrypt/u0_control_new/FSM_12> on signal <etat[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000001 | 000000001
 000000010 | 000000010
 000000100 | 000000100
 000001000 | 000001000
 000010000 | 000010000
 000100000 | 000100000
 001000000 | 001000000
 010000000 | 010000000
 100000000 | 100000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0_sc_interface/FSM_13> on signal <sc_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 10000 | 10000
 00010 | 00010
 00001 | 00001
 00100 | 00100
 01000 | 01000
-------------------
WARNING:Xst:1710 - FF/Latch <err_code_4> (without init value) has a constant value of 1 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <err_code_7> (without init value) has a constant value of 1 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rec_buf_data_26> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rec_buf_data_27> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rec_buf_data_28> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rec_buf_data_29> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rec_buf_data_30> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rec_buf_data_31> (without init value) has a constant value of 0 in block <spi_cmd_process>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Maddsub_n01141_0> (without init value) has a constant value of 0 in block <ts_8bit_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_scram_1> (without init value) has a constant value of 0 in block <sfifo_if_3Tuner>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_din_10> (without init value) has a constant value of 0 in block <ca_message_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_din_11> (without init value) has a constant value of 0 in block <ca_message_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_din_12> (without init value) has a constant value of 0 in block <ca_message_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_din_13> (without init value) has a constant value of 0 in block <ca_message_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_din_14> (without init value) has a constant value of 0 in block <ca_message_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_din_15> (without init value) has a constant value of 0 in block <ca_message_rx>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance u0_clk_rst/u0_pll_60m/pll_base_inst in unit u0_clk_rst/u0_pll_60m/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <err_code_1> in Unit <spi_cmd_process> is equivalent to the following 2 FFs/Latches, which will be removed : <err_code_5> <err_code_6> 
INFO:Xst:2261 - The FF/Latch <write_offset_0> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_8> 
INFO:Xst:2261 - The FF/Latch <write_offset_1> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_7> 
INFO:Xst:2261 - The FF/Latch <write_offset_2> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_6> 
INFO:Xst:2261 - The FF/Latch <write_offset_3> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_5> 
INFO:Xst:2261 - The FF/Latch <write_offset_4> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_4> 
INFO:Xst:2261 - The FF/Latch <write_offset_5> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_3> 
INFO:Xst:2261 - The FF/Latch <write_offset_6> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_2> 
INFO:Xst:2261 - The FF/Latch <write_offset_7> in Unit <ts_8bit_buffer> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01141_1> 

Optimizing unit <reg32> ...

Optimizing unit <ov32> ...

Optimizing unit <rt21_top> ...

Optimizing unit <ts_mux> ...

Optimizing unit <round_robin_arbiter> ...

Optimizing unit <ser2par_1> ...

Optimizing unit <ser2par_2> ...

Optimizing unit <ser2par_3> ...

Optimizing unit <spi_cmd_process> ...

Optimizing unit <crc16_d8> ...

Optimizing unit <cmd_buffer> ...

Optimizing unit <spi_slave> ...

Optimizing unit <ts_filter> ...

Optimizing unit <filter_ctrl> ...

Optimizing unit <pid_filter_top> ...

Optimizing unit <pid_filt_info> ...

Optimizing unit <match_pack_buf> ...

Optimizing unit <do_psi_section> ...
WARNING:Xst:1710 - FF/Latch <info_writedata_29> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <info_writedata_30> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <info_writedata_31> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <info_writedata_23> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <info_writedata_29> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <info_writedata_30> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <info_writedata_31> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <update_point_len_7> (without init value) has a constant value of 0 in block <do_psi_section>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ts_8bit_buffer> ...

Optimizing unit <pktmux_slfifo> ...

Optimizing unit <cbus_demux> ...

Optimizing unit <cpu_if> ...

Optimizing unit <ts_descramble> ...

Optimizing unit <descramble_ctl> ...

Optimizing unit <key_schedule> ...

Optimizing unit <block_decipher> ...

Optimizing unit <stream_cipher> ...

Optimizing unit <sreg> ...

Optimizing unit <sfifo_if_3Tuner> ...

Optimizing unit <pkt_eypt> ...

Optimizing unit <encrypt_pro> ...
INFO:Xst:2261 - The FF/Latch <ts_eop> in Unit <encrypt_pro> is equivalent to the following FF/Latch, which will be removed : <st_curr_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <ts_eop> in Unit <encrypt_pro> is equivalent to the following FF/Latch, which will be removed : <st_curr_FSM_FFd1> 

Optimizing unit <encrypt_cfg> ...

Optimizing unit <cc_encryption> ...

Optimizing unit <plus_xor> ...
WARNING:Xst:1710 - FF/Latch <quarter_round2_col4/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col3/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col2/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col3/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col1/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col4/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col2/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col1/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <quarter_round2_col4/counter_1> in Unit <plus_xor> is equivalent to the following 15 FFs/Latches, which will be removed : <quarter_round2_col4/counter_2> <quarter_round2_col3/counter_1> <quarter_round2_col3/counter_2> <quarter_round2_col2/counter_1> <quarter_round2_col2/counter_2> <quarter_round1_col3/counter_1> <quarter_round1_col3/counter_2> <quarter_round2_col1/counter_1> <quarter_round2_col1/counter_2> <quarter_round1_col4/counter_1> <quarter_round1_col4/counter_2> <quarter_round1_col2/counter_1> <quarter_round1_col2/counter_2> <quarter_round1_col1/counter_1> <quarter_round1_col1/counter_2> 
WARNING:Xst:1710 - FF/Latch <quarter_round2_col4/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <quarter_round1_col1/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col1/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col1/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col2/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col2/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col2/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col4/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col4/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col4/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col1/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col1/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col1/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col3/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col3/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round1_col3/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col2/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col2/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col2/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col3/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col3/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col3/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col4/counter_3> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col4/counter_2> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <quarter_round2_col4/counter_1> (without init value) has a constant value of 0 in block <plus_xor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ca_message_rx> ...

Optimizing unit <security_module> ...

Optimizing unit <TDES_Top> ...

Optimizing unit <roundfunc> ...

Optimizing unit <shifter> ...

Optimizing unit <control_new> ...

Optimizing unit <SC_INTERFACE> ...
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_31> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_30> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_29> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_28> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_27> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_26> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_reg_31> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_reg_30> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_reg_29> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_reg_28> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_reg_27> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/buffer_writedata_reg_26> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u0_spi_if/u_spi_cmd/recv_buf/buf_out_data_31> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_spi_if/u_spi_cmd/recv_buf/buf_out_data_30> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_spi_if/u_spi_cmd/recv_buf/buf_out_data_29> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_spi_if/u_spi_cmd/recv_buf/buf_out_data_28> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_spi_if/u_spi_cmd/recv_buf/buf_out_data_27> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_spi_if/u_spi_cmd/recv_buf/buf_out_data_26> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_psi_filter/filt_bus_read> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_psi_filter/filt_bus_address_11> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_cbus_demux/camms_cbus_oe> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_ts_descramble/u0_dsc3/u0_b_cipher/u0_key_schedule/block_end> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_ts_descramble/u0_dsc3/u0_stream_cipher/cb_valid> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_ts_descramble/u0_sfifo_if_3Tuner/pid_idx_7> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_i_7> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_56> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_48> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_40> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_32> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_24> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_16> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_8> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key2_0> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_56> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_48> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_40> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_32> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_24> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_16> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_8> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/key1_0> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_120> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_112> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_104> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_96> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_88> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_80> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_72> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_64> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_56> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_48> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_40> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_32> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_24> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_16> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_8> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:2677 - Node <u0_security_module/dsk_key_0> of sequential type is unconnected in block <rt21_top>.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/rec_type_7> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/rec_type_5> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/rec_type_3> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_spi_if/u_spi_cmd/rec_type_2> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u0_psi_filter/u_pid_filter/u_pid_filt_info/t_match_listnum_7> (without init value) has a constant value of 0 in block <rt21_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col1/counter_0> in Unit <rt21_top> is equivalent to the following 7 FFs/Latches, which will be removed : <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col2/counter_0> <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col4/counter_0> <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/counter_0> <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col3/counter_0> <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col2/counter_0> <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col3/counter_0> <u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col4/counter_0> 
INFO:Xst:2261 - The FF/Latch <led_cnt_0> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <u0_sc_interface/sck_dv_0> 
INFO:Xst:2261 - The FF/Latch <led_cnt_1> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <u0_sc_interface/sck_dv_1> 
INFO:Xst:2261 - The FF/Latch <u0_spi_if/u_spi_cmd/recv_buf/write_entry_0> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <u0_spi_if/u_spi_cmd/recv_buf/entry_written_tgl> 
INFO:Xst:2261 - The FF/Latch <u0_sc_interface/sck_dv_2> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <led_cnt_2> 
INFO:Xst:2261 - The FF/Latch <u0_spi_if/u_spi_cmd/rec_type_4> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <u0_spi_if/u_spi_cmd/rec_type_6> 
INFO:Xst:2261 - The FF/Latch <u0_ts_descramble/u0_sfifo_if_3Tuner/cur_scram_0> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <u0_ts_descramble/u0_sfifo_if_3Tuner/lpid_fd> 
INFO:Xst:3203 - The FF/Latch <u0_sc_interface/get_data_bit> in Unit <rt21_top> is the opposite to the following FF/Latch, which will be removed : <u0_sc_interface/wait_start_bit> 
INFO:Xst:2261 - The FF/Latch <u0_pkt_eypt/eyptram_wren> in Unit <rt21_top> is equivalent to the following FF/Latch, which will be removed : <u0_encrypt_pro/info_fifo_wren> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rt21_top, actual ratio is 134.
Optimizing block <rt21_top> to meet ratio 100 (+ 5) of 2278 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <rt21_top>, final ratio is 130.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u0_pktmux_slfifo/fifo_8k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop u0_psi_filter/u_pid_filter/u_pid_filt_info/info_ram_address_0 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <rt21_top> :
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_valid_delay_8>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_71>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_70>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_69>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_68>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_67>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_66>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_65>.
	Found 9-bit shift register for signal <u0_psi_filter/u_psi_section/in_data_delay_64>.
	Found 5-bit shift register for signal <u0_cbus_demux/cbus_addr_5dly_3>.
	Found 5-bit shift register for signal <u0_cbus_demux/cbus_addr_5dly_2>.
	Found 5-bit shift register for signal <u0_cbus_demux/cbus_addr_5dly_1>.
	Found 5-bit shift register for signal <u0_cbus_demux/cbus_addr_5dly_0>.
	Found 5-bit shift register for signal <u0_cbus_demux/cbus_oe_dly_4>.
Unit <rt21_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7484
 Flip-Flops                                            : 7484
# Shift Registers                                      : 14
 5-bit shift register                                  : 5
 9-bit shift register                                  : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rt21_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11055
#      GND                         : 4
#      INV                         : 119
#      LUT1                        : 321
#      LUT2                        : 1180
#      LUT3                        : 2183
#      LUT4                        : 820
#      LUT5                        : 1031
#      LUT6                        : 1512
#      MUXCY                       : 1894
#      MUXF7                       : 84
#      MUXF8                       : 24
#      VCC                         : 3
#      XORCY                       : 1880
# FlipFlops/Latches                : 7756
#      FD                          : 172
#      FDC                         : 966
#      FDCE                        : 1943
#      FDE                         : 1060
#      FDP                         : 25
#      FDPE                        : 110
#      FDR                         : 603
#      FDRE                        : 2860
#      FDS                         : 7
#      LD                          : 10
# RAMS                             : 5
#      RAMB16BWER                  : 4
#      RAMB8BWER                   : 1
# Shift Registers                  : 14
#      SRLC16E                     : 14
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 57
#      IBUF                        : 18
#      IBUFG                       : 4
#      IOBUF                       : 9
#      OBUF                        : 18
#      OBUFT                       : 8
# DSPs                             : 2
#      DSP48A1                     : 2
# Others                           : 32
#      asyncfifo_w16d16            : 3
#      asyncram_w21d128            : 1
#      asyncram_w8d1024            : 3
#      chacha_maskram_tdpw8d128    : 1
#      cw_ram                      : 1
#      ddp_ram_d32_w32             : 1
#      fifo_w8_d1024               : 1
#      otpram_w8d512               : 1
#      PLL_ADV                     : 1
#      sbox_rom                    : 1
#      sdp_ram_d1024_w8            : 2
#      sdp_ram_d12288_w8           : 1
#      sdp_ram_d128_w128           : 1
#      sdp_ram_d512_w32            : 1
#      sdpram_w16d512              : 1
#      sdpram_w8d1024              : 1
#      sdpram_w8d128               : 1
#      sdpram_w8d32                : 1
#      sdpram_w8d4096              : 1
#      sdpram_w8d512               : 2
#      syncfifo_w16d16             : 1
#      syncfifo_w44d32             : 1
#      tdpram_w8d128               : 1
#      tdpram_w8d2048              : 2
#      tdpram_w8d32                : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            7756  out of  18224    42%  
 Number of Slice LUTs:                 7180  out of   9112    78%  
    Number used as Logic:              7166  out of   9112    78%  
    Number used as Memory:               14  out of   2176     0%  
       Number used as SRL:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10132
   Number with an unused Flip Flop:    2376  out of  10132    23%  
   Number with an unused LUT:          2952  out of  10132    29%  
   Number of fully used LUT-FF pairs:  4804  out of  10132    47%  
   Number of unique control sets:       251

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  57  out of    186    30%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRL/BUFHCEs:         8  out of     16    50%  
 Number of DSP48A1s:                      2  out of     32     6%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)                                | Load  |
-------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
clk_27m                                                                                    | IBUFG                                                | 25    |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3                                                | BUFG                                                 | 249   |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2                                                | BUFG                                                 | 1293  |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1                                                | BUFG                                                 | 110   |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0                                                | BUFG                                                 | 5773  |
tuner_tsclk<0>                                                                             | IBUFG                                                | 73    |
tuner_tsclk<1>                                                                             | IBUFG+BUFG                                           | 74    |
tuner_tsclk<2>                                                                             | IBUFG+BUFG                                           | 74    |
u0_security_module/u0_TDES_Top/Mram__n01163(u0_security_module/u0_TDES_Top/Mram__n011631:O)| NONE(*)(u0_security_module/u0_TDES_Top/output_ok_reg)| 10    |
u0_sc_interface/sck_dv_2                                                                   | BUFG                                                 | 99    |
-------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.455ns (Maximum Frequency: 105.764MHz)
   Minimum input arrival time before clock: 7.400ns
   Maximum output required time after clock: 8.776ns
   Maximum combinational path delay: 6.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_27m'
  Clock period: 5.954ns (frequency: 167.954MHz)
  Total number of paths / destination ports: 775 / 49
-------------------------------------------------------------------------
Delay:               5.954ns (Levels of Logic = 3)
  Source:            u0_clk_rst/u0_gen_rst/counter_11 (FF)
  Destination:       u0_clk_rst/u0_gen_rst/counter_0 (FF)
  Source Clock:      clk_27m rising
  Destination Clock: clk_27m rising

  Data Path: u0_clk_rst/u0_gen_rst/counter_11 to u0_clk_rst/u0_gen_rst/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  u0_clk_rst/u0_gen_rst/counter_11 (u0_clk_rst/u0_gen_rst/counter_11)
     LUT6:I0->O            1   0.254   0.910  u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32 (u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o31)
     LUT6:I3->O            1   0.235   0.910  u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o33 (u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o32)
     LUT5:I2->O           25   0.235   1.402  u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o34 (u0_clk_rst/u0_gen_rst/counter[23]_GND_13_o_LessThan_7_o)
     FDCE:CE                   0.302          u0_clk_rst/u0_gen_rst/counter_0
    ----------------------------------------
    Total                      5.954ns (1.551ns logic, 4.403ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3'
  Clock period: 7.970ns (frequency: 125.471MHz)
  Total number of paths / destination ports: 4945 / 606
-------------------------------------------------------------------------
Delay:               7.970ns (Levels of Logic = 5)
  Source:            u0_spi_if/u_spi_cmd/addr_len_3 (FF)
  Destination:       u0_spi_if/u_spi_cmd/len_count_7 (FF)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3 rising
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3 rising

  Data Path: u0_spi_if/u_spi_cmd/addr_len_3 to u0_spi_if/u_spi_cmd/len_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  u0_spi_if/u_spi_cmd/addr_len_3 (u0_spi_if/u_spi_cmd/addr_len_3)
     LUT6:I0->O            1   0.254   0.790  u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o82 (u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o81)
     LUT6:I4->O            9   0.250   0.976  u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o83 (u0_spi_if/u_spi_cmd/len_count[7]_addr_len[7]_equal_51_o)
     LUT4:I3->O           19   0.254   1.261  u0_spi_if/u_spi_cmd/_n1070_inv21 (u0_spi_if/u_spi_cmd/_n1070_inv2)
     LUT6:I5->O            2   0.254   0.726  u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o111 (u0_spi_if/u_spi_cmd/Mmux_cmd_state[4]_GND_23_o_Mux_110_o11)
     LUT6:I5->O            8   0.254   0.943  u0_spi_if/u_spi_cmd/_n0816_inv (u0_spi_if/u_spi_cmd/_n0816_inv)
     FDCE:CE                   0.302          u0_spi_if/u_spi_cmd/len_count_0
    ----------------------------------------
    Total                      7.970ns (2.093ns logic, 5.877ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2'
  Clock period: 9.455ns (frequency: 105.764MHz)
  Total number of paths / destination ports: 33918 / 2851
-------------------------------------------------------------------------
Delay:               9.455ns (Levels of Logic = 1)
  Source:            u0_psi_filter/u_psi_section/pkt_num_0 (FF)
  Destination:       u0_psi_filter/u_psi_section/data_buf_waddr_13 (FF)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2 rising
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2 rising

  Data Path: u0_psi_filter/u_psi_section/pkt_num_0 to u0_psi_filter/u_psi_section/data_buf_waddr_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   0.840  u0_psi_filter/u_psi_section/pkt_num_0 (u0_psi_filter/u_psi_section/pkt_num_0)
     DSP48A1:B0->P13       1   7.335   0.681  u0_psi_filter/u_psi_section/Maddsub_data_buf_waddr_base1 (u0_psi_filter/u_psi_section/data_buf_waddr_base[13]_write_offset[13]_add_197_OUT<13>)
     FDCE:D                    0.074          u0_psi_filter/u_psi_section/data_buf_waddr_13
    ----------------------------------------
    Total                      9.455ns (7.934ns logic, 1.521ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1'
  Clock period: 4.965ns (frequency: 201.410MHz)
  Total number of paths / destination ports: 792 / 279
-------------------------------------------------------------------------
Delay:               4.965ns (Levels of Logic = 3)
  Source:            u0_pktmux_slfifo/div_cnt_0 (FF)
  Destination:       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12 (FF)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1 rising
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1 rising

  Data Path: u0_pktmux_slfifo/div_cnt_0 to u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.271  u0_pktmux_slfifo/div_cnt_0 (u0_pktmux_slfifo/div_cnt_0)
     LUT5:I0->O            6   0.254   0.984  u0_pktmux_slfifo/fifo_rden11 (u0_pktmux_slfifo/fifo_rden)
     begin scope: 'u0_pktmux_slfifo/fifo_8k:rd_en'
     LUT2:I0->O           24   0.250   1.379  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     FDPE:CE                   0.302          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1
    ----------------------------------------
    Total                      4.965ns (1.331ns logic, 3.634ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0'
  Clock period: 9.424ns (frequency: 106.115MHz)
  Total number of paths / destination ports: 180574305 / 15150
-------------------------------------------------------------------------
Delay:               9.424ns (Levels of Logic = 100)
  Source:            u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col1/out_a_0 (FF)
  Destination:       u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/out_b_6 (FF)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0 rising
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0 rising

  Data Path: u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col1/out_a_0 to u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/out_b_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.790  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col1/out_a_0 (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round1_col1/out_a_0)
     LUT2:I0->O            1   0.250   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_lut<0> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<0> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<1> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<2> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<3> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<4> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<5> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<6> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<7> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<8> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<9> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<10> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<11> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<12> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<13> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<14> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<15> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<16> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<17> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<18> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<19> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<20> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<21> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<22> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<23> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<24> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<25> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<26> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<27> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<28> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<29> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<30> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_cy<30>)
     XORCY:CI->O           4   0.206   0.804  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_a_xor<31> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/temp1_a<31>)
     LUT3:I2->O            1   0.254   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_lut<15> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_lut<15>)
     MUXCY:S->O            1   0.215   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<15> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<16> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<17> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<18> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<19> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<20> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<21> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<22> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<23> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<24> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<25> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<26> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<27> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<28> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<29> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<30> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_cy<30>)
     XORCY:CI->O           3   0.206   0.766  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp1_c_xor<31> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/temp1_c<31>)
     LUT3:I2->O            1   0.254   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_lut<11> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_lut<11>)
     MUXCY:S->O            1   0.215   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<11> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<12> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<13> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<14> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<15> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<16> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<17> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<18> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<19> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<20> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<21> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<22> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<23> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<24> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<25> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<26> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<27> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<28> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<29> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<30> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_cy<30>)
     XORCY:CI->O           3   0.206   0.766  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_a_xor<31> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/temp2_a<31>)
     LUT4:I3->O            1   0.254   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_lut<7> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_lut<7>)
     MUXCY:S->O            1   0.215   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<7> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<8> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<9> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<10> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<11> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<12> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<13> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<14> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<15> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<16> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<17> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<18> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<19> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<20> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<21> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<22> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<23> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<24> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<25> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<26> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<27> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<28> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<29> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<30> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_cy<30>)
     XORCY:CI->O           2   0.206   0.726  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/Madd_temp2_c_xor<31> (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/temp2_c<31>)
     LUT3:I2->O            1   0.254   0.000  u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/temp<31>1 (u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/temp<31>)
     FDRE:D                    0.074          u0_encrypt_pro/u0_cc_encryption/plus_xor_ins1/quarter_round2_col1/out_b_6
    ----------------------------------------
    Total                      9.424ns (5.572ns logic, 3.852ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tuner_tsclk<0>'
  Clock period: 7.259ns (frequency: 137.760MHz)
  Total number of paths / destination ports: 738 / 122
-------------------------------------------------------------------------
Delay:               7.259ns (Levels of Logic = 5)
  Source:            u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 (FF)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_7 (FF)
  Source Clock:      tuner_tsclk<0> rising
  Destination Clock: tuner_tsclk<0> rising

  Data Path: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.069  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5 (u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_5)
     LUT3:I0->O            1   0.235   0.682  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4_SW0 (N10)
     LUT6:I5->O            3   0.254   0.766  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/out4 (u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt[7]_PWR_23_o_equal_41_o)
     LUT5:I4->O            1   0.254   0.682  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2_SW0 (N12)
     LUT6:I5->O           11   0.254   1.039  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2 (u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv2)
     LUT3:I2->O            8   0.254   0.943  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv1 (u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/_n0248_inv)
     FDCE:CE                   0.302          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/byte_cnt_0
    ----------------------------------------
    Total                      7.259ns (2.078ns logic, 5.181ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tuner_tsclk<1>'
  Clock period: 7.259ns (frequency: 137.760MHz)
  Total number of paths / destination ports: 739 / 123
-------------------------------------------------------------------------
Delay:               7.259ns (Levels of Logic = 5)
  Source:            u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (FF)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7 (FF)
  Source Clock:      tuner_tsclk<1> rising
  Destination Clock: tuner_tsclk<1> rising

  Data Path: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.069  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5 (u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_5)
     LUT3:I0->O            1   0.235   0.682  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4_SW0 (N38)
     LUT6:I5->O            3   0.254   0.766  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/out4 (u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt[7]_PWR_26_o_equal_41_o)
     LUT5:I4->O            1   0.254   0.682  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2_SW0 (N40)
     LUT6:I5->O           11   0.254   1.039  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2 (u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv2)
     LUT3:I2->O            8   0.254   0.943  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv1 (u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/_n0240_inv)
     FDCE:CE                   0.302          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/byte_cnt_0
    ----------------------------------------
    Total                      7.259ns (2.078ns logic, 5.181ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tuner_tsclk<2>'
  Clock period: 7.259ns (frequency: 137.760MHz)
  Total number of paths / destination ports: 739 / 123
-------------------------------------------------------------------------
Delay:               7.259ns (Levels of Logic = 5)
  Source:            u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (FF)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_7 (FF)
  Source Clock:      tuner_tsclk<2> rising
  Destination Clock: tuner_tsclk<2> rising

  Data Path: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.069  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5 (u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_5)
     LUT3:I0->O            1   0.235   0.682  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4_SW0 (N66)
     LUT6:I5->O            3   0.254   0.766  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/out4 (u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt[7]_PWR_27_o_equal_41_o)
     LUT5:I4->O            1   0.254   0.682  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2_SW0 (N68)
     LUT6:I5->O           11   0.254   1.039  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2 (u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv2)
     LUT3:I2->O            8   0.254   0.943  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv1 (u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/_n0240_inv)
     FDCE:CE                   0.302          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/byte_cnt_0
    ----------------------------------------
    Total                      7.259ns (2.078ns logic, 5.181ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0_sc_interface/sck_dv_2'
  Clock period: 7.476ns (frequency: 133.761MHz)
  Total number of paths / destination ports: 2909 / 235
-------------------------------------------------------------------------
Delay:               7.476ns (Levels of Logic = 4)
  Source:            u0_sc_interface/etu_dv_0 (FF)
  Destination:       u0_sc_interface/db_out_7 (FF)
  Source Clock:      u0_sc_interface/sck_dv_2 rising
  Destination Clock: u0_sc_interface/sck_dv_2 rising

  Data Path: u0_sc_interface/etu_dv_0 to u0_sc_interface/db_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.234  u0_sc_interface/etu_dv_0 (u0_sc_interface/etu_dv_0)
     LUT6:I1->O            2   0.254   0.834  u0_sc_interface/Mmux_etu_f111 (u0_sc_interface/Mmux_etu_f11)
     LUT5:I3->O           13   0.250   1.098  u0_sc_interface/Mmux_etu_f11 (u0_sc_interface/Mmux_etu_f1)
     LUT4:I3->O           13   0.254   1.528  u0_sc_interface/Mmux_etu_f14 (u0_sc_interface/etu_f)
     LUT5:I0->O            8   0.254   0.943  u0_sc_interface/_n0621_inv1 (u0_sc_interface/_n0621_inv)
     FDCE:CE                   0.302          u0_sc_interface/db_out_0
    ----------------------------------------
    Total                      7.476ns (1.839ns logic, 5.637ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_27m'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.125ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       u0_clk_rst/u0_gen_rst/rst_o (FF)
  Destination Clock: clk_27m rising

  Data Path: rst_n to u0_clk_rst/u0_gen_rst/rst_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             25   0.255   1.402  rst_n_inv1_INV_0 (rst_n_inv)
     FDCE:CLR                  0.459          u0_clk_rst/u0_gen_rst/counter_0
    ----------------------------------------
    Total                      4.125ns (2.042ns logic, 2.083ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 826 / 264
-------------------------------------------------------------------------
Offset:              6.201ns (Levels of Logic = 4)
  Source:            u0_encrypt_pro/u0_chacha_bypass_counter_ram:doutb<2> (PAD)
  Destination:       u0_encrypt_pro/pkt_counter_ram_dina_7 (FF)
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0 rising

  Data Path: u0_encrypt_pro/u0_chacha_bypass_counter_ram:doutb<2> to u0_encrypt_pro/pkt_counter_ram_dina_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    sdpram_w8d128:doutb<2>    4   0.000   1.032  u0_encrypt_pro/u0_chacha_bypass_counter_ram (u0_encrypt_pro/pkt_counter_ram_doutb<2>)
     LUT3:I0->O            4   0.235   1.032  u0_encrypt_pro/Mmux_pkt_counter_ram_dina[7]_GND_59_o_mux_176_OUT421 (u0_encrypt_pro/Mmux_pkt_counter_ram_dina[7]_GND_59_o_mux_176_OUT42)
     LUT6:I3->O            2   0.235   0.726  u0_encrypt_pro/chacha_bypass_index[3]_GND_59_o_AND_291_o11 (u0_encrypt_pro/chacha_bypass_index[3]_GND_59_o_AND_291_o1)
     LUT6:I5->O            2   0.254   1.156  u0_encrypt_pro/GND_59_o_GND_59_o_MUX_750_o21 (u0_encrypt_pro/GND_59_o_GND_59_o_MUX_750_o2)
     LUT6:I1->O            9   0.254   0.975  u0_encrypt_pro/GND_59_o_GND_59_o_MUX_750_o1 (u0_encrypt_pro/GND_59_o_GND_59_o_MUX_750_o)
     FDCE:CE                   0.302          u0_encrypt_pro/pkt_counter_ram_dina_0
    ----------------------------------------
    Total                      6.201ns (1.280ns logic, 4.921ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 6055 / 453
-------------------------------------------------------------------------
Offset:              7.400ns (Levels of Logic = 47)
  Source:            u0_psi_filter/u_pid_filter/u_pid_filt_info/map_ram:doutb<0> (PAD)
  Destination:       u0_psi_filter/u_pid_filter/u_pid_filt_info/info_ram_address_6 (FF)
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2 rising

  Data Path: u0_psi_filter/u_pid_filter/u_pid_filt_info/map_ram:doutb<0> to u0_psi_filter/u_pid_filter/u_pid_filt_info/info_ram_address_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    sdp_ram_d128_w128:doutb<0>    3   0.000   1.042  u0_psi_filter/u_pid_filter/u_pid_filt_info/map_ram (u0_psi_filter/u_pid_filter/u_pid_filt_info/info_ram_readdata<0>)
     LUT4:I0->O            1   0.254   1.112  u0_psi_filter/u_pid_filter/u_pid_filt_info/d_match_info<0>21 (u0_psi_filter/u_pid_filter/u_pid_filt_info/d_match_info<0>)
     LUT6:I1->O            1   0.254   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_lut<0> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<0> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<1> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<2> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<3> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<4> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<5> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<6> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<7> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<8> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<9> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<10> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<11> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<12> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<13> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<14> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<15> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<16> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<17> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<18> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<19> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<20> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<21> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<22> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<23> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<24> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<25> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<26> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<27> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<28> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<29> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<30> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<31> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<32> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<33> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<34> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<35> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<36> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<37> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<38> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<39> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<40> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<41> (u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<41>)
     MUXCY:CI->O           4   0.235   0.804  u0_psi_filter/u_pid_filter/u_pid_filt_info/Mcompar_s_match_info[127]_d_match_info[127]_equal_49_o_cy<42> (u0_psi_filter/u_pid_filter/u_pid_filt_info/s_match_info[127]_d_match_info[127]_equal_49_o)
     LUT6:I5->O            1   0.254   0.682  u0_psi_filter/u_pid_filter/u_pid_filt_info/_n1157_inv3_SW1 (N693)
     LUT5:I4->O           11   0.254   1.038  u0_psi_filter/u_pid_filter/u_pid_filt_info/_n1157_inv3 (u0_psi_filter/u_pid_filter/u_pid_filt_info/_n1157_inv)
     FDCE:CE                   0.302          u0_psi_filter/u_pid_filter/u_pid_filt_info/info_ram_address_0
    ----------------------------------------
    Total                      7.400ns (2.722ns logic, 4.678ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tuner_tsclk<0>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            tuner_tsdata<0> (PAD)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/d_1dly (FF)
  Destination Clock: tuner_tsclk<0> rising

  Data Path: tuner_tsdata<0> to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/d_1dly
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  tuner_tsdata_0_IBUF (tuner_tsdata_0_IBUF)
     FDC:D                     0.074          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/d_1dly
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tuner_tsclk<1>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            tuner_tsdata<1> (PAD)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/d_1dly (FF)
  Destination Clock: tuner_tsclk<1> rising

  Data Path: tuner_tsdata<1> to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/d_1dly
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  tuner_tsdata_1_IBUF (tuner_tsdata_1_IBUF)
     FDC:D                     0.074          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/d_1dly
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tuner_tsclk<2>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            tuner_tsdata<2> (PAD)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/d_1dly (FF)
  Destination Clock: tuner_tsclk<2> rising

  Data Path: tuner_tsdata<2> to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/d_1dly
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  tuner_tsdata_2_IBUF (tuner_tsdata_2_IBUF)
     FDC:D                     0.074          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/d_1dly
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              3.410ns (Levels of Logic = 2)
  Source:            u0_spi_if/u_spi_cmd/out_state_fifo:valid (PAD)
  Destination:       u0_spi_if/u_spi_cmd/len_count_7 (FF)
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3 rising

  Data Path: u0_spi_if/u_spi_cmd/out_state_fifo:valid to u0_spi_if/u_spi_cmd/len_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    fifo_w8_d1024:valid    3   0.000   0.766  u0_spi_if/u_spi_cmd/out_state_fifo (u0_spi_if/u_spi_cmd/rsp_fifo_valid)
     LUT4:I3->O            1   0.254   0.910  u0_spi_if/u_spi_cmd/_n0816_inv_SW0 (N84)
     LUT6:I3->O            8   0.235   0.943  u0_spi_if/u_spi_cmd/_n0816_inv (u0_spi_if/u_spi_cmd/_n0816_inv)
     FDCE:CE                   0.302          u0_spi_if/u_spi_cmd/len_count_0
    ----------------------------------------
    Total                      3.410ns (0.791ns logic, 2.619ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              5.263ns (Levels of Logic = 4)
  Source:            sl_flag<1> (PAD)
  Destination:       u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12 (FF)
  Destination Clock: u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1 rising

  Data Path: sl_flag<1> to u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sl_flag_1_IBUF (tport_OBUF)
     LUT5:I4->O            6   0.254   0.984  u0_pktmux_slfifo/fifo_rden11 (u0_pktmux_slfifo/fifo_rden)
     begin scope: 'u0_pktmux_slfifo/fifo_8k:rd_en'
     LUT2:I0->O           24   0.250   1.379  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     FDPE:CE                   0.302          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1
    ----------------------------------------
    Total                      5.263ns (2.134ns logic, 3.129ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_sc_interface/sck_dv_2'
  Total number of paths / destination ports: 17 / 16
-------------------------------------------------------------------------
Offset:              3.777ns (Levels of Logic = 3)
  Source:            sc_data (PAD)
  Destination:       u0_sc_interface/no_response (FF)
  Destination Clock: u0_sc_interface/sck_dv_2 rising

  Data Path: sc_data to u0_sc_interface/no_response
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           9   1.328   0.976  sc_data_IOBUF (N582)
     LUT6:I5->O            1   0.254   0.910  u0_sc_interface/_n0595_inv1 (u0_sc_interface/_n0595_inv)
     LUT3:I0->O            1   0.235   0.000  u0_sc_interface/no_response_rstpot (u0_sc_interface/no_response_rstpot)
     FDC:D                     0.074          u0_sc_interface/no_response
    ----------------------------------------
    Total                      3.777ns (1.891ns logic, 1.886ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 2)
  Source:            u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       sl_data<7> (PAD)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1 rising

  Data Path: u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to sl_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB1    1   2.100   0.681  ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (DOUTB<7>)
     end scope: 'u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<7>'
     end scope: 'u0_pktmux_slfifo/fifo_8k:dout<7>'
     OBUFT:I->O                2.912          sl_data_7_OBUFT (sl_data<7>)
    ----------------------------------------
    Total                      5.693ns (5.012ns logic, 0.681ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 830 / 572
-------------------------------------------------------------------------
Offset:              8.096ns (Levels of Logic = 2)
  Source:            u0_clk_rst/u0_rst30m_sync/reset_sync2 (FF)
  Destination:       sc_data (PAD)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0 rising

  Data Path: u0_clk_rst/u0_rst30m_sync/reset_sync2 to sc_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q          4469   0.525   3.684  u0_clk_rst/u0_rst30m_sync/reset_sync2 (rst_ebi)
     LUT2:I0->O            2   0.250   0.725  u0_sc_interface/Mmux_SC_DATA_O11 (sc_data_o)
     IOBUF:I->IO               2.912          sc_data_IOBUF (sc_data)
    ----------------------------------------
    Total                      8.096ns (3.687ns logic, 4.409ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            u0_spi_if/u_spi_slave/s_out (FF)
  Destination:       spi_miso (PAD)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3 rising

  Data Path: u0_spi_if/u_spi_slave/s_out to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  u0_spi_if/u_spi_slave/s_out (u0_spi_if/u_spi_slave/s_out)
     OBUF:I->O                 2.912          spi_miso_OBUF (spi_miso)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_sc_interface/sck_dv_2'
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Offset:              5.213ns (Levels of Logic = 2)
  Source:            u0_sc_interface/sc_state_FSM_FFd2 (FF)
  Destination:       sc_rstin (PAD)
  Source Clock:      u0_sc_interface/sck_dv_2 rising

  Data Path: u0_sc_interface/sc_state_FSM_FFd2 to sc_rstin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   0.840  u0_sc_interface/sc_state_FSM_FFd2 (u0_sc_interface/sc_state_FSM_FFd2)
     INV:I->O              1   0.255   0.681  u0_sc_interface/SC_RST_O1_INV_0 (sc_rstin_OBUF)
     OBUF:I->O                 2.912          sc_rstin_OBUF (sc_rstin)
    ----------------------------------------
    Total                      5.213ns (3.692ns logic, 1.521ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tuner_tsclk<0>'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.532ns (Levels of Logic = 0)
  Source:            u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_valid (FF)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024:wea<0> (PAD)
  Source Clock:      tuner_tsclk<0> rising

  Data Path: u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_valid to u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.007  u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_valid (u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/ts_valid)
    asyncram_w8d1024:wea<0>        0.000          u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024
    ----------------------------------------
    Total                      1.532ns (0.525ns logic, 1.007ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 656 / 238
-------------------------------------------------------------------------
Offset:              8.776ns (Levels of Logic = 1)
  Source:            u0_psi_filter/u_psi_section/check_address_0 (FF)
  Destination:       u0_psi_filter/u_psi_section/u_data_ram:addrb<13> (PAD)
  Source Clock:      u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2 rising

  Data Path: u0_psi_filter/u_psi_section/check_address_0 to u0_psi_filter/u_psi_section/u_data_ram:addrb<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.525   0.875  u0_psi_filter/u_psi_section/check_address_0 (u0_psi_filter/u_psi_section/check_address_0)
     DSP48A1:D0->P13       0   7.376   0.000  u0_psi_filter/u_psi_section/Maddsub_n06261 (u0_psi_filter/u_psi_section/data_buf_raddr<13>)
    sdp_ram_d12288_w8:addrb<13>        0.000          u0_psi_filter/u_psi_section/u_data_ram
    ----------------------------------------
    Total                      8.776ns (7.901ns logic, 0.875ns route)
                                       (90.0% logic, 10.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tuner_tsclk<1>'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.532ns (Levels of Logic = 0)
  Source:            u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_valid (FF)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024:wea<0> (PAD)
  Source Clock:      tuner_tsclk<1> rising

  Data Path: u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_valid to u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.007  u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_valid (u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/ts_valid)
    asyncram_w8d1024:wea<0>        0.000          u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024
    ----------------------------------------
    Total                      1.532ns (0.525ns logic, 1.007ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tuner_tsclk<2>'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.532ns (Levels of Logic = 0)
  Source:            u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid (FF)
  Destination:       u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024:wea<0> (PAD)
  Source Clock:      tuner_tsclk<2> rising

  Data Path: u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid to u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024:wea<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.007  u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid (u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/ts_valid)
    asyncram_w8d1024:wea<0>        0.000          u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024
    ----------------------------------------
    Total                      1.532ns (0.525ns logic, 1.007ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 32
-------------------------------------------------------------------------
Delay:               6.372ns (Levels of Logic = 3)
  Source:            gpif_ctrl<1> (PAD)
  Destination:       gpif_ad<7> (PAD)

  Data Path: gpif_ctrl<1> to gpif_ad<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.954  gpif_ctrl_1_IBUF (gpif_ctrl_1_IBUF)
     LUT3:I0->O            8   0.235   0.943  u0_ebi_if/lbus_ctrl[2]_PWR_107_o_equal_1_o_inv1 (u0_ebi_if/lbus_ctrl[2]_PWR_107_o_equal_1_o_inv)
     IOBUF:T->IO               2.912          gpif_ad_7_IOBUF (gpif_ad<7>)
    ----------------------------------------
    Total                      6.372ns (4.475ns logic, 1.897ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_27m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |    5.954|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tuner_tsclk<0>
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
tuner_tsclk<0>                             |    7.259|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2|    3.613|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tuner_tsclk<1>
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
tuner_tsclk<1>                             |    7.259|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2|    3.613|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tuner_tsclk<2>
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
tuner_tsclk<2>                             |    7.259|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2|    3.613|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk_27m                                    |    1.927|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0|    9.424|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1|    1.280|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2|    5.019|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3|    3.366|         |         |         |
u0_sc_interface/sck_dv_2                   |    5.024|         |         |         |
u0_security_module/u0_TDES_Top/Mram__n01163|         |    6.757|         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk_27m                                    |    1.927|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0|    4.559|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT1|    4.965|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk_27m                                    |    1.927|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0|    5.793|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT2|    9.455|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk_27m                                    |    1.927|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0|    1.324|         |         |         |
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT3|    7.970|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_sc_interface/sck_dv_2
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0|    7.736|         |         |         |
u0_sc_interface/sck_dv_2                   |    7.476|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u0_security_module/u0_TDES_Top/Mram__n01163
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
u0_clk_rst/u0_pll_60m/pll_base_inst/CLKOUT0|         |         |    3.198|         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 74.00 secs
Total CPU time to Xst completion: 73.31 secs
 
--> 

Total memory usage is 420908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  459 (   0 filtered)
Number of infos    :  110 (   0 filtered)

