// Seed: 1947584639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  always @(posedge -1'd0 == (1) or posedge id_1[-1]) begin : LABEL_0
    $clog2(39);
    ;
  end
  logic id_5 = id_1;
  logic id_6 = id_6;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd16
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_1
  );
  inout wire _id_2;
  input wire id_1;
endmodule
