`timescale 1ns / 1ps
`include "tb_axi.sv"

module tb();

  design_1_wrapper DUT( 
  );
  
 axi_vip_0_mst_stimulus mst();
 initial begin 
 end 


endmodule