<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › powerdomains3xxx_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>powerdomains3xxx_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP3 powerdomain definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008, 2011 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2011 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Paul Walmsley, Jouni Högander</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bug.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &quot;powerdomain.h&quot;</span>
<span class="cp">#include &quot;powerdomains2xxx_3xxx_data.h&quot;</span>

<span class="cp">#include &quot;prcm-common.h&quot;</span>
<span class="cp">#include &quot;prm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-34xx.h&quot;</span>
<span class="cp">#include &quot;cm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-34xx.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * 34XX-specific powerdomains, dependencies</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Powerdomains</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">iva2_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;iva2_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
		<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>
		<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
		<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu_iva&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">mpu_3xxx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;mpu_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">MPU_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_MPU_QUIRK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu_iva&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The USBTLL Save-and-Restore mechanism is broken on</span>
<span class="cm"> * 3430s up to ES3.0 and 3630ES1.0. Hence this feature</span>
<span class="cm"> * needs to be disabled on these chips.</span>
<span class="cm"> * Refer: 3430 errata ID i459 and 3630 errata ID i579</span>
<span class="cm"> *</span>
<span class="cm"> * Note: setting the SAR flag could help for errata ID i478</span>
<span class="cm"> *  which applies to 3430 &lt;= ES3.1, but since the SAR feature</span>
<span class="cm"> *  is broken, do not use it.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">core_3xxx_pre_es3_1_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">CORE_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	 <span class="cm">/* MEM1RETSTATE */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	 <span class="cm">/* MEM2RETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span> <span class="cm">/* MEM1ONSTATE */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span> <span class="cm">/* MEM2ONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">core_3xxx_es3_1_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">CORE_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="cm">/*</span>
<span class="cm">	 * Setting the SAR flag for errata ID i478 which applies</span>
<span class="cm">	 *  to 3430 &lt;= ES3.1</span>
<span class="cm">	 */</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">PWRDM_HAS_HDWR_SAR</span><span class="p">,</span> <span class="cm">/* for USBTLL only */</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	 <span class="cm">/* MEM1RETSTATE */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>	 <span class="cm">/* MEM2RETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span> <span class="cm">/* MEM1ONSTATE */</span>
		<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span> <span class="cm">/* MEM2ONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dss_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;dss_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430_DSS_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span> <span class="cm">/* MEMRETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>  <span class="cm">/* MEMONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Although the 34XX TRM Rev K Table 4-371 notes that retention is a</span>
<span class="cm"> * possible SGX powerstate, the SGX device itself does not support</span>
<span class="cm"> * retention.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">sgx_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;sgx_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430ES2_SGX_MOD</span><span class="p">,</span>
	<span class="cm">/* XXX This is accurate for 3430 SGX, but what about GFX? */</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span> <span class="cm">/* MEMRETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>  <span class="cm">/* MEMONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">cam_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;cam_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430_CAM_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span> <span class="cm">/* MEMRETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>  <span class="cm">/* MEMONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">per_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;per_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430_PER_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_OFF_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span> <span class="cm">/* MEMRETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>  <span class="cm">/* MEMONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">emu_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emu_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	<span class="o">=</span> <span class="n">OMAP3430_EMU_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">neon_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;neon_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430_NEON_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu_iva&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">usbhost_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;usbhost_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	  <span class="o">=</span> <span class="n">OMAP3430ES2_USBHOST_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts</span>		  <span class="o">=</span> <span class="n">PWRSTS_OFF_RET_ON</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_logic_ret</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span>
	<span class="cm">/*</span>
<span class="cm">	 * REVISIT: Enabling usb host save and restore mechanism seems to</span>
<span class="cm">	 * leave the usb host domain permanently in ACTIVE mode after</span>
<span class="cm">	 * changing the usb host power domain state from OFF to active once.</span>
<span class="cm">	 * Disabling for now.</span>
<span class="cm">	 */</span>
	<span class="cm">/*.flags	  = PWRDM_HAS_HDWR_SAR,*/</span> <span class="cm">/* for USBHOST ctrlr only */</span>
	<span class="p">.</span><span class="n">banks</span>		  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrsts_mem_ret</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_RET</span><span class="p">,</span> <span class="cm">/* MEMRETSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">pwrsts_mem_on</span>	  <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PWRSTS_ON</span><span class="p">,</span>  <span class="cm">/* MEMONSTATE */</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dpll1_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll1_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	<span class="o">=</span> <span class="n">MPU_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu_iva&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dpll2_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll2_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	<span class="o">=</span> <span class="n">OMAP3430_IVA2_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu_iva&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dpll3_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll3_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	<span class="o">=</span> <span class="n">PLL_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dpll4_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll4_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	<span class="o">=</span> <span class="n">PLL_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="n">dpll5_pwrdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll5_pwrdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prcm_offs</span>	<span class="o">=</span> <span class="n">PLL_MOD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">voltdm</span>           <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* As powerdomains are added or removed above, this list must also be changed */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">powerdomains_omap3430_common</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">wkup_omap2_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iva2_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mpu_3xxx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">neon_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dss_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">per_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">emu_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dpll1_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dpll2_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dpll3_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dpll4_pwrdm</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">powerdomains_omap3430es1</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">gfx_omap2_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">core_3xxx_pre_es3_1_pwrdm</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="cm">/* also includes 3630ES1.0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">powerdomains_omap3430es2_es3_0</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">core_3xxx_pre_es3_1_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sgx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usbhost_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dpll5_pwrdm</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="cm">/* also includes 3630ES1.1+ */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">powerdomain</span> <span class="o">*</span><span class="n">powerdomains_omap3430es3_1plus</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">core_3xxx_es3_1_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sgx_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usbhost_pwrdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dpll5_pwrdm</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap3xxx_powerdomains_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pwrdm_register_platform_funcs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap3_pwrdm_operations</span><span class="p">);</span>
	<span class="n">pwrdm_register_pwrdms</span><span class="p">(</span><span class="n">powerdomains_omap3430_common</span><span class="p">);</span>

	<span class="n">rev</span> <span class="o">=</span> <span class="n">omap_rev</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES1_0</span><span class="p">)</span>
		<span class="n">pwrdm_register_pwrdms</span><span class="p">(</span><span class="n">powerdomains_omap3430es1</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES2_0</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES2_1</span> <span class="o">||</span>
		 <span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES3_0</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3630_REV_ES1_0</span><span class="p">)</span>
		<span class="n">pwrdm_register_pwrdms</span><span class="p">(</span><span class="n">powerdomains_omap3430es2_es3_0</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES3_1</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3430_REV_ES3_1_2</span> <span class="o">||</span>
		 <span class="n">rev</span> <span class="o">==</span> <span class="n">AM35XX_REV_ES1_0</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="n">AM35XX_REV_ES1_1</span> <span class="o">||</span>
		 <span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3630_REV_ES1_1</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="n">OMAP3630_REV_ES1_2</span><span class="p">)</span>
		<span class="n">pwrdm_register_pwrdms</span><span class="p">(</span><span class="n">powerdomains_omap3430es3_1plus</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;OMAP3 powerdomain init: unknown chip type</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">pwrdm_complete_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
