<p align="right">
Read this page in other languages:<a href="/docs-jp/README.md">中文</a>          
</p>

<table width="100%">
  <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>2018.3 SDAccel™ Development Environment Tutorials</h1>
    <a href="https://github.com/Xilinx/SDAccel-Tutorials/branches/all">See other versions</a>
    </td>
 </tr>
 </table>

## Beginner

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="15%" align="center"><b>Kernel</b>
 <td width="50%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="docs/getting-started-rtl-kernels/README.md">Getting Started with RTL Kernels</a></td>
 <td align="center">RTL</td>
 <td>本教程演示了如何使用SDAccel环境将RTL内核编程到FPGA中，并使用通用开发流程构建硬件仿真。</td>
 </tr>
   <tr>
   <td align="center"><a href="docs/getting-started-c-kernels/README.md">Getting Started with C/C++ Kernels</a></td>
   <td align="center">C</td>
   <td>本教程演示了如何使用SDx™开发环境,用GUI构建基于OpenCL™的基本设计，并学习一些性能分析和优化的功能。</td>
   </tr>
   </table>

## Intermediate

  <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="15%" align="center"><b>Kernel</b>
 <td width="50%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="docs/mixing-c-rtl-kernels/README.md">Mixing C and RTL</a></td>
 <td align="center">C and RTL</td>
 <td>本教程演示如何使用包含RTL和OpenCL™内核的应用程序来熟悉SDAccel™环境流以及各种设计分析功能。</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/using-multiple-cu/README.md">Using Multiple Compute Units</a></td>
 <td align="center">C and RTL</td>
 <td>本教程演示了灵活的内核链接过程，以增加FPGA上的内核实例数量，从而提高组合主机 - 内核系统的并行性。</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/host-code-opt/README.md">Host Code Optimization</a></td>
 <td align="center">C and RTL</td>
 <td>本教程演示如何将主机代码优化技术应用于您的设计。</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/mult-ddr-banks/README.md">Using Multiple DDR Banks</a></td>
 <td align="center">C and RTL</td>
 <td>本教程演示了如何使用多个DDR可以改善内核和全局内存之间的数据传输。</td>
 </tr>
 </table>

## Advanced

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="15%" align="center"><b>Kernel</b>
 <td width="50%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="docs/controlling-vivado-impl/README.md">Controlling Vivado Implementation</a></td>
 <td align="center">RTL</td>
 <td>本教程演示了在实现项目时如何控制Vivado®工具流程。</td>
 </tr>
 </table>

<hr/>
<p align="center"><sup>Copyright&copy; 2019 Xilinx</sup></p>
