{:input (genetic.crossover/dumb-crossover 504210722 (genetic.mutation/change-names-remove-clause 1754155048 (genetic.mutation/change-constant-value 1670592509 (genetic.mutation/change-names-remove-clause 1447208930 (genetic.crossover/dumb-crossover 265850876 (genetic.representation/genetic-representation "examples/56998.825BB517.blif") (genetic.mutation/change-constant-value 884798495 (genetic.representation/genetic-representation "examples/59373.E6C57999.blif")))))) (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire10_16_:missing , wire11_3, wire12_18);\n  wire \\:missing_edge ;\n  input \\wire10_16_:missing ;\n  wire \\wire10_16_:missing ;\n  output wire11_3;\n  wire wire11_3;\n  output wire12_18;\n  wire wire12_18;\n  wire wire14;\n  wire wire15_17;\n  wire wire15_3;\n  wire wire16_18;\n  wire wire18_0;\n  wire \\wire18_16_:missing ;\n  wire wire18_17;\n  wire wire18_6;\n  wire \\wire4_:missing_3 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_3 ;\n  wire \\wire:missing_5 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire15_17, wire18_17 };\n  assign \\wire:missing_edge  = 4'hx >> { \\wire4_:missing_3 , \\wire:missing_edge  };\n  assign wire15_17 = 2'h1 >> wire15_3;\n  assign wire16_18 = 4'h6 >> { \\wire10_16_:missing , \\wire18_16_:missing  };\n  assign \\wire:missing_3  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire14 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_19  = \\wire:missing_edge ;\n  assign wire18_0 = wire16_18;\n  assign \\wire:missing_9  = \\wire:missing_edge ;\n  assign \\wire:missing_8  = \\wire:missing_edge ;\n  assign \\wire:missing_7  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire18_6;\n  assign \\wire:missing_5  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire18_0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:3.1-44.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire10_16_:missing , wire11_3, wire12_18);\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:5.9-5.28\" *)\n  input \\wire10_16_:missing ;\n  wire \\wire10_16_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:7.10-7.18\" *)\n  output wire11_3;\n  wire wire11_3;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:9.10-9.19\" *)\n  output wire12_18;\n  wire wire12_18;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:11.8-11.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:14.8-14.17\" *)\n  wire wire16_18;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:15.8-15.16\" *)\n  wire wire18_0;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:18.8-18.16\" *)\n  wire wire18_6;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:20.8-20.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:21.8-21.23\" *)\n  wire \\wire:missing_3 ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:22.8-22.23\" *)\n  wire \\wire:missing_5 ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:23.8-23.23\" *)\n  wire \\wire:missing_7 ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:24.8-24.23\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:25.8-25.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount731121EF/DCD0671A.v:26.9-26.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_3 = 1'hx;\n  assign wire12_18 = 1'hx;\n  assign wire14 = 1'h1;\n  assign wire16_18 = 1'h0;\n  assign wire18_0 = 1'h0;\n  assign wire18_6 = 1'h0;\n  assign \\wire:missing_19  = 1'h0;\n  assign \\wire:missing_3  = 1'h1;\n  assign \\wire:missing_5  = 1'h0;\n  assign \\wire:missing_7  = 1'h0;\n  assign \\wire:missing_8  = 1'h0;\n  assign \\wire:missing_9  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 14:59:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c/src/top.v'.\nSBY 14:59:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] Copy '/tmp/fuzzmount731121EF/DCD0671A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c/src/DCD0671A.v'.\nSBY 14:59:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] Copy '/tmp/fuzzmount731121EF/DCD0671A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c/src/DCD0671A.post.v'.\nSBY 14:59:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: abc pdr\nSBY 14:59:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] base: Warning: Wire presynth.\\wire12_18 is used but has no driver.\nSBY 14:59:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] base: Warning: Wire presynth.\\wire11_3 is used but has no driver.\nSBY 14:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] base: finished (returncode=0)\nSBY 14:59:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] aig: Warning: Wire presynth.\\wire12_18 is used but has no driver.\nSBY 14:59:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] aig: Warning: Wire presynth.\\wire11_3 is used but has no driver.\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] aig: finished (returncode=0)\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: Warning: The network has no constraints.\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: finished (returncode=0)\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] engine_0: Status returned by engine: FAIL\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c'.\nSBY 14:59:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfhu_xb_c] DONE (FAIL, rc=2)\n", :err ""}}}