[{"DBLP title": "Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware.", "DBLP authors": ["Gerard K. Rauwerda", "Paul M. Heysters", "Gerard J. M. Smit"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912075", "OA papers": [{"PaperId": "https://openalex.org/W2135639276", "PaperTitle": "Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware", "Year": 2008, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Recore Systems (Netherlands)": 2.0, "University of Twente": 1.0}, "Authors": ["G.K. Rauwerda", "P.M. Heysters", "Gerard J.M. Smit"]}]}, {"DBLP title": "A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance.", "DBLP authors": ["Mitchell J. Myjak", "Jos\u00e9 G. Delgado-Frias"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912080", "OA papers": [{"PaperId": "https://openalex.org/W2129997601", "PaperTitle": "A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Washington State University": 1.5, "Pacific Northwest National Laboratory": 0.5}, "Authors": ["Mitchell J. Myjak", "Jos\u00e9 G. Delgado-Frias"]}]}, {"DBLP title": "Run-Time Management of a MPSoC Containing FPGA Fabric Tiles.", "DBLP authors": ["Vincent Nollet", "Prabhat Avasare", "Hendrik Eeckhaut", "Diederik Verkest", "Henk Corporaal"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912097", "OA papers": [{"PaperId": "https://openalex.org/W2103716365", "PaperTitle": "Run-Time Management of a MPSoC Containing FPGA Fabric Tiles", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Imec": 2.3333333333333335, "Ghent University": 1.0, "KU Leuven": 0.3333333333333333, "Department of Electronics and Informatics (ETRO), University of Brussels, Brussels, Belgium": 0.3333333333333333, "Eindhoven University of Technology": 1.0}, "Authors": ["V. Nollet", "Prabhat Avasare", "Hendrik Eeckhaut", "Diederik Verkest", "Henk Corporaal"]}]}, {"DBLP title": "Achieving Programming Model Abstractions for Reconfigurable Computing.", "DBLP authors": ["David Andrews", "Ron Sass", "Erik K. Anderson", "Jason Agron", "Wesley Peck", "Jim Stevens", "Fabrice Baijot", "Ed Komp"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912106", "OA papers": [{"PaperId": "https://openalex.org/W2160955218", "PaperTitle": "Achieving Programming Model Abstractions for Reconfigurable Computing", "Year": 2008, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Kansas": 6.0, "University of North Carolina at Charlotte": 1.0, "University of Southern California": 1.0}, "Authors": ["David Andrews", "Ron Sass", "E. W. Anderson", "J. Agron", "Wesley D. Peck", "Jamie Stevens", "Fabrice Baijot", "E. Komp"]}]}, {"DBLP title": "A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors.", "DBLP authors": ["Jingzhao Ou", "Viktor K. Prasanna"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912111", "OA papers": [{"PaperId": "https://openalex.org/W2139249936", "PaperTitle": "A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xilinx (United States)": 1.0, "University of Southern California": 1.0}, "Authors": ["Jingzhao Ou", "Viktor K. Prasanna"]}]}, {"DBLP title": "Reconfigurable Architecture for Network Flow Analysis.", "DBLP authors": ["Sherif Yusuf", "Wayne Luk", "Morris Sloman", "Naranker Dulay", "Emil C. Lupu", "Geoffrey Brown"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912115", "OA papers": [{"PaperId": "https://openalex.org/W2100626527", "PaperTitle": "Reconfigurable Architecture for Network Flow Analysis", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Imperial College London": 5.0, "Indiana University Bloomington": 1.0}, "Authors": ["Salim Yusuf", "Wayne Luk", "Morris Sloman", "Naranker Dulay", "Emil Lupu", "Gregory V. Brown"]}]}, {"DBLP title": "A Case Study of Hardware/Software Partitioning of Traffic Simulation on the Cray XD1.", "DBLP authors": ["Justin L. Tripp", "Maya B. Gokhale", "Anders A. Hansson"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912126", "OA papers": [{"PaperId": "https://openalex.org/W2112714555", "PaperTitle": "A Case Study of Hardware/Software Partitioning of Traffic Simulation on the Cray XD1", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Los Alamos National Laboratory": 2.0, "Lawrence Livermore National Laboratory": 1.0}, "Authors": ["Justin L. Tripp", "Maya Gokhale", "Anders Rantzer"]}]}, {"DBLP title": "The Reconfigurable Instruction Cell Array.", "DBLP authors": ["Sami Khawam", "Ioannis Nousias", "Mark Milward", "Ying Yi", "Mark Muir", "Tughrul Arslan"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912133", "OA papers": [{"PaperId": "https://openalex.org/W2097602901", "PaperTitle": "The Reconfigurable Instruction Cell Array", "Year": 2008, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Spiral Gateway, Edinburgh": 5.0, "University of Edinburgh": 1.0}, "Authors": ["S. Khawam", "I. Nousias", "M. Milward", "Ying Yi", "M. Muir", "Tughrul Arslan"]}]}, {"DBLP title": "The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies.", "DBLP authors": ["Kanak Agarwal", "Sani R. Nassif"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.909792", "OA papers": [{"PaperId": "https://openalex.org/W2123085386", "PaperTitle": "The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies", "Year": 2008, "CitationCount": 122, "EstimatedCitation": 122, "Affiliations": {"IBM Research - Austin": 2.0}, "Authors": ["Kosh Agarwal", "Sani R. Nassif"]}]}, {"DBLP title": "Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.909796", "OA papers": [{"PaperId": "https://openalex.org/W2150665550", "PaperTitle": "Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Design Migration From Peripheral ASIC Design to Area-I/O Flip-Chip Design by Chip I/O Planning and Legalization.", "DBLP authors": ["C.-Y. Chang", "H.-M. Chen"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912202", "OA papers": [{"PaperId": "https://openalex.org/W2154194643", "PaperTitle": "Design Migration From Peripheral ASIC Design to Area-I/O Flip-Chip Design by Chip I/O Planning and Legalization", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sunplus Technol., Hsinchu": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chia-Yi Chang", "Hung-Ming Chen"]}]}, {"DBLP title": "A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors.", "DBLP authors": ["Paul Beckett"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912024", "OA papers": [{"PaperId": "https://openalex.org/W2147127592", "PaperTitle": "A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"MIT University": 0.5, "RMIT University": 0.5}, "Authors": ["Paul Beckett"]}]}, {"DBLP title": "Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs.", "DBLP authors": ["Yan Lin", "Lei He", "Mike Hutton"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912027", "OA papers": [{"PaperId": "https://openalex.org/W2103156522", "PaperTitle": "Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Los Angeles": 2.0, "Altera (United States)": 1.0}, "Authors": ["Yan Lin", "Lei He", "Mike Hutton"]}]}, {"DBLP title": "Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays.", "DBLP authors": ["Peter Zipf"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912028", "OA papers": [{"PaperId": "https://openalex.org/W2158557378", "PaperTitle": "Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Siegen": 0.5, "Technical University of Darmstadt": 0.5}, "Authors": ["Peter Zipf"]}]}, {"DBLP title": "Reconfigurable Hardware for High-Security/ High-Performance Embedded Systems: The SAFES Perspective.", "DBLP authors": ["Guy Gogniat", "Tilman Wolf", "Wayne P. Burleson", "Jean-Philippe Diguet", "Lilian Bossuet", "Romain Vaslin"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912030", "OA papers": [{"PaperId": "https://openalex.org/W2096014416", "PaperTitle": "Reconfigurable Hardware for High-Security/ High-Performance Embedded Systems: The SAFES Perspective", "Year": 2008, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Univ. of South Britanny (UBS)-CNRS FRE2734, Lorient": 1.0, "University of Massachusetts Amherst": 2.0, "University of Southern Brittany": 2.0, "University of Bordeaux": 1.0}, "Authors": ["Guy Gogniat", "T. Wolf", "Wayne Burleson", "Jean-Philippe Diguet", "Lilian Bossuet", "Romain Vaslin"]}]}, {"DBLP title": "Scalable Multigigabit Pattern Matching for Packet Inspection.", "DBLP authors": ["Ioannis Sourdis", "Dionisios N. Pnevmatikatos", "Stamatis Vassiliadis"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912036", "OA papers": [{"PaperId": "https://openalex.org/W2137959021", "PaperTitle": "Scalable Multigigabit Pattern Matching for Packet Inspection", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Delft University of Technology": 2.0, "Foundation for Research and Technology Hellas": 0.5, "Technical University of Crete": 0.5}, "Authors": ["Ioannis Sourdis", "Dionisios Pnevmatikatos", "Stamatis Vassiliadis"]}]}, {"DBLP title": "Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores.", "DBLP authors": ["Ronald Scrofano", "Ling Zhuo", "Viktor K. Prasanna"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912038", "OA papers": [{"PaperId": "https://openalex.org/W2135440091", "PaperTitle": "Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The Aerospace Corporation": 0.5, "University of Southern California": 2.5}, "Authors": ["Ronald Scrofano", "Ling Zhuo", "Viktor K. Prasanna"]}]}, {"DBLP title": "Architectural Modifications to Enhance the Floating-Point Performance of FPGAs.", "DBLP authors": ["Michael J. Beauchamp", "Scott Hauck", "Keith D. Underwood", "K. Scott Hemmert"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912041", "OA papers": [{"PaperId": "https://openalex.org/W2166062472", "PaperTitle": "Architectural Modifications to Enhance the Floating-Point Performance of FPGAs", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"MIPS Technol., Mountain View": 1.0, "University of Washington": 1.0, "Intel (United States)": 0.5, "Sandia National Laboratories": 1.5}, "Authors": ["M.J. Beauchamp", "Scott Hauck", "Keith D. Underwood", "K. Scott Hemmert"]}]}, {"DBLP title": "System Architecture and Implementation of MIMO Sphere Decoders on FPGA.", "DBLP authors": ["Xinming Huang", "Cao Liang", "Jing Ma"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912042", "OA papers": [{"PaperId": "https://openalex.org/W2121322812", "PaperTitle": "System Architecture and Implementation of MIMO Sphere Decoders on FPGA", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Worcester Polytechnic Institute": 2.0, "MathWorks (United States)": 0.5, "University of New Orleans": 0.5}, "Authors": ["Xinming Huang", "Cao Liang", "Jing Ma"]}]}, {"DBLP title": "Fast Elliptic Curve Cryptography on FPGA.", "DBLP authors": ["William N. Chelton", "Mohammed Benaissa"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912228", "OA papers": [{"PaperId": "https://openalex.org/W2149568614", "PaperTitle": "Fast Elliptic Curve Cryptography on FPGA", "Year": 2008, "CitationCount": 148, "EstimatedCitation": 148, "Affiliations": {"University of Sheffield": 2.0}, "Authors": ["William Chelton", "Mohammed Benaissa"]}]}, {"DBLP title": "Statistical Leakage Estimation of Double Gate FinFET Devices Considering the Width Quantization Property.", "DBLP authors": ["Jie Gu", "John Keane", "Sachin S. Sapatnekar", "Chris H. Kim"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.909809", "OA papers": [{"PaperId": "https://openalex.org/W2114978747", "PaperTitle": "Statistical Leakage Estimation of Double Gate FinFET Devices Considering the Width Quantization Property", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Jie Gu", "James T. Keane", "Sachin S. Sapatnekar", "Changsoo Kim"]}]}, {"DBLP title": "A Novel Delta Sigma Control System Processor and Its VLSI Implementation.", "DBLP authors": ["Xiaofeng Wu", "Vassilios A. Chouliaras", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez", "Roger M. Goodall"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915396", "OA papers": [{"PaperId": "https://openalex.org/W2109688588", "PaperTitle": "A Novel $\\Delta\\Sigma$ Control System Processor and Its VLSI Implementation", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Surrey": 1.0, "Loughborough University": 2.0, "University of Bristol": 1.0}, "Authors": ["Xiao-Feng Wu", "Vassilios Chouliaras", "Jose L Nunez-Yanez", "Roger M. Goodall"]}]}, {"DBLP title": "Active Cache Emulator.", "DBLP authors": ["Eriko Nurvitadhi", "Jumnit Hong", "Shih-Lien Lu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912177", "OA papers": [{"PaperId": "https://openalex.org/W2010369165", "PaperTitle": "Active Cache Emulator", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Carnegie Mellon University": 1.0, "Intel (United States)": 1.0, "Microarchitecture Research Laboratory, Intel Corporation, Hillsboro, OR, USA": 1.0}, "Authors": ["Eriko Nurvitadhi", "Jumnit Hong", "Shih-Lien Lu"]}]}, {"DBLP title": "Fast Estimation of Timing Yield Bounds for Process Variations.", "DBLP authors": ["Ruiming Chen", "Hai Zhou"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915398", "OA papers": [{"PaperId": "https://openalex.org/W2169460227", "PaperTitle": "Fast Estimation of Timing Yield Bounds for Process Variations", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Ruiming Chen", "Hai Zhou"]}]}, {"DBLP title": "Body Bias Voltage Computations for Process and Temperature Compensation.", "DBLP authors": ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912137", "OA papers": [{"PaperId": "https://openalex.org/W2136586884", "PaperTitle": "Body Bias Voltage Computations for Process and Temperature Compensation", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Minnesota System": 3.0}, "Authors": ["Sanjay Kumar", "Changsoo Kim", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "System-Level Specification Testing Of Wireless Transceivers.", "DBLP authors": ["Achintya Halder", "Soumendu Bhattacharya", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.912144", "OA papers": [{"PaperId": "https://openalex.org/W2122651009", "PaperTitle": "System-Level Specification Testing Of Wireless Transceivers", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nat. Semicond., Santa Clara": 1.0, "Texas Instruments (United States)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["A Halder", "S. Bhattacharya", "Avishek Chatterjee"]}]}, {"DBLP title": "Write Disturbance Modeling and Testing for MRAM.", "DBLP authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Cheng-Wen Wu", "Chien-Chung Hung", "Young-Shying Chen", "Ding-Yeong Wang", "Yuan-Jen Lee", "Ming-Jer Kao"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915402", "OA papers": [{"PaperId": "https://openalex.org/W2112094651", "PaperTitle": "Write Disturbance Modeling and Testing for MRAM", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Tsing Hua University": 2.0, "R&D Department, Skymedi Corporation, Hsinchu, Taiwan, R.O.C.#TAB#": 1.0, "Industrial Technology Research Institute": 5.0}, "Authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Cheng-Wen Wu", "Chien-Chung Hung", "Young-Shying Chen", "Ding-Yeong Wang", "Yuan-Jen Lee", "Ming-Jer Kao"]}]}, {"DBLP title": "Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory.", "DBLP authors": ["Hyuk-Jun Lee", "Eui-Young Chung"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915367", "OA papers": [{"PaperId": "https://openalex.org/W2101001844", "PaperTitle": "Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cisco Systems (United States)": 1.0, "Yonsei University": 1.0}, "Authors": ["Hyuk-Jun Lee", "Eui-Young Chung"]}]}, {"DBLP title": "A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding.", "DBLP authors": ["Ke Xu", "Oliver Chiu-sing Choy"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915377", "OA papers": [{"PaperId": "https://openalex.org/W2145814574", "PaperTitle": "A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Ke Xu", "Chiu-Sing Choy"]}]}, {"DBLP title": "Joint Equalization and Coding for On-Chip Bus Communication.", "DBLP authors": ["Srinivasa R. Sridhara", "Ganesh Balamurugan", "Naresh R. Shanbhag"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915484", "OA papers": [{"PaperId": "https://openalex.org/W1967345077", "PaperTitle": "Joint Equalization and Coding for On-Chip Bus Communication", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Illinois Urbana-Champaign": 1.5, "Texas Instruments (United States)": 0.5, "Intel (United States)": 1.0}, "Authors": ["S.R. Sridhara", "Ganesh Balamurugan", "Naresh R. Shanbhag"]}]}, {"DBLP title": "Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing.", "DBLP authors": ["Cosmin Popa"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915495", "OA papers": [{"PaperId": "https://openalex.org/W2042577328", "PaperTitle": "Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Polytechnic University of Bucharest": 1.0}, "Authors": ["Ciprian Ionut Popa"]}]}, {"DBLP title": "Speculative Carry Generation With Prefix Adder.", "DBLP authors": ["Youngmoon Choi", "Earl E. Swartzlander Jr."], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915502", "OA papers": [{"PaperId": "https://openalex.org/W2113094707", "PaperTitle": "Speculative Carry Generation With Prefix Adder", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Microsystems, Inc., Austin, TX, USA": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Young-Moon Choi", "Earl E. Swartzlander"]}]}, {"DBLP title": "A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic.", "DBLP authors": ["Sabyasachi Das", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915507", "OA papers": [{"PaperId": "https://openalex.org/W2117979045", "PaperTitle": "A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Amethyst Technologies (United States)": 1.0, "Texas A&M University": 1.0}, "Authors": ["Souvik Das", "Sunil P. Khatri"]}]}, {"DBLP title": "Low Power Design of Precomputation-Based Content-Addressable Memory.", "DBLP authors": ["Shanq-Jang Ruan", "Chi-Yu Wu", "Jui-Yuan Hsieh"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915514", "OA papers": [{"PaperId": "https://openalex.org/W2115440863", "PaperTitle": "Low Power Design of Precomputation-Based Content-Addressable Memory", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Shanq-Jang Ruan", "Chiyu Wu", "Jui-Yuan Hsieh"]}]}, {"DBLP title": "MMV: A Metamodeling Based Microprocessor Validation Environment.", "DBLP authors": ["Deepak Mathaikutty", "Sreekumar V. Kodakara", "Ajit Dingankar", "Sandeep K. Shukla", "David J. Lilja"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917419", "OA papers": [{"PaperId": "https://openalex.org/W2162507248", "PaperTitle": "MMV: A Metamodeling Based Microprocessor Validation Environment", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Virginia Tech": 2.0, "University of Minnesota": 2.0, "Intel (United States)": 1.0}, "Authors": ["Deepak A. Mathaikutty", "Sreekumar V. Kodakara", "Ajit Dingankar", "Suruchi Shukla", "David J. Lilja"]}]}, {"DBLP title": "A Refinement-Based Compositional Reasoning Framework for Pipelined Machine Verification.", "DBLP authors": ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.918120", "OA papers": [{"PaperId": "https://openalex.org/W2170677925", "PaperTitle": "A Refinement-Based Compositional Reasoning Framework for Pipelined Machine Verification", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Northeastern University": 1.0, "North Dakota State University": 1.0}, "Authors": ["Panagiotis Manolios", "S. K. Srinivasan"]}]}, {"DBLP title": "Novel Probabilistic Combinational Equivalence Checking.", "DBLP authors": ["Shih-Chieh Wu", "Chun-Yao Wang", "Yung-Chih Chen"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917397", "OA papers": [{"PaperId": "https://openalex.org/W2165915174", "PaperTitle": "Novel Probabilistic Combinational Equivalence Checking", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Shih-Chieh Wu", "Chun-Yao Wang", "Yung-Chih Chen"]}]}, {"DBLP title": "Simulation Bounds for Equivalence Verification of Polynomial Datapaths Using Finite Ring Algebra.", "DBLP authors": ["Namrata Shekhar", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917409", "OA papers": [{"PaperId": "https://openalex.org/W2134139453", "PaperTitle": "Simulation Bounds for Equivalence Verification of Polynomial Datapaths Using Finite Ring Algebra", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Utah": 2.0, "Georgia State University": 2.0}, "Authors": ["N. Shekhar", "Priyank Kalla", "Michael P. Meredith", "Florian Enescu"]}]}, {"DBLP title": "Validating Power ArchitectureTM Technology-Based MPSoCs Through Executable Specifications.", "DBLP authors": ["Jayanta Bhadra", "Ekaterina Trofimova", "Magdy S. Abadir"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917418", "OA papers": [{"PaperId": "https://openalex.org/W2122756875", "PaperTitle": "Validating Power Architecture&amp;#x2122; Technology-Based MPSoCs Through Executable Specifications", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Freescale Semiconductor Inc., Austin": 3.0}, "Authors": ["Jayanta Bhadra", "E. Trofimova", "Magdy S. Abadir"]}]}, {"DBLP title": "IEEE Standard 1500 Compliance Verification for Embedded Cores.", "DBLP authors": ["Alfredo Benso", "Stefano Di Carlo", "Paolo Prinetto", "Yervant Zorian"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917412", "OA papers": [{"PaperId": "https://openalex.org/W2171473927", "PaperTitle": "IEEE Standard 1500 Compliance Verification for Embedded Cores", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Polytechnic University of Turin": 3.0, "Virage Logic, Fremont, CA.": 1.0}, "Authors": ["Alfredo Benso", "S. Di Carlo", "Paolo Prinetto", "Yervant Zorian"]}]}, {"DBLP title": "Automatic Constraint Based Test Generation for Behavioral HDL Models.", "DBLP authors": ["Siva Kumar Sastry Hari", "Vishnu Vardhan Reddy Konda", "V. Kamakoti", "Vivekananda M. Vedula", "K. S. Maneperambil"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917424", "OA papers": [{"PaperId": "https://openalex.org/W2133459075", "PaperTitle": "Automatic Constraint Based Test Generation for Behavioral HDL Models", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Technology Madras": 3.0, "Intel (United States)": 2.0}, "Authors": ["Siva Kumar Sastry Hari", "V.V.R. Konda", "V. Kamakoti", "Vivekananda M. Vedula", "K.S. Maneperambil"]}]}, {"DBLP title": "Fault Emulation for Dependability Evaluation of VLSI Systems.", "DBLP authors": ["David de Andr\u00e9s", "Juan-Carlos Ruiz-Garcia", "Daniel Gil", "Pedro J. Gil"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917428", "OA papers": [{"PaperId": "https://openalex.org/W2128043874", "PaperTitle": "Fault Emulation for Dependability Evaluation of VLSI Systems", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Valencia": 4.0}, "Authors": ["David de Andr\u00e9s", "Juan Carlos Ruiz", "Debora Gil", "Paulo Gil"]}]}, {"DBLP title": "Adaptive Cooling of Integrated Circuits Using Digital Microfluidics.", "DBLP authors": ["Philip Y. Paik", "Vamsee K. Pamula", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915434", "OA papers": [{"PaperId": "https://openalex.org/W2096601970", "PaperTitle": "Adaptive Cooling of Integrated Circuits Using Digital Microfluidics", "Year": 2008, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"Advanced Liquid Logic": 2.0, "Duke University": 1.0}, "Authors": ["Philip Y. Paik", "Vamsee K. Pamula", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Design Space Exploration for 3-D Cache.", "DBLP authors": ["Yuh-Fang Tsai", "Feng Wang", "Yuan Xie", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915429", "OA papers": [{"PaperId": "https://openalex.org/W2130418369", "PaperTitle": "Design Space Exploration for 3-D Cache", "Year": 2008, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Pennsylvania State University": 5.0}, "Authors": ["Yuh-Fang Tsai", "Feng Wang", "Yuan Xie", "N. Vijaykrishnan", "Mike Irwin"]}]}, {"DBLP title": "A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting.", "DBLP authors": ["Jonggab Kil", "Jie Gu", "Chris H. Kim"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915455", "OA papers": [{"PaperId": "https://openalex.org/W1968721941", "PaperTitle": "A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Intel (United Kingdom)": 1.0, "University of Minnesota": 2.0}, "Authors": ["Jonggab Kil", "Jie Gu", "Changsoo Kim"]}]}, {"DBLP title": "An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors.", "DBLP authors": ["Dongwan Shin", "Andreas Gerstlauer", "Rainer D\u00f6mer", "Daniel Gajski"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915390", "OA papers": [{"PaperId": "https://openalex.org/W2148088056", "PaperTitle": "An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Dongwan Shin", "Andreas Gerstlauer", "Rainer D\u00f6mer", "Daniel D. Gajski"]}]}, {"DBLP title": "Multi-Mechanism Reliability Modeling and Management in Dynamic Systems.", "DBLP authors": ["Eric Karl", "David T. Blaauw", "Dennis Sylvester", "Trevor N. Mudge"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915477", "OA papers": [{"PaperId": "https://openalex.org/W2104929490", "PaperTitle": "Multi-Mechanism Reliability Modeling and Management in Dynamic Systems", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Elisabeta Karl", "David Blaauw", "Dennis Sylvester", "Trevor Mudge"]}]}, {"DBLP title": "Characterization of a Novel Nine-Transistor SRAM Cell.", "DBLP authors": ["Zhiyu Liu", "Volkan Kursun"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915499", "OA papers": [{"PaperId": "https://openalex.org/W2158267481", "PaperTitle": "Characterization of a Novel Nine-Transistor SRAM Cell", "Year": 2008, "CitationCount": 219, "EstimatedCitation": 219, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Zhiyu Liu", "Volkan Kursun"]}]}, {"DBLP title": "Automatic Design of Reconfigurable Domain-Specific Flexible Cores.", "DBLP authors": ["Katherine Compton", "Scott Hauck"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915439", "OA papers": [{"PaperId": "https://openalex.org/W2138104784", "PaperTitle": "Automatic Design of Reconfigurable Domain-Specific Flexible Cores", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "University of Washington": 1.0}, "Authors": ["Katherine Compton", "Scott Hauck"]}]}, {"DBLP title": "A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration.", "DBLP authors": ["Heng Tan", "Ronald F. DeMara"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917551", "OA papers": [{"PaperId": "https://openalex.org/W2144025757", "PaperTitle": "A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Heng Hao Tan", "Ronald F. DeMara"]}]}, {"DBLP title": "A Compact and Accurate Gaussian Variate Generator.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917552", "OA papers": [{"PaperId": "https://openalex.org/W2089389313", "PaperTitle": "A Compact and Accurate Gaussian Variate Generator", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"University of Alberta": 4.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn", "Christian Schlegel"]}]}, {"DBLP title": "Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits.", "DBLP authors": ["Sanjukta Bhanja", "Sudeep Sarkar"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2007.915448", "OA papers": [{"PaperId": "https://openalex.org/W2120271678", "PaperTitle": "Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Sanjukta Bhanja", "Subir Sarkar"]}]}, {"DBLP title": "Power Consumption of Fault Tolerant Busses.", "DBLP authors": ["Daniele Rossi", "Andr\u00e9 K. Nieuwland", "Steven V. E. S. van Dijk", "Richard P. Kleihorst", "Cecilia Metra"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917535", "OA papers": [{"PaperId": "https://openalex.org/W2169740502", "PaperTitle": "Power Consumption of Fault Tolerant Busses", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Bologna": 2.0, "DeltaPatents, Twinning Center Eindhoven, Eindhoven, The Netherlands#TAB#": 1.0, "NXP (Netherlands)": 2.0}, "Authors": ["D. M. Rossi", "Andre K. Nieuwland", "S.V.E. van Dijk", "R.P. Kleihorst", "Cecilia Metra"]}]}, {"DBLP title": "Ternary CAM Power and Delay Model: Extensions and Uses.", "DBLP authors": ["Banit Agrawal", "Timothy Sherwood"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917538", "OA papers": [{"PaperId": "https://openalex.org/W2151811992", "PaperTitle": "Ternary CAM Power and Delay Model: Extensions and Uses", "Year": 2008, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Bal K. Agrawal", "Timothy Sherwood"]}]}, {"DBLP title": "Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Yongmei Dai", "Zhiyuan Yan", "Ning Chen"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917540", "OA papers": [{"PaperId": "https://openalex.org/W2113798448", "PaperTitle": "Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Lehigh University": 3.0}, "Authors": ["Yongmei Dai", "Zhiyuan Yan", "Ning Chen"]}]}, {"DBLP title": "Practical Asynchronous Interconnect Network Design.", "DBLP authors": ["Bradley R. Quinton", "Mark R. Greenstreet", "Steven J. E. Wilton"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917545", "OA papers": [{"PaperId": "https://openalex.org/W2128947381", "PaperTitle": "Practical Asynchronous Interconnect Network Design", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["B.R. Quinton", "Mark R. Greenstreet", "Steven J. E. Wilton"]}]}, {"DBLP title": "Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime.", "DBLP authors": ["Roshan Weerasekera", "Dinesh Pamunuwa", "Li-Rong Zheng", "Hannu Tenhunen"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917555", "OA papers": [{"PaperId": "https://openalex.org/W2117366838", "PaperTitle": "Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Kista Photonics Research Center": 1.0, "Lancaster University": 1.0, "KTH School of Information and Communication Technologies (ICT), Kista, Sweden#TAB#": 2.0}, "Authors": ["Roshan Weerasekera", "Dinesh Pamunuwa", "Lirong Zheng", "Hannu Tenhunen"]}]}, {"DBLP title": "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic.", "DBLP authors": ["Chua-Chin Wang", "Chi-Chun Huang", "Ching-Li Lee", "Tsai-Wen Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917561", "OA papers": [{"PaperId": "https://openalex.org/W2112651636", "PaperTitle": "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Sun Yat-sen University": 2.0, "Kao Yuan University": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Chua-Chin Wang", "Chi-Chun Huang", "Chingli Lee", "Tsai-Wen Cheng"]}]}, {"DBLP title": "Stack Sizing for Optimal Current Drivability in Subthreshold Circuits.", "DBLP authors": ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917571", "OA papers": [{"PaperId": "https://openalex.org/W2121910461", "PaperTitle": "Stack Sizing for Optimal Current Drivability in Subthreshold Circuits", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Minnesota": 5.0}, "Authors": ["James T. Keane", "Hanyong Eom", "Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Changsoo Kim"]}]}, {"DBLP title": "Application-Specific MPSoC Reliability Optimization.", "DBLP authors": ["Zhenyu (Peter) Gu", "Changyun Zhu", "Li Shang", "Robert P. Dick"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.917574", "OA papers": [{"PaperId": "https://openalex.org/W2103021426", "PaperTitle": "Application-Specific MPSoC Reliability Optimization", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Synplicity Inc., Sunnyvale": 1.0, "Queen's University": 1.0, "University of Colorado Boulder": 1.0, "Northwestern University": 1.0}, "Authors": ["Zhenyu Gu", "Changyun Zhu", "Li Shang", "Richard P. Dick"]}]}, {"DBLP title": "Robust Multiple-Phase Switched-Capacitor DC-DC Power Converter With Digital Interleaving Regulation Scheme.", "DBLP authors": ["Dongsheng Ma", "Feng Luo"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000245", "OA papers": [{"PaperId": "https://openalex.org/W2095624492", "PaperTitle": "Robust Multiple-Phase Switched-Capacitor DC\u2013DC Power Converter With Digital Interleaving Regulation Scheme", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Dongsheng Ma", "Feng Luo"]}]}, {"DBLP title": "Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering.", "DBLP authors": ["Hidehiro Fujiwara", "Koji Nii", "Hiroki Noguchi", "Junichi Miyakoshi", "Yuichiro Murachi", "Yasuhiro Morita", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000249", "OA papers": [{"PaperId": "https://openalex.org/W2119472374", "PaperTitle": "Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Kobe University": 8.0}, "Authors": ["Hideo Fujiwara", "Koji Nii", "Hirofumi Noguchi", "Junji Miyakoshi", "Yuichiro Murachi", "Y. Morita", "Hiroshi Kawaguchi", "Mamoru Yoshimoto"]}]}, {"DBLP title": "L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000244", "OA papers": [{"PaperId": "https://openalex.org/W2166585241", "PaperTitle": "L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Elham Safi", "Andreas Moshovos", "Andreas Veneris"]}]}, {"DBLP title": "Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers.", "DBLP authors": ["Ashutosh Chakraborty", "Karthik Duraisami", "Ashoka Visweswara Sathanur", "Prassanna Sithambaram", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000248", "OA papers": [{"PaperId": "https://openalex.org/W3092521657", "PaperTitle": "Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {}, "Authors": ["ChakrabortyAshutosh", "DuraisamiKarthik", "SathanurAshoka", "SithambaramPrassanna", "BeniniLuca", "MaciiAlberto", "MaciiEnrico", "PoncinoMassimo"]}]}, {"DBLP title": "Selective Writeback: Reducing Register File Pressure and Energy Consumption.", "DBLP authors": ["Deniz Balkan", "Joseph J. Sharkey", "Dmitry Ponomarev", "Kanad Ghose"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000243", "OA papers": [{"PaperId": "https://openalex.org/W2143188883", "PaperTitle": "Selective Writeback: Reducing Register File Pressure and Energy Consumption", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Binghamton University": 3.5, "Assured Information Security (United States)": 0.5}, "Authors": ["Deniz Balkan", "J Sharkey", "Dmitry Ponomarev", "Kanad Ghose"]}]}, {"DBLP title": "GOP-Level Dynamic Thermal Management in MPEG-2 Decoding.", "DBLP authors": ["Wonbok Lee", "Kimish Patel", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000251", "OA papers": [{"PaperId": "https://openalex.org/W2126679395", "PaperTitle": "GOP-Level Dynamic Thermal Management in MPEG-2 Decoding", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Won-Bok Lee", "K. C. Patel", "Massoud Pedram"]}]}, {"DBLP title": "Self-Timed Regenerators for High-Speed and Low-Power On-Chip Global Interconnect.", "DBLP authors": ["Prashant Singh", "Jae-sun Seo", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000250", "OA papers": [{"PaperId": "https://openalex.org/W2115539423", "PaperTitle": "Self-Timed Regenerators for High-Speed and Low-Power On-Chip Global Interconnect", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["P. K. Singh", "Jeewon Seo", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories.", "DBLP authors": ["Jianwei Zhang", "Yizheng Ye", "Bin-Da Liu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000247", "OA papers": [{"PaperId": "https://openalex.org/W2116869525", "PaperTitle": "A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Harbin Institute of Technology": 2.0, "National Cheng Kung University": 1.0}, "Authors": ["Jianwei Zhang", "Yizheng Ye", "Bin Liu"]}]}, {"DBLP title": "Variability Driven Gate Sizing for Binning Yield Optimization.", "DBLP authors": ["Azadeh Davoodi", "Ankur Srivastava"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000252", "OA papers": [{"PaperId": "https://openalex.org/W2115674461", "PaperTitle": "Variability Driven Gate Sizing for Binning Yield Optimization", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Ali Davoodi", "Avanish Kumar Srivastava"]}]}, {"DBLP title": "Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code.", "DBLP authors": ["Juan Carlos Baraza", "Joaquin Gracia", "Sara Blanc", "Daniel Gil", "Pedro J. Gil"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000254", "OA papers": [{"PaperId": "https://openalex.org/W2107822077", "PaperTitle": "Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 5.0}, "Authors": ["J.C. Baraza", "Jos\u00e9 Luis Gracia", "Sylvie Blanc", "Debora Gil", "Paulo Gil"]}]}, {"DBLP title": "Data Handling Limits of On-Chip Interconnects.", "DBLP authors": ["Rohit Singhal", "Gwan Choi", "Rabi N. Mahapatra"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000255", "OA papers": [{"PaperId": "https://openalex.org/W2105897643", "PaperTitle": "Data Handling Limits of On-Chip Interconnects", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Radhey L. Singhal", "Gwan Choi", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Intelligent Robustness Insertion for Optimal Transient Error Tolerance Improvement in VLSI Circuits.", "DBLP authors": ["Chong Zhao", "Yi Zhao", "Sujit Dey"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000256", "OA papers": [{"PaperId": "https://openalex.org/W2156476431", "PaperTitle": "Intelligent Robustness Insertion for Optimal Transient Error Tolerance Improvement in VLSI Circuits", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 2.0, "Orora Design Technologies (United States)": 1.0}, "Authors": ["Melvin L.K. Chua", "Yi Zhao", "Sourav Dey"]}]}, {"DBLP title": "Test Set Development for Cache Memory in Modern Microprocessors.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui", "Georgi Gaydadjiev", "Stamatis Vassiliadis"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000257", "OA papers": [{"PaperId": "https://openalex.org/W2112342901", "PaperTitle": "Test Set Development for Cache Memory in Modern Microprocessors", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Zaid Al-Ars", "Said Hamdioui", "Georgi Gaydadjiev", "Stamatis Vassiliadis"]}]}, {"DBLP title": "Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices.", "DBLP authors": ["Alastair M. Smith", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000259", "OA papers": [{"PaperId": "https://openalex.org/W2121406505", "PaperTitle": "Integrated Floorplanning, Module-Selection, and Architecture Generation for Reconfigurable Devices", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["A. M. Smith", "George A. Constantinides", "Patrick Cheung"]}]}, {"DBLP title": "Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method.", "DBLP authors": ["Kaveh Shakeri", "James D. Meindl"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000365", "OA papers": [{"PaperId": "https://openalex.org/W2160976734", "PaperTitle": "Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cypress Semiconductor Corporation (United States)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["K. Shakeri", "James D. Meindl"]}]}, {"DBLP title": "Diagnosis Framework for Locating Failed Segments of Path Delay Faults.", "DBLP authors": ["Ying-Yen Chen", "Jing-Jia Liou"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000367", "OA papers": [{"PaperId": "https://openalex.org/W2139879272", "PaperTitle": "Diagnosis Framework for Locating Failed Segments of Path Delay Faults", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Ying-Yen Chen", "Jing-Jia Liou"]}]}, {"DBLP title": "Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid.", "DBLP authors": ["Sampo Tuuna", "Li-Rong Zheng", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000258", "OA papers": [{"PaperId": "https://openalex.org/W2171666823", "PaperTitle": "Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Information Technology University": 0.5, "University of Turku": 2.5, "Royal Institute of Technology": 1.0}, "Authors": ["S. Tuuna", "Lirong Zheng", "J. Isoaho", "Hannu Tenhunen"]}]}, {"DBLP title": "Timing Jitter and Power Spectral Density of Random Walk Noise in VCO.", "DBLP authors": ["Shizhong Mei"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000362", "OA papers": [{"PaperId": "https://openalex.org/W2167721343", "PaperTitle": "Timing Jitter and Power Spectral Density of Random Walk Noise in VCO", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Micron (United States)": 1.0}, "Authors": ["Shizhong Mei"]}]}, {"DBLP title": "Higher Radix and Redundancy Factor for Floating Point SRT Division.", "DBLP authors": ["Mohamed Anane", "Hamid Bessalah", "Mohamed Issad", "Nadjia Anane", "Hassen Salhi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000363", "OA papers": [{"PaperId": "https://openalex.org/W2107144991", "PaperTitle": "Higher Radix and Redundancy Factor for Floating Point SRT Division", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es": 3.5, "\u00c9cole Nationale Sup\u00e9rieure d'Informatique": 0.5, "University of Blida": 1.0}, "Authors": ["Mohamed Anane", "H. Bessalah", "M. Issad", "N. Anane", "Hichem Salhi"]}]}, {"DBLP title": "A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling.", "DBLP authors": ["Kieran McLaughlin", "Sakir Sezer", "Holger Blume", "Xin Yang", "Friederich Kupzog", "Tobias G. Noll"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000323", "OA papers": [{"PaperId": "https://openalex.org/W2124067630", "PaperTitle": "A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Queen's University Belfast": 3.0, "RWTH Aachen University": 3.0}, "Authors": ["Kenneth D.T-R McLaughlin", "Siren Sezer", "Holger Blume", "Xiao-Qing Yang", "Friederich Kupzog", "Tobias G. Noll"]}]}, {"DBLP title": "MCF: A Metamodeling-Based Component Composition Framework - Composing SystemC IPs for Executable System Models.", "DBLP authors": ["Deepak Mathaikutty", "Sandeep K. Shukla"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000344", "OA papers": [{"PaperId": "https://openalex.org/W2127701948", "PaperTitle": "MCF: A Metamodeling-Based Component Composition Framework\u2014Composing SystemC IPs for Executable System Models", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (United States)": 1.0, "Virginia Tech": 1.0}, "Authors": ["Deepak A. Mathaikutty", "Suruchi Shukla"]}]}, {"DBLP title": "Profit Aware Circuit Design Under Process Variations Considering Speed Binning.", "DBLP authors": ["Animesh Datta", "Swarup Bhunia", "Jung Hwan Choi", "Saibal Mukhopadhyay", "Kaushik Roy"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000364", "OA papers": [{"PaperId": "https://openalex.org/W1966460777", "PaperTitle": "Profit Aware Circuit Design Under Process Variations Considering Speed Binning", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Qualcomm (United States)": 1.0, "Case Western Reserve University": 1.0, "Purdue University West Lafayette": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Abhisek Datta", "Swarup Bhunia", "Jung Choi", "Supratik Mukhopadhyay", "Kaushik Roy"]}]}, {"DBLP title": "Electro-Thermal Analysis of Multi-Fin Devices.", "DBLP authors": ["Brian Swahn", "Soha Hassoun"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000455", "OA papers": [{"PaperId": "https://openalex.org/W2130611960", "PaperTitle": "Electro-Thermal Analysis of Multi-Fin Devices", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Analog Devices (United States)": 1.0, "Tufts University": 1.0}, "Authors": ["Brian Swahn", "Soha Hassoun"]}]}, {"DBLP title": "Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers.", "DBLP authors": ["Flavio Carbognani", "Felix B\u00fcrgin", "Norbert Felber", "Hubert Kaeslin", "Wolfgang Fichtner"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000457", "OA papers": [{"PaperId": "https://openalex.org/W2133408655", "PaperTitle": "Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ETH Zurich": 5.0}, "Authors": ["F. Carbognani", "F. Buergin", "Norbert Felber", "Hubert Kaeslin", "Wolfgang Fichtner"]}]}, {"DBLP title": "Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units.", "DBLP authors": ["Giorgos Dimitrakopoulos", "Costas Galanopoulos", "Christos Mavrokefalidis", "Dimitris Nikolos"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000458", "OA papers": [{"PaperId": "https://openalex.org/W2129589372", "PaperTitle": "Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Research Academic Computer Technology Institute": 2.0, "University of Patras": 2.0}, "Authors": ["George Dimitrakopoulos", "Kostas Galanopoulos", "Christos Mavrokefalidis", "Dimitris Nikolos"]}]}, {"DBLP title": "Leakage Minimization of SRAM Cells in a Dual-Vt and Dual-Tox Technology.", "DBLP authors": ["Behnam Amelifard", "Farzan Fallah", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000459", "OA papers": [{"PaperId": "https://openalex.org/W2112265133", "PaperTitle": "Leakage Minimization of SRAM Cells in a Dual-$V_t$ and Dual-$T_{\\rm ox}$ Technology", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Engineering Systems (United States)": 1.0, "University of Southern California": 1.0, "Fujitsu (United States)": 1.0}, "Authors": ["Behnam Amelifard", "Fatemeh Fallah", "Massoud Pedram"]}]}, {"DBLP title": "Case Study of Reliability-Aware and Low-Power Design.", "DBLP authors": ["Shengqi Yang", "Wenping Wang", "Tiehan Lv", "Wayne H. Wolf", "Narayanan Vijaykrishnan", "Yuan Xie"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000460", "OA papers": [{"PaperId": "https://openalex.org/W2169849247", "PaperTitle": "Case Study of Reliability-Aware and Low-Power Design", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel (United States)": 1.5, "Arizona State University": 1.0, "Princeton University": 1.0, "Georgia Institute of Technology": 0.5, "Pennsylvania State University": 2.0}, "Authors": ["Sheng-Qi Yang", "Wenping Wang", "Tiehan Lu", "Wayne Wolf", "N. Vijaykrishnan", "Yuan Xie"]}]}, {"DBLP title": "New Non-Volatile Memory Structures for FPGA Architectures.", "DBLP authors": ["David Choi", "Kyu Choi", "John D. Villasenor"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000461", "OA papers": [{"PaperId": "https://openalex.org/W2052537456", "PaperTitle": "New Non-Volatile Memory Structures for FPGA Architectures", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 2.0, "O2IC Company Ltd, Santa Clara, CA#TAB#": 1.0}, "Authors": ["Duk-Yong Choi", "Kyu Hun Choi", "J.D. Villasenor"]}]}, {"DBLP title": "Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues.", "DBLP authors": ["Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Arifur Rahman"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000456", "OA papers": [{"PaperId": "https://openalex.org/W2095841863", "PaperTitle": "Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Synopsys (United States)": 1.0, "Pennsylvania State University": 2.0, "Xilinx (United States)": 1.0}, "Authors": ["Aman Gayasen", "V. Narayanan", "Mahmut Kandemir", "Anisur Rahman"]}]}, {"DBLP title": "Effective Radii of On-Chip Decoupling Capacitors.", "DBLP authors": ["Mikhail Popovich", "Michael Sotman", "Avinoam Kolodny", "Eby G. Friedman"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000454", "OA papers": [{"PaperId": "https://openalex.org/W2127807526", "PaperTitle": "Effective Radii of On-Chip Decoupling Capacitors", "Year": 2008, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Qualcomm (United States)": 1.0, "Technion \u2013 Israel Institute of Technology": 2.0, "University of Rochester": 1.0}, "Authors": ["Mikhail Popovich", "M. Sotman", "Avinoam Kolodny", "Eby G. Friedman"]}]}, {"DBLP title": "On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits.", "DBLP authors": ["Mikhail Popovich", "Eby G. Friedman", "Michael Sotman", "Avinoam Kolodny"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000515", "OA papers": [{"PaperId": "https://openalex.org/W1594584233", "PaperTitle": "On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Qualcomm (United States)": 1.0, "University of Rochester": 1.0, "Israel Electric (Israel)": 0.5, "Intel (Israel)": 0.5, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Mikhail Popovich", "Eby G. Friedman", "M. Sotman", "Avinoam Kolodny"]}]}, {"DBLP title": "Complex Shaped On-Wafer Interconnects Modeling for CMOS RFICs.", "DBLP authors": ["Xiaomeng Shi", "Kiat Seng Yeo", "Jianguo Ma", "Manh Anh Do", "Erping Li"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000445", "OA papers": [{"PaperId": "https://openalex.org/W2106662934", "PaperTitle": "Complex Shaped On-Wafer Interconnects Modeling for CMOS RFICs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 3.0, "University of Electronic Science and Technology of China": 1.0, "Institute of High Performance Computing": 1.0}, "Authors": ["Xiaomeng Shi", "Kiat Seng Yeo", "Jian Ma", "Manh Anh Do", "Er-Ping Li"]}]}, {"DBLP title": "Multilevel-Huffman Test-Data Compression for IP Cores With Multiple Scan Chains.", "DBLP authors": ["Xrysovalantis Kavousianos", "Emmanouil Kalligeros", "Dimitris Nikolos"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000448", "OA papers": [{"PaperId": "https://openalex.org/W2112638797", "PaperTitle": "Multilevel-Huffman Test-Data Compression for IP Cores With Multiple Scan Chains", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Ioannina": 1.0, "University of the Aegean": 1.0, "University of Patras": 1.0}, "Authors": ["Xrysovalantis Kavousianos", "E. Kalligeros", "Dimitris Nikolos"]}]}, {"DBLP title": "Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000453", "OA papers": [{"PaperId": "https://openalex.org/W2153919046", "PaperTitle": "Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "ZigBee 868/915-MHz Modulator/Demodulator for Wireless Personal Area Network.", "DBLP authors": ["Chua-Chin Wang", "Chi-Chun Huang", "Jian-Ming Huang", "Chih-Yi Chang", "Chih-Peng Li"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000594", "OA papers": [{"PaperId": "https://openalex.org/W2105286036", "PaperTitle": "ZigBee 868/915-MHz Modulator/Demodulator for Wireless Personal Area Network", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Sun Yat-sen University": 5.0}, "Authors": ["Chua-Chin Wang", "Chi-Chun Huang", "Jianming Huang", "Chih-Yi Chang", "Chih-Peng Li"]}]}, {"DBLP title": "Satisfiability Models for Maximum Transition Power.", "DBLP authors": ["Suchismita Roy", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000322", "OA papers": [{"PaperId": "https://openalex.org/W2171349697", "PaperTitle": "Satisfiability Models for Maximum Transition Power", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Institute of Technology Durgapur": 1.0, "Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Scott Roy", "Partha Chakrabarti", "Prokar Dasgupta"]}]}, {"DBLP title": "Energy-Aware Flash Memory Management in Virtual Memory System.", "DBLP authors": ["Han-Lin Li", "Chia-Lin Yang", "Hung-Wei Tseng"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000517", "OA papers": [{"PaperId": "https://openalex.org/W4249762920", "PaperTitle": "Energy-Aware Flash Memory Management in Virtual Memory System", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 2.0, "University of California, San Diego": 1.0}, "Authors": ["Han-Lin Li", "Chia-Lin Yang", "Hung-Wei Tseng"]}]}, {"DBLP title": "Hybrid-Type CAM Design for Both Power and Performance Efficiency.", "DBLP authors": ["Yen-Jen Chang", "Yuan-Hong Liao"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000595", "OA papers": [{"PaperId": "https://openalex.org/W2106867391", "PaperTitle": "Hybrid-Type CAM Design for Both Power and Performance Efficiency", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Yen-Jen Chang", "Yuan-Hong Liao"]}]}, {"DBLP title": "A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing.", "DBLP authors": ["Venkataraman Mahalingam", "N. Ranganathan", "J. E. Harlow"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000597", "OA papers": [{"PaperId": "https://openalex.org/W2105658964", "PaperTitle": "A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["V. Mahalingam", "Nagarajan Ranganathan", "J. E. Harlow"]}]}, {"DBLP title": "Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals.", "DBLP authors": ["Daler N. Rakhmatov"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000725", "OA papers": [{"PaperId": "https://openalex.org/W2170510118", "PaperTitle": "Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Victoria": 1.0}, "Authors": ["Daler Rakhmatov"]}]}, {"DBLP title": "Cost-Efficient SHA Hardware Accelerators.", "DBLP authors": ["Ricardo Chaves", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000450", "OA papers": [{"PaperId": "https://openalex.org/W2121448889", "PaperTitle": "Cost-Efficient SHA Hardware Accelerators", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "Delft University of Technology": 2.5}, "Authors": ["R. C. G. Chaves", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"]}]}, {"DBLP title": "Improving Error Tolerance for Multithreaded Register Files.", "DBLP authors": ["Lei Wang", "Niral Patel"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000521", "OA papers": [{"PaperId": "https://openalex.org/W2154292808", "PaperTitle": "Improving Error Tolerance for Multithreaded Register Files", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Lei Wang", "N. Patel"]}]}, {"DBLP title": "TDM Virtual-Circuit Configuration for Network-on-Chip.", "DBLP authors": ["Zhonghai Lu", "Axel Jantsch"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000673", "OA papers": [{"PaperId": "https://openalex.org/W2158798325", "PaperTitle": "TDM Virtual-Circuit Configuration for Network-on-Chip", "Year": 2008, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Software (Spain)": 2.0}, "Authors": ["Zhonghai Lu", "Axel Jantsch"]}]}, {"DBLP title": "Automatic Test Generation for Combinational Threshold Logic Networks.", "DBLP authors": ["Pallav Gupta", "Rui Zhang", "Niraj K. Jha"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000671", "OA papers": [{"PaperId": "https://openalex.org/W2112676652", "PaperTitle": "Automatic Test Generation for Combinational Threshold Logic Networks", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Villanova University": 1.0, "Mentor Technologies": 1.0, "Princeton University": 1.0}, "Authors": ["Pradeep Kumar Gupta", "Rui Zhang", "Niraj K. Jha"]}]}, {"DBLP title": "MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip.", "DBLP authors": ["Dan Zhao", "Yi Wang"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000820", "OA papers": [{"PaperId": "https://openalex.org/W1999006088", "PaperTitle": "MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Louisiana at Lafayette": 2.0}, "Authors": ["Dan Zhao", "Yi Wang"]}]}, {"DBLP title": "Cost-Effective Triple-Mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor.", "DBLP authors": ["Chin-Teng Lin", "Yuan-Chu Yu", "Lan-Da Van"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000676", "OA papers": [{"PaperId": "https://openalex.org/W2103539323", "PaperTitle": "Cost-Effective Triple-Mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chin-Teng Lin", "Yuan-Chu Yu", "Lan-Da Van"]}]}, {"DBLP title": "Configurable VLSI Architecture for Deblocking Filter in H.264/AVC.", "DBLP authors": ["Chung-Ming Chen", "Chung-Ho Chen"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000516", "OA papers": [{"PaperId": "https://openalex.org/W2144348352", "PaperTitle": "Configurable VLSI Architecture for Deblocking Filter in H.264/AVC", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Chung-Ming Chen", "Chung-Ho Chen"]}]}, {"DBLP title": "Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA.", "DBLP authors": ["Joshua Noseworthy", "Miriam Leeser"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000525", "OA papers": [{"PaperId": "https://openalex.org/W2112699739", "PaperTitle": "Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mercury Systems (United States)": 1.0, "Northeastern University": 1.0}, "Authors": ["Joshua Noseworthy", "Miriam Leeser"]}]}, {"DBLP title": "Transition Skew Coding for Global On-Chip Interconnect.", "DBLP authors": ["Miriam J. Akl", "Magdy A. Bayoumi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000596", "OA papers": [{"PaperId": "https://openalex.org/W1966701911", "PaperTitle": "Transition Skew Coding for Global On-Chip Interconnect", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Louisiana at Lafayette": 2.0}, "Authors": ["C.J. Akl", "Magdy Bayoumi"]}]}, {"DBLP title": "Effective Uses of FPGAs for Brute-Force Attack on RC4 Ciphers.", "DBLP authors": ["Sammy H. M. Kwok", "Edmund Y. Lam"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000670", "OA papers": [{"PaperId": "https://openalex.org/W2134069332", "PaperTitle": "Effective Uses of FPGAs for Brute-Force Attack on RC4 Ciphers", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Dept. of Electr. & Electron. Eng. Hong Kong Univ., Hong Kong": 2.0}, "Authors": ["Sun Kwok", "Alisdair R. Fernie"]}]}, {"DBLP title": "Two-Phase Fine-Grain Sleep Transistor Insertion Technique in Leakage Critical Circuits.", "DBLP authors": ["Yu Wang", "Ku He", "Rong Luo", "Hui Wang", "Huazhong Yang"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000523", "OA papers": [{"PaperId": "https://openalex.org/W2012819578", "PaperTitle": "Two-Phase Fine-Grain Sleep Transistor Insertion Technique in Leakage Critical Circuits", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Yu Wang", "Ku He", "Rong Luo", "Hui Wang", "Huazhong Yang"]}]}, {"DBLP title": "A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs.", "DBLP authors": ["Ahmed Youssef", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000730", "OA papers": [{"PaperId": "https://openalex.org/W2121797451", "PaperTitle": "A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Aly Youssef", "Mohammad Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs.", "DBLP authors": ["Ayse K. Coskun", "Tajana Simunic Rosing", "Keith Whisnant", "Kenny C. Gross"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000726", "OA papers": [{"PaperId": "https://openalex.org/W2077737229", "PaperTitle": "Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs", "Year": 2008, "CitationCount": 152, "EstimatedCitation": 152, "Affiliations": {"University of California, San Diego": 2.0, "Oracle (United States)": 2.0}, "Authors": ["Ayse K. Coskun", "Tajana Rosing", "Keith A. Whisnant", "K. C. Gross"]}]}, {"DBLP title": "Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing.", "DBLP authors": ["Mitra Mirhassani", "Majid Ahmadi", "Graham A. Jullien"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000731", "OA papers": [{"PaperId": "https://openalex.org/W2162851503", "PaperTitle": "Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Mitra Mirhassani", "Majid Ahmadi", "Graham A. Jullien"]}]}, {"DBLP title": "A New Modular Exponentiation Architecture for Efficient Design of RSA Cryptosystem.", "DBLP authors": ["Ming-Der Shieh", "Jun-Hong Chen", "Hao-Hsuan Wu", "Wen-Ching Lin"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000524", "OA papers": [{"PaperId": "https://openalex.org/W2098383431", "PaperTitle": "A New Modular Exponentiation Architecture for Efficient Design of RSA Cryptosystem", "Year": 2008, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Ming-Der Shieh", "Junhong Chen", "Hao-Hsuan Wu", "Wen-Ching Lin"]}]}, {"DBLP title": "On Parallelization of High-Speed Processors for Elliptic Curve Cryptography.", "DBLP authors": ["Kimmo U. J\u00e4rvinen", "Jorma Skytt\u00e4"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000728", "OA papers": [{"PaperId": "https://openalex.org/W2031993065", "PaperTitle": "On Parallelization of High-Speed Processors for Elliptic Curve Cryptography", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"University of Helsinki": 2.0}, "Authors": ["Kimmo J\u00e4rvinen", "Jorma Skytt\u00e4"]}]}, {"DBLP title": "A Trace-Based Framework for Verifiable GALS Composition of IPs.", "DBLP authors": ["Syed Suhaib", "Deepak Mathaikutty", "Sandeep K. Shukla"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000869", "OA papers": [{"PaperId": "https://openalex.org/W2116085891", "PaperTitle": "A Trace-Based Framework for Verifiable GALS Composition of IPs", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Syed Suhaib", "Deepak A. Mathaikutty", "Suruchi Shukla"]}]}, {"DBLP title": "An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics.", "DBLP authors": ["Takefumi Yoshikawa", "Takashi Hirata", "Tsuyoshi Ebuchi", "Toru Iwata", "Yukio Arima", "Hiroyuki Yamauchi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000870", "OA papers": [{"PaperId": "https://openalex.org/W2131874706", "PaperTitle": "An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Matsushita Electr. Ind. Co. Ltd., Moriguchi": 6.0}, "Authors": ["Toshikazu Yoshikawa", "Takafumi Hirata", "Tsuyoshi Ebuchi", "Takahiro Iwata", "Y. Arima", "Hisao Yamauchi"]}]}, {"DBLP title": "Robust Concurrent Online Testing of Network-on-Chip-Based SoCs.", "DBLP authors": ["Praveen Bhojwani", "Rabi N. Mahapatra"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000732", "OA papers": [{"PaperId": "https://openalex.org/W2104098610", "PaperTitle": "Robust Concurrent Online Testing of Network-on-Chip-Based SoCs", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Praveen S. Bhojwani", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device.", "DBLP authors": ["S\u00e1ndor P. Fekete", "Jan van der Veen", "Ali Ahmadinia", "Diana G\u00f6hringer", "Mateusz Majer", "J\u00fcrgen Teich"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000677", "OA papers": [{"PaperId": "https://openalex.org/W2120989188", "PaperTitle": "Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0, "University of Erlangen-Nuremberg": 4.0}, "Authors": ["S\u00e1ndor Fekete", "J.C. van der Veen", "Ali Ahmadinia", "Diana Gohringer", "M. Majer", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Dynamically De-Skewable Clock Distribution Methodology.", "DBLP authors": ["A. Kapoor", "Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000729", "OA papers": [{"PaperId": "https://openalex.org/W2159826186", "PaperTitle": "Dynamically De-Skewable Clock Distribution Methodology", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sandisk Corporation (Milpitas, CA)": 1.0, "Texas Instruments (United States)": 1.0, "Texas A&M University": 1.0}, "Authors": ["Anshul Kapoor", "N. Jayakumar", "Sunil P. Khatri"]}]}, {"DBLP title": "Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion.", "DBLP authors": ["Charbel J. Akl", "Magdy A. Bayoumi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000861", "OA papers": [{"PaperId": "https://openalex.org/W2130315896", "PaperTitle": "Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Louisiana at Lafayette": 2.0}, "Authors": ["C.J. Akl", "Magdy Bayoumi"]}]}, {"DBLP title": "Adaptive On-Chip Power Supply With Robust One-Cycle Control Technique.", "DBLP authors": ["Dongsheng Ma", "J. Wang", "Minkyu Song"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000522", "OA papers": [{"PaperId": "https://openalex.org/W2050325890", "PaperTitle": "Adaptive On-Chip Power Supply With Robust One-Cycle Control Technique", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Arizona": 3.0}, "Authors": ["Dongsheng Ma", "Jing Wang", "Minkyu Song"]}]}, {"DBLP title": "Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors.", "DBLP authors": ["A. Elyada", "Ran Ginosar", "Uri C. Weiser"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000867", "OA papers": [{"PaperId": "https://openalex.org/W2105042513", "PaperTitle": "Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Aya Elyada", "Ran Ginosar", "Uri Weiser"]}]}, {"DBLP title": "An Accumulator-Based Compaction Scheme For Online BIST of RAMs.", "DBLP authors": ["Ioannis Voyiatzis"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000868", "OA papers": [{"PaperId": "https://openalex.org/W2136138609", "PaperTitle": "An Accumulator-Based Compaction Scheme For Online BIST of RAMs", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Technological Educational Institute of Athens": 1.0}, "Authors": ["Ioannis Voyiatzis"]}]}, {"DBLP title": "Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors.", "DBLP authors": ["Lin Zhang", "Aaron Carpenter", "Berkehan Ciftcioglu", "Alok Garg", "Michael C. Huang", "Hui Wu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000976", "OA papers": [{"PaperId": "https://openalex.org/W2118035421", "PaperTitle": "Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Rochester": 6.0}, "Authors": ["Lin Zhang", "Arthur C. Carpenter", "Berkehan Ciftcioglu", "A. N. Garg", "Meidana Huang", "Hui Wu"]}]}, {"DBLP title": "Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors.", "DBLP authors": ["Paolo Bonzini", "Laura Pozzi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001863", "OA papers": [{"PaperId": "https://openalex.org/W2160450201", "PaperTitle": "Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0}, "Authors": ["Paolo Bonzini", "Laura Pozzi"]}]}, {"DBLP title": "Outer Loop Pipelining for Application Specific Datapaths in FPGAs.", "DBLP authors": ["Kieron Turkington", "Turkington A. Constantinides", "Kostas Masselos", "Peter Y. K. Cheung"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001744", "OA papers": [{"PaperId": "https://openalex.org/W2125951114", "PaperTitle": "Outer Loop Pipelining for Application Specific Datapaths in FPGAs", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Imperial College London": 3.0, "University of Peloponnese": 1.0}, "Authors": ["K. Turkington", "George A. Constantinides", "K. Masselos", "Patrick Cheung"]}]}, {"DBLP title": "A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors.", "DBLP authors": ["Kingshuk Karuri", "Anupam Chattopadhyay", "Xiaolin Chen", "David Kammler", "Ling Hao", "Rainer Leupers", "Heinrich Meyr", "Gerd Ascheid"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2002685", "OA papers": [{"PaperId": "https://openalex.org/W2159184138", "PaperTitle": "A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"RWTH Aachen University": 8.0}, "Authors": ["Kingshuk Karuri", "Amares Chattopadhyay", "Xiaolin Chen", "D. Kammler", "Ling Hao", "Rainer Leupers", "Heinrich Meyr", "Gerd Ascheid"]}]}, {"DBLP title": "Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2002430", "OA papers": [{"PaperId": "https://openalex.org/W2123925798", "PaperTitle": "Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Department of Computer Science, University of Karlsruhe, Karlsruhe,": 3.0}, "Authors": ["Ludwig Bauer", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment.", "DBLP authors": ["Timo Vogt", "Norbert Wehn"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2002428", "OA papers": [{"PaperId": "https://openalex.org/W2157528413", "PaperTitle": "A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Kaiserslautern": 2.0}, "Authors": ["Thomas Vogt", "Norbert Wehn"]}]}, {"DBLP title": "High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter.", "DBLP authors": ["P. Dang"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2002683", "OA papers": [{"PaperId": "https://openalex.org/W2099410766", "PaperTitle": "High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"STMicroelectronics (United States)": 1.0}, "Authors": ["P. Dang"]}]}, {"DBLP title": "A Processing Path Dispatcher in Network Processor MPSoCs.", "DBLP authors": ["Rainer Ohlendorf", "Michael Meitinger", "Thomas Wild", "Andreas Herkersdorf"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2002048", "OA papers": [{"PaperId": "https://openalex.org/W2161704716", "PaperTitle": "A Processing Path Dispatcher in Network Processor MPSoCs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Inst. for Integrated Syst., Tech. Univ. Munchen, Munich": 1.0, "Technical University of Munich": 3.0}, "Authors": ["Rainer Ohlendorf", "Michael Meitinger", "T. Fabian Wild", "Andreas Herkersdorf"]}]}, {"DBLP title": "Automatic Processor Customization for Zero-Overhead Online Software Verification.", "DBLP authors": ["Hong Lu", "A. Forin"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2002047", "OA papers": [{"PaperId": "https://openalex.org/W2151607777", "PaperTitle": "Automatic Processor Customization for Zero-Overhead Online Software Verification", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Texas A&M University": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Hong Lu", "Alessandro Forin"]}]}, {"DBLP title": "Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel.", "DBLP authors": ["Fan-Min Li", "Cheng-Hung Lin", "An-Yeu Wu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000514", "OA papers": [{"PaperId": "https://openalex.org/W2142398371", "PaperTitle": "Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Fan-Min Li", "Chih-Hung Lin", "An-Yeu Wu"]}]}, {"DBLP title": "A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems.", "DBLP authors": ["Saihua Lin", "Huazhong Yang", "Rong Luo"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000520", "OA papers": [{"PaperId": "https://openalex.org/W2104304150", "PaperTitle": "A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Saihua Lin", "Huazhong Yang", "Rong Luo"]}]}, {"DBLP title": "Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture.", "DBLP authors": ["Bing-Fei Wu", "Hsin-Yuan Peng", "Tung-Lung Yu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000526", "OA papers": [{"PaperId": "https://openalex.org/W2120840601", "PaperTitle": "Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Faraday Technology (Taiwan)": 1.0}, "Authors": ["Bing-Fei Wu", "Hsin-Yuan Peng", "Tung Min Yu"]}]}, {"DBLP title": "Error-Resilient Motion Estimation Architecture.", "DBLP authors": ["Girish Varatkar", "Naresh R. Shanbhag"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000675", "OA papers": [{"PaperId": "https://openalex.org/W2110254700", "PaperTitle": "Error-Resilient Motion Estimation Architecture", "Year": 2008, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["G.V. Varatkar", "Naresh R. Shanbhag"]}]}, {"DBLP title": "Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication.", "DBLP authors": ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000727", "OA papers": [{"PaperId": "https://openalex.org/W2133202425", "PaperTitle": "Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Broadcom (United States)": 1.0, "Intel (India)": 1.0, "Purdue University West Lafayette": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Kanagaraj Sekar", "K. Lahiri", "Anand Raghunathan", "Sourav Dey"]}]}, {"DBLP title": "Test Data Compression Using Selective Encoding of Scan Slices.", "DBLP authors": ["Zhanglei Wang", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000674", "OA papers": [{"PaperId": "https://openalex.org/W2152604755", "PaperTitle": "Test Data Compression Using Selective Encoding of Scan Slices", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Cisco Systems (United States)": 1.0, "Duke University": 1.0}, "Authors": ["Zhanglei Wang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Systematic Software-Based Self-Test for Pipelined Processors.", "DBLP authors": ["Dimitris Gizopoulos", "Mihalis Psarakis", "Miltiadis Hatzimihail", "Michail Maniatakos", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000866", "OA papers": [{"PaperId": "https://openalex.org/W1995827686", "PaperTitle": "Systematic Software-Based Self-Test for Pipelined Processors", "Year": 2008, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"University of Piraeus": 4.0, "National and Kapodistrian University of Athens": 1.0, "NEC Lab. America, Inc., Princeton, NJ": 1.0, "Texas Instruments (India)": 1.0}, "Authors": ["Dimitris Gizopoulos", "Mihalis Psarakis", "M. Hatzimihail", "Michail Maniatakos", "Antonis Paschalis", "Anand Raghunathan", "S. Ravi"]}]}, {"DBLP title": "Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis.", "DBLP authors": ["Bertrand Le Gal", "Emmanuel Casseau", "Sylvain Huet"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000821", "OA papers": [{"PaperId": "https://openalex.org/W2113480331", "PaperTitle": "Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"IMS Laboratory UMR-CNRS 5218, ENSEIRB Computer and Electronic Engineering School, University of Bordeaux 1, Talence, France": 1.0}, "Authors": ["Bertrand Le Gal", "Emmanuel Casseau", "S. Huet"]}]}, {"DBLP title": "Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures.", "DBLP authors": ["Zexin Pan", "B. Earl Wells"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000974", "OA papers": [{"PaperId": "https://openalex.org/W2096776357", "PaperTitle": "Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Adtran Inc., Huntsville, AL": 1.0, "University of Alabama in Huntsville": 1.0}, "Authors": ["Zexin Pan", "B. Earl Wells"]}]}, {"DBLP title": "Hotspots Elimination and Temperature Flattening in VLSI Circuits.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer", "Taewhan Kim"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001140", "OA papers": [{"PaperId": "https://openalex.org/W2119381318", "PaperTitle": "Hotspots Elimination and Temperature Flattening in VLSI Circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"NEC (Japan)": 1.0, "Seoul National University": 1.0}, "Authors": ["Benjamin Carrion Schafer", "Taewhan Kim"]}]}, {"DBLP title": "A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-Dominant CMOS Technologies.", "DBLP authors": ["Sheng-Chih Lin", "Kaustav Banerjee"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001060", "OA papers": [{"PaperId": "https://openalex.org/W2110852658", "PaperTitle": "A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-Dominant CMOS Technologies", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Intel (United States)": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Sheng-Chih Lin", "Kaustav Banerjee"]}]}, {"DBLP title": "A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions.", "DBLP authors": ["Jorge Campos", "Hussain Al-Asaad"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001134", "OA papers": [{"PaperId": "https://openalex.org/W2127016091", "PaperTitle": "A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Park Vaughan & Fleming Patent Law Firm, Davis, CA": 1.0, "University of California, Davis": 1.0}, "Authors": ["Juan Campos", "Hussain Al-Asaad"]}]}, {"DBLP title": "Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.", "DBLP authors": ["Stephan Henzler", "Siegmar Koeppe"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001136", "OA papers": [{"PaperId": "https://openalex.org/W2159649473", "PaperTitle": "Design and Application of Power Optimized High-Speed CMOS Frequency Dividers", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Infineon Technologies (Germany)": 2.0}, "Authors": ["Stephan Henzler", "S Koeppe"]}]}, {"DBLP title": "GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering.", "DBLP authors": ["Julien Lamoureux", "Guy G. Lemieux", "Steven J. E. Wilton"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001237", "OA papers": [{"PaperId": "https://openalex.org/W2148701953", "PaperTitle": "GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["Julien Lamoureux", "Guy Lemieux", "Steve D. Wilton"]}]}, {"DBLP title": "A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space.", "DBLP authors": ["Kamran Farzan", "David A. Johns"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001138", "OA papers": [{"PaperId": "https://openalex.org/W2112962774", "PaperTitle": "A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"STMicroelectronics (Canada)": 1.0, "University of Toronto": 1.0}, "Authors": ["K. Farzan", "David A. Johns"]}]}, {"DBLP title": "Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution.", "DBLP authors": ["Manuel G. Gericota", "Gustavo R. Alves", "Miguel L. Silva", "Jos\u00e9 M. Ferreira"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001141", "OA papers": [{"PaperId": "https://openalex.org/W2166622595", "PaperTitle": "Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Polytechnic Institute of Porto": 2.0, "University of Porto": 1.0, "Buskerud University College": 1.0}, "Authors": ["Manuel Gericota", "Gilvan Alves", "M. L. Gonzalez Silva", "Jos\u00e9 M.F. Ferreira"]}]}, {"DBLP title": "Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations.", "DBLP authors": ["Kan Takeuchi", "Atsushi Yoshikawa", "Michio Komoda", "Ken Kotani", "Hiroaki Matsushita", "Yusaku Katsuki", "YuyoYamamoto", "Takao Sato"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000975", "OA papers": [{"PaperId": "https://openalex.org/W2142599019", "PaperTitle": "Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Renesas Electronics (Japan)": 5.0, "Hitachi (Japan)": 3.0}, "Authors": ["Koji Takeuchi", "Akira Yoshikawa", "Manabu Komoda", "Koji Kotani", "Hajime Matsushita", "Katsuki Y", "Yoshihisa Yamamoto", "Takafumi Sato"]}]}, {"DBLP title": "Elixir: High-Throughput Cost-Effective Dual-Field Processors and the Design Framework for Elliptic Curve Cryptography.", "DBLP authors": ["Jyu-Yuan Lai", "Chih-Tsun Huang"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001239", "OA papers": [{"PaperId": "https://openalex.org/W2136689025", "PaperTitle": "Elixir: High-Throughput Cost-Effective Dual-Field Processors and the Design Framework for Elliptic Curve Cryptography", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Jyu-Yuan Lai", "Chih-Tsun Huang"]}]}, {"DBLP title": "Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS.", "DBLP authors": ["Xiongfei Meng", "Resve A. Saleh", "Karim Arabi"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001240", "OA papers": [{"PaperId": "https://openalex.org/W2124071108", "PaperTitle": "Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of British Columbia": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Xiongfei Meng", "Resve A. Saleh", "Karim Arabi"]}]}, {"DBLP title": "An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration.", "DBLP authors": ["Sungjoon Jung", "Tag Gon Kim"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2000973", "OA papers": [{"PaperId": "https://openalex.org/W2105047449", "PaperTitle": "An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Sungjoon Jung", "Tag Gon Kim"]}]}, {"DBLP title": "Code Compression and Decompression for Coarse-Grain Reconfigurable Architectures.", "DBLP authors": ["Nazish Aslam", "Mark Milward", "Ahmet T. Erdogan", "Tughrul Arslan"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001562", "OA papers": [{"PaperId": "https://openalex.org/W2101209009", "PaperTitle": "Code Compression and Decompression for Coarse-Grain Reconfigurable Architectures", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Edinburgh": 2.333333333333333, "Gateway (United Kingdom)": 0.3333333333333333, "ESI Group (United Kingdom)": 1.3333333333333333}, "Authors": ["Naved Aslam", "M. Milward", "Ahmet T. Erdogan", "Tughrul Arslan"]}]}, {"DBLP title": "Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power.", "DBLP authors": ["Hao Yu", "Yiyu Shi", "Lei He", "Tanay Karnik"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001297", "OA papers": [{"PaperId": "https://openalex.org/W4240335978", "PaperTitle": "Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Los Angeles": 2.0, "Intel (United States)": 1.0}, "Authors": ["None Jingyi Yu", "N Shi", "None Yanlin He", "None Tanay Karnik"]}]}, {"DBLP title": "Low-Power and High-Accurate Synchronization for IEEE 802.16d Systems.", "DBLP authors": ["Tae-Hwan Kim", "In-Cheol Park"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001567", "OA papers": [{"PaperId": "https://openalex.org/W2169753317", "PaperTitle": "Low-Power and High-Accurate Synchronization for IEEE 802.16d Systems", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Tae-Hwan Kim", "In-Cheol Park"]}]}, {"DBLP title": "Data Memory Subsystem Resilient to Process Variations.", "DBLP authors": ["Mahmoud A. Bennaser", "Yao Guo", "Csaba Andras Moritz"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001299", "OA papers": [{"PaperId": "https://openalex.org/W2143855527", "PaperTitle": "Data Memory Subsystem Resilient to Process Variations", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kuwait University": 1.0, "Peking University": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["M. Bennaser", "Yao Guo", "Csaba Andras Moritz"]}]}, {"DBLP title": "Accurate Estimation of SRAM Dynamic Stability.", "DBLP authors": ["D. E. Khalil", "Muhammad M. Khellah", "Nam-Sung Kim", "Yehea I. Ismail", "Tanay Karnik", "Vivek K. De"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001941", "OA papers": [{"PaperId": "https://openalex.org/W2162613878", "PaperTitle": "Accurate Estimation of SRAM Dynamic Stability", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Northwestern University": 2.0, "Intel (United States)": 4.0}, "Authors": ["Diaa Khalil", "Muhammad M. Khellah", "Nam Kim", "Yehea Ismail", "Tanay Karnik", "Vivek De"]}]}, {"DBLP title": "Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking.", "DBLP authors": ["Baris Taskin", "Bo Hong"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2003171", "OA papers": [{"PaperId": "https://openalex.org/W2136842679", "PaperTitle": "Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Baris Taskin", "Bo Hong"]}]}, {"DBLP title": "Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies.", "DBLP authors": ["Jente B. Kuang", "Keunwoo Kim", "Ching-Te Chuang", "Hung C. Ngo", "Fadi H. Gebara", "Kevin J. Nowka"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001564", "OA papers": [{"PaperId": "https://openalex.org/W2152826944", "PaperTitle": "Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"IBM Research - Austin": 4.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Jun Shang Kuang", "Keunwoo Kim", "Ching-Te Chuang", "Huu Hao Ngo", "Fadi H. Gebara", "Kevin J. Nowka"]}]}, {"DBLP title": "A Special-Purpose Architecture for Solving the Breakpoint Median Problem.", "DBLP authors": ["Jason D. Bakos", "Panormitis E. Elenis"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001298", "OA papers": [{"PaperId": "https://openalex.org/W2137587811", "PaperTitle": "A Special-Purpose Architecture for Solving the Breakpoint Median Problem", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Jason D. Bakos", "P.E. Elenis"]}]}, {"DBLP title": "A Robust Random Number Generator Based on a Differential Current-Mode Chaos.", "DBLP authors": ["O. Katz", "D. A. Ramon", "Israel A. Wagner"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001731", "OA papers": [{"PaperId": "https://openalex.org/W2026663952", "PaperTitle": "A Robust Random Number Generator Based on a Differential Current-Mode Chaos", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"IBM Research - Haifa": 3.0}, "Authors": ["Ofir Katz", "Dan Ramon", "Israel A. Wagner"]}]}, {"DBLP title": "A BIST Circuit for DLL Fault Detection.", "DBLP authors": ["Cheng Jia", "Linda S. Milor"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001732", "OA papers": [{"PaperId": "https://openalex.org/W2102701488", "PaperTitle": "A BIST Circuit for DLL Fault Detection", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Cheng Jia", "Linda Milor"]}]}, {"DBLP title": "Efficient Code Compression for Embedded Processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001950", "OA papers": [{"PaperId": "https://openalex.org/W2164402598", "PaperTitle": "Efficient Code Compression for Embedded Processors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"CES-Chair for Embedded Systems, University of Karlsruhe, Karlsruhe, Germany": 2.0}, "Authors": ["T. Bonny", "Jorg Henkel"]}]}, {"DBLP title": "Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits.", "DBLP authors": ["I-Chyn Wey", "You-Gang Chen", "An-Yeu Wu"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001563", "OA papers": [{"PaperId": "https://openalex.org/W2157245959", "PaperTitle": "Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["I-Chyn Wey", "You-Gang Chen", "An-Yeu Wu"]}]}, {"DBLP title": "Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs.", "DBLP authors": ["Minsik Cho", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001734", "OA papers": [{"PaperId": "https://openalex.org/W2137698612", "PaperTitle": "Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Minsik Cho", "Dean Pan"]}]}, {"DBLP title": "Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs.", "DBLP authors": ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001735", "OA papers": [{"PaperId": "https://openalex.org/W2130921921", "PaperTitle": "Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Qualcomm (United States)": 1.0, "University of Rochester": 1.0, "Microwave and Mixed Signal Technologies Laboratory, Freescale Semiconductor, Tempe, AZ#TAB#": 2.0}, "Authors": ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"]}]}, {"DBLP title": "Novel HW Architecture Based on FPGAs Oriented to Solve the Eigen Problem.", "DBLP authors": ["Ignacio Bravo Mu\u00f1oz", "Manuel Mazo", "Jos\u00e9 Luis L\u00e1zaro", "Pedro Jim\u00e9nez", "Alfredo Gardel Vicente", "Marta Marr\u00f3n"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001939", "OA papers": [{"PaperId": "https://openalex.org/W2102284731", "PaperTitle": "Novel HW Architecture Based on FPGAs Oriented to Solve the Eigen Problem", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Alcal\u00e1": 5.0}, "Authors": ["Ignacio G. Bravo", "Manuel Mazo", "Jesus Lazaro", "Pilar Jim\u00e9nez", "Marta Marr\u00f3n"]}]}, {"DBLP title": "Bridge Floating-Point Fused Multiply-Add Design.", "DBLP authors": ["Eric Quinnell", "Earl E. Swartzlander Jr.", "Carl Lemonds"], "year": 2008, "doi": "https://doi.org/10.1109/TVLSI.2008.2001944", "OA papers": [{"PaperId": "https://openalex.org/W2168020750", "PaperTitle": "Bridge Floating-Point Fused Multiply-Add Design", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"AMD Austin, Austin, TX": 1.0, "The University of Texas at Austin": 1.0, "Mobile Division of AMD, Austin, TX": 1.0}, "Authors": ["Quinnell Eric C", "Earl E. Swartzlander", "C. Lemonds"]}]}]