--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Spar6_Talkthrough_TL.twx Spar6_Talkthrough_TL.ncd -o
Spar6_Talkthrough_TL.twr Spar6_Talkthrough_TL.pcf -ucf Spar6_Talkthrough_TL.ucf

Design file:              Spar6_Talkthrough_TL.ncd
Physical constraint file: Spar6_Talkthrough_TL.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock BIT_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SDATA_IN    |    2.018(F)|      SLOW  |   -0.154(F)|      SLOW  |BIT_CLK_BUFGP     |   0.000|
SOURCE<0>   |    3.556(R)|      SLOW  |   -1.913(R)|      FAST  |BIT_CLK_BUFGP     |   0.000|
SOURCE<1>   |    3.713(R)|      SLOW  |   -2.021(R)|      FAST  |BIT_CLK_BUFGP     |   0.000|
SOURCE<2>   |    5.650(R)|      SLOW  |   -3.188(R)|      FAST  |BIT_CLK_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
VOL_DOWN    |    5.445(R)|      SLOW  |   -2.995(R)|      FAST  |clk_BUFGP         |   0.000|
VOL_UP      |    2.995(R)|      SLOW  |   -1.627(R)|      FAST  |clk_BUFGP         |   0.000|
n_reset     |    6.685(R)|      SLOW  |   -1.333(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock BIT_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SDATA_OUT   |        10.430(R)|      SLOW  |         4.419(R)|      FAST  |BIT_CLK_BUFGP     |   0.000|
SYNC        |        10.215(R)|      SLOW  |         4.336(R)|      FAST  |BIT_CLK_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AC97_n_RESET|         9.693(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
LED<0>      |        11.582(R)|      SLOW  |         5.013(R)|      FAST  |clk_BUFGP         |   0.000|
LED<1>      |        12.731(R)|      SLOW  |         5.803(R)|      FAST  |clk_BUFGP         |   0.000|
LED<2>      |        11.859(R)|      SLOW  |         5.171(R)|      FAST  |clk_BUFGP         |   0.000|
LED<3>      |        11.063(R)|      SLOW  |         4.760(R)|      FAST  |clk_BUFGP         |   0.000|
LED<4>      |        11.004(R)|      SLOW  |         4.710(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BIT_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BIT_CLK        |    5.837|         |    3.711|    1.862|
clk            |    3.043|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BIT_CLK        |    4.886|    3.353|         |         |
clk            |    5.405|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 20 23:54:15 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 271 MB



