============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 16:27:33 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.444144s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (74.7%)

RUN-1004 : used memory is 282 MB, reserved memory is 260 MB, peak memory is 288 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 86 trigger nets, 86 data nets.
KIT-1004 : Chipwatcher code = 1001101110110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=86,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=234) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=234) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=86,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=86,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=86,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=234)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=234)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=86,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=86,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14401/40 useful/useless nets, 11779/26 useful/useless insts
SYN-1016 : Merged 54 instances.
SYN-1032 : 13844/12 useful/useless nets, 12452/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13828/16 useful/useless nets, 12440/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 693 better
SYN-1014 : Optimize round 2
SYN-1032 : 13279/60 useful/useless nets, 11891/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.283664s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (87.6%)

RUN-1004 : used memory is 296 MB, reserved memory is 271 MB, peak memory is 298 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 14008/2 useful/useless nets, 12629/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57239, tnet num: 14008, tinst num: 12628, tnode num: 70339, tedge num: 92144.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14008 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 378 (3.22), #lev = 7 (1.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 378 (3.22), #lev = 7 (1.58)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 851 instances into 378 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 656 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.193136s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (79.1%)

RUN-1004 : used memory is 314 MB, reserved memory is 303 MB, peak memory is 447 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.615639s wall, 2.843750s user + 0.125000s system = 2.968750s CPU (82.1%)

RUN-1004 : used memory is 315 MB, reserved memory is 303 MB, peak memory is 447 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (483 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11538 instances
RUN-0007 : 6739 luts, 3760 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12918 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7558 nets have 2 pins
RUN-1001 : 4018 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1522     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     779     
RUN-1001 :   Yes  |  No   |  Yes  |    1196     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  70   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 93
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11536 instances, 6739 luts, 3760 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54752, tnet num: 12916, tinst num: 11536, tnode num: 67652, tedge num: 89458.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12916 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.089269s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (74.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.98842e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11536.
PHY-3001 : Level 1 #clusters 1701.
PHY-3001 : End clustering;  0.088447s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 867031, overlap = 330.344
PHY-3002 : Step(2): len = 769212, overlap = 359.719
PHY-3002 : Step(3): len = 562892, overlap = 478.406
PHY-3002 : Step(4): len = 496686, overlap = 517.906
PHY-3002 : Step(5): len = 408616, overlap = 596.188
PHY-3002 : Step(6): len = 351777, overlap = 641.469
PHY-3002 : Step(7): len = 300061, overlap = 696.656
PHY-3002 : Step(8): len = 260883, overlap = 754.875
PHY-3002 : Step(9): len = 233268, overlap = 781.719
PHY-3002 : Step(10): len = 209496, overlap = 814.219
PHY-3002 : Step(11): len = 188248, overlap = 860.594
PHY-3002 : Step(12): len = 176126, overlap = 878.625
PHY-3002 : Step(13): len = 159992, overlap = 882.781
PHY-3002 : Step(14): len = 153177, overlap = 878.875
PHY-3002 : Step(15): len = 139498, overlap = 887.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68167e-06
PHY-3002 : Step(16): len = 146049, overlap = 898.125
PHY-3002 : Step(17): len = 177642, overlap = 865.344
PHY-3002 : Step(18): len = 186131, overlap = 805.969
PHY-3002 : Step(19): len = 193331, overlap = 786.812
PHY-3002 : Step(20): len = 190056, overlap = 762.125
PHY-3002 : Step(21): len = 190756, overlap = 724.188
PHY-3002 : Step(22): len = 188862, overlap = 676.656
PHY-3002 : Step(23): len = 187667, overlap = 618.438
PHY-3002 : Step(24): len = 185120, overlap = 594.938
PHY-3002 : Step(25): len = 185503, overlap = 613.062
PHY-3002 : Step(26): len = 184297, overlap = 608.469
PHY-3002 : Step(27): len = 183246, overlap = 609.812
PHY-3002 : Step(28): len = 181585, overlap = 607.062
PHY-3002 : Step(29): len = 180743, overlap = 615.094
PHY-3002 : Step(30): len = 178821, overlap = 626.406
PHY-3002 : Step(31): len = 177649, overlap = 643.469
PHY-3002 : Step(32): len = 175829, overlap = 654.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.36334e-06
PHY-3002 : Step(33): len = 181766, overlap = 645.875
PHY-3002 : Step(34): len = 192104, overlap = 635.156
PHY-3002 : Step(35): len = 197164, overlap = 626.375
PHY-3002 : Step(36): len = 199459, overlap = 618.5
PHY-3002 : Step(37): len = 200200, overlap = 611.062
PHY-3002 : Step(38): len = 200854, overlap = 616.5
PHY-3002 : Step(39): len = 199711, overlap = 616.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.72668e-06
PHY-3002 : Step(40): len = 211185, overlap = 610.406
PHY-3002 : Step(41): len = 226754, overlap = 595.719
PHY-3002 : Step(42): len = 234187, overlap = 574.312
PHY-3002 : Step(43): len = 236280, overlap = 582.656
PHY-3002 : Step(44): len = 234934, overlap = 573.188
PHY-3002 : Step(45): len = 234309, overlap = 572.969
PHY-3002 : Step(46): len = 233370, overlap = 568.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.34534e-05
PHY-3002 : Step(47): len = 247161, overlap = 542.781
PHY-3002 : Step(48): len = 264623, overlap = 490.875
PHY-3002 : Step(49): len = 274887, overlap = 414.25
PHY-3002 : Step(50): len = 279883, overlap = 419.562
PHY-3002 : Step(51): len = 280502, overlap = 421
PHY-3002 : Step(52): len = 280930, overlap = 409.562
PHY-3002 : Step(53): len = 280317, overlap = 385.906
PHY-3002 : Step(54): len = 280433, overlap = 394.375
PHY-3002 : Step(55): len = 279512, overlap = 407.969
PHY-3002 : Step(56): len = 278819, overlap = 406.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.69067e-05
PHY-3002 : Step(57): len = 295799, overlap = 402.875
PHY-3002 : Step(58): len = 315201, overlap = 397.5
PHY-3002 : Step(59): len = 323856, overlap = 343.375
PHY-3002 : Step(60): len = 328315, overlap = 338.812
PHY-3002 : Step(61): len = 329302, overlap = 334.531
PHY-3002 : Step(62): len = 329381, overlap = 328.438
PHY-3002 : Step(63): len = 326724, overlap = 329.969
PHY-3002 : Step(64): len = 325393, overlap = 325.969
PHY-3002 : Step(65): len = 325020, overlap = 313.281
PHY-3002 : Step(66): len = 326066, overlap = 292.594
PHY-3002 : Step(67): len = 326755, overlap = 295.688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.38134e-05
PHY-3002 : Step(68): len = 344118, overlap = 270.906
PHY-3002 : Step(69): len = 360837, overlap = 239.875
PHY-3002 : Step(70): len = 366409, overlap = 234.125
PHY-3002 : Step(71): len = 370420, overlap = 237.75
PHY-3002 : Step(72): len = 372631, overlap = 235.562
PHY-3002 : Step(73): len = 372634, overlap = 232.812
PHY-3002 : Step(74): len = 368675, overlap = 239.062
PHY-3002 : Step(75): len = 367188, overlap = 233.625
PHY-3002 : Step(76): len = 367928, overlap = 219.906
PHY-3002 : Step(77): len = 368625, overlap = 207.344
PHY-3002 : Step(78): len = 367395, overlap = 205.594
PHY-3002 : Step(79): len = 367594, overlap = 207.5
PHY-3002 : Step(80): len = 367737, overlap = 210.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000107627
PHY-3002 : Step(81): len = 381851, overlap = 209.125
PHY-3002 : Step(82): len = 392247, overlap = 201.781
PHY-3002 : Step(83): len = 392329, overlap = 198.719
PHY-3002 : Step(84): len = 393682, overlap = 192.031
PHY-3002 : Step(85): len = 397081, overlap = 190.656
PHY-3002 : Step(86): len = 398572, overlap = 181.031
PHY-3002 : Step(87): len = 396789, overlap = 170.812
PHY-3002 : Step(88): len = 396868, overlap = 166.312
PHY-3002 : Step(89): len = 398283, overlap = 160.719
PHY-3002 : Step(90): len = 399561, overlap = 157.094
PHY-3002 : Step(91): len = 398161, overlap = 154.375
PHY-3002 : Step(92): len = 398246, overlap = 168.781
PHY-3002 : Step(93): len = 399228, overlap = 165.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000215254
PHY-3002 : Step(94): len = 409771, overlap = 166.594
PHY-3002 : Step(95): len = 414814, overlap = 156.719
PHY-3002 : Step(96): len = 413996, overlap = 150.438
PHY-3002 : Step(97): len = 414904, overlap = 140.969
PHY-3002 : Step(98): len = 418614, overlap = 129.25
PHY-3002 : Step(99): len = 420764, overlap = 131.531
PHY-3002 : Step(100): len = 419532, overlap = 129.812
PHY-3002 : Step(101): len = 419836, overlap = 128.906
PHY-3002 : Step(102): len = 421874, overlap = 124.594
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000430507
PHY-3002 : Step(103): len = 427285, overlap = 119.031
PHY-3002 : Step(104): len = 432573, overlap = 114.688
PHY-3002 : Step(105): len = 433707, overlap = 122
PHY-3002 : Step(106): len = 435804, overlap = 111.312
PHY-3002 : Step(107): len = 438972, overlap = 103.812
PHY-3002 : Step(108): len = 440544, overlap = 107.406
PHY-3002 : Step(109): len = 440296, overlap = 107.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000770508
PHY-3002 : Step(110): len = 443837, overlap = 91.9062
PHY-3002 : Step(111): len = 446778, overlap = 96.6875
PHY-3002 : Step(112): len = 447377, overlap = 105.594
PHY-3002 : Step(113): len = 448994, overlap = 97.5312
PHY-3002 : Step(114): len = 451891, overlap = 88.5312
PHY-3002 : Step(115): len = 453992, overlap = 83.4062
PHY-3002 : Step(116): len = 453042, overlap = 93.7188
PHY-3002 : Step(117): len = 453183, overlap = 94.5
PHY-3002 : Step(118): len = 454445, overlap = 82.0312
PHY-3002 : Step(119): len = 455110, overlap = 90.0625
PHY-3002 : Step(120): len = 454099, overlap = 92.8438
PHY-3002 : Step(121): len = 453893, overlap = 91.8438
PHY-3002 : Step(122): len = 454891, overlap = 89.2188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00147351
PHY-3002 : Step(123): len = 457616, overlap = 79.5312
PHY-3002 : Step(124): len = 462041, overlap = 82.6875
PHY-3002 : Step(125): len = 463359, overlap = 80.8125
PHY-3002 : Step(126): len = 464954, overlap = 77.4375
PHY-3002 : Step(127): len = 466755, overlap = 77.5625
PHY-3002 : Step(128): len = 468422, overlap = 73.25
PHY-3002 : Step(129): len = 468752, overlap = 69.75
PHY-3002 : Step(130): len = 468594, overlap = 67.375
PHY-3002 : Step(131): len = 468661, overlap = 67.4375
PHY-3002 : Step(132): len = 469895, overlap = 67.5
PHY-3002 : Step(133): len = 469994, overlap = 69.5312
PHY-3002 : Step(134): len = 469847, overlap = 69.9062
PHY-3002 : Step(135): len = 470022, overlap = 68.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0025155
PHY-3002 : Step(136): len = 471550, overlap = 67.6875
PHY-3002 : Step(137): len = 473328, overlap = 68.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12918.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 623544, over cnt = 1375(3%), over = 7913, worst = 48
PHY-1001 : End global iterations;  0.344175s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 85.93, top5 = 65.09, top10 = 54.53, top15 = 47.97.
PHY-3001 : End congestion estimation;  0.466444s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (43.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12916 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470257s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (89.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160482
PHY-3002 : Step(138): len = 516434, overlap = 19.6875
PHY-3002 : Step(139): len = 518892, overlap = 16.7812
PHY-3002 : Step(140): len = 515298, overlap = 15.5312
PHY-3002 : Step(141): len = 513507, overlap = 12.3125
PHY-3002 : Step(142): len = 517599, overlap = 10.75
PHY-3002 : Step(143): len = 518152, overlap = 10.125
PHY-3002 : Step(144): len = 515754, overlap = 12.7188
PHY-3002 : Step(145): len = 513446, overlap = 13.5625
PHY-3002 : Step(146): len = 512282, overlap = 15.2188
PHY-3002 : Step(147): len = 508933, overlap = 19.25
PHY-3002 : Step(148): len = 505005, overlap = 20.7188
PHY-3002 : Step(149): len = 502437, overlap = 23.2812
PHY-3002 : Step(150): len = 500161, overlap = 22.6562
PHY-3002 : Step(151): len = 497776, overlap = 24.0938
PHY-3002 : Step(152): len = 496105, overlap = 24.4375
PHY-3002 : Step(153): len = 495534, overlap = 25.6875
PHY-3002 : Step(154): len = 494086, overlap = 25.4688
PHY-3002 : Step(155): len = 492308, overlap = 25.6875
PHY-3002 : Step(156): len = 491383, overlap = 26.6562
PHY-3002 : Step(157): len = 490068, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000320963
PHY-3002 : Step(158): len = 491229, overlap = 25.7188
PHY-3002 : Step(159): len = 494526, overlap = 24.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000519319
PHY-3002 : Step(160): len = 495441, overlap = 25.3438
PHY-3002 : Step(161): len = 507867, overlap = 22
PHY-3002 : Step(162): len = 511230, overlap = 19.7188
PHY-3002 : Step(163): len = 511875, overlap = 20.25
PHY-3002 : Step(164): len = 513212, overlap = 17.8125
PHY-3002 : Step(165): len = 512654, overlap = 16.9375
PHY-3002 : Step(166): len = 513368, overlap = 16.4062
PHY-3002 : Step(167): len = 515109, overlap = 15.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00103864
PHY-3002 : Step(168): len = 517583, overlap = 14.6875
PHY-3002 : Step(169): len = 524701, overlap = 13.3125
PHY-3002 : Step(170): len = 533225, overlap = 13.6562
PHY-3002 : Step(171): len = 535860, overlap = 12.1562
PHY-3002 : Step(172): len = 535746, overlap = 12
PHY-3002 : Step(173): len = 537471, overlap = 12.6875
PHY-3002 : Step(174): len = 540348, overlap = 12.0938
PHY-3002 : Step(175): len = 540099, overlap = 12.6875
PHY-3002 : Step(176): len = 539321, overlap = 11.2812
PHY-3002 : Step(177): len = 537866, overlap = 9.78125
PHY-3002 : Step(178): len = 535438, overlap = 7.6875
PHY-3002 : Step(179): len = 531782, overlap = 7.875
PHY-3002 : Step(180): len = 530013, overlap = 7.3125
PHY-3002 : Step(181): len = 529198, overlap = 7.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00191704
PHY-3002 : Step(182): len = 531566, overlap = 7.3125
PHY-3002 : Step(183): len = 533116, overlap = 7.15625
PHY-3002 : Step(184): len = 534926, overlap = 6.53125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00328601
PHY-3002 : Step(185): len = 535182, overlap = 6.5
PHY-3002 : Step(186): len = 536956, overlap = 6.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/12918.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640328, over cnt = 1974(5%), over = 8901, worst = 66
PHY-1001 : End global iterations;  0.424992s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (102.9%)

PHY-1001 : Congestion index: top1 = 77.03, top5 = 60.76, top10 = 53.28, top15 = 48.13.
PHY-3001 : End congestion estimation;  0.572309s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (95.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12916 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463680s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (77.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160731
PHY-3002 : Step(187): len = 537342, overlap = 116.562
PHY-3002 : Step(188): len = 534401, overlap = 104.406
PHY-3002 : Step(189): len = 528520, overlap = 96.625
PHY-3002 : Step(190): len = 522086, overlap = 89.6562
PHY-3002 : Step(191): len = 517206, overlap = 81.0312
PHY-3002 : Step(192): len = 512261, overlap = 77.9688
PHY-3002 : Step(193): len = 508954, overlap = 74.625
PHY-3002 : Step(194): len = 504767, overlap = 73.75
PHY-3002 : Step(195): len = 499498, overlap = 74.3438
PHY-3002 : Step(196): len = 495755, overlap = 79.0625
PHY-3002 : Step(197): len = 491694, overlap = 82.25
PHY-3002 : Step(198): len = 487849, overlap = 86.9062
PHY-3002 : Step(199): len = 484946, overlap = 93.7812
PHY-3002 : Step(200): len = 481214, overlap = 93.4375
PHY-3002 : Step(201): len = 478499, overlap = 89.9375
PHY-3002 : Step(202): len = 475697, overlap = 86.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321461
PHY-3002 : Step(203): len = 477050, overlap = 80.5625
PHY-3002 : Step(204): len = 480710, overlap = 77
PHY-3002 : Step(205): len = 481375, overlap = 75.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000611168
PHY-3002 : Step(206): len = 486165, overlap = 70.9375
PHY-3002 : Step(207): len = 494120, overlap = 60.25
PHY-3002 : Step(208): len = 498477, overlap = 51.7812
PHY-3002 : Step(209): len = 499086, overlap = 52.5312
PHY-3002 : Step(210): len = 498885, overlap = 52.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54752, tnet num: 12916, tinst num: 11536, tnode num: 67652, tedge num: 89458.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 325.16 peak overflow 3.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 384/12918.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617152, over cnt = 2116(6%), over = 7561, worst = 38
PHY-1001 : End global iterations;  0.462101s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (91.3%)

PHY-1001 : Congestion index: top1 = 67.93, top5 = 53.49, top10 = 47.04, top15 = 43.34.
PHY-1001 : End incremental global routing;  0.606761s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (90.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12916 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.480002s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (84.6%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11421 has valid locations, 82 needs to be replaced
PHY-3001 : design contains 11608 instances, 6773 luts, 3798 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 504622
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10747/12990.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622624, over cnt = 2116(6%), over = 7555, worst = 38
PHY-1001 : End global iterations;  0.095522s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.1%)

PHY-1001 : Congestion index: top1 = 67.89, top5 = 53.54, top10 = 47.14, top15 = 43.43.
PHY-3001 : End congestion estimation;  0.250691s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 55006, tnet num: 12988, tinst num: 11608, tnode num: 68020, tedge num: 89822.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.480547s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (76.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 504332, overlap = 0
PHY-3002 : Step(212): len = 504320, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10767/12990.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621176, over cnt = 2117(6%), over = 7580, worst = 38
PHY-1001 : End global iterations;  0.077888s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (80.2%)

PHY-1001 : Congestion index: top1 = 67.97, top5 = 53.71, top10 = 47.22, top15 = 43.52.
PHY-3001 : End congestion estimation;  0.247859s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (82.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.493497s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (91.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000901727
PHY-3002 : Step(213): len = 504292, overlap = 53.1562
PHY-3002 : Step(214): len = 504427, overlap = 53.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00180345
PHY-3002 : Step(215): len = 504515, overlap = 52.7812
PHY-3002 : Step(216): len = 504747, overlap = 52.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00360691
PHY-3002 : Step(217): len = 504770, overlap = 52.75
PHY-3002 : Step(218): len = 504780, overlap = 53.0938
PHY-3001 : Final: Len = 504780, Over = 53.0938
PHY-3001 : End incremental placement;  2.884764s wall, 2.140625s user + 0.062500s system = 2.203125s CPU (76.4%)

OPT-1001 : Total overflow 327.16 peak overflow 3.22
OPT-1001 : End high-fanout net optimization;  4.241780s wall, 3.250000s user + 0.125000s system = 3.375000s CPU (79.6%)

OPT-1001 : Current memory(MB): used = 562, reserve = 547, peak = 566.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10755/12990.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622248, over cnt = 2096(5%), over = 7398, worst = 38
PHY-1002 : len = 659600, over cnt = 1478(4%), over = 3658, worst = 25
PHY-1002 : len = 687456, over cnt = 545(1%), over = 1276, worst = 14
PHY-1002 : len = 697984, over cnt = 160(0%), over = 306, worst = 13
PHY-1002 : len = 700144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.744122s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (90.3%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 47.34, top10 = 43.65, top15 = 41.07.
OPT-1001 : End congestion update;  0.900316s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (88.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398324s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (90.2%)

OPT-0007 : Start: WNS -3268 TNS -635839 NUM_FEPS 411
OPT-0007 : Iter 1: improved WNS -2961 TNS -360489 NUM_FEPS 411 with 67 cells processed and 5800 slack improved
OPT-0007 : Iter 2: improved WNS -2961 TNS -360389 NUM_FEPS 411 with 18 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.323861s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (89.7%)

OPT-1001 : Current memory(MB): used = 562, reserve = 548, peak = 566.
OPT-1001 : End physical optimization;  6.712994s wall, 5.312500s user + 0.171875s system = 5.484375s CPU (81.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6773 LUT to BLE ...
SYN-4008 : Packed 6773 LUT and 1373 SEQ to BLE.
SYN-4003 : Packing 2425 remaining SEQ's ...
SYN-4005 : Packed 1748 SEQ with LUT/SLICE
SYN-4006 : 3811 single LUT's are left
SYN-4006 : 677 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7450/8857 primitive instances ...
PHY-3001 : End packing;  0.505487s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (83.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5120 instances
RUN-1001 : 2488 mslices, 2487 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11853 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6222 nets have 2 pins
RUN-1001 : 4130 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 367 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5118 instances, 4975 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 519733, Over = 134
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6126/11853.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 684600, over cnt = 1334(3%), over = 2168, worst = 9
PHY-1002 : len = 691728, over cnt = 743(2%), over = 1007, worst = 6
PHY-1002 : len = 698632, over cnt = 307(0%), over = 403, worst = 6
PHY-1002 : len = 704352, over cnt = 98(0%), over = 117, worst = 4
PHY-1002 : len = 707072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.890563s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (61.4%)

PHY-1001 : Congestion index: top1 = 57.26, top5 = 48.67, top10 = 44.27, top15 = 41.48.
PHY-3001 : End congestion estimation;  1.112616s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (67.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51026, tnet num: 11851, tinst num: 5118, tnode num: 60994, tedge num: 86126.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.471876s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (81.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.76771e-05
PHY-3002 : Step(219): len = 512005, overlap = 143
PHY-3002 : Step(220): len = 506471, overlap = 147.5
PHY-3002 : Step(221): len = 502944, overlap = 154.75
PHY-3002 : Step(222): len = 500174, overlap = 161.5
PHY-3002 : Step(223): len = 498404, overlap = 169.25
PHY-3002 : Step(224): len = 497073, overlap = 172
PHY-3002 : Step(225): len = 495906, overlap = 171.75
PHY-3002 : Step(226): len = 494531, overlap = 174.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115354
PHY-3002 : Step(227): len = 500744, overlap = 158
PHY-3002 : Step(228): len = 507850, overlap = 139
PHY-3002 : Step(229): len = 507280, overlap = 139.25
PHY-3002 : Step(230): len = 507479, overlap = 136.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00022423
PHY-3002 : Step(231): len = 516573, overlap = 118.5
PHY-3002 : Step(232): len = 526312, overlap = 102.75
PHY-3002 : Step(233): len = 526924, overlap = 101.25
PHY-3002 : Step(234): len = 527117, overlap = 101
PHY-3002 : Step(235): len = 528191, overlap = 100
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.890910s wall, 0.140625s user + 0.390625s system = 0.531250s CPU (59.6%)

PHY-3001 : Trial Legalized: Len = 576079
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 743/11853.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 708560, over cnt = 1849(5%), over = 3044, worst = 6
PHY-1002 : len = 720288, over cnt = 1091(3%), over = 1554, worst = 6
PHY-1002 : len = 734368, over cnt = 348(0%), over = 468, worst = 4
PHY-1002 : len = 738256, over cnt = 163(0%), over = 214, worst = 3
PHY-1002 : len = 741504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.108432s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (71.9%)

PHY-1001 : Congestion index: top1 = 52.26, top5 = 47.33, top10 = 43.95, top15 = 41.74.
PHY-3001 : End congestion estimation;  1.351967s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (75.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473471s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (79.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162266
PHY-3002 : Step(236): len = 560101, overlap = 14
PHY-3002 : Step(237): len = 550544, overlap = 26.5
PHY-3002 : Step(238): len = 542944, overlap = 36
PHY-3002 : Step(239): len = 537974, overlap = 46.25
PHY-3002 : Step(240): len = 534403, overlap = 54.75
PHY-3002 : Step(241): len = 533053, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000324532
PHY-3002 : Step(242): len = 539527, overlap = 52
PHY-3002 : Step(243): len = 543276, overlap = 47.25
PHY-3002 : Step(244): len = 546284, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000649063
PHY-3002 : Step(245): len = 552178, overlap = 40.25
PHY-3002 : Step(246): len = 560591, overlap = 45.75
PHY-3002 : Step(247): len = 562581, overlap = 46.25
PHY-3002 : Step(248): len = 562815, overlap = 46
PHY-3002 : Step(249): len = 564336, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011458s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 579137, Over = 0
PHY-3001 : Spreading special nets. 64 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037366s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.4%)

PHY-3001 : 93 instances has been re-located, deltaX = 16, deltaY = 67, maxDist = 2.
PHY-3001 : Final: Len = 580927, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51026, tnet num: 11851, tinst num: 5118, tnode num: 60994, tedge num: 86126.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.106998s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (50.8%)

RUN-1004 : used memory is 521 MB, reserved memory is 513 MB, peak memory is 579 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2636/11853.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722928, over cnt = 1717(4%), over = 2798, worst = 9
PHY-1002 : len = 732040, over cnt = 1023(2%), over = 1479, worst = 9
PHY-1002 : len = 744504, over cnt = 337(0%), over = 477, worst = 4
PHY-1002 : len = 750600, over cnt = 49(0%), over = 70, worst = 4
PHY-1002 : len = 751352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.119293s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.9%)

PHY-1001 : Congestion index: top1 = 51.21, top5 = 45.77, top10 = 42.70, top15 = 40.57.
PHY-1001 : End incremental global routing;  1.348444s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (49.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.505021s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.155373s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (42.8%)

OPT-1001 : Current memory(MB): used = 564, reserve = 556, peak = 579.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10880/11853.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 751352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090215s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.9%)

PHY-1001 : Congestion index: top1 = 51.21, top5 = 45.77, top10 = 42.70, top15 = 40.57.
OPT-1001 : End congestion update;  0.309983s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395247s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (31.6%)

OPT-0007 : Start: WNS -2755 TNS -228560 NUM_FEPS 282
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5013 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5118 instances, 4975 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 590521, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033114s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.2%)

PHY-3001 : 20 instances has been re-located, deltaX = 12, deltaY = 14, maxDist = 3.
PHY-3001 : Final: Len = 590869, Over = 0
PHY-3001 : End incremental legalization;  0.239996s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.6%)

OPT-0007 : Iter 1: improved WNS -2755 TNS -195918 NUM_FEPS 287 with 140 cells processed and 21080 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5013 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5118 instances, 4975 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 592837, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.7%)

PHY-3001 : 15 instances has been re-located, deltaX = 5, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 593173, Over = 0
PHY-3001 : End incremental legalization;  0.230177s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (27.2%)

OPT-0007 : Iter 2: improved WNS -2705 TNS -188668 NUM_FEPS 285 with 66 cells processed and 4154 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5013 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5118 instances, 4975 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 595225, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 18 instances has been re-located, deltaX = 8, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 595521, Over = 0
PHY-3001 : End incremental legalization;  0.228907s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (13.7%)

OPT-0007 : Iter 3: improved WNS -2705 TNS -183164 NUM_FEPS 286 with 42 cells processed and 4459 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5013 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5118 instances, 4975 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 595395, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030148s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.8%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 595363, Over = 0
PHY-3001 : End incremental legalization;  0.236367s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (39.7%)

OPT-0007 : Iter 4: improved WNS -2705 TNS -181628 NUM_FEPS 286 with 21 cells processed and 1570 slack improved
OPT-1001 : End path based optimization;  2.171625s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (43.2%)

OPT-1001 : Current memory(MB): used = 583, reserve = 571, peak = 585.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399802s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (31.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10319/11853.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 764288, over cnt = 133(0%), over = 208, worst = 6
PHY-1002 : len = 765072, over cnt = 50(0%), over = 66, worst = 6
PHY-1002 : len = 765768, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 765816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 765864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.627097s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (44.8%)

PHY-1001 : Congestion index: top1 = 51.44, top5 = 46.05, top10 = 42.98, top15 = 40.86.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394574s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (35.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2705 TNS -182218 NUM_FEPS 286
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.965517
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2705ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11853 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11853 nets
OPT-1001 : End physical optimization;  7.290999s wall, 3.046875s user + 0.031250s system = 3.078125s CPU (42.2%)

RUN-1003 : finish command "place" in  30.095945s wall, 17.875000s user + 1.687500s system = 19.562500s CPU (65.0%)

RUN-1004 : used memory is 545 MB, reserved memory is 530 MB, peak memory is 585 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.290924s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (55.7%)

RUN-1004 : used memory is 546 MB, reserved memory is 532 MB, peak memory is 602 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5120 instances
RUN-1001 : 2488 mslices, 2487 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11853 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6222 nets have 2 pins
RUN-1001 : 4130 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 367 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51026, tnet num: 11851, tinst num: 5118, tnode num: 60994, tedge num: 86126.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2488 mslices, 2487 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722912, over cnt = 1756(4%), over = 3017, worst = 9
PHY-1002 : len = 735568, over cnt = 1061(3%), over = 1529, worst = 6
PHY-1002 : len = 745744, over cnt = 522(1%), over = 721, worst = 6
PHY-1002 : len = 756592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 756656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.981409s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (28.7%)

PHY-1001 : Congestion index: top1 = 52.16, top5 = 46.02, top10 = 42.79, top15 = 40.61.
PHY-1001 : End global routing;  1.193746s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (31.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 591, reserve = 576, peak = 602.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 850, reserve = 837, peak = 850.
PHY-1001 : End build detailed router design. 2.877962s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (19.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 143352, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.577522s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (18.8%)

PHY-1001 : Current memory(MB): used = 886, reserve = 874, peak = 886.
PHY-1001 : End phase 1; 1.583227s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (18.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.89655e+06, over cnt = 1124(0%), over = 1129, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 891, reserve = 877, peak = 891.
PHY-1001 : End initial routed; 30.390082s wall, 15.828125s user + 0.046875s system = 15.875000s CPU (52.2%)

PHY-1001 : Update timing.....
PHY-1001 : 228/11072(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.128   |  -910.917  |  348  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.841647s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (78.1%)

PHY-1001 : Current memory(MB): used = 900, reserve = 887, peak = 900.
PHY-1001 : End phase 2; 32.231790s wall, 17.265625s user + 0.046875s system = 17.312500s CPU (53.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 31 pins with SWNS -4.083ns STNS -908.792ns FEP 348.
PHY-1001 : End OPT Iter 1; 0.221190s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (42.4%)

PHY-1022 : len = 1.8966e+06, over cnt = 1144(0%), over = 1149, worst = 2, crit = 1
PHY-1001 : End optimize timing; 0.370813s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86798e+06, over cnt = 450(0%), over = 451, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.599530s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (68.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86403e+06, over cnt = 101(0%), over = 101, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.577121s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (51.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86291e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.240411s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (65.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86285e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.176711s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.86285e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.136537s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.86285e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.165943s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (84.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.86285e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.253015s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (49.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.86286e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.121459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.9%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.86284e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.107575s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.1%)

PHY-1001 : Update timing.....
PHY-1001 : 228/11072(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.083   |  -910.184  |  348  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.815151s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (43.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 327 feed throughs used by 193 nets
PHY-1001 : End commit to database; 1.240465s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (39.0%)

PHY-1001 : Current memory(MB): used = 970, reserve = 960, peak = 970.
PHY-1001 : End phase 3; 7.035618s wall, 3.609375s user + 0.015625s system = 3.625000s CPU (51.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -4.083ns STNS -909.113ns FEP 346.
PHY-1001 : End OPT Iter 1; 0.229443s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (54.5%)

PHY-1022 : len = 1.8629e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.369538s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.083ns, -909.113ns, 346}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8629e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.110700s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.3%)

PHY-1001 : Update timing.....
PHY-1001 : 220/11072(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.083   |  -909.113  |  346  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.823637s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (66.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 330 feed throughs used by 196 nets
PHY-1001 : End commit to database; 1.339114s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (66.5%)

PHY-1001 : Current memory(MB): used = 977, reserve = 967, peak = 977.
PHY-1001 : End phase 4; 3.670812s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (63.0%)

PHY-1003 : Routed, final wirelength = 1.8629e+06
PHY-1001 : Current memory(MB): used = 980, reserve = 970, peak = 980.
PHY-1001 : End export database. 0.038095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  47.715726s wall, 24.187500s user + 0.109375s system = 24.296875s CPU (50.9%)

RUN-1003 : finish command "route" in  50.455309s wall, 25.046875s user + 0.109375s system = 25.156250s CPU (49.9%)

RUN-1004 : used memory is 925 MB, reserved memory is 914 MB, peak memory is 980 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8954   out of  19600   45.68%
#reg                     3961   out of  19600   20.21%
#le                      9627
  #lut only              5666   out of   9627   58.86%
  #reg only               673   out of   9627    6.99%
  #lut&reg               3288   out of   9627   34.15%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1821
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               275
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    255
#4        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    251
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    59


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9627   |8060    |894     |3975    |35      |3       |
|  ISP                               |AHBISP                                          |1441   |811     |356     |842     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |569    |259     |142     |337     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |69     |40      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |68     |19      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |0       |0       |5       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |64     |30      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |69     |33      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|    u_CC                            |CC                                              |117    |95      |20      |70      |0       |0       |
|    u_bypass                        |bypass                                          |130    |90      |40      |41      |0       |0       |
|    u_demosaic                      |demosaic                                        |432    |202     |142     |279     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |107    |37      |31      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |76     |33      |27      |47      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |78     |35      |27      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |84     |44      |33      |63      |0       |0       |
|    u_gamma                         |gamma                                           |33     |33      |0       |15      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |5      |5       |0       |1       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |26     |26      |0       |12      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |1      |1       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |36     |20      |0       |34      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |7      |7       |0       |6       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |4      |4       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |13     |10      |0       |8       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |8      |8       |0       |4       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |144    |76      |21      |112     |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |7      |2       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |41     |26      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |34     |22      |0       |34      |0       |0       |
|  kb                                |Keyboard                                        |88     |72      |16      |45      |0       |0       |
|  sd_reader                         |sd_reader                                       |726    |624     |100     |331     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |319    |284     |34      |146     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |755    |551     |119     |405     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |417    |259     |73      |283     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |149    |101     |21      |119     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |38     |29      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |38     |27      |0       |38      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |169    |81      |30      |131     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |30     |0       |0       |30      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |38     |28      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |34     |17      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |338    |292     |46      |122     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |58     |46      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |52     |52      |0       |11      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |46     |42      |4       |31      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |110    |92      |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |72     |60      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5094   |5019    |51      |1383    |0       |3       |
|  u_rs232                           |rs232                                           |92     |84      |8       |58      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |51     |47      |4       |37      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |41     |37      |4       |21      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |154    |89      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |923    |571     |145     |633     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |923    |571     |145     |633     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |469    |274     |0       |452     |0       |0       |
|        reg_inst                    |register                                        |469    |274     |0       |452     |0       |0       |
|      trigger_inst                  |trigger                                         |454    |297     |145     |181     |0       |0       |
|        bus_inst                    |bus_top                                         |250    |162     |88      |85      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                         |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                         |26     |16      |10      |8       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                         |91     |57      |34      |25      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det                                         |96     |62      |34      |31      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |108    |78      |29      |58      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6175  
    #2          2       2401  
    #3          3       1078  
    #4          4       650   
    #5        5-10      930   
    #6        11-50     538   
    #7       51-100      18   
    #8       101-500     6    
  Average     3.08            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.561241s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (88.1%)

RUN-1004 : used memory is 926 MB, reserved memory is 916 MB, peak memory is 982 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 51026, tnet num: 11851, tinst num: 5118, tnode num: 60994, tedge num: 86126.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: d81804a5cddc88872a9d7c004c645d07f968384071fec439904e7239ce41aec8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5118
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11853, pip num: 130485
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 330
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3166 valid insts, and 355369 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001011001101110110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  20.322589s wall, 109.640625s user + 1.328125s system = 110.968750s CPU (546.0%)

RUN-1004 : used memory is 988 MB, reserved memory is 985 MB, peak memory is 1164 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_162733.log"
