#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ea215a55200 .scope module, "phase_softmax" "phase_softmax" 2 32;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "rel_ab";
    .port_info 4 /INPUT 8 "rel_ac";
    .port_info 5 /INPUT 8 "rel_ad";
    .port_info 6 /INPUT 8 "rel_bc";
    .port_info 7 /INPUT 8 "rel_bd";
    .port_info 8 /INPUT 8 "rel_cd";
    .port_info 9 /OUTPUT 1 "spike_ab";
    .port_info 10 /OUTPUT 1 "spike_ac";
    .port_info 11 /OUTPUT 1 "spike_ad";
    .port_info 12 /OUTPUT 1 "spike_bc";
    .port_info 13 /OUTPUT 1 "spike_bd";
    .port_info 14 /OUTPUT 1 "spike_cd";
    .port_info 15 /OUTPUT 8 "rate_ab";
    .port_info 16 /OUTPUT 8 "rate_ac";
    .port_info 17 /OUTPUT 8 "rate_ad";
    .port_info 18 /OUTPUT 8 "rate_bc";
    .port_info 19 /OUTPUT 8 "rate_bd";
    .port_info 20 /OUTPUT 8 "rate_cd";
    .port_info 21 /OUTPUT 3 "winner_out";
P_0x5ea215a81ec0 .param/l "INHIBIT_GAIN" 0 2 34, C4<00000100>;
P_0x5ea215a81f00 .param/l "THRESHOLD" 0 2 33, C4<100000000>;
v0x5ea215a13090_0 .net *"_ivl_0", 0 0, L_0x5ea215aee1a0;  1 drivers
L_0x7a28195eb060 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215a13160_0 .net/2u *"_ivl_10", 7 0, L_0x7a28195eb060;  1 drivers
L_0x7a28195eb498 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215a0dba0_0 .net/2u *"_ivl_100", 7 0, L_0x7a28195eb498;  1 drivers
v0x5ea215a0dc70_0 .net *"_ivl_103", 7 0, L_0x5ea215af1060;  1 drivers
L_0x7a28195eb4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215a81b80_0 .net/2u *"_ivl_104", 7 0, L_0x7a28195eb4e0;  1 drivers
v0x5ea215a80b20_0 .net *"_ivl_13", 7 0, L_0x5ea215aee5f0;  1 drivers
L_0x7a28195eb0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215a75b10_0 .net/2u *"_ivl_14", 7 0, L_0x7a28195eb0a8;  1 drivers
v0x5ea2159781d0_0 .net *"_ivl_18", 0 0, L_0x5ea215aee900;  1 drivers
v0x5ea215978290_0 .net *"_ivl_2", 7 0, L_0x5ea215aee270;  1 drivers
v0x5ea215978370_0 .net *"_ivl_20", 7 0, L_0x5ea215aee9a0;  1 drivers
v0x5ea215978450_0 .net *"_ivl_22", 7 0, L_0x5ea215aeeb80;  1 drivers
v0x5ea21598aee0_0 .net *"_ivl_24", 3 0, L_0x5ea215aeea90;  1 drivers
L_0x7a28195eb0f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ea21598afc0_0 .net *"_ivl_26", 3 0, L_0x7a28195eb0f0;  1 drivers
L_0x7a28195eb138 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea21598b0a0_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195eb138;  1 drivers
v0x5ea21598b180_0 .net *"_ivl_31", 7 0, L_0x5ea215aeed50;  1 drivers
L_0x7a28195eb180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea21598b260_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195eb180;  1 drivers
v0x5ea215970c30_0 .net *"_ivl_36", 0 0, L_0x5ea215aef090;  1 drivers
v0x5ea215970cf0_0 .net *"_ivl_38", 7 0, L_0x5ea215aef130;  1 drivers
v0x5ea215970dd0_0 .net *"_ivl_4", 7 0, L_0x5ea215aee480;  1 drivers
v0x5ea215970eb0_0 .net *"_ivl_40", 7 0, L_0x5ea215aef390;  1 drivers
v0x5ea215970f90_0 .net *"_ivl_42", 3 0, L_0x5ea215aef2a0;  1 drivers
L_0x7a28195eb1c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ea215948ac0_0 .net *"_ivl_44", 3 0, L_0x7a28195eb1c8;  1 drivers
L_0x7a28195eb210 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215948ba0_0 .net/2u *"_ivl_46", 7 0, L_0x7a28195eb210;  1 drivers
v0x5ea215948c80_0 .net *"_ivl_49", 7 0, L_0x5ea215aef560;  1 drivers
L_0x7a28195eb258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215948d60_0 .net/2u *"_ivl_50", 7 0, L_0x7a28195eb258;  1 drivers
v0x5ea215948e40_0 .net *"_ivl_54", 0 0, L_0x5ea215aef880;  1 drivers
v0x5ea21593c900_0 .net *"_ivl_56", 7 0, L_0x5ea215aef920;  1 drivers
v0x5ea21593c9e0_0 .net *"_ivl_58", 7 0, L_0x5ea215aefb10;  1 drivers
v0x5ea21593cac0_0 .net *"_ivl_6", 3 0, L_0x5ea215aee390;  1 drivers
v0x5ea21593cba0_0 .net *"_ivl_60", 3 0, L_0x5ea215aef740;  1 drivers
L_0x7a28195eb2a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ea21593cc80_0 .net *"_ivl_62", 3 0, L_0x7a28195eb2a0;  1 drivers
L_0x7a28195eb2e8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea21592b010_0 .net/2u *"_ivl_64", 7 0, L_0x7a28195eb2e8;  1 drivers
v0x5ea21592b0f0_0 .net *"_ivl_67", 7 0, L_0x5ea215aefd40;  1 drivers
L_0x7a28195eb330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea21592b3e0_0 .net/2u *"_ivl_68", 7 0, L_0x7a28195eb330;  1 drivers
v0x5ea2158daea0_0 .net *"_ivl_72", 0 0, L_0x5ea215af00e0;  1 drivers
v0x5ea2158daf60_0 .net *"_ivl_74", 7 0, L_0x5ea215af0180;  1 drivers
v0x5ea2158db040_0 .net *"_ivl_76", 7 0, L_0x5ea215af0440;  1 drivers
v0x5ea2158db120_0 .net *"_ivl_78", 3 0, L_0x5ea215af0350;  1 drivers
L_0x7a28195eb018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ea2158db200_0 .net *"_ivl_8", 3 0, L_0x7a28195eb018;  1 drivers
L_0x7a28195eb378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ea21591ac10_0 .net *"_ivl_80", 3 0, L_0x7a28195eb378;  1 drivers
L_0x7a28195eb3c0 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea21591acf0_0 .net/2u *"_ivl_82", 7 0, L_0x7a28195eb3c0;  1 drivers
v0x5ea21591add0_0 .net *"_ivl_85", 7 0, L_0x5ea215af0670;  1 drivers
L_0x7a28195eb408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea21591aeb0_0 .net/2u *"_ivl_86", 7 0, L_0x7a28195eb408;  1 drivers
v0x5ea21591af90_0 .net *"_ivl_90", 0 0, L_0x5ea215af0a40;  1 drivers
v0x5ea21590f760_0 .net *"_ivl_92", 7 0, L_0x5ea215af0ae0;  1 drivers
v0x5ea21590f840_0 .net *"_ivl_94", 7 0, L_0x5ea215af0dd0;  1 drivers
v0x5ea21590f920_0 .net *"_ivl_96", 3 0, L_0x5ea215af0ce0;  1 drivers
L_0x7a28195eb450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ea21590fa00_0 .net *"_ivl_98", 3 0, L_0x7a28195eb450;  1 drivers
v0x5ea21590fae0_0 .var "a", 8 0;
v0x5ea21597b5e0_0 .var "acc_ab", 8 0;
v0x5ea21597b6c0_0 .var "acc_ac", 8 0;
v0x5ea21597b7a0_0 .var "acc_ad", 8 0;
v0x5ea21597b880_0 .var "acc_bc", 8 0;
v0x5ea21597b960_0 .var "acc_bd", 8 0;
v0x5ea215969390_0 .var "acc_cd", 8 0;
o0x7a2819634a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ea215969470_0 .net "clk", 0 0, o0x7a2819634a68;  0 drivers
v0x5ea215969530_0 .var "cnt_ab", 7 0;
v0x5ea215969610_0 .var "cnt_ac", 7 0;
v0x5ea2159696f0_0 .var "cnt_ad", 7 0;
v0x5ea215ab6a60_0 .var "cnt_bc", 7 0;
v0x5ea215ab6b00_0 .var "cnt_bd", 7 0;
v0x5ea215ab6ba0_0 .var "cnt_cd", 7 0;
o0x7a2819634bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ea215ab6c40_0 .net "cycle_start", 0 0, o0x7a2819634bb8;  0 drivers
v0x5ea215ab6ce0_0 .net "inh_ab", 7 0, L_0x5ea215aee730;  1 drivers
v0x5ea215ab6d80_0 .net "inh_ac", 7 0, L_0x5ea215aeee90;  1 drivers
v0x5ea215ab6e20_0 .net "inh_ad", 7 0, L_0x5ea215aef6a0;  1 drivers
v0x5ea215ab6ec0_0 .net "inh_bc", 7 0, L_0x5ea215aefe80;  1 drivers
v0x5ea215ab6f60_0 .net "inh_bd", 7 0, L_0x5ea215af07b0;  1 drivers
v0x5ea215ab7000_0 .net "inh_cd", 7 0, L_0x5ea215af11a0;  1 drivers
v0x5ea215ab70a0_0 .var "rate_ab", 7 0;
v0x5ea215ab7140_0 .var "rate_ac", 7 0;
v0x5ea215ab71e0_0 .var "rate_ad", 7 0;
v0x5ea215ab7280_0 .var "rate_bc", 7 0;
v0x5ea215ab7320_0 .var "rate_bd", 7 0;
v0x5ea215ab73c0_0 .var "rate_cd", 7 0;
o0x7a2819634e28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ea215ab7460_0 .net "rel_ab", 7 0, o0x7a2819634e28;  0 drivers
o0x7a2819634e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ea215ab7540_0 .net "rel_ac", 7 0, o0x7a2819634e58;  0 drivers
o0x7a2819634e88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ea215ab7620_0 .net "rel_ad", 7 0, o0x7a2819634e88;  0 drivers
o0x7a2819634eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ea215ab7700_0 .net "rel_bc", 7 0, o0x7a2819634eb8;  0 drivers
o0x7a2819634ee8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ea215ab77e0_0 .net "rel_bd", 7 0, o0x7a2819634ee8;  0 drivers
o0x7a2819634f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ea215ab78c0_0 .net "rel_cd", 7 0, o0x7a2819634f18;  0 drivers
o0x7a2819634f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ea215ab79a0_0 .net "rst_n", 0 0, o0x7a2819634f48;  0 drivers
v0x5ea215ab7a60_0 .var "spike_ab", 0 0;
v0x5ea215ab7b20_0 .var "spike_ac", 0 0;
v0x5ea215ab7be0_0 .var "spike_ad", 0 0;
v0x5ea215ab7ca0_0 .var "spike_bc", 0 0;
v0x5ea215ab7d60_0 .var "spike_bd", 0 0;
v0x5ea215ab7e20_0 .var "spike_cd", 0 0;
v0x5ea215ab7ee0_0 .var "winner_comb", 2 0;
v0x5ea215ab7fc0_0 .var "winner_out", 2 0;
v0x5ea215ab80a0_0 .var "winner_rel_comb", 7 0;
E_0x5ea21596e080/0 .event negedge, v0x5ea215ab79a0_0;
E_0x5ea21596e080/1 .event posedge, v0x5ea215969470_0;
E_0x5ea21596e080 .event/or E_0x5ea21596e080/0, E_0x5ea21596e080/1;
E_0x5ea21596e6e0/0 .event edge, v0x5ea215ab7460_0, v0x5ea215ab7540_0, v0x5ea215ab80a0_0, v0x5ea215ab7620_0;
E_0x5ea21596e6e0/1 .event edge, v0x5ea215ab7700_0, v0x5ea215ab77e0_0, v0x5ea215ab78c0_0;
E_0x5ea21596e6e0 .event/or E_0x5ea21596e6e0/0, E_0x5ea21596e6e0/1;
L_0x5ea215aee1a0 .cmp/gt 8, v0x5ea215ab80a0_0, o0x7a2819634e28;
L_0x5ea215aee270 .arith/sub 8, v0x5ea215ab80a0_0, o0x7a2819634e28;
L_0x5ea215aee390 .part L_0x5ea215aee270, 4, 4;
L_0x5ea215aee480 .concat [ 4 4 0 0], L_0x5ea215aee390, L_0x7a28195eb018;
L_0x5ea215aee5f0 .arith/mult 8, L_0x5ea215aee480, L_0x7a28195eb060;
L_0x5ea215aee730 .functor MUXZ 8, L_0x7a28195eb0a8, L_0x5ea215aee5f0, L_0x5ea215aee1a0, C4<>;
L_0x5ea215aee900 .cmp/gt 8, v0x5ea215ab80a0_0, o0x7a2819634e58;
L_0x5ea215aee9a0 .arith/sub 8, v0x5ea215ab80a0_0, o0x7a2819634e58;
L_0x5ea215aeea90 .part L_0x5ea215aee9a0, 4, 4;
L_0x5ea215aeeb80 .concat [ 4 4 0 0], L_0x5ea215aeea90, L_0x7a28195eb0f0;
L_0x5ea215aeed50 .arith/mult 8, L_0x5ea215aeeb80, L_0x7a28195eb138;
L_0x5ea215aeee90 .functor MUXZ 8, L_0x7a28195eb180, L_0x5ea215aeed50, L_0x5ea215aee900, C4<>;
L_0x5ea215aef090 .cmp/gt 8, v0x5ea215ab80a0_0, o0x7a2819634e88;
L_0x5ea215aef130 .arith/sub 8, v0x5ea215ab80a0_0, o0x7a2819634e88;
L_0x5ea215aef2a0 .part L_0x5ea215aef130, 4, 4;
L_0x5ea215aef390 .concat [ 4 4 0 0], L_0x5ea215aef2a0, L_0x7a28195eb1c8;
L_0x5ea215aef560 .arith/mult 8, L_0x5ea215aef390, L_0x7a28195eb210;
L_0x5ea215aef6a0 .functor MUXZ 8, L_0x7a28195eb258, L_0x5ea215aef560, L_0x5ea215aef090, C4<>;
L_0x5ea215aef880 .cmp/gt 8, v0x5ea215ab80a0_0, o0x7a2819634eb8;
L_0x5ea215aef920 .arith/sub 8, v0x5ea215ab80a0_0, o0x7a2819634eb8;
L_0x5ea215aef740 .part L_0x5ea215aef920, 4, 4;
L_0x5ea215aefb10 .concat [ 4 4 0 0], L_0x5ea215aef740, L_0x7a28195eb2a0;
L_0x5ea215aefd40 .arith/mult 8, L_0x5ea215aefb10, L_0x7a28195eb2e8;
L_0x5ea215aefe80 .functor MUXZ 8, L_0x7a28195eb330, L_0x5ea215aefd40, L_0x5ea215aef880, C4<>;
L_0x5ea215af00e0 .cmp/gt 8, v0x5ea215ab80a0_0, o0x7a2819634ee8;
L_0x5ea215af0180 .arith/sub 8, v0x5ea215ab80a0_0, o0x7a2819634ee8;
L_0x5ea215af0350 .part L_0x5ea215af0180, 4, 4;
L_0x5ea215af0440 .concat [ 4 4 0 0], L_0x5ea215af0350, L_0x7a28195eb378;
L_0x5ea215af0670 .arith/mult 8, L_0x5ea215af0440, L_0x7a28195eb3c0;
L_0x5ea215af07b0 .functor MUXZ 8, L_0x7a28195eb408, L_0x5ea215af0670, L_0x5ea215af00e0, C4<>;
L_0x5ea215af0a40 .cmp/gt 8, v0x5ea215ab80a0_0, o0x7a2819634f18;
L_0x5ea215af0ae0 .arith/sub 8, v0x5ea215ab80a0_0, o0x7a2819634f18;
L_0x5ea215af0ce0 .part L_0x5ea215af0ae0, 4, 4;
L_0x5ea215af0dd0 .concat [ 4 4 0 0], L_0x5ea215af0ce0, L_0x7a28195eb450;
L_0x5ea215af1060 .arith/mult 8, L_0x5ea215af0dd0, L_0x7a28195eb498;
L_0x5ea215af11a0 .functor MUXZ 8, L_0x7a28195eb4e0, L_0x5ea215af1060, L_0x5ea215af0a40, C4<>;
S_0x5ea215a639f0 .scope module, "tb_pst_brain_v2" "tb_pst_brain_v2" 3 22;
 .timescale -9 -12;
v0x5ea215aebef0_0 .var "clk", 0 0;
v0x5ea215aebfb0_0 .net "conf_lv", 1 0, v0x5ea215ac3e40_0;  1 drivers
v0x5ea215aec0c0_0 .var "cur0", 7 0;
v0x5ea215aec1b0_0 .var "cur1", 7 0;
v0x5ea215aec2c0_0 .var "cur2", 7 0;
v0x5ea215aec420_0 .var "cur3", 7 0;
v0x5ea215aec530_0 .var/i "cyc_cnt", 31 0;
v0x5ea215aec610_0 .net "ep_last", 0 0, L_0x5ea215af1460;  1 drivers
v0x5ea215aec700_0 .net "ep_str", 3 0, v0x5ea215ac2870_0;  1 drivers
v0x5ea215aec7c0_0 .net "ep_v", 0 0, v0x5ea215ac27d0_0;  1 drivers
v0x5ea215aec860_0 .net "ep_win", 2 0, v0x5ea215ac2950_0;  1 drivers
v0x5ea215aec920_0 .net "exploit_s", 0 0, v0x5ea215ac4110_0;  1 drivers
v0x5ea215aeca10_0 .net "explore_s", 0 0, L_0x5ea215a81340;  1 drivers
v0x5ea215aecb00_0 .net "fp", 7 0, L_0x5ea215b13ab0;  1 drivers
v0x5ea215aecbc0_0 .net "fv", 0 0, L_0x5ea215b139f0;  1 drivers
v0x5ea215aecc60_0 .net "gcnt", 2 0, v0x5ea215ae29a0_0;  1 drivers
v0x5ea215aecd50_0 .var/i "i", 31 0;
v0x5ea215aece10_0 .net "p_err", 7 0, v0x5ea215acee90_0;  1 drivers
v0x5ea215aecf20_0 .net "p_out", 7 0, v0x5ea215acfe50_0;  1 drivers
v0x5ea215aed030_0 .net "ph0", 7 0, v0x5ea215ac4f40_0;  1 drivers
v0x5ea215aed0f0_0 .net "ph1", 7 0, v0x5ea215ac5f80_0;  1 drivers
v0x5ea215aed2c0_0 .net "ph2", 7 0, v0x5ea215ac6e10_0;  1 drivers
v0x5ea215aed490_0 .net "ph3", 7 0, v0x5ea215ac7c50_0;  1 drivers
v0x5ea215aed660_0 .net "reward_sig", 0 0, L_0x5ea215b18480;  1 drivers
v0x5ea215aed700_0 .var "rst_n", 0 0;
v0x5ea215aed7a0_0 .net "sA", 7 0, v0x5ea215ae1cd0_0;  1 drivers
v0x5ea215aed890_0 .net "sB", 7 0, v0x5ea215ae1db0_0;  1 drivers
v0x5ea215aed9a0_0 .net "th_tick", 0 0, v0x5ea215ae2ba0_0;  1 drivers
v0x5ea215aeda40_0 .net "w_att", 2 0, L_0x5ea215b0dd20;  1 drivers
v0x5ea215aedb00_0 .net "w_rel", 7 0, L_0x5ea215b10d50;  1 drivers
v0x5ea215aedba0_0 .net "w_score", 7 0, L_0x5ea215b10c90;  1 drivers
v0x5ea215aedc40_0 .net "wab", 7 0, L_0x5ea215b0d000;  1 drivers
v0x5ea215aedce0_0 .net "wac", 7 0, L_0x5ea215b0d110;  1 drivers
v0x5ea215aedd80_0 .net "wad", 7 0, L_0x5ea215b0d220;  1 drivers
v0x5ea215aede20_0 .net "wbc", 7 0, L_0x5ea215b0d330;  1 drivers
v0x5ea215aedec0_0 .net "wbd", 7 0, L_0x5ea215b0d440;  1 drivers
v0x5ea215aedf60_0 .net "wcd", 7 0, L_0x5ea215b0d550;  1 drivers
v0x5ea215aee000_0 .var/i "win_ab_after", 31 0;
v0x5ea215aee0c0_0 .var/i "win_ab_before", 31 0;
S_0x5ea215a632c0 .scope module, "brain" "pst_brain_v2" 3 67, 4 16 0, S_0x5ea215a639f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "cur0";
    .port_info 3 /INPUT 8 "cur1";
    .port_info 4 /INPUT 8 "cur2";
    .port_info 5 /INPUT 8 "cur3";
    .port_info 6 /OUTPUT 8 "phase0";
    .port_info 7 /OUTPUT 8 "phase1";
    .port_info 8 /OUTPUT 8 "phase2";
    .port_info 9 /OUTPUT 8 "phase3";
    .port_info 10 /OUTPUT 3 "winner";
    .port_info 11 /OUTPUT 8 "winner_score";
    .port_info 12 /OUTPUT 8 "winner_rel";
    .port_info 13 /OUTPUT 8 "w_ab";
    .port_info 14 /OUTPUT 8 "w_ac";
    .port_info 15 /OUTPUT 8 "w_ad";
    .port_info 16 /OUTPUT 8 "w_bc";
    .port_info 17 /OUTPUT 8 "w_bd";
    .port_info 18 /OUTPUT 8 "w_cd";
    .port_info 19 /OUTPUT 8 "seq_slot_A";
    .port_info 20 /OUTPUT 8 "seq_slot_B";
    .port_info 21 /OUTPUT 1 "seq_force_valid";
    .port_info 22 /OUTPUT 8 "seq_force_pred";
    .port_info 23 /OUTPUT 8 "pred_out";
    .port_info 24 /OUTPUT 8 "pred_err";
    .port_info 25 /OUTPUT 1 "reward_out";
    .port_info 26 /OUTPUT 3 "gamma_cnt";
    .port_info 27 /OUTPUT 1 "theta_tick";
    .port_info 28 /OUTPUT 1 "episode_last";
    .port_info 29 /OUTPUT 3 "ep_winner";
    .port_info 30 /OUTPUT 4 "ep_strength";
    .port_info 31 /OUTPUT 1 "ep_valid";
    .port_info 32 /OUTPUT 1 "exploit_mode";
    .port_info 33 /OUTPUT 1 "explore_mode";
    .port_info 34 /OUTPUT 2 "confidence_level";
P_0x5ea215a9ff20 .param/l "DECAY_PERIOD" 0 4 22, C4<00000010>;
P_0x5ea215a9ff60 .param/l "ERR_THR" 0 4 24, C4<00000101>;
P_0x5ea215a9ffa0 .param/l "ERR_WIN" 0 4 23, C4<00000011>;
P_0x5ea215a9ffe0 .param/l "ETA_LTD" 0 4 20, C4<00000010>;
P_0x5ea215aa0020 .param/l "ETA_LTP" 0 4 19, C4<00000100>;
P_0x5ea215aa0060 .param/l "PHASE_TOL" 0 4 18, C4<00010100>;
P_0x5ea215aa00a0 .param/l "SLOT_A_INIT" 0 4 26, C4<00000000>;
P_0x5ea215aa00e0 .param/l "SLOT_B_INIT" 0 4 27, C4<11010101>;
P_0x5ea215aa0120 .param/l "THRESHOLD" 0 4 17, C4<11001000>;
P_0x5ea215aa0160 .param/l "W_SHIFT" 0 4 21, C4<011>;
L_0x5ea215b0d000 .functor BUFZ 8, v0x5ea215ad2650_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b0d110 .functor BUFZ 8, v0x5ea215ad4f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b0d220 .functor BUFZ 8, v0x5ea215ad7850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b0d330 .functor BUFZ 8, v0x5ea215ad9f00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b0d440 .functor BUFZ 8, v0x5ea215adc520_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b0d550 .functor BUFZ 8, v0x5ea215adebd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b0d660 .functor OR 1, v0x5ea215ae15c0_0, L_0x5ea215a81340, C4<0>, C4<0>;
L_0x5ea215b0de30 .functor BUFZ 3, v0x5ea215aead10_0, C4<000>, C4<000>, C4<000>;
L_0x5ea215b0dd20 .functor BUFZ 3, v0x5ea215aead10_0, C4<000>, C4<000>, C4<000>;
L_0x5ea215b10c90 .functor BUFZ 8, v0x5ea215aeb090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b10d50 .functor BUFZ 8, v0x5ea215aeaed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b10dc0 .functor OR 1, v0x5ea215aea9a0_0, v0x5ea215aeaa60_0, C4<0>, C4<0>;
L_0x5ea215b139f0 .functor BUFZ 1, v0x5ea215ae15c0_0, C4<0>, C4<0>, C4<0>;
L_0x5ea215b13ab0 .functor BUFZ 8, v0x5ea215ae14f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b17d50 .functor BUFZ 8, v0x5ea215acee90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ea215b18480 .functor BUFZ 1, v0x5ea215ae7d00_0, C4<0>, C4<0>, C4<0>;
L_0x7a28195ebcc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae2d50_0 .net/2u *"_ivl_0", 2 0, L_0x7a28195ebcc0;  1 drivers
v0x5ea215ae2e50_0 .net *"_ivl_101", 5 0, L_0x5ea215b0f1d0;  1 drivers
v0x5ea215ae2f30_0 .net *"_ivl_102", 7 0, L_0x5ea215b0f270;  1 drivers
L_0x7a28195ecf08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae2ff0_0 .net *"_ivl_105", 1 0, L_0x7a28195ecf08;  1 drivers
v0x5ea215ae30d0_0 .net *"_ivl_106", 7 0, L_0x5ea215b0f4a0;  1 drivers
v0x5ea215ae3200_0 .net *"_ivl_111", 6 0, L_0x5ea215b0f820;  1 drivers
v0x5ea215ae32e0_0 .net *"_ivl_112", 7 0, L_0x5ea215b0f910;  1 drivers
L_0x7a28195ecf50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae33c0_0 .net *"_ivl_115", 0 0, L_0x7a28195ecf50;  1 drivers
L_0x7a28195ecf98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae34a0_0 .net/2u *"_ivl_116", 7 0, L_0x7a28195ecf98;  1 drivers
v0x5ea215ae3580_0 .net *"_ivl_119", 5 0, L_0x5ea215b0fb60;  1 drivers
L_0x7a28195ebd98 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae3660_0 .net/2u *"_ivl_12", 2 0, L_0x7a28195ebd98;  1 drivers
v0x5ea215ae3740_0 .net *"_ivl_120", 7 0, L_0x5ea215b0fc00;  1 drivers
L_0x7a28195ecfe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae3820_0 .net *"_ivl_123", 1 0, L_0x7a28195ecfe0;  1 drivers
v0x5ea215ae3900_0 .net *"_ivl_124", 7 0, L_0x5ea215b0fe60;  1 drivers
v0x5ea215ae39e0_0 .net *"_ivl_129", 6 0, L_0x5ea215b0fcf0;  1 drivers
v0x5ea215ae3ac0_0 .net *"_ivl_130", 7 0, L_0x5ea215b10210;  1 drivers
L_0x7a28195ed028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae3ba0_0 .net *"_ivl_133", 0 0, L_0x7a28195ed028;  1 drivers
L_0x7a28195ed070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae3c80_0 .net/2u *"_ivl_134", 7 0, L_0x7a28195ed070;  1 drivers
v0x5ea215ae3d60_0 .net *"_ivl_137", 5 0, L_0x5ea215b10490;  1 drivers
v0x5ea215ae3e40_0 .net *"_ivl_138", 7 0, L_0x5ea215b10530;  1 drivers
L_0x7a28195ed0b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae3f20_0 .net *"_ivl_141", 1 0, L_0x7a28195ed0b8;  1 drivers
v0x5ea215ae4000_0 .net *"_ivl_142", 7 0, L_0x5ea215b107c0;  1 drivers
L_0x7a28195ebde0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae40e0_0 .net/2u *"_ivl_16", 2 0, L_0x7a28195ebde0;  1 drivers
L_0x7a28195ebe28 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae41c0_0 .net/2u *"_ivl_20", 2 0, L_0x7a28195ebe28;  1 drivers
v0x5ea215ae42a0_0 .net *"_ivl_39", 6 0, L_0x5ea215b0d6d0;  1 drivers
L_0x7a28195ebd08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae4380_0 .net/2u *"_ivl_4", 2 0, L_0x7a28195ebd08;  1 drivers
v0x5ea215ae4460_0 .net *"_ivl_40", 7 0, L_0x5ea215b0d770;  1 drivers
L_0x7a28195ecbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae4540_0 .net *"_ivl_43", 0 0, L_0x7a28195ecbf0;  1 drivers
L_0x7a28195ecc38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae4620_0 .net/2u *"_ivl_44", 7 0, L_0x7a28195ecc38;  1 drivers
v0x5ea215ae4700_0 .net *"_ivl_47", 5 0, L_0x5ea215b0d900;  1 drivers
v0x5ea215ae47e0_0 .net *"_ivl_48", 7 0, L_0x5ea215b0d9a0;  1 drivers
L_0x7a28195ecc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae48c0_0 .net *"_ivl_51", 1 0, L_0x7a28195ecc80;  1 drivers
v0x5ea215ae49a0_0 .net *"_ivl_52", 7 0, L_0x5ea215b0daf0;  1 drivers
v0x5ea215ae4c90_0 .net *"_ivl_57", 6 0, L_0x5ea215b0dea0;  1 drivers
v0x5ea215ae4d70_0 .net *"_ivl_58", 7 0, L_0x5ea215b0df90;  1 drivers
L_0x7a28195eccc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae4e50_0 .net *"_ivl_61", 0 0, L_0x7a28195eccc8;  1 drivers
L_0x7a28195ecd10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae4f30_0 .net/2u *"_ivl_62", 7 0, L_0x7a28195ecd10;  1 drivers
v0x5ea215ae5010_0 .net *"_ivl_65", 5 0, L_0x5ea215b0e150;  1 drivers
v0x5ea215ae50f0_0 .net *"_ivl_66", 7 0, L_0x5ea215b0e1f0;  1 drivers
L_0x7a28195ecd58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae51d0_0 .net *"_ivl_69", 1 0, L_0x7a28195ecd58;  1 drivers
v0x5ea215ae52b0_0 .net *"_ivl_70", 7 0, L_0x5ea215b0e3c0;  1 drivers
v0x5ea215ae5390_0 .net *"_ivl_75", 6 0, L_0x5ea215b0e6e0;  1 drivers
v0x5ea215ae5470_0 .net *"_ivl_76", 7 0, L_0x5ea215b0e7d0;  1 drivers
L_0x7a28195ecda0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae5550_0 .net *"_ivl_79", 0 0, L_0x7a28195ecda0;  1 drivers
L_0x7a28195ebd50 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae5630_0 .net/2u *"_ivl_8", 2 0, L_0x7a28195ebd50;  1 drivers
L_0x7a28195ecde8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae5710_0 .net/2u *"_ivl_80", 7 0, L_0x7a28195ecde8;  1 drivers
v0x5ea215ae57f0_0 .net *"_ivl_83", 5 0, L_0x5ea215b0e640;  1 drivers
v0x5ea215ae58d0_0 .net *"_ivl_84", 7 0, L_0x5ea215b0e9c0;  1 drivers
L_0x7a28195ece30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae59b0_0 .net *"_ivl_87", 1 0, L_0x7a28195ece30;  1 drivers
v0x5ea215ae5a90_0 .net *"_ivl_88", 7 0, L_0x5ea215b0ebc0;  1 drivers
v0x5ea215ae5b70_0 .net *"_ivl_93", 6 0, L_0x5ea215b0eec0;  1 drivers
v0x5ea215ae5c50_0 .net *"_ivl_94", 7 0, L_0x5ea215b0efb0;  1 drivers
L_0x7a28195ece78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae5d30_0 .net *"_ivl_97", 0 0, L_0x7a28195ece78;  1 drivers
L_0x7a28195ecec0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae5e10_0 .net/2u *"_ivl_98", 7 0, L_0x7a28195ecec0;  1 drivers
v0x5ea215ae5ef0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  1 drivers
v0x5ea215ae5f90_0 .net "coin_ab", 0 0, v0x5ea215ab9610_0;  1 drivers
v0x5ea215ae6030_0 .net "coin_ac", 0 0, v0x5ea215abae50_0;  1 drivers
v0x5ea215ae60d0_0 .net "coin_ad", 0 0, v0x5ea215abc5b0_0;  1 drivers
v0x5ea215ae61a0_0 .net "coin_bc", 0 0, v0x5ea215abe010_0;  1 drivers
v0x5ea215ae6270_0 .net "coin_bd", 0 0, v0x5ea215abf990_0;  1 drivers
v0x5ea215ae6340_0 .net "coin_cd", 0 0, v0x5ea215ac14d0_0;  1 drivers
v0x5ea215ae6410_0 .net "confidence_level", 1 0, v0x5ea215ac3e40_0;  alias, 1 drivers
v0x5ea215ae64e0_0 .net "ctx_gate", 0 0, L_0x5ea215b0d660;  1 drivers
v0x5ea215ae6580_0 .net "cur0", 7 0, v0x5ea215aec0c0_0;  1 drivers
v0x5ea215ae6650_0 .net "cur1", 7 0, v0x5ea215aec1b0_0;  1 drivers
v0x5ea215ae6b30_0 .net "cur2", 7 0, v0x5ea215aec2c0_0;  1 drivers
v0x5ea215ae6c00_0 .net "cur3", 7 0, v0x5ea215aec420_0;  1 drivers
v0x5ea215ae6cd0_0 .net "cyc_start", 0 0, v0x5ea215ac84d0_0;  1 drivers
v0x5ea215ae6d70_0 .net "en_ab", 0 0, L_0x5ea215b06cd0;  1 drivers
v0x5ea215ae6e40_0 .net "en_ac", 0 0, L_0x5ea215b06e60;  1 drivers
v0x5ea215ae6f10_0 .net "en_ad", 0 0, L_0x5ea215b06fa0;  1 drivers
v0x5ea215ae6fe0_0 .net "en_bc", 0 0, L_0x5ea215b07120;  1 drivers
v0x5ea215ae70b0_0 .net "en_bd", 0 0, L_0x5ea215b07260;  1 drivers
v0x5ea215ae7180_0 .net "en_cd", 0 0, L_0x5ea215b073a0;  1 drivers
v0x5ea215ae7250_0 .net "ep_strength", 3 0, v0x5ea215ac2870_0;  alias, 1 drivers
v0x5ea215ae72f0_0 .net "ep_valid", 0 0, v0x5ea215ac27d0_0;  alias, 1 drivers
v0x5ea215ae73e0_0 .net "ep_winner", 2 0, v0x5ea215ac2950_0;  alias, 1 drivers
v0x5ea215ae7480_0 .net "episode_last", 0 0, L_0x5ea215af1460;  alias, 1 drivers
v0x5ea215ae7520_0 .var "err_zero_cnt", 7 0;
v0x5ea215ae75c0_0 .net "exploit_mode", 0 0, v0x5ea215ac4110_0;  alias, 1 drivers
v0x5ea215ae7690_0 .net "explore_mode", 0 0, L_0x5ea215a81340;  alias, 1 drivers
v0x5ea215ae7760_0 .net "fired0", 0 0, v0x5ea215ac4c10_0;  1 drivers
v0x5ea215ae7800_0 .net "fired1", 0 0, v0x5ea215ac5c90_0;  1 drivers
v0x5ea215ae78a0_0 .net "fired2", 0 0, v0x5ea215ac6ab0_0;  1 drivers
v0x5ea215ae7940_0 .net "fired3", 0 0, v0x5ea215ac7940_0;  1 drivers
v0x5ea215ae79e0_0 .net "force_pred_w", 7 0, v0x5ea215ae14f0_0;  1 drivers
v0x5ea215ae7ad0_0 .net "force_valid_w", 0 0, v0x5ea215ae15c0_0;  1 drivers
v0x5ea215ae7bc0_0 .net "gamma_cnt", 2 0, v0x5ea215ae29a0_0;  alias, 1 drivers
v0x5ea215ae7c60_0 .net "gphase", 7 0, v0x5ea215ac8590_0;  1 drivers
v0x5ea215ae7d00_0 .var "internal_reward", 0 0;
v0x5ea215ae7da0_0 .net "phase0", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215ae7e40_0 .net "phase1", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215ae7ee0_0 .net "phase2", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215ae7f80_0 .net "phase3", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215ae8020_0 .net "pred_boost_out", 7 0, L_0x5ea215b14d70;  1 drivers
v0x5ea215ae80c0_0 .net "pred_err", 7 0, v0x5ea215acee90_0;  alias, 1 drivers
v0x5ea215ae8190_0 .net "pred_err_internal", 0 0, L_0x5ea215b183e0;  1 drivers
v0x5ea215ae8230_0 .net "pred_err_sign", 0 0, v0x5ea215acef70_0;  1 drivers
v0x5ea215ae8300_0 .net "pred_err_valid", 0 0, v0x5ea215acf030_0;  1 drivers
v0x5ea215ae83d0_0 .net "pred_err_w", 7 0, L_0x5ea215b17d50;  1 drivers
v0x5ea215ae8470_0 .net "pred_out", 7 0, v0x5ea215acfe50_0;  alias, 1 drivers
v0x5ea215ae8540_0 .net "rel_ab", 7 0, v0x5ea215aba010_0;  1 drivers
v0x5ea215ae8610_0 .net "rel_ac", 7 0, v0x5ea215abb770_0;  1 drivers
v0x5ea215ae86e0_0 .net "rel_ad", 7 0, v0x5ea215abd150_0;  1 drivers
v0x5ea215ae87b0_0 .net "rel_bc", 7 0, v0x5ea215abea00_0;  1 drivers
v0x5ea215ae8880_0 .net "rel_bd", 7 0, v0x5ea215ac0450_0;  1 drivers
v0x5ea215ae8950_0 .net "rel_cd", 7 0, v0x5ea215ac2030_0;  1 drivers
v0x5ea215ae8a20_0 .net "reward_out", 0 0, L_0x5ea215b18480;  alias, 1 drivers
v0x5ea215ae8ac0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  1 drivers
v0x5ea215ae8b60_0 .net "score_ab", 7 0, L_0x5ea215b0dc80;  1 drivers
v0x5ea215ae8c00_0 .net "score_ac", 7 0, L_0x5ea215b0e500;  1 drivers
v0x5ea215ae8cc0_0 .net "score_ad", 7 0, L_0x5ea215b0ecb0;  1 drivers
v0x5ea215ae8da0_0 .net "score_bc", 7 0, L_0x5ea215b0f5e0;  1 drivers
v0x5ea215ae8e80_0 .net "score_bd", 7 0, L_0x5ea215b0ffa0;  1 drivers
v0x5ea215ae8f60_0 .net "score_cd", 7 0, L_0x5ea215b10900;  1 drivers
v0x5ea215ae9040_0 .net "seq_err_w", 7 0, v0x5ea215ae1370_0;  1 drivers
v0x5ea215ae9130_0 .net "seq_force_pred", 7 0, L_0x5ea215b13ab0;  alias, 1 drivers
v0x5ea215ae91f0_0 .net "seq_force_valid", 0 0, L_0x5ea215b139f0;  alias, 1 drivers
v0x5ea215ae92b0_0 .net "seq_lw_w", 0 0, v0x5ea215ae18d0_0;  1 drivers
v0x5ea215ae9380_0 .net "seq_slot_A", 7 0, v0x5ea215ae1cd0_0;  alias, 1 drivers
v0x5ea215ae9450_0 .net "seq_slot_B", 7 0, v0x5ea215ae1db0_0;  alias, 1 drivers
v0x5ea215ae9520_0 .net "stdp_ab", 7 0, v0x5ea215ad2650_0;  1 drivers
v0x5ea215ae95f0_0 .net "stdp_ac", 7 0, v0x5ea215ad4f60_0;  1 drivers
v0x5ea215ae96c0_0 .net "stdp_ad", 7 0, v0x5ea215ad7850_0;  1 drivers
v0x5ea215ae9790_0 .net "stdp_bc", 7 0, v0x5ea215ad9f00_0;  1 drivers
v0x5ea215ae9860_0 .net "stdp_bd", 7 0, v0x5ea215adc520_0;  1 drivers
v0x5ea215ae9930_0 .net "stdp_cd", 7 0, v0x5ea215adebd0_0;  1 drivers
v0x5ea215ae9a00_0 .net "theta_tick", 0 0, v0x5ea215ae2ba0_0;  alias, 1 drivers
v0x5ea215ae9aa0_0 .net "w_ab", 7 0, L_0x5ea215b0d000;  alias, 1 drivers
v0x5ea215aea370_0 .net "w_ac", 7 0, L_0x5ea215b0d110;  alias, 1 drivers
v0x5ea215aea450_0 .net "w_ad", 7 0, L_0x5ea215b0d220;  alias, 1 drivers
v0x5ea215aea530_0 .net "w_bc", 7 0, L_0x5ea215b0d330;  alias, 1 drivers
v0x5ea215aea610_0 .net "w_bd", 7 0, L_0x5ea215b0d440;  alias, 1 drivers
v0x5ea215aea6f0_0 .net "w_cd", 7 0, L_0x5ea215b0d550;  alias, 1 drivers
v0x5ea215aea7d0_0 .var "w_comb", 2 0;
v0x5ea215aea8b0_0 .net "win_fired", 0 0, L_0x5ea215b10dc0;  1 drivers
v0x5ea215aea9a0_0 .var "win_fired_a_r", 0 0;
v0x5ea215aeaa60_0 .var "win_fired_b_r", 0 0;
v0x5ea215aeab20_0 .var "win_idx_mapped", 7 0;
v0x5ea215aeac30_0 .net "winner", 2 0, L_0x5ea215b0dd20;  alias, 1 drivers
v0x5ea215aead10_0 .var "winner_r", 2 0;
v0x5ea215aeadf0_0 .net "winner_rel", 7 0, L_0x5ea215b10d50;  alias, 1 drivers
v0x5ea215aeaed0_0 .var "winner_rel_r", 7 0;
v0x5ea215aeafb0_0 .net "winner_score", 7 0, L_0x5ea215b10c90;  alias, 1 drivers
v0x5ea215aeb090_0 .var "winner_score_r", 7 0;
v0x5ea215aeb170_0 .net "winner_w", 2 0, L_0x5ea215b0de30;  1 drivers
v0x5ea215aeb230_0 .var "wr_comb", 7 0;
v0x5ea215aeb2f0_0 .var "ws_comb", 7 0;
E_0x5ea215933210/0 .event edge, v0x5ea215aead10_0, v0x5ea215ab9950_0, v0x5ea215ab9a10_0, v0x5ea215abb1d0_0;
E_0x5ea215933210/1 .event edge, v0x5ea215abca10_0;
E_0x5ea215933210 .event/or E_0x5ea215933210/0, E_0x5ea215933210/1;
E_0x5ea2158f6390 .event edge, v0x5ea215aead10_0;
E_0x5ea2158f7ab0/0 .event edge, v0x5ea215ae8b60_0, v0x5ea215aba010_0, v0x5ea215ae8c00_0, v0x5ea215aeb2f0_0;
E_0x5ea2158f7ab0/1 .event edge, v0x5ea215abb770_0, v0x5ea215ae8cc0_0, v0x5ea215abd150_0, v0x5ea215ae8da0_0;
E_0x5ea2158f7ab0/2 .event edge, v0x5ea215abea00_0, v0x5ea215ae8e80_0, v0x5ea215ac0450_0, v0x5ea215ae8f60_0;
E_0x5ea2158f7ab0/3 .event edge, v0x5ea215ac2030_0;
E_0x5ea2158f7ab0 .event/or E_0x5ea2158f7ab0/0, E_0x5ea2158f7ab0/1, E_0x5ea2158f7ab0/2, E_0x5ea2158f7ab0/3;
L_0x5ea215b06cd0 .cmp/eq 3, L_0x5ea215b0de30, L_0x7a28195ebcc0;
L_0x5ea215b06e60 .cmp/eq 3, L_0x5ea215b0de30, L_0x7a28195ebd08;
L_0x5ea215b06fa0 .cmp/eq 3, L_0x5ea215b0de30, L_0x7a28195ebd50;
L_0x5ea215b07120 .cmp/eq 3, L_0x5ea215b0de30, L_0x7a28195ebd98;
L_0x5ea215b07260 .cmp/eq 3, L_0x5ea215b0de30, L_0x7a28195ebde0;
L_0x5ea215b073a0 .cmp/eq 3, L_0x5ea215b0de30, L_0x7a28195ebe28;
L_0x5ea215b0d6d0 .part v0x5ea215aba010_0, 1, 7;
L_0x5ea215b0d770 .concat [ 7 1 0 0], L_0x5ea215b0d6d0, L_0x7a28195ecbf0;
L_0x5ea215b0d900 .part v0x5ea215ad2650_0, 2, 6;
L_0x5ea215b0d9a0 .concat [ 6 2 0 0], L_0x5ea215b0d900, L_0x7a28195ecc80;
L_0x5ea215b0daf0 .functor MUXZ 8, L_0x5ea215b0d9a0, L_0x7a28195ecc38, L_0x5ea215b0d660, C4<>;
L_0x5ea215b0dc80 .arith/sum 8, L_0x5ea215b0d770, L_0x5ea215b0daf0;
L_0x5ea215b0dea0 .part v0x5ea215abb770_0, 1, 7;
L_0x5ea215b0df90 .concat [ 7 1 0 0], L_0x5ea215b0dea0, L_0x7a28195eccc8;
L_0x5ea215b0e150 .part v0x5ea215ad4f60_0, 2, 6;
L_0x5ea215b0e1f0 .concat [ 6 2 0 0], L_0x5ea215b0e150, L_0x7a28195ecd58;
L_0x5ea215b0e3c0 .functor MUXZ 8, L_0x5ea215b0e1f0, L_0x7a28195ecd10, L_0x5ea215b0d660, C4<>;
L_0x5ea215b0e500 .arith/sum 8, L_0x5ea215b0df90, L_0x5ea215b0e3c0;
L_0x5ea215b0e6e0 .part v0x5ea215abd150_0, 1, 7;
L_0x5ea215b0e7d0 .concat [ 7 1 0 0], L_0x5ea215b0e6e0, L_0x7a28195ecda0;
L_0x5ea215b0e640 .part v0x5ea215ad7850_0, 2, 6;
L_0x5ea215b0e9c0 .concat [ 6 2 0 0], L_0x5ea215b0e640, L_0x7a28195ece30;
L_0x5ea215b0ebc0 .functor MUXZ 8, L_0x5ea215b0e9c0, L_0x7a28195ecde8, L_0x5ea215b0d660, C4<>;
L_0x5ea215b0ecb0 .arith/sum 8, L_0x5ea215b0e7d0, L_0x5ea215b0ebc0;
L_0x5ea215b0eec0 .part v0x5ea215abea00_0, 1, 7;
L_0x5ea215b0efb0 .concat [ 7 1 0 0], L_0x5ea215b0eec0, L_0x7a28195ece78;
L_0x5ea215b0f1d0 .part v0x5ea215ad9f00_0, 2, 6;
L_0x5ea215b0f270 .concat [ 6 2 0 0], L_0x5ea215b0f1d0, L_0x7a28195ecf08;
L_0x5ea215b0f4a0 .functor MUXZ 8, L_0x5ea215b0f270, L_0x7a28195ecec0, L_0x5ea215b0d660, C4<>;
L_0x5ea215b0f5e0 .arith/sum 8, L_0x5ea215b0efb0, L_0x5ea215b0f4a0;
L_0x5ea215b0f820 .part v0x5ea215ac0450_0, 1, 7;
L_0x5ea215b0f910 .concat [ 7 1 0 0], L_0x5ea215b0f820, L_0x7a28195ecf50;
L_0x5ea215b0fb60 .part v0x5ea215adc520_0, 2, 6;
L_0x5ea215b0fc00 .concat [ 6 2 0 0], L_0x5ea215b0fb60, L_0x7a28195ecfe0;
L_0x5ea215b0fe60 .functor MUXZ 8, L_0x5ea215b0fc00, L_0x7a28195ecf98, L_0x5ea215b0d660, C4<>;
L_0x5ea215b0ffa0 .arith/sum 8, L_0x5ea215b0f910, L_0x5ea215b0fe60;
L_0x5ea215b0fcf0 .part v0x5ea215ac2030_0, 1, 7;
L_0x5ea215b10210 .concat [ 7 1 0 0], L_0x5ea215b0fcf0, L_0x7a28195ed028;
L_0x5ea215b10490 .part v0x5ea215adebd0_0, 2, 6;
L_0x5ea215b10530 .concat [ 6 2 0 0], L_0x5ea215b10490, L_0x7a28195ed0b8;
L_0x5ea215b107c0 .functor MUXZ 8, L_0x5ea215b10530, L_0x7a28195ed070, L_0x5ea215b0d660, C4<>;
L_0x5ea215b10900 .arith/sum 8, L_0x5ea215b10210, L_0x5ea215b107c0;
L_0x5ea215b183e0 .part v0x5ea215acee90_0, 0, 1;
S_0x5ea215a63610 .scope module, "cd_ab" "coincidence_detector" 4 139, 5 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x5ea215a80e60 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x5ea215a80ea0 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7a28195eb600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ab8c80_0 .net/2u *"_ivl_0", 0 0, L_0x7a28195eb600;  1 drivers
v0x5ea215ab8d80_0 .net *"_ivl_10", 8 0, L_0x5ea215af1aa0;  1 drivers
v0x5ea215ab8e60_0 .net *"_ivl_12", 8 0, L_0x5ea215af1b70;  1 drivers
L_0x7a28195eb690 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ab8f20_0 .net/2u *"_ivl_16", 8 0, L_0x7a28195eb690;  1 drivers
v0x5ea215ab9000_0 .net *"_ivl_20", 0 0, L_0x5ea215b01e90;  1 drivers
v0x5ea215ab9110_0 .net *"_ivl_23", 7 0, L_0x5ea215b01fd0;  1 drivers
v0x5ea215ab91f0_0 .net *"_ivl_25", 7 0, L_0x5ea215b02070;  1 drivers
L_0x7a28195eb6d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ab92d0_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195eb6d8;  1 drivers
L_0x7a28195eb648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ab93b0_0 .net/2u *"_ivl_4", 0 0, L_0x7a28195eb648;  1 drivers
v0x5ea215ab9490_0 .net *"_ivl_8", 0 0, L_0x5ea215af1960;  1 drivers
v0x5ea215ab9550_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ab9610_0 .var "coincident", 0 0;
v0x5ea215ab96d0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ab9790_0 .net "diff_raw", 8 0, L_0x5ea215af1c10;  1 drivers
v0x5ea215ab9870_0 .net "diff_wrap", 8 0, L_0x5ea215b01d50;  1 drivers
v0x5ea215ab9950_0 .net "fired_a", 0 0, v0x5ea215ac4c10_0;  alias, 1 drivers
v0x5ea215ab9a10_0 .net "fired_b", 0 0, v0x5ea215ac5c90_0;  alias, 1 drivers
v0x5ea215ab9ad0_0 .net "pa", 8 0, L_0x5ea215af1780;  1 drivers
v0x5ea215ab9bb0_0 .net "pb", 8 0, L_0x5ea215af1870;  1 drivers
v0x5ea215ab9c90_0 .net "phase_a", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215ab9d70_0 .net "phase_b", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215ab9e50_0 .net "phase_diff", 7 0, L_0x5ea215b02170;  1 drivers
v0x5ea215ab9f30_0 .net "rel_score", 7 0, L_0x5ea215b02260;  1 drivers
v0x5ea215aba010_0 .var "relevance", 7 0;
v0x5ea215aba0f0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
E_0x5ea21596b710/0 .event negedge, v0x5ea215aba0f0_0;
E_0x5ea21596b710/1 .event posedge, v0x5ea215ab9550_0;
E_0x5ea21596b710 .event/or E_0x5ea21596b710/0, E_0x5ea21596b710/1;
L_0x5ea215af1780 .concat [ 8 1 0 0], v0x5ea215ac4f40_0, L_0x7a28195eb600;
L_0x5ea215af1870 .concat [ 8 1 0 0], v0x5ea215ac5f80_0, L_0x7a28195eb648;
L_0x5ea215af1960 .cmp/ge 9, L_0x5ea215af1780, L_0x5ea215af1870;
L_0x5ea215af1aa0 .arith/sub 9, L_0x5ea215af1780, L_0x5ea215af1870;
L_0x5ea215af1b70 .arith/sub 9, L_0x5ea215af1870, L_0x5ea215af1780;
L_0x5ea215af1c10 .functor MUXZ 9, L_0x5ea215af1b70, L_0x5ea215af1aa0, L_0x5ea215af1960, C4<>;
L_0x5ea215b01d50 .arith/sub 9, L_0x7a28195eb690, L_0x5ea215af1c10;
L_0x5ea215b01e90 .cmp/ge 9, L_0x5ea215b01d50, L_0x5ea215af1c10;
L_0x5ea215b01fd0 .part L_0x5ea215af1c10, 0, 8;
L_0x5ea215b02070 .part L_0x5ea215b01d50, 0, 8;
L_0x5ea215b02170 .functor MUXZ 8, L_0x5ea215b02070, L_0x5ea215b01fd0, L_0x5ea215b01e90, C4<>;
L_0x5ea215b02260 .arith/sub 8, L_0x7a28195eb6d8, L_0x5ea215b02170;
S_0x5ea215a554f0 .scope module, "cd_ac" "coincidence_detector" 4 143, 5 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x5ea215a76620 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x5ea215a76660 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7a28195eb720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215aba4e0_0 .net/2u *"_ivl_0", 0 0, L_0x7a28195eb720;  1 drivers
v0x5ea215aba5e0_0 .net *"_ivl_10", 8 0, L_0x5ea215b02730;  1 drivers
v0x5ea215aba6c0_0 .net *"_ivl_12", 8 0, L_0x5ea215b027d0;  1 drivers
L_0x7a28195eb7b0 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215aba780_0 .net/2u *"_ivl_16", 8 0, L_0x7a28195eb7b0;  1 drivers
v0x5ea215aba860_0 .net *"_ivl_20", 0 0, L_0x5ea215b02bf0;  1 drivers
v0x5ea215aba970_0 .net *"_ivl_23", 7 0, L_0x5ea215b02d30;  1 drivers
v0x5ea215abaa50_0 .net *"_ivl_25", 7 0, L_0x5ea215b02e60;  1 drivers
L_0x7a28195eb7f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215abab30_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195eb7f8;  1 drivers
L_0x7a28195eb768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abac10_0 .net/2u *"_ivl_4", 0 0, L_0x7a28195eb768;  1 drivers
v0x5ea215abacf0_0 .net *"_ivl_8", 0 0, L_0x5ea215b025f0;  1 drivers
v0x5ea215abadb0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215abae50_0 .var "coincident", 0 0;
v0x5ea215abaef0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215abaf90_0 .net "diff_raw", 8 0, L_0x5ea215b02990;  1 drivers
v0x5ea215abb050_0 .net "diff_wrap", 8 0, L_0x5ea215b02ab0;  1 drivers
v0x5ea215abb130_0 .net "fired_a", 0 0, v0x5ea215ac4c10_0;  alias, 1 drivers
v0x5ea215abb1d0_0 .net "fired_b", 0 0, v0x5ea215ac6ab0_0;  alias, 1 drivers
v0x5ea215abb270_0 .net "pa", 8 0, L_0x5ea215b02410;  1 drivers
v0x5ea215abb350_0 .net "pb", 8 0, L_0x5ea215b02500;  1 drivers
v0x5ea215abb430_0 .net "phase_a", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215abb4f0_0 .net "phase_b", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215abb5b0_0 .net "phase_diff", 7 0, L_0x5ea215b02f60;  1 drivers
v0x5ea215abb690_0 .net "rel_score", 7 0, L_0x5ea215b03050;  1 drivers
v0x5ea215abb770_0 .var "relevance", 7 0;
v0x5ea215abb850_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
L_0x5ea215b02410 .concat [ 8 1 0 0], v0x5ea215ac4f40_0, L_0x7a28195eb720;
L_0x5ea215b02500 .concat [ 8 1 0 0], v0x5ea215ac6e10_0, L_0x7a28195eb768;
L_0x5ea215b025f0 .cmp/ge 9, L_0x5ea215b02410, L_0x5ea215b02500;
L_0x5ea215b02730 .arith/sub 9, L_0x5ea215b02410, L_0x5ea215b02500;
L_0x5ea215b027d0 .arith/sub 9, L_0x5ea215b02500, L_0x5ea215b02410;
L_0x5ea215b02990 .functor MUXZ 9, L_0x5ea215b027d0, L_0x5ea215b02730, L_0x5ea215b025f0, C4<>;
L_0x5ea215b02ab0 .arith/sub 9, L_0x7a28195eb7b0, L_0x5ea215b02990;
L_0x5ea215b02bf0 .cmp/ge 9, L_0x5ea215b02ab0, L_0x5ea215b02990;
L_0x5ea215b02d30 .part L_0x5ea215b02990, 0, 8;
L_0x5ea215b02e60 .part L_0x5ea215b02ab0, 0, 8;
L_0x5ea215b02f60 .functor MUXZ 8, L_0x5ea215b02e60, L_0x5ea215b02d30, L_0x5ea215b02bf0, C4<>;
L_0x5ea215b03050 .arith/sub 8, L_0x7a28195eb7f8, L_0x5ea215b02f60;
S_0x5ea215a557e0 .scope module, "cd_ad" "coincidence_detector" 4 147, 5 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x5ea21592fb20 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x5ea21592fb60 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7a28195eb840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abbc40_0 .net/2u *"_ivl_0", 0 0, L_0x7a28195eb840;  1 drivers
v0x5ea215abbd40_0 .net *"_ivl_10", 8 0, L_0x5ea215b03520;  1 drivers
v0x5ea215abbe20_0 .net *"_ivl_12", 8 0, L_0x5ea215b035f0;  1 drivers
L_0x7a28195eb8d0 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215abbee0_0 .net/2u *"_ivl_16", 8 0, L_0x7a28195eb8d0;  1 drivers
v0x5ea215abbfc0_0 .net *"_ivl_20", 0 0, L_0x5ea215b03a20;  1 drivers
v0x5ea215abc0d0_0 .net *"_ivl_23", 7 0, L_0x5ea215b03b60;  1 drivers
v0x5ea215abc1b0_0 .net *"_ivl_25", 7 0, L_0x5ea215b03c90;  1 drivers
L_0x7a28195eb918 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215abc290_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195eb918;  1 drivers
L_0x7a28195eb888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abc370_0 .net/2u *"_ivl_4", 0 0, L_0x7a28195eb888;  1 drivers
v0x5ea215abc450_0 .net *"_ivl_8", 0 0, L_0x5ea215b033e0;  1 drivers
v0x5ea215abc510_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215abc5b0_0 .var "coincident", 0 0;
v0x5ea215abc670_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215abc760_0 .net "diff_raw", 8 0, L_0x5ea215b037b0;  1 drivers
v0x5ea215abc840_0 .net "diff_wrap", 8 0, L_0x5ea215b038e0;  1 drivers
v0x5ea215abc920_0 .net "fired_a", 0 0, v0x5ea215ac4c10_0;  alias, 1 drivers
v0x5ea215abca10_0 .net "fired_b", 0 0, v0x5ea215ac7940_0;  alias, 1 drivers
v0x5ea215abcbe0_0 .net "pa", 8 0, L_0x5ea215b03200;  1 drivers
v0x5ea215abccc0_0 .net "pb", 8 0, L_0x5ea215b032f0;  1 drivers
v0x5ea215abcda0_0 .net "phase_a", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215abceb0_0 .net "phase_b", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215abcf90_0 .net "phase_diff", 7 0, L_0x5ea215b03d90;  1 drivers
v0x5ea215abd070_0 .net "rel_score", 7 0, L_0x5ea215b04090;  1 drivers
v0x5ea215abd150_0 .var "relevance", 7 0;
v0x5ea215abd230_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
L_0x5ea215b03200 .concat [ 8 1 0 0], v0x5ea215ac4f40_0, L_0x7a28195eb840;
L_0x5ea215b032f0 .concat [ 8 1 0 0], v0x5ea215ac7c50_0, L_0x7a28195eb888;
L_0x5ea215b033e0 .cmp/ge 9, L_0x5ea215b03200, L_0x5ea215b032f0;
L_0x5ea215b03520 .arith/sub 9, L_0x5ea215b03200, L_0x5ea215b032f0;
L_0x5ea215b035f0 .arith/sub 9, L_0x5ea215b032f0, L_0x5ea215b03200;
L_0x5ea215b037b0 .functor MUXZ 9, L_0x5ea215b035f0, L_0x5ea215b03520, L_0x5ea215b033e0, C4<>;
L_0x5ea215b038e0 .arith/sub 9, L_0x7a28195eb8d0, L_0x5ea215b037b0;
L_0x5ea215b03a20 .cmp/ge 9, L_0x5ea215b038e0, L_0x5ea215b037b0;
L_0x5ea215b03b60 .part L_0x5ea215b037b0, 0, 8;
L_0x5ea215b03c90 .part L_0x5ea215b038e0, 0, 8;
L_0x5ea215b03d90 .functor MUXZ 8, L_0x5ea215b03c90, L_0x5ea215b03b60, L_0x5ea215b03a20, C4<>;
L_0x5ea215b04090 .arith/sub 8, L_0x7a28195eb918, L_0x5ea215b03d90;
S_0x5ea215a55b60 .scope module, "cd_bc" "coincidence_detector" 4 151, 5 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x5ea215a8e750 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x5ea215a8e790 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7a28195eb960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abd6a0_0 .net/2u *"_ivl_0", 0 0, L_0x7a28195eb960;  1 drivers
v0x5ea215abd7a0_0 .net *"_ivl_10", 8 0, L_0x5ea215b04560;  1 drivers
v0x5ea215abd880_0 .net *"_ivl_12", 8 0, L_0x5ea215b04630;  1 drivers
L_0x7a28195eb9f0 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215abd940_0 .net/2u *"_ivl_16", 8 0, L_0x7a28195eb9f0;  1 drivers
v0x5ea215abda20_0 .net *"_ivl_20", 0 0, L_0x5ea215b04a60;  1 drivers
v0x5ea215abdb30_0 .net *"_ivl_23", 7 0, L_0x5ea215b04ba0;  1 drivers
v0x5ea215abdc10_0 .net *"_ivl_25", 7 0, L_0x5ea215b04cd0;  1 drivers
L_0x7a28195eba38 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215abdcf0_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195eba38;  1 drivers
L_0x7a28195eb9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abddd0_0 .net/2u *"_ivl_4", 0 0, L_0x7a28195eb9a8;  1 drivers
v0x5ea215abdeb0_0 .net *"_ivl_8", 0 0, L_0x5ea215b04420;  1 drivers
v0x5ea215abdf70_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215abe010_0 .var "coincident", 0 0;
v0x5ea215abe0d0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215abe170_0 .net "diff_raw", 8 0, L_0x5ea215b047f0;  1 drivers
v0x5ea215abe250_0 .net "diff_wrap", 8 0, L_0x5ea215b04920;  1 drivers
v0x5ea215abe330_0 .net "fired_a", 0 0, v0x5ea215ac5c90_0;  alias, 1 drivers
v0x5ea215abe3d0_0 .net "fired_b", 0 0, v0x5ea215ac6ab0_0;  alias, 1 drivers
v0x5ea215abe580_0 .net "pa", 8 0, L_0x5ea215b04240;  1 drivers
v0x5ea215abe620_0 .net "pb", 8 0, L_0x5ea215b04330;  1 drivers
v0x5ea215abe700_0 .net "phase_a", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215abe7c0_0 .net "phase_b", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215abe860_0 .net "phase_diff", 7 0, L_0x5ea215b04dd0;  1 drivers
v0x5ea215abe920_0 .net "rel_score", 7 0, L_0x5ea215b04ec0;  1 drivers
v0x5ea215abea00_0 .var "relevance", 7 0;
v0x5ea215abeae0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
L_0x5ea215b04240 .concat [ 8 1 0 0], v0x5ea215ac5f80_0, L_0x7a28195eb960;
L_0x5ea215b04330 .concat [ 8 1 0 0], v0x5ea215ac6e10_0, L_0x7a28195eb9a8;
L_0x5ea215b04420 .cmp/ge 9, L_0x5ea215b04240, L_0x5ea215b04330;
L_0x5ea215b04560 .arith/sub 9, L_0x5ea215b04240, L_0x5ea215b04330;
L_0x5ea215b04630 .arith/sub 9, L_0x5ea215b04330, L_0x5ea215b04240;
L_0x5ea215b047f0 .functor MUXZ 9, L_0x5ea215b04630, L_0x5ea215b04560, L_0x5ea215b04420, C4<>;
L_0x5ea215b04920 .arith/sub 9, L_0x7a28195eb9f0, L_0x5ea215b047f0;
L_0x5ea215b04a60 .cmp/ge 9, L_0x5ea215b04920, L_0x5ea215b047f0;
L_0x5ea215b04ba0 .part L_0x5ea215b047f0, 0, 8;
L_0x5ea215b04cd0 .part L_0x5ea215b04920, 0, 8;
L_0x5ea215b04dd0 .functor MUXZ 8, L_0x5ea215b04cd0, L_0x5ea215b04ba0, L_0x5ea215b04a60, C4<>;
L_0x5ea215b04ec0 .arith/sub 8, L_0x7a28195eba38, L_0x5ea215b04dd0;
S_0x5ea215a90aa0 .scope module, "cd_bd" "coincidence_detector" 4 155, 5 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x5ea215ab3f20 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x5ea215ab3f60 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7a28195eba80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abef00_0 .net/2u *"_ivl_0", 0 0, L_0x7a28195eba80;  1 drivers
v0x5ea215abf000_0 .net *"_ivl_10", 8 0, L_0x5ea215b05390;  1 drivers
v0x5ea215abf0e0_0 .net *"_ivl_12", 8 0, L_0x5ea215b05460;  1 drivers
L_0x7a28195ebb10 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215abf1a0_0 .net/2u *"_ivl_16", 8 0, L_0x7a28195ebb10;  1 drivers
v0x5ea215abf280_0 .net *"_ivl_20", 0 0, L_0x5ea215b05890;  1 drivers
v0x5ea215abf390_0 .net *"_ivl_23", 7 0, L_0x5ea215b059d0;  1 drivers
v0x5ea215abf470_0 .net *"_ivl_25", 7 0, L_0x5ea215b05b00;  1 drivers
L_0x7a28195ebb58 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215abf550_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195ebb58;  1 drivers
L_0x7a28195ebac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215abf630_0 .net/2u *"_ivl_4", 0 0, L_0x7a28195ebac8;  1 drivers
v0x5ea215abf7a0_0 .net *"_ivl_8", 0 0, L_0x5ea215b05250;  1 drivers
v0x5ea215abf860_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215abf990_0 .var "coincident", 0 0;
v0x5ea215abfa50_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215abfb80_0 .net "diff_raw", 8 0, L_0x5ea215b05620;  1 drivers
v0x5ea215abfc60_0 .net "diff_wrap", 8 0, L_0x5ea215b05750;  1 drivers
v0x5ea215abfd40_0 .net "fired_a", 0 0, v0x5ea215ac5c90_0;  alias, 1 drivers
v0x5ea215abfde0_0 .net "fired_b", 0 0, v0x5ea215ac7940_0;  alias, 1 drivers
v0x5ea215abff90_0 .net "pa", 8 0, L_0x5ea215b05070;  1 drivers
v0x5ea215ac0050_0 .net "pb", 8 0, L_0x5ea215b05160;  1 drivers
v0x5ea215ac0130_0 .net "phase_a", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215ac01f0_0 .net "phase_b", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215ac02b0_0 .net "phase_diff", 7 0, L_0x5ea215b05c00;  1 drivers
v0x5ea215ac0370_0 .net "rel_score", 7 0, L_0x5ea215b05cf0;  1 drivers
v0x5ea215ac0450_0 .var "relevance", 7 0;
v0x5ea215ac0530_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
L_0x5ea215b05070 .concat [ 8 1 0 0], v0x5ea215ac5f80_0, L_0x7a28195eba80;
L_0x5ea215b05160 .concat [ 8 1 0 0], v0x5ea215ac7c50_0, L_0x7a28195ebac8;
L_0x5ea215b05250 .cmp/ge 9, L_0x5ea215b05070, L_0x5ea215b05160;
L_0x5ea215b05390 .arith/sub 9, L_0x5ea215b05070, L_0x5ea215b05160;
L_0x5ea215b05460 .arith/sub 9, L_0x5ea215b05160, L_0x5ea215b05070;
L_0x5ea215b05620 .functor MUXZ 9, L_0x5ea215b05460, L_0x5ea215b05390, L_0x5ea215b05250, C4<>;
L_0x5ea215b05750 .arith/sub 9, L_0x7a28195ebb10, L_0x5ea215b05620;
L_0x5ea215b05890 .cmp/ge 9, L_0x5ea215b05750, L_0x5ea215b05620;
L_0x5ea215b059d0 .part L_0x5ea215b05620, 0, 8;
L_0x5ea215b05b00 .part L_0x5ea215b05750, 0, 8;
L_0x5ea215b05c00 .functor MUXZ 8, L_0x5ea215b05b00, L_0x5ea215b059d0, L_0x5ea215b05890, C4<>;
L_0x5ea215b05cf0 .arith/sub 8, L_0x7a28195ebb58, L_0x5ea215b05c00;
S_0x5ea215ac06f0 .scope module, "cd_cd" "coincidence_detector" 4 159, 5 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x5ea215ac0880 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x5ea215ac08c0 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7a28195ebba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac0ad0_0 .net/2u *"_ivl_0", 0 0, L_0x7a28195ebba0;  1 drivers
v0x5ea215ac0bd0_0 .net *"_ivl_10", 8 0, L_0x5ea215b061c0;  1 drivers
v0x5ea215ac0cb0_0 .net *"_ivl_12", 8 0, L_0x5ea215b06290;  1 drivers
L_0x7a28195ebc30 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac0d70_0 .net/2u *"_ivl_16", 8 0, L_0x7a28195ebc30;  1 drivers
v0x5ea215ac0e50_0 .net *"_ivl_20", 0 0, L_0x5ea215b066c0;  1 drivers
v0x5ea215ac0f60_0 .net *"_ivl_23", 7 0, L_0x5ea215b06800;  1 drivers
v0x5ea215ac1040_0 .net *"_ivl_25", 7 0, L_0x5ea215b06930;  1 drivers
L_0x7a28195ebc78 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac1120_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195ebc78;  1 drivers
L_0x7a28195ebbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac1200_0 .net/2u *"_ivl_4", 0 0, L_0x7a28195ebbe8;  1 drivers
v0x5ea215ac1370_0 .net *"_ivl_8", 0 0, L_0x5ea215b06080;  1 drivers
v0x5ea215ac1430_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac14d0_0 .var "coincident", 0 0;
v0x5ea215ac1590_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ac1630_0 .net "diff_raw", 8 0, L_0x5ea215b06450;  1 drivers
v0x5ea215ac1710_0 .net "diff_wrap", 8 0, L_0x5ea215b06580;  1 drivers
v0x5ea215ac17f0_0 .net "fired_a", 0 0, v0x5ea215ac6ab0_0;  alias, 1 drivers
v0x5ea215ac1890_0 .net "fired_b", 0 0, v0x5ea215ac7940_0;  alias, 1 drivers
v0x5ea215ac1a90_0 .net "pa", 8 0, L_0x5ea215b05ea0;  1 drivers
v0x5ea215ac1b70_0 .net "pb", 8 0, L_0x5ea215b05f90;  1 drivers
v0x5ea215ac1c50_0 .net "phase_a", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215ac1d60_0 .net "phase_b", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215ac1e70_0 .net "phase_diff", 7 0, L_0x5ea215b06a30;  1 drivers
v0x5ea215ac1f50_0 .net "rel_score", 7 0, L_0x5ea215b06b20;  1 drivers
v0x5ea215ac2030_0 .var "relevance", 7 0;
v0x5ea215ac2110_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
L_0x5ea215b05ea0 .concat [ 8 1 0 0], v0x5ea215ac6e10_0, L_0x7a28195ebba0;
L_0x5ea215b05f90 .concat [ 8 1 0 0], v0x5ea215ac7c50_0, L_0x7a28195ebbe8;
L_0x5ea215b06080 .cmp/ge 9, L_0x5ea215b05ea0, L_0x5ea215b05f90;
L_0x5ea215b061c0 .arith/sub 9, L_0x5ea215b05ea0, L_0x5ea215b05f90;
L_0x5ea215b06290 .arith/sub 9, L_0x5ea215b05f90, L_0x5ea215b05ea0;
L_0x5ea215b06450 .functor MUXZ 9, L_0x5ea215b06290, L_0x5ea215b061c0, L_0x5ea215b06080, C4<>;
L_0x5ea215b06580 .arith/sub 9, L_0x7a28195ebc30, L_0x5ea215b06450;
L_0x5ea215b066c0 .cmp/ge 9, L_0x5ea215b06580, L_0x5ea215b06450;
L_0x5ea215b06800 .part L_0x5ea215b06450, 0, 8;
L_0x5ea215b06930 .part L_0x5ea215b06580, 0, 8;
L_0x5ea215b06a30 .functor MUXZ 8, L_0x5ea215b06930, L_0x5ea215b06800, L_0x5ea215b066c0, C4<>;
L_0x5ea215b06b20 .arith/sub 8, L_0x7a28195ebc78, L_0x5ea215b06a30;
S_0x5ea215ac2320 .scope module, "ep_mem" "episode_memory" 4 94, 6 26 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "gamma_tick";
    .port_info 3 /INPUT 1 "theta_tick";
    .port_info 4 /INPUT 3 "current_winner";
    .port_info 5 /OUTPUT 3 "episode_winner";
    .port_info 6 /OUTPUT 4 "episode_strength";
    .port_info 7 /OUTPUT 1 "ep_valid";
v0x5ea215ac2630_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac26f0_0 .net "current_winner", 2 0, L_0x5ea215b0de30;  alias, 1 drivers
v0x5ea215ac27d0_0 .var "ep_valid", 0 0;
v0x5ea215ac2870_0 .var "episode_strength", 3 0;
v0x5ea215ac2950_0 .var "episode_winner", 2 0;
v0x5ea215ac2a80_0 .net "gamma_tick", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ac2b20_0 .var "max_idx", 2 0;
v0x5ea215ac2c00_0 .var "max_val", 3 0;
v0x5ea215ac2ce0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ac2d80_0 .net "theta_tick", 0 0, v0x5ea215ae2ba0_0;  alias, 1 drivers
v0x5ea215ac2e40_0 .var "vote_0", 3 0;
v0x5ea215ac2f20_0 .var "vote_1", 3 0;
v0x5ea215ac3000_0 .var "vote_2", 3 0;
v0x5ea215ac30e0_0 .var "vote_3", 3 0;
v0x5ea215ac31c0_0 .var "vote_4", 3 0;
v0x5ea215ac32a0_0 .var "vote_5", 3 0;
E_0x5ea21596a2a0/0 .event edge, v0x5ea215ac2e40_0, v0x5ea215ac2f20_0, v0x5ea215ac2c00_0, v0x5ea215ac3000_0;
E_0x5ea21596a2a0/1 .event edge, v0x5ea215ac30e0_0, v0x5ea215ac31c0_0, v0x5ea215ac32a0_0;
E_0x5ea21596a2a0 .event/or E_0x5ea21596a2a0/0, E_0x5ea21596a2a0/1;
S_0x5ea215ac3480 .scope module, "meta" "metacognition" 4 105, 7 28 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "theta_tick";
    .port_info 3 /INPUT 4 "ep_strength";
    .port_info 4 /INPUT 1 "ep_valid";
    .port_info 5 /OUTPUT 1 "exploit_mode";
    .port_info 6 /OUTPUT 1 "explore_mode";
    .port_info 7 /OUTPUT 2 "confidence_level";
P_0x5ea215ac3610 .param/l "CONF_EXP_THR" 0 7 31, C4<10>;
P_0x5ea215ac3650 .param/l "EXPLOIT_THR" 0 7 29, C4<0110>;
P_0x5ea215ac3690 .param/l "EXPLORE_THR" 0 7 30, C4<0101>;
L_0x5ea215aeef30 .functor AND 1, v0x5ea215ac27d0_0, L_0x5ea215af1550, C4<1>, C4<1>;
L_0x5ea215a81340 .functor AND 1, L_0x5ea215aeef30, L_0x5ea215af1640, C4<1>, C4<1>;
L_0x7a28195eb570 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac3970_0 .net/2u *"_ivl_0", 3 0, L_0x7a28195eb570;  1 drivers
v0x5ea215ac3a50_0 .net *"_ivl_2", 0 0, L_0x5ea215af1550;  1 drivers
v0x5ea215ac3b10_0 .net *"_ivl_5", 0 0, L_0x5ea215aeef30;  1 drivers
L_0x7a28195eb5b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac3bb0_0 .net/2u *"_ivl_6", 1 0, L_0x7a28195eb5b8;  1 drivers
v0x5ea215ac3c90_0 .net *"_ivl_8", 0 0, L_0x5ea215af1640;  1 drivers
v0x5ea215ac3da0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac3e40_0 .var "confidence_level", 1 0;
v0x5ea215ac3f20_0 .net "ep_strength", 3 0, v0x5ea215ac2870_0;  alias, 1 drivers
v0x5ea215ac3fe0_0 .net "ep_valid", 0 0, v0x5ea215ac27d0_0;  alias, 1 drivers
v0x5ea215ac4110_0 .var "exploit_mode", 0 0;
v0x5ea215ac41b0_0 .net "explore_mode", 0 0, L_0x5ea215a81340;  alias, 1 drivers
v0x5ea215ac4250_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ac42f0_0 .net "theta_tick", 0 0, v0x5ea215ae2ba0_0;  alias, 1 drivers
L_0x5ea215af1550 .cmp/ge 4, L_0x7a28195eb570, v0x5ea215ac2870_0;
L_0x5ea215af1640 .cmp/ge 2, L_0x7a28195eb5b8, v0x5ea215ac3e40_0;
S_0x5ea215ac4470 .scope module, "n0" "phase_neuron" 4 120, 8 32 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x5ea215ac4690 .param/l "CYCLE_LEN" 0 8 35, C4<11111111>;
P_0x5ea215ac46d0 .param/l "LEAK" 0 8 34, C4<00000000>;
P_0x5ea215ac4710 .param/l "THRESHOLD" 0 8 33, C4<11001000>;
v0x5ea215ac4980_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac4b50_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ac4c10_0 .var "fired_this_cycle", 0 0;
v0x5ea215ac4cb0_0 .net "global_phase", 7 0, v0x5ea215ac8590_0;  alias, 1 drivers
v0x5ea215ac4d50_0 .var "has_fired", 0 0;
v0x5ea215ac4e60_0 .net "input_current", 7 0, v0x5ea215aec0c0_0;  alias, 1 drivers
v0x5ea215ac4f40_0 .var "phase_lock", 7 0;
v0x5ea215ac5000_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ac51b0_0 .var "spike_out", 0 0;
v0x5ea215ac5270_0 .var "v_mem", 7 0;
v0x5ea215ac5350_0 .var "v_next", 8 0;
S_0x5ea215ac5530 .scope module, "n1" "phase_neuron" 4 123, 8 32 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x5ea215ac56c0 .param/l "CYCLE_LEN" 0 8 35, C4<11111111>;
P_0x5ea215ac5700 .param/l "LEAK" 0 8 34, C4<00000000>;
P_0x5ea215ac5740 .param/l "THRESHOLD" 0 8 33, C4<11001000>;
v0x5ea215ac5a00_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac5ac0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ac5c90_0 .var "fired_this_cycle", 0 0;
v0x5ea215ac5d30_0 .net "global_phase", 7 0, v0x5ea215ac8590_0;  alias, 1 drivers
v0x5ea215ac5dd0_0 .var "has_fired", 0 0;
v0x5ea215ac5ec0_0 .net "input_current", 7 0, v0x5ea215aec1b0_0;  alias, 1 drivers
v0x5ea215ac5f80_0 .var "phase_lock", 7 0;
v0x5ea215ac6040_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ac60e0_0 .var "spike_out", 0 0;
v0x5ea215ac61a0_0 .var "v_mem", 7 0;
v0x5ea215ac6280_0 .var "v_next", 8 0;
S_0x5ea215ac6460 .scope module, "n2" "phase_neuron" 4 126, 8 32 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x5ea215ac65f0 .param/l "CYCLE_LEN" 0 8 35, C4<11111111>;
P_0x5ea215ac6630 .param/l "LEAK" 0 8 34, C4<00000000>;
P_0x5ea215ac6670 .param/l "THRESHOLD" 0 8 33, C4<11001000>;
v0x5ea215ac6930_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac69f0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ac6ab0_0 .var "fired_this_cycle", 0 0;
v0x5ea215ac6b50_0 .net "global_phase", 7 0, v0x5ea215ac8590_0;  alias, 1 drivers
v0x5ea215ac6c40_0 .var "has_fired", 0 0;
v0x5ea215ac6d30_0 .net "input_current", 7 0, v0x5ea215aec2c0_0;  alias, 1 drivers
v0x5ea215ac6e10_0 .var "phase_lock", 7 0;
v0x5ea215ac6ed0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ac6f70_0 .var "spike_out", 0 0;
v0x5ea215ac7030_0 .var "v_mem", 7 0;
v0x5ea215ac7110_0 .var "v_next", 8 0;
S_0x5ea215ac72f0 .scope module, "n3" "phase_neuron" 4 129, 8 32 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x5ea215ac7480 .param/l "CYCLE_LEN" 0 8 35, C4<11111111>;
P_0x5ea215ac74c0 .param/l "LEAK" 0 8 34, C4<00000000>;
P_0x5ea215ac7500 .param/l "THRESHOLD" 0 8 33, C4<11001000>;
v0x5ea215ac77c0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac7880_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ac7940_0 .var "fired_this_cycle", 0 0;
v0x5ea215ac79e0_0 .net "global_phase", 7 0, v0x5ea215ac8590_0;  alias, 1 drivers
v0x5ea215ac7a80_0 .var "has_fired", 0 0;
v0x5ea215ac7b70_0 .net "input_current", 7 0, v0x5ea215aec420_0;  alias, 1 drivers
v0x5ea215ac7c50_0 .var "phase_lock", 7 0;
v0x5ea215ac7d10_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ac7db0_0 .var "spike_out", 0 0;
v0x5ea215ac7f00_0 .var "v_mem", 7 0;
v0x5ea215ac7fe0_0 .var "v_next", 8 0;
S_0x5ea215ac81c0 .scope module, "osc" "gamma_oscillator" 4 79, 9 23 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x5ea215ac8350 .param/l "CYCLE_LEN" 0 9 24, C4<100000000>;
v0x5ea215ac8410_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ac84d0_0 .var "cycle_start", 0 0;
v0x5ea215ac8590_0 .var "phase_out", 7 0;
v0x5ea215ac86c0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
S_0x5ea215ac87c0 .scope module, "pred" "predictive_phase" 4 330, 10 22 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /INPUT 8 "eta_boost_in";
    .port_info 8 /INPUT 8 "force_pred";
    .port_info 9 /INPUT 1 "force_valid";
    .port_info 10 /OUTPUT 8 "error_mag";
    .port_info 11 /OUTPUT 1 "error_sign";
    .port_info 12 /OUTPUT 1 "error_valid";
    .port_info 13 /OUTPUT 8 "pred_phase_out";
    .port_info 14 /OUTPUT 8 "weight";
    .port_info 15 /OUTPUT 8 "eta_boost_out";
P_0x5ea215ac8950 .param/l "ETA_LTD" 0 10 25, C4<00000010>;
P_0x5ea215ac8990 .param/l "ETA_LTP" 0 10 24, C4<00000100>;
P_0x5ea215ac89d0 .param/l "PRED_GAIN" 0 10 27, C4<00000001>;
P_0x5ea215ac8a10 .param/l "WINDOW" 0 10 26, C4<10000000>;
P_0x5ea215ac8a50 .param/l "W_INIT" 0 10 23, C4<10000000>;
L_0x7a28195ed658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b10e30 .functor XNOR 1, L_0x5ea215b14980, L_0x7a28195ed658, C4<0>, C4<0>;
L_0x5ea215b14830 .functor AND 1, L_0x5ea215b10e30, L_0x5ea215b14a70, C4<1>, C4<1>;
L_0x5ea215b16250 .functor AND 1, L_0x5ea215b10dc0, L_0x5ea215b14f90, C4<1>, C4<1>;
L_0x5ea215b15f50 .functor AND 1, L_0x5ea215b10dc0, L_0x5ea215b14f90, C4<1>, C4<1>;
L_0x5ea215b185d0 .functor BUFT 8, v0x5ea215acf720_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7a28195ed4f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215acc040_0 .net/2u *"_ivl_0", 1 0, L_0x7a28195ed4f0;  1 drivers
L_0x7a28195ed580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215acc140_0 .net/2u *"_ivl_10", 1 0, L_0x7a28195ed580;  1 drivers
v0x5ea215acc220_0 .net *"_ivl_100", 8 0, L_0x5ea215b17b70;  1 drivers
L_0x7a28195edc88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215acc2e0_0 .net *"_ivl_103", 1 0, L_0x7a28195edc88;  1 drivers
L_0x7a28195edcd0 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215acc3c0_0 .net/2u *"_ivl_106", 8 0, L_0x7a28195edcd0;  1 drivers
v0x5ea215acc4a0_0 .net *"_ivl_108", 0 0, L_0x5ea215b17f60;  1 drivers
L_0x7a28195edd18 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215acc560_0 .net/2u *"_ivl_110", 7 0, L_0x7a28195edd18;  1 drivers
v0x5ea215acc640_0 .net *"_ivl_113", 7 0, L_0x5ea215b180a0;  1 drivers
v0x5ea215acc720_0 .net *"_ivl_12", 9 0, L_0x5ea215b13f10;  1 drivers
v0x5ea215acc800_0 .net *"_ivl_14", 9 0, L_0x5ea215b14000;  1 drivers
L_0x7a28195ede38 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215acc8e0_0 .net *"_ivl_18", 9 0, L_0x7a28195ede38;  1 drivers
v0x5ea215acc9c0_0 .net *"_ivl_2", 9 0, L_0x5ea215b13ba0;  1 drivers
v0x5ea215accaa0_0 .net *"_ivl_23", 7 0, L_0x5ea215b14230;  1 drivers
L_0x7a28195ed5c8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215accb80_0 .net/2u *"_ivl_28", 7 0, L_0x7a28195ed5c8;  1 drivers
v0x5ea215accc60_0 .net *"_ivl_30", 7 0, L_0x5ea215b14410;  1 drivers
L_0x7a28195ed610 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215accd40_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ed610;  1 drivers
v0x5ea215acce20_0 .net *"_ivl_36", 0 0, L_0x5ea215b146f0;  1 drivers
L_0x7a28195ed538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215accee0_0 .net/2u *"_ivl_4", 1 0, L_0x7a28195ed538;  1 drivers
v0x5ea215accfc0_0 .net *"_ivl_41", 0 0, L_0x5ea215b14980;  1 drivers
v0x5ea215acd0a0_0 .net/2u *"_ivl_42", 0 0, L_0x7a28195ed658;  1 drivers
v0x5ea215acd180_0 .net *"_ivl_44", 0 0, L_0x5ea215b10e30;  1 drivers
L_0x7a28195ed6a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215acd240_0 .net/2u *"_ivl_46", 7 0, L_0x7a28195ed6a0;  1 drivers
v0x5ea215acd320_0 .net *"_ivl_48", 0 0, L_0x5ea215b14a70;  1 drivers
v0x5ea215acd3e0_0 .net *"_ivl_54", 5 0, L_0x5ea215b14c80;  1 drivers
L_0x7a28195ed6e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215acd4c0_0 .net *"_ivl_56", 1 0, L_0x7a28195ed6e8;  1 drivers
L_0x7a28195ed730 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x5ea215acd5a0_0 .net/2u *"_ivl_58", 7 0, L_0x7a28195ed730;  1 drivers
v0x5ea215acd680_0 .net *"_ivl_6", 9 0, L_0x5ea215b13c90;  1 drivers
v0x5ea215acd760_0 .net *"_ivl_71", 5 0, L_0x5ea215b16e50;  1 drivers
v0x5ea215acd840_0 .net *"_ivl_72", 7 0, L_0x5ea215b16a40;  1 drivers
L_0x7a28195edad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215acd920_0 .net *"_ivl_75", 1 0, L_0x7a28195edad8;  1 drivers
L_0x7a28195edb20 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215acda00_0 .net/2u *"_ivl_76", 7 0, L_0x7a28195edb20;  1 drivers
v0x5ea215acdae0_0 .net *"_ivl_78", 0 0, L_0x5ea215b16ff0;  1 drivers
v0x5ea215acdba0_0 .net *"_ivl_8", 9 0, L_0x5ea215b13dd0;  1 drivers
v0x5ea215acde90_0 .net *"_ivl_81", 5 0, L_0x5ea215b171f0;  1 drivers
v0x5ea215acdf70_0 .net *"_ivl_82", 7 0, L_0x5ea215b17290;  1 drivers
L_0x7a28195edb68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ace050_0 .net *"_ivl_85", 1 0, L_0x7a28195edb68;  1 drivers
L_0x7a28195edbb0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ace130_0 .net/2u *"_ivl_86", 7 0, L_0x7a28195edbb0;  1 drivers
L_0x7a28195edbf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ace210_0 .net/2u *"_ivl_90", 0 0, L_0x7a28195edbf8;  1 drivers
v0x5ea215ace2f0_0 .net *"_ivl_92", 8 0, L_0x5ea215b17630;  1 drivers
L_0x7a28195edc40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215ace3d0_0 .net/2u *"_ivl_94", 0 0, L_0x7a28195edc40;  1 drivers
v0x5ea215ace4b0_0 .net *"_ivl_97", 5 0, L_0x5ea215b17850;  1 drivers
v0x5ea215ace590_0 .net *"_ivl_98", 6 0, L_0x5ea215b17940;  1 drivers
v0x5ea215ace670_0 .net "act_fast", 0 0, L_0x5ea215b14830;  1 drivers
v0x5ea215ace730_0 .net "actual_phase", 7 0, v0x5ea215aeab20_0;  1 drivers
v0x5ea215ace810_0 .net "adapt_base", 7 0, L_0x5ea215b174a0;  1 drivers
v0x5ea215ace8f0_0 .net "adapt_step", 7 0, L_0x5ea215b18250;  1 drivers
v0x5ea215ace9d0_0 .net "adapt_wide", 8 0, L_0x5ea215b17cb0;  1 drivers
v0x5ea215aceab0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215aceb50_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215acebf0_0 .net "eff_wide", 9 0, L_0x5ea215b14140;  1 drivers
v0x5ea215acecd0_0 .net "effective_pred", 7 0, L_0x5ea215b185d0;  1 drivers
v0x5ea215acedb0_0 .net "err_abs", 7 0, L_0x5ea215b14790;  1 drivers
v0x5ea215acee90_0 .var "error_mag", 7 0;
v0x5ea215acef70_0 .var "error_sign", 0 0;
v0x5ea215acf030_0 .var "error_valid", 0 0;
L_0x7a28195eddf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215acf0f0_0 .net "eta_boost_in", 7 0, L_0x7a28195eddf0;  1 drivers
v0x5ea215acf1b0_0 .net "eta_boost_out", 7 0, L_0x5ea215b14d70;  alias, 1 drivers
v0x5ea215acf270_0 .net "fired_actual", 0 0, L_0x5ea215b10dc0;  alias, 1 drivers
v0x5ea215acf330_0 .net "force_pred", 7 0, v0x5ea215ae14f0_0;  alias, 1 drivers
v0x5ea215acf410_0 .net "force_valid", 0 0, v0x5ea215ae15c0_0;  alias, 1 drivers
v0x5ea215acf4d0_0 .net "inv_err", 7 0, L_0x5ea215b14550;  1 drivers
v0x5ea215acf5b0_0 .net "ltd_ev", 0 0, v0x5ea215acb6e0_0;  1 drivers
v0x5ea215acf650_0 .net "ltp_ev", 0 0, v0x5ea215acb7a0_0;  1 drivers
v0x5ea215acf720_0 .var "my_pred", 7 0;
v0x5ea215acf7c0_0 .net "pred_err_valid", 0 0, L_0x5ea215b14f90;  1 drivers
v0x5ea215acfc90_0 .var "pred_next", 8 0;
L_0x7a28195edd60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215acfd70_0 .net "pred_phase_in", 7 0, L_0x7a28195edd60;  1 drivers
v0x5ea215acfe50_0 .var "pred_phase_out", 7 0;
L_0x7a28195edda8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215acff30_0 .net "pred_valid", 0 0, L_0x7a28195edda8;  1 drivers
v0x5ea215acfff0_0 .net "raw_err", 7 0, L_0x5ea215b14320;  1 drivers
v0x5ea215ad00d0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ad0170_0 .net "weight", 7 0, v0x5ea215acbe00_0;  1 drivers
L_0x5ea215b13ba0 .concat [ 8 2 0 0], v0x5ea215acf720_0, L_0x7a28195ed4f0;
L_0x5ea215b13c90 .concat [ 8 2 0 0], v0x5ea215acf720_0, L_0x7a28195ed538;
L_0x5ea215b13dd0 .arith/sum 10, L_0x5ea215b13ba0, L_0x5ea215b13c90;
L_0x5ea215b13f10 .concat [ 8 2 0 0], v0x5ea215acf720_0, L_0x7a28195ed580;
L_0x5ea215b14000 .arith/sum 10, L_0x5ea215b13dd0, L_0x5ea215b13f10;
L_0x5ea215b14140 .arith/sum 10, L_0x5ea215b14000, L_0x7a28195ede38;
L_0x5ea215b14230 .part L_0x5ea215b14140, 2, 8;
L_0x5ea215b14320 .arith/sub 8, v0x5ea215aeab20_0, L_0x5ea215b185d0;
L_0x5ea215b14410 .arith/sub 8, L_0x7a28195ed5c8, L_0x5ea215b14320;
L_0x5ea215b14550 .arith/sum 8, L_0x5ea215b14410, L_0x7a28195ed610;
L_0x5ea215b146f0 .cmp/ge 8, L_0x5ea215b14550, L_0x5ea215b14320;
L_0x5ea215b14790 .functor MUXZ 8, L_0x5ea215b14550, L_0x5ea215b14320, L_0x5ea215b146f0, C4<>;
L_0x5ea215b14980 .part L_0x5ea215b14320, 7, 1;
L_0x5ea215b14a70 .cmp/ne 8, L_0x5ea215b14320, L_0x7a28195ed6a0;
L_0x5ea215b14c80 .part L_0x5ea215b14790, 2, 6;
L_0x5ea215b14d70 .concat [ 6 2 0 0], L_0x5ea215b14c80, L_0x7a28195ed6e8;
L_0x5ea215b14f90 .cmp/gt 8, L_0x5ea215b14790, L_0x7a28195ed730;
L_0x5ea215b169a0 .functor MUXZ 8, L_0x5ea215b185d0, v0x5ea215aeab20_0, L_0x5ea215b14830, C4<>;
L_0x5ea215b16bd0 .functor MUXZ 8, v0x5ea215aeab20_0, L_0x5ea215b185d0, L_0x5ea215b14830, C4<>;
L_0x5ea215b16e50 .part L_0x5ea215b14790, 2, 6;
L_0x5ea215b16a40 .concat [ 6 2 0 0], L_0x5ea215b16e50, L_0x7a28195edad8;
L_0x5ea215b16ff0 .cmp/gt 8, L_0x5ea215b16a40, L_0x7a28195edb20;
L_0x5ea215b171f0 .part L_0x5ea215b14790, 2, 6;
L_0x5ea215b17290 .concat [ 6 2 0 0], L_0x5ea215b171f0, L_0x7a28195edb68;
L_0x5ea215b174a0 .functor MUXZ 8, L_0x7a28195edbb0, L_0x5ea215b17290, L_0x5ea215b16ff0, C4<>;
L_0x5ea215b17630 .concat [ 8 1 0 0], L_0x5ea215b174a0, L_0x7a28195edbf8;
L_0x5ea215b17850 .part L_0x7a28195eddf0, 2, 6;
L_0x5ea215b17940 .concat [ 6 1 0 0], L_0x5ea215b17850, L_0x7a28195edc40;
L_0x5ea215b17b70 .concat [ 7 2 0 0], L_0x5ea215b17940, L_0x7a28195edc88;
L_0x5ea215b17cb0 .arith/sum 9, L_0x5ea215b17630, L_0x5ea215b17b70;
L_0x5ea215b17f60 .cmp/gt 9, L_0x5ea215b17cb0, L_0x7a28195edcd0;
L_0x5ea215b180a0 .part L_0x5ea215b17cb0, 0, 8;
L_0x5ea215b18250 .functor MUXZ 8, L_0x5ea215b180a0, L_0x7a28195edd18, L_0x5ea215b17f60, C4<>;
S_0x5ea215ac8ef0 .scope module, "syn" "phase_stdp" 10 89, 11 46 0, S_0x5ea215ac87c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /INPUT 8 "eta_boost";
    .port_info 8 /OUTPUT 8 "weight";
    .port_info 9 /OUTPUT 1 "ltp_event";
    .port_info 10 /OUTPUT 1 "ltd_event";
P_0x5ea215ac90f0 .param/l "ETA_LTD" 0 11 51, C4<00000010>;
P_0x5ea215ac9130 .param/l "ETA_LTP" 0 11 50, C4<00000100>;
P_0x5ea215ac9170 .param/l "WINDOW" 0 11 52, C4<10000000>;
P_0x5ea215ac91b0 .param/l "W_INIT" 0 11 47, C4<10000000>;
P_0x5ea215ac91f0 .param/l "W_MAX" 0 11 48, C4<11111111>;
P_0x5ea215ac9230 .param/l "W_MIN" 0 11 49, C4<00000001>;
L_0x7a28195ed808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b15120 .functor XNOR 1, L_0x5ea215b15680, L_0x7a28195ed808, C4<0>, C4<0>;
L_0x5ea215b15860 .functor AND 1, L_0x5ea215b15120, L_0x5ea215b15770, C4<1>, C4<1>;
L_0x7a28195ed898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b15a60 .functor XNOR 1, L_0x5ea215b15970, L_0x7a28195ed898, C4<0>, C4<0>;
L_0x5ea215b15d70 .functor AND 1, L_0x5ea215b15a60, L_0x5ea215b15b70, C4<1>, C4<1>;
v0x5ea215ac9630_0 .net *"_ivl_10", 0 0, L_0x5ea215b15410;  1 drivers
v0x5ea215ac9710_0 .net *"_ivl_15", 0 0, L_0x5ea215b15680;  1 drivers
v0x5ea215ac97f0_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195ed808;  1 drivers
v0x5ea215ac98b0_0 .net *"_ivl_18", 0 0, L_0x5ea215b15120;  1 drivers
L_0x7a28195ed778 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac9970_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ed778;  1 drivers
L_0x7a28195ed850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac9aa0_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ed850;  1 drivers
v0x5ea215ac9b80_0 .net *"_ivl_22", 0 0, L_0x5ea215b15770;  1 drivers
v0x5ea215ac9c40_0 .net *"_ivl_27", 0 0, L_0x5ea215b15970;  1 drivers
v0x5ea215ac9d20_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ed898;  1 drivers
v0x5ea215ac9e90_0 .net *"_ivl_30", 0 0, L_0x5ea215b15a60;  1 drivers
L_0x7a28195ed8e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ac9f50_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ed8e0;  1 drivers
v0x5ea215aca030_0 .net *"_ivl_34", 0 0, L_0x5ea215b15b70;  1 drivers
L_0x7a28195ed928 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca0f0_0 .net/2u *"_ivl_38", 8 0, L_0x7a28195ed928;  1 drivers
v0x5ea215aca1d0_0 .net *"_ivl_4", 7 0, L_0x5ea215b15190;  1 drivers
L_0x7a28195ede80 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca2b0_0 .net *"_ivl_42", 8 0, L_0x7a28195ede80;  1 drivers
L_0x7a28195ed970 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca390_0 .net/2u *"_ivl_46", 8 0, L_0x7a28195ed970;  1 drivers
L_0x7a28195edec8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca470_0 .net *"_ivl_50", 8 0, L_0x7a28195edec8;  1 drivers
L_0x7a28195ed9b8 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca660_0 .net/2u *"_ivl_54", 8 0, L_0x7a28195ed9b8;  1 drivers
v0x5ea215aca740_0 .net *"_ivl_56", 0 0, L_0x5ea215b160e0;  1 drivers
L_0x7a28195eda00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca800_0 .net/2u *"_ivl_58", 7 0, L_0x7a28195eda00;  1 drivers
L_0x7a28195ed7c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215aca8e0_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ed7c0;  1 drivers
v0x5ea215aca9c0_0 .net *"_ivl_61", 7 0, L_0x5ea215b162c0;  1 drivers
L_0x7a28195eda48 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215acaaa0_0 .net/2u *"_ivl_64", 8 0, L_0x7a28195eda48;  1 drivers
v0x5ea215acab80_0 .net *"_ivl_66", 0 0, L_0x5ea215b165a0;  1 drivers
L_0x7a28195eda90 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215acac40_0 .net/2u *"_ivl_68", 7 0, L_0x7a28195eda90;  1 drivers
v0x5ea215acad20_0 .net *"_ivl_71", 7 0, L_0x5ea215b166e0;  1 drivers
v0x5ea215acae00_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215acaea0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215acaf40_0 .net "diff_abs", 7 0, L_0x5ea215b15500;  1 drivers
v0x5ea215acb020_0 .net "dyn_ltd", 8 0, L_0x5ea215b16010;  1 drivers
v0x5ea215acb100_0 .net "dyn_ltp", 8 0, L_0x5ea215b15eb0;  1 drivers
v0x5ea215acb1e0_0 .net "eff_ltd", 7 0, L_0x5ea215b16810;  1 drivers
v0x5ea215acb2c0_0 .net "eff_ltp", 7 0, L_0x5ea215b16360;  1 drivers
v0x5ea215acb3a0_0 .net "eta_boost", 7 0, L_0x7a28195eddf0;  alias, 1 drivers
v0x5ea215acb480_0 .net "fired_post", 0 0, L_0x5ea215b15f50;  1 drivers
v0x5ea215acb540_0 .net "fired_pre", 0 0, L_0x5ea215b16250;  1 drivers
v0x5ea215acb600_0 .net "inv_diff", 7 0, L_0x5ea215b152d0;  1 drivers
v0x5ea215acb6e0_0 .var "ltd_event", 0 0;
v0x5ea215acb7a0_0 .var "ltp_event", 0 0;
v0x5ea215acb860_0 .net "phase_post", 7 0, L_0x5ea215b16bd0;  1 drivers
v0x5ea215acb940_0 .net "phase_pre", 7 0, L_0x5ea215b169a0;  1 drivers
v0x5ea215acba20_0 .net "post_first", 0 0, L_0x5ea215b15d70;  1 drivers
v0x5ea215acbae0_0 .net "pre_first", 0 0, L_0x5ea215b15860;  1 drivers
v0x5ea215acbba0_0 .net "raw_diff", 7 0, L_0x5ea215b15080;  1 drivers
v0x5ea215acbc80_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215acbd20_0 .var "w_next", 8 0;
v0x5ea215acbe00_0 .var "weight", 7 0;
L_0x5ea215b15080 .arith/sub 8, L_0x5ea215b169a0, L_0x5ea215b16bd0;
L_0x5ea215b15190 .arith/sub 8, L_0x7a28195ed778, L_0x5ea215b15080;
L_0x5ea215b152d0 .arith/sum 8, L_0x5ea215b15190, L_0x7a28195ed7c0;
L_0x5ea215b15410 .cmp/ge 8, L_0x5ea215b152d0, L_0x5ea215b15080;
L_0x5ea215b15500 .functor MUXZ 8, L_0x5ea215b152d0, L_0x5ea215b15080, L_0x5ea215b15410, C4<>;
L_0x5ea215b15680 .part L_0x5ea215b15080, 7, 1;
L_0x5ea215b15770 .cmp/ne 8, L_0x5ea215b15080, L_0x7a28195ed850;
L_0x5ea215b15970 .part L_0x5ea215b15080, 7, 1;
L_0x5ea215b15b70 .cmp/ne 8, L_0x5ea215b15080, L_0x7a28195ed8e0;
L_0x5ea215b15eb0 .arith/sum 9, L_0x7a28195ed928, L_0x7a28195ede80;
L_0x5ea215b16010 .arith/sum 9, L_0x7a28195ed970, L_0x7a28195edec8;
L_0x5ea215b160e0 .cmp/gt 9, L_0x5ea215b15eb0, L_0x7a28195ed9b8;
L_0x5ea215b162c0 .part L_0x5ea215b15eb0, 0, 8;
L_0x5ea215b16360 .functor MUXZ 8, L_0x5ea215b162c0, L_0x7a28195eda00, L_0x5ea215b160e0, C4<>;
L_0x5ea215b165a0 .cmp/gt 9, L_0x5ea215b16010, L_0x7a28195eda48;
L_0x5ea215b166e0 .part L_0x5ea215b16010, 0, 8;
L_0x5ea215b16810 .functor MUXZ 8, L_0x5ea215b166e0, L_0x7a28195eda90, L_0x5ea215b165a0, C4<>;
S_0x5ea215ad0440 .scope module, "s_ab" "stdp_gated" 4 182, 4 388 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reward";
    .port_info 5 /INPUT 8 "phase_pre";
    .port_info 6 /INPUT 1 "fired_pre";
    .port_info 7 /INPUT 8 "phase_post";
    .port_info 8 /INPUT 1 "fired_post";
    .port_info 9 /OUTPUT 8 "weight";
P_0x5ea215881c40 .param/l "DECAY_PERIOD" 0 4 395, C4<00000010>;
P_0x5ea215881c80 .param/l "ETA_LTD" 0 4 393, C4<00000010>;
P_0x5ea215881cc0 .param/l "ETA_LTP" 0 4 392, C4<00000100>;
P_0x5ea215881d00 .param/l "WINDOW" 0 4 394, C4<00011110>;
P_0x5ea215881d40 .param/l "W_INIT" 0 4 389, C4<10000000>;
P_0x5ea215881d80 .param/l "W_MAX" 0 4 390, C4<10111110>;
P_0x5ea215881dc0 .param/l "W_MIN" 0 4 391, C4<01010000>;
L_0x7a28195ebf00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215a80ef0 .functor XNOR 1, L_0x5ea215b07ab0, L_0x7a28195ebf00, C4<0>, C4<0>;
L_0x5ea215a757f0 .functor AND 1, L_0x5ea215a80ef0, L_0x5ea215b07be0, C4<1>, C4<1>;
L_0x7a28195ebf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215a99c70 .functor XNOR 1, L_0x5ea215b07d70, L_0x7a28195ebf90, C4<0>, C4<0>;
L_0x5ea215ab0590 .functor AND 1, L_0x5ea215a99c70, L_0x5ea215b07f00, C4<1>, C4<1>;
v0x5ea215ad0a10_0 .net *"_ivl_10", 0 0, L_0x5ea215b07840;  1 drivers
v0x5ea215ad0af0_0 .net *"_ivl_15", 0 0, L_0x5ea215b07ab0;  1 drivers
v0x5ea215ad0bd0_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195ebf00;  1 drivers
v0x5ea215ad0c90_0 .net *"_ivl_18", 0 0, L_0x5ea215a80ef0;  1 drivers
L_0x7a28195ebe70 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad0d50_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ebe70;  1 drivers
L_0x7a28195ebf48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad0e80_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ebf48;  1 drivers
v0x5ea215ad0f60_0 .net *"_ivl_22", 0 0, L_0x5ea215b07be0;  1 drivers
v0x5ea215ad1020_0 .net *"_ivl_27", 0 0, L_0x5ea215b07d70;  1 drivers
v0x5ea215ad1100_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ebf90;  1 drivers
v0x5ea215ad11e0_0 .net *"_ivl_30", 0 0, L_0x5ea215a99c70;  1 drivers
L_0x7a28195ebfd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad12a0_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ebfd8;  1 drivers
v0x5ea215ad1380_0 .net *"_ivl_34", 0 0, L_0x5ea215b07f00;  1 drivers
L_0x7a28195ec020 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad1440_0 .net/2u *"_ivl_38", 7 0, L_0x7a28195ec020;  1 drivers
v0x5ea215ad1520_0 .net *"_ivl_4", 7 0, L_0x5ea215b075c0;  1 drivers
L_0x7a28195ec068 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad1600_0 .net/2u *"_ivl_40", 7 0, L_0x7a28195ec068;  1 drivers
L_0x7a28195ebeb8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad16e0_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ebeb8;  1 drivers
v0x5ea215ad17c0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ad1860_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ad1900_0 .var "decay_cnt", 7 0;
v0x5ea215ad19e0_0 .net "diff_abs", 7 0, L_0x5ea215b07930;  1 drivers
v0x5ea215ad1ac0_0 .net "eff_ltp", 7 0, L_0x5ea215b08090;  1 drivers
v0x5ea215ad1ba0_0 .net "enable", 0 0, L_0x5ea215b06cd0;  alias, 1 drivers
v0x5ea215ad1c60_0 .net "fired_post", 0 0, v0x5ea215ac5c90_0;  alias, 1 drivers
v0x5ea215ad1d00_0 .net "fired_pre", 0 0, v0x5ea215ac4c10_0;  alias, 1 drivers
v0x5ea215ad1e30_0 .net "inv_diff", 7 0, L_0x5ea215b07700;  1 drivers
v0x5ea215ad1f10_0 .net "phase_post", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215ad2060_0 .net "phase_pre", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215ad21b0_0 .net "post_first", 0 0, L_0x5ea215ab0590;  1 drivers
v0x5ea215ad2270_0 .net "pre_first", 0 0, L_0x5ea215a757f0;  1 drivers
v0x5ea215ad2330_0 .net "raw_diff", 7 0, L_0x5ea215b07520;  1 drivers
v0x5ea215ad2410_0 .net "reward", 0 0, v0x5ea215ae7d00_0;  1 drivers
v0x5ea215ad24d0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ad2570_0 .var "w_next", 8 0;
v0x5ea215ad2650_0 .var "weight", 7 0;
L_0x5ea215b07520 .arith/sub 8, v0x5ea215ac4f40_0, v0x5ea215ac5f80_0;
L_0x5ea215b075c0 .arith/sub 8, L_0x7a28195ebe70, L_0x5ea215b07520;
L_0x5ea215b07700 .arith/sum 8, L_0x5ea215b075c0, L_0x7a28195ebeb8;
L_0x5ea215b07840 .cmp/ge 8, L_0x5ea215b07700, L_0x5ea215b07520;
L_0x5ea215b07930 .functor MUXZ 8, L_0x5ea215b07700, L_0x5ea215b07520, L_0x5ea215b07840, C4<>;
L_0x5ea215b07ab0 .part L_0x5ea215b07520, 7, 1;
L_0x5ea215b07be0 .cmp/ne 8, L_0x5ea215b07520, L_0x7a28195ebf48;
L_0x5ea215b07d70 .part L_0x5ea215b07520, 7, 1;
L_0x5ea215b07f00 .cmp/ne 8, L_0x5ea215b07520, L_0x7a28195ebfd8;
L_0x5ea215b08090 .functor MUXZ 8, L_0x7a28195ec068, L_0x7a28195ec020, v0x5ea215ae7d00_0, C4<>;
S_0x5ea215ad2870 .scope module, "s_ac" "stdp_gated" 4 187, 4 388 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reward";
    .port_info 5 /INPUT 8 "phase_pre";
    .port_info 6 /INPUT 1 "fired_pre";
    .port_info 7 /INPUT 8 "phase_post";
    .port_info 8 /INPUT 1 "fired_post";
    .port_info 9 /OUTPUT 8 "weight";
P_0x5ea2158819d0 .param/l "DECAY_PERIOD" 0 4 395, C4<00000010>;
P_0x5ea215881a10 .param/l "ETA_LTD" 0 4 393, C4<00000010>;
P_0x5ea215881a50 .param/l "ETA_LTP" 0 4 392, C4<00000100>;
P_0x5ea215881a90 .param/l "WINDOW" 0 4 394, C4<00011110>;
P_0x5ea215881ad0 .param/l "W_INIT" 0 4 389, C4<10000000>;
P_0x5ea215881b10 .param/l "W_MAX" 0 4 390, C4<10111110>;
P_0x5ea215881b50 .param/l "W_MIN" 0 4 391, C4<01010000>;
L_0x7a28195ec140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215a99ce0 .functor XNOR 1, L_0x5ea215b086b0, L_0x7a28195ec140, C4<0>, C4<0>;
L_0x5ea215b08890 .functor AND 1, L_0x5ea215a99ce0, L_0x5ea215b087a0, C4<1>, C4<1>;
L_0x7a28195ec1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b08a90 .functor XNOR 1, L_0x5ea215b089a0, L_0x7a28195ec1d0, C4<0>, C4<0>;
L_0x5ea215b08da0 .functor AND 1, L_0x5ea215b08a90, L_0x5ea215b08ba0, C4<1>, C4<1>;
v0x5ea215ad2e10_0 .net *"_ivl_10", 0 0, L_0x5ea215b084a0;  1 drivers
v0x5ea215ad2ef0_0 .net *"_ivl_15", 0 0, L_0x5ea215b086b0;  1 drivers
v0x5ea215ad2fd0_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195ec140;  1 drivers
v0x5ea215ad3090_0 .net *"_ivl_18", 0 0, L_0x5ea215a99ce0;  1 drivers
L_0x7a28195ec0b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad3150_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ec0b0;  1 drivers
L_0x7a28195ec188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad3230_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ec188;  1 drivers
v0x5ea215ad3310_0 .net *"_ivl_22", 0 0, L_0x5ea215b087a0;  1 drivers
v0x5ea215ad33d0_0 .net *"_ivl_27", 0 0, L_0x5ea215b089a0;  1 drivers
v0x5ea215ad34b0_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ec1d0;  1 drivers
v0x5ea215ad3620_0 .net *"_ivl_30", 0 0, L_0x5ea215b08a90;  1 drivers
L_0x7a28195ec218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad36e0_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ec218;  1 drivers
v0x5ea215ad37c0_0 .net *"_ivl_34", 0 0, L_0x5ea215b08ba0;  1 drivers
L_0x7a28195ec260 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad3880_0 .net/2u *"_ivl_38", 7 0, L_0x7a28195ec260;  1 drivers
v0x5ea215ad3960_0 .net *"_ivl_4", 7 0, L_0x5ea215b08220;  1 drivers
L_0x7a28195ec2a8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad3a40_0 .net/2u *"_ivl_40", 7 0, L_0x7a28195ec2a8;  1 drivers
L_0x7a28195ec0f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad3b20_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ec0f8;  1 drivers
v0x5ea215ad3c00_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ad3eb0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ad3f50_0 .var "decay_cnt", 7 0;
v0x5ea215ad4030_0 .net "diff_abs", 7 0, L_0x5ea215b085c0;  1 drivers
v0x5ea215ad4110_0 .net "eff_ltp", 7 0, L_0x5ea215b08ee0;  1 drivers
v0x5ea215ad41f0_0 .net "enable", 0 0, L_0x5ea215b06e60;  alias, 1 drivers
v0x5ea215ad42b0_0 .net "fired_post", 0 0, v0x5ea215ac6ab0_0;  alias, 1 drivers
v0x5ea215ad4350_0 .net "fired_pre", 0 0, v0x5ea215ac4c10_0;  alias, 1 drivers
v0x5ea215ad43f0_0 .net "inv_diff", 7 0, L_0x5ea215b08360;  1 drivers
v0x5ea215ad44d0_0 .net "phase_post", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215ad4620_0 .net "phase_pre", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215ad46e0_0 .net "post_first", 0 0, L_0x5ea215b08da0;  1 drivers
v0x5ea215ad47a0_0 .net "pre_first", 0 0, L_0x5ea215b08890;  1 drivers
v0x5ea215ad4860_0 .net "raw_diff", 7 0, L_0x5ea215b08180;  1 drivers
v0x5ea215ad4940_0 .net "reward", 0 0, v0x5ea215ae7d00_0;  alias, 1 drivers
v0x5ea215ad49e0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ad4c90_0 .var "w_next", 8 0;
v0x5ea215ad4f60_0 .var "weight", 7 0;
L_0x5ea215b08180 .arith/sub 8, v0x5ea215ac4f40_0, v0x5ea215ac6e10_0;
L_0x5ea215b08220 .arith/sub 8, L_0x7a28195ec0b0, L_0x5ea215b08180;
L_0x5ea215b08360 .arith/sum 8, L_0x5ea215b08220, L_0x7a28195ec0f8;
L_0x5ea215b084a0 .cmp/ge 8, L_0x5ea215b08360, L_0x5ea215b08180;
L_0x5ea215b085c0 .functor MUXZ 8, L_0x5ea215b08360, L_0x5ea215b08180, L_0x5ea215b084a0, C4<>;
L_0x5ea215b086b0 .part L_0x5ea215b08180, 7, 1;
L_0x5ea215b087a0 .cmp/ne 8, L_0x5ea215b08180, L_0x7a28195ec188;
L_0x5ea215b089a0 .part L_0x5ea215b08180, 7, 1;
L_0x5ea215b08ba0 .cmp/ne 8, L_0x5ea215b08180, L_0x7a28195ec218;
L_0x5ea215b08ee0 .functor MUXZ 8, L_0x7a28195ec2a8, L_0x7a28195ec260, v0x5ea215ae7d00_0, C4<>;
S_0x5ea215ad51e0 .scope module, "s_ad" "stdp_gated" 4 192, 4 388 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reward";
    .port_info 5 /INPUT 8 "phase_pre";
    .port_info 6 /INPUT 1 "fired_pre";
    .port_info 7 /INPUT 8 "phase_post";
    .port_info 8 /INPUT 1 "fired_post";
    .port_info 9 /OUTPUT 8 "weight";
P_0x5ea215ad5370 .param/l "DECAY_PERIOD" 0 4 395, C4<00000010>;
P_0x5ea215ad53b0 .param/l "ETA_LTD" 0 4 393, C4<00000010>;
P_0x5ea215ad53f0 .param/l "ETA_LTP" 0 4 392, C4<00000100>;
P_0x5ea215ad5430 .param/l "WINDOW" 0 4 394, C4<00011110>;
P_0x5ea215ad5470 .param/l "W_INIT" 0 4 389, C4<10000000>;
P_0x5ea215ad54b0 .param/l "W_MAX" 0 4 390, C4<10111110>;
P_0x5ea215ad54f0 .param/l "W_MIN" 0 4 391, C4<01010000>;
L_0x7a28195ec380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b091e0 .functor XNOR 1, L_0x5ea215b096e0, L_0x7a28195ec380, C4<0>, C4<0>;
L_0x5ea215b098f0 .functor AND 1, L_0x5ea215b091e0, L_0x5ea215b09800, C4<1>, C4<1>;
L_0x7a28195ec410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b09af0 .functor XNOR 1, L_0x5ea215b09a00, L_0x7a28195ec410, C4<0>, C4<0>;
L_0x5ea215b09e30 .functor AND 1, L_0x5ea215b09af0, L_0x5ea215b09c30, C4<1>, C4<1>;
v0x5ea215ad5980_0 .net *"_ivl_10", 0 0, L_0x5ea215b094d0;  1 drivers
v0x5ea215ad5a60_0 .net *"_ivl_15", 0 0, L_0x5ea215b096e0;  1 drivers
v0x5ea215ad5b40_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195ec380;  1 drivers
v0x5ea215ad5c00_0 .net *"_ivl_18", 0 0, L_0x5ea215b091e0;  1 drivers
L_0x7a28195ec2f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad5cc0_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ec2f0;  1 drivers
L_0x7a28195ec3c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad5da0_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ec3c8;  1 drivers
v0x5ea215ad5e80_0 .net *"_ivl_22", 0 0, L_0x5ea215b09800;  1 drivers
v0x5ea215ad5f40_0 .net *"_ivl_27", 0 0, L_0x5ea215b09a00;  1 drivers
v0x5ea215ad6020_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ec410;  1 drivers
v0x5ea215ad6100_0 .net *"_ivl_30", 0 0, L_0x5ea215b09af0;  1 drivers
L_0x7a28195ec458 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad61c0_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ec458;  1 drivers
v0x5ea215ad62a0_0 .net *"_ivl_34", 0 0, L_0x5ea215b09c30;  1 drivers
L_0x7a28195ec4a0 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad6360_0 .net/2u *"_ivl_38", 7 0, L_0x7a28195ec4a0;  1 drivers
v0x5ea215ad6440_0 .net *"_ivl_4", 7 0, L_0x5ea215b09250;  1 drivers
L_0x7a28195ec4e8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad6520_0 .net/2u *"_ivl_40", 7 0, L_0x7a28195ec4e8;  1 drivers
L_0x7a28195ec338 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad6600_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ec338;  1 drivers
v0x5ea215ad66e0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ad6780_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ad6a30_0 .var "decay_cnt", 7 0;
v0x5ea215ad6b10_0 .net "diff_abs", 7 0, L_0x5ea215b095f0;  1 drivers
v0x5ea215ad6bf0_0 .net "eff_ltp", 7 0, L_0x5ea215b09f70;  1 drivers
v0x5ea215ad6cd0_0 .net "enable", 0 0, L_0x5ea215b06fa0;  alias, 1 drivers
v0x5ea215ad6d90_0 .net "fired_post", 0 0, v0x5ea215ac7940_0;  alias, 1 drivers
v0x5ea215ad6e30_0 .net "fired_pre", 0 0, v0x5ea215ac4c10_0;  alias, 1 drivers
v0x5ea215ad6ed0_0 .net "inv_diff", 7 0, L_0x5ea215b09390;  1 drivers
v0x5ea215ad6fb0_0 .net "phase_post", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215ad7100_0 .net "phase_pre", 7 0, v0x5ea215ac4f40_0;  alias, 1 drivers
v0x5ea215ad71c0_0 .net "post_first", 0 0, L_0x5ea215b09e30;  1 drivers
v0x5ea215ad7280_0 .net "pre_first", 0 0, L_0x5ea215b098f0;  1 drivers
v0x5ea215ad7340_0 .net "raw_diff", 7 0, L_0x5ea215b09140;  1 drivers
v0x5ea215ad7420_0 .net "reward", 0 0, v0x5ea215ae7d00_0;  alias, 1 drivers
v0x5ea215ad74c0_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ad7560_0 .var "w_next", 8 0;
v0x5ea215ad7850_0 .var "weight", 7 0;
L_0x5ea215b09140 .arith/sub 8, v0x5ea215ac4f40_0, v0x5ea215ac7c50_0;
L_0x5ea215b09250 .arith/sub 8, L_0x7a28195ec2f0, L_0x5ea215b09140;
L_0x5ea215b09390 .arith/sum 8, L_0x5ea215b09250, L_0x7a28195ec338;
L_0x5ea215b094d0 .cmp/ge 8, L_0x5ea215b09390, L_0x5ea215b09140;
L_0x5ea215b095f0 .functor MUXZ 8, L_0x5ea215b09390, L_0x5ea215b09140, L_0x5ea215b094d0, C4<>;
L_0x5ea215b096e0 .part L_0x5ea215b09140, 7, 1;
L_0x5ea215b09800 .cmp/ne 8, L_0x5ea215b09140, L_0x7a28195ec3c8;
L_0x5ea215b09a00 .part L_0x5ea215b09140, 7, 1;
L_0x5ea215b09c30 .cmp/ne 8, L_0x5ea215b09140, L_0x7a28195ec458;
L_0x5ea215b09f70 .functor MUXZ 8, L_0x7a28195ec4e8, L_0x7a28195ec4a0, v0x5ea215ae7d00_0, C4<>;
S_0x5ea215ad7ad0 .scope module, "s_bc" "stdp_gated" 4 197, 4 388 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reward";
    .port_info 5 /INPUT 8 "phase_pre";
    .port_info 6 /INPUT 1 "fired_pre";
    .port_info 7 /INPUT 8 "phase_post";
    .port_info 8 /INPUT 1 "fired_post";
    .port_info 9 /OUTPUT 8 "weight";
P_0x5ea215ad7c60 .param/l "DECAY_PERIOD" 0 4 395, C4<00000010>;
P_0x5ea215ad7ca0 .param/l "ETA_LTD" 0 4 393, C4<00000010>;
P_0x5ea215ad7ce0 .param/l "ETA_LTP" 0 4 392, C4<00000100>;
P_0x5ea215ad7d20 .param/l "WINDOW" 0 4 394, C4<00011110>;
P_0x5ea215ad7d60 .param/l "W_INIT" 0 4 389, C4<10000000>;
P_0x5ea215ad7da0 .param/l "W_MAX" 0 4 390, C4<10111110>;
P_0x5ea215ad7de0 .param/l "W_MIN" 0 4 391, C4<01010000>;
L_0x7a28195ec5c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b0a190 .functor XNOR 1, L_0x5ea215b0a6c0, L_0x7a28195ec5c0, C4<0>, C4<0>;
L_0x5ea215b0a8a0 .functor AND 1, L_0x5ea215b0a190, L_0x5ea215b0a7b0, C4<1>, C4<1>;
L_0x7a28195ec650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b0aaa0 .functor XNOR 1, L_0x5ea215b0a9b0, L_0x7a28195ec650, C4<0>, C4<0>;
L_0x5ea215b0ade0 .functor AND 1, L_0x5ea215b0aaa0, L_0x5ea215b0abe0, C4<1>, C4<1>;
v0x5ea215ad8240_0 .net *"_ivl_10", 0 0, L_0x5ea215b0a4b0;  1 drivers
v0x5ea215ad8320_0 .net *"_ivl_15", 0 0, L_0x5ea215b0a6c0;  1 drivers
v0x5ea215ad8400_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195ec5c0;  1 drivers
v0x5ea215ad84c0_0 .net *"_ivl_18", 0 0, L_0x5ea215b0a190;  1 drivers
L_0x7a28195ec530 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad8580_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ec530;  1 drivers
L_0x7a28195ec608 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad8660_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ec608;  1 drivers
v0x5ea215ad8740_0 .net *"_ivl_22", 0 0, L_0x5ea215b0a7b0;  1 drivers
v0x5ea215ad8800_0 .net *"_ivl_27", 0 0, L_0x5ea215b0a9b0;  1 drivers
v0x5ea215ad88e0_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ec650;  1 drivers
v0x5ea215ad8a50_0 .net *"_ivl_30", 0 0, L_0x5ea215b0aaa0;  1 drivers
L_0x7a28195ec698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad8b10_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ec698;  1 drivers
v0x5ea215ad8bf0_0 .net *"_ivl_34", 0 0, L_0x5ea215b0abe0;  1 drivers
L_0x7a28195ec6e0 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad8cb0_0 .net/2u *"_ivl_38", 7 0, L_0x7a28195ec6e0;  1 drivers
v0x5ea215ad8d90_0 .net *"_ivl_4", 7 0, L_0x5ea215b0a200;  1 drivers
L_0x7a28195ec728 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad8e70_0 .net/2u *"_ivl_40", 7 0, L_0x7a28195ec728;  1 drivers
L_0x7a28195ec578 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ad8f50_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ec578;  1 drivers
v0x5ea215ad9030_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ad90d0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ad9170_0 .var "decay_cnt", 7 0;
v0x5ea215ad9250_0 .net "diff_abs", 7 0, L_0x5ea215b0a5d0;  1 drivers
v0x5ea215ad9330_0 .net "eff_ltp", 7 0, L_0x5ea215b0af20;  1 drivers
v0x5ea215ad9410_0 .net "enable", 0 0, L_0x5ea215b07120;  alias, 1 drivers
v0x5ea215ad94d0_0 .net "fired_post", 0 0, v0x5ea215ac6ab0_0;  alias, 1 drivers
v0x5ea215ad9570_0 .net "fired_pre", 0 0, v0x5ea215ac5c90_0;  alias, 1 drivers
v0x5ea215ad9610_0 .net "inv_diff", 7 0, L_0x5ea215b0a370;  1 drivers
v0x5ea215ad96f0_0 .net "phase_post", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215ad97b0_0 .net "phase_pre", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215ad9870_0 .net "post_first", 0 0, L_0x5ea215b0ade0;  1 drivers
v0x5ea215ad9930_0 .net "pre_first", 0 0, L_0x5ea215b0a8a0;  1 drivers
v0x5ea215ad99f0_0 .net "raw_diff", 7 0, L_0x5ea215b0a0f0;  1 drivers
v0x5ea215ad9ad0_0 .net "reward", 0 0, v0x5ea215ae7d00_0;  alias, 1 drivers
v0x5ea215ad9b70_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ad9c10_0 .var "w_next", 8 0;
v0x5ea215ad9f00_0 .var "weight", 7 0;
L_0x5ea215b0a0f0 .arith/sub 8, v0x5ea215ac5f80_0, v0x5ea215ac6e10_0;
L_0x5ea215b0a200 .arith/sub 8, L_0x7a28195ec530, L_0x5ea215b0a0f0;
L_0x5ea215b0a370 .arith/sum 8, L_0x5ea215b0a200, L_0x7a28195ec578;
L_0x5ea215b0a4b0 .cmp/ge 8, L_0x5ea215b0a370, L_0x5ea215b0a0f0;
L_0x5ea215b0a5d0 .functor MUXZ 8, L_0x5ea215b0a370, L_0x5ea215b0a0f0, L_0x5ea215b0a4b0, C4<>;
L_0x5ea215b0a6c0 .part L_0x5ea215b0a0f0, 7, 1;
L_0x5ea215b0a7b0 .cmp/ne 8, L_0x5ea215b0a0f0, L_0x7a28195ec608;
L_0x5ea215b0a9b0 .part L_0x5ea215b0a0f0, 7, 1;
L_0x5ea215b0abe0 .cmp/ne 8, L_0x5ea215b0a0f0, L_0x7a28195ec698;
L_0x5ea215b0af20 .functor MUXZ 8, L_0x7a28195ec728, L_0x7a28195ec6e0, v0x5ea215ae7d00_0, C4<>;
S_0x5ea215ada180 .scope module, "s_bd" "stdp_gated" 4 202, 4 388 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reward";
    .port_info 5 /INPUT 8 "phase_pre";
    .port_info 6 /INPUT 1 "fired_pre";
    .port_info 7 /INPUT 8 "phase_post";
    .port_info 8 /INPUT 1 "fired_post";
    .port_info 9 /OUTPUT 8 "weight";
P_0x5ea215ada310 .param/l "DECAY_PERIOD" 0 4 395, C4<00000010>;
P_0x5ea215ada350 .param/l "ETA_LTD" 0 4 393, C4<00000010>;
P_0x5ea215ada390 .param/l "ETA_LTP" 0 4 392, C4<00000100>;
P_0x5ea215ada3d0 .param/l "WINDOW" 0 4 394, C4<00011110>;
P_0x5ea215ada410 .param/l "W_INIT" 0 4 389, C4<10000000>;
P_0x5ea215ada450 .param/l "W_MAX" 0 4 390, C4<10111110>;
P_0x5ea215ada490 .param/l "W_MIN" 0 4 391, C4<01010000>;
L_0x7a28195ec800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b0b140 .functor XNOR 1, L_0x5ea215b0b670, L_0x7a28195ec800, C4<0>, C4<0>;
L_0x5ea215b0b850 .functor AND 1, L_0x5ea215b0b140, L_0x5ea215b0b760, C4<1>, C4<1>;
L_0x7a28195ec890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b0ba50 .functor XNOR 1, L_0x5ea215b0b960, L_0x7a28195ec890, C4<0>, C4<0>;
L_0x5ea215b0bd90 .functor AND 1, L_0x5ea215b0ba50, L_0x5ea215b0bb90, C4<1>, C4<1>;
v0x5ea215ada8f0_0 .net *"_ivl_10", 0 0, L_0x5ea215b0b460;  1 drivers
v0x5ea215ada9d0_0 .net *"_ivl_15", 0 0, L_0x5ea215b0b670;  1 drivers
v0x5ea215adaab0_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195ec800;  1 drivers
v0x5ea215adab70_0 .net *"_ivl_18", 0 0, L_0x5ea215b0b140;  1 drivers
L_0x7a28195ec770 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215adac30_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ec770;  1 drivers
L_0x7a28195ec848 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215adad10_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ec848;  1 drivers
v0x5ea215adadf0_0 .net *"_ivl_22", 0 0, L_0x5ea215b0b760;  1 drivers
v0x5ea215adaeb0_0 .net *"_ivl_27", 0 0, L_0x5ea215b0b960;  1 drivers
v0x5ea215adaf90_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ec890;  1 drivers
v0x5ea215adb070_0 .net *"_ivl_30", 0 0, L_0x5ea215b0ba50;  1 drivers
L_0x7a28195ec8d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215adb130_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ec8d8;  1 drivers
v0x5ea215adb210_0 .net *"_ivl_34", 0 0, L_0x5ea215b0bb90;  1 drivers
L_0x7a28195ec920 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5ea215adb2d0_0 .net/2u *"_ivl_38", 7 0, L_0x7a28195ec920;  1 drivers
v0x5ea215adb3b0_0 .net *"_ivl_4", 7 0, L_0x5ea215b0b1b0;  1 drivers
L_0x7a28195ec968 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215adb490_0 .net/2u *"_ivl_40", 7 0, L_0x7a28195ec968;  1 drivers
L_0x7a28195ec7b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215adb570_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ec7b8;  1 drivers
v0x5ea215adb650_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215adb6f0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215adb790_0 .var "decay_cnt", 7 0;
v0x5ea215adb870_0 .net "diff_abs", 7 0, L_0x5ea215b0b580;  1 drivers
v0x5ea215adb950_0 .net "eff_ltp", 7 0, L_0x5ea215b0bed0;  1 drivers
v0x5ea215adba30_0 .net "enable", 0 0, L_0x5ea215b07260;  alias, 1 drivers
v0x5ea215adbaf0_0 .net "fired_post", 0 0, v0x5ea215ac7940_0;  alias, 1 drivers
v0x5ea215adbb90_0 .net "fired_pre", 0 0, v0x5ea215ac5c90_0;  alias, 1 drivers
v0x5ea215adbc30_0 .net "inv_diff", 7 0, L_0x5ea215b0b320;  1 drivers
v0x5ea215adbd10_0 .net "phase_post", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215adbdd0_0 .net "phase_pre", 7 0, v0x5ea215ac5f80_0;  alias, 1 drivers
v0x5ea215adbe90_0 .net "post_first", 0 0, L_0x5ea215b0bd90;  1 drivers
v0x5ea215adbf50_0 .net "pre_first", 0 0, L_0x5ea215b0b850;  1 drivers
v0x5ea215adc010_0 .net "raw_diff", 7 0, L_0x5ea215b0b0a0;  1 drivers
v0x5ea215adc0f0_0 .net "reward", 0 0, v0x5ea215ae7d00_0;  alias, 1 drivers
v0x5ea215adc190_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215adc230_0 .var "w_next", 8 0;
v0x5ea215adc520_0 .var "weight", 7 0;
L_0x5ea215b0b0a0 .arith/sub 8, v0x5ea215ac5f80_0, v0x5ea215ac7c50_0;
L_0x5ea215b0b1b0 .arith/sub 8, L_0x7a28195ec770, L_0x5ea215b0b0a0;
L_0x5ea215b0b320 .arith/sum 8, L_0x5ea215b0b1b0, L_0x7a28195ec7b8;
L_0x5ea215b0b460 .cmp/ge 8, L_0x5ea215b0b320, L_0x5ea215b0b0a0;
L_0x5ea215b0b580 .functor MUXZ 8, L_0x5ea215b0b320, L_0x5ea215b0b0a0, L_0x5ea215b0b460, C4<>;
L_0x5ea215b0b670 .part L_0x5ea215b0b0a0, 7, 1;
L_0x5ea215b0b760 .cmp/ne 8, L_0x5ea215b0b0a0, L_0x7a28195ec848;
L_0x5ea215b0b960 .part L_0x5ea215b0b0a0, 7, 1;
L_0x5ea215b0bb90 .cmp/ne 8, L_0x5ea215b0b0a0, L_0x7a28195ec8d8;
L_0x5ea215b0bed0 .functor MUXZ 8, L_0x7a28195ec968, L_0x7a28195ec920, v0x5ea215ae7d00_0, C4<>;
S_0x5ea215adc7a0 .scope module, "s_cd" "stdp_gated" 4 207, 4 388 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reward";
    .port_info 5 /INPUT 8 "phase_pre";
    .port_info 6 /INPUT 1 "fired_pre";
    .port_info 7 /INPUT 8 "phase_post";
    .port_info 8 /INPUT 1 "fired_post";
    .port_info 9 /OUTPUT 8 "weight";
P_0x5ea215adc930 .param/l "DECAY_PERIOD" 0 4 395, C4<00000010>;
P_0x5ea215adc970 .param/l "ETA_LTD" 0 4 393, C4<00000010>;
P_0x5ea215adc9b0 .param/l "ETA_LTP" 0 4 392, C4<00000100>;
P_0x5ea215adc9f0 .param/l "WINDOW" 0 4 394, C4<00011110>;
P_0x5ea215adca30 .param/l "W_INIT" 0 4 389, C4<10000000>;
P_0x5ea215adca70 .param/l "W_MAX" 0 4 390, C4<10111110>;
P_0x5ea215adcab0 .param/l "W_MIN" 0 4 391, C4<01010000>;
L_0x7a28195eca40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b0c0f0 .functor XNOR 1, L_0x5ea215b0c620, L_0x7a28195eca40, C4<0>, C4<0>;
L_0x5ea215b0c800 .functor AND 1, L_0x5ea215b0c0f0, L_0x5ea215b0c710, C4<1>, C4<1>;
L_0x7a28195ecad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b0ca00 .functor XNOR 1, L_0x5ea215b0c910, L_0x7a28195ecad0, C4<0>, C4<0>;
L_0x5ea215b0cd40 .functor AND 1, L_0x5ea215b0ca00, L_0x5ea215b0cb40, C4<1>, C4<1>;
v0x5ea215adcf10_0 .net *"_ivl_10", 0 0, L_0x5ea215b0c410;  1 drivers
v0x5ea215adcff0_0 .net *"_ivl_15", 0 0, L_0x5ea215b0c620;  1 drivers
v0x5ea215add0d0_0 .net/2u *"_ivl_16", 0 0, L_0x7a28195eca40;  1 drivers
v0x5ea215add190_0 .net *"_ivl_18", 0 0, L_0x5ea215b0c0f0;  1 drivers
L_0x7a28195ec9b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215add250_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ec9b0;  1 drivers
L_0x7a28195eca88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215add330_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195eca88;  1 drivers
v0x5ea215add410_0 .net *"_ivl_22", 0 0, L_0x5ea215b0c710;  1 drivers
v0x5ea215add4d0_0 .net *"_ivl_27", 0 0, L_0x5ea215b0c910;  1 drivers
v0x5ea215add5b0_0 .net/2u *"_ivl_28", 0 0, L_0x7a28195ecad0;  1 drivers
v0x5ea215add720_0 .net *"_ivl_30", 0 0, L_0x5ea215b0ca00;  1 drivers
L_0x7a28195ecb18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215add7e0_0 .net/2u *"_ivl_32", 7 0, L_0x7a28195ecb18;  1 drivers
v0x5ea215add8c0_0 .net *"_ivl_34", 0 0, L_0x5ea215b0cb40;  1 drivers
L_0x7a28195ecb60 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x5ea215add980_0 .net/2u *"_ivl_38", 7 0, L_0x7a28195ecb60;  1 drivers
v0x5ea215adda60_0 .net *"_ivl_4", 7 0, L_0x5ea215b0c160;  1 drivers
L_0x7a28195ecba8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5ea215addb40_0 .net/2u *"_ivl_40", 7 0, L_0x7a28195ecba8;  1 drivers
L_0x7a28195ec9f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215addc20_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ec9f8;  1 drivers
v0x5ea215addd00_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215addda0_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215adde40_0 .var "decay_cnt", 7 0;
v0x5ea215addf20_0 .net "diff_abs", 7 0, L_0x5ea215b0c530;  1 drivers
v0x5ea215ade000_0 .net "eff_ltp", 7 0, L_0x5ea215b0ce80;  1 drivers
v0x5ea215ade0e0_0 .net "enable", 0 0, L_0x5ea215b073a0;  alias, 1 drivers
v0x5ea215ade1a0_0 .net "fired_post", 0 0, v0x5ea215ac7940_0;  alias, 1 drivers
v0x5ea215ade240_0 .net "fired_pre", 0 0, v0x5ea215ac6ab0_0;  alias, 1 drivers
v0x5ea215ade2e0_0 .net "inv_diff", 7 0, L_0x5ea215b0c2d0;  1 drivers
v0x5ea215ade3c0_0 .net "phase_post", 7 0, v0x5ea215ac7c50_0;  alias, 1 drivers
v0x5ea215ade480_0 .net "phase_pre", 7 0, v0x5ea215ac6e10_0;  alias, 1 drivers
v0x5ea215ade540_0 .net "post_first", 0 0, L_0x5ea215b0cd40;  1 drivers
v0x5ea215ade600_0 .net "pre_first", 0 0, L_0x5ea215b0c800;  1 drivers
v0x5ea215ade6c0_0 .net "raw_diff", 7 0, L_0x5ea215b0c050;  1 drivers
v0x5ea215ade7a0_0 .net "reward", 0 0, v0x5ea215ae7d00_0;  alias, 1 drivers
v0x5ea215ade840_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ade8e0_0 .var "w_next", 8 0;
v0x5ea215adebd0_0 .var "weight", 7 0;
L_0x5ea215b0c050 .arith/sub 8, v0x5ea215ac6e10_0, v0x5ea215ac7c50_0;
L_0x5ea215b0c160 .arith/sub 8, L_0x7a28195ec9b0, L_0x5ea215b0c050;
L_0x5ea215b0c2d0 .arith/sum 8, L_0x5ea215b0c160, L_0x7a28195ec9f8;
L_0x5ea215b0c410 .cmp/ge 8, L_0x5ea215b0c2d0, L_0x5ea215b0c050;
L_0x5ea215b0c530 .functor MUXZ 8, L_0x5ea215b0c2d0, L_0x5ea215b0c050, L_0x5ea215b0c410, C4<>;
L_0x5ea215b0c620 .part L_0x5ea215b0c050, 7, 1;
L_0x5ea215b0c710 .cmp/ne 8, L_0x5ea215b0c050, L_0x7a28195eca88;
L_0x5ea215b0c910 .part L_0x5ea215b0c050, 7, 1;
L_0x5ea215b0cb40 .cmp/ne 8, L_0x5ea215b0c050, L_0x7a28195ecb18;
L_0x5ea215b0ce80 .functor MUXZ 8, L_0x7a28195ecba8, L_0x7a28195ecb60, v0x5ea215ae7d00_0, C4<>;
S_0x5ea215adee50 .scope module, "seq2" "seq2_predictor" 4 306, 12 24 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired";
    .port_info 5 /OUTPUT 8 "force_pred";
    .port_info 6 /OUTPUT 1 "force_valid";
    .port_info 7 /OUTPUT 8 "slot_A";
    .port_info 8 /OUTPUT 8 "slot_B";
    .port_info 9 /OUTPUT 1 "last_winner";
    .port_info 10 /OUTPUT 8 "error_out";
P_0x5ea215adefe0 .param/l "ETA" 0 12 27, C4<00001000>;
P_0x5ea215adf020 .param/l "SLOT_A_INIT" 0 12 25, C4<00000000>;
P_0x5ea215adf060 .param/l "SLOT_B_INIT" 0 12 26, C4<11010101>;
L_0x5ea215b10f40 .functor XOR 1, v0x5ea215ae18d0_0, L_0x5ea215b119f0, C4<0>, C4<0>;
L_0x5ea215b11c90 .functor AND 1, L_0x5ea215b10dc0, L_0x5ea215b10f40, C4<1>, C4<1>;
L_0x7a28195ed2b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b11a90 .functor XNOR 1, L_0x5ea215b121a0, L_0x7a28195ed2b0, C4<0>, C4<0>;
L_0x5ea215b12410 .functor AND 1, L_0x5ea215b11a90, L_0x5ea215b12320, C4<1>, C4<1>;
L_0x7a28195ed340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ea215b126f0 .functor XNOR 1, L_0x5ea215b12520, L_0x7a28195ed340, C4<0>, C4<0>;
L_0x5ea215b128a0 .functor AND 1, L_0x5ea215b126f0, L_0x5ea215b127b0, C4<1>, C4<1>;
v0x5ea215adf200_0 .net *"_ivl_10", 0 0, L_0x5ea215b11230;  1 drivers
L_0x7a28195ed190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215adf2e0_0 .net/2u *"_ivl_16", 7 0, L_0x7a28195ed190;  1 drivers
v0x5ea215adf3c0_0 .net *"_ivl_18", 7 0, L_0x5ea215b114b0;  1 drivers
L_0x7a28195ed100 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5ea215adf480_0 .net/2u *"_ivl_2", 7 0, L_0x7a28195ed100;  1 drivers
L_0x7a28195ed1d8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215adf560_0 .net/2u *"_ivl_20", 7 0, L_0x7a28195ed1d8;  1 drivers
v0x5ea215adf640_0 .net *"_ivl_24", 0 0, L_0x5ea215b116e0;  1 drivers
L_0x7a28195ed220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ea215adf700_0 .net/2u *"_ivl_30", 0 0, L_0x7a28195ed220;  1 drivers
L_0x7a28195ed268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ea215adf7e0_0 .net/2u *"_ivl_32", 0 0, L_0x7a28195ed268;  1 drivers
v0x5ea215adf8c0_0 .net *"_ivl_34", 0 0, L_0x5ea215b119f0;  1 drivers
v0x5ea215adf9a0_0 .net *"_ivl_36", 0 0, L_0x5ea215b10f40;  1 drivers
v0x5ea215adfa60_0 .net *"_ivl_4", 7 0, L_0x5ea215b10fb0;  1 drivers
v0x5ea215adfb40_0 .net *"_ivl_47", 0 0, L_0x5ea215b121a0;  1 drivers
v0x5ea215adfc20_0 .net/2u *"_ivl_48", 0 0, L_0x7a28195ed2b0;  1 drivers
v0x5ea215adfd00_0 .net *"_ivl_50", 0 0, L_0x5ea215b11a90;  1 drivers
L_0x7a28195ed2f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215adfdc0_0 .net/2u *"_ivl_52", 7 0, L_0x7a28195ed2f8;  1 drivers
v0x5ea215adfea0_0 .net *"_ivl_54", 0 0, L_0x5ea215b12320;  1 drivers
v0x5ea215adff60_0 .net *"_ivl_59", 0 0, L_0x5ea215b12520;  1 drivers
L_0x7a28195ed148 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae0040_0 .net/2u *"_ivl_6", 7 0, L_0x7a28195ed148;  1 drivers
v0x5ea215ae0120_0 .net/2u *"_ivl_60", 0 0, L_0x7a28195ed340;  1 drivers
v0x5ea215ae0200_0 .net *"_ivl_62", 0 0, L_0x5ea215b126f0;  1 drivers
L_0x7a28195ed388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae02c0_0 .net/2u *"_ivl_64", 7 0, L_0x7a28195ed388;  1 drivers
v0x5ea215ae03a0_0 .net *"_ivl_66", 0 0, L_0x5ea215b127b0;  1 drivers
v0x5ea215ae0460_0 .net *"_ivl_71", 5 0, L_0x5ea215b129b0;  1 drivers
v0x5ea215ae0540_0 .net *"_ivl_72", 7 0, L_0x5ea215b12650;  1 drivers
L_0x7a28195ed3d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae0620_0 .net *"_ivl_75", 1 0, L_0x7a28195ed3d0;  1 drivers
L_0x7a28195ed418 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae0700_0 .net/2u *"_ivl_76", 7 0, L_0x7a28195ed418;  1 drivers
v0x5ea215ae07e0_0 .net *"_ivl_78", 0 0, L_0x5ea215b13400;  1 drivers
v0x5ea215ae08a0_0 .net *"_ivl_81", 5 0, L_0x5ea215b135b0;  1 drivers
v0x5ea215ae0980_0 .net *"_ivl_82", 7 0, L_0x5ea215b13650;  1 drivers
L_0x7a28195ed460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae0a60_0 .net *"_ivl_85", 1 0, L_0x7a28195ed460;  1 drivers
L_0x7a28195ed4a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae0b40_0 .net/2u *"_ivl_86", 7 0, L_0x7a28195ed4a8;  1 drivers
v0x5ea215ae0c20_0 .net "actual_phase", 7 0, v0x5ea215aeab20_0;  alias, 1 drivers
v0x5ea215ae0ce0_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ae0f90_0 .net "curr_slot", 7 0, L_0x5ea215b11e30;  1 drivers
v0x5ea215ae1050_0 .net "cycle_start", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ae10f0_0 .net "dA", 7 0, L_0x5ea215b11320;  1 drivers
v0x5ea215ae11d0_0 .net "dB", 7 0, L_0x5ea215b117d0;  1 drivers
v0x5ea215ae12b0_0 .net "dn_dir", 0 0, L_0x5ea215b12410;  1 drivers
v0x5ea215ae1370_0 .var "error_out", 7 0;
v0x5ea215ae1450_0 .net "fired", 0 0, L_0x5ea215b10dc0;  alias, 1 drivers
v0x5ea215ae14f0_0 .var "force_pred", 7 0;
v0x5ea215ae15c0_0 .var "force_valid", 0 0;
v0x5ea215ae1690_0 .net "invA", 7 0, L_0x5ea215b110f0;  1 drivers
v0x5ea215ae1730_0 .net "invB", 7 0, L_0x5ea215b11550;  1 drivers
v0x5ea215ae1810_0 .net "is_A", 0 0, L_0x5ea215b11900;  1 drivers
v0x5ea215ae18d0_0 .var "last_winner", 0 0;
v0x5ea215ae1990_0 .net "rawA", 7 0, L_0x5ea215b10ea0;  1 drivers
v0x5ea215ae1a70_0 .net "rawB", 7 0, L_0x5ea215b11410;  1 drivers
v0x5ea215ae1b50_0 .net "raw_dir", 7 0, L_0x5ea215b12100;  1 drivers
v0x5ea215ae1c30_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ae1cd0_0 .var "slot_A", 7 0;
v0x5ea215ae1db0_0 .var "slot_B", 7 0;
v0x5ea215ae1e90_0 .var "slot_up", 8 0;
v0x5ea215ae1f70_0 .net "step", 7 0, L_0x5ea215b13860;  1 drivers
v0x5ea215ae2050_0 .net "up_dir", 0 0, L_0x5ea215b128a0;  1 drivers
v0x5ea215ae2110_0 .net "winner_changed", 0 0, L_0x5ea215b11c90;  1 drivers
v0x5ea215ae21d0_0 .net "winner_dist", 7 0, L_0x5ea215b11d90;  1 drivers
L_0x5ea215b10ea0 .arith/sub 8, v0x5ea215aeab20_0, v0x5ea215ae1cd0_0;
L_0x5ea215b10fb0 .arith/sub 8, L_0x7a28195ed100, L_0x5ea215b10ea0;
L_0x5ea215b110f0 .arith/sum 8, L_0x5ea215b10fb0, L_0x7a28195ed148;
L_0x5ea215b11230 .cmp/ge 8, L_0x5ea215b110f0, L_0x5ea215b10ea0;
L_0x5ea215b11320 .functor MUXZ 8, L_0x5ea215b110f0, L_0x5ea215b10ea0, L_0x5ea215b11230, C4<>;
L_0x5ea215b11410 .arith/sub 8, v0x5ea215aeab20_0, v0x5ea215ae1db0_0;
L_0x5ea215b114b0 .arith/sub 8, L_0x7a28195ed190, L_0x5ea215b11410;
L_0x5ea215b11550 .arith/sum 8, L_0x5ea215b114b0, L_0x7a28195ed1d8;
L_0x5ea215b116e0 .cmp/ge 8, L_0x5ea215b11550, L_0x5ea215b11410;
L_0x5ea215b117d0 .functor MUXZ 8, L_0x5ea215b11550, L_0x5ea215b11410, L_0x5ea215b116e0, C4<>;
L_0x5ea215b11900 .cmp/ge 8, L_0x5ea215b117d0, L_0x5ea215b11320;
L_0x5ea215b119f0 .functor MUXZ 1, L_0x7a28195ed268, L_0x7a28195ed220, L_0x5ea215b11900, C4<>;
L_0x5ea215b11d90 .functor MUXZ 8, L_0x5ea215b117d0, L_0x5ea215b11320, L_0x5ea215b11900, C4<>;
L_0x5ea215b11e30 .functor MUXZ 8, v0x5ea215ae1db0_0, v0x5ea215ae1cd0_0, L_0x5ea215b11900, C4<>;
L_0x5ea215b12100 .arith/sub 8, v0x5ea215aeab20_0, L_0x5ea215b11e30;
L_0x5ea215b121a0 .part L_0x5ea215b12100, 7, 1;
L_0x5ea215b12320 .cmp/ne 8, L_0x5ea215b12100, L_0x7a28195ed2f8;
L_0x5ea215b12520 .part L_0x5ea215b12100, 7, 1;
L_0x5ea215b127b0 .cmp/ne 8, L_0x5ea215b12100, L_0x7a28195ed388;
L_0x5ea215b129b0 .part L_0x5ea215b11d90, 2, 6;
L_0x5ea215b12650 .concat [ 6 2 0 0], L_0x5ea215b129b0, L_0x7a28195ed3d0;
L_0x5ea215b13400 .cmp/gt 8, L_0x5ea215b12650, L_0x7a28195ed418;
L_0x5ea215b135b0 .part L_0x5ea215b11d90, 2, 6;
L_0x5ea215b13650 .concat [ 6 2 0 0], L_0x5ea215b135b0, L_0x7a28195ed460;
L_0x5ea215b13860 .functor MUXZ 8, L_0x7a28195ed4a8, L_0x5ea215b13650, L_0x5ea215b13400, C4<>;
S_0x5ea215ae2470 .scope module, "theta" "theta_oscillator" 4 85, 13 22 0, S_0x5ea215a632c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "gamma_tick";
    .port_info 3 /OUTPUT 3 "gamma_cnt";
    .port_info 4 /OUTPUT 1 "theta_tick";
    .port_info 5 /OUTPUT 1 "episode_last";
P_0x5ea215abc710 .param/l "GAMMA_PER_THETA" 0 13 23, C4<111>;
L_0x7a28195eb528 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5ea215ae2730_0 .net/2u *"_ivl_0", 2 0, L_0x7a28195eb528;  1 drivers
v0x5ea215ae2810_0 .net "clk", 0 0, v0x5ea215aebef0_0;  alias, 1 drivers
v0x5ea215ae28d0_0 .net "episode_last", 0 0, L_0x5ea215af1460;  alias, 1 drivers
v0x5ea215ae29a0_0 .var "gamma_cnt", 2 0;
v0x5ea215ae2a60_0 .net "gamma_tick", 0 0, v0x5ea215ac84d0_0;  alias, 1 drivers
v0x5ea215ae2b00_0 .net "rst_n", 0 0, v0x5ea215aed700_0;  alias, 1 drivers
v0x5ea215ae2ba0_0 .var "theta_tick", 0 0;
L_0x5ea215af1460 .cmp/eq 3, v0x5ea215ae29a0_0, L_0x7a28195eb528;
S_0x5ea215aeb830 .scope task, "show" "show" 3 106, 3 106 0, S_0x5ea215a639f0;
 .timescale -9 -12;
v0x5ea215aeba30_0 .var/i "c", 31 0;
TD_tb_pst_brain_v2.show ;
    %vpi_call 3 109 "$display", "[C%3d] win=%0d sc=%0d rel=%0d | wAB=%0d wCD=%0d | pred=%0d err=%0d fv=%0d rwd=%0d", v0x5ea215aeba30_0, v0x5ea215aeda40_0, v0x5ea215aedba0_0, v0x5ea215aedb00_0, v0x5ea215aedc40_0, v0x5ea215aedf60_0, v0x5ea215aecf20_0, v0x5ea215aece10_0, v0x5ea215aecbc0_0, v0x5ea215aed660_0 {0 0 0};
    %end;
S_0x5ea215aebb10 .scope task, "show_weights" "show_weights" 3 94, 3 94 0, S_0x5ea215a639f0;
 .timescale -9 -12;
TD_tb_pst_brain_v2.show_weights ;
    %vpi_call 3 96 "$display", "  weights: AB=%0d AC=%0d AD=%0d BC=%0d BD=%0d CD=%0d", v0x5ea215aedc40_0, v0x5ea215aedce0_0, v0x5ea215aedd80_0, v0x5ea215aede20_0, v0x5ea215aedec0_0, v0x5ea215aedf60_0 {0 0 0};
    %end;
S_0x5ea215aebcf0 .scope task, "tick" "tick" 3 101, 3 101 0, S_0x5ea215a639f0;
 .timescale -9 -12;
E_0x5ea2158a3a90 .event posedge, v0x5ea215ab9550_0;
TD_tb_pst_brain_v2.tick ;
    %pushi/vec4 256, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ea2158a3a90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5ea215aec530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aec530_0, 0, 32;
    %end;
    .scope S_0x5ea215a55200;
T_3 ;
    %wait E_0x5ea21596e6e0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ea215ab7ee0_0, 0, 3;
    %load/vec4 v0x5ea215ab7460_0;
    %store/vec4 v0x5ea215ab80a0_0, 0, 8;
    %load/vec4 v0x5ea215ab80a0_0;
    %load/vec4 v0x5ea215ab7540_0;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ea215ab7ee0_0, 0, 3;
    %load/vec4 v0x5ea215ab7540_0;
    %store/vec4 v0x5ea215ab80a0_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x5ea215ab80a0_0;
    %load/vec4 v0x5ea215ab7620_0;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ea215ab7ee0_0, 0, 3;
    %load/vec4 v0x5ea215ab7620_0;
    %store/vec4 v0x5ea215ab80a0_0, 0, 8;
T_3.2 ;
    %load/vec4 v0x5ea215ab80a0_0;
    %load/vec4 v0x5ea215ab7700_0;
    %cmp/u;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ea215ab7ee0_0, 0, 3;
    %load/vec4 v0x5ea215ab7700_0;
    %store/vec4 v0x5ea215ab80a0_0, 0, 8;
T_3.4 ;
    %load/vec4 v0x5ea215ab80a0_0;
    %load/vec4 v0x5ea215ab77e0_0;
    %cmp/u;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ea215ab7ee0_0, 0, 3;
    %load/vec4 v0x5ea215ab77e0_0;
    %store/vec4 v0x5ea215ab80a0_0, 0, 8;
T_3.6 ;
    %load/vec4 v0x5ea215ab80a0_0;
    %load/vec4 v0x5ea215ab78c0_0;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ea215ab7ee0_0, 0, 3;
    %load/vec4 v0x5ea215ab78c0_0;
    %store/vec4 v0x5ea215ab80a0_0, 0, 8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ea215a55200;
T_4 ;
    %wait E_0x5ea21596e080;
    %load/vec4 v0x5ea215ab79a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b5e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b6c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b7a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b880_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b960_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea215969390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab70a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab7140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab71e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab7280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab7320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215969530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215969610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea2159696f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab6a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab6b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab6ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ea215ab7fc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ea215ab6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5ea215969530_0;
    %assign/vec4 v0x5ea215ab70a0_0, 0;
    %load/vec4 v0x5ea215969610_0;
    %assign/vec4 v0x5ea215ab7140_0, 0;
    %load/vec4 v0x5ea2159696f0_0;
    %assign/vec4 v0x5ea215ab71e0_0, 0;
    %load/vec4 v0x5ea215ab6a60_0;
    %assign/vec4 v0x5ea215ab7280_0, 0;
    %load/vec4 v0x5ea215ab6b00_0;
    %assign/vec4 v0x5ea215ab7320_0, 0;
    %load/vec4 v0x5ea215ab6ba0_0;
    %assign/vec4 v0x5ea215ab73c0_0, 0;
    %load/vec4 v0x5ea215ab7ee0_0;
    %assign/vec4 v0x5ea215ab7fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215969530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215969610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea2159696f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab6a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab6b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ab6ba0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b5e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b6c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b7a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b880_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea21597b960_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea215969390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7e20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5ea21597b5e0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab7460_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ea21590fae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x5ea21590fae0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6ce0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
T_4.5 ;
    %load/vec4 v0x5ea21590fae0_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ab7a60_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x5ea21597b5e0_0, 0;
    %load/vec4 v0x5ea215969530_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215969530_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7a60_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %assign/vec4 v0x5ea21597b5e0_0, 0;
T_4.7 ;
    %load/vec4 v0x5ea21597b6c0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab7540_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ea21590fae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0x5ea21590fae0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6d80_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
T_4.9 ;
    %load/vec4 v0x5ea21590fae0_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ab7b20_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x5ea21597b6c0_0, 0;
    %load/vec4 v0x5ea215969610_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215969610_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7b20_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %assign/vec4 v0x5ea21597b6c0_0, 0;
T_4.11 ;
    %load/vec4 v0x5ea21597b7a0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab7620_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ea21590fae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0x5ea21590fae0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6e20_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
T_4.13 ;
    %load/vec4 v0x5ea21590fae0_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ab7be0_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x5ea21597b7a0_0, 0;
    %load/vec4 v0x5ea2159696f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea2159696f0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7be0_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %assign/vec4 v0x5ea21597b7a0_0, 0;
T_4.15 ;
    %load/vec4 v0x5ea21597b880_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab7700_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ea21590fae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v0x5ea21590fae0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6ec0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
T_4.17 ;
    %load/vec4 v0x5ea21590fae0_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.18, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ab7ca0_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x5ea21597b880_0, 0;
    %load/vec4 v0x5ea215ab6a60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ab6a60_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7ca0_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %assign/vec4 v0x5ea21597b880_0, 0;
T_4.19 ;
    %load/vec4 v0x5ea21597b960_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab77e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ea21590fae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v0x5ea21590fae0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab6f60_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
T_4.21 ;
    %load/vec4 v0x5ea21590fae0_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.22, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ab7d60_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x5ea21597b960_0, 0;
    %load/vec4 v0x5ea215ab6b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ab6b00_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7d60_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %assign/vec4 v0x5ea21597b960_0, 0;
T_4.23 ;
    %load/vec4 v0x5ea215969390_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab78c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab7000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ea21590fae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.24, 5;
    %load/vec4 v0x5ea21590fae0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ab7000_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5ea21590fae0_0, 0, 9;
T_4.25 ;
    %load/vec4 v0x5ea21590fae0_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ab7e20_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x5ea215969390_0, 0;
    %load/vec4 v0x5ea215ab6ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ab6ba0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab7e20_0, 0;
    %load/vec4 v0x5ea21590fae0_0;
    %assign/vec4 v0x5ea215969390_0, 0;
T_4.27 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ea215ac81c0;
T_5 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac8590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac84d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ea215ac8590_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac8590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac84d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5ea215ac8590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ac8590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac84d0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ea215ae2470;
T_6 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ae2b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ea215ae29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae2ba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae2ba0_0, 0;
    %load/vec4 v0x5ea215ae2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5ea215ae29a0_0;
    %cmpi/u 7, 0, 3;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ea215ae29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ae2ba0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5ea215ae29a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5ea215ae29a0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ea215ac2320;
T_7 ;
    %wait E_0x5ea21596a2a0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ea215ac2b20_0, 0, 3;
    %load/vec4 v0x5ea215ac2e40_0;
    %store/vec4 v0x5ea215ac2c00_0, 0, 4;
    %load/vec4 v0x5ea215ac2c00_0;
    %load/vec4 v0x5ea215ac2f20_0;
    %cmp/u;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v0x5ea215ac2f20_0;
    %store/vec4 v0x5ea215ac2c00_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ea215ac2b20_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x5ea215ac2c00_0;
    %load/vec4 v0x5ea215ac3000_0;
    %cmp/u;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x5ea215ac3000_0;
    %store/vec4 v0x5ea215ac2c00_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ea215ac2b20_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x5ea215ac2c00_0;
    %load/vec4 v0x5ea215ac30e0_0;
    %cmp/u;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0x5ea215ac30e0_0;
    %store/vec4 v0x5ea215ac2c00_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ea215ac2b20_0, 0, 3;
T_7.4 ;
    %load/vec4 v0x5ea215ac2c00_0;
    %load/vec4 v0x5ea215ac31c0_0;
    %cmp/u;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0x5ea215ac31c0_0;
    %store/vec4 v0x5ea215ac2c00_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ea215ac2b20_0, 0, 3;
T_7.6 ;
    %load/vec4 v0x5ea215ac2c00_0;
    %load/vec4 v0x5ea215ac32a0_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x5ea215ac32a0_0;
    %store/vec4 v0x5ea215ac2c00_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ea215ac2b20_0, 0, 3;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ea215ac2320;
T_8 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac2ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac2e40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac2f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac3000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac30e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac31c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac32a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ea215ac2950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac2870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac27d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ea215ac2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5ea215ac2b20_0;
    %assign/vec4 v0x5ea215ac2950_0, 0;
    %load/vec4 v0x5ea215ac2c00_0;
    %assign/vec4 v0x5ea215ac2870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac27d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac2e40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac2f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac3000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac30e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac31c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ea215ac32a0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5ea215ac2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5ea215ac26f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v0x5ea215ac2e40_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_8.14, 5;
    %load/vec4 v0x5ea215ac2e40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ea215ac2e40_0, 0;
T_8.14 ;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v0x5ea215ac2f20_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_8.16, 5;
    %load/vec4 v0x5ea215ac2f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ea215ac2f20_0, 0;
T_8.16 ;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v0x5ea215ac3000_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_8.18, 5;
    %load/vec4 v0x5ea215ac3000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ea215ac3000_0, 0;
T_8.18 ;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v0x5ea215ac30e0_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_8.20, 5;
    %load/vec4 v0x5ea215ac30e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ea215ac30e0_0, 0;
T_8.20 ;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0x5ea215ac31c0_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_8.22, 5;
    %load/vec4 v0x5ea215ac31c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ea215ac31c0_0, 0;
T_8.22 ;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0x5ea215ac32a0_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_8.24, 5;
    %load/vec4 v0x5ea215ac32a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ea215ac32a0_0, 0;
T_8.24 ;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ea215ac3480;
T_9 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac4250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ea215ac3e40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ea215ac42f0_0;
    %load/vec4 v0x5ea215ac3fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5ea215ac3f20_0;
    %cmpi/u 6, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5ea215ac3e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac4110_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5ea215ac3f20_0;
    %cmpi/u 5, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0x5ea215ac3e40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5ea215ac3e40_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5ea215ac3e40_0, 0;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4110_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5ea215ac3e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4110_0, 0;
T_9.7 ;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ea215ac4470;
T_10 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac5000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac5270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac51b0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5ea215ac4f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4d50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea215ac5350_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac51b0_0, 0;
    %load/vec4 v0x5ea215ac4b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac5270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac4c10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5ea215ac4d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac5270_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac4e60_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ac5350_0, 0, 9;
    %load/vec4 v0x5ea215ac5350_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %load/vec4 v0x5ea215ac5350_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v0x5ea215ac5270_0, 0;
    %load/vec4 v0x5ea215ac5350_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x5ea215ac5350_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_10.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac51b0_0, 0;
    %load/vec4 v0x5ea215ac4cb0_0;
    %assign/vec4 v0x5ea215ac4f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac4d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac5270_0, 0;
T_10.8 ;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ea215ac5530;
T_11 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac6040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac61a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac60e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5ea215ac5f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac5c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac5dd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea215ac6280_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac60e0_0, 0;
    %load/vec4 v0x5ea215ac5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac61a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac5c90_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5ea215ac5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac61a0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac5ec0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ac6280_0, 0, 9;
    %load/vec4 v0x5ea215ac6280_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x5ea215ac6280_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v0x5ea215ac61a0_0, 0;
    %load/vec4 v0x5ea215ac6280_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x5ea215ac6280_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_11.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac60e0_0, 0;
    %load/vec4 v0x5ea215ac5d30_0;
    %assign/vec4 v0x5ea215ac5f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac5c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac5dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac61a0_0, 0;
T_11.8 ;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5ea215ac6460;
T_12 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac6ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac7030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac6f70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5ea215ac6e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac6ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac6c40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea215ac7110_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac6f70_0, 0;
    %load/vec4 v0x5ea215ac69f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac7030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac6c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac6ab0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5ea215ac6c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac7030_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac6d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ac7110_0, 0, 9;
    %load/vec4 v0x5ea215ac7110_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %load/vec4 v0x5ea215ac7110_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x5ea215ac7030_0, 0;
    %load/vec4 v0x5ea215ac7110_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x5ea215ac7110_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_12.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac6f70_0, 0;
    %load/vec4 v0x5ea215ac6b50_0;
    %assign/vec4 v0x5ea215ac6e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac6ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac6c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac7030_0, 0;
T_12.8 ;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ea215ac72f0;
T_13 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac7d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac7db0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5ea215ac7c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac7940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac7a80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5ea215ac7fe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac7db0_0, 0;
    %load/vec4 v0x5ea215ac7880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac7940_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5ea215ac7a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac7f00_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ac7b70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ac7fe0_0, 0, 9;
    %load/vec4 v0x5ea215ac7fe0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %load/vec4 v0x5ea215ac7fe0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %assign/vec4 v0x5ea215ac7f00_0, 0;
    %load/vec4 v0x5ea215ac7fe0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x5ea215ac7fe0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_13.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac7db0_0, 0;
    %load/vec4 v0x5ea215ac79e0_0;
    %assign/vec4 v0x5ea215ac7c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac7940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ac7a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac7f00_0, 0;
T_13.8 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ea215a63610;
T_14 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215aba0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215aba010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab9610_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ea215ab96d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5ea215ab9950_0;
    %load/vec4 v0x5ea215ab9a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5ea215ab9f30_0;
    %assign/vec4 v0x5ea215aba010_0, 0;
    %load/vec4 v0x5ea215ab9e50_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v0x5ea215ab9610_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215aba010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ab9610_0, 0;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ea215a554f0;
T_15 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215abb850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215abb770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abae50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5ea215abaef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5ea215abb130_0;
    %load/vec4 v0x5ea215abb1d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5ea215abb690_0;
    %assign/vec4 v0x5ea215abb770_0, 0;
    %load/vec4 v0x5ea215abb5b0_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %assign/vec4 v0x5ea215abae50_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215abb770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abae50_0, 0;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5ea215a557e0;
T_16 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215abd230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215abd150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abc5b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5ea215abc670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5ea215abc920_0;
    %load/vec4 v0x5ea215abca10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5ea215abd070_0;
    %assign/vec4 v0x5ea215abd150_0, 0;
    %load/vec4 v0x5ea215abcf90_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_16.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %assign/vec4 v0x5ea215abc5b0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215abd150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abc5b0_0, 0;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5ea215a55b60;
T_17 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215abeae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215abea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abe010_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5ea215abe0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5ea215abe330_0;
    %load/vec4 v0x5ea215abe3d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5ea215abe920_0;
    %assign/vec4 v0x5ea215abea00_0, 0;
    %load/vec4 v0x5ea215abe860_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %assign/vec4 v0x5ea215abe010_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215abea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abe010_0, 0;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5ea215a90aa0;
T_18 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac0530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac0450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abf990_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5ea215abfa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5ea215abfd40_0;
    %load/vec4 v0x5ea215abfde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x5ea215ac0370_0;
    %assign/vec4 v0x5ea215ac0450_0, 0;
    %load/vec4 v0x5ea215ac02b0_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0x5ea215abf990_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac0450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215abf990_0, 0;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5ea215ac06f0;
T_19 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ac2110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac2030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac14d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5ea215ac1590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5ea215ac17f0_0;
    %load/vec4 v0x5ea215ac1890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x5ea215ac1f50_0;
    %assign/vec4 v0x5ea215ac2030_0, 0;
    %load/vec4 v0x5ea215ac1e70_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_19.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %assign/vec4 v0x5ea215ac14d0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ac2030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ac14d0_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5ea215ad0440;
T_20 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ad24d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215ad2650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad1900_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5ea215ad1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5ea215ad1900_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad1900_0, 0;
    %load/vec4 v0x5ea215ad2650_0;
    %cmpi/u 80, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.6, 5;
    %load/vec4 v0x5ea215ad2650_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215ad2650_0, 0;
T_20.6 ;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5ea215ad1900_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ad1900_0, 0;
    %load/vec4 v0x5ea215ad1ba0_0;
    %load/vec4 v0x5ea215ad1d00_0;
    %and;
    %load/vec4 v0x5ea215ad1c60_0;
    %and;
    %load/vec4 v0x5ea215ad19e0_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5ea215ad2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad2650_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad1ac0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ad2570_0, 0, 9;
    %load/vec4 v0x5ea215ad2570_0;
    %cmpi/u 190, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_20.12, 8;
    %pushi/vec4 190, 0, 8;
    %jmp/1 T_20.13, 8;
T_20.12 ; End of true expr.
    %load/vec4 v0x5ea215ad2570_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_20.13, 8;
 ; End of false expr.
    %blend;
T_20.13;
    %assign/vec4 v0x5ea215ad2650_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x5ea215ad21b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0x5ea215ad2650_0;
    %cmpi/u 82, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.16, 5;
    %load/vec4 v0x5ea215ad2650_0;
    %subi 2, 0, 8;
    %assign/vec4 v0x5ea215ad2650_0, 0;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5ea215ad2650_0, 0;
T_20.17 ;
T_20.14 ;
T_20.11 ;
T_20.8 ;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5ea215ad2870;
T_21 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ad49e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215ad4f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad3f50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5ea215ad3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5ea215ad3f50_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad3f50_0, 0;
    %load/vec4 v0x5ea215ad4f60_0;
    %cmpi/u 80, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.6, 5;
    %load/vec4 v0x5ea215ad4f60_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215ad4f60_0, 0;
T_21.6 ;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x5ea215ad3f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ad3f50_0, 0;
    %load/vec4 v0x5ea215ad41f0_0;
    %load/vec4 v0x5ea215ad4350_0;
    %and;
    %load/vec4 v0x5ea215ad42b0_0;
    %and;
    %load/vec4 v0x5ea215ad4030_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x5ea215ad47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad4f60_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad4110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ad4c90_0, 0, 9;
    %load/vec4 v0x5ea215ad4c90_0;
    %cmpi/u 190, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_21.12, 8;
    %pushi/vec4 190, 0, 8;
    %jmp/1 T_21.13, 8;
T_21.12 ; End of true expr.
    %load/vec4 v0x5ea215ad4c90_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_21.13, 8;
 ; End of false expr.
    %blend;
T_21.13;
    %assign/vec4 v0x5ea215ad4f60_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x5ea215ad46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v0x5ea215ad4f60_0;
    %cmpi/u 82, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.16, 5;
    %load/vec4 v0x5ea215ad4f60_0;
    %subi 2, 0, 8;
    %assign/vec4 v0x5ea215ad4f60_0, 0;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5ea215ad4f60_0, 0;
T_21.17 ;
T_21.14 ;
T_21.11 ;
T_21.8 ;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5ea215ad51e0;
T_22 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ad74c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215ad7850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad6a30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5ea215ad6780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5ea215ad6a30_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad6a30_0, 0;
    %load/vec4 v0x5ea215ad7850_0;
    %cmpi/u 80, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.6, 5;
    %load/vec4 v0x5ea215ad7850_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215ad7850_0, 0;
T_22.6 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5ea215ad6a30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ad6a30_0, 0;
    %load/vec4 v0x5ea215ad6cd0_0;
    %load/vec4 v0x5ea215ad6e30_0;
    %and;
    %load/vec4 v0x5ea215ad6d90_0;
    %and;
    %load/vec4 v0x5ea215ad6b10_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5ea215ad7280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad7850_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad6bf0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ad7560_0, 0, 9;
    %load/vec4 v0x5ea215ad7560_0;
    %cmpi/u 190, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_22.12, 8;
    %pushi/vec4 190, 0, 8;
    %jmp/1 T_22.13, 8;
T_22.12 ; End of true expr.
    %load/vec4 v0x5ea215ad7560_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_22.13, 8;
 ; End of false expr.
    %blend;
T_22.13;
    %assign/vec4 v0x5ea215ad7850_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x5ea215ad71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x5ea215ad7850_0;
    %cmpi/u 82, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.16, 5;
    %load/vec4 v0x5ea215ad7850_0;
    %subi 2, 0, 8;
    %assign/vec4 v0x5ea215ad7850_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5ea215ad7850_0, 0;
T_22.17 ;
T_22.14 ;
T_22.11 ;
T_22.8 ;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5ea215ad7ad0;
T_23 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ad9b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215ad9f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad9170_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5ea215ad90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5ea215ad9170_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ad9170_0, 0;
    %load/vec4 v0x5ea215ad9f00_0;
    %cmpi/u 80, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x5ea215ad9f00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215ad9f00_0, 0;
T_23.6 ;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5ea215ad9170_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215ad9170_0, 0;
    %load/vec4 v0x5ea215ad9410_0;
    %load/vec4 v0x5ea215ad9570_0;
    %and;
    %load/vec4 v0x5ea215ad94d0_0;
    %and;
    %load/vec4 v0x5ea215ad9250_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x5ea215ad9930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad9f00_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ad9330_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ad9c10_0, 0, 9;
    %load/vec4 v0x5ea215ad9c10_0;
    %cmpi/u 190, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_23.12, 8;
    %pushi/vec4 190, 0, 8;
    %jmp/1 T_23.13, 8;
T_23.12 ; End of true expr.
    %load/vec4 v0x5ea215ad9c10_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_23.13, 8;
 ; End of false expr.
    %blend;
T_23.13;
    %assign/vec4 v0x5ea215ad9f00_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x5ea215ad9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x5ea215ad9f00_0;
    %cmpi/u 82, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.16, 5;
    %load/vec4 v0x5ea215ad9f00_0;
    %subi 2, 0, 8;
    %assign/vec4 v0x5ea215ad9f00_0, 0;
    %jmp T_23.17;
T_23.16 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5ea215ad9f00_0, 0;
T_23.17 ;
T_23.14 ;
T_23.11 ;
T_23.8 ;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5ea215ada180;
T_24 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215adc190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215adc520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215adb790_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5ea215adb6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5ea215adb790_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215adb790_0, 0;
    %load/vec4 v0x5ea215adc520_0;
    %cmpi/u 80, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.6, 5;
    %load/vec4 v0x5ea215adc520_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215adc520_0, 0;
T_24.6 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x5ea215adb790_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215adb790_0, 0;
    %load/vec4 v0x5ea215adba30_0;
    %load/vec4 v0x5ea215adbb90_0;
    %and;
    %load/vec4 v0x5ea215adbaf0_0;
    %and;
    %load/vec4 v0x5ea215adb870_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x5ea215adbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215adc520_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215adb950_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215adc230_0, 0, 9;
    %load/vec4 v0x5ea215adc230_0;
    %cmpi/u 190, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.12, 8;
    %pushi/vec4 190, 0, 8;
    %jmp/1 T_24.13, 8;
T_24.12 ; End of true expr.
    %load/vec4 v0x5ea215adc230_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_24.13, 8;
 ; End of false expr.
    %blend;
T_24.13;
    %assign/vec4 v0x5ea215adc520_0, 0;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x5ea215adbe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x5ea215adc520_0;
    %cmpi/u 82, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.16, 5;
    %load/vec4 v0x5ea215adc520_0;
    %subi 2, 0, 8;
    %assign/vec4 v0x5ea215adc520_0, 0;
    %jmp T_24.17;
T_24.16 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5ea215adc520_0, 0;
T_24.17 ;
T_24.14 ;
T_24.11 ;
T_24.8 ;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5ea215adc7a0;
T_25 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ade840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215adebd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215adde40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5ea215addda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5ea215adde40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215adde40_0, 0;
    %load/vec4 v0x5ea215adebd0_0;
    %cmpi/u 80, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.6, 5;
    %load/vec4 v0x5ea215adebd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215adebd0_0, 0;
T_25.6 ;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5ea215adde40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215adde40_0, 0;
    %load/vec4 v0x5ea215ade0e0_0;
    %load/vec4 v0x5ea215ade240_0;
    %and;
    %load/vec4 v0x5ea215ade1a0_0;
    %and;
    %load/vec4 v0x5ea215addf20_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x5ea215ade600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215adebd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ade000_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ade8e0_0, 0, 9;
    %load/vec4 v0x5ea215ade8e0_0;
    %cmpi/u 190, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_25.12, 8;
    %pushi/vec4 190, 0, 8;
    %jmp/1 T_25.13, 8;
T_25.12 ; End of true expr.
    %load/vec4 v0x5ea215ade8e0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_25.13, 8;
 ; End of false expr.
    %blend;
T_25.13;
    %assign/vec4 v0x5ea215adebd0_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x5ea215ade540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %load/vec4 v0x5ea215adebd0_0;
    %cmpi/u 82, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.16, 5;
    %load/vec4 v0x5ea215adebd0_0;
    %subi 2, 0, 8;
    %assign/vec4 v0x5ea215adebd0_0, 0;
    %jmp T_25.17;
T_25.16 ;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5ea215adebd0_0, 0;
T_25.17 ;
T_25.14 ;
T_25.11 ;
T_25.8 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5ea215adee50;
T_26 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ae1c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ae1cd0_0, 0;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0x5ea215ae1db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae18d0_0, 0;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0x5ea215ae14f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae15c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ae1370_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5ea215ae1050_0;
    %load/vec4 v0x5ea215ae1450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5ea215ae21d0_0;
    %cmpi/u 2, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.4, 5;
    %load/vec4 v0x5ea215ae1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x5ea215ae12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x5ea215ae1f70_0;
    %load/vec4 v0x5ea215ae1cd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_26.10, 8;
    %load/vec4 v0x5ea215ae1cd0_0;
    %load/vec4 v0x5ea215ae1f70_0;
    %sub;
    %jmp/1 T_26.11, 8;
T_26.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_26.11, 8;
 ; End of false expr.
    %blend;
T_26.11;
    %assign/vec4 v0x5ea215ae1cd0_0, 0;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x5ea215ae2050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ae1cd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ae1f70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ae1e90_0, 0, 9;
    %load/vec4 v0x5ea215ae1e90_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_26.14, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %load/vec4 v0x5ea215ae1e90_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x5ea215ae1cd0_0, 0;
T_26.12 ;
T_26.9 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x5ea215ae12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %load/vec4 v0x5ea215ae1f70_0;
    %load/vec4 v0x5ea215ae1db0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_26.18, 8;
    %load/vec4 v0x5ea215ae1db0_0;
    %load/vec4 v0x5ea215ae1f70_0;
    %sub;
    %jmp/1 T_26.19, 8;
T_26.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_26.19, 8;
 ; End of false expr.
    %blend;
T_26.19;
    %assign/vec4 v0x5ea215ae1db0_0, 0;
    %jmp T_26.17;
T_26.16 ;
    %load/vec4 v0x5ea215ae2050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ae1db0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ae1f70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215ae1e90_0, 0, 9;
    %load/vec4 v0x5ea215ae1e90_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_26.22, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_26.23, 8;
T_26.22 ; End of true expr.
    %load/vec4 v0x5ea215ae1e90_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_26.23, 8;
 ; End of false expr.
    %blend;
T_26.23;
    %assign/vec4 v0x5ea215ae1db0_0, 0;
T_26.20 ;
T_26.17 ;
T_26.7 ;
T_26.4 ;
    %load/vec4 v0x5ea215ae2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %load/vec4 v0x5ea215ae1810_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.26, 8;
    %load/vec4 v0x5ea215ae1cd0_0;
    %jmp/1 T_26.27, 8;
T_26.26 ; End of true expr.
    %load/vec4 v0x5ea215ae1db0_0;
    %jmp/0 T_26.27, 8;
 ; End of false expr.
    %blend;
T_26.27;
    %assign/vec4 v0x5ea215ae14f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215ae15c0_0, 0;
    %jmp T_26.25;
T_26.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae15c0_0, 0;
T_26.25 ;
    %load/vec4 v0x5ea215ae21d0_0;
    %assign/vec4 v0x5ea215ae1370_0, 0;
    %load/vec4 v0x5ea215ae1810_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.28, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.29, 8;
T_26.28 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_26.29, 8;
 ; End of false expr.
    %blend;
T_26.29;
    %assign/vec4 v0x5ea215ae18d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5ea215ae1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae15c0_0, 0;
T_26.30 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5ea215ac8ef0;
T_27 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215acbc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215acbe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acb7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acb6e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5ea215acaea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acb7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acb6e0_0, 0;
    %load/vec4 v0x5ea215acb540_0;
    %load/vec4 v0x5ea215acb480_0;
    %and;
    %load/vec4 v0x5ea215acaf40_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x5ea215acbae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215acbe00_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215acb2c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215acbd20_0, 0, 9;
    %load/vec4 v0x5ea215acbd20_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_27.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v0x5ea215acbd20_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %assign/vec4 v0x5ea215acbe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215acb7a0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x5ea215acba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x5ea215acb1e0_0;
    %addi 1, 0, 8;
    %load/vec4 v0x5ea215acbe00_0;
    %cmp/u;
    %jmp/0xz  T_27.12, 5;
    %load/vec4 v0x5ea215acbe00_0;
    %load/vec4 v0x5ea215acb1e0_0;
    %sub;
    %assign/vec4 v0x5ea215acbe00_0, 0;
    %jmp T_27.13;
T_27.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5ea215acbe00_0, 0;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ea215acb6e0_0, 0;
T_27.10 ;
T_27.7 ;
T_27.4 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5ea215ac87c0;
T_28 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ad00d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215acf720_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ea215acfe50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215acee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acef70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acf030_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5ea215aceb50_0;
    %load/vec4 v0x5ea215acf270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5ea215acedb0_0;
    %assign/vec4 v0x5ea215acee90_0, 0;
    %load/vec4 v0x5ea215ace670_0;
    %inv;
    %assign/vec4 v0x5ea215acef70_0, 0;
    %load/vec4 v0x5ea215acf7c0_0;
    %assign/vec4 v0x5ea215acf030_0, 0;
    %load/vec4 v0x5ea215acf410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x5ea215acf330_0;
    %assign/vec4 v0x5ea215acf720_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x5ea215acf7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x5ea215ace670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x5ea215ace8f0_0;
    %load/vec4 v0x5ea215acf720_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.10, 5;
    %load/vec4 v0x5ea215acf720_0;
    %load/vec4 v0x5ea215ace8f0_0;
    %sub;
    %assign/vec4 v0x5ea215acf720_0, 0;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215acf720_0, 0;
T_28.11 ;
    %jmp T_28.9;
T_28.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215acf720_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ea215ace8f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5ea215acfc90_0, 0, 9;
    %load/vec4 v0x5ea215acfc90_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_28.12, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_28.13, 8;
T_28.12 ; End of true expr.
    %load/vec4 v0x5ea215acfc90_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_28.13, 8;
 ; End of false expr.
    %blend;
T_28.13;
    %assign/vec4 v0x5ea215acf720_0, 0;
T_28.9 ;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x5ea215acff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.14, 8;
    %load/vec4 v0x5ea215acf720_0;
    %load/vec4 v0x5ea215acfd70_0;
    %cmp/u;
    %jmp/0xz  T_28.16, 5;
    %load/vec4 v0x5ea215acf720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ea215acf720_0, 0;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v0x5ea215acfd70_0;
    %load/vec4 v0x5ea215acf720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5ea215acf720_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.18, 8;
    %load/vec4 v0x5ea215acf720_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ea215acf720_0, 0;
T_28.18 ;
T_28.17 ;
T_28.14 ;
T_28.7 ;
T_28.5 ;
    %load/vec4 v0x5ea215acf410_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.20, 8;
    %load/vec4 v0x5ea215acf330_0;
    %jmp/1 T_28.21, 8;
T_28.20 ; End of true expr.
    %load/vec4 v0x5ea215acf720_0;
    %jmp/0 T_28.21, 8;
 ; End of false expr.
    %blend;
T_28.21;
    %assign/vec4 v0x5ea215acfe50_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5ea215aceb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215acf030_0, 0;
T_28.22 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5ea215a632c0;
T_29 ;
    %wait E_0x5ea2158f7ab0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ea215aea7d0_0, 0, 3;
    %load/vec4 v0x5ea215ae8b60_0;
    %store/vec4 v0x5ea215aeb2f0_0, 0, 8;
    %load/vec4 v0x5ea215ae8540_0;
    %store/vec4 v0x5ea215aeb230_0, 0, 8;
    %load/vec4 v0x5ea215aeb2f0_0;
    %load/vec4 v0x5ea215ae8c00_0;
    %cmp/u;
    %jmp/0xz  T_29.0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ea215aea7d0_0, 0, 3;
    %load/vec4 v0x5ea215ae8c00_0;
    %store/vec4 v0x5ea215aeb2f0_0, 0, 8;
    %load/vec4 v0x5ea215ae8610_0;
    %store/vec4 v0x5ea215aeb230_0, 0, 8;
T_29.0 ;
    %load/vec4 v0x5ea215aeb2f0_0;
    %load/vec4 v0x5ea215ae8cc0_0;
    %cmp/u;
    %jmp/0xz  T_29.2, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ea215aea7d0_0, 0, 3;
    %load/vec4 v0x5ea215ae8cc0_0;
    %store/vec4 v0x5ea215aeb2f0_0, 0, 8;
    %load/vec4 v0x5ea215ae86e0_0;
    %store/vec4 v0x5ea215aeb230_0, 0, 8;
T_29.2 ;
    %load/vec4 v0x5ea215aeb2f0_0;
    %load/vec4 v0x5ea215ae8da0_0;
    %cmp/u;
    %jmp/0xz  T_29.4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ea215aea7d0_0, 0, 3;
    %load/vec4 v0x5ea215ae8da0_0;
    %store/vec4 v0x5ea215aeb2f0_0, 0, 8;
    %load/vec4 v0x5ea215ae87b0_0;
    %store/vec4 v0x5ea215aeb230_0, 0, 8;
T_29.4 ;
    %load/vec4 v0x5ea215aeb2f0_0;
    %load/vec4 v0x5ea215ae8e80_0;
    %cmp/u;
    %jmp/0xz  T_29.6, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ea215aea7d0_0, 0, 3;
    %load/vec4 v0x5ea215ae8e80_0;
    %store/vec4 v0x5ea215aeb2f0_0, 0, 8;
    %load/vec4 v0x5ea215ae8880_0;
    %store/vec4 v0x5ea215aeb230_0, 0, 8;
T_29.6 ;
    %load/vec4 v0x5ea215aeb2f0_0;
    %load/vec4 v0x5ea215ae8f60_0;
    %cmp/u;
    %jmp/0xz  T_29.8, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ea215aea7d0_0, 0, 3;
    %load/vec4 v0x5ea215ae8f60_0;
    %store/vec4 v0x5ea215aeb2f0_0, 0, 8;
    %load/vec4 v0x5ea215ae8950_0;
    %store/vec4 v0x5ea215aeb230_0, 0, 8;
T_29.8 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5ea215a632c0;
T_30 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ae8ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ea215aead10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215aeb090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215aeaed0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5ea215ae6cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5ea215aea7d0_0;
    %assign/vec4 v0x5ea215aead10_0, 0;
    %load/vec4 v0x5ea215aeb2f0_0;
    %assign/vec4 v0x5ea215aeb090_0, 0;
    %load/vec4 v0x5ea215aeb230_0;
    %assign/vec4 v0x5ea215aeaed0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5ea215a632c0;
T_31 ;
    %wait E_0x5ea2158f6390;
    %load/vec4 v0x5ea215aead10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.1 ;
    %pushi/vec4 43, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.2 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.3 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.4 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.5 ;
    %pushi/vec4 213, 0, 8;
    %store/vec4 v0x5ea215aeab20_0, 0, 8;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5ea215a632c0;
T_32 ;
    %wait E_0x5ea215933210;
    %load/vec4 v0x5ea215aead10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x5ea215ae7760_0;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %load/vec4 v0x5ea215ae7800_0;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x5ea215ae7760_0;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %load/vec4 v0x5ea215ae78a0_0;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x5ea215ae7760_0;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %load/vec4 v0x5ea215ae7940_0;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x5ea215ae7800_0;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %load/vec4 v0x5ea215ae78a0_0;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x5ea215ae7800_0;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %load/vec4 v0x5ea215ae7940_0;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x5ea215ae78a0_0;
    %store/vec4 v0x5ea215aea9a0_0, 0, 1;
    %load/vec4 v0x5ea215ae7940_0;
    %store/vec4 v0x5ea215aeaa60_0, 0, 1;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5ea215a632c0;
T_33 ;
    %wait E_0x5ea21596b710;
    %load/vec4 v0x5ea215ae8ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ae7520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae7d00_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5ea215ae6cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5ea215ae83d0_0;
    %cmpi/u 5, 0, 8;
    %jmp/0xz  T_33.4, 5;
    %load/vec4 v0x5ea215ae7520_0;
    %cmpi/u 3, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_33.6, 8;
    %load/vec4 v0x5ea215ae7520_0;
    %addi 1, 0, 8;
    %jmp/1 T_33.7, 8;
T_33.6 ; End of true expr.
    %pushi/vec4 3, 0, 8;
    %jmp/0 T_33.7, 8;
 ; End of false expr.
    %blend;
T_33.7;
    %assign/vec4 v0x5ea215ae7520_0, 0;
    %load/vec4 v0x5ea215ae7520_0;
    %cmpi/u 2, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_33.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_33.9, 8;
T_33.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_33.9, 8;
 ; End of false expr.
    %blend;
T_33.9;
    %assign/vec4 v0x5ea215ae7d00_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ea215ae7520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ea215ae7d00_0, 0;
T_33.5 ;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5ea215a639f0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea215aebef0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5ea215a639f0;
T_35 ;
    %delay 5000, 0;
    %load/vec4 v0x5ea215aebef0_0;
    %inv;
    %store/vec4 v0x5ea215aebef0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5ea215a639f0;
T_36 ;
    %wait E_0x5ea2158a3a90;
    %load/vec4 v0x5ea215aed9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call 3 52 "$display", "  [THETA] ep=%0d str=%0d/8 conf=%0d expl=%0d cyc=%0d", v0x5ea215aec860_0, v0x5ea215aec700_0, v0x5ea215aebfb0_0, v0x5ea215aeca10_0, v0x5ea215aec530_0 {0 0 0};
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5ea215a639f0;
T_37 ;
    %wait E_0x5ea2158a3a90;
    %load/vec4 v0x5ea215aedc40_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_37.0, 6;
    %vpi_call 3 91 "$display", "  [!] w_ab=X at cyc=%0d", v0x5ea215aec530_0 {0 0 0};
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5ea215a639f0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ea215aed700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aec530_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_38.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.1, 5;
    %jmp/1 T_38.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ea2158a3a90;
    %jmp T_38.0;
T_38.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ea215aed700_0, 0, 1;
    %vpi_call 3 127 "$display", "\012=== [Phase 0] Ambiguous input BEFORE training ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aee0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.2 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_38.3, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aeda40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x5ea215aee0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aee0c0_0, 0, 32;
T_38.4 ;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %vpi_call 3 142 "$display", "  Ambiguous input: AB winner %0d/20 times", v0x5ea215aee0c0_0 {0 0 0};
    %fork TD_tb_pst_brain_v2.show_weights, S_0x5ea215aebb10;
    %join;
    %vpi_call 3 149 "$display", "\012=== [Phase 1] Pattern A training (100 cycles) ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.6 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_38.7, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 29, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 49, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 99, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_38.8, 4;
    %load/vec4 v0x5ea215aec530_0;
    %store/vec4 v0x5ea215aeba30_0, 0, 32;
    %fork TD_tb_pst_brain_v2.show, S_0x5ea215aeb830;
    %join;
T_38.8 ;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.6;
T_38.7 ;
    %vpi_call 3 155 "$display", "  After 100 cycles training:" {0 0 0};
    %fork TD_tb_pst_brain_v2.show_weights, S_0x5ea215aebb10;
    %join;
    %vpi_call 3 162 "$display", "\012=== [Phase 2] Same ambiguous input (after learning) ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aee000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.10 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_38.11, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aeda40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_38.12, 4;
    %load/vec4 v0x5ea215aee000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aee000_0, 0, 32;
T_38.12 ;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.10;
T_38.11 ;
    %vpi_call 3 173 "$display", "  Ambiguous input: AB winner %0d/20 times", v0x5ea215aee000_0 {0 0 0};
    %vpi_call 3 174 "$display", "  Before training: %0d/20, After training: %0d/20", v0x5ea215aee0c0_0, v0x5ea215aee000_0 {0 0 0};
    %load/vec4 v0x5ea215aee0c0_0;
    %load/vec4 v0x5ea215aee000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.14, 8;
    %pushi/vec4 1497715488, 0, 32; draw_string_vec4
    %pushi/vec4 676087105, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1380862286, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1193301839, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1380668201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_38.15, 8;
T_38.14 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5132116, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 542721364, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_38.15, 8;
 ; End of false expr.
    %blend;
T_38.15;
    %vpi_call 3 176 "$display", "  -> Perception changed by experience: %s", S<0,vec4,u160> {1 0 0};
    %vpi_call 3 184 "$display", "\012=== [Phase 3] Balance: train Pattern B (75 cycles) ===" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.16 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 75, 0, 32;
    %jmp/0xz T_38.17, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 49, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 74, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_38.18, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %load/vec4 v0x5ea215aedf60_0;
    %load/vec4 v0x5ea215aedc40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.20, 8;
    %load/vec4 v0x5ea215aedc40_0;
    %load/vec4 v0x5ea215aedf60_0;
    %sub;
    %jmp/1 T_38.21, 8;
T_38.20 ; End of true expr.
    %load/vec4 v0x5ea215aedf60_0;
    %load/vec4 v0x5ea215aedc40_0;
    %sub;
    %jmp/0 T_38.21, 8;
 ; End of false expr.
    %blend;
T_38.21;
    %vpi_call 3 189 "$display", "  [B cyc %0d] wAB=%0d wCD=%0d gap=%0d", S<1,vec4,s32>, v0x5ea215aedc40_0, v0x5ea215aedf60_0, S<0,vec4,u8> {2 0 0};
T_38.18 ;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.16;
T_38.17 ;
    %vpi_call 3 193 "$display", "  After 75 cycles PatB:" {0 0 0};
    %fork TD_tb_pst_brain_v2.show_weights, S_0x5ea215aebb10;
    %join;
    %load/vec4 v0x5ea215aedf60_0;
    %load/vec4 v0x5ea215aedc40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.22, 8;
    %load/vec4 v0x5ea215aedc40_0;
    %load/vec4 v0x5ea215aedf60_0;
    %sub;
    %jmp/1 T_38.23, 8;
T_38.22 ; End of true expr.
    %load/vec4 v0x5ea215aedf60_0;
    %load/vec4 v0x5ea215aedc40_0;
    %sub;
    %jmp/0 T_38.23, 8;
 ; End of false expr.
    %blend;
T_38.23;
    %vpi_call 3 195 "$display", "  -> w_AB vs w_CD gap: %0d", S<0,vec4,u8> {1 0 0};
    %vpi_call 3 201 "$display", "\012=== [Phase 4] + Trans ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.24 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_38.25, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.24;
T_38.25 ;
    %vpi_call 3 205 "$display", "  Pre-Trans weights:" {0 0 0};
    %fork TD_tb_pst_brain_v2.show_weights, S_0x5ea215aebb10;
    %join;
    %vpi_call 3 208 "$display", "\012--- [Trans A->B] ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.26 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_38.27, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %vpi_call 3 212 "$display", "  [C%3d] win=%0d sc=%0d rel=%0d wAB=%0d wCD=%0d pred=%0d err=%0d fv=%0d fp=%0d", v0x5ea215aec530_0, v0x5ea215aeda40_0, v0x5ea215aedba0_0, v0x5ea215aedb00_0, v0x5ea215aedc40_0, v0x5ea215aedf60_0, v0x5ea215aecf20_0, v0x5ea215aece10_0, v0x5ea215aecbc0_0, v0x5ea215aecb00_0 {0 0 0};
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.26;
T_38.27 ;
    %vpi_call 3 217 "$display", "\012--- [Trans B->A] ---" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.28 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_38.29, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %vpi_call 3 221 "$display", "  [C%3d] win=%0d sc=%0d rel=%0d wAB=%0d wCD=%0d pred=%0d err=%0d fv=%0d fp=%0d", v0x5ea215aec530_0, v0x5ea215aeda40_0, v0x5ea215aedba0_0, v0x5ea215aedb00_0, v0x5ea215aedc40_0, v0x5ea215aedf60_0, v0x5ea215aecf20_0, v0x5ea215aece10_0, v0x5ea215aecbc0_0, v0x5ea215aecb00_0 {0 0 0};
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.28;
T_38.29 ;
    %vpi_call 3 230 "$display", "\012=== [Phase 5.5] A/B alternating \342\206\222 explore_mode test ===" {0 0 0};
    %vpi_call 3 231 "$display", "  \354\236\205\353\240\245: gamma\353\247\210\353\213\244 A/B \352\265\220\353\262\210 (4A+4B per theta \342\206\222 str=4/8 \352\270\260\353\214\200)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.30 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_38.31, 5;
    %load/vec4 v0x5ea215aecd50_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_38.32, 4;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %jmp T_38.33;
T_38.32 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
T_38.33 ;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 23, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 31, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_38.34, 4;
    %vpi_call 3 241 "$display", "  [Alt C%0d] win=%0d str=%0d conf=%0d expl=%0d sc=%0d", v0x5ea215aec530_0, v0x5ea215aeda40_0, v0x5ea215aec700_0, v0x5ea215aebfb0_0, v0x5ea215aeca10_0, v0x5ea215aedba0_0 {0 0 0};
T_38.34 ;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.30;
T_38.31 ;
    %vpi_call 3 245 "$display", "  Final: conf=%0d expl=%0d", v0x5ea215aebfb0_0, v0x5ea215aeca10_0 {0 0 0};
    %load/vec4 v0x5ea215aeca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.36, 8;
    %vpi_call 3 247 "$display", "  -> explore_mode ACTIVATED \342\234\205 \354\204\240\354\236\205\352\262\254 \354\240\234\352\261\260 \353\243\250\355\224\204 \354\246\235\353\252\205!" {0 0 0};
    %jmp T_38.37;
T_38.36 ;
    %vpi_call 3 249 "$display", "  -> explore_mode not triggered (str>5 or conf>2)" {0 0 0};
T_38.37 ;
    %vpi_call 3 254 "$display", "\012=== [Phase 5] Homeostasis long-term ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.38 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_38.39, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.38;
T_38.39 ;
    %vpi_call 3 257 "$display", "  After 100 cycles PatA (from balanced state):" {0 0 0};
    %fork TD_tb_pst_brain_v2.show_weights, S_0x5ea215aebb10;
    %join;
    %load/vec4 v0x5ea215aedc40_0;
    %pad/u 32;
    %cmpi/u 240, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x5ea215aedc40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_38.40, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16961, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1279348291, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_38.41, 8;
T_38.40 ; End of true expr.
    %load/vec4 v0x5ea215aedc40_0;
    %pad/u 32;
    %cmpi/u 240, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_38.42, 9;
    %pushi/vec4 1212761928, 0, 32; draw_string_vec4
    %pushi/vec4 539517800, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701014304, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684366177, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 31017, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_38.43, 9;
T_38.42 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20311, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_38.43, 9;
 ; End of false expr.
    %blend;
T_38.43;
    %jmp/0 T_38.41, 8;
 ; End of false expr.
    %blend;
T_38.41;
    %vpi_call 3 259 "$display", "  -> w_AB homeostasis: %s", S<0,vec4,u144> {1 0 0};
    %vpi_call 3 267 "$display", "\012=== [Phase 6] Ambiguous Boundary \342\206\222 explore_mode test ===" {0 0 0};
    %vpi_call 3 268 "$display", "  Input: A/B hybrid (cur0=130 cur1=120 cur2=125 cur3=115)" {0 0 0};
    %vpi_call 3 269 "$display", "  \352\270\260\353\214\200: str<=5, conf<=2 \342\206\222 expl=1 \342\206\222 ctx_gate=1 \342\206\222 w=0 \354\240\234\352\261\260" {0 0 0};
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x5ea215aec0c0_0, 0, 8;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v0x5ea215aec1b0_0, 0, 8;
    %pushi/vec4 125, 0, 8;
    %store/vec4 v0x5ea215aec2c0_0, 0, 8;
    %pushi/vec4 115, 0, 8;
    %store/vec4 v0x5ea215aec420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
T_38.44 ;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_38.45, 5;
    %fork TD_tb_pst_brain_v2.tick, S_0x5ea215aebcf0;
    %join;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 23, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5ea215aecd50_0;
    %cmpi/e 31, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_38.46, 4;
    %vpi_call 3 275 "$display", "  [Amb C%0d] win=%0d str=%0d conf=%0d expl=%0d sc=%0d wAB=%0d wCD=%0d", v0x5ea215aec530_0, v0x5ea215aeda40_0, v0x5ea215aec700_0, v0x5ea215aebfb0_0, v0x5ea215aeca10_0, v0x5ea215aedba0_0, v0x5ea215aedc40_0, v0x5ea215aedf60_0 {0 0 0};
T_38.46 ;
    %load/vec4 v0x5ea215aecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ea215aecd50_0, 0, 32;
    %jmp T_38.44;
T_38.45 ;
    %vpi_call 3 280 "$display", "  After 32 cycles ambiguous:" {0 0 0};
    %vpi_call 3 281 "$display", "  Final: conf=%0d expl=%0d wAB=%0d wCD=%0d", v0x5ea215aebfb0_0, v0x5ea215aeca10_0, v0x5ea215aedc40_0, v0x5ea215aedf60_0 {0 0 0};
    %load/vec4 v0x5ea215aeca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.48, 8;
    %vpi_call 3 284 "$display", "  -> explore_mode ACTIVATED: \354\204\240\354\236\205\352\262\254 \354\240\234\352\261\260 \353\243\250\355\224\204 \354\246\235\353\252\205 \342\234\205" {0 0 0};
    %jmp T_38.49;
T_38.48 ;
    %vpi_call 3 286 "$display", "  -> explore_mode not triggered (str>5 or conf>2)" {0 0 0};
T_38.49 ;
    %vpi_call 3 288 "$display", "\012=== Brain V3.3 DONE ===" {0 0 0};
    %vpi_call 3 289 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "phase_softmax.v";
    "tb_pst_brain_v2.v";
    "pst_brain_v2.v";
    "coincidence_detector.v";
    "episode_memory.v";
    "metacognition.v";
    "phase_neuron.v";
    "gamma_oscillator.v";
    "predictive_phase.v";
    "phase_stdp.v";
    "seq2_predictor.v";
    "theta_oscillator.v";
