{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4238, "design__instance__area": 75067.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 71, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 8, "power__internal__total": 0.05697910115122795, "power__switching__total": 0.020786555483937263, "power__leakage__total": 1.0945926760541624e-06, "power__total": 0.07776675373315811, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5563215601209655, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5685158060791151, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5938872894892185, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.284914544466043, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 71, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7970728747083305, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8173191244026029, "timing__hold__ws__corner:nom_ss_125C_4v50": -0.011038503756828287, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.8667211638157433, "timing__hold__tns__corner:nom_ss_125C_4v50": -0.011038503756828287, "timing__setup__tns__corner:nom_ss_125C_4v50": -64.32245140803484, "timing__hold__wns__corner:nom_ss_125C_4v50": -0.011038503756828287, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.8667211638157433, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 107, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.866721, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 96, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 71, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44879226605296496, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.45751673189412156, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2707308898138034, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.1808317990975885, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 71, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4445877958286477, "clock__skew__worst_setup": 0.45357160977569166, "timing__hold__ws": -0.05842504423406211, "timing__setup__ws": -2.9658436546144924, "timing__hold__tns": -0.05842504423406211, "timing__setup__tns": -80.79853814709767, "timing__hold__wns": -0.05842504423406211, "timing__setup__wns": -2.9658436546144924, "timing__hold_vio__count": 2, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 321, "timing__setup_r2r__ws": -2.965844, "timing__setup_r2r_vio__count": 288, "design__die__bbox": "0.0 0.0 412.34 430.26", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177413, "design__core__area": 157861, "design__instance__count__stdcell": 4238, "design__instance__area__stdcell": 75067.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.475526, "design__instance__utilization__stdcell": 0.475526, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 486, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1084, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10817454, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75943.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 202, "design__instance__count__class:clock_buffer": 122, "design__instance__count__class:clock_inverter": 54, "design__instance__count__setup_buffer": 65, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "design__instance__count__class:antenna_cell": 749, "antenna_diodes_count": 0, "route__net": 2202, "route__net__special": 2, "route__drc_errors__iter:1": 294, "route__wirelength__iter:1": 86537, "route__drc_errors__iter:2": 38, "route__wirelength__iter:2": 85758, "route__drc_errors__iter:3": 22, "route__wirelength__iter:3": 85742, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85716, "route__drc_errors": 0, "route__wirelength": 85716, "route__vias": 14431, "route__vias__singlecut": 14431, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 721.42, "design__instance__count__class:fill_cell": 6639, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 83, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 83, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 83, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 71, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5502196631827497, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5629474823416247, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5909892742460781, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3484042042370774, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 83, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 71, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.786770004748424, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8081038289483778, "timing__hold__ws__corner:min_ss_125C_4v50": 0.028667291574217466, "timing__setup__ws__corner:min_ss_125C_4v50": -2.7845033733572446, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -52.040151438865735, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.7845033733572446, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 96, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.784503, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 85, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 83, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 71, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4445877958286477, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.45357160977569166, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2688650489458488, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.21209656853368, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 83, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 71, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5635689852083872, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5751288497123246, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5974162444950978, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2087114984358625, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 83, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 71, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8092798882316246, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8282567088836386, "timing__hold__ws__corner:max_ss_125C_4v50": -0.05842504423406211, "timing__setup__ws__corner:max_ss_125C_4v50": -2.9658436546144924, "timing__hold__tns__corner:max_ss_125C_4v50": -0.05842504423406211, "timing__setup__tns__corner:max_ss_125C_4v50": -80.79853814709767, "timing__hold__wns__corner:max_ss_125C_4v50": -0.05842504423406211, "timing__setup__wns__corner:max_ss_125C_4v50": -2.9658436546144924, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 118, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.965844, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 107, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 83, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 71, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4537378656783313, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.46213148504879265, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.273023722469105, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.143390636756221, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 83, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 83, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.998, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00200479, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00199962, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000390876, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00199962, "design_powergrid__voltage__worst": 0.00199962, "design_powergrid__voltage__worst__net:VDD": 4.998, "design_powergrid__drop__worst": 0.00200479, "design_powergrid__drop__worst__net:VDD": 0.00200479, "design_powergrid__voltage__worst__net:VSS": 0.00199962, "design_powergrid__drop__worst__net:VSS": 0.00199962, "ir__voltage__worst": 5, "ir__drop__avg": 0.000406, "ir__drop__worst": 0.002, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}