TRACE::2023-08-10.15:10:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-08-10.15:10:12::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-08-10.15:10:12::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0"
		}]
}
TRACE::2023-08-10.15:10:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-08-10.15:10:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:10:12::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:10:12::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:10:12::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:12::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2023-08-10.15:10:12::SCWPlatform::Generating the sources  .
TRACE::2023-08-10.15:10:12::SCWBDomain::Generating boot domain sources.
TRACE::2023-08-10.15:10:12::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:12::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:12::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:12::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-08-10.15:10:12::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:12::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-08-10.15:10:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-08-10.15:10:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-08-10.15:10:13::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-08-10.15:10:33::SCWPlatform::Generating sources Done.
TRACE::2023-08-10.15:10:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:10:33::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:10:33::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:10:33::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:10:33::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:33::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:33::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:33::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:33::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2023-08-10.15:10:33::SCWPlatform::Generating the sources  .
TRACE::2023-08-10.15:10:33::SCWBDomain::Generating boot domain sources.
TRACE::2023-08-10.15:10:33::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2023-08-10.15:10:33::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:33::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:33::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:33::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:33::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:33::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2023-08-10.15:10:33::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:33::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-08-10.15:10:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-08-10.15:10:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-08-10.15:10:33::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-08-10.15:10:40::SCWPlatform::Generating sources Done.
TRACE::2023-08-10.15:10:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2023-08-10.15:10:40::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2023-08-10.15:10:40::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2023-08-10.15:10:40::SCWMssOS::Cleared the swdb table entry
KEYINFO::2023-08-10.15:10:40::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2023-08-10.15:10:40::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2023-08-10.15:10:40::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:10:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-08-10.15:10:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:10:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:40::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:40::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-08-10.15:10:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:10:41::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:41::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:41::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:41::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-08-10.15:10:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:10:41::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:10:41::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:10:41::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:41::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:41::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:41::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:41::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::mss does not exists at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Creating sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Adding the swdes entry, created swdb E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::updating the scw layer changes to swdes at   E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Writing mss at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:41::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-10.15:10:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-08-10.15:10:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-08-10.15:10:41::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-10.15:10:41::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-08-10.15:10:45::SCWMssOS::Could not open the swdb for E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2023-08-10.15:10:45::SCWMssOS::Could not open the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2023-08-10.15:10:45::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:10:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:10:45::SCWMssOS::Writing the mss file completed E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-08-10.15:10:45::SCWPlatform::Started generating the artifacts platform RFSoC_Controller_V1_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-08-10.15:10:45::SCWPlatform::Started generating the artifacts for system configuration RFSoC_Controller_V1_0
LOG::2023-08-10.15:10:45::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-08-10.15:10:45::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-08-10.15:10:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:10:45::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-08-10.15:10:45::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-08-10.15:10:45::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-08-10.15:10:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:10:45::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-08-10.15:10:45::SCWSystem::Checking the domain standalone_domain
LOG::2023-08-10.15:10:45::SCWSystem::Not a boot domain 
LOG::2023-08-10.15:10:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-08-10.15:10:45::SCWDomain::Generating domain artifcats
TRACE::2023-08-10.15:10:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-08-10.15:10:45::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-10.15:10:45::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-10.15:10:45::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-10.15:10:45::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-10.15:10:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-10.15:10:45::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-08-10.15:10:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-08-10.15:10:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-08-10.15:10:45::SCWMssOS::skipping the bsp build ... 
TRACE::2023-08-10.15:10:45::SCWMssOS::Copying to export directory.
TRACE::2023-08-10.15:10:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-08-10.15:10:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-08-10.15:10:45::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-08-10.15:10:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-08-10.15:10:45::SCWSystem::Completed Processing the sysconfig RFSoC_Controller_V1_0
LOG::2023-08-10.15:10:45::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_Controller_V1_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Started preparing the platform 
TRACE::2023-08-10.15:10:45::SCWSystem::Writing the bif file for system config RFSoC_Controller_V1_0
TRACE::2023-08-10.15:10:45::SCWSystem::dir created 
TRACE::2023-08-10.15:10:45::SCWSystem::Writing the bif 
TRACE::2023-08-10.15:10:45::SCWPlatform::Started writing the spfm file 
TRACE::2023-08-10.15:10:45::SCWPlatform::Started writing the xpfm file 
TRACE::2023-08-10.15:10:45::SCWPlatform::Completed generating the platform
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-08-10.15:10:45::SCWPlatform::updated the xpfm file.
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:45::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:46::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:46::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:46::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-08-10.15:10:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:46::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:46::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:46::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:46::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-10.15:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:46::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:46::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-08-10.15:10:46::SCWPlatform::Clearing the existing platform
TRACE::2023-08-10.15:10:46::SCWSystem::Clearing the existing sysconfig
TRACE::2023-08-10.15:10:46::SCWBDomain::clearing the fsbl build
TRACE::2023-08-10.15:10:46::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWBDomain::clearing the pmufw build
TRACE::2023-08-10.15:10:46::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:46::SCWSystem::Clearing the domains completed.
TRACE::2023-08-10.15:10:46::SCWPlatform::Clearing the opened hw db.
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform location is E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Removing the HwDB with name E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:46::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWReader::Active system found as  RFSoC_Controller_V1_0
TRACE::2023-08-10.15:10:53::SCWReader::Handling sysconfig RFSoC_Controller_V1_0
TRACE::2023-08-10.15:10:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-08-10.15:10:53::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-08-10.15:10:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:10:53::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:53::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-10.15:10:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWReader::No isolation master present  
TRACE::2023-08-10.15:10:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:10:53::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-08-10.15:10:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:10:53::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-08-10.15:10:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:53::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-10.15:10:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWReader::No isolation master present  
TRACE::2023-08-10.15:10:53::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:10:53::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:53::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:10:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:10:53::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:10:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:10:53::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:10:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-10.15:10:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:10:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:10:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:10:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:10:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:10:53::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:10:53::SCWReader::No isolation master present  
TRACE::2023-08-10.15:11:03::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:03::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:03::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:03::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:03::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:03::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:03::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:03::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:03::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:03::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:03::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::In reload Mss file.
TRACE::2023-08-10.15:11:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-08-10.15:11:05::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-08-10.15:11:05::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-08-10.15:11:05::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:11:05::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:11:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:11:05::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:11:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:11:05::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:11:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:05::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:06::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:06::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:06::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:06::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:06::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:06::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:06::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:06::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:06::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:06::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:06::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:06::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:06::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:11:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:11:06::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:09::SCWMssOS::Adding Library:  lwip211:1.3
TRACE::2023-08-10.15:11:09::SCWMssOS::Added Library:  lwip211
TRACE::2023-08-10.15:11:09::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:09::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:09::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:09::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:09::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:09::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:09::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:09::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:11::SCWMssOS::Adding Library:  libmetal:2.1
TRACE::2023-08-10.15:11:11::SCWMssOS::Added Library:  libmetal
TRACE::2023-08-10.15:11:11::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:11::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:11::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:11::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:11::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:11::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:11::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:11::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:16::SCWMssOS::Adding Library:  xilpm:3.2
TRACE::2023-08-10.15:11:16::SCWMssOS::Added Library:  xilpm
TRACE::2023-08-10.15:11:16::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:16::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:16::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:16::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:16::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:16::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:16::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:16::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:11:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:11:24::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:11:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:11:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:11:24::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:11:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:11:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:11:24::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aac91ed1f30eb865e568f304161d162c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-08-10.15:11:24::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:11:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:11:24::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:24::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:24::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:24::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:24::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:24::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:24::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::In reload Mss file.
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:25::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:11:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:11:25::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:11:25::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:11:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:11:25::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:25::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:25::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:25::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:25::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:25::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:11:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:11:25::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:11:25::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-10.15:11:26::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2023-08-10.15:11:39::SCWMssOS::Removing file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2023-08-10.15:11:45::SCWPlatform::Started generating the artifacts platform RFSoC_Controller_V1_0
TRACE::2023-08-10.15:11:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-08-10.15:11:45::SCWPlatform::Started generating the artifacts for system configuration RFSoC_Controller_V1_0
LOG::2023-08-10.15:11:45::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-08-10.15:11:45::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-08-10.15:11:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:11:45::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-08-10.15:11:45::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:45::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:45::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:45::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:11:45::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:11:45::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:11:45::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:45::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:11:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:11:45::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:11:45::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:11:45::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:11:45::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-08-10.15:11:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-08-10.15:11:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:11:45::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-08-10.15:11:45::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-08-10.15:11:45::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:46::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:46::SCWBDomain::cts"

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:46::SCWBDomain::jects"

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:46::SCWBDomain::jects"

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-08-10.15:11:46::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-08-10.15:11:46::SCWBDomain::t-lto-objects"

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:11:46::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-08-10.15:11:46::SCWBDomain::lto-objects"

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:46::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:46::SCWBDomain::ects"

TRACE::2023-08-10.15:11:46::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:11:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:46::SCWBDomain::jects"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:47::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:47::SCWBDomain::cts"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:47::SCWBDomain::jects"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:47::SCWBDomain::ects"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:47::SCWBDomain::ects"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:47::SCWBDomain::ects"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:11:47::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-08-10.15:11:47::SCWBDomain::bjects"

TRACE::2023-08-10.15:11:47::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:11:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:11:47::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-08-10.15:11:47::SCWBDomain::bjects"

TRACE::2023-08-10.15:11:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:11:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:48::SCWBDomain::jects"

TRACE::2023-08-10.15:11:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:11:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:11:48::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:11:48::SCWBDomain::ts"

TRACE::2023-08-10.15:11:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:11:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:48::SCWBDomain::jects"

TRACE::2023-08-10.15:11:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-08-10.15:11:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:48::SCWBDomain::ects"

TRACE::2023-08-10.15:11:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:11:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:48::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:48::SCWBDomain::cts"

TRACE::2023-08-10.15:11:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:11:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:11:48::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-08-10.15:11:48::SCWBDomain::-objects"

TRACE::2023-08-10.15:11:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:11:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-08-10.15:11:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-08-10.15:11:49::SCWBDomain::objects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:50::SCWBDomain::ects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:11:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:11:50::SCWBDomain::jects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:50::SCWBDomain::ects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:11:50::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-08-10.15:11:50::SCWBDomain::lto-objects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:50::SCWBDomain::cts"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:50::SCWBDomain::ects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:50::SCWBDomain::cts"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-08-10.15:11:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-08-10.15:11:50::SCWBDomain::objects"

TRACE::2023-08-10.15:11:50::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:11:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:50::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:50::SCWBDomain::cts"

TRACE::2023-08-10.15:11:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:11:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:11:51::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-08-10.15:11:51::SCWBDomain::"

TRACE::2023-08-10.15:11:51::SCWBDomain::"Compiling avbuf"

TRACE::2023-08-10.15:11:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:11:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:11:52::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-08-10.15:11:52::SCWBDomain::"

TRACE::2023-08-10.15:11:52::SCWBDomain::"Compiling dpdma"

TRACE::2023-08-10.15:11:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:11:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:11:53::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:11:53::SCWBDomain::cts"

TRACE::2023-08-10.15:11:53::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2023-08-10.15:11:53::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-08-10.15:11:54::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-08-10.15:11:54::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-08-10.15:11:55::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-08-10.15:11:55::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-08-10.15:11:55::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-08-10.15:11:55::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-08-10.15:11:56::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-08-10.15:11:56::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-08-10.15:11:56::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-08-10.15:11:56::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-08-10.15:11:56::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-08-10.15:11:57::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-08-10.15:11:57::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-08-10.15:11:57::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-08-10.15:11:57::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-08-10.15:11:57::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2023-08-10.15:11:58::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-08-10.15:11:58::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2023-08-10.15:11:58::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-08-10.15:11:58::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-08-10.15:11:58::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-08-10.15:11:58::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-08-10.15:11:58::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2023-08-10.15:11:58::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2023-08-10.15:11:58::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2023-08-10.15:11:58::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-08-10.15:11:58::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-08-10.15:11:58::SCWBDomain::[100%] Built target metal-static

TRACE::2023-08-10.15:11:58::SCWBDomain::Install the project...

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-08-10.15:11:58::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2023-08-10.15:11:58::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-08-10.15:11:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:11:58::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-08-10.15:11:58::SCWBDomain::"

TRACE::2023-08-10.15:11:58::SCWBDomain::"Compiling xilpm library"

TRACE::2023-08-10.15:11:59::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-08-10.15:11:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:11:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:11:59::SCWBDomain::ects"

TRACE::2023-08-10.15:12:00::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-08-10.15:12:01::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-08-10.15:12:01::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:01::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:01::SCWBDomain::cts"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-08-10.15:12:01::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2023-08-10.15:12:01::SCWBDomain::t-lto-objects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:12:01::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-08-10.15:12:01::SCWBDomain::lto-objects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:01::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:01::SCWBDomain::cts"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:12:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-08-10.15:12:01::SCWBDomain::bjects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:12:01::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2023-08-10.15:12:01::SCWBDomain::bjects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:01::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:01::SCWBDomain::ts"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:01::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:01::SCWBDomain::cts"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:12:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-08-10.15:12:01::SCWBDomain::-objects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-08-10.15:12:01::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-08-10.15:12:01::SCWBDomain::objects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:01::SCWBDomain::jects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:01::SCWBDomain::ects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:12:01::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2023-08-10.15:12:01::SCWBDomain::lto-objects"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:12:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:01::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:01::SCWBDomain::cts"

TRACE::2023-08-10.15:12:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:02::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:02::SCWBDomain::ects"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:02::SCWBDomain::cts"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-08-10.15:12:02::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2023-08-10.15:12:02::SCWBDomain::objects"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:02::SCWBDomain::cts"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:02::SCWBDomain::ts"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:02::SCWBDomain::ts"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-08-10.15:12:02::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2023-08-10.15:12:02::SCWBDomain::to-objects"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:12:02::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-08-10.15:12:02::SCWBDomain::-objects"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:02::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:02::SCWBDomain::s"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:02::SCWBDomain::ts"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:02::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:02::SCWBDomain::ts"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:02::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:02::SCWBDomain::s"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:02::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:02::SCWBDomain::s"

TRACE::2023-08-10.15:12:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:02::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:02::SCWBDomain::s"

TRACE::2023-08-10.15:12:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:03::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2023-08-10.15:12:03::SCWBDomain::cts"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:03::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:03::SCWBDomain::ts"

TRACE::2023-08-10.15:12:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:03::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:03::SCWBDomain::ts"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:03::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:03::SCWBDomain::s"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:12:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-08-10.15:12:03::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2023-08-10.15:12:03::SCWBDomain::

TRACE::2023-08-10.15:12:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:12:04::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-08-10.15:12:04::SCWBDomain::"

TRACE::2023-08-10.15:12:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2023-08-10.15:12:04::SCWBDomain::jects"

TRACE::2023-08-10.15:12:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:04::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2023-08-10.15:12:04::SCWBDomain::ects"

TRACE::2023-08-10.15:12:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:04::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:04::SCWBDomain::s"

TRACE::2023-08-10.15:12:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:04::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2023-08-10.15:12:04::SCWBDomain::ts"

TRACE::2023-08-10.15:12:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:04::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:04::SCWBDomain::s"

TRACE::2023-08-10.15:12:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:12:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:12:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src"

TRACE::2023-08-10.15:12:05::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:12:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:12:05::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2023-08-10.15:12:05::SCWBDomain::-objects"

TRACE::2023-08-10.15:12:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:12:05::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:05::SCWBDomain::s"

TRACE::2023-08-10.15:12:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:12:05::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-08-10.15:12:05::SCWBDomain::"

TRACE::2023-08-10.15:12:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:12:05::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2023-08-10.15:12:05::SCWBDomain::"

TRACE::2023-08-10.15:12:10::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-08-10.15:12:10::SCWBDomain::make --no-print-directory archive

TRACE::2023-08-10.15:12:10::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-08-10.15:12:10::SCWBDomain::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-08-10.15:12:10::SCWBDomain::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-08-10.15:12:10::SCWBDomain::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-08-10.15:12:10::SCWBDomain::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-08-10.15:12:10::SCWBDomain::rtexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cor
TRACE::2023-08-10.15:12:10::SCWBDomain::texa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xrfdc.o psu_c
TRACE::2023-08-10.15:12:10::SCWBDomain::ortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/x
TRACE::2023-08-10.15:12:10::SCWBDomain::usbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xuartps
TRACE::2023-08-10.15:12:10::SCWBDomain::_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_
TRACE::2023-08-10.15:12:10::SCWBDomain::0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa5
TRACE::2023-08-10.15:12:10::SCWBDomain::3_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_corte
TRACE::2023-08-10.15:12:10::SCWBDomain::xa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/lseek.o ps
TRACE::2023-08-10.15:12:10::SCWBDomain::u_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xii
TRACE::2023-08-10.15:12:10::SCWBDomain::cps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_
TRACE::2023-08-10.15:12:10::SCWBDomain::g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53
TRACE::2023-08-10.15:12:10::SCWBDomain::_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cort
TRACE::2023-08-10.15:12:10::SCWBDomain::exa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortexa53_0/lib/xiicps_master.o psu
TRACE::2023-08-10.15:12:10::SCWBDomain::_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o ps
TRACE::2023-08-10.15:12:10::SCWBDomain::u_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception
TRACE::2023-08-10.15:12:10::SCWBDomain::.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsy
TRACE::2023-08-10.15:12:10::SCWBDomain::smonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/l
TRACE::2023-08-10.15:12:10::SCWBDomain::ib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xzdma.o psu_corte
TRACE::2023-08-10.15:12:10::SCWBDomain::xa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o p
TRACE::2023-08-10.15:12:10::SCWBDomain::su_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu
TRACE::2023-08-10.15:12:10::SCWBDomain::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortexa53_0/lib/outbyte.o psu_corte
TRACE::2023-08-10.15:12:10::SCWBDomain::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o p
TRACE::2023-08-10.15:12:10::SCWBDomain::su_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclock
TRACE::2023-08-10.15:12:10::SCWBDomain::ps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_
TRACE::2023-08-10.15:12:10::SCWBDomain::cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/l
TRACE::2023-08-10.15:12:10::SCWBDomain::ib/getpid.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/
TRACE::2023-08-10.15:12:10::SCWBDomain::xusbpsu_ep0handler.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o p
TRACE::2023-08-10.15:12:10::SCWBDomain::su_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps
TRACE::2023-08-10.15:12:10::SCWBDomain::_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdr
TRACE::2023-08-10.15:12:10::SCWBDomain::ing.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53
TRACE::2023-08-10.15:12:10::SCWBDomain::_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops
TRACE::2023-08-10.15:12:10::SCWBDomain::_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib
TRACE::2023-08-10.15:12:10::SCWBDomain::/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/x
TRACE::2023-08-10.15:12:10::SCWBDomain::zdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortex
TRACE::2023-08-10.15:12:10::SCWBDomain::a53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-08-10.15:12:10::SCWBDomain::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-08-10.15:12:10::SCWBDomain::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_
TRACE::2023-08-10.15:12:10::SCWBDomain::vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-08-10.15:12:10::SCWBDomain::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-08-10.15:12:10::SCWBDomain::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-08-10.15:12:10::SCWBDomain::'Finished building libraries'

TRACE::2023-08-10.15:12:10::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-08-10.15:12:10::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2023-08-10.15:12:10::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2023-08-10.15:12:11::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2023-08-10.15:12:11::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2023-08-10.15:12:11::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2023-08-10.15:12:11::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2023-08-10.15:12:11::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2023-08-10.15:12:11::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2023-08-10.15:12:11::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:11::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2023-08-10.15:12:11::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:12::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2023-08-10.15:12:12::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:12::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2023-08-10.15:12:12::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:13::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2023-08-10.15:12:13::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:13::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2023-08-10.15:12:13::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2023-08-10.15:12:14::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2023-08-10.15:12:14::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2023-08-10.15:12:14::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2023-08-10.15:12:14::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2023-08-10.15:12:14::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:14::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2023-08-10.15:12:14::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2023-08-10.15:12:15::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2023-08-10.15:12:15::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2023-08-10.15:12:15::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:15::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2023-08-10.15:12:15::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-08-10.15:12:15::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsb
TRACE::2023-08-10.15:12:15::SCWBDomain::l_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xfsb
TRACE::2023-08-10.15:12:15::SCWBDomain::l_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  xf
TRACE::2023-08-10.15:12:15::SCWBDomain::sbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2023-08-10.15:12:15::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2023-08-10.15:12:15::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                         
TRACE::2023-08-10.15:12:15::SCWBDomain::                                                                                -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end
TRACE::2023-08-10.15:12:15::SCWBDomain::-group -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2023-08-10.15:12:19::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-08-10.15:12:19::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-08-10.15:12:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:12:19::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-08-10.15:12:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:12:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:12:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:12:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:12:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:12:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:12:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:12:19::SCWBDomain::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-08-10.15:12:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-08-10.15:12:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:12:19::SCWBDomain::System Command Ran  E:&  cd  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-08-10.15:12:19::SCWBDomain::make: Entering directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-08-10.15:12:19::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-08-10.15:12:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:12:19::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:19::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:19::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:12:19::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:19::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:19::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:12:19::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:19::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:19::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-08-10.15:12:19::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:19::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:19::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:12:19::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:19::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:19::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:20::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:20::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:20::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:20::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:20::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:20::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:20::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:20::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:20::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:20::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:20::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:20::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-08-10.15:12:20::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-08-10.15:12:20::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:12:20::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-08-10.15:12:20::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-08-10.15:12:20::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:12:21::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:21::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:21::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:12:21::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:21::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:21::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:12:21::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:21::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:21::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:12:21::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:21::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:21::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:12:21::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-08-10.15:12:21::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-08-10.15:12:21::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:12:22::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-08-10.15:12:22::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-08-10.15:12:22::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:12:22::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:22::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:22::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:12:22::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:22::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:22::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:12:22::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:22::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:22::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:12:22::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-08-10.15:12:22::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-08-10.15:12:22::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:12:22::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:22::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:22::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:23::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-08-10.15:12:23::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:23::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:23::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:23::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-08-10.15:12:23::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-08-10.15:12:23::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-08-10.15:12:23::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:23::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-08-10.15:12:23::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:23::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:23::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:23::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:12:23::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:23::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:23::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:23::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:12:23::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-08-10.15:12:23::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-08-10.15:12:23::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:23::SCWBDomain::"Compiling avbuf"

TRACE::2023-08-10.15:12:24::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:12:24::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-08-10.15:12:24::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-08-10.15:12:24::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:24::SCWBDomain::"Compiling dpdma"

TRACE::2023-08-10.15:12:25::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:12:25::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:25::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:25::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:28::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2023-08-10.15:12:28::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-08-10.15:12:28::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-08-10.15:12:28::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-08-10.15:12:28::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-08-10.15:12:28::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-08-10.15:12:29::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-08-10.15:12:29::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-08-10.15:12:29::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-08-10.15:12:29::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-08-10.15:12:29::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-08-10.15:12:30::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-08-10.15:12:30::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-08-10.15:12:30::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-08-10.15:12:30::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-08-10.15:12:30::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-08-10.15:12:30::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-08-10.15:12:31::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2023-08-10.15:12:31::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-08-10.15:12:31::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2023-08-10.15:12:31::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2023-08-10.15:12:31::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2023-08-10.15:12:31::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2023-08-10.15:12:31::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2023-08-10.15:12:31::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2023-08-10.15:12:31::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2023-08-10.15:12:31::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2023-08-10.15:12:31::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-08-10.15:12:31::SCWBDomain::E:/Xilinx/Vitis/2020.2/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2023-08-10.15:12:31::SCWBDomain::[100%] Built target metal-static

TRACE::2023-08-10.15:12:31::SCWBDomain::Install the project...

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Install configuration: "Debug"

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-08-10.15:12:31::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2023-08-10.15:12:31::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-08-10.15:12:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:31::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:31::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:32::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-08-10.15:12:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-08-10.15:12:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:33::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:33::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:33::SCWBDomain::"Compiling Xilskey Library"

TRACE::2023-08-10.15:12:34::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-08-10.15:12:34::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-08-10.15:12:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-08-10.15:12:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-08-10.15:12:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-08-10.15:12:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-08-10.15:12:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-08-10.15:12:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-08-10.15:12:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-08-10.15:12:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-08-10.15:12:34::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2023-08-10.15:12:34::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-08-10.15:12:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-08-10.15:12:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-08-10.15:12:34::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-08-10.15:12:34::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-08-10.15:12:34::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-08-10.15:12:34::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:12:34::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-08-10.15:12:35::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-08-10.15:12:35::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-08-10.15:12:35::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-08-10.15:12:35::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-08-10.15:12:35::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-08-10.15:12:35::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-08-10.15:12:35::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-08-10.15:12:35::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-08-10.15:12:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-08-10.15:12:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-08-10.15:12:35::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-08-10.15:12:35::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-08-10.15:12:35::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-08-10.15:12:35::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-08-10.15:12:35::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-08-10.15:12:35::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:35::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-08-10.15:12:36::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-08-10.15:12:36::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-08-10.15:12:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-08-10.15:12:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:12:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:12:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-08-10.15:12:36::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-08-10.15:12:36::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-08-10.15:12:36::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-08-10.15:12:36::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-08-10.15:12:36::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-08-10.15:12:36::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:36::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-08-10.15:12:36::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-08-10.15:12:36::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2023-08-10.15:12:40::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-08-10.15:12:41::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-08-10.15:12:41::SCWBDomain::make --no-print-directory archive

TRACE::2023-08-10.15:12:41::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrfdc_mb.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0
TRACE::2023-08-10.15:12:41::SCWBDomain::/lib/microblaze_disable_exceptions.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/microblaze_flush_dcache_range
TRACE::2023-08-10.15:12:41::SCWBDomain::.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/li
TRACE::2023-08-10.15:12:41::SCWBDomain::b/microblaze_flush_cache_ext.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xemacps_hw.o psu
TRACE::2023-08-10.15:12:41::SCWBDomain::_pmu_0/lib/inbyte.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xsdps.
TRACE::2023-08-10.15:12:41::SCWBDomain::o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_disable_
TRACE::2023-08-10.15:12:41::SCWBDomain::interrupts.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xrfdc.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xiicps_intr.o psu
TRACE::2023-08-10.15:12:41::SCWBDomain::_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xuartps_sinit.o 
TRACE::2023-08-10.15:12:41::SCWBDomain::psu_pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_
TRACE::2023-08-10.15:12:41::SCWBDomain::0/lib/xzdma_g.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xiicps_opti
TRACE::2023-08-10.15:12:41::SCWBDomain::ons.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xq
TRACE::2023-08-10.15:12:41::SCWBDomain::spipsu_options.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o p
TRACE::2023-08-10.15:12:41::SCWBDomain::su_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/microblaze_sleep.o psu_pm
TRACE::2023-08-10.15:12:41::SCWBDomain::u_0/lib/xiicps_hw.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xrfdc_mts.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/micr
TRACE::2023-08-10.15:12:41::SCWBDomain::oblaze_update_dcache.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/microblaze_selftest.o psu_pmu_0/
TRACE::2023-08-10.15:12:41::SCWBDomain::lib/microblaze_interrupts_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/xusbpsu_
TRACE::2023-08-10.15:12:41::SCWBDomain::sinit.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/xrfdc_clock.o psu_pmu_0/lib/xi
TRACE::2023-08-10.15:12:41::SCWBDomain::icps_master.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/
TRACE::2023-08-10.15:12:41::SCWBDomain::xaxipmon.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu
TRACE::2023-08-10.15:12:41::SCWBDomain::_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib
TRACE::2023-08-10.15:12:41::SCWBDomain::/xrtcpsu_sinit.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xil_asse
TRACE::2023-08-10.15:12:41::SCWBDomain::rt.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/microblaze_enable_interrupts.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xrfdc_mi
TRACE::2023-08-10.15:12:41::SCWBDomain::xer.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xuartps.o p
TRACE::2023-08-10.15:12:41::SCWBDomain::su_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/xrfdc_intr.o psu_pmu_0/lib/xipipsu_bu
TRACE::2023-08-10.15:12:41::SCWBDomain::f.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/li
TRACE::2023-08-10.15:12:41::SCWBDomain::b/xttcps_g.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xusbpsu_endpoint.o
TRACE::2023-08-10.15:12:41::SCWBDomain:: psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xusb
TRACE::2023-08-10.15:12:41::SCWBDomain::psu_ep0handler.o psu_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xqspipsu_control.o
TRACE::2023-08-10.15:12:41::SCWBDomain:: psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_disable_icache.o psu_p
TRACE::2023-08-10.15:12:41::SCWBDomain::mu_0/lib/xcsudma_g.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps_bdrin
TRACE::2023-08-10.15:12:41::SCWBDomain::g.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xusbpsu_comma
TRACE::2023-08-10.15:12:41::SCWBDomain::nd.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/outbyte.o psu_pmu
TRACE::2023-08-10.15:12:41::SCWBDomain::_0/lib/xuartps_hw.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xzdma_intr.o p
TRACE::2023-08-10.15:12:41::SCWBDomain::su_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xsdps_
TRACE::2023-08-10.15:12:41::SCWBDomain::card.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/microb
TRACE::2023-08-10.15:12:41::SCWBDomain::laze_invalidate_icache.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xrfdc_g.o psu_pmu_0/lib/xuartps_o
TRACE::2023-08-10.15:12:41::SCWBDomain::ptions.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xrfdc_sinit.o psu_
TRACE::2023-08-10.15:12:41::SCWBDomain::pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/xemacps_g.o psu_p
TRACE::2023-08-10.15:12:41::SCWBDomain::mu_0/lib/xil_clocking.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/
TRACE::2023-08-10.15:12:41::SCWBDomain::lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xemacps_intr.o psu_p
TRACE::2023-08-10.15:12:41::SCWBDomain::mu_0/lib/xclockps_pll.o psu_pmu_0/lib/xwdtps_selftest.o

TRACE::2023-08-10.15:12:41::SCWBDomain::'Finished building libraries'

TRACE::2023-08-10.15:12:41::SCWBDomain::make: Leaving directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-08-10.15:12:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:42::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2023-08-10.15:12:42::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:42::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2023-08-10.15:12:42::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:42::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:42::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:42::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2023-08-10.15:12:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2023-08-10.15:12:43::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:43::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:43::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2023-08-10.15:12:43::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2023-08-10.15:12:43::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:43::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:43::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2023-08-10.15:12:43::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2023-08-10.15:12:44::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:44::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2023-08-10.15:12:44::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:44::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2023-08-10.15:12:44::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2023-08-10.15:12:44::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:44::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2023-08-10.15:12:44::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2023-08-10.15:12:45::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2023-08-10.15:12:45::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:45::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2023-08-10.15:12:45::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2023-08-10.15:12:45::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2023-08-10.15:12:45::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:45::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:45::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2023-08-10.15:12:46::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2023-08-10.15:12:46::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2023-08-10.15:12:46::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2023-08-10.15:12:46::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2023-08-10.15:12:46::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2023-08-10.15:12:46::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2023-08-10.15:12:46::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:46::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2023-08-10.15:12:46::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2023-08-10.15:12:47::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2023-08-10.15:12:47::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:47::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2023-08-10.15:12:47::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2023-08-10.15:12:47::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2023-08-10.15:12:47::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:47::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:47::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:47::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2023-08-10.15:12:47::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2023-08-10.15:12:48::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2023-08-10.15:12:48::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-08-10.15:12:48::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:48::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2023-08-10.15:12:48::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2023-08-10.15:12:49::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2023-08-10.15:12:49::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2023-08-10.15:12:49::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-08-10.15:12:49::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2023-08-10.15:12:49::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2023-08-10.15:12:49::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:49::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2023-08-10.15:12:49::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2023-08-10.15:12:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2023-08-10.15:12:50::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-08-10.15:12:50::SCWBDomain::mb-gcc -o pmufw.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_h
TRACE::2023-08-10.15:12:50::SCWBDomain::ooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o
TRACE::2023-08-10.15:12:50::SCWBDomain::  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xpfw_mo
TRACE::2023-08-10.15:12:50::SCWBDomain::d_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi
TRACE::2023-08-10.15:12:50::SCWBDomain::.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib
TRACE::2023-08-10.15:12:50::SCWBDomain::.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requi
TRACE::2023-08-10.15:12:50::SCWBDomain::rement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2023-08-10.15:12:50::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2023-08-10.15:12:50::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2023-08-10.15:12:50::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2023-08-10.15:12:50::SCWBDomain::                                                -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--no-re
TRACE::2023-08-10.15:12:50::SCWBDomain::lax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2023-08-10.15:12:53::SCWSystem::Checking the domain standalone_domain
LOG::2023-08-10.15:12:53::SCWSystem::Not a boot domain 
LOG::2023-08-10.15:12:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-08-10.15:12:53::SCWDomain::Generating domain artifcats
TRACE::2023-08-10.15:12:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-08-10.15:12:53::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-10.15:12:53::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-10.15:12:53::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-10.15:12:53::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-10.15:12:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-08-10.15:12:53::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:53::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:53::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:53::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:12:53::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:12:53::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:12:53::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:12:53::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:12:53::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:12:53::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-08-10.15:12:53::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-08-10.15:12:53::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-08-10.15:12:53::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:12:53::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:12:53::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:12:53::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:12:53::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:12:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:12:53::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:12:53::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-10.15:12:53::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:12:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-08-10.15:12:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-08-10.15:12:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2023-08-10.15:12:53::SCWMssOS::doing bsp build ... 
TRACE::2023-08-10.15:12:53::SCWMssOS::System Command Ran  E: & cd  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2023-08-10.15:12:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:53::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-08-10.15:12:53::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:12:53::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:12:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:53::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:12:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:12:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:12:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:12:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:12:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:12:54::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-08-10.15:12:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:12:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:12:55::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:12:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:12:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:12:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:12:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-08-10.15:12:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:12:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:12:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:12:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:12:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-08-10.15:12:57::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:12:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:12:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:12:57::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:12:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:12:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:12:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:12:58::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:12:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-08-10.15:12:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:58::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-08-10.15:12:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:12:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:12:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:12:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:12:58::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:58::SCWMssOS::"Compiling avbuf"

TRACE::2023-08-10.15:12:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:12:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:12:59::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:12:59::SCWMssOS::"Compiling dpdma"

TRACE::2023-08-10.15:13:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:13:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:00::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:02::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2023-08-10.15:13:02::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2023-08-10.15:13:02::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2023-08-10.15:13:03::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2023-08-10.15:13:03::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2023-08-10.15:13:03::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2023-08-10.15:13:03::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2023-08-10.15:13:03::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2023-08-10.15:13:04::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2023-08-10.15:13:04::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2023-08-10.15:13:04::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2023-08-10.15:13:04::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2023-08-10.15:13:04::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2023-08-10.15:13:05::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2023-08-10.15:13:05::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2023-08-10.15:13:05::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2023-08-10.15:13:05::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2023-08-10.15:13:05::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2023-08-10.15:13:06::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-08-10.15:13:06::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2023-08-10.15:13:06::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2023-08-10.15:13:06::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2023-08-10.15:13:06::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2023-08-10.15:13:06::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2023-08-10.15:13:06::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2023-08-10.15:13:06::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2023-08-10.15:13:06::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2023-08-10.15:13:06::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2023-08-10.15:13:06::SCWMssOS::E:/Xilinx/Vitis/2020.2/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2023-08-10.15:13:06::SCWMssOS::[100%] Built target metal-static

TRACE::2023-08-10.15:13:06::SCWMssOS::Install the project...

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Install configuration: "Debug"

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2023-08-10.15:13:06::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2023-08-10.15:13:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-08-10.15:13:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:07::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-08-10.15:13:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-08-10.15:13:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:13:16::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:16::SCWMssOS::"Compiling xilpm library"

TRACE::2023-08-10.15:13:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-08-10.15:13:17::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-08-10.15:13:17::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:13:17::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:13:17::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_3/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-08-10.15:13:17::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:13:17::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-08-10.15:13:17::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-08-10.15:13:17::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:13:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:17::SCWMssOS::"Include files for this library have already been copied."

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-08-10.15:13:18::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:13:18::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:18::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_12/src"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_12/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-08-10.15:13:19::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:19::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_1/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-08-10.15:13:19::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:19::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:20::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src"

TRACE::2023-08-10.15:13:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src"

TRACE::2023-08-10.15:13:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:13:20::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-08-10.15:13:20::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2023-08-10.15:13:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src"

TRACE::2023-08-10.15:13:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src"

TRACE::2023-08-10.15:13:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src"

TRACE::2023-08-10.15:13:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src"

TRACE::2023-08-10.15:13:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-08-10.15:13:21::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-08-10.15:13:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-08-10.15:13:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src"

TRACE::2023-08-10.15:13:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-08-10.15:13:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:13:21::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src"

TRACE::2023-08-10.15:13:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-08-10.15:13:22::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2023-08-10.15:13:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-08-10.15:13:26::SCWMssOS::make --no-print-directory archive

TRACE::2023-08-10.15:13:26::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrfdc_mb.o psu_cort
TRACE::2023-08-10.15:13:26::SCWMssOS::exa53_0/lib/xrfdc_clock.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xwdtps.o psu_c
TRACE::2023-08-10.15:13:26::SCWMssOS::ortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleepti
TRACE::2023-08-10.15:13:26::SCWMssOS::mer.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2023-08-10.15:13:26::SCWMssOS::exa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_co
TRACE::2023-08-10.15:13:26::SCWMssOS::rtexa53_0/lib/putnum.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_co
TRACE::2023-08-10.15:13:26::SCWMssOS::rtexa53_0/lib/close.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_
TRACE::2023-08-10.15:13:26::SCWMssOS::cortexa53_0/lib/xrfdc.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xaxipmon_sel
TRACE::2023-08-10.15:13:26::SCWMssOS::ftest.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xclockps_fixedfactor.
TRACE::2023-08-10.15:13:26::SCWMssOS::o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/
TRACE::2023-08-10.15:13:26::SCWMssOS::xiicps_slave.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/
TRACE::2023-08-10.15:13:26::SCWMssOS::lib/xsysmonpsu.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cort
TRACE::2023-08-10.15:13:26::SCWMssOS::exa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o p
TRACE::2023-08-10.15:13:26::SCWMssOS::su_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xil_test
TRACE::2023-08-10.15:13:26::SCWMssOS::mem.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o
TRACE::2023-08-10.15:13:26::SCWMssOS:: psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/tran
TRACE::2023-08-10.15:13:26::SCWMssOS::slation_table.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cort
TRACE::2023-08-10.15:13:26::SCWMssOS::exa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xrfdc_mts.o psu_cortex
TRACE::2023-08-10.15:13:26::SCWMssOS::a53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xaxipmon.o psu_cortex
TRACE::2023-08-10.15:13:26::SCWMssOS::a53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_
TRACE::2023-08-10.15:13:26::SCWMssOS::cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_si
TRACE::2023-08-10.15:13:26::SCWMssOS::nit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/x
TRACE::2023-08-10.15:13:26::SCWMssOS::vidc_edid.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xclockps_pll.o psu_cort
TRACE::2023-08-10.15:13:26::SCWMssOS::exa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_c
TRACE::2023-08-10.15:13:26::SCWMssOS::ortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortex
TRACE::2023-08-10.15:13:26::SCWMssOS::a53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xrfdc_intr.o psu_cortex
TRACE::2023-08-10.15:13:26::SCWMssOS::a53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xclockps_g.o psu
TRACE::2023-08-10.15:13:26::SCWMssOS::_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/init
TRACE::2023-08-10.15:13:26::SCWMssOS::ialise_monitor_handles.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.o 
TRACE::2023-08-10.15:13:26::SCWMssOS::psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xem
TRACE::2023-08-10.15:13:26::SCWMssOS::acps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_
TRACE::2023-08-10.15:13:26::SCWMssOS::0/lib/unlink.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandle
TRACE::2023-08-10.15:13:26::SCWMssOS::r.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_si
TRACE::2023-08-10.15:13:26::SCWMssOS::nit.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xcsudma_s
TRACE::2023-08-10.15:13:26::SCWMssOS::elftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa
TRACE::2023-08-10.15:13:26::SCWMssOS::53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic
TRACE::2023-08-10.15:13:26::SCWMssOS::_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/
TRACE::2023-08-10.15:13:26::SCWMssOS::xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xw
TRACE::2023-08-10.15:13:26::SCWMssOS::dtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_corte
TRACE::2023-08-10.15:13:26::SCWMssOS::xa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/xgpiops_hw.o psu_c
TRACE::2023-08-10.15:13:26::SCWMssOS::ortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xrfdc_g.o psu_cor
TRACE::2023-08-10.15:13:26::SCWMssOS::texa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/asm_
TRACE::2023-08-10.15:13:26::SCWMssOS::vectors.o psu_cortexa53_0/lib/xrfdc_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa
TRACE::2023-08-10.15:13:26::SCWMssOS::53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xrfdc_mixer.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xscugic_g.o p
TRACE::2023-08-10.15:13:26::SCWMssOS::su_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o

TRACE::2023-08-10.15:13:26::SCWMssOS::'Finished building libraries'

TRACE::2023-08-10.15:13:27::SCWMssOS::Copying to export directory.
TRACE::2023-08-10.15:13:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-08-10.15:13:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-08-10.15:13:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-08-10.15:13:28::SCWSystem::Completed Processing the sysconfig RFSoC_Controller_V1_0
LOG::2023-08-10.15:13:28::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_Controller_V1_0
TRACE::2023-08-10.15:13:28::SCWPlatform::Started preparing the platform 
TRACE::2023-08-10.15:13:28::SCWSystem::Writing the bif file for system config RFSoC_Controller_V1_0
TRACE::2023-08-10.15:13:28::SCWSystem::dir created 
TRACE::2023-08-10.15:13:28::SCWSystem::Writing the bif 
TRACE::2023-08-10.15:13:28::SCWPlatform::Started writing the spfm file 
TRACE::2023-08-10.15:13:28::SCWPlatform::Started writing the xpfm file 
TRACE::2023-08-10.15:13:28::SCWPlatform::Completed generating the platform
TRACE::2023-08-10.15:13:28::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:13:28::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:13:28::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:13:28::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:13:28::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:13:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:13:28::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:13:28::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:13:28::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:13:28::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:13:28::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:13:28::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:13:28::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:13:28::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:13:28::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:13:28::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"33af47bd36ae64db9f7bbfab5af71ffe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-08-10.15:13:28::SCWPlatform::updated the xpfm file.
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:13:28::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:13:28::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:13:28::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_1
TRACE::2023-08-10.15:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:13:28::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:13:28::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:13:28::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:10::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:10::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:10::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:13::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:13::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWReader::Active system found as  RFSoC_Controller_V1_0
TRACE::2023-08-10.15:15:19::SCWReader::Handling sysconfig RFSoC_Controller_V1_0
TRACE::2023-08-10.15:15:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:15:19::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:15:19::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:15:19::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-08-10.15:15:19::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-08-10.15:15:19::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:15:19::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:15:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:15:19::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:15:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-10.15:15:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWReader::No isolation master present  
TRACE::2023-08-10.15:15:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:15:19::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:15:19::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:15:19::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:19::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:19::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:19::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:19::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-10.15:15:19::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:19::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-08-10.15:15:19::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:15:20::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-08-10.15:15:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:15:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:15:20::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:15:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-10.15:15:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWReader::No isolation master present  
TRACE::2023-08-10.15:15:20::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-10.15:15:20::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-10.15:15:20::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-10.15:15:20::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-10.15:15:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:15:20::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:15:20::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:15:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:15:20::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:15:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-10.15:15:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:15:20::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:15:20::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:15:20::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:15:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:15:20::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:15:20::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:15:20::SCWReader::No isolation master present  
LOG::2023-08-10.15:16:42::SCWPlatform::Started generating the artifacts platform RFSoC_Controller_V1_0
TRACE::2023-08-10.15:16:42::SCWPlatform::Sanity checking of platform is completed
LOG::2023-08-10.15:16:42::SCWPlatform::Started generating the artifacts for system configuration RFSoC_Controller_V1_0
LOG::2023-08-10.15:16:42::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-08-10.15:16:42::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-08-10.15:16:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:16:42::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-08-10.15:16:42::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-08-10.15:16:42::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-08-10.15:16:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-10.15:16:42::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-08-10.15:16:42::SCWSystem::Checking the domain standalone_domain
LOG::2023-08-10.15:16:42::SCWSystem::Not a boot domain 
LOG::2023-08-10.15:16:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-08-10.15:16:42::SCWDomain::Generating domain artifcats
TRACE::2023-08-10.15:16:42::SCWMssOS::Generating standalone artifcats
TRACE::2023-08-10.15:16:42::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-10.15:16:42::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-10.15:16:42::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-10.15:16:42::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-10.15:16:42::SCWMssOS:: Copying the user libraries. 
TRACE::2023-08-10.15:16:42::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:42::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:42::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:42::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:16:42::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:42::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:16:42::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:42::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:16:42::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:42::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:16:42::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:42::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-10.15:16:42::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-08-10.15:16:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-08-10.15:16:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-08-10.15:16:42::SCWMssOS::skipping the bsp build ... 
TRACE::2023-08-10.15:16:42::SCWMssOS::Copying to export directory.
TRACE::2023-08-10.15:16:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-08-10.15:16:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-08-10.15:16:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-08-10.15:16:42::SCWSystem::Completed Processing the sysconfig RFSoC_Controller_V1_0
LOG::2023-08-10.15:16:42::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_Controller_V1_0
TRACE::2023-08-10.15:16:42::SCWPlatform::Started preparing the platform 
TRACE::2023-08-10.15:16:42::SCWSystem::Writing the bif file for system config RFSoC_Controller_V1_0
TRACE::2023-08-10.15:16:42::SCWSystem::dir created 
TRACE::2023-08-10.15:16:42::SCWSystem::Writing the bif 
TRACE::2023-08-10.15:16:42::SCWPlatform::Started writing the spfm file 
TRACE::2023-08-10.15:16:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-08-10.15:16:43::SCWPlatform::Completed generating the platform
TRACE::2023-08-10.15:16:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:16:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:16:43::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:16:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:16:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:16:43::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:16:43::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:16:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:16:43::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:16:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:16:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:16:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:16:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:16:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:16:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:16:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:16:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:16:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"33af47bd36ae64db9f7bbfab5af71ffe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-08-10.15:16:43::SCWPlatform::updated the xpfm file.
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:16:43::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:16:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:16:43::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:16:43::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:16:43::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:16:43::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:00::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:00::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:00::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:00::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:00::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:00::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:00::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:00::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:00::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:00::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::In reload Mss file.
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-08-10.15:29:02::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-08-10.15:29:02::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-08-10.15:29:02::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:29:02::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-08-10.15:29:02::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:29:02::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:29:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:29:02::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:02::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:02::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:02::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:02::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:02::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:02::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::In reload Mss file.
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-08-10.15:29:05::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2023-08-10.15:29:05::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2023-08-10.15:29:05::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:29:05::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-08-10.15:29:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:29:05::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:05::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:05::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:05::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:05::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-08-10.15:29:05::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:05::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:06::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:06::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:06::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:06::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:06::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:06::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:06::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:29:06::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:29:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:29:06::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:29:06::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:06::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:06::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:06::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:06::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:06::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:06::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:06::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:06::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:06::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:06::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:07::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:07::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:07::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:07::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:07::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:07::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:07::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:07::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:07::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:07::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:07::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:07::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:07::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-08-10.15:29:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:29:07::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:39::SCWMssOS::In reload Mss file.
TRACE::2023-08-10.15:29:39::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:39::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:39::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:39::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:39::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:39::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:39::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:39::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:39::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2023-08-10.15:29:39::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-08-10.15:29:39::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-08-10.15:29:39::SCWMssOS::Cleared the swdb table entry
TRACE::2023-08-10.15:29:39::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:39::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:39::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:39::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2023-08-10.15:29:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-10.15:29:40::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-10.15:29:40::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-10.15:29:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-10.15:29:40::SCWMssOS::Commit changes completed.
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-10.15:29:40::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-10.15:29:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-10.15:29:40::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper
TRACE::2023-08-10.15:29:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-10.15:29:40::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-10.15:29:40::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-10.15:29:40::SCWMssOS::Removing the swdes entry for  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:48::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:48::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:48::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:51::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:51::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:51::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened new HwDB with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWReader::Active system found as  RFSoC_Controller_V1_0
TRACE::2023-08-12.15:22:58::SCWReader::Handling sysconfig RFSoC_Controller_V1_0
TRACE::2023-08-12.15:22:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-08-12.15:22:58::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-08-12.15:22:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-12.15:22:58::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-12.15:22:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-12.15:22:58::SCWMssOS::Commit changes completed.
TRACE::2023-08-12.15:22:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-12.15:22:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWReader::No isolation master present  
TRACE::2023-08-12.15:22:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-08-12.15:22:58::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-08-12.15:22:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-12.15:22:58::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2023-08-12.15:22:58::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-12.15:22:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-12.15:22:58::SCWMssOS::Commit changes completed.
TRACE::2023-08-12.15:22:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-12.15:22:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWReader::No isolation master present  
TRACE::2023-08-12.15:22:58::SCWDomain::checking for install qemu data   : 
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-08-12.15:22:58::SCWDomain:: Using the PMUQEMU args from install at  : E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::No sw design opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::mss exists loading the mss file  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Opened the sw design from mss  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Adding the swdes entry E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2023-08-12.15:22:58::SCWMssOS::updating the scw layer about changes
TRACE::2023-08-12.15:22:58::SCWMssOS::Opened the sw design.  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  lwip211:1.3
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  libmetal:2.1
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2023-08-12.15:22:58::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-12.15:22:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-12.15:22:58::SCWMssOS::Commit changes completed.
TRACE::2023-08-12.15:22:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-08-12.15:22:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:22:58::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:22:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:22:58::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:22:58::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:22:58::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:22:58::SCWReader::No isolation master present  
LOG::2023-08-12.15:26:56::SCWPlatform::Started generating the artifacts platform RFSoC_Controller_V1_0
TRACE::2023-08-12.15:26:56::SCWPlatform::Sanity checking of platform is completed
LOG::2023-08-12.15:26:57::SCWPlatform::Started generating the artifacts for system configuration RFSoC_Controller_V1_0
LOG::2023-08-12.15:26:57::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-08-12.15:26:57::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-08-12.15:26:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-12.15:26:57::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-08-12.15:26:57::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-08-12.15:26:57::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-08-12.15:26:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-08-12.15:26:57::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-08-12.15:26:57::SCWSystem::Checking the domain standalone_domain
LOG::2023-08-12.15:26:57::SCWSystem::Not a boot domain 
LOG::2023-08-12.15:26:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2023-08-12.15:26:57::SCWDomain::Generating domain artifcats
TRACE::2023-08-12.15:26:57::SCWMssOS::Generating standalone artifcats
TRACE::2023-08-12.15:26:57::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-12.15:26:57::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/qemu/
TRACE::2023-08-12.15:26:57::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-12.15:26:57::SCWMssOS::Copying the qemu file from  E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/standalone_domain/qemu/
TRACE::2023-08-12.15:26:57::SCWMssOS:: Copying the user libraries. 
TRACE::2023-08-12.15:26:57::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:57::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:57::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:57::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:26:57::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:26:57::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:57::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:26:57::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:57::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:26:57::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:57::SCWMssOS::Completed writing the mss file at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2023-08-12.15:26:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-08-12.15:26:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-08-12.15:26:57::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2023-08-12.15:26:57::SCWMssOS::skipping the bsp build ... 
TRACE::2023-08-12.15:26:57::SCWMssOS::Copying to export directory.
TRACE::2023-08-12.15:26:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-08-12.15:26:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-08-12.15:26:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2023-08-12.15:26:59::SCWSystem::Completed Processing the sysconfig RFSoC_Controller_V1_0
LOG::2023-08-12.15:26:59::SCWPlatform::Completed generating the artifacts for system configuration RFSoC_Controller_V1_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Started preparing the platform 
TRACE::2023-08-12.15:26:59::SCWSystem::Writing the bif file for system config RFSoC_Controller_V1_0
TRACE::2023-08-12.15:26:59::SCWSystem::dir created 
TRACE::2023-08-12.15:26:59::SCWSystem::Writing the bif 
TRACE::2023-08-12.15:26:59::SCWPlatform::Started writing the spfm file 
TRACE::2023-08-12.15:26:59::SCWPlatform::Started writing the xpfm file 
TRACE::2023-08-12.15:26:59::SCWPlatform::Completed generating the platform
TRACE::2023-08-12.15:26:59::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-12.15:26:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-12.15:26:59::SCWMssOS::Commit changes completed.
TRACE::2023-08-12.15:26:59::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-12.15:26:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-12.15:26:59::SCWMssOS::Commit changes completed.
TRACE::2023-08-12.15:26:59::SCWMssOS::Saving the mss changes E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-08-12.15:26:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-08-12.15:26:59::SCWMssOS::Commit changes completed.
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:26:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:26:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:26:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:26:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:26:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:26:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:26:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:26:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:26:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWWriter::formatted JSON is {
	"platformName":	"RFSoC_Controller_V1_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RFSoC_Controller_V1_0",
	"platHandOff":	"E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VIVADO/TEST_02_Block_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/TEST_02_Block_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RFSoC_Controller_V1_0",
	"systems":	[{
			"systemName":	"RFSoC_Controller_V1_0",
			"systemDesc":	"RFSoC_Controller_V1_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RFSoC_Controller_V1_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"30c660d364ef8fd1e098022773ce97be",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"009afec7dfc5bc5545e74968b44a8470",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"E:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"33af47bd36ae64db9f7bbfab5af71ffe",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.3", "libmetal:2.1", "xilpm:3.2"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-08-12.15:26:59::SCWPlatform::updated the xpfm file.
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to open the hw design at E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA given E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA absoulate path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform::DSA directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw
TRACE::2023-08-12.15:26:59::SCWPlatform:: Platform Path E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa
TRACE::2023-08-12.15:26:59::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2023-08-12.15:26:59::SCWPlatform::Trying to set the existing hwdb with name TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Opened existing hwdb TEST_02_Block_wrapper_0
TRACE::2023-08-12.15:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-08-12.15:26:59::SCWMssOS::Checking the sw design at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2023-08-12.15:26:59::SCWMssOS::DEBUG:  swdes dump  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-08-12.15:26:59::SCWMssOS::Sw design exists and opened at  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
