{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686149545093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686149545093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 23:52:24 2023 " "Processing started: Wed Jun 07 23:52:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686149545093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686149545093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_uart -c top_uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686149545093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_85c_slow.vho C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_85c_slow.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_0c_slow.vho C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_0c_slow.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_min_1200mv_0c_fast.vho C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_min_1200mv_0c_fast.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart.vho C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart.vho in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_85c_vhd_slow.sdo C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_85c_vhd_slow.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_6_1200mv_0c_vhd_slow.sdo C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_6_1200mv_0c_vhd_slow.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_min_1200mv_0c_vhd_fast.sdo C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_min_1200mv_0c_vhd_fast.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_uart_vhd.sdo C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/ simulation " "Generated file top_uart_vhd.sdo in folder \"C:/verilog/git_basic2023/lab02_tlqkf/UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686149545754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686149545817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 23:52:25 2023 " "Processing ended: Wed Jun 07 23:52:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686149545817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686149545817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686149545817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686149545817 ""}
