Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 19 23:44:26 2023
| Host         : Binh running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-----------------+------------+
| Rule      | Severity | Description     | Violations |
+-----------+----------+-----------------+------------+
| REQP-1580 | Warning  | Phase alignment | 16         |
+-----------+----------+-----------------+------------+

2. REPORT DETAILS
-----------------
REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[0].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[0].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[0].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[0].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[0].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[10].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[10].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[10].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[10].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[10].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[11].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[11].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[11].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[11].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[11].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[12].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[12].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[12].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[12].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[12].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[13].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[13].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[13].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[13].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[13].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[14].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[14].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[14].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[14].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[14].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#7 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[15].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[15].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[15].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[15].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[15].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#8 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[1].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[1].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[1].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[1].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[1].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#9 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[2].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[2].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[2].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[2].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[2].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#10 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[3].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[3].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[3].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[3].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[3].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#11 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[4].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[4].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[4].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[4].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[4].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#12 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[5].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[5].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[5].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[5].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[5].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#13 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[6].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[6].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[6].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[6].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[6].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#14 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[7].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[7].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[7].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[7].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[7].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#15 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[8].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[8].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[8].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[8].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[8].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#16 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 controller/genblk3.genblk1[9].ISERDESE2_inst. This can result in corrupted data. The controller/genblk3.genblk1[9].ISERDESE2_inst/OCLK / controller/genblk3.genblk1[9].ISERDESE2_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the controller/genblk3.genblk1[9].ISERDESE2_inst/CLK pin should be driven similarly to the controller/genblk3.genblk1[9].ISERDESE2_inst/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>


