/*
 * Copyright (c) 2010 The FreeBSD Foundation
 * Copyright (c) 2010-2011 Semihalf
 * Copyright (c) 2014 Yusuke Tanaka
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * Plat'Home OpenBlocks AX3-4 Device Tree Source.
 *
 * $FreeBSD$
 */

/dts-v1/;

/ {
	model = "mrvl,DB-78460";
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		serial0 = &serial0;
	};

	/* Marvell Armada XP MV78260 (PJ4B) */
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "ARM,88VS584";
			reg = <0x0>;
			d-cache-line-size = <32>;	// 32 bytes
			i-cache-line-size = <32>;	// 32 bytes
			d-cache-size = <0x8000>;	// L1, 32K
			i-cache-size = <0x8000>;	// L1, 32K
			timebase-frequency = <0>;
			bus-frequency = <200000000>;
			clock-frequency = <0>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000>;		// 1G at 0x0
	};

	soc78260@d0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges = <0x0 0xd0000000 0x00100000>;
		bus-frequency = <0>;


		MPIC: mpic@20a00 {
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <1>;
			reg = <0x20a00 0x500 0x21000 0x800 0x20400 0x100>;
			compatible = "mrvl,mpic";
		};

		rtc@10300 {
			compatible = "mrvl,rtc";
			reg = <0x10300 0x08>;
		};

		timer@21840 {
			compatible = "mrvl,timer";
			reg = <0x21840 0x30>;
			interrupts = <5>;
			interrupt-parent = <&MPIC>;
			mrvl,has-wdt;
		};

		twsi@11000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "mrvl,twsi";
			reg = <0x11000 0x20>;
			interrupts = <31>;
			interrupt-parent = <&MPIC>;

			iicbus@0 {
				model = "iicbus";

				eeprom@a0 {
					compatible = "sii,s24c02c";
					model = "s24c02c_eeprom";
					i2c-address = <0xa0>;
				};
			};
		};

		twsi@11100 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "mrvl,twsi";
			reg = <0x11100 0x20>;
			interrupts = <32>;
			interrupt-parent = <&MPIC>;

			iicbus@0 {
				model = "iicbus";

				rtc@60 {
					compatible = "sii,s35390a";
					model = "s35390a_rtc";
					i2c-address = <0x60>;
				};
			};
		};

		serial0: serial@12000 {
			compatible = "ns16550";
			reg = <0x12000 0x20>;
			reg-shift = <2>;
			current-speed = <115200>;
			clock-frequency = <0>;
			busy-detect = <1>;
			interrupts = <41>;
			interrupt-parent = <&MPIC>;
		};

		serial1: serial@12100 {
			compatible = "ns16550";
			reg = <0x12100 0x20>;
			reg-shift = <2>;
			current-speed = <115200>;
			clock-frequency = <0>;
			busy-detect = <1>;
			interrupts = <42>;
			interrupt-parent = <&MPIC>;
		};

		MPP: mpp@18000 {
			#pin-cells = <2>;
			compatible = "mrvl,mpp";
			reg = <0x18000 0x34>;
			pin-count = <68>;
			pin-map = <
				0  0  /* 1? */
				1  0
				2  0
				3  0  /* 1? */
				4  0
				5  0  /* 1? */
				6  0
				7  0
				8  0
				9  0
				10 0
				11 0
				12 0  /* 2? */
				13 0  /* 2? */
				14 0  /* 1? */
				15 0  /* 1? */
				16 0
				17 0
				18 0
				19 0
				20 0
				21 0
				22 0
				23 0
				24 0
				25 0
				26 0
				27 0  /* 1? */
				28 0
				29 0
				30 1
				31 1
				32 1
				33 1
				34 1
				35 1
				36 0  /* 1? */
				37 0
				38 0  /* 1? */
				39 0
				40 0  /* 5? */
				41 0
				42 2
				43 2
				44 0
				45 0
				46 2
				47 2
				48 0  /* 1? */
				49 0
				50 0  /* 1? */
				51 0
				52 0  /* 1? */
				53 0
				54 0
				55 0
				56 0
				57 0
				58 0
				59 0
				60 0
				61 0
				62 0
				63 0
				64 0
				65 0
				66 0
				67 0 >;
		};

		usb@50000 {
			compatible = "mrvl,usb-ehci", "usb-ehci";
			reg = <0x50000 0x1000>;
			interrupts = <124 45>;
			interrupt-parent = <&MPIC>;
		};

		usb@51000 {
			compatible = "mrvl,usb-ehci", "usb-ehci";
			reg = <0x51000 0x1000>;
			interrupts = <124 46>;
			interrupt-parent = <&MPIC>;
		};

		/* Marvell Armada XP GbE controller (legacy mode) */
		enet0: ethernet@72000 {
			#address-cells = <1>;
			#size-cells = <1>;
			model = "V2";
			compatible = "mrvl,ge";
			reg = <0x72000 0x2000>;
			ranges = <0x0 0x72000 0x2000>;
			local-mac-address = [ 00 04 01 07 84 60 ];
			interrupts = <67 68 122 >;
			interrupt-parent = <&MPIC>;
			phy-handle = <&phy0>;
			has-neta;

			mdio@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "mrvl,mdio";

				/* Marvell Alaska 88E1543 SGMII PHY */
				phy0: ethernet-phy@0 {
					reg = <0x0>;
				};
				phy1: ethernet-phy@1 {
					reg = <0x1>;
				};
				phy2: ethernet-phy@2 {
					reg = <0x19>;
				};
				phy3: ethernet-phy@3 {
					reg = <0x1b>;
				};
			};
		};

		sata@a0000 {
			compatible = "mrvl,sata";
			reg = <0xa0000 0x6000>;
			interrupts = <55>;
			interrupt-parent = <&MPIC>;
		};
	};

	pci0: pcie@d0040000 {
		compatible = "mrvl,pcie";
		device_type = "pci";
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
		reg = <0xd0040000 0x2000>;
		bus-range = <0 255>;
		ranges = <0x02000000 0x0 0x80000000 0x80000000 0x0 0x20000000
			  0x01000000 0x0 0x00000000 0xa0000000 0x0 0x08000000>;
		clock-frequency = <33333333>;
		interrupt-parent = <&MPIC>;
		interrupts = <120>;
		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
		interrupt-map = <
			0x0800 0x0 0x0 0x1 &MPIC 0x3A
			0x0800 0x0 0x0 0x2 &MPIC 0x3A
			0x0800 0x0 0x0 0x3 &MPIC 0x3A
			0x0800 0x0 0x0 0x4 &MPIC 0x3A
			>;
	};

	sram@ffff0000 {
		compatible = "mrvl,cesa-sram";
		reg = <0xffff0000 0x00010000>;
	};

	chosen {
		stdin = "serial0";
		stdout = "serial0";
		stddbg = "serial0";
	};
};
