#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Oct 20 15:33:23 2021
# Process ID: 29260
# Current directory: C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1
# Command line: vivado.exe -log ip_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ip_design_wrapper.tcl -notrace
# Log file: C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper.vdi
# Journal file: C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ip_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/College/2021 Fall/software/digilent'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/{C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.cache/ip} 
Command: link_design -top ip_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.dcp' for cell 'ip_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.dcp' for cell 'ip_design_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/ip_design_led_controller_0_0.dcp' for cell 'ip_design_i/led_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/ip_design_lms_pcore_0_0.dcp' for cell 'ip_design_i/lms_pcore_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_nco_0_0/ip_design_nco_0_0.dcp' for cell 'ip_design_i/nco_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.dcp' for cell 'ip_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.dcp' for cell 'ip_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_zybo_audio_ctrl_0_0/ip_design_zybo_audio_ctrl_0_0.dcp' for cell 'ip_design_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_xbar_0/ip_design_xbar_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_auto_pc_0/ip_design_auto_pc_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1278.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc]
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[0]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[0]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[1]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[1]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[2]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[2]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[3]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[3]'. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1278.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

20 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.824 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.824 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19304f11c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1588.863 ; gain = 310.039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19ad0ffff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1811.277 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15545e56d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1811.277 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 10 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18d0127a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.794 . Memory (MB): peak = 1811.277 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 35 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18d0127a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.899 . Memory (MB): peak = 1811.277 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18d0127a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.908 . Memory (MB): peak = 1811.277 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18d0127a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1811.277 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |              67  |                                             10  |
|  Constant propagation         |               4  |              10  |                                              0  |
|  Sweep                        |               0  |              35  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1811.277 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 275a305fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.277 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 20174cb4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1911.738 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20174cb4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1911.738 ; gain = 100.461

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15580d6dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1911.738 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 15580d6dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1911.738 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.738 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15580d6dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1911.738 ; gain = 632.914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ip_design_wrapper_drc_opted.rpt -pb ip_design_wrapper_drc_opted.pb -rpx ip_design_wrapper_drc_opted.rpx
Command: report_drc -file ip_design_wrapper_drc_opted.rpt -pb ip_design_wrapper_drc_opted.pb -rpx ip_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114de41cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1911.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a98feb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1adce7487

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1adce7487

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1adce7487

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3d681cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26052138b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26052138b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 117 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 43 nets or LUTs. Breaked 1 LUT, combined 42 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 200 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][15]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[5][11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[14]. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 158 nets. Created 308 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 158 nets or cells. Created 308 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1911.738 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             42  |                    43  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |          308  |              0  |                   158  |           0  |           1  |  00:00:16  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          309  |             42  |                   201  |           0  |          10  |  00:00:16  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e705c76c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 16320f03d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16320f03d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b88b7eb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4259c65

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1961cb223

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f2cb6b3a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15326c8f1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12bc19b4b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a9a971b1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19b969271

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22caa35e7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22caa35e7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 247c85dab

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.205 | TNS=-5869.767 |
Phase 1 Physical Synthesis Initialization | Checksum: 18603b04a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21d830aa8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 247c85dab

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.991. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16962cb14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16962cb14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16962cb14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16962cb14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 16962cb14

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.738 ; gain = 0.000

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1672ed302

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000
Ending Placer Task | Checksum: 1050db785

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ip_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ip_design_wrapper_utilization_placed.rpt -pb ip_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1911.738 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.97s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1911.738 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.535 | TNS=-5786.431 |
Phase 1 Physical Synthesis Initialization | Checksum: f7c80d47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.603 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.535 | TNS=-5786.431 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f7c80d47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.626 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.535 | TNS=-5786.431 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.459 | TNS=-5786.259 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[8].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.363 | TNS=-5785.814 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.346 | TNS=-5781.797 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[4].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.325 | TNS=-5781.341 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.317 | TNS=-5781.146 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[13].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][13]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.312 | TNS=-5780.977 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[15].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][15]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.260 | TNS=-5780.800 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[5].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][5]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.237 | TNS=-5780.408 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.236 | TNS=-5780.216 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[14].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][14]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.228 | TNS=-5780.017 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[11].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][11]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.213 | TNS=-5779.779 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[3].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][3]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.205 | TNS=-5779.571 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[7].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][7]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.202 | TNS=-5779.455 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[12].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.197 | TNS=-5779.255 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[12].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][12]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.181 | TNS=-5779.237 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[14].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][14]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.179 | TNS=-5778.615 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[12].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][12]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5]_4[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.173 | TNS=-5777.565 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[6].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][6]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.164 | TNS=-5777.209 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1]_0[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[1][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.151 | TNS=-5776.996 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[2].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][2]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.151 | TNS=-5776.651 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[1][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.148 | TNS=-5774.811 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[13].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][13]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[13][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.130 | TNS=-5772.910 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.117 | TNS=-5772.772 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.117 | TNS=-5770.512 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[15].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][15]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.098 | TNS=-5770.028 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[7].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][7]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.092 | TNS=-5769.338 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.087 | TNS=-5769.218 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.081 | TNS=-5769.026 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0]_15[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.071 | TNS=-5767.746 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.006 | TNS=-5752.844 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_2
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.981 | TNS=-5745.840 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.976 | TNS=-5744.476 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.952 | TNS=-5732.635 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4]_3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[4][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.929 | TNS=-5732.016 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[4][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.918 | TNS=-5729.953 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_11_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_11
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.915 | TNS=-5729.446 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_7_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_7_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.906 | TNS=-5724.663 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.894 | TNS=-5722.730 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[8].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.887 | TNS=-5722.723 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.887 | TNS=-5721.560 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[8].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][8]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6]_5[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[6][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.886 | TNS=-5721.515 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.880 | TNS=-5718.954 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.849 | TNS=-5712.174 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.830 | TNS=-5707.158 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.816 | TNS=-5703.035 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[14].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][14]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.793 | TNS=-5699.073 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[15].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][15]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.790 | TNS=-5698.855 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.787 | TNS=-5698.337 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.784 | TNS=-5697.841 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.779 | TNS=-5697.474 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[5].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][5]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.776 | TNS=-5697.176 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[6][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.775 | TNS=-5696.728 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.772 | TNS=-5696.709 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.771 | TNS=-5696.588 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[11].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][11]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.771 | TNS=-5696.750 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.767 | TNS=-5717.707 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[13][4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.765 | TNS=-5717.488 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[12].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.764 | TNS=-5717.473 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.757 | TNS=-5709.020 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.751 | TNS=-5708.017 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_comp
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.733 | TNS=-5706.551 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.726 | TNS=-5705.991 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_12_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_12
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.719 | TNS=-5705.409 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.714 | TNS=-5703.188 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13]_12[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[13][8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.702 | TNS=-5703.056 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4]_3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[4][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.702 | TNS=-5703.056 |
Phase 3 Critical Path Optimization | Checksum: f7c80d47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.738 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.702 | TNS=-5703.056 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4]_3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[4][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.683 | TNS=-5697.983 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_11_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_11
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.661 | TNS=-5692.457 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE42[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.661 | TNS=-5692.457 |
Phase 4 Critical Path Optimization | Checksum: f7c80d47

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1911.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-21.661 | TNS=-5692.457 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.874  |         93.974  |            1  |              0  |                    67  |           0  |           2  |  00:00:14  |
|  Total          |          0.874  |         93.974  |            1  |              0  |                    67  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1911.738 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f1f68683

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
636 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1911.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c9c3620a ConstDB: 0 ShapeSum: 43e87036 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ee0bfd59

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1928.027 ; gain = 16.289
Post Restoration Checksum: NetGraph: 98a42124 NumContArr: 5567dc35 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ee0bfd59

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1928.027 ; gain = 16.289

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ee0bfd59

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.078 ; gain = 22.340

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ee0bfd59

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.078 ; gain = 22.340
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18cdb9f97

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1942.555 ; gain = 30.816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.542| TNS=-5649.428| WHS=-0.156 | THS=-28.605|

Phase 2 Router Initialization | Checksum: 1760352c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1970.867 ; gain = 59.129

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4351
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4351
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1760352c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1970.867 ; gain = 59.129
Phase 3 Initial Routing | Checksum: 1f582bde7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1970.867 ; gain = 59.129
INFO: [Route 35-580] Design has 63 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.013| TNS=-6020.172| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13c80cf69

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.911| TNS=-5995.285| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c9158384

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.236| TNS=-6102.956| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 24852541b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1970.867 ; gain = 59.129
Phase 4 Rip-up And Reroute | Checksum: 24852541b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cf737d50

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1970.867 ; gain = 59.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.876| TNS=-5991.025| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23964f723

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23964f723

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129
Phase 5 Delay and Skew Optimization | Checksum: 23964f723

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a095effc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.876| TNS=-5986.239| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17a8d2846

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129
Phase 6 Post Hold Fix | Checksum: 17a8d2846

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.92976 %
  Global Horizontal Routing Utilization  = 5.22174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 211754093

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 211754093

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26296e715

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1970.867 ; gain = 59.129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-22.876| TNS=-5986.239| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 26296e715

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1970.867 ; gain = 59.129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1970.867 ; gain = 59.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
656 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1970.867 ; gain = 59.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.640 . Memory (MB): peak = 1974.656 ; gain = 3.789
INFO: [Common 17-1381] The checkpoint 'C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ip_design_wrapper_drc_routed.rpt -pb ip_design_wrapper_drc_routed.pb -rpx ip_design_wrapper_drc_routed.rpx
Command: report_drc -file ip_design_wrapper_drc_routed.rpt -pb ip_design_wrapper_drc_routed.pb -rpx ip_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ip_design_wrapper_methodology_drc_routed.rpt -pb ip_design_wrapper_methodology_drc_routed.pb -rpx ip_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ip_design_wrapper_methodology_drc_routed.rpt -pb ip_design_wrapper_methodology_drc_routed.pb -rpx ip_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/College/2021 Fall/Embedded Systems 2/Lab 3/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ip_design_wrapper_power_routed.rpt -pb ip_design_wrapper_power_summary_routed.pb -rpx ip_design_wrapper_power_routed.rpx
Command: report_power -file ip_design_wrapper_power_routed.rpt -pb ip_design_wrapper_power_summary_routed.pb -rpx ip_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
668 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ip_design_wrapper_route_status.rpt -pb ip_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ip_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ip_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ip_design_wrapper_bus_skew_routed.rpt -pb ip_design_wrapper_bus_skew_routed.pb -rpx ip_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 20 15:36:14 2021...
