{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 15:45:51 2014 " "Info: Processing started: Wed Apr 23 15:45:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MedOIP -c MedOIP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MedOIP -c MedOIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MedOIP EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"MedOIP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/top_pll_altpll.v" 46 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/top_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 12703 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 12705 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 12707 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 12709 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4oj1 " "Info: Entity dcfifo_4oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MedOIP.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MedOIP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk25 " "Warning: Node: Clk25 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Warning: Node: u_Top_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node Top_pll:u_Top_pll\|altpll:altpll_component\|Top_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/top_pll_altpll.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/top_pll_altpll.v" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Top_pll:u_Top_pll|altpll:altpll_component|Top_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 3378 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 8856 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 10118 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 4945 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 7842 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP_TSoIP:u_TOP_TSoIP\|mac_header:u_mac_header\|o_HeaderReady  " "Info: Automatically promoted node TOP_TSoIP:u_TOP_TSoIP\|mac_header:u_mac_header\|o_HeaderReady " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[0\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[0\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 631 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 719 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[1\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[1\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 630 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[2\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[2\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 629 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[3\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data\[3\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 628 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_sync " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_sync" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 717 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[0\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[0\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 639 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid_aux " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_valid_aux" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_valid_aux } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 720 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[1\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[1\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 638 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[2\] " "Info: Destination node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|\\Process_Main:v_data_aux\[2\]" {  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 637 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "modulos/m_MedOIp/VHD/mac_header.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/mac_header.vhd" 80 -1 0 } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOP_TSoIP:u_TOP_TSoIP\|mac_header:u_mac_header\|o_HeaderReady" } } } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|o_HeaderReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 1858 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP_TSoIP:u_TOP_TSoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|o_Fifo_Rst  " "Info: Automatically promoted node TOP_TSoIP:u_TOP_TSoIP\|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp\|o_Fifo_Rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "modulos/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd" 61 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_Fifo_Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 1058 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP_TSoIP:u_TOP_TSoIP\|mac_header:u_mac_header\|\\Process_Main:v_rst  " "Info: Automatically promoted node TOP_TSoIP:u_TOP_TSoIP\|mac_header:u_mac_header\|\\Process_Main:v_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|\Process_Main:v_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 1853 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|altshift_taps:o_Data_rtl_0\|shift_taps_ikm:auto_generated\|dffe4  " "Info: Automatically promoted node TOP_TSoIP:u_TOP_TSoIP\|mux_crc:u_mux_crc\|altshift_taps:o_Data_rtl_0\|shift_taps_ikm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_ikm.tdf" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/shift_taps_ikm.tdf" 38 2 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 9496 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Cclk " "Warning: Node \"Flash_Cclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Cclk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Cs_N " "Warning: Node \"Flash_Cs_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Cs_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Di " "Warning: Node \"Flash_Di\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Di" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_Do " "Warning: Node \"Flash_Do\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_Do" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y37 X34_Y49 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y37 to location X34_Y49" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Eth_Mdio a permanently disabled " "Info: Pin Eth_Mdio has a permanently disabled output enable" {  } { { "d:/altera/10.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.0/quartus/bin64/pin_planner.ppl" { Eth_Mdio } } } { "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Eth_Mdio" } } } } { "Top_MedOIP.v" "" { Text "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/Top_MedOIP.v" 45 -1 0 } } { "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Eth_Mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/" 0 { } { { 0 { 0 ""} 0 3502 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/MedOIP.fit.smsg " "Info: Generated suppressed messages file C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/MedOIP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Info: Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 15:46:04 2014 " "Info: Processing ended: Wed Apr 23 15:46:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
