.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000100
000011010000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000100100
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000001100000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000001000100
000000000000000001
000001010000000010
000000001000000000

.io_tile 19 0
000010000000000010
000111110000000000
000000000001000000
000000000000000001
000000000000000110
000000000000011000
001000000000000100
000000000000000000
000010000000000010
000101010000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000001
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
010000000000000000
010000000000000000
000000000001000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000010000
000000000000100000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000011000
010001111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001001110000000100
000000001001000000
000000000000000000
000000000000000000
000001110000010010
000000001000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000100001000011101011011010110000110010001000
000000010000000000100110000111000000110000110000000000
001000000000000111000111100111001100110000110000001001
100000001110000000100110010001000000110000110000000000
000000000000000111000000001111011000110000110010001000
000000000000000000100000001111110000110000110000000000
000000000000001000000011101011101110110000110000001000
000000000000001011000000000001110000110000110010000000
000000000000000111000111101111011100110000110000001000
000000000000001001100111110011010000110000110010000000
000000000000000111100111101101111000110000110000001000
000000000000001001000011110111110000110000110010000000
000001000000000001000011100001011100110000110000001000
000000000000000101000110100101100000110000110010000000
000000000000000001000011100011001000110000110000001000
000000000000001001000100001011110000110000110010000000

.logic_tile 1 1
000000000100000111000011101011011111101000000000000000
000000000000000000100000000111011101100100000000000001
000000000000100000000111101011101111101000000000000000
000010100001010000000000001111101100010000100000100000
000000000000000000000111101111101101101000000000000000
000010000000000111000100001011111111100000010000100000
000000000000000111100111101101111101100000010010000000
000000000000000000100100001001111111100000100000000000
000000000010001111100011101101011110100000000000000000
000000000000000011000100001011011100111000000010000000
000001000000000011100111011011111010101000000000000000
000000100000000000100011111111101000010000100010000000
000000000000100111000111001111111100100000010000000000
000010000000000000100000001011111011101000000000000001
000000000000000011100111001111011100100001010000000001
000000000000000000000110011111111001010000000000000000

.logic_tile 2 1
000000000000000111100000011011111001100001010000000000
000000000000000000000011110001011011100000000000000100
000000001010101000000111010011001011110000010000000000
000000000001011111000011100001001111100000000000000001
000000000000000011100011100001111101111000000000000001
000000000000000000000010011001101001010000000000000000
000000000000000111000111000111111010100000000000000001
000010100000000000000100000001101100110000010000000000
000000000000001111000011100001111111100000000001000000
000000000110001111000000000111111101110100000000000000
000000001110000011100000000000000000000000000000000000
000010100000000000100010000001001011000000100010000000
000000000000100111100000000011011001100000010000000001
000010000000000000000000001101111110010000010000000000
000000000000100011100111001000000000000000100000000001
000000000001000000100111101001001011000000000000000000

.logic_tile 3 1
000000000000000111100000001000000000000000000010000000
000000000000000000100010001001001010000000100000000000
000000000000001000000000010001011000000000000010000000
000000000000001111000011110000110000001000000000000000
000000000000000111100000001011000000000000000000000000
000000000000000000100000001001100000000001000001000000
000000000000000000000000000111011000000000000000000000
000000000000000000000000000000100000001000000001000000
000000000000000000000111100000000001000000000000000000
000000000000000000000000001001001000000010000001000000
000000000000000000000000000001101110000100000000000000
000000000000000000000000000000110000000000000001000000
000000000000000000000010001000001100000000000010000000
000000000000000000000000000001010000000100000000000000
000000001110000000000000000000011000000000000000000000
000000000000000000000000000001000000000010000000000010

.logic_tile 4 1
000000000000000000000000000000000001000000000000000000
000000000000000000000000001111001010000010000000000100
000000000000000000000000000101101110000010000000000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
001000001000000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000000000100
010000000000001001000000001000000000000000000100000000
010000000000001111000000000111000000000010000001000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000111000000000010000010000000
000010100000100000000000000000000000000000000100000000
000001000000010101000000000101000000000010000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110010000000000101000000000111000000000000000100000000
100001000000000000000000000000100000000001000000000001

.logic_tile 10 1
000000000000000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
001000000000010101100000000101100000000000000100000000
100001001100100000000011110000000000000001000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000011100011100000011000000100000100100010
000000001100000000100100000000010000000000000000000000
000000000000000001100000001001101000000000010000000000
000000000000001011000000001101011100010000100000000000
000011100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000011000000000010000010100010

.logic_tile 11 1
000000000000000111100000001011011110000010000010000000
000000000000001111000010111001010000001011000000000000
001010001100011000000000000001011000010010100000000000
100001000000101101000010110000101100000001000000000000
110000000000001000000000000000000000000000000000000000
010000000001010111000000000000000000000000000000000000
000000001010000000000000000001011110000010000000000000
000000000000000000000000000001001110000000000000000001
000000001010001111000111101111101100010111100000000000
000000000000000111000010000011111100000111010000000000
000010000000011000000000000000000000000000000000000000
000001000000100011000000000000000000000000000000000000
000000000100100000000000000000001010000100000110000000
000000000000000001000000000000000000000000000000000010
110000000000000101000000010000000000000000000000000000
100000000000000000100011010000000000000000000000000000

.logic_tile 12 1
000001000000100001000000000101001101000000010000000000
000010000000001001100010001111111001100000010000000000
001001000000001101000110010001001111010111100000000000
100000100000000101100011110001001001000111010000000000
010001001010000111000111110011111101000000010000000000
110000000000001101100010001001101000100000010000000000
000000001010010000000000000000000000000000000100000000
000000000001100000000000001111000000000010000000000000
000001001000000000000111110000000000000000100100000000
000010000000000000000111010000001101000000000000000000
000000000000000111000110100101000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000100000111100110000000011000000100000100000000
000000001110000000000011100000000000000000000010000000
110010000000000000000000000000000000000000100100000000
100001000000000000000000000000001010000000000000000000

.logic_tile 13 1
000000000000001000000010000101011110000101000110000000
000000000001000111000100001101100000000110000000000100
001000001100000000000111111001011000000110100000000000
100000100000000000000011101101011110001111110000000000
000000000000000111000010011101000000000011100000000000
000000000000001001100110000101001101000001000000000000
000000000000001111000000010101000001000011100000000000
000000000001010101100010110101001001000010000000000000
000000000000001000000000010111111110000100000110000000
000000000000001111000011101111010000001101000000000000
000000000110000101100000000011101111010000000000000000
000010100000000111000000001111001100110000000001000000
000000000000000001100110000000011111010100100110000000
000000000001011001000011100011001110000000100000100000
110001100110101011000000011011111110000110100000000000
100010000000010111000010100101001001001111110000000000

.logic_tile 14 1
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001001010010000000000000000000000000000000100000000
100010000000100000000000001001000000000010000000000000
110000000000001001100000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000001000000000000000011000000000000000000100000000
000100001110000000000011101101000000000010000000100100
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001001000000000000011101010000110100000000000
000000101111010011000000000101001110001111110000000000
000000000000101000000011000011000000000000000100000000
000000000000001011000000000000100000000001000000000000
110000000000100000000000000000000000000000000000000000
100000001001010000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000111100000001111000000000010010000000000
000000000000001001000000001001101000000001010000000000
001000000000100000000000010000000000000000000000000000
100001000000011101000011100000000000000000000000000000
110000000000000101100000000001000000000001000100100000
110010100000000000000000000101001100000011100001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000100000000000000010000111111000000110100000000000
100010000010000000000000000000101000101001010000000010

.logic_tile 16 1
000000000100000000000000000000000000000000000000000000
000000101010010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001001000101000000000000000000000000000100100000000
000000000001000111000000000000001100000000000001000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010100001000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010001100000000000000000000000000000000000000000000
100001100000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000001010000000000000000011000000000000000101000000
000000101110000000000000000000000000000001000001000000
000000001010000000000000000000001010000100000100100000
000000000000000001000011000000000000000000000000000010
000001001100100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001101010000000000000000000000000000000000000000
100010000000100000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
100010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000001000000000000011110000100000100100110
100000100000000000000000000000000000000000000011100001

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000100100000000000000000000000000000000000

.logic_tile 20 1
000001000000000000000000000000000000000000000000000000
000010000001000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000001000000000000000000111100000000000000100000000
000010100001010000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000001000000100110000010
000000000000000000000000000000001100000000000011100001
001000100000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000011011100000100000000000000
000000000000000000000000000000000000000000000000100000
000000000110000000000000001000000000000000000000000000
000000000000000000000000000011001100000000100010000000
000000000000000000000000000111101100000000000000000000
000000000000000000000000000000100000001000000010000000
000001001100001000000000000000001100010000000010000000
000000100000001011000000000000001100000000000000000000
000000000000001111100000000011011010000000000000000000
000000000000000111000000000000000000001000000010000000
000000000000000111000000000000000001000000100000000000
000000000000000000000000000011001111000000000000000001
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000010000010000000
000001000000000000000000000000000001000000100000000000
000010000000000000000011110011001010000000000001000000

.logic_tile 23 1
000000000000001000000000001011011010100000000000000000
000000000000001111000000000011001111110000100010000000
000000000000000000000000001001001111101000000000000000
000000000000001001000011100011011110100100000001000000
000000000000000000000000000101001101101000010000000000
000000000000000000000011101111101111000000100000000100
000001000000001000000000011111011000101000010000000000
000010000000001111000011101101101101000000010001000000
000000000000000001000010000000001101010000000000000000
000010000000000000100100000000001001000000000010000000
000000000000000011100000000111100000000000000000000000
000000000000001111000000000000001100000000010010000000
000000000000000000000010000011000001000000100000000000
000000000001000000000100000000001110000000000010000000
000000000000001111100111000001100001000000000010000000
000000000000001111000100000000101110000001000000000000

.logic_tile 24 1
000001000000000001000000000101011110111000000000000001
000000001110000000100010000011101001100000000000000000
000000000000000011100111100011111111100000000000000000
000000000000000000100000000111101110110000010001000000
000000000000000000000000000001011001100000000000000000
000000000000001001000010000011011100110000010000000100
000000000000000111000011101011011011101000000000000000
000000001000000000100000000111011111010000100000000100
000000000000101001000010000011011110101000000000000000
000000000000000011100011101111101100011000000001000000
000000000000000000000000000011011011100000000000000000
000000000000000111000010000101001110110000100000000001
000000000000001000000010001111101100101001000000000000
000000000000000011000000001111001100100000000000000010
000010000000000001000111001011001101110000010010000000
000001000000000111000110000001011110010000000000000000

.ipcon_tile 25 1
000001011000100000000000001011101110110000110010001000
000000010000010000000000000011110000110000110000000000
001000000000001111100111011101111010110000110000101000
100000000000001011000111001001010000110000110000000000
000000000000000111000000000001111100110000110010001000
000000000000001111100011111111000000110000110000000000
000000001100000111100011100001101100110000110000001000
000000000000000111100011110011110000110000110001000000
000010100000001101000111000101101010110000110000001000
000000100000000111100110110101010000110000110001000000
000000000000001111100111101111001100110000110010001000
000000000000000111100000001101000000110000110000000000
000000000000010111100111111111101010110000110000001000
000000000000000000100011100001100000110000110001000000
000000000000000111000111000111111110110000110000001100
000000000000000000000111111011100000110000110000000000

.ipcon_tile 0 2
000000000000000001000111111111111000110000110000001000
000000000010000111100111111001110000110000110001000000
001000000000000000000011100011001000110000110000001000
100000000000001111000111101011110000110000110001000000
000000000000000111100011100001001100110000110010001000
000000000000000000100100000101100000110000110000000000
000000000000000000000011100101001100110000110000001000
000000000000001001000000001111100000110000110000000001
000000000000001101100111101011111100110000110010001000
000000000000000011000010011101010000110000110000000000
000000000000000001000110101001011000110000110010001000
000000000000000001100000000101000000110000110000000000
000000000000000000000000011111011110110000110000001000
000000001000001001000011110011000000110000110000000010
000000000000001011100011100111111110110000110010001000
000000000000001011100110000001010000110000110000000000

.logic_tile 1 2
000000000000000011000000000111111100000000000000000000
000010000000001111100000000000100000001000000000000000
000000000000000000000000001000000000000000100000000000
000000000000000000000000001111001100000000000000000000
000000000000010000000000000011011110000000000000000000
000000000010010000000000000000010000001000000000000000
000010100000000000000000000000000001000000100000000000
000000000000001001000000000001001111000000000000000000
000000000001000001000111100101101100101000000010000000
000000000000000000000100000111011000100000010000000000
000000001110000011100111101111001111110000010000000000
000000000000000000000100001011011010010000000010000000
000000000000000001000111000001011110000010000000000100
000000000000000000100000000000010000000000000000000000
000010000000000000000000001000000001000000100000000000
000000000000000000000010011111001100000000000000000000

.logic_tile 2 2
000000000001010000000000001000000001000000000000000000
000000000000100000000000001011001000000000100001000000
000000000000001000000000000011011100000000000000000000
000000000000001111000000000000110000001000000001000000
000000000000001000000000010011001010000100000000000000
000000000000001111000011110000000000000000000000000100
000000000000000000000000000000000000000000000010000000
000000000000000000000000001101001100000000100000000000
000010100001010111000000000101001100000000000000000000
000001000000100000000011110000000000001000000000000001
000000001100000000000000000000011100000000000000000000
000000000000000000000011101101010000000010000001000000
000000100000000000000000001000000000000000100010000000
000001000000000000000000001011001101000000000000000000
000000000000000000000000000001100000000000000000000000
000000000001000000000000000000001100000001000010000000

.logic_tile 3 2
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000010000001010000010000110000001
000000000000000000000011100000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100001010000000000000000011100000000000000101000000
000100000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000101000000000000100000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000110000000000000000000000000000

.logic_tile 7 2
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001010000000000000000000000001000000100111000100
000000000000000000000000000000001111000000000000000111
110000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000001000010100000000000
000000000000000000000010011111001100000000100000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000110000001
010000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010101111010101000000000000000000000000000000000000
000000000010000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000010100001011100000000000000000000
000010100000000000000000000000100000001000000000000000
001001000000000000000111100101011010001101000000000010
100010100000000000000100000011100000001100000010000100
000000000000100111100010000111100000000001010000000000
000000000000000000100111100101001011000001110010000000
000000000000001001000011101111101010010110100000000000
000000000000001111000100000111111101001001010000000000
000000000000000101000010000111000000000000000000000000
000000000001010101000111100011000000000001000000000000
000000000000000001000000000111001100001001000100000000
000000000000000000000000001101010000001110001001000100
000000000000001001000010000000011000010000100100000001
000010000000000101100100001011011111010100101000000000
010001100000101000010010001011011010001101000100000000
000010101111000111000000000101110000001100001001000010

.logic_tile 10 2
000000000000000001100010110000001010000100000100000000
000000000000001001100111100000000000000000000000000000
001000101010000000000010100111001011001001010100000000
100000000001110111000110111111111010101001010000100000
000000000000000011000111101011101001010111100000000000
000000000000101101000000000011111000000111010000000000
000000000000000000000000001001001010000101000110000000
000010100000000101000011111111000000001001000000000000
000000000000000000000000000001111010010100100100000001
000000000000000000000000000000111010001000000000000000
000000000000000101100111000101011110000100000100000000
000000001101001111000100000001000000001101000000000000
000001000000000000000011110111101010000110000000000000
000010100000000000000110001001000000000101000000000000
110010101010001011100000011000011000010010100000000000
100011100000000101100010000011011010000010000010000000

.logic_tile 11 2
000000000110100000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000110000111100110100001101000001100111000000000
000000000001010000000000000000001100110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000000000000000000001110110011000000000001
000000000100001000000000000111001000001100111000000000
000000000001011011000000000000001011110011000000000000
000000000010001000000000000011101000001100111000000000
000000100000000101000000000000001110110011000000000000
000000000000001111000000010111001000001100111000000000
000000000001011011100010100000001110110011000000000000
000000000000000011100000000011001000001100111000000000
000000000000000000100000000000001111110011000000000000

.logic_tile 12 2
000000000000000111000000001000001011010100000100000000
000000000000010101000000000101001000000110000000000000
001010101111010111000111111101011000010111100000000000
100001101110101101000111011001111111001011100000000000
000000000000001001000110110011100001000001100100000010
000000000000100011000110000111101010000010100000000000
000000000110000011000110110011101011000010000000000000
000000101100000000000010111101101110000000000000000000
000000000001010001100000001111100001000000100100000000
000000000000100000000000000101101100000010110000000100
000000000000010001000110011111111010000101000100000101
000000000000001111000011111101100000000110000000000000
000001000100100001000010000011011000010000110100000000
000010000000010000100110000001001111110000110000100000
110000000000001000000010011000011010000110100000000000
100000000000000001000111100011011000000000100000000000

.logic_tile 13 2
000001000000000001100110001101111110010111100000100000
000010000000000000000010011001101001000111010000000000
001000000100000111000000010111100001000000000000000000
100000001100000000100011010000001110000000010000000000
000001000000001111000000000101011000000110000100000000
000010000000001011100011100000000000001000001001000000
000010100001001000000000010011101100010000100000000000
000000000000000111000010010001011100000000010000000000
000000000110110001100000010001001011000000010000000000
000000000010111111100011100011111101100000010000000100
000010000110000011100010010111000001000001010100000000
000001000000000111000110001111001111000010111001000000
000000001010000001000000001011111010000110100000000000
000000000000000000100010011001101010001111110000000000
010010000000000001000010001111101100010111100000000000
000001000000000101100011100011111011000111010001000000

.logic_tile 14 2
000000000000000000000111100000000000000000100100100000
000000000000000111000011100000001000000000000001000000
001010000000000000000000000001100000000001000000000000
100000001001011101000000001011000000000000000000000000
110000000000000111100011100000000000000000000110000000
010000000001010000000100001001000000000010000010000000
000000000010000000000000001011101110000001000000000000
000000100001010001000000000101101001000001010000000000
000000000000000000000011110000011101010000000000000110
000000000000000000000011110101011000010110100010000100
000010000001010000000111000000000000000000000000000000
000010100001110000000010110000000000000000000000000000
000000000000000001100000000000000000000000100110000000
000000000000001001000000000000001011000000000000100100
110000000110000000000011000000011110000000000000000000
100000001110000000000000000111010000000100000000000010

.logic_tile 15 2
000000000000001001100110101001001000001001010100000000
000010100000001011000011011011011100010110100000100000
001000000000001000000011111000001100010100000000000000
100010100000000111000011001001011011000100000000000000
000000000000000000000111101111001101000110100000000000
000000100101000000000010110111101111001111110000000000
000000000000000000000000010001101110010111100000000000
000000000000000001000011110111111111000111010000000000
000010101011011001000110110011100000000000100101000000
000000000001100111100010001001101011000010110001000000
000000100000001000000110111000001001000100000100000000
000010100000000011000011101101011111000110100001000000
000000000000000000000011101000011011000110100000000000
000000000000000001000010110111001100000000100000000000
110001001110000001000111110001011000010111100000000000
100000000000000000000010000011001101000111010000000000

.logic_tile 16 2
000000000000000001000110101101100000001100110000000000
000000000000001001100000000001100000110011000000000000
001000001101001000000000000000000001000000100100000000
100000100000000101000011100000001111000000000001000000
110000000000000000000010000000000000000000000100000000
010000001110000000000000001101000000000010000001000000
000011000000000000000110101000000000000000000101000000
000011100000001001000010010011000000000010000000000000
000010100000000000000000011001001111100000000000000100
000000000000000000010011111101111110000000000000000000
000000000000000101000000000001000000000000000110000000
000010100000000000000000000000000000000001000010000000
000000000000001111100000000001011110001001000000000110
000000001011000001000010100111000000001110000010000000
110000000000000101100000000000011001010110000000000000
100100000110000001000010000111011010000010000000000000

.logic_tile 17 2
000000000000000101000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
001000000000000101000000000000011010000100000100000000
100000000001000000100000000000010000000000000010000000
010001100000000111000000010000000000000000000101000000
010010000000001101100011101111000000000010000000000001
000000001010000001000110000000000000000000000000000000
000101000001010000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000101101010000110100000000000
000100100000000000000000000101001000001111110000000000
000000000000000000000111000000001010000100000110000100
000000001100000000000100000000010000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000010000000

.logic_tile 18 2
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000101000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110001000000100000000000001000000000000000000100000000
100010100000010000000000000011000000000010000001000100

.ramt_tile 19 2
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001010000100000100000000
100000100000000000000000000000010000000000000001000000
110000000000000000000011000000001110000100000100000000
110000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000110000000000000000000100100000010
000000001010001001000010110000001110000000000000000000
001000000000100000000000000111011100101001000001000000
100000000001010000000000001111111001000010000000000000
010100000000100000000000001000011100000010000000000000
010000000001000000000000000011001000000000000000000000
000000001000000000000000001001011100001001000000000000
000001000000000000000000000011000000001101000000000000
000000000000000000000010011111001100100000010010000000
000000000000000000000110001011111101100001010000000000
000000100000000111000000010000000000000000000000000000
000000100000011111100011100000000000000000000000000000
000000000000100001000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000010000000000000000111110111101100000100000000000000
000001100000000000000010100000000000000000000001000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000001100000000010001000000
000000000000000011100110100000011110000000000000000000
000000000000000000100100001101000000000100000000000100
000000000000000000000000000111001001001001000000000001
000000000000000001000000001001011101001001010000000000
000001000100000111000000000111111010010110100010000000
000000100010000000000011101011001010000010000000000000
000001100000000000000011101101001111011100000010000000
000010100000000000000000000101001101001100000000000000
000010100110010001000000000111100000000000000000000000
000011000001110000000000001101000000000010000001000000
000000001110000000000000001001001110000010100000000000
000000000000000001000000001011101001000011010000000010

.logic_tile 24 2
000001100010000111100011101000000000000000100000000000
000000000000010000100110010101001001000000000000000000
000000001100000011100000000101101100000100000000000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000000011000000000000000000000
000000000100000000000000001011000000000100000000000000
000000001110100011100010001011111100100000010000000000
000000000001010000100000000001011001101000000000000001
000000000000000011100010000000000001000000000000000000
000000000000000000100110011001001010000000100000000010
000000000000001000000000000111011010100000010000000010
000000000000000011000010011011101100010000010000000000
000000000000000001000010001111111110101000000010000000
000000100010000000000100000101101110100000010000000000
000000000000100000000000010101111010100001010010000000
000000000001000111000011000011101000010000000000000000

.ipcon_tile 25 2
000000000001110000000011101001001110110000110010001000
000000000100110111000011110011100000110000110000000000
001000000000001111100111111111101110110000110010001000
100000000000000111000011010011110000110000110000000000
000000100000001000000011100011011000110000110000001000
000001000000000101000000000011010000110000110000100000
000000000001001000000000001001011000110000110000101000
000000000000011111000000000001100000110000110000000000
000000000000000111100000010111001010110000110000001000
000000001010001111000011100001100000110000110000100000
000000000000000011100011101011011100110000110010001000
000001000010000111000111110111110000110000110000000000
000000000001001011100010100111111010110000110010001000
000000001100101111000111101101100000110000110000000000
000000000000001000000011111111011000110000110000001000
000010000000000011000111111011010000110000110010000000

.ipcon_tile 0 3
000000000000000111000110010011111000110000110000001000
000000000000000000100111101101110000110000110000100000
000000000000001111000111010011111110110000110000001000
000000000000000111100110011001010000110000110000000010
000000000001000111000110010001101010110000110000001000
000000000000001001100111100101000000110000110000000010
000000000000001111100011110111011010110000110000001000
000000000000000111000111000001010000110000110000000010
000000100100000001000011101101101100110000110000001001
000001000000000000100100001001010000110000110000000000
000000000000000000000011100001111010110000110000001000
000000000000001001000011110011000000110000110000000100
000000000001000001000010000111011010110000110000001000
000000000010100000000010001001110000110000110000000010
000000000000000000000111000111011100110000110000001000
000000000000000000000100001101110000110000110000000010

.logic_tile 1 3
000000000000000000000000001000000001000000000000000000
000000001000001001000000001001001000000000100000000100
000000000000000111000000000101000000000001000000100000
000000000000001001000011101011100000000000000000000000
000000000000000000000111100011011010000100000000000000
000000000000000000000100000000110000000000000000100000
000000000000000000000000010000011001010000000000100000
000000000000000000000011110000001011000000000000000000
000000000000000000000010000011011000000000000000000000
000000000000000000000100000000100000001000000000100000
000000000000000000000000000001000001000000100000000000
000000000000000000000000000000001000000000000000100000
000000000000000000000000001000000000000000000000000000
000000000000100000000000001001001000000010000000100000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000101101000001000000000100

.logic_tile 2 3
000000000000000000000000000000001100010000000000000000
000000000000000000000000000000011111000000000000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000011000000000000011100000000000000000000100
000000100000100011000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000011010001100110100000000
000000000000100000000000000001000000110011000010000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000001000000000000001000000000000000000100000000
000000000000100000000010111001000000000010000000000000
001001000010000000000000000000000000000000000000000000
100000100000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000001000000100101100000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000100000000000011101000001101010100000000000100
000010000000000000000000000101011001010100100000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010101000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110001000000000000000000000001100000000000000111000100
110000000000000000000000000000100000000001000001000100
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000001100010000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000111000000010001001100001001000100000000
000000000000000000100011101111010000000101000000100000
001000001010100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110000000000000000000000000011011100001000000110000001
010010001010000000000000000011110000001110000000000000
000000101110001000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000000000000001000000011110111011010001001000101000000
000010100000000001000111111001100000000101000000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000001000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
001000000000000000000000000001011110101001010010000000
100000000001010000000010011011101110110110100000000010
010000000010000000000010000000000000000000000000000000
110000000000010000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000100000000000011100000011110000100000100100000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000100001010001010000000000000000000000000000000000
110100000000001001000000000001100000000000000101000100
100100000000000011100000000000100000000001000000000000

.logic_tile 9 3
000000000000000101100110001101101011000110100000000000
000000000000100101100000001001011100001111110000000100
001001101010001011100000001000011110010100000000000000
100011100000000001100011110111001110000100000000000000
110000000000000001100011110011011000010100000000000000
110000000000001111000011010001101110001000000000000000
000000000000001011000000000011111100010111100000000000
000000000000000111000000000101101100001011100000000000
000000000000101011100111000011100000001100110000000000
000000000001001111000100000000001011110011000000000000
000000000001110001100111110001100001000000000110000000
000000000000110001000111110000001101000001000000000000
000000000000000101100111101001001000000000000000000000
000000000000001111000000000101011010100000000000000000
110000001010100101100000001011000000000000000100000000
100000000001000011000000001011000000000001000000000010

.logic_tile 10 3
000010000000001111100110000101000001000010100000000001
000000000000000011100011100000001000000001000011000101
001001000110101111000111100000001100000000000010000000
100010001100110111000100000001000000000010000000000000
010000000100000000010011101101111110010111100010000000
110000000000001101000110010101111000000111010000000000
000001000001000101000011111011001111000000000010000000
000000100001100111100011100001011110010000000000000001
000000000110000000000010101001101001010111100000000100
000000100000011111000000001101111111001011100000000000
000000000001010000000111001011101001000110100000000000
000000000100101011000100000101011101001111110000000000
000000100000001011100011100000001010000100000100000000
000001001000000001100000000000010000000000000000000000
110000000000000000000111010000001110010010100000000000
100000000000101101000010001011001110000010000000000000

.logic_tile 11 3
000000000000001000000000000001101000001100111000000000
000000000000001001000010010000101100110011000010010000
000000000000000001000111000101101001001100111000000000
000010000000000000100100000000101000110011000000000100
000000000000100000000000000001101000001100111000000000
000010101010010000000000000000101000110011000000000000
000000000000100000000111000101101000001100111001000000
000100000000010000000100000000101110110011000000000000
000000000000000101100000000111101001001100111000000010
000000000110000111000000000000001011110011000000000000
000010000000000000000000000001001001001100111001000000
000001001110001001000000000000101001110011000000000000
000001000000001000000000000011001001001100111000000000
000010000001010101000000000000001011110011000000000000
000000000110100000000000000011101001001100111000000000
000000000000010001000000000000001001110011000000000001

.logic_tile 12 3
000011000001110101000000010111101100010000100100000000
000010000000110000100010100000111100000001010000100000
001000001000000111000111010111100001000001100100000000
100000000000000111000110100101101111000010100000100000
000000101000101001100010110111011000100000000000000000
000101000010000011000011001101011111000000000001000000
000010100000000000000000001101011001000010000000000000
000001001010000000000010010111001101000000000000000000
000000001000000000000110110101000000000011100000000000
000010100000100011000010100111101001000001000000000000
000000000000001101100010001111100000000001000110000000
000010100000101111000000001111001000000011010000100000
000000000000101001000110000101111101001001010100000000
000000000000010101100000001011101100101001010000000001
110000000000001011100110000001100001000010000000000000
100001000010001011100010001101101000000011100000000000

.logic_tile 13 3
000010000001001011100111000101011110000010000000000000
000000001110000101000111000001001100000000000000000000
001000000000100000000011101000000001000000000000000000
100000100000010000000010111001001111000000100000000000
110000000000001001100000001111011011111000000000000000
110001000000001011000011010101001001101000000000000000
000010100110101111000000001000001100000010100000000000
000001100000010001100011110011011011000110000000000000
000000001010001001000111011011011101010111100000000000
000000001101001001100011101011111100000111010000000000
000001000000001111100010000111001011000000100000000000
000010100000000101010010000011001011000000110000000000
000000000000010001000011101001001001010111100000000000
000000001000100111100100001111011110001011100000000000
110000001000000011100111000001000000000000000100000000
100000000000001001000110000000100000000001000010000000

.logic_tile 14 3
000010000000000001000110010101011111000110100000000000
000011100001010000100010000011101110001111110001000000
001000101010001101100000001001001111010111100001000000
100000000100001011100000000001111101001011100000000000
110000101010000111100000011001000000000000000010100000
010000000000100000100011110101000000000010000001000000
000010000001010111000011100101011010000010000000100000
000001100001110000000100000000010000000000000000000000
000000000000001000000000010001000001000000100000000000
000000001000000101000011010000001000000000000000100000
000000000000000101100111100000000000000000000100000100
000000000000000000000100001001000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000001100110100111000000001000000000000000000000100000
000011000000010101000000000011001011000000100000000000

.logic_tile 15 3
000000000000000001100011100000001100000100000100000000
000000100000000000000010000000000000000000000000000000
001000000000100101000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
010000000000000000000011110001100000000000000100000000
110000000001000000000111100000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000001010101011100000000000001000000100000110000000
000000000001010011100000000000010000000000000000000000
000001000111100001000000000011000000000000000100000000
000010000001110000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000101000000001000000000000001001000000000001000000
110100001110000101100011100111111110000110100010000000
100100000010000000000100000001101011001111110000000000

.logic_tile 16 3
000000000000000111000111011011100000000001110000000000
000000000000000000100111011011001101000000110011000110
001000001010001111100000000011111000000000000000000000
100000000000001011000010110001001110000100000000000000
010000001001000001100111100101000000000000000100000000
110000100000100000100110110000100000000001000000000000
000000000001000011000000000000001001000010100010000000
000000000000000001000000001001011000000110000000000000
000000001001110000000010000011011010111001010000000000
000000100000010000000111101111101010110000000001000000
000000000000001101000000000001100000000000000100000000
000000000000000011000010110000100000000001000000000000
000001001010110001100010101011001000000110000000000000
000000100110101111000000000101110000001010000000000000
110100001010000000000000001111001100001101000000000001
100100000000000000000000000011010000001100000010100100

.logic_tile 17 3
000000000001011111100000000000011111000000100010000000
000000000000100111100000000000011010000000000010000100
001000001100000101000000001111001101001000000001000000
100000000001010000100000001011001111000000000011000100
000000000000001000000110111111111011000111110000000000
000000001010000001000111000011101011101111110000000000
000001001011011111100010110001000001000001010000000100
000010000000100011100011100101001000000001110001000000
000000001110000000000000001101111100101001000100000000
000000000000000101000000001011101011000110000000100000
000010100000000011100010010000000000000000000111100011
000000000000001001100111000001000000000010000011100101
000010000000000001000010000111001010111000100000000000
000101000000100101000000000111011111000000000000000000
110010101011000000000000010000000000000000000000000000
100001001101100000000011010000000000000000000000000000

.logic_tile 18 3
000000000000100000000000010000000000000000000000000000
000010100001010000000011010000000000000000000000000000
001000000000000000000000000000011010010100000100000000
100000000000000000000000001011011010010000100000000100
110000000000000001100000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000110000000000111110011111110111100010000000000
000000000000000000000011101001111111111100000000100000
000001000000000000000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000011000011001110001000000100100000
000000001010001001000000000101100000001110000000000100
110001001110000000000000010000000000000000000000000000
100000100001000000000011010000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000101010000000000000000000000000000000
000001000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000100000000000000000000000000000
000001001000000000000000000000000000000000
000010000001000000000000000000000000000000
000010100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 3
000000000000000111000111100001011101011111100001000000
000000000000001011000000000001001001001111100000000000
001000001110100000000000010000000000000000000000000000
100000000001000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010000001010000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001100111001000000001000000000000000000
000001000000000000000110001011001010000000100000000000
000000000100000000000000001000000000000000000100000000
000000000001010000000000001111000000000010000000000000
110000000000000000000111100001111100001101000000000000
100000000000000000000100001001110000000100000010000000

.logic_tile 21 3
000000000000100000000011000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
001000000000000000000000010000011110000100000100000000
100000001110000000000010100000000000000000000000000000
110000000000000011000000001001001110001101000010000000
110000000000000000000000001001100000001000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000001001100111000000011010010010100000000000
000000000000000101000100000111011010010000000010000000
000000000000000011100000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000

.logic_tile 22 3
000000000110000000000000001000000000000010000100000000
000010001110000000000000001111000000000000000000000000
001000100000000000000111100000000000000000000110000010
100001000000000000000100000101000000000010000010000101
000000000000001000000000001000000001000010100000000000
000000000000001111000000001111001011000000100000000000
000000000000100000000111100000000001000000100111100010
000000000000010000000000000000001001000000000010100000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000011110000010000100000000
100000000000010000000000000000010000000000000000000101

.logic_tile 23 3
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000

.logic_tile 24 3
000010101010000111100000000001001100000000000000000000
000000000000000000000000000000010000001000000000000100
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000001000000000000000000010
000010101110000001000011100001011100000000000000000001
000011101110000000100100000000010000001000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000001001101000000000000000000
000000000100100000000111100001000000000001000000000000
000000001111010000000000001101000000000000000000000100
000000000000000000000011000000000001000000100000000000
000000000000000000000100000001001101000000000000000010
000010101100000000000000000001000000000000100000000100
000011000000100000000000000000001011000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000001000000000010000000010

.ipcon_tile 25 3
000000000000001111100000000101111100110000110000101000
000000000000001011100000001011100000110000110000000000
000000000000001111100000000001101110110000110000101000
000000000000000111100000001111010000110000110000000000
000000001011011111000000011101111100110000110000101000
000000000000001011000011111101010000110000110000000000
000000000000100111100111110101011100110000110010001000
000000000001011111100111010001010000110000110000000000
000010000000000000000111100011011110110000110010001000
000001000000000111000011100011100000110000110000000000
000000000000000111100111000111101110110000110000001000
000000000000000000000011110111100000110000110000100000
000000000000000111000011101101001010110000110000001000
000000000000000111100011100101010000110000110000000100
000000001100001111100011101001011110110000110000001000
000000000000000111100100000001000000110000110000000100

.ipcon_tile 0 4
000000000000000000000000000000001010110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011000110000110000001000
000000000000000000000011110000010000110000110000000010
000000000000000000000000000000001010110000110000001000
000000000000001111000000000000000000110000110000100000
000000000000000000000000000000011000110000110000001001
000000000000000000000000000000010000110000110000000000
000000010000000000000111100000001100110000110010001000
000000010000000000000100000000010000110000110000000000
000000010000001000000000000000011100110000110010001000
000000010000000111000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001010100110000000000000000000000001000000001000000000
100001000000000000000000000000001111000000000000000000
110000000001000000000000000000001001001100111000000000
110000001000000000000000000000001011110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000000100110110000000000110011000000000000
000010010001000000000000000101101000001100110000000000
000001011110000000000000000000100000110011000000000000
000000010000000000000000001101111011000010000010000000
000010110000000000000000001111101110000000000000000000
000000010000000000000111000000011110000010000100000000
000000011010100000000100000000010000000000000000000000
110000010000001000000000010000000000000000000000000000
100000011100000011000010000000000000000000000000000000

.logic_tile 2 4
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000010000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000010000011000111
100000000000000000100000000000000000000000000011100011
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001001000000001000001100010000000100000000
000000010000000011100010010101001111010110000000000000
000000010000000000000000000111001101010000100100000000
000000010000000000000000000000101000101000000000000000
000000011010000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000111000000001111000001000001110110000000
000000000000000101100000000001001001000000111000000001
001001000000001101100111100111100001000001010100000010
100010101110000101000111100111101000000001111001000001
000000000010000000000011000001000000000000100000000000
000000000000001101000011100000001011000001010000000000
000010000000000000000000000011100000000001010110000000
000000000000000000000000000111001010000001111000000101
000000110000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000001010000000101000000000011000001000001010110000000
000000110000000001100000000111001100000001111010000000
000000010000000000000000000001101010101110000000000001
000000010000000001000000001101111000011110100010000000
010010010000000000000010001000000000000000000010000000
000001010000000000000000001001001011000000100000000010

.logic_tile 5 4
000000000000000111100011100011011001010100100100000000
000000000000000000100010101011101101011000100000000000
001001000000000001100000001011101100010100100100000001
100010000000000011000000001101111000111101110000000000
110000000100001000000000001000001011010000000100000000
110000000000000001000011110101011101010110000000100000
000000001010000111100000010011011100010100100100000010
000000000000000000100011111001111010101000100000100000
000000010000000001100011001111101100000100000100000000
000010110000000000000011011011101101011110100000000000
000000010000000001000000011011011101010101110100000000
000010111110000000100011010011111110101001110000000001
000000010000001000000111000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
110000010000001000000000010001011000000000100001000011
100000010001010001000010110000101110000000000010000001

.ramt_tile 6 4
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100010000000000000000000000000000000000
000010010000000000010000000000000000000000
000000010000100000000000000000000000000000
000000011101010000000000000000000000000000

.logic_tile 7 4
000000000000000101100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000110100111100000000101100000000001000000000000
110000000000000000000000000101100000000011000001000000
000000000000000000000000000111000000000000000100000000
000000000010000000000010010000000000000001000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000011111110001000010000000000000000000000000000000
000010110000100000010000000000000000000000000000000000
110000010000000011000000000111101100000110000000000000
100000010000000000100000000001010000001010000001000000

.logic_tile 8 4
000000000010000111000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001000000000010000000000000111011111111011110000000000
100000000000100000000000000011101110101011010000000000
010000000000101001100000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000111011110001101000100000000
000000000000000000000000000001100000000100000001000000
000001010000000111000000000000000000000000000000000000
000010010000001011000000000000000000000000000000000000
000000010110100001000000000111001100001000000100000001
000000010000000000010000000101100000001110000000000000
000000010000100000000010000000011100000110000100000000
000000010000000000000100001111001010010110000001000000
000010110000000111000000000000000000000000100100000100
000001111000001011000000000000001010000000000000100000

.logic_tile 9 4
000000000010000000010000000101100000000000100100000010
000010100000000000000010101001101010000000110000000000
001000000000011101000000010011101101000000000100000000
100000001001000001100011010000101100100000000000000001
000000000000010111000000000000000001000000100110000000
000000000000000000000010110000001111000000000000000000
000000000000000111100000001000011101000100000100000001
000000000000000000100010101111001000000110100000000000
000010010000001000000000000111100000000000000111000100
000001110000001011000000000000000000000001000010000101
000010110000100001100011101001111010001000000000000000
000000010000010001100110001011001111000000000000000010
000000010000000000000000010000000001000000100100100000
000010010000000000000011100000001001000000000000000000
110000011000010101000111100111111100000100000110000000
100000010000101001100010110000001011001001010000000000

.logic_tile 10 4
000000000000100111000010100111111011100000000000000000
000010000111000000100110111011011000000000000000000000
001000000001001000000000011111011010101000010000000000
100000000110001101000011101111011000111000100000000000
110000101100100001000110110001001101000010000000000000
110000000000001101000011111001111110000000000000000000
000010000000000000000011110000000000000000100100000000
000001001110001101000110000000001101000000000001000000
000001010001000001100010011111001010000010000000000000
000000011111010000000110001001011010000000000000000000
000001010001001011100000010000000000000000000100000000
000000110000100111100011101001000000000010000000000000
000000010000101001000010001101101010000010000000000000
000101010000011011100100000011001011000000000000000000
110000010010001111000111110111111101001111110000000000
100000010000000001000111110011111100001001010000000001

.logic_tile 11 4
000000000000010011100000000111001000001100111000000000
000010000001100000000011110000101001110011000000010000
000000001001010001100000000001001000001100111000000000
000000000000000000100000000000101100110011000000000100
000000000000000000000000000101001001001100111000000000
000001000000010000000011110000101110110011000000000000
000010100001000000000000000001001000001100111000000000
000001001100000000000000000000101000110011000000000000
000010010111010011100010100101001000001100111000000000
000001110001110000100110110000101111110011000000000100
000000011100000000000000000001001000001100111000000000
000000010000000000000000000000101101110011000000000000
000000011110110000000111000001101000001100111000000000
000000010000100000000110000000001001110011000000000000
000000010000000101100000000011001000001100111000000000
000000010000000000000000000000101011110011000000000100

.logic_tile 12 4
000000001010000001000111111101101000000010000001000000
000000000000000000000110101101011101000000000000000000
001100000001010101000111111011000001000011100000000000
100100000001111101100111111001001011000010000000000000
000000000000001000000010000111011001010000100100100000
000000000000000101000110110000001010000001010000000000
000011001100001001000110010000011001010010100000000001
000011000000001101000010100101011001000010000000000000
000000011011000000000000010111111000000110000000000000
000000010000101111000010001001010000001010000000000000
000000010000001000000010000000011100000000100100000010
000000011011000001000000000001001110000110100001000000
000011110100101000000000000111001010010000100100000010
000010010001011011000000000000011011000001010010000000
110000010000000000000000001000011000000000100100000010
100000010000001111000000001011001110000110100000000000

.logic_tile 13 4
000000000001001101000000010011001111110100010000000000
000000101100001111100011110111001101111001010000000000
001010000000000000000110010111111100000001000000000000
100000000001001101000011000001101011000001010000000000
010000000001010011100110001000000000000000000100000010
010000000000000000000010110101000000000010000000000000
000011000000100001000000001011011111100101010000000000
000001000000011111100000001001001110011001100000000000
000010010000001101000000000001011111011101010000000000
000000110111000001000000001101001000111110100000000000
000000010000001111000000010001100000000000000100000010
000000010000000101100010100000100000000001000000000000
000010010000001101100010100101111100010111100000000000
000001011010000101000000000101001000000111010000000000
110000011000000101100110101111001110010001000000000000
000000010001000101000000000111101100100110000000000000

.logic_tile 14 4
000000000001010101000000000111000000000000000110000000
000000000101100000100000000000100000000001000000000001
001010001101010000000000011000000000000000000110000100
100000000000101101000010001111000000000010000000000000
010000000000010011000000001101000001000000010000000000
100000000001101101100000000011001011000000000000000000
000011000000000000000010110001101101010100000000000000
000011000010001101000111010000101010001000000000000000
000000010001001001100000001001001101000010000000000000
000000111000000001000000000001001001000000000000000000
000010111010001000000000000101000000000000000110100000
000001011010000001000000000000000000000001000010000101
000000010001010101100110000101100000000000000110000000
000101010000100000000010000000100000000001000010100000
000000010110000000000000000111001110001001110000000000
000010110000000000000011100001101100001111110000000000

.logic_tile 15 4
000010000000001001100111001111101100000000000000000000
000000000000000101000100001111001010010001010000000000
001000000000010011100000010001011001100000010000000000
100000000010100000000010100011011110010000000000000000
110001001010111101100000010111000000000010100000000000
000010001110110111000011100000001100000001000000000000
000001001010000111000000000111111100000110100000000000
000010000000000000000000000101011001001111110000000000
000010011000000101000010000000001100000100000000100001
000001010000001101100000000000011110000000000000000010
000010110000000000000000000000000000000000100100000000
000000010000000000000011100000001000000000000000100000
000000011000011001000000000000011000000100000000000000
000000010000100001000000000111000000000000000010000100
000000010000000011100010100111111010000111000000000000
000000110000001101100100001101000000000010000000000000

.logic_tile 16 4
000001000000000111000011100111100000000000000100000000
000010000011000111000110100000100000000001000000000000
001000000000001111000111110001011101001001010100000000
100010101100000011100110101101001101010110100000000001
000000000001011111100110101011000001000001100111000000
000000001110100111100010111101101101000001010000000000
000010000000100001100110100000000000000000000100000000
000010101001010000010010101111000000000010000000000000
000000010000000101100111001011111000010111100000000000
000000010000000000000000001001001001001011100000000000
000000010000001111000110000001101011100000000000000000
000000110011000001100010000101001001000000000000000000
000000011000000000000000011001011010000001000100000000
000010110000100000000011001011110000001011000001100000
110000010000010000000000000101101010110000000000000000
100000010000100000000011110011011000110100000000000000

.logic_tile 17 4
000010000000000000000111101111100000000000000000000000
000000000000001011000000001111000000000010000011100000
001000000000000000000111101001101110010111100000000000
100000000011010000000110101111111101000111010000000000
010001001010001000000010101000000000000000000100100000
110010000001000011000000000101000000000010000000000010
000001001010000101000111000001000001000000000000000010
000010000000000000000000000111001001000000010001000100
000010011000000001000010100000001000000100000110000000
000001010110000000000000000000010000000000000000000000
000000010000000000000000000000011010010000000000000010
000001011000100000000000000000011111000000000001100000
000000010110001000000011100011000000000000000100000000
000010110000100101000110110000000000000001000001100000
110000011010100000000010100000000000000000100100000001
100100010011011011000010000000001010000000000001000000

.logic_tile 18 4
000000000000000000000000000000000000000000100100000010
000000000000000000000000000000001110000000000011100100
001100000000000000000000000000000000000000000000000000
100000101100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000010000010000010000000000000000000000000000000000
000000111000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010010000000000000000000000000000
000001000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000100010000010000000000000000000000000000
000100011000100000000000000000000000000000
001000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010010000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000101
001000001010000000000000000101000000000011000000000001
100001000000000111000000000111000000000001000000000000
110000000100000001010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000110100000000011100001111010000000000100000000
000000100001010000000000000000010000000001000000100100
000010010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
000010010010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000100000000111100000000000000000000000000000
000000010001010000000100000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000001100000000000000110000000
000000001000000000000000000000000000000001000000000000
001000000000000101000000000000000000000000000000000000
100000000000010000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000001010000110000000000000000000000000000000000000000
000010111001110000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000100000000000000000000000000000000000000000
000001010001010000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000010001000000000000000000100000001
000000000000000000000100000011000000000010000000000000
001000001110000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000100000000000000000111001101110100010110000000
110000000000000000000000001011001111110000110000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000011111001111101001110100000000
000000010000000000000011001011011000010100100000100000
000000010000011000000000000000011110000100000100000000
000000010000100011000010000000000000000000000000000010
000000010000000000000010011111100001000001010100100000
000000010000000001000011000011001110000010010000000000
000000010000011001000011100000000000000000000101000000
000100010000001011000000001001000000000010000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001010000000000000000000000000000000000
110000000000000000000000000000000000000010000000000000
110000000000000000000000000000001110000000000000000001
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000010000100000000
000000010001000000000000000001000000000000000000000100
001000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010110010000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110010110000100000000000000000000000000000000000000000
100000010001000000000000000000000000000000000000000000

.logic_tile 24 4
000000000001000000000000001000001100000000000000000000
000000000000000000000000001111000000000010000000000100
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000001100000000000000000000111100000000000000000000001
000000000000000000000000000000101100000000010000000000
000010010000000111000000000011000000000000100000000001
000000011000000000000000000000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000001100010000000000000000
000001010000000000000000000000001011000000000000000010
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110000000100
000000001110000000000000000000001100110000110010001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000001110110000110010001000
000000001010000000000000000000010000110000110000000000
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000010000110000110000100000
000000010000001000000000010000001110110000110000001000
000000010000000111000011100000000000110000110000000100
000000010000000000000000000000001100110000110010001000
000000010000000000000000000000000000110000110000000000
000010010000001000000000010000000000110000110000001000
000001010110000111000011100000000000110000110000000100
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000100000

.dsp0_tile 0 5
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000010100000000000000000001000000000
000001000000000000000010110000001001000000000000001000
001000000001010000000000010011000001000000001000000000
100000000000100101000010000000001011000000000000000000
111000000000000000000000000111001001001100111000000000
110000000000100000000010100000001111110011000000000000
000000000000000000000110100111101000001100111000000000
000000000000000000000110100000001110110011000000000000
000000010000000000010110001111001000001100110000000000
000000010000001111000000001001000000110011000000000000
000000010000000000000000000101100000000001110100000000
000000010000000000000000001001101101000000100000000000
000000010001010000000110111111100001000001010100000000
000000010000001111000110000001001011000001100010000000
110010010000001001100110000101100000000000010100000000
100001010000000001000000001111101011000010110000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000110000000000100000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000100010001100000000000000000011010000100000100000001
000000010000100000000000000000010000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000100000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000001011100000000000000100000000
100010000000000101000000001111100000000010000000000100
110000000100000000000000000011101001000100000100000010
010000000000000000000000000000011101101000010000000001
000100000000001000000000010001011101000000100100000000
000100000000000001000011100000011010101000010000000000
000000010000000111100011101000001111010000000100000000
000000010000000000100010010001001101010110000000000000
000000010000000111000110110011100000000000010100000000
000000010000000000100011000011101101000010110000000000
000000010000000001100010000000000001000000000100000010
000000010000001111000000000111001101000010000000000001
110100010000000000000000011000001111010100100010000000
100000010000000000000010101011011011010110100000000000

.logic_tile 4 5
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
001000000000000000000010101000000000000000000100000000
100000000000000000000000000101000000000010000000100000
110001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001010000001000000000000000000000000000000000000000
000000111110000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000100001100010000000000000000000000100000000
000000010000000000000000000011000000000010000000000000
110000110000000000000000001000011100000100000000000000
100001010000000000000000001001000000000000000001000000

.logic_tile 5 5
000001000000000111000000000101011100000010000100000010
000000000000000101000010100000000000001001001000000010
001001000000000000000011111000000000000010000100000011
100000100000000101000111111011001101000010101000000000
000100000000011000000010010000001010010000000100000000
000101000000001011000111100111011011010110101001000100
000000000000101000000011100001111000000110100000000000
000000000001011111000000000011101011001111110000000000
000000110000000011100110000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000100001100010000001011000000110100000000000
000000010000010000000000001101011000001111110000000000
000000010010100001000000000001101010010000000100000000
000000010001000000000000000000111001101001011000000010
010001010000000000000000001000011010010100000110000011
000000010000000000000000000101011011010100101000000000

.ramb_tile 6 5
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000010000000000000000000000000000
000000001100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000011000000000010000000000000000000000
000000011100000000000000000000000000000000
000100010100000000000000000000000000000000
000010010011000000000000000000000000000000
000010110001010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 5
000000000000100000000000000011000000000000001000000000
000000000000010111000010100000100000000000000000001000
001100000000000000000000000001000000000000001000000000
100000000000000000000000000000000000000000000000000000
010001000000100000000110000111001000001100111100000000
010010100000010000000000000000100000110011000001000000
000000000000000000000000000101001000001100110100100000
000000000000000000000000000000100000110011000000000000
000000010110000000000111000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000001010000000000000000010000000000000000000000000000
000000110000000000000010000000000000000000000000000000
110000010000100000000000000000000000000000000000000000
100000010001000000000000000000000000000000000000000000

.logic_tile 8 5
000000001000100000000011101001111001010111100000000000
000000000000000000000100001101011101000111010000000001
001000000000000111000111000011011011010111100000000001
100000001110000000100100000111111001001011100000000000
110100000010000000000000000000000000000000000000000000
110000000010000000010000000000000000000000000000000000
000000000010000000000010000000000001000010000000000000
000000000000000000000000001001001110000010100001000000
000001010000000000000000000111000000000000000100000000
000000010010001001000010010000100000000001000010000100
000000010000000111000000010011000000000000000100000000
000000010000000000100011110000000000000001000000000010
000011110010000000000010000000011100000100000100000000
000011010100001111000110010000000000000000000001000000
110001010000000000000000000000000000000000000000000000
100000110000000101000000000000000000000000000000000000

.logic_tile 9 5
000100000000000001100000001001001010001000000000000000
000000001000001001000000001101001010101000000000100000
001010000000000111000011101011011111000110100000000000
100001001100000101000111111101111101001111110000000000
110000100000001111000011100011101010000110000000000000
110000001001011011100111000000011000000001010000000000
000000000000000000000110101101011001100000000000000000
000000000001010000000110110001101001000000000001000000
000000010000001000000000000000001110000100000100000010
000000010111011111000010010000000000000000000000000010
000000011011010111100110001001100001000010100000000000
000000010000100000100000001111101100000001100000000000
000000010000001000000111100000001110000100000100000000
000000010000001011000111100000010000000000000000100000
110000010000000000000010010000001100000100000100000000
100000010000000000000011110000000000000000000000000000

.logic_tile 10 5
000000000000000001100010000101001001000100000100000000
000000000000000000000100000000011010001001010000000010
001100001011011001100000000101101110000110100000000000
100100001100100111100000000000111100000000010000000000
000000001111010111000010101001001000000101000100000010
000001000000001111000100001111010000000110000000000000
000000000001111001100110101000001100010100100100000000
000000000000111011000000001111001001000100000000000000
000000010000000001000010000111001000000100000110000000
000010111010001101000100000000011011001001010000000000
000001011000110000000000010000011101000110000000000000
000000111100000000000010100011011010000010100000000000
000000010000001011010010000001101100010110000000000000
000000110000000111000000000000001010000001000000000000
110100010000000000000010111001101110000110100000000000
100100011100000000000110000101001101001111110001000000

.logic_tile 11 5
000000001010000000000000010111101001001100111000000000
000000000001000000000010010000101100110011000010010000
000000000001010000000000000001001001001100111000000000
000000000000100000000000000000101110110011000000000000
000000001010001111100000000111101001001100111000000000
000000000000000101100000000000001011110011000000000000
000000000000001000000110010111101001001100111001000000
000001000110000101000110010000101110110011000000000000
000000011000000000000000000101101001001100111000000000
000000110000000000000000000000001100110011000000000000
000010010000011000000000000011101001001100111000000000
000000010000101111000000000000001011110011000000000010
000000010000110000000000000101001001001100111000000000
000000110000100000000000000000001100110011000000000000
000010110000001000000111010101001001001100110010000000
000001011100001111000111010000001110110011000000000000

.logic_tile 12 5
000000001000000101100111000101101110101001010010100010
000000000000010111000100000001101010111001010001000010
001000000001010011000111101000000000000000000100000000
100000000000000000100000001111000000000010000000100001
010010001000000011000000010001101000000110100000000000
100000000000000000000010100000011100000000010000000000
000000000000000011000010011000000000000000000100100000
000010100001000000000011011001000000000010000000000001
000000010000001000000000001000001010000110100000000000
000000110001011011000000001101011100000000100000000000
000100011010000000000000000011001110000010000000000000
000100010000000000000000000001010000001011000000000000
000000010000000000000011001000000000000000000100100100
000010011100001001000100000101000000000010000000000010
000100010000000000000111000111100000000000000100000110
000100010001010000000011110000100000000001000000000101

.logic_tile 13 5
000000000001001001100110001001011010111011110110000000
000000000000001001100010000101101001111111110000000000
001000000110100111100110110001101011000010000000000000
100000001100010101000010101011111001000000000000000000
000000101010010101000110101001101100000000000000000000
000000000100100000000000000011001100000001000000000000
000100000110000111000000010011101110010100000100000000
000100100000001001000010010000111111001000000000000000
000000110000000101100111001101111100010010000000000000
000000010100001101000100000011111000000000000000000000
000010011000000000000010010101011001010110100000000000
000001010000001101000010110000001110100001010000000000
000000010001000000000011101001001101000000000000000000
000000010000100000000111001001011111000000010000000000
110011111010100000000110000011011100000010000000000000
100011010000010101000000000000000000000000000000000000

.logic_tile 14 5
000000001100000000000000011000000000000000000110000100
000000000000000000000010010111000000000010000000000001
001000000100000101000000000111000000000000000100000000
100000101111010000000000000000000000000001000011000110
010010100010000101000000001011101100100000000000000000
100001000000000000000010101111101010000000000000000000
000100000000000000000000000000001100000100000110000010
000000101111000000000000000000000000000000000000100000
000000110000000001100000010000011110000100000110000001
000001010000000111000010000000000000000000000010000001
000000011010000000000110100011001001110100000000000000
000000010000000001000010001101111000110000000000000000
000000110000000111100000001000000000000000000101000101
000001010000100000100000001011000000000010000000000001
000100011010001001000010100011100000000000000100000001
000000010001010111000000000000000000000001000000000010

.logic_tile 15 5
000000000000001111100000001111101100001000000100000110
000000000000000101100000000101000000001110000000000000
001000000000000000000000001001101100001101000101100010
100100000000001001010011100111000000001000000000000000
000000000001011101100000001111011110000000100000000000
000000000000100101010000000111011010000000000000000000
000000000000000101000000001111100000000001110100000010
000000100000101011100000000111101101000000010000000101
000000011010000111100111010000000000000010000010000011
000000111101110111100011010001001110000010100000000000
000000010001110000000110011011011000100000000010000000
000000010000110000000010010101111000000000000001000000
000000010000001001100000001011101010111100010000000000
000000010000001001100000000111101010111100110000000010
010000011001010001100111110011100000000010000000000100
100001010110000111100010010111100000000000000000000000

.logic_tile 16 5
000000001111010000000000000011111100000000000100000010
000000000000100101000000000001101011000000010000000100
001000000000000111000000000000011101000000000100000001
100001000000000000000000001101011000010000000000000000
000000000000000000000010100011111100000000000000000001
000010000000000111000011111101011000010000000001100000
000000100000001000000000000011100000000000010100000000
000010101100000001000000001101101010000000000000100000
001000010000000000000000000000011100000010000000000000
000000110000000000000000000001001011000000000000000000
000000010001010001100110110111000000000000000100000000
000000010000100000000010000000000000000001000000000000
000000011000000111100000000011111100010000000000000000
000010111010000000000000001101011000000000000000000000
110000010000110000000000001000000001000000000000000000
100001010000110000000000001011001010000000100010000100

.logic_tile 17 5
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
001000000000001101100000001011000001000000000000000010
100001000000000111000000000101001011000000100001100001
000010101100000000000000000000011010000010000000000000
000000000000000000000000000011010000000000000000000000
000001000000001000000000010011000001000000000000100000
000000100010000101000010000000101010000000010001000010
000000010110101000000000010001101110000000000000000101
000000010000010001000010001011001111000100000000000000
000000010011110000000000000111001101000000000010100010
000000110000010000000000000111111000001000000001000101
000000010000001000000110000001000000000000000100000000
000000010000011001000100000000000000000001000000000000
110011110010000000000000000000001101000100000000000000
100001010000000000000000000000001011000000000000000000

.logic_tile 18 5
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001011000000000000000000000001111101101010000000000000
100001000000100000000011110001101110100110000000000000
010000000110000111100010000000000000000000100100000000
110000000000000101100000000000001110000000000001000000
000000000000010000000111000000000001000000000000000011
000000001101000000000100000101001100000000100000100010
000000010001000000000000000011100000000001000010100001
000000010000000000000000001111001010000000000000000100
000000010000000001110000001000011010000100000010000100
000010110010100011000000000111010000000000000000000001
000000010000100001000010100000000000000000000000000000
000000010000010000100100000000000000000000000000000000
000010110111010000000000001000011010000000000000000010
000011110001011001000000000111011010000100000010000000

.ramb_tile 19 5
000000000000000111000000000000011100000000
000000010000000000100000000000010000000000
001010000000000000000000000000001100000000
100001001000000000000000000000000000000000
110010100000000000000000000000001110000000
010001000000000000000000000000000000000000
000010100000100011100111100000001100000000
000000000110010000100011110000000000000000
000000011000000000000000001000011100000000
000000010000000111000011111101010000000000
000000010001011000000011100000001100000000
000000010000100101000000000001000000000000
000001110110000000000000001000011110000000
000011010000000111000000000101000000000000
110000010000011111000000001000011100000000
110000010110100101000000001101000000000000

.logic_tile 20 5
000000000000000000000000000101100000000000000100000000
000000000001010000000000000000000000000001000000000000
001000000000000000000000000000000000000000100100000000
100000001100000000000000000000001110000000000000000000
110000000000000111000000000111000000000000000100000000
110000000000000000000011110000100000000001000000000000
000000100010001000000000000101000000000000000100000000
000000000000001111000000000000000000000001000000000000
000000010000000000000000000000000001000010000000000000
000000010001010000000000000000001111000000000000000000
000000011010001101100010110000011100000100000100000000
000000010000010011000111000000010000000000000000000000
000010110000000001000010000000001010000100000100000000
000001011100000001100110000000010000000000000000000000
110000010000010000000010001011101111001110010010000000
100001011011100000000100001011001100001101010000000000

.logic_tile 21 5
000000000000000000000000000000000000000010000100000000
000000000000000000000000000000001011000000000000000000
001010000000100111000000000000000000000000000100000010
100000000011010000000000000111000000000010000000000000
000000000001011000000010000000000000000000000000000000
000000100000101001000100000000000000000000000000000000
000000000000100000000000000000000000000000100110000010
000001000000010000000000000000001010000000000001100001
000001011000101000000000000111000000000000000110100100
000000110000000111000000000000100000000001000001000100
000100110000000000010000000000001100000100000110100000
000011110000000000000000000000000000000000000011000000
000000010001000000000000000001100000000000000100000000
000010010000001001000010100000000000000001000010000000
110010110000000000000000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000

.logic_tile 22 5
000001000000000000000110010101000000000000001000000000
000010100000000000000010000000000000000000000000001000
001000001110001000000000000001100000000000001000000000
100000100001011001000000000000000000000000000000000000
110010000010000000000011100000001000001100111100000000
110010001010000001000100000000001001110011000001000000
000000000000000111100000000000001000001100110100000000
000000000010000000100000001001000000110011000010000000
000000010000000000000000001000001010010000100010000000
000000010000000000000000000101001011010100100000000000
000010110000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010100000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000010000000000000000110010101100000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000010111100000000111001000001100111100000000
010000000000000000100000000000100000110011000000100000
000000000000001000000000010000001000001100110100000000
000000000000000001000011101001000000110011000000100000
000010010001000000000000001101100000001100110100000000
000000011100100000000000000111000000110011000000000100
000001010000100000000000000101000001000000100000000000
000010110001010000000000000000001011000001010010000000
000000010000000000000000010101111010001101000000000000
000000011100000000000010000101010000001100000001000000
110000010000100111000000010000000000000000000000000000
100000010000000000000010100000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000010000000000010000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000010000100000000
000000010000000000000000000000001001000000000000100000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000100000100000000000001111100001000001110000000100
000000000111010000000010010111001010000011010000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000111100000001000011011010000000100100000
010000100000000000100000001101011110010110000000000000
000000000000000111000110010101111111110000110000000000
000000000000000000100010001111001110110101110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000001000000000000010111000000001100110000000000
000000100000000000000010000101100000110011000000000000
110000000000001001000000000101000000001100110000000000
100000001110000111000000001111000000110011000000000000

.logic_tile 2 6
000000000100100000000000000001111011000000000100000000
000000000000000000000000000000111001100000000010000000
001000001010000000000111110000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000010000000000000000000000000000
100000000000000101000010010000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011100011000001000001010110000100
000010000000000000000100001111101000000001111010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000111000000001100010100000110000000
000000000000000000000100001101001111010100101000000100
010010100000000000000000000001101111010000100100000100
000000000000000000000000000000111000101000011010000000

.logic_tile 4 6
000000000000000000000000000101001010001101000100000000
000000000000000000000000001111100000001000000000100000
001000000000001000000000000000000000000000000110000000
100000000000000111000000000101000000000010000000000000
110000000000000000000000011000000000000000000100000000
010000000000001111000011100111000000000010000000000000
000000000010000000000010010111011000001000000100000000
000000000001000011000111100111100000001110000000100000
000000000000000000000000000101111110000010100100000000
000001000000000000000011100000001111100001010000100000
000000000000000000000110101101101110001001000100000000
000000000110000000000000001101110000000101000001000000
000000000010000000000010010000000000000000000000000000
000001000110000001000011100000000000000000000000000000
000000000000001111000000001111000000000010110110000000
000000101010000101000000001011101111000001010000000000

.logic_tile 5 6
000000000000000111000110111000000000000000000100000000
000000000000000000000110100111000000000010000010000000
001000100001000111100000000000001010000100000110000000
100001001100100000000000000000000000000000000000000000
000010000000000011000110100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000001110000000000000000000000000000100100000000
000000001000000000000000000000001111000000000000100000
000010101110000011010111010001101100110111110000000000
000000000000000000000011011101011111110010110000000000
000000000000000000000111100011000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000010000011011100000010000000000000
000000000000000000000111111001010000001011000000000010
110000000000000011000111000111101110111111100000000000
000000001101000000100000001001111000111110000000000000

.ramt_tile 6 6
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000100000000000000000000000000000
000000100001010000000000000000000000000000
000001000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000100000100000000000000000000000000000000
000000000000000000010000000000000000000000
000000100100000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 6
000000000000000001100000000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
001010100000100000000000000101100000000000000100000000
100001000001010000000000000000100000000001000000000010
010010100000000011100111100000000001000000100110000000
110000000000000000000100000000001110000000000000000100
000001000000010000000111100000000000000000100110000001
000010100000101101000000000000001000000000000000000000
000000000010000000000000000101100001000001110000000000
000000001101000000000010001011001111000000010001100010
000000000000000000010000000000001010000100000100000000
000000000000000000000000000000000000000000000000000001
000001000000000011100000000000011110000100000010000001
000010000000010000100000000001001101010100100001000000
110000000000000001100110100000001110000100000110000000
100000000000000001000100000000000000000000000000000000

.logic_tile 8 6
000000000000010001000010001101100000000010110100100000
000000000010011111000000001101001111000001010000000000
001000100000100111000000001011001110101001110100000000
100000100001000000100000001011011000010100100000100000
010000000000000011100011100111101111110000010100000000
110000000000001001000000001111101100110001110010000000
000100000000001000000010100011101110111110100000000000
000100000000000111000100001001111110111101100000000000
000000000000000000000110000101001110101001010100000100
000001000000001011000000000001001111101010010000000000
000000000000000000000010000111000000000011010100000000
000000100000000001000010011111101101000011000000000010
000000001010100000000010000000000000000000100100000000
000000001011001011000010010000001010000000000001100000
000000000000000000000000000000000001000000100100000000
000000001010000000000010000000001000000000000010000000

.logic_tile 9 6
000000000000000000000010110011000000000000000100000000
000000000000000000000111010000000000000001000000000100
001000000000000000000000000000000000000000100100000001
100001000000001111000000000000001111000000000000000000
010000000000001011100010010011100000000000000100000000
010000001101010011100111110000100000000001000000000000
000000000000000000010000010001111110000010000000000000
000000000000000000000011011001011101000000000000000000
000000001111000001000010010111000000000010000001000000
000000100000000111000011111011000000000000000000000000
000010100000010000000111000011001111000100000000000000
000001000000100001010000001101011110000000000000000000
000000000110101000000110000101101010000001000010000000
000000000000001111000010011101101010000000000000000110
110010101010100000000111000000011100000100000100000000
100001000000010011000100000000000000000000000010000000

.logic_tile 10 6
000000000110100001100000011111001100001000000100000000
000000001100011011000010101001010000000000000000000000
001110000000101011100000010001001111010000100000000000
100000000000011111000011100000101000000000010000000000
000000000100000101100000010000011100010110000000000000
000000000100000001000010001011001100000010000000000000
000000000001111000000000001001000001000011100000000000
000000000001011001000000000011001010000010000000000000
000000000110000000000111101000001010010000100100000001
000001000001010011000010000111011010000010100000100010
000011100001000111000110010001011111000100000100000000
000011000100000000000010010000101101001001010000000010
000000000100000111100000001001011111001001010100000000
000000100010000111000000000001011111010110100010000000
110000000000000001000010010000011101010010100000000000
100000000000000000000010100101011100000010000000000000

.logic_tile 11 6
000000000000001000000000001111001010101000010000000000
000000000000000001000011101111101100110100010000000000
001010001001000011000000001011101001010111100000000000
100001000000000000000000001011011011000111010000000000
010010001000000000000011010000011000000100000100000000
100001000000100011000111110000000000000000000001000100
000010000001010000000111001011101010010111100000000000
000001000001110000000111100111111110001011100000000000
000000001010001001100110101000000000000000000110000000
000000001011010011000100001101000000000010000000000001
000110000000000000000011100111111100000010100000000000
000101100000100001000110000000001101001001000000000000
000000000110000000000110010011011110101001000000000000
000000000000001101000010111111011000000000000000000000
000100000000001001000010010000000000000000100100000000
000100000000000011000011010000001011000000000000000101

.logic_tile 12 6
000000000000000000000000000001100000000000000101000001
000000000001000000000000000000000000000001000010000000
001001000000010011000111100000011010000100000100000001
100010000000000000000000000000010000000000000000000000
010000100001010000000000000000001010000100000100000001
100001000000000000000011010000010000000000000000000001
000010000000000001100111101000000000000000000100000000
000001000101000001100100001111000000000010000010000000
000000000110000000000110110000000001000000100110000000
000000000000000000000010100000001111000000000000000100
000101101010000000000000000101101101100001010000000100
000110100101000000000010001011011001010110100000000000
000010101000000111000000011111011011000110100000000000
000001000000000000100011100111101101001111110000000000
000100000000000111000010010000001110000100000100000000
000110100000000000100011110000000000000000000000000001

.logic_tile 13 6
000000000001001111100110110111011010000000000000000000
000000000001111001000011011101111111000001000000000000
001000100000100000000111010101111110010111100000000000
100001000000010000000011000111101011001011100000000000
010000000000000101100110010000001000000000000000000000
010000001000000000000111100101011000000100000000000000
000100101010001001100111110101101011110000110000000000
000110100000000001100110011001001101100000110000000000
000000000000000000000000000111100000000000000100000000
000000001110000000000000000000000000000001000000000000
000100000001010111100010001011101110011111110000100000
000000000001011101100111110101101000011110100000000000
000001000000001001000010011001111101000010000001000000
000000001010000111100011011001101100000000000000000000
000000000000000111000010000111100000000000000100000000
000010100010000001000100000000100000000001000000000000

.logic_tile 14 6
000001000000000101000111111001001110101000100010000010
000010000000000101000110010001011000101000010000000000
001000000000010011100010011111100000000001010100000010
100001000000000101100111001001101001000001111000100100
000000000001111101100011010011001011101011110000000000
000000001100010101000011010111111011111001110000000000
000000100001110001000111001101100001000001110101000000
000011101011110000000010001001001011000000111001000000
000000000000000000000111101011111111100000000000000000
000000000000000000000100000111111100000000000000000000
000000000000000000000010100000001000000000000000000000
000010100110001001000111100101010000000100000000000000
000000100000000111000000000000000001000010100100000100
000000000000000000000010000101001001000000101001000000
010000000000000001100011010011101011000010100000000000
000000001011010000000010010000111000100001010010000010

.logic_tile 15 6
000000000000001000000000010001111111010000100100000000
000000001110000111000010100000111110000000010001000000
001000001010110000000110101101000000000010110100000000
100010100000100011000100000111001011000011110001000000
000001000000000101000011000000011010000000000100000000
000010100000000101100010111111011001000110100000000000
000000000001011000000011101001000000000001000100000001
000000000011010001000011010101000000000000000000000000
000000000001010000000110000000001100001100110000000000
000000000000000000000000000000011110110011000000000000
000000000000001011000111001000001010000000100000000000
000010100000001001000100000011011010010100100000000000
000000000000000111100010001011101111101111000000000000
000000001110100001000000001101101000001111000010000000
110010000000101111000110010111111100000010000000000000
100000000000010101000111010000100000000000000000000001

.logic_tile 16 6
000000000000000111000111110001011101000000000100000000
000000100000000000100010100000101001100000000000000100
001100000100001001100000000001111011000000000100000000
100000000000001001000010100000101100100000000000100000
000000000000000000010011001001011100001000000100000001
000000000000100001000011111001000000000000000000000000
000001000000101111100111000001111110100001010100000000
000010100001000111000010111111011011000001010000000000
000000001001000000000010000011011110000010000000000000
000000101010000000000000001111111001000000000000000000
000000000001011111000000000001111110001000000100000000
000000000001000101000000000101000000000000000000000000
000000001010000000000110010101111001111111110100100000
000000000000000000000011101101101100111101110000000000
110000000000100011100111001000011010000100000000000000
100000100000000000000110000101010000000110000001100100

.logic_tile 17 6
000000100000001111100010001001011010010100100101000000
000000000000000001000000000101101000011000100011000001
001000000010000101000010000111100000000000000101000001
100010000000000000000111000000000000000001000011100000
000000000000100001100111101111111000001000000100000000
000000000000010000100000001001110000000000000000000100
000000001110000001000000001000000000000000000000000000
000000000000100001000000001111001101000000100000000100
000001000000000000000111001001100000000001000100000000
000010000000010001000110011011001101000001010000000000
000110101000000000000000001101000000000001000110000000
000011100000000000000010001111000000000000000000000000
000000000000000001100000000000011000000100000000100000
000000000000000000000000000000011100000000000000100000
110000000000000001000000010101001111110000100100000000
100000000000000000000010010001101111010000100000000010

.logic_tile 18 6
000000000000000000000011000111000000000000001000000000
000000101010100000000100000000000000000000000000001000
001000000000010111100000000000000001000000001000000000
100000000000100000100000000000001000000000000000000000
110010000000001000000111100111001000001100111000000000
010000001001000111000100000000100000110011000000100000
000000000110000001100010100111001000001100110000000000
000000101110000000000000000000000000110011000010000000
000000000000000000000000010111100000000000000100000000
000000000000010000000011100000100000000001000000000100
000000101000000000000000001000001110000100000000000001
000000000110000000000000000001001111000000000000000010
000000000000100011100000011001000000000000100010000000
000000000000000001000011000101101011000000110000000010
110000001000001001100000001111111010111000110000000000
000000000000011101100011010111011010110000110010000000

.ramt_tile 19 6
000000000000001001100011110101111010000000
000000000000001001100010010000100000100000
001000001001011001100000000001011000000000
100000101110001001100000000000000000000001
110000000000000011100110000011011010100000
010000100000000000100111110000000000000000
000000001010001000000010010101011000100000
000000000001001001000010010000100000000000
000001000000001001000000000001111010100000
000000000000000011100011100101000000000000
000000000001000000000000000011011000000000
000000001100000000000000001101000000001000
000000101100100000000000001001011010000000
000000000000000000000000001101000000000000
110000000000100011100000000001011000000000
110100101000000000000000001001100000000000

.logic_tile 20 6
000000000000001111000111110011100000000001010100000001
000000000001010111000111011111101100000010010000000000
001000000000100000000111100101111110000100000010100010
100000000001011001000100000000010000000000000001100100
010101000000000111000111100000011110010100000100000000
010000100000000000100000000011011000010000100000000000
000000000001000001100000011000001100000000100100000000
000000000000001001100010100011001111010100100000000000
000000001000001111000000001001011000010110110000100000
000000000000010011000000001011111010010001110000000000
000000000000100011100111000111111010000010000010100010
000000000000000000100110010000100000000000000001000100
000000000000000000000110011001001101010000000000000000
000000001110000000000010000101001000100110000001000000
110000000000000001100111101111101011010111110000000000
100000100001010000000010000101011011011111100001000000

.logic_tile 21 6
000000001010001000000000000001101100000010000000000000
000000100000001111000000000000100000000000000001000001
001000000000000000000111000000000000000000000000000000
100001001100100000000100000000000000000000000000000000
010000000000011000000111100000011100000100000100000000
110000000000100001000000000000010000000000000000000001
000000000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000001000011100000000000001010000100000100000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000001000000000000000100000100
000000000000000000000100000000000000000001000000000000
000000000000000000000010000000011000000010000100000000
000000000001010000000000001111010000000000000010000000
000010000100010000000000000000011011010100100000000000
000000000000000000000000000000001001000000000000000100

.logic_tile 22 6
000000000011010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100001001010000000000010000000000000000000000000000
100001000000001111000011010000000000000000000000000000
110000000100000000000111000000011100000100000110000000
110000000100000000000000000000010000000000000000000000
000001001110000000000000000001111101111000000100000000
000000100000100000000011110111001011111101000000100000
000001000000011000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100000000000011000101000000000000000100000000
000000000000000001000100000000100000000001000000100000
000000000000000000000010000000000001000000000000000000
000000000001001001000100000011001001000000100000000000
000000000001000000000011111111100000000001110010000000
000000000000000000010010001111101001000011110000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000111010000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000010100000000000010000000000000000000000000000
000000000011010000000010100000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110001000000000000000000000000000001000000100100000000
100000100000000000000000000000001011000000000001000001

.logic_tile 24 6
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 2 7
000001000000100000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010001001100100000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000001001000011100000000000000000000000000000
000000001110100000000000001101100001000001010100000000
000000000001000000000000001001101110000001111000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000001001100001000001010100000000
000000000000000000000000001001001000000001111001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 7
000001100000000000000000001000000000000000000100000000
000010000110000000000000000011000000000010000000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000001000000000000000000011100000000000000100000000
000000000000000111000011110000100000000001000010000000
000000000000000000000011000000000000000000000000000000
000001001010000000010100000000000000000000000000000000
000000000001010000000000000000001100000100000100000010
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000001000000000000000000000000000000100000001
000000001000001111000011110001000000000010000000000000
001000000010010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010001000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000

.ramb_tile 6 7
000000001110000000000000000000000000000000
000000001010000000000000000000000000000000
000010001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001101010000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000010000000000000000000000

.logic_tile 7 7
000000001010000000000000000000011000000100000100000000
000010101100010000000010000000000000000000000000000000
001010100000000011000010000111000001000010110100100000
100001000000000000100100001011001010000001010000000000
010100001100000000000111100000011001010100000100000000
010010000000000000000000000111011010010000100001000000
000010100000000101100000001011101110111111100000000000
000001000000001001100000000111001110111110000000000000
000000000000000000000110000000000000000000000100000000
000000000001010000000000001111000000000010000000000000
000000000000000101000000000111111100000100000000000100
000000001100001111000011010000111111101000010011000000
000000000000001011100010000011100000000010110100000000
000000000000000111100110011101001110000010100001000000
000000000000001001000110000000011110000100000100000000
000000000000001011100000000000000000000000000000000000

.logic_tile 8 7
000000000000100011000011100001000000000010000100000000
000000000001001001100010110000001001000001011000000100
001000000000000111100111000000001110000110000110000000
100000000000000111000100001111000000000100001000000000
000000000000000111100000000111011101010111100000000000
000000000110001001100000000001011101000111010000000000
000000100000100011100000000000011011010000100100000001
000000000001010000100010001011001001010100101000000100
000010101111010001000010000101011110001101000110000000
000000000001010000000100000001000000001100001001000000
000000000000000000000111000101000001000001010110000000
000000000000000000010111111011001000000001111000000000
000011000100101011100111110011000001000010100100000010
000010100000000101000010000000001000000000011001000000
010000000000000000000011000111011111110110110000000000
000000000000001111000000001001111011111010110000000000

.logic_tile 9 7
000000000001001111100000001000001010000110000100000000
000000000011110011100000000101000000000100000000000000
001010001000101001000000010111011100010000000000000001
100001000000110111100010000000101011100001010000000010
000000100100101000000111110111111000001000000100000000
000000000001001111000110110001000000000000000000000000
000100000010001101000010001001100001000000010100000000
000100000000000001000011101101001110000000000000000000
000000000000000011100000000111000000000000100100000000
000000000000000111000000000011001011000000110000000000
000100000000000000000000000000011000000110000100000000
000100001101001001000010110001010000000010000000100000
000000000000000001000011111101101111000010000000000000
000000000000000011000110001101011101000000000000000000
110000000000100000000000000000001111010000100000000010
100000001101000111000010010011001111010100100010000000

.logic_tile 10 7
000100000110000000000010111101101100000000000000000000
000000000000001101000111000001101111000000010010100010
001000000000001000000111110111111100000000000000000000
100001000110000011000111100000100000001000000000000001
010000000000000111000111101011011100010111100000000100
010010100000000101000100001101111110000111010000000000
000000000001110111000011111001011101101001010010000011
000010100000110000100011011111011001110110100000000000
000001000000001111100010001000000000000000000110000000
000010100000001101000000001001000000000010000000000000
000000100000001000000110100011001010000010000000000000
000000000010001011000111110101011001000000000010000000
000000100000000001000110101000000000000000000100100010
000000000100000000000000000101000000000010000000000000
110000000000100000000011101000001010010000000000100000
100000000000010000000111101111001101010110100000000101

.logic_tile 11 7
000000000000010000000000000000011001000010000000000001
000000000000100000000011110000001001000000000000000000
001100000001010001100000010011000000000000000001000000
100100000000001101100011100000001101000000010001100001
010000000110000000000000000011101010010000000010100011
010000000000000111000000000000101110000000000000000110
000000000000010000000000000000001100000100000010000001
000000000000100001000000000000001101000000000010000000
000100000000001000000011100011100000000000000100000001
000100000000101011000000000000000000000001000000000000
000011100000000011100010000000011000000100000100000000
000011000000100000110000000000000000000000000000000000
000000001000000001100010000111100000000000000100000000
000000000000100000000000000000100000000001000000000000
000011000000100101000000011111011110000010000000000010
000111000001000000100011110101100000000000000000000000

.logic_tile 12 7
000010000000000111100111100000011101000000000100000000
000101001001001001000010110101001010000110100000000010
001000001101010111100010001000011110000010000000000000
100000000000000000100110100111011111000000000000000000
000000001010000001000111010001001000111111110100000000
000000000000010000100110111011011000111111010001000000
000000001011010001100000001001001101010111100000000000
000001000001011101000010110101101111001011100000000000
000000000000000000000110010011101110000001000100000000
000000001010001111000011101101100000000110000000000000
000100000000000001000010000001111101001001010000000000
000100100000000000000110001011111001000000000000000000
000000001001001000000010010101011001000100000100000001
000000000000000011000110010000101110001001010000100000
110010100000001001100110001111001010000100000100000000
100001000000001001100111111101110000001100000000000000

.logic_tile 13 7
000000000000000111100111110001000000000000000100100000
000000000001000111000111110000000000000001000000000000
001010000001000000000110101101111000011111010000000100
100001101110101001000000001111101010101111010000000000
010000001100000101100010010011011000000010000000000001
110000000000001111000011100000011001000000000000000000
000000000000000111100010100111111000111010110000000100
000000100000100101000000001111001010111001110000000000
000101000000000111000000011000000000000010000000000100
000000100000000000100010011101000000000000000000000000
000000001010110000000110000001011010101001010010000100
000010000000010000000100001101001001110110100000000100
000000000000000000000000000101100000000010000000000010
000000001110000000000010000000000000000000000000100000
110010100000000001000000000011001011000100000000000001
100001000000000000100010000000101101000000000000000000

.logic_tile 14 7
000000001001000011000011000011011110000010000000000000
000000000000000000100111110011101001000000000001000000
001010000000100111100010001011100000000000010000000000
100000000000011001100100001011101001000001110000000010
110000001110000111000011111001111000000010000000100000
000000100001010000000011010001101010000000000000000000
000000001010100000000110001000001110000000000110000000
000000001010000000000100001111001011010000000001000000
000000001010001001000011010000000000000000000000000000
000001000000001011100111110000000000000000000000000000
000000000100000000000010000000011010000000000000000000
000000000001010001000010001101010000000100000010000000
000000000000010001000000000001000001000000000001000000
000000000000000000000000001101001100000001000011100000
000100000000001000000000000000001100000100000000000100
000100000000000101000010000011010000000000000001000100

.logic_tile 15 7
000000100000100001000011101000000000000000000100000010
000011100001000000000100001001000000000010000000000000
001000100011010000000000001111111110000010000000000000
100011000100000000000010010111101110000000000000000000
110000000000000000000000000001011111000001010010000000
110000000010000000000000000011011100000000100000000000
000110100000010000000000000011011101001001010000000000
000101000001010000000000000001001111101001010001000000
000100000000000000000000001001011110010000100000000000
000000000000000001000000000011011100110000100000000000
000000000110100000000000000000000000000000100100000100
000000000100010001000000000000001001000000000000000000
000000001000011000000010001001011110000000000000000000
000000000000101111000100000011011100100000000001000100
000000000000001011000111001011011100000000000000000000
000000000000000101000110011111001000100000000001000000

.logic_tile 16 7
000000000000000000000010000000001100000100000100100000
000000000000000000000100000000000000000000000000000000
001100000110000000000000011000000000000000000100100000
100000100100000000000010011101000000000010000000000000
110000000100001000000000001101011111000111000010000110
110000000000001011000010001001111111001111000000000100
000000000000011001000000000000011010000100000110000000
000000000000101011000010000000000000000000000000000000
000000000110000001000000000101111111010000000000000000
000010100000010000010000000111001101110000000000000000
000001000100000001000000000000000001000000100100000000
000000000010000000000011100000001100000000000010000000
000001000001000011100110100101101011010000000000000000
000010100000100000000100000111001101001000000000000000
110000000000000000000111100000000000000000000100000000
100000000100000011000110001001000000000010000000000001

.logic_tile 17 7
000000000000000111100011100011111101111000110000000000
000000000000000000100111110101011101110000110001000000
001000000000010111100000001011001000010000000000000000
100010001000000111100000001111111110110000000000000010
010000001110000011100111101111011101101001010000000000
110010000000000000000000001011101111011110100000000001
000011000000001001000000000000000000000000000110000000
000010001001011011100000001001000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000100000000000000010010000000000000001000010000000
000100000110100101100011000001100000000000000101000000
000000001110000000100010010000000000000001000000000000
000000001010000001000000001101100000000000000011000100
000000000000011001100010010101001110000000010010000001
000001000110000000000011010000000001000000100100000000
000000000000000000000010000000001000000000000010000000

.logic_tile 18 7
000000000110001001100110001000001010000100000110000000
000000000000000011000000000011011010010100100000000000
001000000000100000000000000011001010000000000100000000
100000100000000000000000000000000000001000000000000000
010000000000000111100010010001000000000001010100000000
110000001000000000010010001111101010000001100000000000
000000000000000001000000010101001101010000100100000000
000000001010100000100011000000011100101000000000000000
000001000001000101000110001101111111111001010000000010
000010001100000101000110100101101110010001010000000000
000001000000110001100000000000001010010000000100000000
000000101000110101000000000001001100010010100000000000
000000000000000011100010100000000000000010000000000000
000010101000000000100000000001000000000000000000000000
110000100000100111100111000111011111100000000000000100
100000000000000001000100001011011110000000000000000100

.ramb_tile 19 7
000000001100000011100000000000011000000000
000000010000000000100011100000010000000000
001000000010000000000011110000011010000000
100000001110000000000010100000010000000000
010000000000000000000000000000011000000000
010100001000000000000000000000010000000000
000100000001100111000011110000011010000000
000000100001110000000010100000010000000000
000000000000010001000000011000011000000000
000010100001110000100011100011010000000000
000000100000001000000000000000011010000000
000000001110000011000000000011010000000000
000000001010000000000000000000011010000000
000000000000000000000000001011010000000000
010010000000000000000000000000011000000000
110001000000000000000000000001010000000000

.logic_tile 20 7
000000000000000101000000001001000000000000000000100000
000000000000001011000010010101001110000001000001100100
001000000000000000000011101000011110010000000000100000
100010000000000000000100001001011100010110000001000010
010000000000000000000111100000011111010100100000000000
110000001010000000000000000000011101000000000000000010
000000000000001111000000000011000000000000000110000000
000000000010011001000010010000100000000001000000100000
000000001000000111000111000101111100101110000000000000
000000100000000000000110000001011001101101010000000010
000100100001000000000111010000011100000100000100100000
000100000000000001000011110000000000000000000000000000
000000000100100001000000000011000000000000000110000000
000000000101010000000000000000100000000001000000000000
110000000001010000000110101000000000000000000100000000
100001000000000000000010001101000000000010000000100010

.logic_tile 21 7
000000000001000001100000011000000000000000000100000000
000000000000100000000010000111000000000010000000000000
001001001000001000000000000000000000000000000100000000
100100000000011101000000001011000000000010000000000000
010001001010001000000111100111111010101111010000000000
110000100000000001000100001111001110101011110000000000
000000000000001000000000001011100000000000010001100000
000000001010001111000000001011001000000010110001000000
000000000000000001000111000111101100001110000100000001
000000100000000000100100001001000000001001000000000000
000110101010000000000110100000000000000000100101000000
000000000000001001000100000000001111000000000000000000
000000001111110001000010011000001011010000000010100000
000000000000100111000111000001001100010110000010000100
000001000000000011000000000000000000000000000100000000
000010100000000011000000000111000000000010000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
001001000000000111000111101000000001000000000100000000
100010100000000000000100001111001000000010000000100000
110000100110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000100100000100000000000001011100001000000100100000000
000001000111010000000000000001101001000001011000000010
000000000000000000000000000000000000000000000000000000
000010000110000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001110000000000011100000000000000000000000000000

.logic_tile 23 7
000000000000000000000000001011101110000011110100000000
000010001010000000000000000001111101100011110001000000
001000000001001000000000001001111000000110010100000010
100000000000101111000011111111101100000110100000000000
010000000000000000000111100000001100000000100100000100
110000000000001111000100000000011110000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000011100110110000000000000000000000000000
000011000000000000000111010000000000000000000000000000
000000001010000101000010000000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
000000000000000000000000001000000000000000100100000010
000000100000100000000011110011001010000000000000000000

.logic_tile 24 7
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001110000000000000001000
001000000001010000000000000000000001000000001000000000
100000000000100000000000000000001100000000000000000000
010000000000000000000110000111001000001100111110000000
010000001110000000000000000000100000110011000000000000
000000000000000000000000000101001000001100110110000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000001010000000100010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000001000000000000000000000000010000111000001
000000000000000001000000000000001000000000000000000000
001010100000000000000000000000000000000000000000000000
100001001010000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000100000100000000
100000000000000000000010100000000000000000000000000001
010100000010000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000000000110000000
000000001110000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111000000000001000000000000000110000100
000001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000110

.logic_tile 4 8
000001000000000000000000000111001010000100000101000001
000000100000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000100001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000010100010
000001000000000000000000000000000000000000000001000100
000000000100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000010000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
110010100001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000001000100000000000011100000000001000000100110000000
000000000000000000000100000000001111000000000000000010
001000000000010000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000100000000000000111100000001110000100000100000001
110000001010000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010101110000000000000000000001000000100000100000000
000011100000000000000000000000010000000000000010000000
000000000000000000000000001000000000000000000101000100
000000000100000001010000001111000000000010000000000010
000000000000000000000000001000000000000000000110000000
000000000100000000000010000011000000000010000010000000
110100000001010101100011100111111001000010100000000000
100100000000100000100010000000011011001001000000100000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000000101010000000000000000000000000000000
000001001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000011100000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000110100000100000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 7 8
000000000100100111000000000000000000000000100100100000
000010100001000000000000000000001110000000000000000000
001001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001100000000000000000101100000000000000100000000
110000100000100000000000000000100000000001000000000100
000000000001000000000000011000000000000000000100000000
000000000000100000000011100011000000000010000001000000
000000001010000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000010000000
000000000000010011100000000000000000000000000000000000
000010100100000000100000000000000000000000000000000000
000100000000010011000111000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000011001010000000000010000000001000000000000100000000
000001001110000000000110011001011111010000000001000000
001000000000010101100000010111001000000000000100000000
100000000000101001100011010000011001100000000001000000
000000000000000011100000001111101011000110100000000000
000000000000000011000000000011101111001111110000000000
000000000000010011100011110101100000000000000111000010
000001001000100000100111100000000000000001000001000010
000010000001000111100010000000000000000000000110000000
000001000000001001010000000101000000000010000010000000
000010100000001111100000001001111001101111010000000000
000010100000000111010000000011101110010111110000000000
000000000000000001000110101101101101101100000100000000
000010100000000000000100001101111110001100000000000000
110110100000010101000010100011001001100000000100000000
100101001100100001100110000011011000101001010000000010

.logic_tile 9 8
000001100000000001100111101011001000000010000000000000
000000000000000000000111110101011010000000000000000000
001000000000011111100011110111001111000010000000000000
100000001100000001000111011111101011000000000000000000
110000101000000011100011111111111001000010000000000000
010101100000101111000010001101001100000000000000000000
000000000000100011000111110111101101010000000000000000
000000000000010111000111100101001111000000000000000000
000000000000101011000000010001111101000010000000000000
000000100000000001100011011001111101000000000000000000
000010100000001001000010000000000000000000100100000000
000000001000000011000111100000001110000000000000000100
000000000010100111000011111001001011100000000000000000
000000000000011011100011110001011111000000000000000000
000000000110100111000110011001101011000010000000000000
000000000001011001100010000101111100000000000000000000

.logic_tile 10 8
000100000110000101000000011001000000000000000111100010
000000000001010000000011000001001011000000010000000000
001010000000000000000000000001111011111110110000000000
100001000100001011000010011111101101011110100000000000
000000000000001111000110110101000000000011110101000000
000000000000000111100111000101001111000010110000000000
000010100000010001100000011111000001000000100100000000
000001001110110000100010010011001110000000110000000000
000000000000000111100000001101111100110111110000000000
000000000110000000000000001001111001111001010000000000
000000000110011101100010001011100001000000100100000000
000000000000000001000010011111001110000000110000000000
000000000000000001100011001011101101101111010000000000
000000001111000000000110001001101101010111110000000000
110100000000000000000000010000000000000010000000000001
100100000000000001000010001101000000000000000000000001

.logic_tile 11 8
000000001100100000000010100101001001000100000000100000
000000000000010001000000000000111010000000000000100001
001000000000000101000111001000000000000010000000000001
100000001010100000000110100001000000000000000000000000
110000001000101111000010000000000001000010000000000001
010010100001000101000010000000001001000000000000000000
000000000001100011100000001000000000000000000100000000
000000000001010111000000000111000000000010000000000000
000001000100000000000110010000000000000010000000000001
000000100001000000000011100001001010000000000001000000
000110100000000000000000011011101110101011110000000000
000101000000000000000011001001101101111001110000000000
000000001010100111100000000101101010111000110000000010
000000000000010000000000001101001000110000110000000101
000000100110001000000000000000000000000010000000000000
000000100000000001000000001011000000000000000010000001

.logic_tile 12 8
000000000000000011000000000000000001000000000000000000
000000000000000000100000000011001110000000100000100000
001010100001001000000000000000000000000000100100000000
100000001010010111000000000000001110000000000000000001
010000001011100000000011100000001110000100000100000000
110000000000000000000100000000010000000000000000000000
000000100000000000000111000000000001000000100100000000
000011100110000000000000000000001110000000000000000010
000000100000001000000000011000000000000000000100000000
000000000000001001000011001011000000000010000000000000
000000101010000001000000010001100000000000000100000000
000000101000000000100010110000000000000001000000000010
000001000100000000000010010001011100111110000000000000
000000000000000011000010111111001101111111100000000000
110000001010101111100000000000011010000100000100000000
100000000000001101100000000000010000000000000000100000

.logic_tile 13 8
000000000000001001000000000001000000000010000000000010
000000000001011111100000000000000000000000000010000000
001010101101010000000111100000000000000000000000000000
100000000001110000000100000000000000000000000000000000
110000000000011000000000000000000000000000000000000000
110000001101101011000000000000000000000000000000000000
000100000001001011100011100000000000000000000000000000
000100001010101111100000000000000000000000000000000000
000010100000010001000011100011011010010100000110000000
000000000000000000000000000000101000100000010000000000
000010101000000000000011101000011111000000100100000100
000001000000001001000000001001001101010100100000000000
000100001000000000000111101101001111000100000001000000
000001000001010001000100000011001010101100000000000000
000001000000001001000000000101100001000001010000000000
000000100000100101100000000011101110000001100000100000

.logic_tile 14 8
000000000000000000000000000111011111000100000000000000
000000000000000000000000000000001010001000010010000000
001010000000000001100000001111011100000000000000000000
100000100100100011100010010001110000001000000000000000
110000000001010000000010001101100001000000010000000000
010100000000100000000100001111001110000010110000000010
000010001111001101000000000011101010000000000100000000
000000001101100111000000000000010000000001000000000000
000000000000000000000000001111100000000000000000000110
000000000000000000000010000101000000000001000000000001
000001000000101000000011110011111000000000000100000000
000000101100000101000011110000010000000001000010000000
000000000001001000000010001000011100000000000101000000
000000000001110011000000000011010000000010000000000000
000010100100010011000010000011111000000000000100000000
000001100000100011100000000000000000000001000010000000

.logic_tile 15 8
000000100000100000000111001011001011000010100000000000
000001000001010000000100001011111000000010000000000000
001000000000001101000110100000000001000000100101000000
100000000000000011100000000000001111000000000000000000
110100000000000000000000001000001001000000000000000000
010000000000000000000010110001011101000110100000000000
000000000000000000000111110000000000000000000101000100
000000000000101001000010100011000000000010000000000000
000000000110000001000110100011111010000000000000000000
000010101100001001000111110000100000000001000000000000
000110000000000000000010100101100000000000000100100000
000000001010100000000110000000100000000001000000000000
000111101010000000000110100001100001000010100000000000
000010001101010000000000000011001111000000100000000000
110000000000000101100010001111101111100000000000000000
100010100000000000000010001001011011000000000000000000

.logic_tile 16 8
000000000000001000000110000111101010110000000000000000
000000000000001111000110000011111010000000000000100000
001001000010001111100110010001000001000000100100000000
100000100001001001100111100000001010000000000000000001
010000001001000001000111111001011111110011000000000000
110000000000000000100110001101101010000000000000000000
000011100000001001100111101000000001000000100100000001
000001000100000101100000000001001010000000000000000000
000001000010001000000110101011111001100010000000000001
000000100000001001000000000111011000001000100000000000
000010001110000011000110111000011000000000000100000000
000010100100000000100010000101010000000010000000000000
000000000000000000000000011001001110100010000000000000
000000000000000000000010100101111001000100010000000000
000100000000000011100000000011101101100000000000000000
000100000111011001100010011011101101000000010000000010

.logic_tile 17 8
000000101010000101100111001000000000000000000111000000
000000000000000000100000000101000000000010000000000101
001010000111010011000010100000000000000010000000000000
100001000110000101100000001001000000000000000000000000
010010000000000011000011000000000000000000000100000100
100001000000000000000000000101000000000010000001000001
000000000000000001000000000000000000000000000100000000
000000000110100000000000000001000000000010000001100001
000000001010001000000000000001100000000000000110000001
000000000000000001000000000000000000000001000011000100
000010100110100000000000000011100000000000000101000000
000100100100010001000000000000000000000001000001000111
000110000001010000000000000000000000000010000000000000
000000000000100000000000000000001011000000000000000000
000001000000001000000000001001101101100010000000000000
000010101000000001000000001001001110001000100000000000

.logic_tile 18 8
000000000000000101100000010011100000000000001000000000
000100000000001111000011100000100000000000000000001000
000010000001100000000000000111000000000000001000000000
000000001110110000000000000000101101000000000000000000
000000000000001000000000000101101000001100111000000000
000001000000000111000000000000101101110011000010000000
000000100100001000000000010011001000001100111000000000
000000000000001111000011110000101010110011000010000000
000000000000000000000111100011001000001100111001000000
000000000000000000000110000000101001110011000000000000
000000100000000000000011100011001001001100111000000000
000000000000000000000100000000101010110011000000000010
000000000000000000000111100001001000001100111000100000
000000001010000000000000000000001101110011000000000000
000101100001000000000000000001001000001100111000000000
000001001010100000000000000000001101110011000010000000

.ramt_tile 19 8
000000000000000011100000000101111110000000
000001000001000000000000000000110000000000
001000100110000000000111100111111100000000
100000001010001111000000000000010000000000
110000001110100001000000000001011110000000
010000000011010000000000000000010000000000
000001100000101000000011100111111100000000
000010100001010111000011100000110000000000
000000000000000000000000001101111110000000
000000100001010111000011100011010000000000
000010000000101000000000011101111100000010
000000000011001011000010010111110000000000
000000000000000000000000000001111110000000
000000100001001001000000000101110000000001
010000000000000111000011110011011100000000
010000000100000111100110010111010000000001

.logic_tile 20 8
000000000000001000000000000101011110000000000100000000
000010101000001111000000000000010000001000000001000000
001001000000101000000111010000011000010000000100000000
100010100001001101000011010000001010000000000001000000
010000000000000000000111101001101100110000000000000000
110000001101000111000100000111101100110000100000000000
000000000000000000000010000011111000001101000000000001
000010000000000000000000001111010000000110000000000100
000010000000001001000000000101000001000000000110000000
000000000000000101000000000000001101000000010000000000
000000000000000011100000010101100001000000000000000000
000000000100000001000011100000101100000000010000000000
000001100000000000000000010000001010000000000100000000
000010000000000000000010000001000000000100000001000000
110001000110110001100000000000000001000000000100000000
100010100001111111000011110101001110000000100001000000

.logic_tile 21 8
000000100000000111100000000101100000000000000000000000
000000001110000000000000000111000000000010000010100001
001000000000000011100000000000011010000100000100000000
100000100010000011100000000000000000000000000001000000
010000000110000111100111101111011001100000000000000000
110000000000001001000100000001001101000000000000000010
000010101100101001000000001011111000101000000000000000
000000000000001011100000000001101000011000000001000000
000001000000001011100000000000000001000010000000000000
000000100000000011000000000101001101000000000000000000
000001000000010000000000010000000000000000100100000001
000000100000000000000011000000001010000000000000000000
000000000000001001000000000000001100000100000100000000
000000001010100011000000000000000000000000000000000100
110010001010001000000000001011011001101001010000000001
100000000000000001000011101111001110110110100010000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010001010100000000000000000001100010000100010000000
100001000000000000000000000011011010010100000000100000
010000000000100101100111100000000000000000000000000000
110000001011011011000100000000000000000000000000000000
000000000000000101100000000000001010000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000000011110000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000111000000001011111101010100000000000000
000000000000000001000010000111101100011000000000000000
000000000000000101100000000000000001000000100110000000
000000000000000000000011110000001010000000000000000000
110010000001111000000000000111000000000001110000100001
100000000000001111000000000011001111000000010000000010

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100010000010100000000000000000001111000000000000000000
010000000001010000000011100000000000000000000100000000
110000000000100000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001011000000000010000000100000
000010100000001000000011000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010001100101000000000000000000000000000000000000000
100000000001011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000011100000000000000110000011
000011000000000000000000000000100000000001000010100100
001000001100000000000111000111011000000100000000000101
000000100000000000000100000000100000001001000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000001100000000000000000001110000100000100000001
000001000010110000000000000000000000000000000000000100

.dsp3_tile 25 8
000010000001000000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000001011010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000010100001010000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100100000000000010100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000011101000100000100000110
000000000000000000000000000000001101000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000001000000111100000001000000000000000000000
000000000000000001000000001101010000000010000000000000
001000000000000101100011100000000000000000000000000000
100000001110000000100000000000000000000000000000000000
110000001100000000000110101001111000111101110000000000
010000000000000000000100001101011000111100110000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000101000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
110110000000000000000000000000000000000000000000000000
100101000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000001000000000000000000000000000000000000000000
000010000110100000000000000000000000000000000000000000
001010000000000000000000000101000000000000000100000000
100000000110000000000000000000000000000001000000000100
010000000000000011100000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000001101000000000000100000000001000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010000000000000000000000000000101
000001000000000000000000000000000000000000000000000000
000011000000000000000011010000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000100

.logic_tile 4 9
000000000000000000000000000101100000000000000100000000
000000000001000000000000000000100000000001000011000000
001000000000001000000111100000000001000000100100000000
100000000000001111000000000000001110000000000000000100
010000100000000000000110000011000000000000000000000000
100001001101000000000000001101100000000010000011000000
000000000001000000000000010111011100000000000000000000
000000001111110000000011000000110000000001000000000000
000000100001000000000110100000011000000100000110000000
000001101000000000000000000000010000000000000000000101
000001000000010000000000000111011100000000000001000100
000010100000100000000010111011110000000100000000000000
000000000000000000000011010000001110000100000100000000
000000000000100000000111100000010000000000000010000101
000010000000001000000000000001100000000000000101000010
000000000000001111000000000000000000000001000001000000

.logic_tile 5 9
000100101000000000000000000000000000000000000000000000
000001000000001001000011101111001011000000100010000000
001000000000000000000000000111000000000000000100000000
100000000000000011000000000000000000000001000001000000
010000001000000111000110100000000001000000100110000000
010000000000100001000000000000001000000000000000000000
000000000001011000000000000001001100000110000000000000
000000000010000111000000000111010000001010000000000000
000010000000000000000111111101001101000001010000000000
000001000000000000000010111111011101011111100000000000
000001000000001000000000000111100000000000000100000000
000010000000000001000010000000000000000001000001000000
000000001110001001000110000111000000000000000100000000
000000000000000111000010010000100000000001000000000010
000000000110000001000111100011101011101111010000000001
000000001000000000010000000101001010000001010000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100110100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000100000010000000000000000000000
000100000100000000000000000000000000000000
000000001010000000000000000000000000000000
000011000000010000000000000000000000000000
000011000000100000000000000000000000000000

.logic_tile 7 9
000110000000000000000000000000001110000100000000000000
000001000000000001000000000001000000000010000000000000
001000000001110000000000000101000000000000000000000000
100000001001010000000000000111000000000011000000000000
000010100000001111100000000000001010000100000101000000
000010001000000011100000000000000000000000000000000000
000000000000010000000000001000000000000000100000000000
000010100000100111000000000101001110000010000000000100
000000000000000011000111000011101110000100000000000010
000000000000000000100000000000100000000001000000000000
000000000000000000000111000111100000000001000000000000
000000000001000000000100000011101101000010100000000000
000000101001010111100000000111011110000100000000000000
000001000000000001100000000000010000000001000000000000
110000000000000000000111100111000000000000000100000000
100000000000100000000011110000000000000001000011000010

.logic_tile 8 9
000110100000000111000011101111000000000000000010000000
000001100000000000100110001001100000000010000000000000
001000000010001000000011110000000001000010000010100100
100000000000001101000111100000001110000000000010000100
010000100100000000000000000000000000000000000100000000
010000000010000111000000001111000000000010000000000000
000010100000000000010000001011111000111001110000000000
000001000000100000000000001011001001110111110001000000
000100000000000000000000000001001010000100000000000000
000000000100000000010011110000000000000001000000000000
000010100010111001000011100000000001000000100000000000
000001000000010111100100000101001100000010000000000000
000000000000000000000110100111000000000000000100000000
000000000110000111000010000000000000000001000010000000
000000001010000001000000000011011111000000000000000000
000000000000000011100000000000101001001000000000000100

.logic_tile 9 9
000000000110001000000011010011101110111101100000000000
000000000000001001000011010111001101111110100000100000
001000000000000000000000000101011101000000010000000000
100000000000000000000000001011011101000110100000000000
000000100101000001000000010101011010101111110000000100
000001001100000000000010101011101100001111010000000000
000010000001111001000010001000011010000010000000000010
000001000000111011100000001111010000000000000000000001
000000000000001111100010000011011111111100010000000100
000001000111010011000011110001011010111100000000000010
000001001000010111100111100000000000000010000000000000
000000100000000000100111100000001011000000000010000000
000000100001011011000000000001000000000000000100000000
000001000110100011100000000000100000000001000001000000
000000000000000000000000000000001000000100000100000000
000000000000000000000010000000010000000000000001100001

.logic_tile 10 9
000000000000100111100110000101111101000010000000000000
000001000000001001100010000101101100000000000000000000
001000001010100111000111010000000001000000100100000000
100001000001000000100111010000001110000000000000000100
010010000000001111000111010000001010000100000100100000
010001000000001111100011100000000000000000000000000000
000010101000000001100110100111001110000010000000000000
000001000000000000000011110001011111000000000000000000
000100001000101000000110001011111111011110100000000000
000000000000000001000100001101111101101111110000000000
000011100000001111110010010001011001000100000000000000
000010000000000011000011001101011000000000000000000000
000000000000111001000111100001101111010111100000000100
000000000000000101100011101101101110001011100000000000
110010100000000101100000010011011010100000000000000001
100000000110000011000010111001001101000000000000000000

.logic_tile 11 9
000000000110000000000011101011001111111011110100000000
000000000000000000000000001001011111111111110000000000
001100000001110000000000010000000001000010000000000000
100100100110000000000010110000001010000000000000000001
000000000110001011100000011111000000000000000000000000
000010100000001011100011010011000000000011000000000000
000000001010000000000000000111000001000000100000000000
000000000000001111000010110000001100000001010011000000
000000001110001001000000000111111010000001000110000000
000000001110000111100011010101110000000110000000000000
000000000000101001000011000011000000000000000110100100
000000001000011111000100000000000000000001000000000000
000000000010001111000010000001001011111111010000000000
000000000000001011100111001111101110101011010000000000
110011100001000001000110011011000000000000010100000000
100000000000100000010010001011101011000000000000000000

.logic_tile 12 9
000000000000000011100010001101111110110111110000100000
000000100000000001000000001001111000110001110000000000
001000001000010001000000001001001110010111110000000001
100000000000001001100011101101001001011111100000000000
110000001110000001000000000000000000000000100110000000
110000000000000000100011110000001010000000000000000000
000100000000100011100000000011011011111100010000000000
000100000110000000100010000011101000111100000000000000
000000000110000001000000000101000000000000000100000000
000000000000000000000011100000100000000001000010000000
000110000100000000000110100000011001010000000000000000
000100001010000000000010010000001101000000000001000000
000010001010100001000110000001000000000010000000000010
000000000001000000000000000000000000000000000001000000
110100001100100000000000000001011101011111110000000000
100100100001010000000010010001011011010110110000000010

.logic_tile 13 9
000001001000001111100000010000011010001100110000000000
000000000000000011100010000000001011110011000000000000
001000000000011001000000010001101010010100000101000000
100000000000001011100011100000101100001000000000000000
000000001010001001000110000001101100001000000010000000
000000001011011001000000000001010000001110000000000100
000001100000100000000011111011000000000001000100000000
000000001110000111000111011101000000000000000000000000
000000000001011001000111000001011001010000000000000000
000000000100100001100100000000001011100001010010000000
000011100000000000000000000000011001010000000110000000
000010000000000000000000000000001011000000000000000010
000000000001001000000010100000001010000100000000000000
000100000000001001000000000000001001000000000000000100
110110000001110000000111100111101110001000000000000001
100001000000110000000000000111110000000000000000000000

.logic_tile 14 9
000000000000010111100011100101111110000000000000000100
000010000000101001100100000000100000000001000000000000
001001001100011101000000011000000000000010100100000000
100010000000101011100010010101001001000010000000000000
110000100001011101000000011111011101100000000000000011
110011100000101001100011001111101110000000000010000001
000000000110101111000111101101111110100000000011000011
000000000011000111100011011011101111000000000000000001
000001000000010000000000001001100001000001000000100000
000000000000100000000000000001001101000011100000000000
000001000000010111000111110000011011000000000000100010
000000100100100000100111000001001110000100000000000000
000000000000000000000111101101001010101001010000000000
000000001000000000000110001001101000101000010000000000
110011100110001001000111100000001011000100000011000000
100000000000000001100100000000001110000000000001000000

.logic_tile 15 9
000000000110010001100111001111001000111000110100000000
000000000010101101000110101111011001111101110010000000
001101100000000000000010111001100000000001000000000000
100010100000000000000010001001100000000000000000000000
110010100000001001100000001101001100010111100000000000
000000000001011001100010011101001110001011100000000000
000000000001110111100010101000000000000000000010000000
000000000010110000000100000011001000000000100000000010
000101100010000101000110000000000000000000000000000000
000010000110000000000100000001001111000000100010000000
000000000001000101000010000101101110000110100000000000
000000000001110000000100001101101111001111110000000000
000000000100001001100110101011101100000000000000000000
000010100000001101100011110111111010010000000000000000
010010100000000001100111000000000000000010000000000000
110001000000000000100000000000001101000000000000000010

.logic_tile 16 9
000000000111011011100110010000001110000100000101000001
000000000010001001100110010000000000000000000001000000
001000001010101001100000001011101000100010000000000000
100101000000011001100000001111111010000100010000000000
110001001010001001100011110011011000001110000100000000
000000000000001001000110011111000000001111000000100000
000001000000101000000000000001011000000010000000000000
000010000010000001000000001001001011000000000000000000
000000101000000111000000000001111111110011000000000000
000001000000000000000010011011001000000000000000000000
000000000001011000000111011101001010100000000000000000
000000001010001001000110000101101001000100000000000100
000001000000000000000110000001000000000000000100000100
000010000000000001000000000000000000000001000001000100
000000100001010000000000001000011100000110000000000000
000000001100000011000011001011000000000010000000100000

.logic_tile 17 9
000000000000101011100000010011001011000000000000000000
000000000000010001000011010000111000000001000000000000
001000100000101000000010000011101101000000000001000000
100001000000000011000100000000001001100000000000000001
110000001100101111000010000000000001000010000000000000
110000000001010011100110000000001110000000000000000000
000001100001000000000110000001000001000011000000000000
000010000010000000000000000101001110000010000010000000
000010100000100000000011100111001100110000010000000011
000000000100000111000011101011011010100000010000000000
000010001110001101100000000111001010000010000000000000
000011100000001011100000000000011000000000000010000000
000000000000001011000010000000000000000010000001000000
000000000001000001100000000000001001000000000000000000
110000000111001001100000001101100000000010000100000000
100100000000100001100000000011100000000000000000100000

.logic_tile 18 9
000000000000000000000000000101001001001100111000000000
000000001010000000000000000000001111110011000010010000
000000001001100000000110100111101001001100111000000000
000000000110110000000100000000101111110011000000000100
000000000000001000000000010101001001001100111010000000
000000000000001101000010110000101100110011000000000000
000010100000010000000000010011101001001100111000000000
000000000100110000000011100000001101110011000001000000
000001000110100111000000000111001001001100111000000100
000000100001000000000000000000101100110011000000000000
000000000110000000000111100111101001001100111000000000
000000000000001001000100000000101011110011000010000000
000001000000000000000000010001101001001100111000000000
000010001010000000000011110000101100110011000000000001
000000101010000000000010010011101000001100111000000000
000110100000100000000110010000001100110011000001000000

.ramb_tile 19 9
000000001100000000000000000000000000000000
000010000000000000000000000000000000000000
000010000001100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 20 9
000100001000000011100000010101111001010110110000000000
000000000000000101000011011101001011010001110010000000
001000100001000111100010101001111001000010000000000000
100000100000000101000010101011101111000000000000100000
010000001000000101000010000001111100000010000000000000
010010101101110000000011010001101010000000000000100000
000010000000101000000010000000001100000000000100000000
000000000111001111000010001101010000000100000001000100
000000001000000000010010110001000000000000000000000011
000000000100001111000011101111000000000001000000000000
000000100000100011100110000000000001000010000010000000
000000000001000000100000001011001011000000000001000000
000000000000000000000011000101000000000000000101000000
000000000000000000000100000000101100000000010000000000
110010101000101000000000011000000000000000000101000000
100001000000001111000010000111001011000000100000000000

.logic_tile 21 9
000000000001000000000111101000000000000000000100000010
000000000000100000000010010001000000000010000000000000
001000001010000000000000000111000000000000000100000000
100100100100100111000000000000000000000001000000000010
010000000000100000000000000001000000000000000100000000
010000000001001001000000000000100000000001000010000000
000100000000000001000000000011000000000000000100000000
000000000010000000000000000000100000000001000010000000
000000000000000000000110110111001011101011010000000000
000000000000000000000011011111001010000111010000100100
000010100000000000000000000101100000000001000010000100
000000000000000000000000001111001110000010100000000010
000000000001101011100111100000001100000100000101000000
000000000000111011100111000000010000000000000000000000
000000100000000001000000000111100000000000000101000000
000000000010000000100000000000000000000001000000000000

.logic_tile 22 9
000000000000010000000000000101100000000000000100000000
000000000000100000000011010000000000000001000000000001
001000100010001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000000001000000000000000100000000
000000000000010011000000000000100000000001000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111100000000000000110000100
000000001000100000000000000000000000000001000000000100
000010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000001000000000001100000000001000000000000
000000000000010000000000001011000000000011000000000001

.logic_tile 23 9
000010000000000111000110000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100100001000000000000000000000000000000000000000000000
000000100001000000000000001111001100111001010100000010
000000000001100000000000000101001101110000000000000000
000000000000000111000111001000011111000010000100000010
000000000000000000100110001101001111010110000000000001
000010000000000111100110101001000000000001000100000010
000001000000000000100010001101000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000011001000000010000000000000
000000000100001011100000000111110000000111000000000000
000000000001100011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 24 9
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000100100000000
100000000100100000000000000000001001000000000010000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010100000000011000000000000000000000000100100000000
000001000000000000000000000000001101000000000000000000
000010100000000111100111100000000001000000100100000001
000000000000000000110100000000001010000000000000000000
000000100000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000010
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000001010000000000000000000000000000000100000000
100000000000000000000000001011000000000010000010000000
010000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001111011110110111110000000000
000000000000000000000000000011111110111001110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 2 10
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000001111100000000011010000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000011000000000000000000000000000000000000000
100001000000100111000000000000000000000000000000000000
010010000000000000000010000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000010000000000000000010000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000001000011101010010100000000000
000000000000000000000000000101011000000010000000000000
000100000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000001000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
001000000000010001100000000011001110000100000010100000
100010000000100011000011110000110000001001000001100010
000010100001010000000000001000000000000000000010000001
000000000000100000000000001011001000000000100010000101
000010100000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000011010000010000000000010
000000000001010000000010000000010000000000000000000000
000010100000000000000000000001100000000000000100000000
000000000000000000000010000000100000000001000000000000
000010100010000000000010000001100001000000000010000010
000000000000000000000000000000001101000000010010000011
000000000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000

.logic_tile 5 10
000000000000001111100111110101001000000000000000000000
000000000000001111100011110000010000001000000000000000
001010001001010000000000000001111100100001010001000001
100001000000100000000011100001101110111011110001000000
110000000100001111000011101001001110000100000010000000
100000000000000011000100001101010000001101000000000001
000000000000011000000010100101001000001000000110000000
000000000000001101000000001011110000001101000000000000
000100000000000000000111100000001100000000100101000000
000100001010000000000000000001011111010100100000000000
000000000001010000000000001000001010000100000000000000
000000001100100001000011100101000000000010000010000000
000000000000001000000110010000011011000100100000000000
000000000000000001000011000000001111000000000010000000
000110000000000000000111000011100001000000000001000010
000101000110001101000000000000101110000000010011000111

.ramt_tile 6 10
001001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100001110000000000000000000000000000
000000001000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000100001010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 10
000000001001000000000000000111000001000000001000000000
000010000100100101000000000000001101000000000000000000
000000000000000000000000000101101000001100111000000000
000000000001010000000000000000000000110011000000000100
000000000000000101000000000111101000001100111000000010
000000000001010000000000000000000000110011000000000000
000000000000011001100000000000001000001100111000000000
000000000000011001100010100000001111110011000000000000
000000100001010000000000000000001000001100111000000000
000001000000000000000000000000001000110011000001000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011000000001010110011000001000000
000000100000000000000000010000001000001100111000000000
000001100000101111000011100000001010110011000000000000
000010100000001000000000000000001001001100111000000000
000001001001000111000000000000001011110011000000000010

.logic_tile 8 10
000001000000000111100110110000001011010100000100000000
000010000000000000100011111001001110010000100000000100
001000000000000111000000010000000001000000100000000000
100000000001000000100010101111001000000010000000000000
110000000000000111000010100001000001000001110100000000
100000000000100111000111101001101011000000010000000100
000000000000010000000110100001011000010000100101000000
000000001000100001000100000000111011101000000001000000
000001000111010000000111000011111000000100000000000000
000010100011000000000000000000000000000001000000000000
000010100001010001000000001101001010010111100000000000
000010000000100000100000000111011101000111010000000000
000000001000000000000000010001111010000100000000000000
000000100001010000000011010000000000000001000000000000
000110100001010101000000001000000000000000100000000000
000001000000001001100000000001001000000010000000000000

.logic_tile 9 10
000000000000001101100010110001011010111001010000000000
000000000010000011100111110001101001110110010001000000
001010000110101101100000011000001101000110100000000000
100001100001001011000011110111001100000000100000000000
110000000000000101000110000001101011000000000000000000
010000000010000111000011100000011000001001010010000000
000000000000001001100000000011111101111001110000000000
000000000000000001000000000001011111110101110000000000
000000000000000001100011010000001100000010000000000000
000000000010000001000011101111000000000000000000000000
000010100010000101100000010111111001010000100000000000
000001000000011001000011100101111111100000100000000000
000000000001010000000010101000000000000000100100000010
000000001110000000000000000101001011000000000000000000
000000100000001000000111100000001010000000000100000000
000011100011011111000110011011000000000010000001000000

.logic_tile 10 10
000100000001000001100000011000000000000000000110000000
000000001000100000000011110101000000000010000000000000
001110001000000011100000011101001111101111110000000000
100100001111010101010011101011001100010110110000000000
010000100000001111100110000011101101011111110000000000
010000000110001011000000000011001111001111010000000000
000001000001000111000000000000011000000000000000000000
000000100000001101100011100101010000000100000000000000
000000000000000001000000001001011011011101000000000010
000000000000000001100000000011011000111110100000000001
000000000000001101100110001000011110000000000000000110
000000001001011111100111111011000000000010000000000000
000000000001000011100000001111111010100001010000000000
000000000000000000000000001011001011110111110000000010
110000100110001101100110000000000001000000100100000000
100001001010001111100100000000001000000000000000000001

.logic_tile 11 10
000000001110000000000010000011000000000000000100000000
000000100000000000000100000000101010000000010000000000
001010100000000000000111110101001100000000000100000000
100000000100000000000111000000010000001000000000000000
000000001010000111010010000000001110000000000100000000
000000000000000000000000000101010000000100000000000000
000011001110000000000000000101001111000000000000000010
000000001110100000000011110111111011000000010001000000
000000000000000101100110100001111100000000000010100000
000000000000000000000010000000100000001000000001000100
000011101011000011000000000101011110000000000100000000
000010000000100000110000000000010000001000000000000000
000000000000000000000010011001011111010111100000000000
000010100000000111000010101001111110111111010000000000
110110100111010001000110100000001010010000000100000000
100101000001100000100011100000001100000000000000000000

.logic_tile 12 10
000001100110000101100010000011000000000000001000000000
000010100000000000000000000000001011000000000000000000
000000000000001000000110100011101001001100111000000000
000000000001000111000000000000101001110011000000000000
000000000000001000000110010101001000001100111000000000
000010000001010101000110100000101110110011000000000000
000010100001000101100000000011101000001100111000000000
000000000010100000000000000000001010110011000000000000
000000000001010001000000000001001001001100111000000000
000000000001010000000000000000101110110011000000000000
000010000000000000000000000111001000001100111000000000
000001001010101011000010010000101000110011000000100000
000001000110010001100111010111001001001100111000000000
000000100001000000100110100000101000110011000000000000
000010100000000101100000000101101001001100111000000000
000100000000001111000000000000001110110011000000000000

.logic_tile 13 10
000000000000000101000110100001000000000001000100000000
000010100100000000100100001101000000000000000000000000
001000000010000101000000010101011010000000000100000000
100000000001011101100010100000110000001000000000000000
000000001110000000000111100000011101010000000100000000
000000000100000000000000000000001001000000000000000000
000001100000011000000010100101011000000000000100000000
000011100000000101000100000000100000001000000000000000
000000000000100000000000000001100000000001000100000000
000000000000010000000000001101000000000000000000000000
000000001100100001000000001000000001000000000100000000
000000001111000000000000000101001100000000100000000000
000000100000000000000010100000011100000000000100000000
000001000000000000000100001111000000000100000000000000
110000000110000000000000000000000000000010000000000000
100000001101010000000000001001000000000000000000000001

.logic_tile 14 10
000000000000000001000110000111000000000000100100000000
000000000110000101000100000000001000000000000000000000
001100000110010111100111000000011100000100000010000001
100010101100000011000110101001000000000000000000000000
000000000000100000000011100001101100001000000010000000
000000000000000000000000000111111111000110100000000000
000000101100100111000111101001100000000000000000000001
000001000000000000100000000001101111000000100011000100
000000000000000000000111101000000000000000000001000000
000000000000100000000000000111001011000000100000000000
000001000010001001100000000101011011010000000111100000
000010000000000101000000000000101100101000010010000000
000000100000001111000011101111100000000000000100000010
000001000000000001000110101101000000000001000000000000
110000000111010001100000000001100000000001000011100100
100110001010000111000000000001000000000011000000100100

.logic_tile 15 10
000010000000001101000000001011101111000000000000000000
000001000000000101000000000111101100000001000000000000
001000000000000000000000000001101111100000000001000001
100000000000001101000000000101001010000000000011000101
000000001110000111100110100001011110100000110000000000
000001000001010101000100001011001011000000110000000000
000100000000101001100000000001111011100000000010000000
000100001111011111100000000101001010000000000000000101
000000100110000001100111000111101100000010000000000000
000010000000000000100110000000101000000000000000000000
000001001110010011100010110000000001000000100100000000
000010101010000101000010100000001100000000000000000010
000100000000000101100000000000001101000010000100000000
000000000000000101000000000101011101010110000000000100
000010000010101101000000001001100000000000000000000000
000000000101000001000010000101001010000000010000000000

.logic_tile 16 10
000000001000100111100000011000000000000000000101000000
000010100001000111000010101011000000000010000001000000
001000000000000001000000011101001010100000000000000000
100001000000000000100010101101011010001000000000000000
110001001011000101000010110011111000111000110000000001
010000100011101101100110110001101111110000110001000100
000000001110000000000011100000000000000010000000000000
000000001010000000000110101101000000000000000000000000
000110100000000000010000000111011110000010100000100000
000010100000000000000010010111001001000010110000000000
000000001010001101000010000000011011000000000000000000
000000000000001101100010010001011100010000000000100000
000100001010000111100011101111000001000010000000000000
000000000000001111100110000011101001000011100000000000
000000000000000000000000000000000001000010000000000000
000001000000101011000011000000001111000000000000000000

.logic_tile 17 10
000000000000000000000110100101000000000000001000000000
000000000000001111000100000000100000000000000000001000
000000000000100111100110100011000001000000001000000000
000000000011000000100000000000101000000000000000000000
000100000000000111000110110001001000001100111000000000
000100000001010000100011100000101101110011000000000001
000000100001010000000000000001001000001100111000000000
000010100000000000000000000000001111110011000010000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011000000101010110011000000000000
000001000001011000000000000011001001001100111000000000
000010001010000101000000000000101001110011000000000001
000000000000100000000000010111001000001100111001000000
000000000001000000000011000000101011110011000000000000
000100000001000000000000000011101000001100111001000000
000000001000110000000000000000001111110011000000000000

.logic_tile 18 10
000000000110000001000000000111001000001100111000000000
000000000000000000100000000000101010110011000000010001
001000100010000000000000000101001001001100111000000000
100001100000000000000000000000001111110011000000000001
110000000001100001000000000001001001001100111000000000
110001000001110000100000000000001111110011000001000000
000000001110000000000000010011001000001100110000000000
000000100010000000000011110000101000110011000001000000
000001000000000001000111000011000000000010000000000000
000010100000010000000011110000000000000000000000000000
000010001000000000000111001000000000000000000100000000
000001000000000000000100001011000000000010000000100010
000000001000000000000010010000011010000010000000000000
000000000001000000000010010000010000000000000000000000
110010100001000000000110010000000000000010000000000000
100000100000000000000010000000001101000000000000000000

.ramt_tile 19 10
000000001010000000000000000000000000000000
000000100001000000000000000000000000000000
000001100000010000000000000000000000000000
000010101010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010101000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 10
000010100000001111100010000000000001000010000001000000
000000000000001001000011100000001111000000000000000000
001010100000001000000000000000000000000000100100000000
100001001000001111000000000000001111000000000000000100
010001000000001000000011100000000000000010000000000000
110010001110000011000111000000001001000000000001000000
000000000000000000000000000001101000100000000000000000
000001000000100000000011101101011000000000000000000000
000000000000000000000000000111101110000000000010000000
000000000000000000000000000000101000001000000000000000
000000000100000000010000010011111101010110100000000000
000000000001001001000011011001011110010100100000000000
000000000000000000000000000000011010000100000100100001
000000000000001001000010010000010000000000000000000000
000001100001000000000011110000000000000000000100100110
000000000001001001000010000101000000000010000000000000

.logic_tile 21 10
000101000000000000000000001011001110010100100100000010
000000100001011001000000000111101110110100010000000000
001001000000000101100000000000011110000100000100000000
110010000000000000000000000000010000000000000001000100
110000000000010000000110100011001110100000010100000010
000000000000000111000000000111001000000000010010000000
000010000000000000000111100101101010000111000010000010
000010000000000000000100000101110000001111000011100101
000000100000100001000010000000000000000000000100000000
000000000000010000000111110001000000000010000000000100
000010001110000000000000001000000000000000000100000000
000001000110001001000000000111000000000010000001100000
000000000000001011100111000001100001000010100100000000
000000000000000111100010101111001110000010110001000000
000000001000000001000010000011011100000110000100000000
000000000110001101100000000000101111101000000000100100

.logic_tile 22 10
000000000000000000000000010000000001000010000000000000
000000001100010000000011000000001100000000000001000000
001000000000000111100000000011101110100000000000000000
100000000000000000000000001101001010000000000001000000
000000000000000000000000010000001010000010000010000000
000000001011001111000011110000000000000000000000000000
000100000001010111010010100000000000000000000000000000
000000000010100000100000000000000000000000000000000000
000000100000000000000000001011111110000100000100000000
000001000001000000000000000111110000001110000000100010
000000000000000001100010000001000000000000000100000000
000000000000000101010000000000100000000001000000100000
000000000000000001000010001000000001000000100000000000
000000000000000000100000000101001011000010100000000010
110000000000000111100000001001001111000111010000000001
100100001000000000000010000001111100101011110000000000

.logic_tile 23 10
000000000000000000000000000111000000000000100100000010
000000000101010000000011110000001010000000000000000000
001000100000000000000000000111100000000010000000000000
100000000000000011000000000000000000000000000001000000
010000000000010111000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000111100000001000000000000000000110000000
000000001000000000100010000111000000000010000000000000
000000000000000000000000001011100000000001110000000000
000000000000000000000010011011001110000000110000000001
000000100000000101110000010001101101110011000000000000
000000000010000000000011110101011011000000000000000000
000000000000011001000000001000011110000000000000000000
000000000000000111000000000101010000000010000000100000
000000000000001101100000000000000000000000000000000000
000010100010000011000010010000000000000000000000000000

.logic_tile 24 10
000000000000100101100110001000011010010000100000000000
000000000000010000000011110011001001010100100000100000
001000000000000011000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110010000000010111000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000001110001100110000000000
000000000000000001000000000000011000110011000000000000
000000000001010000000000001000000000000010000110000000
000000001010000000000011111111001010000000000000000000
000001000000001000000000000000001010000010000100000000
000000000000001011000000000000001001000000000001000000
000000000000010000000111000000011000000010000100000000
000000000000100000000000000000001010000000000010000000
000001100000000000000111100000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000001001000000000010000010000000
000010000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000

.logic_tile 2 11
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000000000000000001000011111010010100100000000
000000000000010000000000000011011111010000000000000001
000000000000000000000111010000000000000000000000000000
000000001100000000000011100000000000000000000000000000

.logic_tile 3 11
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
001010000000001111100110010000011100000100000100000000
100000000000001011100010100000000000000000000000000100
111000000000100111000000000000011010000100000100000010
110000001010000000100000000000010000000000000000000000
000101000000000000000000000000000001000000100100000000
000000100000000000000010010000001110000000000001000000
000000000000000000000000001001100001000010100000000000
000000000000000000000000001001101111000001100000000000
000010100001000000000000000000000000000000000000000000
000000000110100001000000000000000000000000000000000000
000000000100000000000010000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000100100000001000000010001000000000000000000100000000
000101000000000011010100000001000000000010000000000000

.logic_tile 4 11
000001000001010001000000000000000000000000001000000000
000000000000100000100000000000001110000000000000001000
001000000001001000000000000011000000000000001000000000
100000001010101001000011100000101100000000000000000000
000000000101010000000010100111101001001100111010000000
000010000001010000000100000000001001110011000000000000
000000000000000000000000010001101000001100110000000000
000000000000000000000011010000101000110011000001000000
000000000000000011100000010000000000000000000000000001
000000000000000000100011011101001110000010000000000000
000010000001010000000110101000000000000000000100000001
000001001100000000000000001101000000000010000010000000
000000000000000101000000001000000000000010000000000010
000000000000000000000000000001000000000000000000000000
000100000000000000000000001000000000000010000000000010
000110000000000001000000001011000000000000000000000000

.logic_tile 5 11
000000001110100000000000011011101010001001000100000000
000010100001000000000011101001110000000101000000100000
001000000011011000000110000000011011010000100110000000
100000001110101111000011111101011001010100000000000000
110000000100000000000111110000011100000100100000000000
100001000001000000000010110000001011000000000000000010
000000100001011111100111100011011000010000000110000000
000001000000010111000011100000001011101001000000000000
000000000000001000000000000101000001000001110100000000
000000000000000001000000001001101010000000100010000000
000001000001001011100010101000000001000000100010000000
000011000000100001100100000011001011000010000000000000
000100000000001000000000000111001011000000100100000010
000100100000000111000000000000011111101000010000000010
000000001101000000000111101011100000000001010100000000
000010100000100000000000000101001011000001100000000000

.ramb_tile 6 11
000000001010100000000000000000000000000000
000000000010000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000100000000110000000000000000000000000000
000000001011110000000000000000000000000000
000001001001010000000000000000000000000000
000010000110000000000000000000000000000000

.logic_tile 7 11
000000000000000001100000000101101000001100111000000000
000000000001000000100011110000000000110011000000010010
000000000101011000000110010001101000001100111000000000
000000000000001001000110010000000000110011000001000000
000000000000000000000000000101101000001100111000000000
000000000001000000000000000000100000110011000000100000
000000000001000011100000010001001000001100111000100000
000000000000001111100011110000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000100100000000000000101101000001100111000000000
000000000001000000000000000000000000110011000000000000
000000100110000000000000000001001000001100111000000000
000001001100000000000000000000000000110011000001000000
000000000000000000000000000001101000001100111010000000
000001001010000000000000000000100000110011000000000000

.logic_tile 8 11
000000100000000001010000000000011000000010000100000001
000000000000000000000000000000010000000000001000000000
001000000100100000000110100001100000000000000000000000
100000000000000111000100000111000000000011000000000000
000000001001010011000000010111001100000100000000000000
000000001111100000000011100000010000000001000000000000
000000000000000000000000000011101010000000000110000001
000000000000000000000000000001101100100000000011000000
000000000000011001000110100001100000000000000111000010
000000001100001111100100000000100000000001000000000000
000001000000000000000000000011000000000000000101100000
000000000000000000000010000000000000000001000000000000
000010100001010000000000000101000000000000000101000000
000001000000000111000000000000100000000001000000000100
110000000001010000000010000000011110000100100000000000
000000000100000000000100000000011110000000000000000000

.logic_tile 9 11
000000000000000101000000000001101100000000010000000000
000000000010000000000000000101011110000010110001000000
001110000001011001100111011000000000000000000100000101
100101000000101011100111100011000000000010000000000100
110001000000010001000010001111011000101111110000000000
000010001011010000000011101111111011010110110000000000
000010100000000111100000000011001110000000000010000000
000001001000000000100000001011110000000010000000000001
000000100111010000000110111101001110111011110000000000
000000000000101111000011111111101011010111100000000000
000010100110001001000000001011011010001000000000000100
000000000000001111000000000111000000001110000000000000
000100000000000001000011011000000001000000100010000000
000100000000100101000111100111001001000010000000000000
010010000001000011100010000011101110000010000000000000
010001000001100111100000000001010000000000000000000000

.logic_tile 10 11
000000001000000111100110101011011001000000100000000000
000000100000100001000010101001101010010100100000000000
001010100001011101000111110011001110010100000000000000
100001000000100101000111001101111111100100000000000000
010000000000100000000111110111011001011101000000000001
110000001000011011000011111001011000111101010001000000
000011000000000111000110100000000000000010000000000100
000001001110000000000000000101001000000000000000000001
000000000110000001000110000101001001000010100011000000
000000000000001001100011110000011011000001000000100000
000001000001111000000110000001001110000000000100000010
000010000100000011010000000000000000000001000000000000
000011100000010001100111001000011100000000000100100000
000000000000001001000111100011010000000010000000000000
000001000010000111000000000111101100000100000000000000
000000100000000000100000001111001100011100000000000000

.logic_tile 11 11
000000001000000000000000001000000001000000000100000000
000000000000000000000000000111001010000000100000000000
001001000001010000000000000101100001000000000100000000
100010000110100000000000000000001100000000010000000000
000010101110000000000000000000011101010000000100000000
000000000001000000000000000000011010000000000000000000
000110100000000001000000000101111100000000000100000000
000101001110000000000000000000010000001000000000000000
000001001010000000000000010000011111010000000100000000
000010100000000000000010100000001010000000000000000000
000001000000000101000110110111011010000000000100000000
000000000000000000000010100000000000001000000000000000
000000000000101101100000001000000000000000000100000000
000100000000010101000000000101001101000000100000000000
110010000001001101100000000000011010010000000101000000
100000001010000101000000000000001110000000000000000000

.logic_tile 12 11
000010000000100011000011110001001000001100111000000000
000000001000010000000011010000001111110011000000010000
000000000001111000000111010101101001001100111000000000
000000000000100101000110010000001100110011000000000000
000000001000101000000110110101101000001100111000000000
000100000111000101000010100000101001110011000000000000
000000000001000101100110010001101000001100111000000000
000000100110000000000110100000101001110011000000000000
000010000000001000010000000111101001001100111000000000
000011000000001111010000000000101000110011000000000000
000000001100000001000000000101101000001100111000000000
000000000001010000000000000000101010110011000000000000
000001000000100000000010000001101000001100111000000000
000010100001000000000000000000101011110011000000000000
000000000110000000010000000011001000001100111000000000
000000000000000000000010000000001011110011000000000000

.logic_tile 13 11
000000000000000101000010100001100000000000001000000000
000000000000010101000011100000101111000000000000000000
000110101100000000000111110001001000001100111000000000
000011100000000000000111010000001101110011000000000000
000010000000000000000000000101101001001100111000000000
000000100000000000000000000000101100110011000000000000
000000000101010000000000010001001000001100111000000000
000000000000000101000011110000101100110011000000000000
000000000000000101100111010001001001001100111000000000
000001000000000000000010100000101001110011000000000000
000010000000011000000000000111101001001100111000000000
000001000101010101000000000000001010110011000000000000
000000000000000001000011100111101000001100111000000000
000010000110100000100000000000001101110011000000000000
000100001000110001000000000111001000001100111000000000
000110100110111111000000000000001000110011000000000000

.logic_tile 14 11
000000001110000000000110100111101110000000000100000000
000000001110100000000000000000010000001000000000000000
001110100000110000000000000000000000000000000100000000
100100000001110000000000001111001001000000100000000000
000000000000000000000000010111011010000000000100000000
000000000000000000000010100000110000001000000000000000
000000001110000000000000010011100000000001000100000000
000000101100000000000010101111100000000000000000000000
000010100101000101000000000101001110000000000100000000
000001000000010000100000000000110000001000000000000000
000000100000100000010010100000000000000000000100000000
000001100000010000000110111111001100000000100000000000
000010100001010000000000000111000001000000000100000000
000010101001100000000010010000101110000000010000000000
110000000010100101000000001000000000000000000100000000
100000000001011101100000001011001111000000100000000000

.logic_tile 15 11
000000000000100000000111000000011000010100000000000000
000000000000010000000010101111001110010000100010000000
001000100000011011100011011011111011000000000000000000
100000000100000111000011011101011110010000000000000000
010000000110000001100110001101101010000001000000000000
110000000000000000000010111111011100000000000000100000
000000100000001000000010010001100000000010110000000000
000001000000001001000111011001101111000011110000000000
000000000100000000000010100000000001000000100110000000
000000100000001101000110110000001000000000000000100000
000000000000110000000010100011011101000010000000000000
000100000000101001000110001011111101000000000000000000
000000101011110011000110010111111000010100000000100000
000001000001110000100110001001111010101000010000000000
110000100100001000000110101011000000000000000010100110
000011001010000001000111110101000000000010000010000001

.logic_tile 16 11
000100000000000111000000000000000001000000100110100000
000010100000001111000000000000001111000000000000100001
001001001001000000000010101011101101100010000000000000
100000000000000000000100001001011100001000100000000000
010000100000000000000000000000000000000000000100000001
100001000000000000000000000001000000000010000001000010
000010100000000000000110010101101101100010000000000000
000000101010100000000011111111101011001000100000000000
000000000000000000000000000000011110000100000111000001
000000000000000011000011000000010000000000000000000011
000000000111111001100000001000000000000000000111000000
000000000000110001000000000111000000000010000000000011
000001001010011000000010010001000000000000000000000000
000010000000000111000011111111000000000001000000000000
000000100100001000000011100000000000000000100100000010
000001000000001111000110000000001110000000000011000000

.logic_tile 17 11
000000000000000000000011100001101001001100111000000000
000000000001000000000000000000101101110011000000010000
001000000000000000000111000111101001001100111000000000
100000000100000000000100000000001001110011000000000000
110000000000000000000010000111101001001100111000000000
010000100000000000000100000000001011110011000000000000
000010001000011011100111000101101000001100110000000000
000000000110000011100100000000101111110011000000000000
000010000000001101100000010000001100000010000000000000
000101100000000101000011100000000000000000000000000000
000000001100100000000000011101011010000000000000000000
000001000001000001000010000101101001010000000010000000
000001000000000000000000010000000000000010000000000000
000000001010000000000010100000001100000000000000000000
110000000111011101100000000000011100000100000100000000
100000001100100001000000000000000000000000000000100000

.logic_tile 18 11
000001000000100101100110100000001011000010000100000000
000010100001000000000000000000001111000000000000000000
001000000000001000000000000000011110000010000100000000
100001000100000001000000001101010000000000000000000000
010010100000001001100010010101100000000010000000000000
110101100000000101000010100000100000000000000000000000
000000000100010000000000010001101011100000000010000000
000001001101110000000010000111001011000000000000000000
000001001010000000010000000001000001000010000100000000
000110100000000000000000000000001111000000000000000000
000000000001000000000000000001100000000010000000000000
000000100010100000000000000000000000000000000000000000
000000001010101000000000001001000000000010000100000000
000000000001000001000000001111100000000000000000000000
000010000101001000000011100000011111000010000110000000
000000000110101001000100000000011110000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010101000000000000000000000000000000000
000011100001000000000000000000000000000000
000100000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000001001101010000000000000000000000000000
000000001010010000000000000000000000000000
000100000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000100010000000000000000000000000000000

.logic_tile 20 11
000000000000000101000110000101001110010100100000100000
000000000010000001000111100000011011100001010000000000
001000101110010000000000010001000000000000000100000000
100001000001100000000011100000000000000001000000000000
000001000001010001000110010001000000000000000101000000
000000000001110001000111100000000000000001000000000000
000000000100000000000111100101011000111001010000000000
000010100110010000000110000101111111101011010000000010
000000000000000001100000001111100000000000100000000000
000010000110000000000000000111001001000010010001000000
000000100110000000000000001000000000000000000100000000
000001000000000000000011101111000000000010000001000000
000000001000000000000111101101001101101100010000000000
000000000000000000000010001101101101111100110010100000
110100100001000001000000000111001011111101010000000010
000001001001000001000010001001101011111110110000000000

.logic_tile 21 11
000000000000000001000110000000001110000100000100000010
000000000001010000000011110000000000000000000010000000
001010100000000000000000010000000000000000000100000010
100100000000000000000010100001000000000010000000000000
010000000001011101000010010000000000000000000100000000
010000000000100111100110111101000000000010000001000001
000100000010000000000000011000011000000000100000000000
000101000000000000000011100011011010000110100000000000
000001000001011000000000010000000001000000100111000010
000010100000100011000011000000001101000000000001000000
000000000000000001100000000111000001000010000000000000
000000000000000000000011101101001011000011100000000000
000011000000000001000000000000000000000000100100000100
000011001010000001000000000000001010000000000001000000
000100000000000000000000000011001100000101000000000000
000100001010000000000000001001010000000110000000000000

.logic_tile 22 11
000000000000000001000000000000000000000000100100100000
000000001111010000100000000000001011000000000001000000
001000000000000000000011101000011000000100000000000000
100001000000000011000011011011011100010000000000000000
110001000001101101100111110101001011000000100000000000
110010000000110111000111100000011111001001010000000000
000000100101001000000110000101011111101101010000000000
000100000000100001000011000001001001111110110000000010
000000000000101111100110000111111011100010000000000000
000000001010001111000100000011111100001000100000000000
000000100000000101000010010111011011000000000011100101
000000000000000101000011110000011010100000000001000000
000010100100000001100111100111101100000100000000000101
000001000000000000000110100000010000001001000001000000
110000000001010111000111001001111100110011000000000000
100001000000001111100010100011011111000000000000000000

.logic_tile 23 11
000000000000001011000011010000001101000000000000000100
000010100000001111000010001001011010010000000001100101
001000100000000101000000010001111100110000000000000000
100100000010001101100011100101111000000000000000000000
010000000000000000000010000101101110100010000000000000
110000000100000001000110110001011111001000100000000000
000100000001001101000111101001100000000000010000000000
000000000000001011000010111011101001000010000000000000
000101100000000001100110000111100000000010000100000000
000011100000000000000000000111000000000000000000000000
000010100000000001100011111111111000100010000000000000
000001100000000000000010000101101011001000100000000000
000000000000000111100111100101111001110011000000000000
000000000000000000100110010001101011000000000000000000
000000100000001000000010001000000000000000000001100001
000000000000100001000000000011001100000000100000100101

.logic_tile 24 11
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000111100000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000001000010000100000000
000000000001010000000000000000001101000000000000100010
110001000000100000000000000000000000000000000000000000
100100100001010000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001000000010111001111001000010000000000000
000000000000001011000110000001011101000000000000000000
001000000000001001100110000111101000000000000000000000
100000000100000001000000000000011110100000000000000000
010001000000000011110010000011011110000000100000000000
110000000000000000100110110101101101000000000000000000
000000000000010101000000000001000000000000000100000000
000000000000101101100000000000001011000000010000000000
000001000000000000000110000000000000000000000100000000
000000001010000111000010100001001100000000100000000100
000000000001010000000000011001000000000001000100000000
000000000000000000000010000101000000000000000000000000
000000000000001000000000000000001000010000000100000000
000000001010000001000000000000011000000000000000000000
110010000001000111000000000001011010000000000100000000
100001000000100011000000000000000000001000000000000000

.logic_tile 2 12
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000000000000
010000000000000000000111100000000000000000000000000000
110000000110000000000111100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000001000000000011011011010001100000000000000
000000000100000111000010000111000000000100000000000000
001000000000000111000000011011001101111000100100000000
100000000000000000100011010001011011101000010000000000
000000000000000000000110011111001010000010100000000000
000000000000000000000011101001111011000000100000000000
000010100000001000000000011001001000001101000100000000
000000001100001101000010001101010000001100000000000000
000000000000001001000000010000011110000100000100000100
000000000000000001000011000000010000000000000000000000
000000000000000000000000000011000000000000100100000000
000000001100000000000000000000101110000000000000000000
000000000000001001100000010101100000000000000000000000
000000000110000001000011010000001110000000010000000000
110000000000000001100000000001101010001000000100000000
000000000000000000000010001111111011000110000000000000

.logic_tile 4 12
000000000000000000000011100101111000000000000000000000
000000001000000000000111101101011010000001000000000000
001000000000011101100110100000011101000100000100000000
100000001110100111000011110101011111010100100001000001
110100000100001101100110110001011111000000100110000010
100000000000000111000011100000111100101000010000000000
000000000000001111000000001101001011000010000000000000
000000000000000101100000000001011001000000000000000000
000010100000011000000000001111100001000000010100000000
000000000000000111000000000001101010000010110001000000
000000000000001001000000011000001001010000100100000000
000000000000000001100010001111011100010100000000000000
000000000000000000000000000111101011010000100100000000
000000000000000000000000000000111110101000000001000000
000100000000000001100000001001101100001000000100000100
000100000000000000000011011111100000001101000000000000

.logic_tile 5 12
000001100000101000000010110000011110000000000100000010
000010100111010101000011100111010000000010000000000000
001000000001011001100000001001011110111001110010000000
100000000000101101000000000001101110111110110001100000
110000001100000000000000000000001100000100100010000000
110000000000000000000000000000011100000000000000000000
000000000000000111100000000000000000000010000000000010
000000000000000011000011110000001001000000000000000000
000000000000001000000011100000000000000000100010000000
000000000000000011000111110011001101000010000000000000
000000000001000000000000000001011010000000000001000000
000000001110100000000000000000000000001000000000000000
000010100000000001000111100101111010000100000100000010
000001000010001101010000000000010000000000000000000000
000110000000010001110000010011011000000100000010000000
000001000000100000100011000000000000000001000000000000

.ramt_tile 6 12
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000010100000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000010100000110001100000010000001000001100111010000000
000001001001010000100010010000001001110011000000010000
000000001110000000000000000000001001001100111000000010
000000000111010000000000000000001111110011000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000000000000001011110011000000000100
000010101011000000000110010101101000001100111000000000
000011100001000000000111110000100000110011000001000000
000010100000000000000000000001001000001100111000000000
000001000000000000000000000000000000110011000001000000
000010101010110000000000010000001001001100111000000100
000000000000110000000011010000001110110011000000000000
000001000000010000000000000101101000001100111000000010
000000100000000000000000000000100000110011000000000000
000000000000001000000000010011101000001100111000000000
000001001011011111000011110000100000110011000010000000

.logic_tile 8 12
000100000000000111000000000101100001000000001000000000
000000000000000000100000000000101000000000000000000000
000001000000001011100010000111001000001100111000000000
000010001110000011100100000000101000110011000000000100
000000001000000001000111010001101000001100111000000000
000000000000010000100111000000101110110011000001000000
000000000000000001000000010101001000001100111000000000
000000000000000000100011010000001110110011000000100000
000001000000000111100000000011001001001100111000000100
000000100000000000100000000000001110110011000000000000
000000000000100000000000010011101000001100111000000000
000010100001010000000011000000101111110011000000000100
000000000100000011100111000101001001001100111000000000
000000000000000001000010000000101010110011000001000000
000110101111000001000000000101001001001100111000000000
000101000001100000000000000000101000110011000001000000

.logic_tile 9 12
000001100000000000000000001000011111010000000100000000
000010100000000000000000000111011101010110000001000000
001000000000000000000010000011100001000001110110000010
100000001100100000000111110101101110000000100000000000
110110101100001000010000000011101101000000000010000000
100000000000001111000000001011111111000001000000000000
000010100001001101000111100011100000000000100010000000
000000001111011011100010110000001110000001000000000000
000000000000000000000110001000011010000000000010100000
000000000001010000000110100101001110000010000000100000
000001001011110011000111101011011000001000000001000001
000010100000111001000110011101110000000000000010000001
000000000000011101000010000011111001010000100000100000
000000000000000011000000001111011010010000010000000000
000100000100001111100111010101100000000000000000000000
000000000000000111100111100111100000000011000001000000

.logic_tile 10 12
000000000000000000000010010000011100010110000100000000
000010100000000101000010000000011010000000001000100000
001000100001110001000000000001011001011100100001000001
100000001111111111100000001111101000111100110000000000
000000000000000011100000011101001000010110110000000000
000000000001010000100011011011111110011111110000000000
000110000000010111100010010111001101101111010000000000
000101000000000000000011011101011011101011110000000000
000001000000000111110110000001101110111101010010000000
000000101010000111100011101111001000110100010000000000
000000000010000111000010001101101110010111110000000000
000000001010000000000011110011001011100111110000000000
000001000000100101100110011011000001000001010100000000
000010100000001001100110011111001011000001111000000100
010100101010000001100111100111101101011100100001000001
000101000000000000000000001011001000111100110010000000

.logic_tile 11 12
000000000000000000000000001000000000000000000100000000
000000000000000000000011001111001110000000100000000000
001000001111011000000000000111100001000000000100000000
100000000000101111000000000000101111000000010000000000
000001100000000000000000001000000001000000000100000000
000011001010000000000000001111001100000000100000000000
000000100110100000000000000111101100000000000100000000
000011001010010000000000000000100000001000000000000000
000000000000000000000000001000001110000000000100000000
000000000000000101000000001111010000000100000000000000
000010101101011000000110100111100001000000000100000000
000001100000100101000000000000101101000000010010000000
000001000001101101100000010000000001000000000100000000
000010100011010101000010101001001000000000100010000000
110000100001000000000110110000011110000000000100000000
100001000110110000000110100111010000000100000000000000

.logic_tile 12 12
000000000000000111010011100101101001001100111000000000
000000000000000001010000000000001011110011000000010000
000000000110101111000111100001001000001100111000000000
000000000001000101000100000000001010110011000000000000
000001001000011101100000010001001001001100111000000000
000000000000000101000010100000101000110011000000000000
000001000000000001000110100111001001001100111000000000
000000000100000001100000000000001000110011000000100000
000001001110000001100000000101001001001100111000000000
000010100001010000100000000000101111110011000000000000
000010100000000000000000000101101000001100111000000000
000001000000000000000010010000001100110011000000000000
000000000001000011100000000001001000001100111000000000
000000000100100000000000000000001010110011000000000000
000000000000010000000110100011101001001100111000000000
000000000000100000000100000000101001110011000000000000

.logic_tile 13 12
000000000100001000000110010111001000001100111010000000
000000000000000011000110110000001001110011000000010000
000000001010101001100110000001001001001100111000000000
000000000000001101100100000000001000110011000000000000
000101101000001000000111000011001001001100111001000000
000001000000001001000100000000101000110011000000000000
000000000000010000000000010011001001001100111001000000
000000000001000000000010010000001110110011000000000000
000000000000011000000010000101001000001100111000000000
000000001011101111000000000000001011110011000000000000
000000001001000000000000000111101001001100111000000000
000000100000000000000000000000101011110011000000000000
000000100000000000000111100001001000001100111000000000
000001001010000011000000000000101111110011000000000000
000010000000001111100010000111101001001100111000000000
000011101101000111000000000000001001110011000000000000

.logic_tile 14 12
000000000000000000000000011000001101000000000001000010
000000000000000000000011000111011100000000100000000110
001000000000110111000000010011011111010000100000000000
100000000111110000100010000000011100101000000001000000
010001000000000111000000000000001110010000000100000000
010010100000000000000000000000001110000000000010000000
000000100110000001100111101000001110000000000100000001
000001100100000000000000000111000000000100000000000000
000000000001011000000011000000000001000010100010000101
000000000000001101000100000101001101000010000011000101
000100100100001001000000000111011000000000000110000000
000001001101011111000011110000010000001000000000000000
000000000100000001000000001000000001001100110000000000
000000000001000001000000001101001010110011000000000000
110010100001000001000111001111000000000001000100000000
100000000000000001100100000001000000000000000000000010

.logic_tile 15 12
000001000000100111100000010011101010000000000101000000
000000100001000000000011100000100000001000000000000000
001110001010000000000011011011011100000001000100000100
100110001010010101000111000101000000000110000000000000
000010000010000111000000001111101111010000000000000000
000001000000001011100000001011011000000000000000000000
000000000001001101000000001000001011000000000100000000
000001000000101111100011110101001111000110100000100000
000100000000001000000000001000000001000000000010000110
000000000000000101000000000001001001000000100010000100
000001000001001000000111001101111110000111000000000000
000010000001000111000010101001010000000010000000000000
000001001110011000000000000001011010000010100000000010
000000000000001111000010000000011001001001000000000000
110000000000000000000010001000000000000000000101000000
100000000000001111000011011011001110000000100000000000

.logic_tile 16 12
000000000000010000000110000011011100001001010000000000
000101000100100000000000000101101110000000000000000000
001000100111011000000111000011100000000001010000000010
100001000000000011000000001001001100000000010000000000
110000001010100111000000000111000000000000000100000001
000010100001010000100000000000000000000001000000000000
000000000000010000000000000001101111000000100110000000
000000000000000000000010100000011001000000000000000000
000001000110001101000011100000000001000000100110000000
000010000000000011000000000000001101000000000010000000
000000000000001101100000000000000001000000100110000100
000000000000001001100011010000001011000000000000000000
000000000000000011100010000111111010000100000100000000
000000000000000001100000000000110000001001000001000000
000000000000000000000000000000001100000100000100000010
000000000101000000000010010000000000000000000000100010

.logic_tile 17 12
000000000000100111100010001101111000101000000000000000
000000100000000011000111111001011001000110000000000000
001100000000100000000011010001011100000110100000000000
100001000000000000000111100101011111001111110000000000
010000001100000000000111110111101100010111100000000000
110000000000000001000110000011111110001011100000000000
000010100000001000000000000011011100010111000000000000
000000001011000011000011111001101110111111000000000010
000001000000100000000010000000011010000100000100000000
000010000001000001000010000000010000000000000000000100
000000001110000101110000010000000000000000000100000000
000010100000000001000011110001000000000010000001000000
000000100000111011100000011000001011010100000000000000
000101000000010001000011100111011111000100000010000000
000000000110100001000111100000000001000000100110000000
000000000001010000100110010000001100000000000000000000

.logic_tile 18 12
000000000000000111100011000101011000010000000000000000
000000000001000000100110000000111111101001000000000001
001100001000000111000011110001101100010000000000000001
100000000010001001000011000000111101101001000000000000
010000000000000101100000010101001101001111110000000000
010010001100000111000011000111001101001001010001000000
000000000000111001000110001011011010001011100000000100
000000000000100111100010001101011111101011110000000000
000000000010001011000111000011100000000000000110000000
000000000001011101000111010000000000000001000000000000
000010100000000001000010001111111101010100110000000011
000001000000001101000011010101001110011000110000000000
000000000000000101100111010011101000000001000001000000
000010000000000000100110110101110000000110000010000000
110001000000010011100000000101111001111000000000000000
100000000000100011000000000001001000100000000000000000

.ramt_tile 19 12
000000000000010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000101001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000101010010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000010000000000000000000000
000010100001010000000000000000000000000000
000000000100000000000000000000000000000000
000001000010000000000000000000000000000000
000010100000000000000000000000000000000000
001000000001010000000000000000000000000000
000100000110100000000000000000000000000000

.logic_tile 20 12
000000000000010000000000001000001010000000000100100000
000000000001010000000000001101000000000010000010000000
001000000000001111100110010001101101010010100000000000
100000001010001011100011100000011000000001000000000000
110000001001001001100110100111100001000001100000000000
110000000001000001000100001101101001000001010000000000
000010100000001001100111001111001010000001000000000000
000001000000000111000100001001010000000111000000000000
000010001110001000000000001000011100010000100010000000
000000000000000101000010111001001100000010100000000000
000000000000000001000111001001100000000010000000000000
000000000000100000000100001011001110000011100000000000
000000000110000001000111001111100001000000100000000000
000000000000000111000000001111001010000001110000000000
110000101100010000000111011101011110000001000000000000
100100000001001111000010000101010000001011000000000000

.logic_tile 21 12
000000000000001011100011011101000001000001000000000000
000000000000001111100010100101101101000011100000000000
001010100000001001100000011111011100001110100000000000
100001001010001011100011100111101001001100000000000000
110000000000000101000110100011000000000010010111100000
000000000000001101100010011001001000000001010000000000
000000100001000001100010100000001101000010000110000000
000001000000011001000000000101001010010010100010000000
000000000000001001100010001000011010010010100100000100
000000000001010101000000001101001010010000000001000100
000010000100000111000000011000011001000110000000000000
000000000000101111000010010001011100000010100000000000
000000000000010000000011101001001101000000000100000100
000000000001000000000000000001011110000000010000000100
000010100010000001000000001101000000000010110100000000
000010100000000001000000000101101100000000100001000000

.logic_tile 22 12
000001000000000001100000000101100001000001000000000000
000010001110000001000010111001001111000011100000000000
001010100110000101000011110001011010000100000000000000
100001000000001001000010001111010000001110000000000000
110100000001001000000010010101100000000011100000000000
010000100010101001000010001101101110000010000000000000
000010101110000011100110000011111001000100000000000000
000000000000001001100011100000001001001001010010000000
000000000000010011000000000101001010000101000000000000
000000000000100000000010000001100000001001000000000000
000000100001011000000111100000011011000100000000000001
000101000010000001000100000001001001000110100000000000
000000000010000101100000011011000000001100110100000000
000000001100000000010011001001000000110011000000000010
110110000000000000000011101111000001000010000000000000
100000000000000000000000000001001101000011100000000000

.logic_tile 23 12
000010001110000000000000000001100000000000000100000000
000001000000000000000010010000000000000001000000000100
001010101010000011000010000011000000000000000100000000
100000000010010000000100000000000000000001000000000000
110000000000100000000000000000011000000100000100000000
010000000001000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000110000000
000001000000000000000000001111000000000010000001000000
000000000001001111100010010000000000000000000100000000
000000000000100011100011011001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001000010000000010011011000000000010000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001101000000000000000000
000000000000000000000000000000000000000000100100000000
000001000110000000000000000000001100000000000000000001

.logic_tile 24 12
000000000000000000000000000101011001101111010000000000
000000000000000000000000001111011000011110100000000100
001000000000001000000010101001111010000010000000000000
100000000000100111000110111001101100000000000000000010
010000000000000000000011100000000001000000100100000100
110000001110001001010000000000001110000000000000000001
000110000001010101000010100011011111110100010100000001
000000000000000000100110111111001111110000110000000000
000000000111010011100011100111000000000000000100000010
000000001010001111000100000000100000000001000000000000
000000000001010000000000000000000000000000100100000000
000000001100000000010000000000001101000000000000000011
000000000000000000000111001000000000000010100000000010
000000000000000000000110000001001111000000100000000000
000000000000000001000000011101111010000000000000000001
000000000110000000000011001101011100000100000000000000

.dsp2_tile 25 12
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 13
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000001000
000000000000000011000010100101100001000000001000000000
000000000000000000100010100000101110000000000000000000
000000000000000000000010100001101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000001000101000111100001101001001100111000000000
000000101100100000000000000000101000110011000000000000
000001000000001101100000000001101001001100111000000000
000010000000000101000000000000001010110011000000000000
000000000001000000000000000101101001001100111000000000
000000000000100000000000000000101001110011000000000000
000010100100000111000000000011001001001100111000000000
000000000110000000000000000000001011110011000000000000
000000000000001000000000000011001001001100111000000000
000000000000001101000000000000001000110011000000000100

.logic_tile 2 13
000010100000000000000000000000001110000010000000000000
000000000000000000000000000000010000000000000000000000
001000100000000000000000010011100000000010000000000000
100001000000000000000010100000100000000000000000000000
010000000000000101000111100101011100000100000100000000
110000000000000111100100000000011110000000000000000100
000010000000000000000000000101011100011111110000100000
000001000000000000000000001111011100111111110000000011
000000001110000001100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000100000000000000111010000011111000000100100000000
000001000000000000000010000101011101000000000000000000
000000000000000011100110010101011101000100000100000000
000000001010000000000011000000011001000000000000000000
000010000000000000000010101000001110010110100000000000
000000000000000000000100001011011010010100100010100000

.logic_tile 3 13
000001000000000000000000001011101110010111100000000000
000000100000000000000000000101101010001011100000000000
001000000000000000000010100000011110000100000100000000
100000000000000000000100000000000000000000000000000000
110000100001010001100000001111100000000010000000000001
110000101000000000000000000101001110000011010000000000
000010100000000111000010100000000000000000000100000000
000011001010000000000000000011000000000010000010000000
000000000010011011000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000100000000000000000000000000001001000000000000000000
000110000000000001100111100000000000000000100100000001
000100000000100111100100000000001100000000000000000000
110100000000000101100000000101100000000010000001000100
000000000000000111000000000000100000000000000011100001

.logic_tile 4 13
000000100000000000000000000011100000000000000101000011
000001000000001101000000000000100000000001000010100001
001000000000011011100111101000000000000010000000100000
100000000000011111000000001101000000000000000000000000
000000100000001011100111100000000001000000100100000000
000001000000000101000000000000001101000000000000000000
000000000000100101000111001000011110010000100000000000
000000001010011111000111100011011010000000100010000000
000010000000000000000110001000011001010100000000000000
000000001000000000000000001101001110010000100010000010
000000000001010001010110000101011001011101010010000000
000000001010100000100111111011101010001001010000000000
000100000001010000000000000111111000011001110000000000
000100001000000000000000000001011010010110110010100000
110000000001001011100011100101100000000010000000000010
000000000000100101100100000000000000000000000000000000

.logic_tile 5 13
000001000000000000000010011000000000000000000110000000
000000100000001001000010000101000000000010000000000000
001000000001000000000000010000000001000000100100000000
100000000000000000000010000000001100000000000010000000
110000001100001000000000010011001001101111110000000000
110000100000000011000010101011111101101101010000000000
000010000110100111000011100001101000010001110000000001
000000001011000000000000000101111011110110110010000001
000100001100101000000010010111101000111111010000000000
000100000001001101000010110111011100010111100000000000
000000000000000001000000000111111010010111100010000000
000000000100000000000010001011111001111011110000000000
000000001001110111100111000111001000011110100000000000
000000000001111111100000000111011000101111110000000000
000000000000000111100011100000011110000100000101000000
000000100000000001000100000000000000000000000000000000

.ramb_tile 6 13
001001000010100111000000011000000000000000
000000111010001001100011101011000000000000
001001100000000000000000001111000000000000
100001000000001011000000001111000000000100
010010001110000111100111000000000000000000
110000001010000000000000000101000000000000
000000000011010011100000001001000000000000
000000000110100000000000000111100000000001
000000000000100000000011100000000000000000
000000000111010000000000000001000000000000
000010000000000000000010011001100000001000
000000101100001001000011001011000000000000
000101000000000111000000001000000000000000
000000000000000000100000001111000000000000
110000000000001000000010100101100000100000
010000000000000011000111101011001000000000

.logic_tile 7 13
000000001000000101100010100001001000001100111000000000
000000000000001111100100000000000000110011000000010100
001010000000000011100000000000001001001100111000000010
100000000000001001000000000000001011110011000000000000
110010000110000000000000000101101000001100111000000000
100000000000000000000000000000000000110011000000000001
000000001011000111000000010000001000001100111000000000
000000001010001101000011100000001001110011000000000001
000000001110011000000000000000001001001100111000000000
000001000000001101000000000000001010110011000000000001
000000000000000000000000000011001000001100111000000000
000001000000000000000000000000000000110011000001000000
000000000110000000000000000000001000001100111000000000
000000000011010000000000000000001000110011000000000100
010101001010010000000000000000001001001100110100100001
010010000110000000000000000000001000110011000000000000

.logic_tile 8 13
000010100001010000000000010001101000001100111000000001
000000000000101111000011110000101001110011000000010000
000000000011000000000011110001101000001100111000000000
000101000101110000000111000000101101110011000000100000
000001000000001000000010000011001000001100111000000000
000000000001000111000000000000001011110011000001000000
000000000110000001000000010111101001001100111000000000
000000000000000000100011100000101011110011000000000100
000000000000000111100011000111001000001100111000000100
000000000010001001100000000000101111110011000000000000
000000000001000000000110100101101001001100111000000000
000000000000100000000000000000001101110011000000000100
000001000000000000000010010111101000001100111000000000
000010000000000000000110100000101000110011000001000000
000000001000000000000111100011001000001100111000000000
000100001101000000000110110000001010110011000000000100

.logic_tile 9 13
000110100000000000000011101000000000000000000100000000
000100101111010000000000000101000000000010000001000000
001000000000000101000110100000001110000100000100100000
100000001010001001000100000000010000000000000000000000
010000000000000000000010000111101101010000000000000000
110010100000000000000100000000001000101001000000000000
000100000000000111000011000000011010000100000000000000
000101000000000000000000001001010000000010000001000000
000000001010000001000000000111001000000100000010000000
000001000101000000000000000000010000000001000000000000
000000000000000000000000000111101111000110000011000100
000000000000100001000000000000101000000001000001000011
000000001011011101100010000000011000000100000100000000
000001000000101111000000000000010000000000000000000000
000000000001010000000111001001111100001000000000000000
000000000000100001000000000111000000001110000000000000

.logic_tile 10 13
000000000001000000000010010001001111010000100000000000
000000100111100000000011100000101000101000000001000000
001000000000000111000111000011000001000000000000000010
100000000010000111100000000000101000000000010001000000
010000000000000001000010001101011110001000000111000010
110000000110000000100010010111100000000000000000000011
000010100000000101100011111000001110010000000000000000
000000000001010111000011100101001001010110000001000000
000001000110000000000000011001011010001101000010000000
000010100000000000000010000011100000000100000000000000
000011100000001000000000000111111011000100000001000000
000010001110001011000010011111111001101000010000000000
000000000000000001000000011101111110111111110000000000
000000000000010111000010110101111010111111010001000000
110000100010101001000111100001011100000100000001000000
000001001110011001100110000000110000000001000000000000

.logic_tile 11 13
000010001110100000000000011011100000000001000100000000
000000000000010000000011100011000000000000000000000000
001000000000000111000000001011100000000001000100000000
100000000000100000000000001011000000000000000000000000
000010101100100000000000001000000001000000000100000000
000001000000010000000000001011001100000000100000000000
000000000000100000000000000111011100000000000100000000
000000000001000000000000000000100000001000000000000000
000001000111010101100000000000001111010000000100000000
000000100000100000000000000000011100000000000000000000
000011100000011101100110110001000001000000000101000000
000010000000101101000010100000101000000000010000000000
000000000000100000000110110111100001000000000100000000
000010100000000000000010100000001100000000010000000000
110010100000001000000000000000011100000000000100000000
100000000000000101000000000011000000000100000000000000

.logic_tile 12 13
000000001010000101100110100011001001001100111000000000
000000000000000111000011100000101101110011000000010000
000000001010100000000000000101101001001100111000000000
000000000000010000000011100000101101110011000000000000
000000001100011000000000010101101000001100111000000000
000101000000000101000010100000001111110011000000000000
000000100000001011100110110101101000001100111000000000
000101001110000101100010100000001001110011000000000000
000001001100010000000110010101101001001100111000000000
000000100000000000000110110000101001110011000000000000
000001000010000000000010000001001000001100111000000000
000000100110000000000010000000101010110011000000000000
000010100000000000000010000101001000001100111000000000
000101100010000000000100000000101101110011000000000000
000010100001110000000000000001001000001100111000000000
000000000000010000000000000000001000110011000000000000

.logic_tile 13 13
000011100100000111100111100111101000001100111000000000
000010101010000111100100000000101100110011000000010000
000010100000010000000111100101101001001100111000000000
000000000000000000000000000000001011110011000001000000
000000000000000000000111000001001001001100111000000000
000010100001010000000100000000101100110011000000000000
000000100001010011100000010011001001001100111000000000
000000000001010000100010110000101001110011000000000000
000100000000001000000111010111101000001100111000000000
000100001001011101000010100000001011110011000000000000
000000000001011000000000000001001000001100111000000000
000000100000100101000000000000001110110011000000000000
000000001010101000000110100001001001001100111000000000
000000000000010101000000000000001110110011000000000000
000000000000000101100000000111001000001100111000000000
000001000000111101000010110000101101110011000000000000

.logic_tile 14 13
000000100000001000000110110111011000000000000100000000
000001100010001111000010100000100000001000000000000000
001100000010000101100000011011000001000011100000000001
100000001100000000000010100111101111000010000000000000
000000000000000000000000000001001110000000000100000000
000000000000101001000000000000110000001000000000000000
000000000011101000000110100101100000000001000100000000
000010100110111001000000001111100000000000000000000000
000010100000000000000000000111000000000001000100000000
000000000000000111000011101001100000000000000000000000
000000000000000000000111100001100000000001000100000000
000001001000010000000000001111100000000000000000000000
000000001010000000000000000101011010010000000000000000
000100000000000000000010000000001000101000000000000000
110000001100000000000000011000001101010110000000000000
100000100000101001000010101011001111000010000000000000

.logic_tile 15 13
000000001010100000000000000011100000000000001000000000
000000000000010000000000000000100000000000000000001000
001010000000000101000110110001100000000000001000000000
100001001000000000000011110000100000000000000000000000
000000001000000000000000000011001000001100111000000000
000010100001010000000000000000100000110011000000000010
001111000000000000000000000011001000001100111000000000
000010000000100000000000000000100000110011000001000000
000010000110000111000111000000001000001100110000000001
000000100100000000000110010111000000110011000000000000
000000000000000000000111001011111110001110000110000100
000000000000010000000011100001110000001000000000000000
000000000000000111000000001001101100001110000110000000
000100000000000000100000001011100000000100000000000000
000000000001000000000111001001101100000010000000000000
000100000000100000000100001011111101000000000010000000

.logic_tile 16 13
000000001000001011000011111001001010000001010000000000
000000000000011101100011101001001011001001000000100000
001000100000101111000111101000011101010100000000000000
100001000101000011000011100101001011010000100000000000
110000000000001101000011101001011010001000000000000000
010010100001010011100100001111110000001110000000000000
000010100000101000000011111001011000000001000000100000
000101000001001111000111101001000000001001000000000000
000000000000100001000010011111111000001101000000000000
000000000001010000100011001101100000001000000000000000
000000000001011000000000000000000000000000000100000000
000000000111010001000000001011000000000010000001000000
000000000000001000000011000111101100011001000000100000
000000000000001011000000000101001111011000000000100000
110000000011001000000110010001000001000000010000000000
100100000001100101000011100111101111000001110000000000

.logic_tile 17 13
000000001100100000000111110001100000000010110100000010
000010100000010000000010111111101001000000010000000100
001000000000011001100011100011101101001101000100000000
100000000010000011000000001111101010000110000001000000
110000000100000000000010101000011000000010100100000000
000000000001000000000100000101001011010000100001100000
000000100001000111100011100101101011000110000110000000
000001000000000001100000000000111101101000000010000000
000000000000001001000000000000011010000100000110100100
000000001001001101000000000000000000000000000001000101
000100000000011000000110011111111000000101000000000000
000000100000000101000010111111100000000110000000000000
000000001000000111100010011001000000000001100000000000
000000000000000000000111010111101110000001010000000000
000001000000000111100011110011111110000000100000000000
000000000000000000000010000000011100001001010000000000

.logic_tile 18 13
000000000000000101100000000001001111000100000000000010
000000000001010000100011100000011001101000010000000000
001010000000100011100010000000000000000000000111000101
100001000001010111100111101101000000000010000000000011
010100000010001011000011111011000001000001110000000001
110000000000000111000011001001001000000000010000000000
000000100000000000000000010101000000000010100010000000
000001000000000001000011100111001101000001100000000000
000100000001000001010010001101000000000001100000000000
000000001011110000000011101111001001000010100000000000
000010001000100001000000000001111111010000100000000001
000000000111010001100000000000101000101000000000000000
000000000000000000000000011101111010111111010001000000
000100001101010101000011010011101101010111100000000000
110010000000000011000110001101000001000010100000000000
100000100111010000000000000011001001000001100000000000

.ramb_tile 19 13
000000000000000000000110110001101000000000
000000110001010000000110100000010000010000
001000000000000011100000000111101010000000
100000000000000000100000000000110000000000
110000000110001000000110100111001000000000
110010100000000101000100000000110000000000
000000000001010101100000000011001010000000
000000000000100000000000000011010000100000
000000000000001001100000011011101000010000
000000001011010101100011000101010000000000
000010000000001001000000000111001010000010
000000001100001011100000000101010000000000
000000001000001011100011100111101000010000
000000000000101001000010001001010000000000
111100100001000000000010000011001010000000
010010100010001001000000000111110000000001

.logic_tile 20 13
000000001010000101100000001111101111101000010000000000
000000001100000000000000000111111001111101110000000100
001011000000000000000011101000000000000010000010000000
100010100000001111000111010101000000000000000000000000
110000000001001000000011100101011110000100000000000000
010000000000101111000011111101100000001101000000000000
000000100011011001100011110000001100000100000100000000
000001001000101101000111100000000000000000000001000000
000001000001001101000000000101101011010100100010000000
000000100110001101000011000000111010000000010000000000
000000001000000000000000001011111000000111000000000000
000000000000000000000010111001100000000010000000000000
000000001010100000000000011001001100000111000000000000
000000001000010000000011011101000000000010000001000000
110010001100001111100010010001111110000010000000000000
100110000000001111100110110101010000000111000000000010

.logic_tile 21 13
000010000000001000000000000111011100000010000000000000
000100000001010101000010110011100000000111000000000010
001000000000000111100111101000001100010100100001000000
100000000100001101000011110101001101000000100000000010
000001001110010000000110011001100001000011100000000000
000000100000100000000011000101001000000001000000000000
000010100001001111000011100011011001000000100000000000
000001001000000111000010000000111001001001010000000000
000100000110010000000010111000011000000110100000000000
000010101001000111000010001011001001000100000000000000
001000000000000101000000001001000001000000100000000000
000001000000000000000011111001001110000010110000000000
000000001010010000000000000101011010010000100000000000
000010100000000000000011000000111011000001010000000100
000000100000001000000000000101100000000000000100000000
000001001000000001000000000000100000000001000010000000

.logic_tile 22 13
000000000000000101000010000001001100000100000000000000
000000000000000000100111101101000000001101000000000100
001010100000001000000110100001101000010110000000000000
100001000000000001000100000000011001000001000000000000
110000000011010000000011100011000000000001000000000000
110000000100100000000000000011101011000011010000000000
000001000001001001100111101001100001000010100000000000
000010100000101111000110001001001011000001100000000000
000000100000000001100110000000000000000000000100000000
000011100000000001000000001101000000000010000000000000
000000000110000111000000011111111010001100000000000000
000000000010000000100011100011110000000000000000000000
000010100001010000000010001000000000000000000110000000
000010001110100000000000001011000000000010000000000000
000000000000000111000010001111111010001100000000000000
000000101010000000000100000101000000000000000000000000

.logic_tile 23 13
000000000001011000000000011000001101000100000000000000
000000000000100001000010000011001101000110100000000000
001000000011010111000111010101100000000001000000000010
100001000100000111100111000011101111000011010000000000
010000000000100111000111001000001011000110000000000000
110000000110010101000110011001001000000010100000000000
000100000000010001000110001000001000010100100000000000
000000000001010011000010010001011100000100000000000000
000000000000000001000000001001100001000010100000000000
000000000000000000000010010101101001000010010000000000
000000100000001000000000010001001011000100000000000000
000001000010000001000011000000001011001001010000000100
000001000000000000000000000101000000000000000100000000
000010101110000000000010010000100000000001000000000010
000000000001000000000000000011011001010110000000000000
000000001000110000000000000000111010000001000000000000

.logic_tile 24 13
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000000000001100000000000001000000000
100010000000011011000000000000000000000000000000000000
110000000000000000000000000011101000001100111000000000
110000000000000000000011010000000000110011000000000000
000010100001000000000000010000001001001100110000000000
000100000010110000000010000000001011110011000000000000
000000000000010000000110000101011100001100110000000000
000000000000100000000000000000110000110011000000000000
000000000101011001100110000111100000000001000100000000
000000000000000001000000001111000000000000000000000000
000000000000000000000011011000001100000000000100000000
000000000110000000000010000111010000000100000000000000
110010000001000001000000000111111100000000000100000000
100100000000000000000000000000000000001000000000000000

.dsp3_tile 25 13
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000001010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000100100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010001010000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000

.logic_tile 1 14
000100000000001000000000000001101000001100111000000000
000010000000000011000000000000001000110011000000110000
000000000000000111100000000101001001001100111000000000
000000001010000000100000000000001000110011000000000100
000000000101000011100000000111001001001100111000000000
000000000000100000100000000000001010110011000000000000
000010100001000111100000000011101001001100111000000000
000000000000100000100000000000101000110011000000000001
000000010000000000000000010111001001001100111000000000
000000010000000000000011000000101010110011000000000000
000000010000011101100000000011001001001100111000000100
000000010000000101000011100000101000110011000000000000
000000110100001000000000010001101001001100111000000000
000001010000000101000010100000001100110011000000000000
000000010000000000000000000101101001001100111000000000
000000010000000000000000000000001100110011000000000000

.logic_tile 2 14
000000000000000000000110001000000000000010000000000000
000000001010000000000011101001000000000000000000000000
001010000000001011100110011101111000100000000000000000
100001000110000101000010001001011001000000000000000000
010000000000000000000111010000011000000010000000000000
110000000000000000000010100000010000000000000000000000
000010000000000101000000011000001001000100000100000000
000000000100000000000010101101011000000000000000000000
000000010010000000000000000001000000000010000000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000101100000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010011000000000000000101011000000000100100000000
000000010000100000000000000000101001000000000000000000
000010010000010000000000000001011001000000000100000000
000001010000100000000000000000101000000001000000000000

.logic_tile 3 14
000001000000000111000111101111011101010111100000000000
000010100110000000000100000111101010001011100000000000
001010000000001011100010101000001010000110000000000000
100000000000000001000100000101001011000010100000000000
000000000000000011100111010101111100000110000100000010
000000000000000000100110000000111110101000000000000100
000000000000000101000111011011101100101011110000000000
000000000100001001000111010001011000011111100010000000
000000010100100000000000000101111110000010100000000000
000000010000000000000011010000011011001001000000000000
000001010000001011100011011111100001000010010100000000
000000010000000111000111011001101011000001010000000000
000001010000000001100000011111011010001010000100000001
000010011000000111000011010001010000001001000001000000
000110110000001001100110011011111010011100000000000000
000101011010000101000010000111111001011101010000000000

.logic_tile 4 14
000000000000000111100000000000001110000100000100000000
000000000000000001000000000000010000000000000000000000
001010000000000000000000000000001100000100000100000000
100001000000001001000000000000010000000000000000000000
000001000000101000000000011001011100101110000100000000
000000000000010101000010000011001111101000001000000000
000100000000100000000010011000000000000010000000000000
000000000110000000000011010111001011000000000000000000
000000010000000000000000011101000000000001000001000000
000000010101000000010011001101001000000001010000000000
000010010000000111010000000000000000000000000110000000
000001010000011001000000000111000000000010000000000000
000100010000000000000110000000011010000100000100000000
000100010000000111000010000000010000000000000010000000
110000110110000000000000000000011000000100000100000000
000001011100001011000000000000000000000000000000000000

.logic_tile 5 14
000000000110000101100010011101011000011111100000000000
000000100000000111000110001011101100010111110000000000
001000000001000011100011100111100000000000000100000000
100000000000000000000111100000100000000001000010000000
010010001000001011100111011111001010111110000000000000
110000000000000001100011001011011000111111100000000000
000000000001010111000011101011101010000000100000100000
000000000000100000100111111111001111010000110000000000
000000011000001011100000000000011100000010000000100000
000000010000000111000010110000000000000000000010000000
000000011110000111110000000001011000011101010010000000
000000010000000001100010000001111010011110100010000000
000000010000001000000000001001101100101111110110000100
000000010000001111000010010101101101000110100011000000
110110010000010101000110011111111010101011100000000101
000111010000000000100010111101011001010111100000000000

.ramt_tile 6 14
000010000000001000000000011000000000000000
000000010000001011000011101011000000000000
001000000000000111100000001111100000000000
100000110100001011000000000001100000000001
010000001110100000000000000000000000000000
010000000000010111000000001011000000000000
000010000001010011100000001101100000000000
000000000101010000000000000111000000000001
000000010000001000000000011000000000000000
000010110000001111000011110111000000000000
000001010001111001000000011001000000000000
000010010111110011000011110011000000000001
000000010110000000000000001000000000000000
000000010000000000000010010001000000000000
110010010000001111000010000011000000000000
010001010001001111100000001111001010100000

.logic_tile 7 14
000010100000010000000000000000000000000000100101000010
000000001000000000000000000000001101000000000010000010
001000000000000000000000000000011100000100000110000010
100001001110000000000000000000010000000000000000000010
010001001010000000000000001000000001001100110000000100
100000001100000000000000000101001110110011000000000000
000000000001111001000000000101111100000100000000000000
000010100000000011000000000000000000000001000000000000
000100010000000000000000001111000000000000000000000000
000001010000101001000011110101000000000011000000000000
000000110000000000000000011000000000000000000100000010
000000010000000001000011100111000000000010000001000001
000001011010001000000000000101100000000000000101000000
000010010000000011000000000000000000000001000000000110
000000010110100011100000000011011010000100000000000000
000000010101000001000000000000000000000001000000100000

.logic_tile 8 14
000110000000000000000000000101101001001100111000000000
000100000000000000000000000000101111110011000000010001
000100000000000000000000010001101001001100111001000000
000010001000000000000011100000101100110011000000000000
000001001100100111100000000111101000001100111000000000
000000100001010000000000000000101110110011000000000001
001000000001010000000000010011001000001100111000000001
000000000000000000000011110000001100110011000000000000
000100010000000011100000000011001000001100111010000000
000100010001000111100011100000001111110011000000000000
000000010000010101100000000101001000001100111010000000
000000110110000000000010000000001100110011000000000000
000000011110000111000010000011001000001100111000000010
000010010000000000110100000000001101110011000000000000
000001010100000000000010000011101000001100111000000000
000000110110000000000111110000101100110011000000000100

.logic_tile 9 14
000000000000001000000000000011100000000000000000000000
000010100100000011000000000001100000000011000001000000
001000000000011111000111101101011000101000010010100000
100000000000100001100111101001001011111101110000000000
110010000001010101000000000011101100000100000000000000
000111000000000111100010000000001110101000010001000000
000000000000110000000111110000000000000000100100000001
000000000001110001000110000000001010000000000000000001
000000010001011001000111001101111110001000000000000000
000010110001001111000011111011001101001101000000000000
000001010000000001000110100111000001000000010000000000
000000110010000000000110010011001000000010110000000000
000000010000000001000000001111001101000100000000000000
000010110000000000000011111001111101010100100000000000
000100010000000000000000000101101101111101010001000000
000010010001001111000000001101101011110100010000000000

.logic_tile 10 14
000001000000001011100000010000000000000000000101000000
000000000000000011100011110011000000000010000000000000
001000000000001000000000000101111110000100000000000000
100000000000001111000000000011001111101000010000000000
010100000000100111000010010101011110111001010000000001
010100000001000000000011001011101110111010100000000000
000000000000000111000111001011111101000000010010000000
000000100000000001000000001111101010000000000000000000
000000110111001101100111000111000000001100110010000000
000010010000100011100011010000001111110011000000000000
000000110000010001100000000001001010010000000001000000
000001010100100111100011100011011111101001000000000000
000001010110011001100010011011111011001001000000000000
000010110000000111000010111101001000000001010010000000
000000010000100111000000000000001010010000000000000000
000010011110011111100010000001001101010010100001000000

.logic_tile 11 14
000000001110001001000111110101000000000000100000000000
000000000000001111000110000000101001000000000000000001
001000000001110011100000000001000001000000100000000001
100000000100000000100000001001001110000000110000000000
000100000000100111100000000101000000000000000100000000
000100000001001111000011110000100000000001000000000000
000000100001010011000000000000000001000000100000000000
000001000000001011000000000001001000000010000000000000
000000010000000000000000010011111011010111100000000000
000010110001010000000011101111001111000111010000000000
000000010110000011100000000000000001000000100000000000
000000010000000000000000000001001111000010000000000000
000000010000000000000011101101001110101001000100000000
000000111000001111000100000101001010000110000000000010
110010110000001000000111100000001100000100000000000000
100001010000000001000010000001010000000010000000000000

.logic_tile 12 14
000100000001001000000000000000001000001100110000000000
000001001010001011000000000000000000110011000000010010
001000000001111000000000000000000000000000000100000000
100000000000001001000010110111001011000000100000000000
000000000000001000000000010111001010000000000100000000
000000000001011001000011110000110000001000000000000000
000000000001000000000000000000011110000000000100000000
000000000000000000000000001101000000000100000000000000
000101011000000000000000001000001010000000000100000000
000010010000010000000000000001010000000100000000000000
000001110001010000000000000000001110000000000100000000
000011010000100000000000001101010000000100000000000000
000100011110001000000110110101001010000000000100000000
000000010010100101000010100000010000001000000000000000
110010010000000101100000000001011000001100110000000000
100000010000000000000000000000010000110011000000000000

.logic_tile 13 14
000010000011010000000111010001001000001100111000000000
000000000000100000010010100000101010110011000000010000
000000000001110111100000000011101000001100111000000000
000100001000110000000000000000101010110011000000000000
000000000000000101100110110111101000001100111000000000
000000001000000011000010110000101001110011000000000000
000010000000000101100000010101101001001100111000000000
000001000001000000000011110000001000110011000000000000
000110010001011000000010000101101000001100111000000000
000000110000000101000000000000101100110011000000000000
000100010100001001000000010101001001001100111000000000
000000010010000101000010100000101100110011000000000000
000010010000000000000000000101001001001100111000000000
000000010000000000000000000000101100110011000000000000
000000011010000101110000010111101000001100111000000000
000000010100000000000011000000001101110011000000000000

.logic_tile 14 14
000000000000000101100000001000000001000000000100000000
000000000000000000000010010001001011000000100000000000
001010000110101111100110100011001110000100100000000000
100000000000000101000011100000111011101000010010000000
000000001110110000000000010101101011010100000000000000
000010100010011101000011110000001001001000010000000000
000001100110000000000010011000000000000000000010000000
000010001010000001000010100101001100000000100001000101
000011110000000111000000010101100001000000000100000000
000010110001010000000010000000101011000000010000000000
000010110000100000010000001000011010000010000100000000
000001011100000000000000001001010000000110000000000000
000000010000000111100111000001000001000000000100000000
000000110000000000000100000000001011000000010000000000
110100010001010000000000000001001111000110000000000000
100000010000000000000000000000101000000001010000000001

.logic_tile 15 14
000000000000101101000000001001011111000010100000000100
000000000001011011100010001011011110100001010000000000
001010100000100000000110000011000001000000000010000000
100000100001000000000000000000101111000000010000000100
010001100110001001100111010000011010010110100000000000
010010100000000111100010011111001110010010100001000000
000000000010000000000011100000000001000000100101000000
000100000000000001000000000000001001000000000001000000
000000011110000000000000000011100000000001010000000000
000000010001000000000010000101001011000010010000000000
000000010101010111000000010101111110001000000000000000
000000011110000000000010010111111010000110100000000001
000001011100000001100111010011101010001101000000000000
000010010000010111000011100001010000001000000000000000
110100111110010101000111100000000000000000000100000010
100001010010000000000110101111000000000010000000000000

.logic_tile 16 14
000000000000000011100000001001001011010111100000000000
000000000000000000100010111011001001001011100000000000
001000000000000000000000010000001001010000100000100000
100000100000000000000011011111011110010100000011000000
110000001110101111000000000000000000000000000100000000
000100000001001111000000000011000000000010000000000001
000000000001010000000000010101001100000010000000000000
000000000100000000000011100000010000000000000000000000
000000111001000000000110000101100000000000000110100110
000010111111000001000011100000100000000001000000000001
000000010000000011000000000000000001000000100100000000
000000010000001111000010000000001100000000000000000001
000001010000000000000000001000001101000000000100000000
000010010000000000000010100111011100010000000001000100
000001010000001111000000000011111111000000010100000000
000110111011001101100011101011001111000000000000000110

.logic_tile 17 14
000000001000000000000110000111101110000100000000000000
000000000000000000000000000000011111001001010000000000
001001000001010011100111010001111101001001010000100000
100000000000111101000010110101111000000000000000000000
010001000000000000000011101000000000000000000100000010
110110100001011101000000000001000000000010000000000000
000001001110100111100011000011011010000001000000000000
000000100101010000100100001011000000000111000000000000
000000010000001000000010110001000000000000000100000000
000000110000000011000011100000100000000001000010000000
000000010100000001000010000011001111010000100000000000
000100010101010111100011110000111100000001010000000000
000001010000001000000111101111011001101000010100000000
000010110000001011000011111111011100010111110000000001
001100111000011001000111101101111111001111110001000000
000001010000000101000010001111101101001001010000000000

.logic_tile 18 14
000000000011010111100011100000001110010100100000000000
000000000000001001000000000111011000000100000000000000
001000000110001000000011100011011010111001110000000000
100000000000000111000100000001001101111101010000000000
110011100000010001100111011111011100000010000000000000
010011000000000000000111110001010000001011000000000000
000000000001000111000111010111101010010000000000000000
000000000100000000100010000000011001100001010000000001
000000010000001000000111010101011111000000100000000000
000000110011000011000011110000101011001001010000000000
000000010000000111000110101101000000000000000100000000
000000010110000000100010010011000000000001000000100000
000000010000000111100000011000011001000110100000000000
000100110001011001100010001011011000000100000000000000
000000010000100001000000001101101110000001000000000000
000001010001001001000000001101100000000111000000000000

.ramt_tile 19 14
000001000000000000000011000011011100000000
000010000000000000000100000000000000000000
001000001010000111100000010001111110000000
100010001100000111100011110000000000100000
110000000001000000000000000101011100000000
010000000000101111000000000000000000100000
000000000001110000000011100111111110100000
000000000111010000000100001011100000000000
000000010110000001000010000111111100000000
000010110000000001000111101111100000100000
000001010001011011100000001001111110000000
000000110000000011100000000001100000010000
000000011010000000000111100001011100000000
000000011010000000000000000011100000000000
110100010000000011100011101101111110000000
010101011000001001100011100111100000000000

.logic_tile 20 14
000000000010100000000111001000011110010010100110000000
000000000001000011000110111001001110010000000010000010
001010000111000001000111111011001100001110000100000000
100010100110000000100111101111010000001000000001000000
110000000000100000000111101011011000001110100000100000
000000000000010000000110100111001000001100000000000000
000000000000001001100011100000011101000000100000000000
000000001000001111100011010111001001000110100000000000
000010110110010101000110010001011011101000010010000000
000000111100000111000010001001111011111110110000000100
000000010000001011100000000000001101010110000101000000
000001011000001011000000001011011110010000000000000100
000000010000001011000000000000001011010100000000000000
000000011100000101100000001101011100000110000000000000
000010110000101011000000011101100001000001000000000000
000000011000011111000010000101001100000011010000000010

.logic_tile 21 14
000000000000000001100110001000011100010100100000000000
000000000001010000000000001001001110000100000000000000
001010100001011000000000010001100000000000000100000000
100010000010001011000010110000100000000001000000000000
110000001100010000000000000000001110000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000001000000010001101101100000010000000000000
000001000000000001000000000101110000001011000000000000
000000010001010000000000010011100000000000000100000000
000000010000100000000011000000100000000001000000000000
000000110011010001100011100101111000000010000000000000
000001010000000000000000000001100000001011000000000000
001000010001011101100111111111011110000001000000000000
000000010000101001000011101111110000000111000000000100
000010011100000000000110000000001111000100000000000000
000000010001010000000010011001001101000110100000000000

.logic_tile 22 14
000100000000001000000011000000000000000000100100000000
000000001100000111000010010000001001000000000001000000
001010100000000000000010101001011011110000000000100010
100000000111001101000110111101011101000000000011100100
110010000010000000000010111000011111010000100000000000
110001000000000000000111111111001110000010100001000000
000000000000000011100010111001111000111001000000000000
000000000000011111100011010101011111111111000000000000
000010111100000101100000001001011101010100000000000000
000001010001000000100000000101101101011000000000000001
000000010101010011100110000000001011010000100000000000
000101010000000001100011111111011001010100000000000000
000000010000000111000111100000001100000100000110000000
000000010000000000100010000000000000000000000000000000
110100010000001101100011101011101110100010000000000000
100001010100000011000010001111001011000100010000000000

.logic_tile 23 14
000000000000010101100000010000000000000000100100000001
000010101010100000000011110000001111000000001100000001
001000000000001000000000001000011101010100000000000000
100000000000000001000000000101001111000110000000000001
000001001010011000000010101000011101010100100000000010
000010000000001011000000001101011101000100000000000000
000001000000001000000011100000000000000000100100000000
000000000000000011000000000000001110000000001100000000
000000010000001000000000000101000000000010100000000000
000000010001011011000010000011001001000001100000000000
000010110000001001000110000000011000010100000000000000
000000010100000101000011100001001111000110000000000000
000000110001001000000110000011111010010100100000000100
000000010000100011000011100000001011000000010000000000
110110110000000001000111101111101100000110000000000000
110011010000010101000010000111110000001010000000000000

.logic_tile 24 14
000000000000000000000000010111000000001100110100000000
000000001010000000000010000000001111110011000000100010
001000000000000111100000000000000000000000000000000000
100000001010000000100010110000000000000000000000000000
010000100001010000000010011000001011000110100000000000
110001000110000000000011010101011001000100000000000000
000000100000000111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010110000000000000000000000011001000000100000000000
000001011110000000000000001001001100000110100000000000
000000010000000000000000000000000000000000000000000000
000000011000000001000000000000000000000000000000000000
000000010000001000000111000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
110000010001000000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001010000010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000010000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000001101000000000101101000001100110000000000
000010000000001111100011000000001111110011000000010010
001000000000100000000010100000011010000100000100000000
100000001011000000000110010000000000000000000000000000
110000000000100000000010100011101100100110110000000001
010000000000010000000100000111011000101111110000000000
000010100000001011000000000011100000000010000000000000
000000000000001011100000000000000000000000000000000000
000001010000000001000110100001011000000010000000000000
000000110000000000100110011101010000000000000000100000
000000110000000011100000000001100000000000000101000000
000001010000000001000000000000100000000001000000100000
000000010010000001100110000000000000000000100110000100
000000010000000000000000000000001001000000000000000000
110010010000000000000000000000000000000000100100000110
100001010000000000000000000000001100000000000000000000

.logic_tile 2 15
000010100101000000000000010111000000000000000100000000
000010000000000000000011010000000000000001000000000010
001010100000000000000011101001001011111000110000000000
100000000000000000000000001001111110110000110000000100
010000000000000000000111000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000010011010000000000000000000000001000000100100000000
000010110000000000000000000000001111000000000000100000
000000010000010011100000000011100000000000000100000010
000000010000000111010000000000000000000001000000000000
000110010000010000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000001011100001000000111000000000000000000000000000000
000010110001001011000000000000000000000000000000000000

.logic_tile 3 15
000000000000010000000000001000000000000000000100000000
000000000000110000000000000101000000000010000000000000
001010000000000101000000000000000001000000100100000000
100001001100000111000000000000001100000000000000000000
110010000000001000000000000001101111010010100000000000
110000001100001111000000000000011000000001000000000100
000100000001010101100010100011000000000000000100000000
000000000000000000100000000000100000000001000000000100
000001010000000000000000000000000001000000100100000000
000010110000000000000010010000001110000000000000000000
000110010000010011000000000000011010000100000100000000
000100010000000000000000000000010000000000000001000000
000000010000000001000111110000000000000000000000000000
000000010110000000000111110000000000000000000000000000
000000010000000011100000001111000000000011100000000000
000000011010000000000000000001001010000001000000000000

.logic_tile 4 15
000110000000100001000111000001000000000010000000000010
000101000000000000100110000000100000000000000000000000
001001000010000000000111010011101100000000000110000000
100010000000000000000011110000000000001000000000000000
110010100110100000000000001001011100001011100000000000
110001000101000000000000001111001001101111010000000000
000010000000000000000110101000000000000010000000000010
000001000000000000000100001001000000000000000000000000
000000010000100000000011100000000000000010000000000100
000000010001011001000111111011000000000000000000000000
000010010000000111100000001001111110001111110000000000
000000011100001001000000000011111111001101010000000000
000000010000000000000010000000000001000010000000000000
000000010000000000000010000000001011000000000001000000
110110110000010000000111100000000000000010000000000100
000100011100100000000100000000001101000000000000000000

.logic_tile 5 15
000100001010101000000000000101111101110100010000000000
000101000000001111000000001101011001111110100001000000
001010000000000111000010110001011101010111100000000000
100001000100000000100110001111001000000111010000000000
110000000000001000000111011111101100000100000000000000
010000000110001011000111001011000000001100000010000000
000010000001011000000010100111100001000001010001000100
000001000010000111000100001011101111000010010000000010
000000010000000001100111110000000001000010000100000000
000000110110000111000111110000001011000000001000000000
000010010000000111100110000000000000000010000001000000
000000010000000001100110000000001011000000000000000000
000000010000000111100000010101011100000000000000000000
000000010001000000000010010000000000001000000000000000
110100010000000000000010001011001110001011000000000000
000000011100000001000111001001000000001111000001000000

.ramb_tile 6 15
000000000000100000000011100000000000000000
000000011100001001000000000101000000000000
001010000000100000000000001001000000000000
100000000000010000000000001101000000010000
110000001110000011100000000000000000000000
110000000110100000100000000111000000000000
000010000000001000000000001011000000000100
000011100000000011000011100101000000000000
000010010001001000000000001000000000000000
000000010001010111000011111011000000000000
000000010000000101000000011111100000000010
000000011111010001000011100011000000000000
000000110000001011100111001000000000000000
000011110000001011100000001111000000000000
110001010000000001000110000011000000000000
010010010000000000100100001001101110010000

.logic_tile 7 15
000010000000000000000000011111100000000000010100000100
000000000000000000000011000001001010000010110000000000
001001001010000111000111011000001100000000100110000000
100010000000000111000011011001001011010100100000100000
110000001010000011100000011001111110001001000101000000
100010100000001101000010001111000000000101000000000000
000101000000001000000010001111100000000001110110000001
000000101100000011000000000111001110000000010000000000
000010110000001000000000000101100001000001110110000000
000000110000000111000000000011001011000000010000000000
000000010001000001100000000001000001000001010100000000
000000010000100001000011000101101110000010010000000100
000000011011011000000000000111111101010100000100000000
000000010000000001000000000000001001100000010011000000
000010010000101011000110100011111101010000000100000000
000010110001011011000100000000011110101001000010000000

.logic_tile 8 15
000000000000000000000000000001101001001100111010000000
000000000011010000000010000000101000110011000000010000
001000001001000011000111100001101001001100111000000000
100000000110100111000100000000001100110011000000100000
010010100000000000000010000011001001001100111010000000
110000000010000001000100000000001000110011000000000000
000000000000000000000000000001101001001100111000000000
000010100000000001000000000000001010110011000001000000
000001010001000111100111100001101001001100111000000000
000010110000000000000100000000001000110011000000000001
000000010010000001100000000001101000001100111000000000
000100010000000000100000000000001110110011000010000000
000000110000001000000000001111101000001100110000000001
000001010000000111000000000001000000110011000000000000
000100111000001000000000000000001000000100000110000000
000000010100010111000000000101011101000000000000000000

.logic_tile 9 15
000000000000000000000000010101101010111000110000000100
000010101110000000000011101001111111111110110000000000
001000100000000000000010000101100000000000000100000000
100001000000000011000100000000100000000001000000000000
000000000001010111100010000000000001000000100110000000
000000000000100000100010000000001000000000000000000001
000000000000100000000011100000001010000010000010000000
000000000001011111000010000000010000000000000000000001
000000010001010011100000000001101110000010000000000000
000000010100100000000000000101100000001011000000000000
000110010000100000000000000000011100000100000100000000
000100010000010000000010010000010000000000000000000010
000000010100001111100010000111101101010010100000000010
000000010000000111100000000000001111000000000000000000
110010110100001000000111011111001111000001000000000010
000001010000000001000111001111101010101001000000000000

.logic_tile 10 15
000001000000001000000000010101100000000000001000000000
000000001001000111000011110000000000000000000000001000
001001000000001111100000000111100001000000001000000000
100010001010000111100011000000101000000000000000000000
010000000000000011000000000111101001001100111000000000
010000000000100000000000000000101111110011000010000000
000100100000101000000111110111101000001100111010000000
000101001111001111000010110000101110110011000000000000
000001010000000000000000001000001001001100110000100000
000000110000000000000000001111001011110011000000000000
000000010000000000000000001000001011010000000000000000
000000010100000000000000001101001110010110000010000000
000000010000100000000000000000000001001100110000000000
000101010000011111000000000001001000110011000000000100
110000010000000000000010010001100000000000000100000001
100000010000001001000011110000100000000001000000000000

.logic_tile 11 15
000000100000100000000000010111000001000000001000000000
000000000001010000000011110000101100000000000000000000
000010100100000101000010100000001001001100111000000000
000000000000000000000000000000001000110011000000000100
000001001000010000000010100000001000001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000010111001000001100111000000001
000000000000000000000011100000000000110011000000000000
000001110000000101100000000000001000001100111000000000
000010010110000000000000000000001011110011000001000000
000010110000100000000000000000001001001100111000000100
000000010000010001000000000000001011110011000000000000
000001010000000101000000010011001000001100111000000010
000010010000000000000010100000000000110011000000000000
000010010000000000000000000000001001001100111000000100
000000010001000000000000000000001001110011000000000000

.logic_tile 12 15
000000000000000101100000011001111100000001000000000000
000000000110000000100011000111010000000110000000000000
001000001101011111100010100000011000000100100000000000
100010100110101011000000000000001011000000000000000000
010000001110001111000000000001000001000000100000000000
010000000001010001100011110000001000000001000001000000
000001001010000000000000001011111110001001000110000000
000010001110001011000000000111010000001010000000000000
000001010001010000000111010000011011000100000100000001
000000111000100111000111010101001111010100100000000010
000000011000101000000010010111111100010100000100000000
000000011011000011000011110000111101100000010000100000
000001010000000000000111101001100000000000010100000000
000010010000100000000100001111101100000001110011000000
110000010000000111100010011011001110010101000000100000
100100010010001111000011101111111010111110000000000100

.logic_tile 13 15
000000000000111000000111100000001000001100110000000000
000000000001010101000110110000000000110011000001010000
001000000000000000000000000001001000011101100000000010
100000000000010000000010110011011111011110100000000000
000000100000100000000111100000011011010000000100000001
000001001011011111000000000000011101000000000000000000
000011100010010000000000001001100000000000000000000000
000011000000010000000011101111100000000011000001000000
000000010000000001000011100011000000000000000100000000
000010010000000011000100000000100000000001000001000000
000011110110000111100000000001101010000100000000000000
000010011101000000000011110000110000000001000001000000
000000010000000000000010010011100000000000000100000110
000000010000000000000111100000000000000001000001000001
110000110000000000000000010011001110011001110000000000
000001011010000000000011001001011010001001010010100001

.logic_tile 14 15
000001000000000000000011100000001010000100000100000010
000000001011000000000100000000000000000000000001000100
001000001001011000000111100101001011000110000100000000
100000000110001001000100000000101001101000000001000000
110000100000001101100010001111100000000000100000000000
000001000000001111000100000101101111000010110000000100
000110100000010001000011101000000000000000000101000000
000101000100100011000100000111000000000010000010000000
000000011010000000000011111101100000000010110110000000
000000010010000000000010100011001010000000100010100001
000000010000100000000000000001101010010000000100000000
000000010001000001000000000000011111100001010001000100
000000110000000001100010010000000001000000100100000100
000000010000100000000010000000001011000000000010000000
000110110001001000000000000011001110010100000000000000
000001010000001111000011111001101101100000010010000000

.logic_tile 15 15
000000000000000000000010110001111101000010000000000000
000000000001000000000110100000101111101001000000000000
001001100000001000000010101101111111010100000000000000
100111100000001011000100000011011001000110000000000000
110001001000000000000111011011001010111000100110000101
000000100000000000000011001101111011100000010000000101
000000000000000101000010000000000001000000100100000000
000000000001000000100110100000001101000000000000000001
000011111110000000000010000111111110000000000000000000
000010011110000000000100000000010000001000000010000000
000000010000001101000011001001101000001000000100000010
000100011010101111000110001101010000001110000001000000
000001010010110000000000000000000001000000100100100000
000000010001110000000000000000001100000000000000000100
000000010010000000000010100011100001000010010000000000
000000010000000001000010011001101100000010100000000000

.logic_tile 16 15
000000001010000000000000000000000001000000100110100100
000000000000000000000010100000001111000000000000000001
001110100100100101000110000011000000000000000100000101
100000000110011101100010010000000000000001000000000100
110000000000100101000011110101001100100000000000000000
000000000000000000100110101101111001100010100010000100
000000000001010001000010100101100000000000000100000000
000000000000000000100110110000000000000001000000100010
000010011100001000000110100001101110001001000001000000
000000010000000011000000000101110000001010000010000010
000000010001000011000010101001101111010000100000000000
000000010000000000000000000001011101000010100000000000
000000010000010101100010111101111101011100000001100010
000000011110000000000110101101101110111100000011000101
000110010000000101000111100111011000100000000001000001
000001011011010000000000001101011101011001000000000000

.logic_tile 17 15
000000001000001000000111101011001111001000000000000000
000000000000001111000100000011101011010100000000000000
001011000000000101000000010111101111000010000101000000
100000001000000000000011010000101100101001000000100000
110000000000000001000000001001000000000001110110000110
000010000000000101000000000111101010000010100010100001
000000000100000111000111101011001110110100010100000000
000001001010000000100000001011111100101000000011000101
000000010000000001000111011000000000000000000100000000
000000010000000000000010111011000000000010000001000000
000000010011001101100011100111011000000000000000000000
000000010001111011000110010000111100001000000000000000
000001010000001001000011100101000001000010110100000000
000010010000001001100100000001001010000000100000100001
000100110110110001100110100111011011000110000100100000
000001010000110000000000000000001000101000000011000000

.logic_tile 18 15
000000000000011111100010010001100000000001000000000000
000000000000010111000111100111101111000011010000000000
001010101010001111000010100101111000010000000000000000
100000000110001111000000000000101111101001000001000000
010000000000000000000111000000001110010000000000000000
110000000000000101000000001011011001010010100000000001
000000000110000000000111000111111100101001110000000000
000100000000001111000011001001001000010101110000000000
000010110000000000000000000011100000000000000110100000
000001110000000000000010000000100000000001000000000000
000000010001011000000110010111101110010000100000000000
000000010000000111000011110000111010000001010000000000
000000011010100011100111100001100000000001100000100000
000000010000010000100111100001001110000010100000000000
000100010000010111100010001000011101000110100000000000
000001010000000000100000000101011011000000000000000000

.ramb_tile 19 15
000001001000110101100000010011101110000000
000000010000110000000010100000000000000100
001000000001011000000000000111101110100000
100000000110001011000000000000100000000000
010000000110101011100011100111001110000000
110000000000010011000000000000100000000001
000010100000001111000000001011001110000000
000000001000001001100000001111000000000000
000000010000000000000000000101101110000000
000000010000000001000000001001000000100000
000000110000000111000000000101001110000000
000001010000000000000000000001000000010000
000000011000001011100110000111101110010000
000000110001000011000110011111000000000000
010000010000000000000010000101101110000000
010000010000000001000110110101000000100000

.logic_tile 20 15
000000000000001101000000010111000000000001000000000000
000000101100001011000011001111001000000011100001000000
001010100000101111000111100000000000000000100100000100
100000001001000111100010110000001010000000000000000000
000000000000000111000110111000000000000000000100000000
000000000000000111000010011111000000000010000000000000
000000000001010000000110000101001000000110000000000000
000000001000000000000000001101110000001010000000000000
000001010110000000000111100000011101000110000000000000
000000010101000000000111110101001011000010100000000001
000001010001010101100000001001111000000110100000000010
000000010000000101100010000111011111000000000000000000
000000010110000000000110001001111001000000100010000000
000010110000001111000010000001011100000010110000000000
110110010000000000000011100011101100000000100000100100
000001011001011011000100001011111000101000010001000000

.logic_tile 21 15
000000000110000000000000010101000000000010000100000000
000000001000001101000011010000000000000000000010000001
001010000000000001100011001111101111100000000000000000
100000101110000000000000000111001101110100000000000000
010001001000001000000000001001111100000000100000000000
010010100000000001000000000111011110010000110001000000
000110000000011000000000001011111111100000010000100000
000000000001010101000010000101001001100000100000000000
000000010001010001000000001111001110110110000000000000
000000011110101111000011001011011000100100110000000000
000000010010100000000110000001001101000110100000000000
000001011011010001000010000000011111000000010000000000
000000010000000111000000001101111110000110000000000000
000000010001011101100010001111110000000101000010000000
110000110000000101100111000011000001000010100000000000
100000010000001011000010000011001111000010010000000000

.logic_tile 22 15
000000000001000101000111110000000000000000000100000000
000000000000100000000110000101000000000010000000100000
001000000001001001100000000000001000010100000000000000
100010000110100101000010010001011100000110000000000000
001000000000000111000000000011111111000110100000000000
000000000010000000000000000000111001000000010000000000
000000000000101101100000011111100001000001110000000000
000000000001011011000010101101001010000000100000000000
000001010000000001000010100000001000000000000000000000
000110010000000000000110010111010000000100000000000000
000000011100000000000010010000001100000100000010000100
000001010000000000000011010000011111000000000010000100
000000010000000101000111101001100001000010000000000000
000000011011000000100010001011001010000011010000000000
110001010000000001100000000001101110010111100000000000
000000110000000000000010001001011101000111010000000000

.logic_tile 23 15
000000000000000000000111111001000001000010100000000000
000000000000000000000110000011101101000010010000000000
001000000000000000000000010000011000010100100000000000
100000000110100000000010001111011100000100000000000000
110010100110001111000000000111101101010100100000000000
110001001111000011000000000000001011000000010000000000
000000000001000111000110010000011010000000100000000000
000000000000100011100011010111001100000110100000000001
000000010000010001100010000000000000000000000100000000
000000011110101001100010000011000000000010000000000010
000100110000001000000000010000001001010100100000000000
000000010000000101000011001011011011000100000000000001
000000010000001000000011100101011010000010000000000000
000000010010000001000010001011000000001011000000000000
000000110000000000000000010101000001000011100000000000
000000010000100111000010100101001111000010000000000000

.logic_tile 24 15
000010000001011000000000010000000000000000000000000000
000000000000101111000010000000000000000000000000000000
001000000000000000000000000011011110000010000000000000
100000001000100000000000000000110000000000000010000000
010010100000000111100010001101111111010000110000000000
110001000000000000100100001101111110010010000000000000
000001000001101101000011100101011011000110000000000010
000000100000011011100111110111001100000010000000000000
000010011000000000000000010000000000000000000100000000
000011110110000000000011100001000000000010000000000000
000000010000000001100010001101101001000000110000000000
000000010000000000000111001111111101000000010000000000
000000010001000000000000000111000000000000000100000000
000000010000110111000010010000100000000001000000000000
000000010000000011100110010011111011010010100000000000
000000011001000000000011110000111010000001000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010001000000000000000000000000110000110000001000
000000110000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010001000000000000000000000000110000110000001000
000110110110100000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000100000000000011100111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000001000000000001000100100000
100000001110000000000000001001100000000000000000000000
010001100000000000000010010111101000000000000100100100
110011100000000000000111010000010000001000000000000000
000000000000000000000000000000000001000000000100000000
000000000110000000000000001001001101000000100000100000
000010000000000000000000000001001110001100110000000000
000000000100000000000000000000010000110011000000000000
000000000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110010100000001000000000000000000000000000000100000000
100000000000000001000000001101001001000000100000000100

.logic_tile 2 16
000001001110000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
001000000000001000000111100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010100100000000000000000010000001010000100000100000010
010001000001010000000010110000010000000000000000000000
000000000000001000000000000000000001000000100100000001
000000000000001101000000000000001110000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000001000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000011000000000000000000000000000001000000100100000010
000010100000001111000000000000001010000000000000000000

.logic_tile 3 16
000000000000000101000000000000000000000000000000000000
000000001110000101000011101111000000000010000000000000
001010100000000000000111001101111000000010000000000000
100000000000000101000011010101000000000111000000000010
011001000001010111100000000000000000000000000000000000
010000100000001101100010010000000000000000000000000000
000000000000000001000000001001101110001001000100000010
000000001100001111010000001001100000001010000000100010
000001000010000000000000000101000000000011000010000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000011100001000010100000000000
000000000000001111000000000001001010000001100000000100
000000100000100011100010100101100000000011100000000000
000000000011000000100000000001001010000001000000000001
000100000000000000000111100111011110010100000101000100
000100000000000000000000000000011011100000010000000000

.logic_tile 4 16
000000000000100000000111100001100000000000000100100000
000000000000010000010111100000100000000001000000000000
001000000000000111100010000011000001000010100000000000
100000000101011111100100000000001000000000010000000010
010100000000000000000000001000000000000000000100000000
010100000110000000000000001011000000000010000000100000
000000001010000111000111100000011010000100000100000000
000000000000000000100000000000010000000000000000000000
000000001101010101000000000111100000000010000000000100
000000000000001101000000000000100000000000000000000000
000100100000100000000000010000011010000010000000000000
000101001111000000000011010000000000000000000001000000
000000000000100000000010100000000001000010000000000000
000010100000010000000000000000001000000000000000000010
000010100000000000000000010111001100111011110010000000
000001000100000000000011101001101100110011110000000000

.logic_tile 5 16
000010100000000111000011100101111001000010100000000000
000001001100010000000000000000101011001001000010000000
001000000110100111000011110000000000000010000000000010
100000000000000101100111010000001111000000000000000000
110000000001000101000110100001011101000000000000000000
110000001010100000100000001011001000001000000000000000
000000001001010111100111110101011110010110000000000100
000000000000000101000011110000101100000001000000000000
000110100000000111000011100000000000000000000100000000
000101000000000000100011100101000000000010000010000000
000000100000010001000000000111011011010111100000000000
000001100000000000000011111001001111000111010010000000
000000000000000111100111101001101101100000000011100110
000000000001000000000110011111111001000000000000100000
110000000000010011000011001011101100000000000000000000
000010100000000000000010010101110000000010000000000100

.ramt_tile 6 16
000110001010000000000000000000000000000000
000000011110001001000000000001000000000000
001000000000101000000000001101100000000100
100000010000010011000000001101000000000000
110000000000100000000000001000000000000000
110001000001001001000000000011000000000000
000000001001000001000011110101100000000000
000000000010000000100111110101100000000100
000100100001110000000000010000000000000000
000001000001110000000011100111000000000000
000000100000000001000011101111100000000000
000000000100100001100000000011100000000100
000000100000010111100111000000000000000000
000000000000000000000110001011000000000000
010000000000000011100010000111100001000000
010001001100000000100000001111001101100000

.logic_tile 7 16
000011100001010111000110101011000000000001010100000010
000000000000001001100100000101101110000001100000000000
001000001100001101000000010000000000000000000000000000
100000000001000111100011000000000000000000000000000000
110000000000100000000010100101100000000001010101000010
100010100000000000000100000011001110000001100001100001
000000000000101011100010101001011011010111100010000000
000101000001000001100100000111011000000111010000000000
000100000110001000000010000011100001000000010100000000
000100000000001101000011110111101001000001110001000000
000000000000000000000110010011001010101111110000000000
000000000001000001000011111111111000000110100000000100
000000000001000011100000001000001001000010100001000000
000000000000100011000010101011011000000110000000000000
000000000000000000000000000111011100010100000100000100
000010000100100011000000000000001110100000010000000000

.logic_tile 8 16
000100000000000000000011100000000000000000100100000000
000100000000000000000011100000001010000000000010000000
001001000000010000000000001111111100010111100000000000
100010100000100011000000001011001100001011100001000000
110000000000000111000000000000001010000100000100000000
000010100000000000000010000000010000000000000001100000
000001000010000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000100000
000100000001000101000000001000000000000000000110100100
000100000000101001000000000001000000000010000000000000
000000000001000101000010100000001000000100000111000001
000000100101111001100110100000010000000000000000000000
000000000000000000000000001011111100010111100000000000
000000000000000000000000001011101100001011100010000000
000000101110011101000010001111111111010111100000000000
000001000000101111100100001011011110001011100000000000

.logic_tile 9 16
000000000000001001000000001011011001111101010000100000
000000000000001011100000000011011000111110010000000000
001100000000011011110111000011000001000001110000000000
100000001100100011000011100001101101000000100010000000
110000000000100011100000000000000000000000000100000000
110000100000011111000000000001000000000010000000100000
000000000110011011100111001001101100111101010000000000
000000001111011011000011001001001010110110110000000000
000100100000001001000011111011111010100010010000000100
000101000001011011100111000111001101100001010000000000
000011000110001111000010000111001010000111000000000000
000011101100101011000000001111000000000010000000000000
000000000001110111000010001111011001010000100000000010
000000000101011111000010001001001011010000010000000000
110011000001000001100000001101111010001000000000000000
100010100000100000000000001101101101001001010000000000

.logic_tile 10 16
000001000010000000000000010000011110000100100000000000
000010100000001111000011100000001101000000000000000000
001000000001010000000110100000000001000000000100000010
100000000000000000000000000101001001000010000000000000
110000001010000000000110111101111110010000110000000000
110000000100011001000011001111111000000000100000000000
000101001011000011100011101000011010000100000000000000
000000100000000000100110000111000000000010000000000000
000001000000000001000000010111000000000000000100000000
000000100000000000100011011101100000000010000000100000
000000000100000000000000000101100001000000100000000000
000000000010000000000000000000101110000001000000000000
000000000000010000000111110101001101010000000000000100
000000000000000000000010000000101011100001010000000000
000110000000000000000111000001000001000000100000000000
000000000010001111000010110000101110000001000000000000

.logic_tile 11 16
000000000000000000000000000000001000001100111000000010
000000000100000000000000000000001100110011000000010000
000000100000010101100000000101001000001100111000000000
000001000001010000000000000000100000110011000000000001
000000000000111000000110100000001001001100111000000000
000010100000100101010000000000001011110011000000000010
000100100000000000000110100000001001001100111001000000
000101000000000000000000000000001110110011000000000000
000000000100000000000000000000001000001100111001000000
000000000110000101000000000000001111110011000000000000
000000100000110000000110100000001001001100111000000000
000001001010100000000000000000001000110011000000000001
000001000000100000000110100101001000001100111000000010
000010100001000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111000000010
000000001110000101000000000000001101110011000000000000

.logic_tile 12 16
000000000001001000000111000101011001000110000100000000
000000101000100001000111110000011010101000000001000000
001000000000001000000010100001111100000100000000000000
100000001110011101000000000000010000000001000000000000
000010001100001000000000001101101010001010000101000000
000000100000001111000000001101000000001001000001000000
000000000111001001100011000000011100000100100000000000
000000000000001011000000000000011100000000000000000000
000000000000000111000000000000001001000100100000000000
000000000000100000000000000000011101000000000000000000
000001000001010111000000010001000001000010100000000000
000010100000100000100010101111001100000010010000000000
000000000100000011100000000101000001000011010100000000
000000000000000000000010000111001110000010000001000100
000000000000000111100000000001011100000100000000000000
000100000000010000100000000000110000000001000000000000

.logic_tile 13 16
000000100001010111000111100101000000000000000100000000
000001001010000000000100000000000000000001000000000100
001001000000010101100111101101011101011100000010000000
100000100000100000100111100101001001011100010000000000
010000000000001011100011001011011110000001110000000000
110000001010001011100100001011111101000001010000000000
000000001000011000000111101111000000000001000000000000
000100000010101111010100000001000000000000000000000000
000001100000000111100110010001001100000000000000000000
000011000100000000000010110000100000001000000000000000
000001001011001000000000010111000000000000000111000000
000010000000100001000010100000100000000001000000000000
000000000101010111000111101111111010101001010010000000
000000000000100000100010001101001010111001010010000111
000000000110001111100000010111111000001001000000000100
000000000000000001000011011111011000000001010000000000

.logic_tile 14 16
000000000000001011100111000001000000000000000100100000
000000100000000111000100000000000000000001000001000000
001000000000001111100010111011011000001001000010000000
100000000000000111000011011111010000000101000000000000
110000001000010111000011111101101110001101000001000000
010000000000101001000111001101010000000100000001000000
000010000001011001000010101011101010101001010010000000
000010100100001111100011110111001010100110100000000000
000001000000000000000111110011001000000000010000000000
000010000000000111000011110101111000000001110000000000
000000001010000111000000001001100001000001110000000001
000100000000001001100000000001101100000000100000000000
000000000000000000000000000101011001001100110000000000
000010100010000000000011101101111010010010110000000000
110100101001001000000000001001111000001001000000000000
100001000000000001000010011101010000001010000010000000

.logic_tile 15 16
000000001100010101000000010101100000000000001000000000
000000000001000101100011010000100000000000000000001000
001001000000000001100010100001000000000000001000000000
100010000100001111000011110000001111000000000000000000
010000000000000000000000000111101001001100111100000000
010100000110000000000000000000001000110011000000000000
000100100000010000000000000001101001001100111100000000
000001000000000000000010110000101001110011000000000000
000010101110100101000000011001101000001100110100000000
000001000001000000000010101001000000110011000000000000
000011100000101101100000001011101100101111110000000000
000111100000010001000000000011011000001001010000000000
000010100001011000000110001011001110001001000000000000
000001000001101001000111011111001111101011110000000000
000100000000001000000010101001000000000011000100000000
000000001010000101000000001101000000000000000000000000

.logic_tile 16 16
000100000000001101000110010011011101010111110000000000
000000100100000011000010000001111011011011110000000000
001010100001110101000010111101000000001100110000000000
100001000000110000000010101001101111110011000000000000
110000000010100101000010110001011101110010110000000000
010001000001000101100110100101001011110111110000000000
000000000000101111100010111101011011010111100000000000
000001000001001001100110010101011111111111100000000000
000000000110000101000110011101001100101111110000000000
000000000000000000000111010111101111001001010000000000
000011100000010001100111011111011010000100000110000000
000000000000000000100011000001000000001100000010000001
000000000000000001100110000011001001100000000000000000
000001000000000000100010101001011101000000000000000000
110010100000100001100000011001111010101011100000000000
000011000000000000000010111101111010101001000010000001

.logic_tile 17 16
000001000001011000000000011011101100110111110000000000
000010000000000001000011110111111110110001110000000000
001000001010100101100000000001001101100000110100000100
100010000000010000000000000011111100000000110000000000
000000000000001011000110000111111001010110000000000000
000000000000000101000000000000101101000001000001000000
000000001010110000000000011111001111010111100000000000
000000000100000000000010000111011101110111110000000000
000000000011000001000110100101100000000000000010000000
000000100000000000000010010000101011000000010000000100
000100000001010011000010111001001010100000000000000000
000000001110000000000111011101011010000000000000000000
000000000101000101000110000111011100110110110000000000
000000001100001001100100000101011110110101110000000000
110011000000000101100000010001000000000000000000000000
100000000000001101000011000000001010000000010010000000

.logic_tile 18 16
000010001000000001000111000111000001000011010100000100
000001100000000101010111111011101000000001000000000000
001010100000001000000010101001001100001010000101100000
100001000000001111000000001001010000000110000000000010
110010101000100000000111101101101000001101000000000100
000001000000010000000100000011011111001000000000000001
000000000000101000000010000000011110000100000110000000
000000100001000011000000000000000000000000000010000000
000000001110010000000000011000000000000000000100000100
000000000110000000000011111101000000000010000011000000
000000001010000111000011100011000001000010110100100000
000000000011000111000111100001101111000000010000100000
000010001110000000000110001011100000000000010000000000
000000000000000000000110011111001011000001110000000001
000000000010100111000111011011101001011110100000000000
000000001100001001100011010111111101101110000000000100

.ramt_tile 19 16
000000000001010001000000000001011000000000
000000000000000001000011100000000000001000
001000000001011011100000000101011000000000
100000000100001011100000000000100000100000
010001000000100111100111100011011000000000
010010000000010000100000000000000000100000
000000000100000000000011100101111000000010
000000000110000111000011101011100000000000
000000000000000011100010000101111000000000
000000000000001001100000000001100000100000
000001000001001001000000001101011000000000
000000000000000111000000000111000000010000
000000001100000011000000000101111000000000
000010100001000000100000000011000000010000
110000000000000000000000001111011000000000
010010100110001001000000000011000000000100

.logic_tile 20 16
000000000110001001100111000011011000010100000000000000
000000000000001011000011100000111111001000000010000000
001010000110010000000110000111111011101111100000000000
100001000000000000000000001001101111101101000000000000
010000000001010001000010010000001111000010000000000000
010000001110000000000010001101011100000000000000000000
000000000001000111000010100101001111101000000000000000
000000001010000000000010001101001101001001000001000000
000010000110000111100111010001001100000000000000000000
000000000000000000000011110000011000001001010000000001
000101000001100111100110100000000000000000100110000000
000010000000010011000000000000001100000000000000000000
000000000000000001000111111000011100000000100000000001
000000001010000000000011101101001101010100100000000000
000001000001110000000111101111111011101111100000000000
000010000000110000000111101101101111101101000000000000

.logic_tile 21 16
000101000000011000000010110001001010000000000010000000
000000000000100001000111110000100000001000000000000000
001000001010000001100111011001000000000000010000000010
100000000000001111000110000111101101000001110000000000
110001000000001111000111011011001110110100010100000001
010000000000000011000011100001011111101000010000000000
000000000000000000000010001001000001000001110000000000
000000000000010000000010110111001100000000010000100000
000000000000001001000010111101011000001000000000000000
000000001000000011100111111001100000000110000000000000
000000000000111001000111111101111101011100100000000000
000000000001011011100111101001111111110010010000000000
000000000001010000000110100101101111011111010000000000
000000001110000011000110000011101100101101000000000000
001110000000000000000000001101001011011000010000000000
000010000000000111000011111011011011011001110000000000

.logic_tile 22 16
000000000000000101000000000101000000000010010110000000
000000001100000000100011111011001100000010100001000000
001100000000011101000011111000011011010100000000100000
100100000010100111000011101011001111000110000000000000
110000000000001101000000001001011101111110110000000000
000000000100000011000000001111001011101101010000000001
000001000001000111000010010001101011010100100000000000
000000000000001101100010000000101001001000000000000000
000000001100001000000111110111011110000010000101000001
000010100000000011000011000000101100100001010000000000
000010100000000101000010000111100001000001010000000000
000100000100001101100100000001001000000010010000000000
000001000001010000000010011011011010011110100000000000
000010100000100000000111110011101001101110000000000000
000111000000000011100010010001101111010110000000000000
000000000010010001000010100000011011000001000000000001

.logic_tile 23 16
000000000110011101000111011111101011011101000010000000
000000000000100111000011101111011010011111100000000000
001000001010000000000110011001101010000101000000000000
100000000100000000000011010011100000000110000000000000
110000000000010111000111110000001011010000000000000000
110000001100001101100110000000001110000000000000000000
000000100000001101100000000000011000000000100000000000
000000001010000001000000000001011001000110100000000000
000001000000110011000111100011011100010111100000000000
000010000000101111000011111001011101000111010000000000
000100001100000011000111100000000001000000100110000000
000100100000000000000000000000001001000000000000000000
000000000101010000000111000101101100000001000000000000
000000000000100000000110000001010000001001000000000000
110100000001010101100110110101001101010101000000000000
000001000000000111000010001111101111111101000010000010

.logic_tile 24 16
000010000000000000010011110101000001000011100010000000
000000001100000001000011000011001101000010000000000000
001000000000101000000010100101001110000010000000000000
100000001001000001000010111101110000001011000000000001
010001000000000000000011010001111101000000100000000000
010010100110001101000111010000111001101000010001000000
000010000000010000000010100000000000000000100100000000
000000100110000000000100000000001101000000000000000000
000000000000000001000011100011101001001000010000000000
000100000000001001100100000111011111000111000000000000
000000100000000111100111010001000000000010000011000101
000010100110000000000110000000001100000000010011000001
000000000000000111100110001111111100001001000000000000
000000000000000000000000001001010000000101000000000000
000000000000100000000011101001111010000100000000000000
000000000001000111000100000011011001010100000000000000

.dsp1_tile 25 16
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000100000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000100000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000011000000000000111000000000000000110000000
100000000000101101000000000000000000000001000000000001
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
001000001110000000000011100111001000001100111000000000
100000100000000000000111100000100000110011000000100000
110100000001000000000000000101101000001100111000000000
010100001010010000000000000000100000110011000010000000
000001000111000111100000000000001001001100111000000000
000000100000000000000010000000001001110011000001000000
000101000010000000000000000000001001001100111000000100
000010000010000000000011100000001110110011000000000000
000000100001010000000000000101101000001100110000000000
000001000000000000000011100000000000110011000010000000
000000000000000000000010000000000001000000100100000000
000010100000001001000000000000001101000000000000000000
000010100001010111000000000000000000000000000100000000
000001001100000000000010000111000000000010000000000000

.logic_tile 3 17
000000000001100111000000000001000000000001000000100000
000000000000110000100000000011000000000000000000000000
001010000000100001100110011000011111010110000000000000
100000001100010000000010100011001000000010000000000000
000000001111111000000000000111111001000110000000000000
000000000001010001000000000000111001000001010000000000
000100000000000111100000010000000000000010100000000000
000001001010000000100011011011001010000010000000000100
000010100011110000000010001101111110000110000000000000
000000000000100101000000001011110000001010000000000000
000010100000000111000111110111001110000010100110000000
000001000000000000000110000000101110100000010000000000
000100001110000001100111000000011101000110000100000000
000101000000000111000011101111011010010100000000000100
000100000000100001000111100111011110000110000100000010
000000000001010000100011110000111111101000000000000000

.logic_tile 4 17
000000000000100001100111100000000001000000100100100000
000000000000011101000111100000001101000000000010000000
001010101000010000000011100101001011000110100000000000
100000001110000000000110110111101001001111110000000000
010010100000010011100111100001001011110110110110000001
010000000000101101000010110001011010010001110000000000
000100000001010111000000000000001100000100000101000000
000010101101110000000000000000010000000000000001000000
000000000000000111100000001101001110101111110110000000
000001000000001101100010101111011100000110100011000000
000000100001000000000000000000001110000100000110000000
000000000000000000000010100000000000000000000000000000
000000000110001101000000011011001000100111010100000000
000000000010000011010010101001011000101011010001100010
110010100100100101000010000111100000000000000100000000
000001000001000000000000000000000000000001000010100000

.logic_tile 5 17
000000001110100111100000011001100000000000110000000000
000000000000010111000011110001101100000000000000000000
001011001110000111000110111011100000000001000000000001
100011101110000101100011111111100000000000000000000000
110000000000010111000011000101101101010111100000000000
110000100000001011000010101001101100000111010000000000
000100101010000001000000011101101010001001010000000010
000000001110000001000011110111001000000001010001000000
000000000000000001000011010000001110010000000100000000
000001000000001101100111000000011100000000000000100000
000000000001111000000000011001011000000110100000000000
000010000001010011000011100101111010001111110000000000
000000000000000000000011100101001100000000000000000000
000010100100000000000011110001111011100000000000000000
110010000000101000000000011011001001010111100010000000
000000000000001111000010000001111011000111010000000000

.ramb_tile 6 17
000100001010000000000000000000000000000000
000000011010000111000011100111000000000000
001010000110000001100000011001000000000000
100001000000000111100011001111100000001000
010010000000101011100110100000000000000000
110001000000011011100000000101000000000000
000000000000000000000111100001100000000000
000001001100000000000000001111100000000010
000000000000010000000000001000000000000000
000000000000000000000000001111000000000000
000000000000100101000000001001100000000000
000000001101010111100000000001000000000100
000000100010000101000000001000000000000000
000001000000000000100010111101000000000000
110000100001000000000010101001000000100000
010000000000000000000011100011001010000000

.logic_tile 7 17
000000001010000000000010101101100001000001010000000100
000000001110000000000111101001101110000010010010000000
001000100000011001100010100111011010110110110110000000
100001100110100011000111101001111101100010110000000001
010000000000000000000011101111111001010111100000000000
010000000000000000000110000001001111001011100000100000
000000100001000101000110010011001011010110000000000000
000000000000101001000111111101011010111111010000000000
000101000000000011100010100001100000000000000100100000
000010001010001001100010000000100000000001000000100000
000010000000010000000111001000000000000000000000000000
000000000000100000000100001011001100000010000001000101
000000000000100111000010000000000001000000100101000000
000000000000010000100000000000001010000000000000000000
110000100000000001000110001111001100000100000010000010
000000000000001111000000000001010000000000000001000101

.logic_tile 8 17
000100000000000000000111100001000001000000001000000000
000000000000000000000100000000101110000000000000000000
000000000100001000000111000000001000001100111000000001
000001000010000101000111010000001111110011000000000000
000011100001010000000000000101101000001100111000000000
000010101110000000000000000000100000110011000000000000
000000101011010000000000010001101000001100111000000000
000011000001100000000010100000000000110011000000000000
000100000000000000000000010000001001001100111010000000
000000001010000000000011100000001001110011000000000000
000001000000010111000000000000001001001100111000000000
000000100000000000100000000000001001110011000001000000
000001001010000000000000000000001000001100111010000000
000000100000000000000010000000001101110011000000000000
000000000000010001000000000000001001001100111000000000
000010101000000000100000000000001100110011000000100000

.logic_tile 9 17
000101001100000000000010000000000000000000100100000000
000100000000000011000000000000001110000000000001000000
001101000001010000000000000001100000000000000100000100
100000000100100000000011110000100000000001000010000001
010000000000000000000000000000000001000000100100000000
100000000010000000000000000000001110000000000010100000
000000001110100000000111100000011010000100000110100000
000000000111000000000100000000010000000000000000000000
000101000000000000000000001111101000000001000000000000
000010000010000111000010011111011100010010100010000000
000000000000100111100000000000001110000100000111000000
000000001101000000100000000000000000000000000000100000
000001000000000001000000000000000000000000000110000000
000000100000000000000000000001000000000010000000100000
000010100011011101100011100000001101010000000000000000
000001000000100111100100000000011100000000000000000000

.logic_tile 10 17
000110100000001000000010110000001110000100000101000010
000001000000000111000111100000010000000000000001000100
001010100000010111000010010111000001000000100000000000
100000000000000000100110110000001000000001000000000000
110000000000010011100011100000001100010100000000000000
000000000000001011000010000001001001010000100000000100
000000000000000000000111100000000000000000100100000001
000000001100001111000100000000001010000000000010000000
000000000000000111100111000101011100111001110000000000
000000000000000000000000001101111111111101010000100000
000000000000000000000011101011101011010111100000000000
000010101111000001000100000111001001001011100000000100
000000000001010001000011101101101001111100010000000000
000000000000000000100011111101011001111110110000000000
000110100001011000000000000000000000000000000110000000
000001000101101111000000001011000000000010000000000100

.logic_tile 11 17
000000101110000111000000000000001000001100111000000010
000011100000000000000000000000001010110011000000010000
000010100000000111000000000101001000001100111000000010
000000001000000000000000000000100000110011000000000000
000100100000000101100011100000001001001100111000100000
000100000000000000000000000000001100110011000000000000
000001000001000000000000000000001001001100111000000010
000000000110100000000000000000001000110011000000000000
000101000010000001000000000000001001001100111000000000
000000100000010000100000000000001101110011000000000001
000010100011011000000000010000001000001100111000000000
000000000000100011000010100000001100110011000000000001
000001000000010101100000000001001000001100111000000100
000000100000100000000000000000000000110011000000000000
000001000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 12 17
000000000100000000000011100000000001000000100000000000
000000001011010000000111101111001001000010000000000000
001100001100000011000000010000011001000100100000000000
100000000000010000000010010000011011000000000000000000
010000000000000111100111010101000000000000000100000000
110000000000100001100011110000000000000001000000000000
000000000000100001000000000101000001000000010000000000
000000001111010111000011000111001100000001110001000000
000001001101000000000000001101011101010000000000000000
000010000000100000000000000101111100010110000001000000
000000000110000111000010000011101000010000100000000000
000000000000001111000100001101011001101000000001000000
000000000000101000000111000000011001000100100000000000
000000001000010111000000000000001001000000000000000000
000110000000000000000000000000000001000000100100000000
000001000000000000000000000000001010000000000010000000

.logic_tile 13 17
000000000000000111000110111001000000000000010000000000
000000000000000000100111000111001010000001110000100000
001000100000001111100111100111011001001111110000000000
100001001000001101100010101101001100000110100000000000
010000000000000001000010010101111000100000000000000100
010000001100000000000110101011111011100110000010000001
000100000001010001000000010111101100001000000000000000
000000000110100000000011010111010000001110000000100000
000100000000000001100000010000000001000000100100000000
000101000001010000000011110000001010000000000000000100
000000100000000111000000000000011000000100100010000000
000001000000000000100011110000011001000000000000000000
000000000000000111100000000111101001010000000000000000
000000101010000101000000000000011110101001000000000100
110000000111010111100000000011100001000001000000000000
100000000111110001100000000011101000000010100000000010

.logic_tile 14 17
000000001110100000000010000111111011010111100000000000
000000000001011111000011100011001000001011100000000000
001010100010101111100110001111101011000000010000000000
100000000111011111000011010001101001100000010000000100
010100000000101111000000000001011101010100000000000000
010100000000010001000010010000101011001000000000000000
000001000100000001000110110001001010000000010000000000
000000001110011001000111001111001101010000100000000010
000000000000001101100011100101101101000000100000000000
000000000000000111100011001011101010010000110000000001
000000000010001001100000011011011101010111100000000000
000000000110010111000010101111001110000111010000000000
000101100000000000000000011000000001001100110100000000
000111000110000000000010001011001001110011000000000000
000000100110001000000011000101100000000001000000000000
000001000001011111000110010101101011000010100000000000

.logic_tile 15 17
000000000000001011100111111101001010110010110000000000
000000000000000001100111101111011110010111100000000000
001000000000001111100000011111101100010110110000000001
100001001110000011100010101011001100101111110000000000
010100000000001000000010001000011110010000100000000001
010100000000001111000011100001001000000000100010000000
000000000101000001100000000101001100000111010010000000
000000001011110000100000000001111110010111100000000000
000001100000010101100011100001111100000010000100000000
000001000000101101000011100000000000000000000010000010
000000100001010001000110100000001111000010000100000010
000001000110000000100000000000011100000000000000000000
000010100000100101100011001011000001000010110000000000
000001000001010001000000000101101001000000100000000000
000010100101010101000110101000000000000010000101100000
000001000000100001100000000011001001000000000000000000

.logic_tile 16 17
000001001001011101100000000001000000000001000010000000
000010100000001011000010101001000000000000000000000000
001000100000001101100010101101011011110000110110000000
100100000000001001100000000001111010110010110011100000
110000000000100000000111000001100000000010000000000000
000000000001000000000100000000101101000000010000000000
000110101000101000000111000001101100000010000000000000
000011000011011101000000000000010000001000000000000000
000000001110001000000000010000001110000100000100000100
000100100000000011000010100000000000000000000000000000
000000000001000000000000000000000001000000100100100000
000000000000110000000000000000001110000000000000000100
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001000000000000000000100
000010100010000000000000000011000000000000000100000001
000010000000000001000000000000000000000001000010000001

.logic_tile 17 17
000000001110000101100110101001001001101011110000000000
000000000000001111000110111101011110001111000000000000
001001000010000001100111100101111010110111110000000000
100010100100000000000100000101101000110001110000000000
110100001000001001000111100000001010000100000110000110
000100000000001001000111110000010000000000000000000000
000001100000000101100110100001001011010000100010000000
000011001000010000000000000000111000000000010000000001
000000000010101011100000000000000000000000000010000000
000000000001000001000000000111001111000000100000000001
001100000010000000000000000001011010110110100000000000
000000100100000000000011101111011000111010010000000000
000001000000100001100110010001111111010010100000000000
000010100000010000000111000101101101110011110000100000
000000100001011011100000000001001100000100000000000011
000001000000010011000000000011100000001100000010000000

.logic_tile 18 17
000000001000010000000010111001001010100000000000000000
000000000000011001000110001111111101000000000000000000
001001000000001111000111011101111011100000000000000000
100010100000000001100010000101101011000000000000000000
110000000001000000000110001011011100100000000000000000
110100000110000000000010111011001000000000000000000000
000000000001010101000010100001101000000000000000000000
000000100000001101100110110000010000001000000000000000
000000000000000001000000011111101110100000000000000000
000000000000000111100011100011111100000000000000000000
000101001000000001000010011001100001000001110001000010
000000000010010111100111010001101001000010100000000001
000000001001011001100010010111101110100000000000000000
000000100000000001000111000111001011000000000000000000
110010100000001000000110010111100001001100110100000000
100000000100100011000011000000101101110011000010000000

.ramb_tile 19 17
000010001010100000000000000000000000000000
000000001010010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000100000000000000000000000000000
000001001001010000000000000000000000000000
000010000001100000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001001000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 17
000000001011000000000011111011100001000000100010000000
000000001100001111000011101001001111000000110000000000
001000000000000000000111011111001010000001000000000000
100000000010000000000111011001001001100001010000000001
010000000000000001000111100011111010100111110000000000
010000000000001001000100001011101011010010110000000000
000000001000001000000000000111101110000000000000100000
000000000000001101000010000000010000001000000000000110
000001000001010111100000010101000000000000000110000000
000010001101110000000011100000000000000001000000000000
000000100000001111100111110011111101010111100000000100
000001001010001101100111101111011110001011100000000000
000000000111010011000110100111101000010000100010000000
000000000001000000100011110001111110010000010000000000
110000001100001001000110010101001101111110000000000000
100001000000001111000011110011111011101011010000000000

.logic_tile 21 17
000000101001011000000000001111011111101001110000000000
000001000000000001000000000001001001111101110000000000
001110100000010111100110001101101101000011110000000000
100000100110111001100011101011011001000110000000000000
110000000000000001000011100000011000000000100100000000
110010100000000000100100000000001000000000000000000100
000000000001010011100000000000011101000010000000000000
000001001100100011100000000000011010000000000000000000
000100000110001101000110100000011110010000000000000000
000000000000001011100110111101011110010110000000100000
000000100000001011110110111011111110000110000000000100
000000100000001101100111000011010000000101000000000000
000000000000000011100010000011001100101010010000000000
000000000000001001100010011011101100100110100000000000
000000001001010000000010000011001010001101100000000000
000000000000000001000110011111001100111001000000000000

.logic_tile 22 17
000000000000000101000110100011011110001010000100000100
000000000110000000000000001101000000001001000000000100
001000000000010001100010101111101010000010000000000000
110000001000000000000100001001100000001011000000000000
110010000000000111000010110001011110001010000101100001
000000000000000000000011100111000000001001000000000000
000001000000100011100011100101100000000001110000000101
000010001000000000100000001101101111000000100000000000
000000000000100101000110100011111111001100110000000000
000000000001010000000011101011011101101101000000000000
000010101011000111000010000000000000000000000010000001
000000000000100101100011101001001101000000100000000001
000000000001010001000000011001011100001011000100100000
000010100000000000000011010101010000000001000000000000
000010000001000000000011110111111101000110000000000000
000001000110101001000011100000101000000001010000100000

.logic_tile 23 17
000000000000000101000000011101000001000001010000000100
000000000000000000100010000101001000000001100000000000
001000000000000000000000000001011110010110000100000100
100000000100100011000000000000111011100000000001000001
110010100110001101000010100011111111000100000000000000
000001000000000111000011100000111011001001010000000000
000000000001000011100011101000001010000010100110000000
000000000100100001100100000101001101010000100000000000
000000000100010000000010100101001100000110000110000010
000000000000110000000000000000111011101000000000000000
000000000001010000000010001111100000000010110110000001
000000000000000000000000000101001000000000100000000000
000000000000000001000010000101000000000010110100000000
000000000000000000000010011111101110000000010001000011
000000100010010011100111001111000000000011010110000000
000001000011000000000011100101001111000001000000100000

.logic_tile 24 17
000000000000000111100000001101111100011010110000000000
000000000000000000100000000111001100010110110000000000
001001100000000000000000001000000000000000000100000000
100001000000100000000000000101000000000010000001000000
010000000000000101000111000000001110000110100000000000
110000000000000000100100000111001010000100000000000001
000000001100110011100000000000001010010010100010000000
000000000000001101000000000011001110000010000000000000
000010000000000001000011111000000000000000000110000000
000101001110001001100011010011000000000010000000000000
000000100001000001000011100101101100001001110000000000
000001000000100111000000000001011111100111000000000000
000000000000001011100000011011101100000110000000000000
000000000000000111000011111111110000000101000000000000
000000000000000001100010001000000001000000000000100111
000000000000100001000000000011001110000010000001000111

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000110000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000001010010000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000
001000100000000111000000000000000001000000100100000000
100001000100000000000000000000001010000000000000000000
010000000000000000000000000111000000000000000100000100
100000000100000000000000000000000000000001000000000011
000010000000111111000000000000000000000000000000000000
000000000001011111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000101000100
000000000110000000000000000001000000000010000000100000
000100000100000000000000000111000000000000000100000000
000100000000010001000000000000000000000001000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 18
000101000001100101100000001101111000000111000000000000
000000100000100000000000001101000000000001000000000000
001010100000000001100000010000000000000000100100000000
100000000000000000100010100000001110000000000000000100
110000000000001000000000000000000001000000100100000100
010010100000000101000000000000001110000000000010000000
000000000000000000000010100000000000000000000101000000
000000001100001001000000000001000000000010000000000111
000000001100000000000000000000000001000000100100000000
000000000000000000000011110000001001000000000010100000
000000001110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000101000010000000000010000101000000001100110000000000
000000000100000001000000000000000000110011000000000000
000000000000000101100000000000001110000100000100000000
000000000000000000100000000000010000000000000010000010

.logic_tile 3 18
000000000010001000000000000111011111010111010000000000
000000000000000101000010100101101110010111100000000000
001010100000000111100011111001111101000111010000000000
100001000000000101000011100111001100101011110000000000
000000001101011011100000011111111000010111110000000000
000000000000000011000011000111001001010001110000000000
000010100000001011100000001001011111011011100000000000
000001000100001011100010000101001110101011010000000000
000100000000000001000000000101001101010000000100000000
000101000000000000000000000000001001101001011010100000
000010100000000101000000001011111111000111010000000000
000000001100001111000011110111111100101011110000000000
000000000000010000000000001101011111001111110000000000
000000000000000000000010000111101010001101010000000000
010000000000000101000010001000011001010000000100000100
000000000000000101000000001001011011010110101000000010

.logic_tile 4 18
000100000101001001100011111001001011001001010000000000
000000000000000011100011111101101100010110100010000011
001010000000000101000111100011001011111111110010000000
100001000001011101100100000001011111110110100010000010
010000001000001111000110011001101111011110100000000000
010000000000001111100111011011011000101110010000000000
000001000000011101000110001001011001010111010000000000
000010101010000011100011100101001000010111100000000000
000000000000011000000000010000000000000000000100000000
000010000010111001000010111011000000000010000001000000
000000000000100000000000000101111001010110110000000000
000000000000010001000010011101001001101010110000000000
000000000000000011100111011101111000010010100000000000
000000000001010000000111110001101111110111110000000000
000101000000010000000000010101001111000010000000000000
000010100000000111000011110000001110000000000000000000

.logic_tile 5 18
000000001000001011100011110000011110000100000100000001
000000100000000101100111000000000000000000000000000000
001000000001000101000111110001111110101111110000000001
100000000000100011000111100011111111001001010000000000
010000000000000000000110100011011100111110100000000001
010000001110000101000000001011001111101110000000000000
000100001000000101100000011111111101010110110000000000
000000000110000000000011011001001101101010110000000000
000001000100100011100000001101101111010110000000000000
000010100011000000100010010011101110111111100000000000
000000101010000001000111100001111010001111000000000001
000011100000001101100100000011001010000111000000000000
000000000000000000000110000111111000100111010000000000
000000000010000001000011111101101000101011010000000001
000000100000001101000110010111111100010110110000000000
000001000000001101100011110001001001101010110000000000

.ramt_tile 6 18
000011100001000000000000010000000000000000
000011010001101111000011110001000000000000
001010100001010000000000001101000000000100
100001010000000000000011010101000000000000
010000001100100011100111001000000000000000
010010100000000001000000001001000000000000
000000000000001000000010000101000000000010
000000000110000111000100000101100000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000001000000001001000000011011100000010000
000000100000100011000011000011100000000000
000000000101010000000111101000000000000000
000000001010000101000000001101000000000000
110010000000100000000011101111100000010000
010001000000010000000110011111101110000000

.logic_tile 7 18
000000001000000001000010011000000000000000000100000000
000000000000000000100111110011000000000010000010000000
001010000000011101000010111011011011010111100000000000
100001000010010111100011111011101001000111010000100000
110010001110000000000110001001101101010111100010000000
110000000100000011000100000101101001001011100000000000
000000000000001101000000000111011110010110110000000000
000000000001001011000000001001001010101010110000000000
000000000110010111100000011001001111000110100000100000
000100001100100000000010110001011010001111110000000000
000010000000000111100010010111111011010111100000000001
000000101100000111000110000001101010000111010000000000
000000000000010001000111000111111001010111100000000000
000000000000000000000111001001011010001011100000000000
000000001000000001000010001011101011110110000000000000
000000100000000001000100000001111100111111000000100000

.logic_tile 8 18
000000100001010000000000000011101000001100111000000000
000010100000100000000000000000000000110011000001010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000010000000
000100000000000011100000000011101000001100111010000000
000100000100000000000000000000100000110011000000000000
000001000000110000000000000000001000001100111000000000
000000000000110000000000000000001100110011000000000000
000110100000000001100000010000001001001100111000000000
000001000000000000100011100000001100110011000001000000
000000100101001011100010000101001000001100111000000000
000000000000101011100000000000000000110011000000000010
000010100000000000000111100000001000001100111000000000
000000000000100000000100000000001111110011000000000001
000010000101000111100000000011001000001100111010000000
000011100000100000100000000000100000110011000000000000

.logic_tile 9 18
000010000000000111100000000111000001000000001000000000
000000000000000000100000000000001011000000000000000000
001000000000011000000011010111001001001100111100000000
100000000001001101010010010000001101110011000000100000
110000000000000000000011100111101001001100111100000000
110000000000000000000100000000001001110011000001000000
000011000100010111000010100011101000001100111110000000
000010001110001111100000000000101000110011000010000000
000000000000000101100000000101101000001100111100000000
000000000001010000000011100000001101110011000000100000
000000000000000000000110100001101001001100111100000010
000000000000000000000111100000001001110011000001000000
000100000000001001000111100011001000001100111100000000
000000000100000111000000000000001011110011000000100000
000011000110001000000000010101101001001100111101000000
000001000001000011000010100000001111110011000001000000

.logic_tile 10 18
000100000000000000000010100111011111000001000000000010
000000000110000000000000000011111011100001010000000000
001000000000001000000000000000011000000100000000000000
100000000000000111000000001011000000000000000000000000
110000100001100101100000010101100000000001000000000001
000001101110110000000010101011000000000000000000000000
000000000000001011000111000011101110000100000000000000
000000000110001111100011100000000000000000000010000001
000000000110100011000110010011001010000001000001000000
000000000001011111000011010101010000000000000000000000
000010000001010000000000001000000000000000000100000000
000000001110100111000000001101000000000010000010000000
000100100001010011100000010001001100000000000000000000
000100000000100000100011000000110000000001000000000000
000000100000000000000000000101100000000000000101000000
000001000000000000000011110000000000000001000000000011

.logic_tile 11 18
000000101000000000000000000000001001001100111000000000
000001000000000000010000000000001011110011000000010000
000000000000010101000010100000001001001100111000000000
000000000000000000100100000000001001110011000000000000
000000000000000101000000000101101000001100111000000000
000000000100000000100000000000100000110011000001000000
000110100001110000000011100000001001001100111000000000
000100000000100000000010110000001101110011000000000000
000010100111010000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000010100000000001000010000101001000001100111000000000
000010100111000000000100000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000001011010111000000000000001001001100111000000000
000000000001000000000000000000001000110011000000000000

.logic_tile 12 18
000000000000001101100111011011111100001101000110000100
000000000110000101000111001001100000001000000000000000
001010100000000000000011110001111110010100000100000100
100001000000000000000011110000101001100000010000000001
010010000000001000000000011000001110010100000100000011
010000000000000011000011101001001000010000100000000000
000100000110000000000010001011011010001001000000000000
000000001111010000000011101101110000000101000001000000
000000000000000000000011110001001111000100000110000000
000000000010000000000011100000011001101000010000000100
000011101011010011100110001001111110001101000100000110
000001001010100000100100001001110000000100000000000000
000000000000001000000000010101011110000000000000100000
000000000010000001000010000000110000000001000000000000
000110000001000111000010000000011000000000100100000010
000010000110100000000011110101011101010100100000000010

.logic_tile 13 18
000010001110000000000011010011100000000000000100000000
000000000001011001000011110000000000000001000010000000
001001001110010111100111000000000000000000000100000000
100010001101011101000011001101000000000010000000000000
110101000000001001000000001001100001000000010001000000
110110100000000111000011100011101101000010110000000000
000000000010100111000000000101111001101101010000000010
000000000100000000100000001011011111111110110000000000
000100100000001000000010000000000000000000100100000001
000001000000001111000100000000001010000000000000000100
000010101000011011000000000001101111100100010000000000
000000000000100101000011110101001000001000000010000000
000000000000100111100111100000011000000000100000000000
000100000000010000000000000111011001010100100010000000
000011101000101000000000001001001100000001010000000010
000000000001010011000010000111001001001001000000000000

.logic_tile 14 18
000000000000100111100000000011100000000000000100000000
000000000001010000100000000000000000000001000000000001
001000000011000000000000000000011110000100000100000000
100000001101110011000000000000000000000000000001000000
110000000000000111000000000000011010000000000000000000
000000000000100000100000000111011010000110100000000010
000000101001001000000000000001100000000000000100000000
000001000000000001000011000000000000000001000010000000
000000000000101111000000011000000000000000000100000100
000100000001010111000011100011000000000010000000000000
000010100000000001000000010000000000000000000110000010
000001001100100111100010000001000000000010000000000000
000001000110000101100000000111101100111110000000000000
000010100001010000000000001011001100101011010000000000
000000100000000011000000001101011100000100000000000000
000001001000001001100000000101010000001100000000000001

.logic_tile 15 18
000000001000010011000000001000001010000010000000000000
000000000000000000000010011011000000000100000000000000
001000000000001111000110001101011000101011110000000000
100100000000010011000100001001001110001111000000000000
000000001110001001100000000001111010000000000100000100
000000000000001001100000000000000000001000000000100000
000000000000001111100110110011111010000010000000000000
000000001010101101100011100000110000001000000000000000
000000101110000000000000000000011101010000000100000000
000001000000000101000000000000001100000000000001000000
000011100000010001000010001111011011010000000000000010
000011000110010001100110011011101011110000000000000000
000000000110100000000110101000000000000010000000000000
000000000001001101000100001011001001000000100000000000
110100001011110000000000000011000001000001010000000000
100000100000100001000000000001001110000001100001000000

.logic_tile 16 18
000001001110000001000010110111000000000000001000000000
000000100000000000000010010000100000000000000000001000
000001000000000111100000010001000000000000001000000000
000000001110000000000010100000101001000000000000000000
000000100000001011100110100101001000001100111000000010
000001000000000101000010100000101010110011000000000000
000100100001000000000000000111101000001100111000000000
000001000000101111000000000000101000110011000000000001
000000000000000000000000000011101001001100111001000000
000000000000000000000011100000101001110011000000000000
000001000010010000000111100111001000001100111001000000
000010000101000000000100000000001010110011000000000000
000000000000010001000000000001101000001100111001000000
000001000000100000100010010000001011110011000000000000
000010000000000000000110100011001001001100111000000000
000011000000000000000000000000101010110011000000000000

.logic_tile 17 18
000001000100100000000000001011101100100111110000000000
000000100001000111000010101111111110100001110000000000
001000000000010000000110100011011100000000000010000000
100000000000000101000000000000011011001001010000000000
010000000001110111100111110000011100000000000010000010
110000100000110001100110000111010000000100000011000000
001000000101100000000010101000001010010000000000000000
000001000110010000000100001001001010010110000010000000
000010100000101001100111110111111111000001000000000010
000101000001000001100110101011101011001001000000000000
000000101010000001000110010000000001000000100100000000
000001101100010000000110010000001100000000000000100010
000000001000000001100111000011101100101111100000000000
000000000000000000100000001111101000101101000000000000
110001000000000000000110100001011000000010000000000000
100000101010001001000110010000100000001000000000000000

.logic_tile 18 18
000001000000000000000110010001100000000000001000000000
000000100000000000000010000000100000000000000000001000
001011100000000000000010100101100000000000001000000000
100000000000000000000000000000100000000000000000000000
110011100000100000000000000000001000001100111100000000
010011100001000000000000000000001001110011000000000000
000001100111101000000011100000001000001100111100000000
000010101111110001000000000000001001110011000000000010
001001001010100000000000000101101000001100111100000010
000010100001010000000010010000000000110011000000000000
000000000011000000000000000111101000001100111100000010
000000000010100000000000000000000000110011000000000000
000001000000000000000000000111101000001100111100000000
000010000110010000000000000000100000110011000000000001
110000000000000001100110010111101000001100111100000010
100000000110000000000010000000100000110011000000000000

.ramt_tile 19 18
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000110010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000101001000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000101100000000000000000000000000000000000
000010001000000000000000000000000000000000

.logic_tile 20 18
000100000000000001100110000011101100000001000010000000
000000000000000101000110101001000000000110000000000000
001000000001001011100111101011001101000001010000000000
100000001000000111100100001101101001000001100011000001
000010100000000000000010000001011111010110000000000000
000001000000000000000010000000011011000001000000000000
000000100111001000000010001000011001000000100110000000
000001100100000011000011100101001101000000000000000000
000000001000001111100000010001100000000000000100000100
000000000001010111100011010000000000000001000000100000
000000000000010011100011100101000000000000000001100000
000000000111010111000110010000101001000000010001000000
000001001110000001000000000000001011000000000000000010
000000100000000000100000000111011101010100100000000000
110010100000000000000000000001011100000010000000000000
000001000000000000000011110000000000001000000000100000

.logic_tile 21 18
000000001100000011000010110000011011000000100100000010
000000000000000000100011110101001001010100100000000000
001000100001011101100011011000001110010000000000000100
100001000000101111000011011001011100010010100000000000
010000000010001001000010010001011111010000000100000000
110000000000001111000111110000011000101001000000000001
000000000001001111100011111000000000000010000000000000
000001000000001111100110010001001110000000100000000000
000000000000000111100110001101111101000001010010000000
000100001111000000000100000011101010000001100000000100
000010000000001111100111010111111100001001010000000000
000000001010101111100111001011111011000001000000000010
000001001001011000000111100011101000000000000000100000
000010000000101001000100000000110000001000000010000000
000000000000000000000110000101101000101001000000000000
000001001001000000000010010101111101101001010000000000

.logic_tile 22 18
000100001111000111000000011000001100000000000000000000
000000000000100000100011111101010000000100000010100100
001000101010001000000010100000001111010010100000000000
100001000000000111000010110011011100010000000000000000
110000000001010000000010001101101011000000110000000000
010000001110100000000010011111111100100000010000100000
000000000001000001100010110000011011000110000000000000
000001000110000000000110110001001001000010100000000000
000000001100000001100110011101111110110000110000000000
000000000001010000100111101111111001010000110000000000
000010000001011001000000001000011000000110100000000000
000000000100000001000000001101001111000000100000000000
000001000000000000000010010011000000000000000010000000
000000100000000000000011010000101011000000010001000000
000000000000000000000010000001100000000000000100000000
000001000010000000000111110000100000000001000000100000

.logic_tile 23 18
000010000000010000000110010000000000000000100110000001
000001000000000000000011100000001110000000000000000000
001000100000001111100010101001100001000001000000000000
100000000000001111100111101111101110000011100000000000
010000000000010111000011111001100000000000010000000100
010010101010000000000011111101001101000010110000000000
000111000000000101100011010000011011000010100000000000
000001000000001101000011101101001010000110000000000000
000000000000000111100110110000001100000100000100000000
000000000000000000000011100000010000000000000000000001
000000000000000000000111001101011001111001010000000010
000010000000000000000100001011001001110111110000000000
000000000110010001100000001101101000111001000000000000
000000000000000000000010001111111011111111000000000000
000000100000000000000010110000000000000000000000000000
000000000010001111000010000011001111000000100010000000

.logic_tile 24 18
000000000000000001000000001011111111001001010000000000
000000000000000001000010111101101101000010000000000000
001001000001000001100010100000011110000110100000000000
100000000000000000000000000111011100000000100000000000
010000000110001001000111001101011110110100010000000000
110000000110010001000111010111011000111001110000000000
000011100000000111000110000000001101010100000000000000
000000001001000000100000000001011100000110000000000000
000000000001001011100000010111001010001101000000000000
000000000000100111000010000011110000001000000000000000
000001000000000001000111001101000000000000000100000000
000010100010000000000111100001000000000001000000100000
000000100000000000000010000000000000000000000000000000
000001000000001111000010011001001111000000100000000000
110010100001010111100010111011111011101001010000000000
100000001110000111100110001001101101000110100000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000001000010001111100000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
001010000000000000000000000000000000000000000100100001
100000000100000000000000000001000000000010000001000000
010000000000001000000000000000000000000000000000000000
100000000000101111000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000001000000000000000000000000001010000000000000000011
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 2 19
000101000000000111100110101111101001010111100000000000
000100100100000000100100001101111110000111010000000000
001000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000100001010000000110100000011110000100000100000001
110001000110100000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000110000000000000001011000000000010000001000000
000010100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011001111101010010111100010000000
000001000000000000000000001111111000000111010000000000
000010000000000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000001001100111110000000000000000000100000000
000010100001010011100011110011000000000010000000100000

.logic_tile 3 19
000000000000001000000010101111101010101011100100000000
000000000000000101000110110011101000101011010001000010
001000000001001101000000000111111100111110100101000100
100000000001101111100010100101011011011101000000000001
110000100000001101000010100111111101010111010000000000
010001000000001001000010100011001111010111100000000100
001010100000000101000011100000000001000010000000000000
000001000110001111000011100000001010000000000000000001
000000000000000000000000000101011101101111110100000100
000010100010000001000011100111011010000110100001000000
000000000001001111000111101001101010100111010110000000
000000001010001011100011110001011010101011010000000000
000000100000000001000000001101001001110110110100000000
000001000000000000000000001001011011100010110010100000
110010100000000111100011110001001011110110110100000000
000001000001000001000111010101101011010001111000000001

.logic_tile 4 19
000000101010000101000011100001001011101011100100000100
000000000000000111100110110001001010010111100010000000
001000100000010111100111000011111111101111110100000000
100001000010000011100110110101011001001001010001000100
110000000000000001000010101101001001110110110110100000
110000000000000101000111001001011000100010110000000001
000000100001011111100010110000001110000100000101000000
000000000000101011000111000000000000000000000000000100
000001000000001011100000000001111011001000000000000000
000010000000001011100000000101011110000000000011000000
000010100111010000000000000000001101000010100000000000
000001001001111111000010000011001010000000100011000000
000100000000000101000010000101001110111110100100000000
000100000000000000000110001101011001101110000001000011
110010100011010111100010100101111100110110110101000000
000000000000100000000100000101111011010001110010000001

.logic_tile 5 19
000100000001010001100000001101111000100111010110000000
000000000000000000000010110001111100101011010000000000
001000000000000101000011101011011010001011100000000000
100000000010100101100010110101101011101111010000000000
110000000000100111000011010101011110100111010111000000
110000000000011111100011011101001100010111100000000100
000000101000001101100000000001111111111110100110000000
000001000000000101000011110111111101011101000001000000
000000000101001111000000011101101100011111100000000000
000000001111101001100011100101001110011101000000000000
000001000001000001000010000011101010110110000100000000
000010000000100001100000000001001110111111000010000100
000001000000011001000011100000011000000100000100000001
000000100000001001100000000000000000000000000000000000
110010001010001111010011100111101001110110110100000100
000000001000000001100100000111011100010001111000000001

.ramb_tile 6 19
000000000110000000000000001000000000000000
000000010000000111000011101001000000000000
001000000000000000000000011011100000000000
100001001000000111000011001101100000001000
110000000000010000000010000000000000000000
110000000000000000000100000111000000000000
000010001010000000000110000101000000000000
000001000100000000000111101111100000010000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000100000010001100010001111100000000000
000001001100000000100110001011100000100000
000100000000000101000111010000000000000000
000001000010100000100010011001000000000000
010001100001010000000010011001000001010000
010011001110100000000010010011001111000000

.logic_tile 7 19
000010000000000000000010110000001000000100000110000100
000000000011010000000111000000010000000000000000000000
001000001100100111100000000111100000000000000110000000
100010000000000000000000000000100000000001000000000000
110000001101010001000000000000001100000100000100000100
110000000000000000000000000000010000000000000000100000
000010000010100001000111101101101000010111100001000000
000000000001000000100000000001011111000111010000000000
000000000000001000000111111111001110010111100010000000
000000000000001011000111011101011001001011100000000000
000000001001100111100111101101001111011110100000000000
000000000000010000100100001011001100011101100000000000
000000000000000011000010000000000000000000100100000100
000000100000000111100111000000001101000000000000100000
000000001111000000000011100000001100000100000100000010
000000000000110000000100000000000000000000000010000000

.logic_tile 8 19
000001000010100000000011000000001000001100111000000000
000000100001000000010100000000001110110011000001010000
000000000001001011000011100000001001001100111010000000
000001001000001111100100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001111110011000001000000
000011000010010000000000000000001001001100111000000000
000011101000000000000011000000001000110011000001000000
000010101010011000000000000001001000001100111000100000
000001000100101111000000000000100000110011000000000000
000010101010000000000000000000001001001100111000100000
000100000000000000000000000000001011110011000000000000
000100000000000111000000000000001001001100111000100000
000100000000000000100000000000001000110011000000000000
000000000000000000000111100011001000001100111010000000
000000000010000000000100000000000000110011000000000000

.logic_tile 9 19
000000000001011011000011100111001000001100111100000000
000000000000101111000011100000101000110011000001010000
001000000000010011100111100011101001001100111100000001
100000000001100000000100000000001001110011000000000100
010001000000000000000111100111101001001100111100000011
110000100110000000000000000000101110110011000000000000
000000101101010111000111000001001000001100111110000000
000001000000000000100100000000101001110011000000000000
000000001010000001000000000011101001001100111110100000
000100000000100000000011100000001010110011000000000000
000011000000010111000000000011001000001100111100000000
000010100010100001000000000000101100110011000000100000
000000000000010011100000010001101001001100111100000001
000000100000000000100010100000001011110011000001000000
000000000000000101100000010111001000001100111100000000
000000001110000000000010100000001000110011000001000100

.logic_tile 10 19
000101000000001000000010100001100000000000000100100000
000010100000001011000000000000000000000001000001000100
001001000001110111100000000000000001000000100000000000
100010101101010000000000001001001101000000000001000000
010000000000011000000111100000001000000000000000000000
110000000000101101000100000001010000000010000000000000
000010101001001111000000000101111100010110000000000000
000001001110100111100010000000001010000001000000000000
000000001110000000000000000000011110000100000100100000
000010100000000000000000000000000000000000000000000000
000000000000001000000111101111000001000001110000000000
000000000000000011000100000101001110000000100000000000
000000000000000011100010000000001001000000100000000000
000000001000000000100000000000011110000000000000000000
000100000000000111000010001111101111001101000110000010
000100001010001111000000000001111011000001000000000100

.logic_tile 11 19
000000000000100000000010001000001000001100110100000010
000000100001000000000000000011000000110011000000010000
001000000000001000000000000101111110000100000000000000
100000000100001111000000000000000000000001000000000000
110010001001100000000010101000000001000000100000100000
110000000000110000000100000101001000000010000000000000
000000000000000111100000000000001010000100000110000010
000000001110010000100000000000010000000000000000000001
000000000000000000000000001000001110000100000000000000
000000001001000000000000000101010000000010000000000010
000010000000010000000010000111111010000100000000000000
000001000000000001000000000000100000000001000000000000
000000000000010000000111100011100001000000100000000000
000000001010000000000010000000101010000001000000000000
000110001000000101000010000101100000000000100000000000
000000000000000000100000000000001001000001000000000000

.logic_tile 12 19
000010001100001001000000011011101100001001000100000010
000000000000000111000010111001000000001010000000000001
001000000001011000000111110011101000010000100000000000
100000000000100011000010000000011010101000000010000000
110000100001010000000000000011101101000000100110000000
010000000000100111000000000000101010101000010000100000
000011101001100001100000000001011101101010000001000000
000010001010010000000000000001001111101001000000000000
000000000001001001000000001001100001000001010000000000
000000000000000001000011110001101100000001100001000000
000000000000000001100110010011011100001000000100000001
000001000010101001100110010011010000001101000000000000
000000000001000000000110001111101100001001000100000000
000010100000000000000111011111000000001010000010000000
000000100001011000000110010000001110010000000100000000
000001000110101001000010101111011100010110000000000001

.logic_tile 13 19
000000000000000101000000000111101100111001010000000010
000000001110000101000000000011111000111011110000000000
001000001000011001100000010101100000000000000110000000
100000101010110001100011000000000000000001000011000000
110001000000000001100010000111101101000000010001000001
000010100000001001100000001101001000000001110000000001
000000000101000111000110101111101010000000000000000001
000001000000100000000100000001000000000001000000000000
000100000000000001000010000000000000000000100100000000
000000000000001111000000000000001111000000000001000000
000011000000110011100000000001100000000000000100000101
000011000110010000000000000000100000000001000000000000
000000000000101000000110101101011100000111000000000000
000000000001010011000100001101000000000001000000000000
000000000111010001100000000000000000000000000011000100
000001001001010011000010000001001110000000100000000000

.logic_tile 14 19
000010100000000111000111000011100000000000000111000000
000001000000000000100110010000100000000001000001000110
001010100101101000000000000011000000000000000101000000
100000000000100001000011100000000000000001000000000100
110000000000000000000000001001011101111001110000000000
000010100000000000000011101001101011111110100000000010
000100000111000101100111000111111111010100000000000000
000000000000000000000100000000101110001000000010000000
000000001010001001000111001111001100110010110000000000
000000000010001111100100000011011001010111100000000000
000000100000111001000111000101111100111110000000000000
000101000110100011100100000011001000010111100000000000
000000000000001000000000001111101010000001000000000000
000000000000000001000000000001010000000110000000000000
000001001000001001100011111001101101000001010000000000
000000101110001011000010111111101101001001000001000000

.logic_tile 15 19
000000000001001000000110101101101010010001000000000000
000000000000001111000010010011101110000100010000000000
001010000001000000000000000001000000000000000100000000
100000001000000000000000000000000000000001000000100000
010000000000000000000010000000001100000100000100100000
010001000000001011000100000000010000000000000000000000
000000000000000000000000010011000000000010000010000000
000000000010000000000010100000101100000000010000000000
000010000110000111100111110111100000000010000000000000
000100000001000000000010010000001011000000010000000000
000000001011010000000000000011101010000010000000000000
000000000000101001000011100000110000001000000000000000
000000000001000001000000000000000000000010000000000000
000000001010000000000000001011001011000000100000000000
110000000001000000000000000000001010000010000000000001
100000001010001111000000001001010000000100000000000000

.logic_tile 16 19
000101000000001111000000000111001000001100111000000000
000000000000000111000000000000101000110011000000010000
000001000000011111100111000101101000001100111000000000
000010000010000101000100000000001110110011000000100000
000000000000001000000010000001101001001100111000000000
000010100001011111000000000000001100110011000010000000
000001000100100101100011110111001000001100111000000000
000000100110000000000110100000101000110011000000100000
000000100000000000000010000001101000001100111010000000
000000000000000000000000000000101110110011000000000000
000000100001001000000000000101001001001100111010000000
000000100000100101000000000000101011110011000000000000
000000000000111111100110100101001001001100111000000000
000100000000010111000010010000001000110011000000000000
000010001010000000000000000101101000001100111000000000
000000000100000000000000000000101101110011000000000010

.logic_tile 17 19
000000001110010011000000000000000000000000100100000000
000000000000100001100011100000001101000000000000000000
001011101011011000000111100001100000000001000000000000
100000000000000011000110101101101000000001010010000000
010001000000010101000011101101100001000000010011000000
110000000000100000000110100011101110000001110000000000
000000001000000000000000010101001100000010000000000000
000000000100001001000010100000000000001000000000000000
000100000000101001000011100011100000000010000000000000
000000000000011101000010010000101100000000010000000000
000000001011010000000010000111001000001101000010000000
000000100100100011000000000011011101001000000010000000
000001000000001011100000000111011001010111100000000000
000010100000000001100000000001011000001011100010000000
110010000001000111000000001000000001000000000000000000
100000100010100000100000000101001001000000100000000000

.logic_tile 18 19
000000000000000000000110000101001000001100111100000000
000000100000000000000000000000000000110011000000110000
001000101000010001100000010000001000001100111100100000
100000000110100000000010000000001100110011000000000000
110000000000001000000000000000001000001100111100000000
110001000110000001000000000000001101110011000000100000
000000001011111000000000000000001000001100111100100000
000000001010010001000000000000001001110011000001000000
000000001100000001100000010101101000001100111100000000
000100000000000000000010000000000000110011000000000010
000000000000100000000000000000001001001100111100000001
000000000000010000000000000000001000110011000000000010
000001000000000000000010000000001001001100111100000000
000010001001010000000000000000001001110011000001000010
110011100010000000000110000111101000001100111100000000
100010000000100000000000000000100000110011000001100000

.ramb_tile 19 19
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000100100000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000010000000000000000000000000000
000100000000010000000000000000000000000000
000000000000110000000000000000000000000000
000001000000000000000000000000000000000000
000010101000000000000000000000000000000000
000010000000010000000000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 19
000100000000010001100110001011011010000100000000000000
000010100000000000000000001111100000001100000000000000
001010100000000111000000000000000000000010000100000000
100000001111010000100000000001000000000000000001000100
110000000000000111000111100000001100010010000000000000
110000000000000000100000000000001100000000000010000000
000000000000001011100111011101001100101001000000000000
000001000000000001100110010001101111101001010000000000
000010101010101011100111101011111111110110100000000000
000001000100010001100000001101001100110101100000000000
000011100110001111100000001111000000000011000000000000
000010000000010111100000001101000000000000000000000100
000000000000010111100011000111001000001100000000000010
000000000000100000000011100101111100101000000000000000
110010100011001000000111000000011010010010000010000000
100100000000101011000100000000001100000000000000000000

.logic_tile 21 19
000000000000001000000011110111111100000010000000000000
000000000000001001000010001001011011000000000000000100
001000100000001011100111100101111111010010100100100000
100001000000100011100011110000101100100000000001000000
110000001010001000000010100000001110000010000000000000
000000000000001111000000000001000000000100000000000000
000100100101110001100111000101111001000000010000000000
000000001100101011000000001001001111100001010000000000
000000000001010000000110011000000001000010000000000000
000000000000100000000011110001001101000000100000000000
000010000001010101100110001011111000101001000000000000
000010100110100000000011111001101010010110100000000000
000000000000001000000111100101101101000010100000000001
000000000000001001000000001111011001000001000000000000
000000000000011001000000000000001101010010000000000000
000000001001100001100011110000011000000000000000000000

.logic_tile 22 19
000011000000000000000010111011000000000001000000000000
000011100000000000000110001101000000000000000000000000
001000000010101111000000001111101000010100000000000000
100000000000000001100000001011111010110000000000000000
110000000000100101000010101101011110110000110000000000
000000000010000101000010001111001111010000110000000000
000100000000100000000111000001100000000001100000000000
000010100000000000000110000111001011000001010000000010
000000000000000001100110000101101000111101110000000000
000000001010000000100010001101111110010100100000000000
000000100000000011000010010011000001000001000000000000
000000000000010000000010101101101100000011010001000000
000000000001011001100111100101011000000111000000000000
000000100110000111000000000101100000000001000000000000
000010100000011111000010000111111100000010100110100000
000100000000101011000100000000011101100000010000000000

.logic_tile 23 19
000000000000000000000111010000011000000100000100000010
000010000000000000000110000000000000000000000000000000
001001000000000111100000011101001000010010100010000000
100010000100100000000011000111011001010001100000100000
110001000000000001000110101101001011000010100000000000
110000101100001111100010101001101011000001000000000000
000100000000000101100010010000000000000000100110000001
000000000000000000000011010000001100000000000000000000
000000000000100001100011001011100001000010000000000000
000000000001010000000000000011001101000011100000000010
000000000000000011000000010101100000000000000110000000
000000000000000001000010010000000000000001000000000000
000001000000000000000011101101101100000100000000000000
000010100000000000000100001111110000001101000000000000
000010000000000000000111000101000000000000000100000000
000000000110010101000000000000100000000001000000000100

.logic_tile 24 19
000000100000000000000111100000000000000000000000000000
000001100000001111000010110000000000000000000000000000
001000001101010000000000000111111111101001010000000000
100000000001110000000000000011101101001001010000000000
110000000000000000000011100101111010010000100000000000
010000000000000000000000000000011000101000000000100000
000001000000100111100010110011100000000000000100000100
000000000101000001100111100000100000000001000000000001
000001000001010111100000000111011100010010100000000000
000000100000000000000010000000011011000001000000000010
000000000001000000000011110000000000000000000000000000
000000000100100000000010000000000000000000000000000000
000000000000101001100000001001011111000000100000000000
000000000000001001000000000101111011010110110001000000
000000000000000011100010000001001111010100000000000000
000000000110010000100011000011101101110000000000000000

.ipcon_tile 25 19
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001001000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100010010000000000000000000000110000110000001000
000001000000010000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000010000000100000000011101001000001000000100000000000
000000000000000001000111011101101001000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000010000000000000000000000000000000000100000001
010000000000000000000000001001000000000010000000000000
000100000000000111000111000001011110000000100000000000
000100000000000000000100000000011110000000000000000100
000001000001000000000000000000000001000000100100000100
000000100100000000000010010000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001101101000000000000000000000000000000000000000
000000100001110001010000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000001101000111000110100000001000000000000010000000
000000000000100111000000000111011111010000000000000100
001010000000001001100000010000000000000000100100000000
100001000000000011100010000000001010000000000000000000
010000000001100000000111001101001111010111100000000000
110000000000101001000011101101101100000111010000000000
000000100000001111000111100011111011010111100000000000
000001000100001001100000000111001111000111010000000000
000010000000000000000011100011101110010000000010000101
000000000100001101000000000000011000000000000011000001
000000000000000101000000000011111100000110100000000000
000000000000000001000010001011011110001111110000000000
000000000000000111000111011001000000000010000000000000
000001001000100001100111000001001100000011100000000000
110010100000000011000000001111111001010110000000000000
000001000000000000000011110101011000111111100000000000

.logic_tile 4 20
000010000101000111100010000000000000000010000000000010
000000000000111011000011100000001100000000000000000000
001000000000001101000000011101111011011011100000000000
100000000000001011000011001011101010010111100000000000
010000000000000000000000001101011111000110100000000000
010000001000100111000000000111011000001111110000000000
000101000000000101000011100101101111001111110000000000
000110100110000101000100001001001010000110110000000000
000000000000000011000000001011101100111000110010000010
000000000000000001000000001111001111110000110011100001
000010100000010001100011100000000001000000100100000000
000000000100101111000000000000001110000000000000000000
000000000101000001000110101001011011010111010000000000
000000000000000000000100000011001010010111100000000000
000100000000011111100111001001011001010110000000000000
000000000000101111110011110101011000111111100000000000

.logic_tile 5 20
000001001010011111100000001111111101011011100000000000
000000100110000111000000000101001100101011010000000000
001000000000001011100110000101011000111110100000000001
100000000000001011100000000101001100101110000000000000
000000101000001011100111000001011101011011100000000000
000000000000000001100100000001001100010111100000000000
000001000000001011100000011011100000000000000100000000
000000100000000111000011100101101110000001000001000000
000000000000000001000000000000000000000000000100100000
000000001000000001100000000011000000000010000000000000
000001000000101001100000011101001111111110100000000000
000110000010011001100011111101001001101110000001000010
000000000000001001000000001011111001010111110000000000
000000001101001111000011110011001110100010110000000000
110000101010001011100000000011101011000111010000000000
000000000000000111000000001111011100010111110000000000

.ramt_tile 6 20
000000100001000111100000010000000000000000
000000111000001001100011100001000000000000
001000101110001000000000001001000000010100
100000010000000011000011101101100000000000
110000000000001000000000001000000000000000
110000000000001001000000001001000000000000
000000000001010000000010010011100000000100
000000000000000000000111110001000000000010
000000000000100000000000000000000000000000
000000000000011111000011111011000000000000
000000000000010001000000001101100000010000
000100000000100001100000000011100000000010
000000000000000000000111000000000000000000
000000000000000000000000000011000000000000
010000000000000011100000001111100000000000
010001001000000000100010001111001010001000

.logic_tile 7 20
000000000001011000000111110000000001000000100100100001
000000000000101111000111100000001110000000000000000000
001000000000100000000111001001101110010111100000000000
100010100001000011000111111101101110000111010001000000
010000000000010111100000000001011011000110100010000000
100000000100000011100011100111111000001111110000000000
000000000000000000000010100000000001000000100100000000
000000000000001101000110000000001100000000000000000000
000000100001000000000000000001111010010111100000000100
000100000110000000000000001001111110000111010000000000
000000000000010001000000001111001010010111100010000000
000000000000100000000000001101001011000111010000000000
000000000000001011000000000101111010010111100000000000
000110100000000001000000000111101000000111010010000000
000011000110000111000000000101101111010111100000000000
000010100001000000000000000101101011001011100001000000

.logic_tile 8 20
000000000110000000000000000011101000001100111000100000
000000000000000000000000000000000000110011000000010000
001001000000011000000000000001101000001100111010000000
100110000010001111000000000000000000110011000000000000
110000000001010011100000010011101000001100111000000000
110010000100000000000011010000100000110011000000000001
000001001010000000000000010000001000001100111010000000
000000000000010000000011000000001110110011000000000000
000000001110000000000000000111101000001100111000000000
000000000000000101000000000000000000110011000010000000
000011100100000011100011100111101000001100110000000000
000111100110100000100010010000000000110011000001000000
000000000000001000000111100101101011010111100000000100
000010000000000011000000000011111101001011100000000000
110001000001011111100000000101000000000000000100000000
100000000000101011000000000000000000000001000010000000

.logic_tile 9 20
000011000000000000000000000111101000001100111100000000
000100000000001001000000000000001010110011000000110000
001000000001000000000000010001001001001100111101000000
100000000000100000000011010000001011110011000001000000
110010100110000111100000000111101000001100111101000000
010000000000000000000000000000101111110011000000000001
000001000000110000000000010011101001001100111100000010
000000101011010000000011110000101100110011000001000000
000000000000001101100000000011101001001100111100000001
000000000000000101000011100000101001110011000001000000
000000000001011101000110110111101000001100111100000010
000000000001101011100011000000101100110011000000000001
000000000000000000000110100011101001001100111101000000
000000001000000000000000000000101100110011000000000001
000101000000000000000110110011001001001100111110000010
000000000000000011000010100000001101110011000000000000

.logic_tile 10 20
000110000100100111000010101101000001000001110000000000
000001100000000000100000000001001011000000010000000000
001000000000000000000000000001101110001101000000000000
100001000000000111000000001111010000000100000000000000
110010000000001011100011001000001101010110000100100010
000000100000001111100100001011011111010000000011000000
000000001100001000000111001001100000000001110000000000
000000000000001011000000001111001000000000100000000000
000000000000000000000110100000000000000000100111000000
000000000000000000000000000000001011000000000000000000
000011001110000001000010001000001110010010100110000000
000111001100000000100011000011001101010000000000000000
000000000001110001000111011101101000101011010000000000
000000000001010000000011100001011010000001000000000000
000100000100100000000111111000000001000000100000000000
000000000110010000000011011011001010000000000000000000

.logic_tile 11 20
000100000010000011100000000011111010010000100100000000
000000000100000000100000000000001010101000000000000100
001010000001011000000000001000001101010100000100000000
100000000001110001000011100011001011010000100000100000
110001000000010101000000000011101111010000100110000001
010000100010000000100000000000001011101000000000000000
000000001000000001100110000001111110010100100000000000
000000000000000001000010000000111100001000000000000000
000100001100001111000111000000011101000000100100000000
000100000000000001100010011111001010010100100001000000
000000000000100011100111000111100000000000010100000010
000000000000000000000000001111001101000010110000000000
000000000001010001100110101001000000000001110100000010
000000000000000011000110000111001110000000010000000010
000000000001010011100110101000011001010100000100000010
000000000110100000000000000011001101010000100000000000

.logic_tile 12 20
000000001001100001000011110011000000000000000100000100
000000000000000000000111110000100000000001000000000010
001010000000000101100000000000011110010000000000000000
100000000000000000100000000000001111000000000000000000
010010000000000111000000001111100000000010100000000000
010011100000000000000010111111101111000001100000000001
000000000000000001000000000101101011000001010000000000
000000000000000111000000001101001101011111100000100010
000000000000100011100111010001000000000000000100000000
000010001010010000000110100000100000000001000000000010
000010100000000001000010100000000000000000100100000001
000001000010000001100000000000001100000000000000000000
000000000000010001100110101001011101100010110000000000
000000001000000000000110100011001111100000010001000000
110010001110100111000111001011001111110100010000000000
100000000001010000100110000101101000111001110000000000

.logic_tile 13 20
000000000000001000000011100001101000110110100000000000
000000000000001001000110010001111110111010010000000000
001000001001100101000111110000011100000100000100000001
100000000000100000100011110000000000000000000000100000
010000101000000001000010011101011000000000010000000000
110001000000001111100011111111001101010110100000000000
000000000000100011100000000111000000000000000100000010
000000000000011001000000000000100000000001000000000000
000010100000001111100000000111100000000001000000000000
000101000000000001100010110011001010000010100010000001
000000000000110000000111101001011010010100110010000000
000000000000010001000000001011101011011000110001000000
000000000000100001000011000011001000110110100000000000
000000000100000000000100000001011110111010010000000000
110010101110001000000110001001101101100001000000000000
100001000000001101000000000101111000101001000000000000

.logic_tile 14 20
000000000001000111000111101011011100001111110000000010
000000000000000101000011100101001010001001010000000000
001000000000001111000000000111011100000100000000000010
100100001010000001100010100101010000001100000000000000
010001000000000011100000011111001101110100000000000000
010010000000000011100010000011111001111100000000000000
000000000000011011100111101101101010000110100000100000
000000000001100011000110101111001001001111110000000000
000001001110101001000111110101101011001100000000000000
000010101111000101100010011011111111010100000000000000
000000000000001111100011011000000000000000000100000000
000010000110010011000010000101000000000010000000000010
000000000000000011100000010001011111110010110000000000
000000000000000000000010010001001011101011010000000000
110100000000001000000111111011011001000010000000000100
100001000000101101000111010001001101000011000000000000

.logic_tile 15 20
000000000000010101100111100011011000010000100000100000
000000000000100101000111100000001111101000000000000000
001001000000000111100000000011101100000010000000000000
100010000110000000100011100000110000001000000000000000
010000000110000000000000000000000001000010000000000000
010000000000010000000000000011001101000000100000000000
000000000111110111100000000011100000000010000000000001
000001000100001101000000000000101110000000010000000000
001000001110000111100000001001000000000011000000000000
000000000000101001000010111011000000000000000000000000
000000100000010000000000000011100001000010000000000000
000011000000110000000010000000101111000000010000000000
000000000000001000000110100001011011000001000001000000
000000000001010111000000000001101001000000100000000000
001010101010000000000000010101100000000000000110000000
000000000101010000000010010000000000000001000000000000

.logic_tile 16 20
000101000100100101100000010001101000001100111001000000
000110100111010111000010100000001001110011000000010000
000100000000001001100011100101001000001100111000000000
000100100000000101100000000000101000110011000000000001
000000000000100111000011100111001000001100111000000000
000000001101000000100100000000101000110011000010000000
000000001010000101100000000101101000001100111000000000
000000000000000000000000000000001110110011000000000000
000000001100000000000000000011101001001100111000000000
000000100000000000000000000000001000110011000000000000
000010000010001001000010110011101001001100111000000000
000000000000100011000111000000001110110011000000100000
000000000000001000000000000001101001001100111000000000
000010100000000111000011110000101101110011000000100000
000001001001010000000000000101001001001100111000000000
000000100101001111000000000000001101110011000000000000

.logic_tile 17 20
000000100000001001000000010011111111010111100000000000
000000001000000011000010000111011000000111010000000001
000000000010100001100111110011111111100000000000000000
000010100111001101000011010001001101000000000000000000
000000000000101001100111100111001100100000000000000000
000001000001001101000111001111001101000000000000000000
000000000001110001000011101101101010010001000000000000
000010000000010001100010000101111011000100010010000000
000010000000001101000011100111011010100000000001000000
000101000000000101000110100011111000000000000000000000
000010100000010101100010111011111111100000000000000000
000001001010000101000010100111111100000000000000000000
000000001100110111000010110101011000100000000000000000
000010000000110101000010101001001010000000000000000001
000001100100001101000110100101111001010000000001000000
000000000000000101000011001011011001010110000010000001

.logic_tile 18 20
000000000000001000000000000000001000001100111100000100
000000000000000001010000000000001000110011000000010000
001011000000100000000110000111001000001100111110000000
100010001011000000000000000000000000110011000000000001
110000000000000000000000010101001000001100111100000000
110000100000000000000010000000100000110011000000000000
000010101000100000000000010000001000001100111100100000
000000000000010000000010000000001101110011000000000000
000000001001100000000110000111101000001100111100000010
000010100001110000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000010001100111100101101000001100111100000000
000000000001010000000100000000100000110011000001000000
110100000000001000000000000000001001001100111100000000
100000001100010001000000000000001001110011000000000000

.ramt_tile 19 20
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000101000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000100010100000000000000000000000000000
000000000110100000000000000000000000000000
000100000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000101001100111011001111001000000000000000000
000000000001010011000111110101011110001100110000000000
001000000000000111100111101101001111100000000000000000
100000000000000111100011101101011100000000000000000000
010000000000100001000110001001011010100000000000000100
010010100000010101100010111101001011000000000000000000
000000000000000011000011001011101100010000000000000000
000001000000001101000010110111101110001000000000000000
000010100110101111100000010111001001010001000000000001
000000000000010001000011010001111001001000100000000000
000000000000000001100000010111101100000000000000000000
000000001010010000000011110101111011001100110000000000
000010000000001000000111101000001010000010000010000000
000000101000000011000110000001010000000100000000000000
000000001000001011100111000000000000000000000100000000
000000000001000101100000000011000000000010000000100000

.logic_tile 21 20
000000000001011101000011001101011111000001000000000000
000000000000001111000100000101001001010110000010000000
000011000110100001000111100011100001000001010000000000
000001000001010000100011101001101000000010010010000000
000010100000001011100111000000001100010000000000000000
000001000000001011100100000000011101000000000000000000
000000000110001001000111001101101011000001000000000010
000000100000001111000000000101001110100001010000000000
000000101110100000000111011000000000000010000000000000
000000000000010000000011101111001011000000100000000000
000000000000000101000010011001001110111100100001100000
000000001100000111100011010011011000010100100010000010
000000000000000000000011110001101110000010000000000000
000000000000000000000011010000110000001000000000000000
000110000000000000000111001101111100000111000000100000
000001001000000001000100001011100000000010000000000000

.logic_tile 22 20
000001001110101000000000010011101100010100000000000010
000000000001001011000011000000011000100000010000000000
001000000101110101100000001000001010000010000100000100
100000000000000000000011111101001110010010100001000000
110010001010001111100000000111111100101001010011000010
000001000110000001000000000111111100101001000001000110
000000000000010000000010000000001000010000000000000000
000000000010001111010110100000011010000000000000000000
000000000000000000000011101111011000010101000000000010
000010000000000101000111000111101101111110000001000000
000000100000000011100010110111000001000010000000000000
000000000010000000000011100000101010000000010000000000
000000000110001101000111111000011101000000100000000001
000000000000001011000111011001001111010100100000000000
000001101011000001000011101011111010001011000100100000
000001000100000000000111011101110000000010000010000000

.logic_tile 23 20
000000000001000000000000000011111001000000010000000000
000000000000000001000010001011001000100001010000000000
001010100000000011100000000011101101101101010000000000
100000000100001001100000000111101110101110010000000000
010000000000000001000000000011100001000001000010000000
010000000000000000100000000111101010000011010000000000
000010100000000111100000000000000000000000000100000000
000001000100000000000011100011000000000010000000000100
000000001010001011000010010000000000000000100100000000
000000000000001001100010100000001010000000000000100000
000001000000001001100110011001011000110000110000000000
000000001100001101000010100001001101010000110000000000
000000000000001011100000001000000000000000000100000000
000000000100000001100000000111000000000010000000000100
000000000000010011000111000111111101010100100000000000
000000100000000111000100000000101011001000000000000000

.logic_tile 24 20
000000100001000011000010000000011100000100000100000000
000001000000100000000100000000010000000000000000000001
001010100000000001100000001101011100001101000000000000
100000000110000000000000000011000000000100000000000000
110000001010000011100000000011001010000100000010000001
110000000000000111000000000000000000000000000001100100
000000000000000001100000000101001100000111000000000000
000000001100000101000000001111010000000001000000000000
000000000000000111000110011011001001100000000000000000
000000000000000000100011101111111010111000000000000000
000000100000000111000110100101011110000110000000000000
000001000010000001000100000000001000000001010000000000
000000000000000001100011001101101100000111000000000000
000000000000000000000010001111010000000010000000000000
000000000000100001100011101111101110111111100000000000
000000000000000000100000000001101001101111000000000000

.ipcon_tile 25 20
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000

.logic_tile 1 21
000001000000000000000000010000000000000000000100000000
000000000010000000000011111111000000000010000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
010010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110010100100000000000
000000000110000000000000000000011101000000000010000000

.logic_tile 2 21
000100000001000011100000000000000001000000100100000000
000000000010000000110000000000001001000000000000000000
001000000001010000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
110001000000001111000000000000000000000000000000000000
010010101000001111100000000000000000000000000000000000
000010000000010001100000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000001000000001000000111000000000000000000000000000000
000000000010000111000111100000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000001100000000000000000000000000000000000000000000
000000001100000001000000000000001010000100000010000000
000000000000000000100000000101000000000000000000000000
000000000001010000000000000101101110000110100000000100
000000000000100000000000000000001101001000000000000000

.logic_tile 3 21
000000000000001000000010100011011101000010000000000000
000000000000000001000100001011011010000000100000000000
001010000000001001000110111000000000000010000000000001
100001000000000111100111001101001010000010100000000000
011000001011011000000011101111011001001001110100000000
110010100000000011000000001111111101001111110000100001
000100000000000111000011111011111000001000000101000000
000000001010000000100111100111110000001110000000000000
000100000000000111100011100111100001000001110100000000
000100000010001001100111110011101100000000100001000000
000000001100001111000110000111111001110011110000000000
000000000000011101100011111011001100010010100000000000
000010100000000111000111010001011001100001000000000000
000000001000000000100011100001101011000000000000000000
110000000000000001000111100111001110000000000000000000
100000000000000011000111110000100000000001000000000000

.logic_tile 4 21
000001000000000000000110010101111111100010110000000000
000000100000000000000011011011111111101001110000000000
001010100000101001100000011001101001100010100000000000
100000001111001111000010101101011111101000100000000000
010100001110100001000110000001101001100000000000000000
100101000001010000100000000111011101000000000000000010
000100100001000111100000010000011010000100000100000000
000001000000101101100011110000000000000000000000000010
000000000000000001100111110011011000000000000010000000
000000000010000000100011110111001011000100000000000000
000010000000000001000000001101011000100000000110000000
000000100001000000000010110101011101010100000000000000
000000000000000101000111000000000000000000000101000001
000000000000000000100100001111000000000010000010000000
000000001000000000000010000000000001000000100100000001
000000000000000000000010000000001100000000000000000000

.logic_tile 5 21
000000000000101011100000000011111010000111000000000100
000000000000010101100000001011000000000010000000000000
001000001010100011100110000111101100000000000100000000
100000000000001101100000000011000000000010000001000000
000001000010001000000000000000000000000000100100000100
000010000000001111000000000000001111000000000000000000
000000000000001111000010000111111110000000000100100000
000000000110000111100000000000101111000001000000000100
000000000000101001000010111011011001111111000000000000
000000000001010011000010111101101010000000000000000000
000001001000100011100000001001011001100000000000000000
000000101101011111100010010111001001000000000000000000
000000000000000101000011111111000001000000100100000000
000000001000000000000011010111101100000000000001000000
110000100000101001000111100111011100110011000000000000
000000000001010001100100000001011010000000000000000000

.ramb_tile 6 21
000000000001001000000010000011101110000000
000000010000001011000000000000100000010000
001000001101011000000111100101011000000000
100000000000101011000000000000000000010000
010001000000000111100111000111101110000010
110010000000000000100000000001100000000000
000000001000100111000000010011011000001000
000000000000000000000011000011100000000000
000000000000001011100000001001101110100000
000000000000001011100010010111100000000000
000010000000010000000111001101111000100000
000000000001010111000000001101000000000000
000000000000000000000111000111101110100000
000000000110001101000000000011000000000000
110000000001110001100000010111011000100000
010000000001010001100011101001100000000000

.logic_tile 7 21
000001000000000000000000000000000000000000100100000001
000000100000000011000010000000001001000000000000100000
001011000000001000000000001001011110000110000000000000
100010000001001011000000000111010000001010000001000000
011000000000000000000011110101111101010010100010000000
100000001010000000000011110000011100000001000000000000
000010100000010000000000001011101010111101010000000000
000001001110001111000000000011111101101110000010000000
000000000000101111100010000000000000000000100111000000
000000001111010111100100000000001100000000000000000010
000010000000100111100111010000000000000000100100000000
000000000001001001000010000000001100000000000000100000
000000000000010000000000001000001010000000000000000000
000000000000000000000000000001010000000100000000000000
000000000000000000000011000000000000000000000110000000
000000000000000001000000000011000000000010000000100100

.logic_tile 8 21
000100000001000000000010000111101011111000110000000000
000000000000000000000110001111101001111110110001000000
001000001100100000000010110111101100001000000000000000
100000000001011111000111111111010000001101000000000000
010000000000000001000000000111001001101110000000000001
010000000000001111000000000101111011101000000000000000
000010000000010000000110000000000000000000100100100000
000010101100000000010011100000001101000000000000000000
000000000000000101000011111001111010000110000011100000
000100000100000000100011101011110000000101000000000000
000001000110100111000000010111100000000001010000000000
000000100001010000100011101011101111000010010000000000
000000000000100000000110100011000000000000000110000000
000000000001000000000011110000000000000001000000000000
000000001011000011100011011000011000000110000000000000
000000001110100000000010110011001001000010100000000000

.logic_tile 9 21
000010000000100101100111100101001001001100111100000000
000001000000010000000000000000001011110011000000010001
001110001110000101100000000101101000001100111110000000
100101001110000000100000000000101011110011000000000000
110000001100000000000000000011001001001100111110000000
010001000000001101000010110000001011110011000000000100
000100000001000000000110000101101000001100111100000000
000100000100100000000100000000101000110011000000000100
000000000000000111000110110001001001001100111100000000
000000000000010000100011000000101011110011000000000001
000000000001000000000000000101101001001100111110000000
000101000000100000000000000000101000110011000000000000
000000000000000000000000010111001001001100111100000000
000010100000000000010011010000101011110011000000100100
000110100000000000000000000101101000001100110100000101
000100001100010000000000000000101101110011000000000000

.logic_tile 10 21
000100000000100011100111010001101000000100000000000000
000000001001011111100111010000110000000001000001000000
001010100001010000000011100000011011010100000100000000
100001001100110111000100000111011011010000100001000000
010010000000001101100010110001001100001101000000000000
010001000000000011100111100001010000000100000001000000
000010000000001111100110000101000000000001110000000000
000001000111000111100010000001001011000000010000000000
000100000000000111000111101101101101101101010000000000
000000000000000000000000001111001000111110110000000010
000010000000000000000000000101001110001101000000000000
000000000100000000000000000111110000000110000001000000
000000000000000000010111000001011110000100000000000000
000000000000000001000100000000100000000001000000000010
001000000110000000000011100101100000000010010100000100
000000000110001001000000000101001110000010100000000000

.logic_tile 11 21
000000000000000011100110001101000000000001010100000010
000000000000000111000000001001001000000010010010000000
001000000000000001100000010001000001000000010100000000
100000000010100000000010000111001111000010110000000100
110010100000001000000000011000011110000100000110000010
010000000000000011000010000111001000010100100000000000
000010101001000000000000000001000001000000010100000100
000000000100000000000000000001001101000010110001000000
000000001000000001000110111011000000000001010100000000
000000000000000011100110111111101000000010010011000000
000000000001000000000011000001001100010000100100000100
000100000000100000000000000000001011101000000010000000
000001000001101000000000000001101110010000000100000000
000010000001010001000011000000011000101001000000100001
000100001011001101100110000001000000000000010110000000
000010100101000001110011001001001100000010110000000001

.logic_tile 12 21
000000000001110111100011100111100000000000000100000000
000000000100110000000010000000000000000001000010000000
001000000000101000000010100000011010010100000001000000
100010100001000111000100000101011111010000100000000000
110000100001001111000000001001001110010100000001000000
010001000000001111100000000111111001100000010000000100
000000101010001000000011000011100000000001110000000000
000000000110100011000000000101101000000000010001000000
000000100000000000000000000111000000000000100000000000
000001000000000000000010000000001110000001000000000100
000000100001001000000010011011111001010100110000100000
000000001010001111000011010101001001100100110000100000
000000001000101001000000000011100000000000000100000000
000000000000001111000011100000100000000001000000000010
110110100000000001010000000000001010000100000000000000
100001000000001111000000000111001010010100100001000000

.logic_tile 13 21
000000000000000111100111110000001101000110100000000000
000010100000000000000110100101001000000100000000100000
001010001110001101000000000000000001000000100100000000
100100000000000011000010010000001000000000000000000000
110000000000100001100000000001000000000000010000000100
010000000000010000000000001111001001000001110000000000
000010000000100001000000001001111010001000000000000000
000000000000011111100010100011101111001110000010000001
000000000010100011100011100001001110010000000000000100
000000000000000000100111100000101111101001000000000000
000010001010000001000000001000011101010000100001000000
000000000000000001100000000101001011000000100010000000
000000000000000101100010000000001100000100000100100000
000000000000001101100010000000010000000000000000000000
000010000001001000000000001000001111000000000010000000
000000000000001011000011001111001110000110100000000000

.logic_tile 14 21
000000000111001001100000000000011000000100000100000100
000000000001101011000000000000000000000000000000000000
001001000011001111000000011001001010110110100000000000
100010100110001011000010001011001100110101100000000000
110000000000001001000111001111100001000001000000000000
010100000000001011000011100001001111000001010010000001
000000001010010000000011100111001011010000100010000000
000000001110110000000111111101011011101000000000000001
000001000000000001000000011101001100110110100000000000
000000000000000000000011111101001010110101100000000000
000001001010010000000011000000011000010000100000000001
000010000001010000000100001111001000000000100000000000
000000000001010001000000000101001101111110000000000000
000000000000000000000011110101001110010111100000000000
000000000100001111000010000001111001010100000000000000
000000000000000001100011100000011111001000000010000000

.logic_tile 15 21
000000000010000000000000001000011010000100000010000100
000000000000000000000010011011001001010100100000000000
001000000011010000000110000101011010000010000000000000
100000000010001101000100000000100000001000000000000000
110010000000000000000010000001100001000000010000000010
000000000000000000000000001001101000000001110000000000
000001001011101101100000010011101110000010000000000000
000010000000001001000010110000100000001000000010000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010110001001101000000100000000000
000010100000000000000010001101000000000011000000000000
000000001010000000000011111101100000000000000000000000
000000001100000001100000000000011100000100000110100000
000000100000000000100000000000010000000000000000100000
000010000001000000000000000011001010000010000000000000
000000001000100000000000000000110000001000000000000000

.logic_tile 16 21
000000000000000101100111100111101001001100111000000000
000000000000100000000000000000001001110011000000010000
000000000110001000000011100001101001001100111000000000
000000001100000111000010110000001111110011000000000000
000000001100000000000000000011101000001100111000000001
000100000000100000000000000000101101110011000000000000
000111001110100101100010100011101000001100111000000000
000010000001011011000100000000101000110011000000100000
000010100000100000000000010001001001001100111000000000
000011100001000000000011110000101011110011000000000000
000010000000100000000111010111001001001100111000000000
000011000000000000000011110000001001110011000000000000
000000000000010111100010010101101001001100111000000000
000000000001000000000110100000001010110011000001000000
000000000000000000000000000111001000001100111000000000
000000100000000101000010100000101111110011000010000000

.logic_tile 17 21
000010100000000000000010011111001011001111110000000000
000001100000001001000011110001011110000110100000000000
001000000001110000000011001000001100000110100000000001
100000000100111111000100001001011010000100000000000000
110000001010000001000111011000000001000010000000000000
110000100001001001000110011011001100000000100000000000
000000000000000000000110011101011011010111100000000000
000001000000000000000111100011111110001011100001000000
000001101110001000000110110000000000000000100100000000
000010000000000001000111000000001010000000000000000000
000000000000000011000000011001001000000010000010000000
000000000000000011000010111111011111000000000000000000
000000000100001000000111000000011011010010000000000000
000000001100000011000010110000011100000000000001000000
110110000000000011000000000101001100010000000000000000
100001000000101001000011111001101101110000000000000010

.logic_tile 18 21
000000000001010000000000010000001000001100111100100000
000000000000000000000010000000001100110011000000010000
001000000000001001100000010101001000001100111100000001
100010100000100001000010000000000000110011000000000000
110110100000100001100000000000001000001100111100100000
010100000001000000000000000000001001110011000000000000
000010100000000000000000000000001000001100111100100000
000000000000000000000000000000001101110011000000000000
000000000110001000000110010000001001001100111100000000
000000000000000001000010110000001000110011000000100000
000000001111000000000110000000001001001100111110000000
000000000001110000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000010100000000000000000000000001001110011000010100000
110010101010100000000000001000001000001100110100000000
100001001101010000000000001011000000110011000000000010

.ramb_tile 19 21
000010100000000000000110100111001010000000
000000010000000000000111100000110000100000
001001000001001111000000000001101010000000
100010100000000111100000000000000000100000
110000001100001111100000010001101010000000
010100100001010011000011010000010000000000
000000000001011001000000011101101010000001
000000000000101011100011001101000000000000
000000001110001000000011111111001010000001
000010100000000011000011101011000000000000
000000000001001000000000010111001010000100
000000000101101011000011001001100000000000
000010001010000000000111010011001010000001
000010000100001001000011011001100000000000
110100000000010000000000001011001010000000
010000000000000000000000000101000000100000

.logic_tile 20 21
000000001100000011100110010001000000000011000000100000
000100000000001101100011110001000000000000000000000000
001000001011010000000111100000011000000100000100000010
100010000000000011000110110000000000000000000010000000
110000001010000101000110100011101001000000000000000100
000000000000000000100100000000111011001001010000000000
000011100001010000000111000101000000000000000100000010
000011101000110000000110000000100000000001000010000000
000000000100000011100110100011011000100000000000000000
000000000000000001000010000111111100000000000000000000
000000000011000011100110000011000000000000000110000000
000000000000100000100000000000100000000001000000000000
000000000000010001000000000101101111010001000000000000
000000000000100001000000000101101001000100010000000000
000001001010000000000010001111101000101111100000000000
000010000000100000000100000011111100101101000000000000

.logic_tile 21 21
000000000000001101000111100111111100001100000000000000
000000000001011101000010101011001010010100000000000000
001010000000000111000111100000000000000000100100000000
100100000100001101000100000000001111000000000000000000
010001000000000111000011100101101010100001010010000000
110010000001001001100100000001001001110111110001000000
000100000000010001100110001101111011000010000000000000
000000000000001111100010101011011011000000000000000000
000000000000001000000000011000011000000110000000000110
000000000010000001000011011111011101000010100000000000
000000000001000001100010001011011100110000110000000000
000100001001000001000000000111101001010000110000000000
000010000000100000000111010001011000000010100000000000
000000001001011101000110000011001111000001000000000000
000100000000100000000010000001100000000010000000000000
000010100001001111000100000000001110000000010000000000

.logic_tile 22 21
000000000000001011100000010000000001000000000100000010
000000000000001111000010101011001000000010000000000000
001000100000011000000000001101011010001001000000000000
100010000000000001000010011011001101001010000000000000
010010000000000101100011101111011010111001110000000000
110000000000000000000010001011011100111010110000000000
000000001010000001000111110000001000010000000000000000
000000000000100001000111010000011101000000000000000000
000000000000100001100010010001001011000100000000000000
000000000001000111000010000111011011101100000000000000
000010000001010001100111100001011101111001010000000000
000100001010000101000011101101001011111111100000000000
000000000000000111000110000101111100000100000100000000
000000000000001001100000000000000000000000000000000001
000000000101000000000000001001101110000010000000000000
000001000000100001000000000111111100010111100000000010

.logic_tile 23 21
000010100000000101000000001011011101000000100000000000
000001000000000000000000000111111101000000000000000000
001000000000001011100000000001100001000000000100000000
100001000110000001100010010000001000000001000000000000
000010000000000001100000001001001110000101000000000001
000001000000000000000000001001010000001001000000000000
000010100001010000000000000111000001000000000100000000
000001001010000000000000000000101000000001000000000000
000000000000000101100110010000000000001100110000000000
000000000100000000000010010101001101110011000000000000
000010000000100000000110111000000001000000000100000000
000000000001010000000010100111001000000010000000000000
000000000000000000000110110111100000000000000101000000
000000000000000000000011010000100000000001000000000000
110010000001101001100000011000000000000000100100000000
000000000000100101000011000001001100000000000000000000

.logic_tile 24 21
000000000000000000000000000111100000000000001000000000
000000001110000000000000000000001010000000000000000000
001000000000010001100110110000001001001100111000000000
100000000000000000000011010000001001110011000000000000
000000000000000101100110100000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000100000000101100110000101001000001100111000000000
000001000000010000000000000000100000110011000000000000
001000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000001000001000001100110000000000
000000001010000000000000001111000000110011000000000000
000000000000000000000000010000011001000100000100000000
000000000000000000000010000000001001000000000000000000
110000101111000000000000010000011000000000100100000000
000000000000111001000010000000011111000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000011000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100011000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000111001000000000000000000100000000
000000000000100101000000001001000000000010000000000000
001010000000001000000000010000000000000000000000000000
100000000000001111000011010000000000000000000000000000
010000000000100011000000000000000000000000000000000000
100000000110000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000100000000000000000011110000100000100000000
000001000001000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000100000000000000000000000000000000000000000000
000001000001111000000110100000001110000000000001000000
000000101001010011000000000001000000000010000000000000
000100000000000000000000001101001110111100000000000010
000000000000000000000010011101011001111110000000000000

.logic_tile 2 22
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000101100111000000000001000000100100000000
100000000000000000100100000000001010000000000000000000
010000000001000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
000010100000001001000000001000001110000110000000000100
000000000000000111000000000001000000000010000000000000
000001000000000000000000000000001110000100000100000000
000010100000000111000000000000010000000000000000000000
000000000000000000000000000000000000000000100110000010
000000000000000000000000000000001111000000000000000100
000011101110000001000000010000011000000100000100000011
000000000100100000100011100000010000000000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 3 22
000000000000100111100000011001111101100000000000000000
000000000001010000100010000111001000000000000000000000
001000000000001101000110000000000001000000000100100000
100000000000000001000000000101001001000000100001000000
110000001100000000000011010000001100000100000100000000
110000000000010001000011110000010000000000000000000000
000000001110000011100000000101111100111111000000000000
000000000000000001000000000011001000010110000000000000
000000000110000011100110001101111110101110000000000000
000000000000000000000110000101011110011110100000000000
000000000000000001100000001101001100110011110000000000
000000000000000001000000000111111110010010100000000000
000000000000001011100111100101000000000001000100000100
000000000110101011000100001001000000000000000000000000
110000000000000101100000010000000000000000000110000000
000000000000000001000011111101000000000010000000000100

.logic_tile 4 22
000000000000000101000010110001011010000110100000000010
000000000000001001000110000000111111001000000000000000
001000001100001000000000000000011000000100000100000001
100000000000000011000011100000000000000000000010000100
010000000000101001000011110101011010110011000000000000
100000000000010101000011010001101010100001000000000000
000000000000011001100000000111001001100000000000000000
000000000000000111100011010001011111000000000000000000
000100000010000000000110001101001101100000000000000000
000110101010100000000010000101011101000000000000000000
000011100000000011100000011011011000110110100000000000
000001001110000000000011100011111111110100010000000000
000010100000001101100010100011111111101110000000000000
000000000000001101000010011101001001101101010000000000
000000000100110000000000010000000000000010000000000100
000010000110011111000010000111000000000000000000000000

.logic_tile 5 22
000000001010001000000000000000011010000000000000000000
000000000000000001000000000011010000000100000000000110
001000100100010000000000011101111101100010000000000000
100001000001011111000010000011111010001000100000000000
110100100001011111100110001111011111010001100100000000
110100000001011011100010011001111110100001010000000010
000100000001011000000111010001101110010110000000000000
000000100000000011000111100000001100000001000000000000
000000000000000101000011111101001011100010000000000000
000000000011000011100010001111011100001000100000000000
000000000000000101100011100011001011000001010100000000
000100000000000001000110011011111111001011100000000100
000000000000000101100111100011100000000010100000000000
000000000000000000100111000101101110000010010000000000
110000000000000011100111110001000000000010000010000000
100000000000100000100011010000000000000000000000000000

.ramt_tile 6 22
000101000000001000000000010101101010100000
000110000000001111000011100000000000000000
001001000000100111100111000001001010000000
100010100001000000100111110000100000000000
110000000000001011100000001001101010001000
110001000000000101000000000011100000000000
000000001100001000000000000111001010000000
000000000000000111000000000111000000000000
000010100000000001000000001011001010000100
000010000110000000100000001011000000001000
000000000010010101000000001001001010000000
000000000000101101000010111111000000000000
000000001000000111000111101001101010000001
000000000000101101000100001111000000000000
110000000000000011100010111001101010000000
110000000001010000000111000011100000100000

.logic_tile 7 22
000000000000000000000000000000000000000000100111000000
000000000000000101000000000000001000000000000010000000
001000000010000011100000000011000000000000000110000000
100000000000001101100000000000100000000001000010000000
110000001000001001000000000000001110000100000111000000
000000000110000011100000000000000000000000000001000000
000000000000000111100000001011101111011111110001000010
000000000000001001000000000001101010111111110001000000
000000000000001000000010010011100000000000000110000000
000000000000000101000011110000100000000001000010000000
000000000000000000000111100011111000000110000000000000
000000000000000011000011100000001111000001010000000100
000001001011010111100000010101000001000010000000000000
000010000000101001000011010101001000000011100000000000
000010000000000000000000000101101100001000000011000000
000001000001010000000000001011000000001101000000000000

.logic_tile 8 22
000010100000000001000111100000000001000000100100000000
000001001010000000100010000000001001000000000000000000
001000000000000000000000011001000000000010000000000000
100000100000000000000011010011100000000000000010100000
010000000000000000000011100000001000000100000100000000
110000000001000000000010000000010000000000000000000100
000010100110010001100000000111111011101011010000000000
000001000000001111000000001101001110000001000000000010
000000001100000000000000000000000001001100110001000000
000000000000000000000011111011001100110011000000000000
000000000000000001000000010111111100000110100000000000
000000000000001111100011110000011110001000000000000000
000100000000000000000000000001000000000000000101000000
000100000000000001000000000000000000000001000000000000
000000000001000001000000000000000001000000100100000000
000000000000101001000000000000001010000000000000000000

.logic_tile 9 22
000010001100100000000011111101011110001000000000000000
000001000001000000000111001101100000001110000000000000
001010100000000011000000001101100000000010100000000000
100000000001110000000000001011001001000010010000000000
110000000000000001100000010111101010000000100000000000
110000000000000000000011000000111101101000010000000000
000100001010000111000111100101101011101011010000100000
000000000000000000000100001101001100000001000000000000
000000000000000111000000010101001111010100000000000010
000000000000001111100011110000101111100000010000000000
000000000001000101100010001101101001101010000000000000
000000001100100000100000000001011100101001000000000010
000001000000101000000111100011001010001001000000000000
000010100100000111010000000011010000001010000000100000
000111001000000011000011100000011110000100000100000010
000010000001011001100110010000000000000000000001000000

.logic_tile 10 22
000100000101010000000011001001001011100010110100000000
000001000000001001000010001001111111010000101000000000
001000100000001000000000010000001110000100000100000100
100001000001011101000011110000010000000000000000000000
000010100001011000000000010000001010000010000000000000
000001000000000001000010000011000000000000000000000000
000010100100000001000000011101111000000100000100000000
000000100110001001000011001011000000000000000011000000
000000001110001000000110110111111010111001110000000000
000000000000000011000011010111011101111010110000000010
000000000001010001000111101000001000000110000000000010
000000001011100000100100000101011110000010000000000000
000001000000001001100010000101101100010100100000000000
000000100000000101100100000000011000001000000000000010
110000000000000000000111000000000001000000100100000000
000000000010001001000000000000001100000000000000000010

.logic_tile 11 22
000001000000000101100000010101101011010000000000000000
000010100001000000100011101011101101100001010000000000
001000000110011101000000000000011101000100100000000000
100000000100001111100000000000001111000000000000100000
000000001010000111000000001000000000000000100000100000
000100000000000001100010000011001001000010000000000000
000000000000000000000111110111011100000001000000000000
000000000000000000000111110001110000000111000000000000
000000000110000000000000011101011101111101110000000000
000000100000000000000011000001101111111100010010000000
000001001010010111000000000101011100000100000000000000
000010100000001111000011100000000000000001000000100000
000000000000000000000110100111011000001101000000000001
000000000000000000000111110101100000000100000000000000
110000100000100000000111010101100000000000000110000000
000001000000000000000111000000100000000001000010000000

.logic_tile 12 22
000000001110001011100000011111011000001000000000000001
000000001110001011110011101001011100001101000010000000
001000000000001111100011110000011100000100000100000000
100000100000001001000011000000010000000000000000000001
010010000000001000000111100000000000000000000110000000
110000000000101111000100001001000000000010000000000000
000000001000001000000010001011011001010000000001000000
000000000000000011000000000011011010010010100010000001
000000000000100000000000001000000001000000000000000000
000000000000010001000000001111001000000000100000000000
000000000001010011100000001001011011000010000000000000
000000000000100000100010000001011010000000000001000000
000000001010000000000000000001000000000000000100000000
000000000000011101000000000000000000000001000000000001
000001001010000000000010001011011000000000100000000100
000010000001010000000000000001011010010100100010000000

.logic_tile 13 22
000000000000000011100011111000001010000000000100000010
000100000000000000100011111011010000000010000000000000
001000000000010111100010001011011001010000100000000000
100000000000101111100111010001011001100000100000000000
010000000110000001000010000111101100000100000110000000
110000000000000000000011100000110000000000000000000000
000000000100000000000010001001111010111100010000000000
000000100000000000000100001011011001111101110000000000
000100000000001011100110001011011100110010110000000000
000000000000001011100000000111001001101011010000000000
000010100000001001000010000111000000000000000100000000
000001000111000001100011000000101000000001000000000010
000000000000101001100011000000001110000100000100000000
000000100001000111000011110000001110000000000000000000
000000100110010001000000010101011100010100000001000000
000001000100000000100010110000001111001000000000000001

.logic_tile 14 22
000100001000000011100000000000000000000000000100000000
000000000000000000000011001001000000000010000000000000
001001000001010000000011001000011000000010000000000000
100010101010010000000111110011011011000000000010000000
110000000000000111000111111001011000000001000000000000
110000001000000000100110110101010000000110000000000001
000010000000010001100000010111001010010111100001000000
000000000000000001000011100111001101001011100000000000
000000001000000111000111000000000000000000100100000000
000000000000001001000000000000001100000000000010000000
000000000001010001000011101011111111100111110000000000
000100000011010111000110010111101101010010110000000000
000000000000001111000111110101101111010000100001000000
000000000001010001100010111101011100101000000010000101
110000001010010111000000000111100001000010100000100000
000001001111011001000000000011001011000010010000000000

.logic_tile 15 22
000000101110000000000110001000000000000000000100000000
000001000000100000000010100111000000000010000001000000
001010000110000111000111100011111010000000000000000000
100001000110001111000100001001101011000100100001000000
110010100100000000000010000000000000000000100101000000
010010100000000000010011000000001001000000000000000000
000000000000000011000010011111001101000000000000000000
000001000001011001100011000011101000001100110000000000
000001001110100001000011101001111100010000000000000001
000010000001000001000011100001111011010110000000000001
000010000000000001100010010111011110010100000000000001
000000000000000001100010000000011100001000000000000000
000010000000000111100110000011011010000010000000000000
000001001110000000000100000000110000001000000000000000
000000001111000101100110001101111101101111010000000000
000000001011100111000000000111101010000011110000000000

.logic_tile 16 22
000010101111010000000000010000001000001100110000000000
000000100000100101000011100011001110110011000000010010
001000000000100011000000001000000001000010000000000000
100000000000010000000000000001001111000000100000100000
010000000000000000000010000011011110000010000000000000
110000001001010000000100000000100000001000000000000000
000001001011100101000000001000000000000000000100000000
000010100000010111000000000011000000000010000000100000
000010100100001000000111001000011010010000000010000000
000111100000000101000000000101001001010010100000000001
000000000101000111000000001001000001000001010000000100
000001000000100000100010010111001010000001100000000000
000000000000000111100000000011011110000010000000000000
000000001000000000000000000000110000001000000000000000
110000000000011000000000010000011101010010000000000000
100000001110000101000011010000011111000000000000000000

.logic_tile 17 22
000000000000000000000011001011000000000011000000000000
000000000000000001010000000101100000000000000000000000
001000000000111000000011101111111101110000010000000000
100000101000100111000011101111101010010000000000000000
110000000000100000000110001101011000101111010000000000
000100000001010000000011100001111111000011110000000000
000010000000010111000000010000011000000100000110000000
000010000010001111000011000000010000000000000000000000
000000001010000000000011000111011011000001110000000010
000000000000000000000000000001011101000000100000000101
000001001010001000000110000111101111110000010000000100
000000001010001001000011001001101010010000000000000000
000000001000000001100111010011011100000010000000000000
000001000000000001100110000000110000001000000000000000
000000000001000000000110100101000001000001000000000001
000000001010100011000111111111101110000010100000000000

.logic_tile 18 22
000000000000001000000111110111101110001000000000000000
000000000000001011000010011011110000001110000010000000
001000100000001000000000000000011011010010000000000000
100000001100001011000011010000011010000000000010000000
010000000000100000000111010011100000000000000100000000
110000000001000111000011010000100000000001000000000000
000001001000100000000110100111001000000010000001000000
000010000111000011000000001111010000001011000000000000
000000000000000011100010000000011100000100000100000000
000000000001000000000110100000000000000000000000000000
000000100001010001000010000001011110001001100010100000
000001100010000000000111000111011100010110110000000001
000000000001000111100000011101001011000001110010000010
000000000000000001000010000001011101000000100000000100
000000100010000000000110000000011000010100000001000000
000011001010100000000010001011011001000100000000000000

.ramt_tile 19 22
000010000000001000000111000001111100001000
000000000000000011000000000000100000000000
001000000000100000000111000011101110000001
100010100001000000000100000000100000000000
110000000000000111000010000001011100000010
010010100000000000000000000000100000000000
000000000001010000000000010111101110100000
000000000110000000000011101011100000000000
000001000000000000000011100111011100000010
000010000001000001000111101101100000000000
000000100000000011100010011001001110001000
000000000000100000100111010111000000000000
000000001110000111000000010101111100000000
000000000000000000000011110011100000000000
111001000110100011100010001101001110000000
110000100101000001000100001011000000000000

.logic_tile 20 22
000010001010000011100011010101000001000001000010000000
000001000000000000000111101101101100000010100000000000
001000100000000001100011111111111010010000000000000000
100001000000000000000111111111001100010010100010000001
010000000000100101000110010000011010000100000100000000
010000000001000000000011000000010000000000000000000000
000010100001011011100000010001101101101111100000000000
000001000000101011000011010001111010011110000000000000
000100000010001111000111000011101100010000100000000000
000100100000001111000010010000011100101000000010000000
000000100001000001000000001011001110100111110000000000
000001001011000001000000000111101000100001110000000000
000000001110000001000111100001101010000001000000000100
000000001110000000000100000101010000001001000000000000
000000101010011111000011100111011111000010000010000000
000000100000100111100110011001111001000000000000000000

.logic_tile 21 22
000100000000000000000111010001100000000010100000000000
000000000000000011000010100111001000000010010000000100
001001001100000111000111001101111110110000010000000000
100000000001000000100010101001111011010000000000000000
000000001110001111100000010111101000000000000000000000
000000001110001111000011000000110000001000000000000000
000000001011010011000010001011101100111001100010000000
000010100000000000000000000011111111111001010001000000
000000000000001001100000011101011100001101000000000001
000000000000001111000010000111011100000100000000000000
000011000000010001000011110101111000000010000001000000
000010101000000000000110000111011100010111100000000010
000000000001011001000000010000000000000000100100000000
000000000000000111100011100000001010000000000000000000
110001000001000001100111000000001000000100000100000000
000010000001110000100111110000010000000000000000000100

.logic_tile 22 22
000000000010011101010000011000001110000100000000000000
000000000010100111100010000001001111000110100000000010
001010000110001101000011101000011110000010100000000000
100000000010000001100000000111001100000110000000000000
110000001110001001100010001011111000101001010000000000
000000000000001011000110111101011000000110100000000000
000100101010000000000111100011000000000010100000000000
000000001100000000010100000001001110000001000000000010
000000000000001001100000010111000000000000100000000000
000000000000000011100010011011101010000001110000000000
000010001100000011100000000000011110000110000100000000
000000000000000000100000000101011011010100000001000000
000000001110100101100010010001111100001001010000000000
000000000001000111100010111001101011000010000000000010
000110000001100001000110101111101110001010000100000000
000000001011111001000100000001100000001001000001100000

.logic_tile 23 22
000000000000000000000011101111001100000110000000000100
000000000000000000000110100111000000000101000000000000
001000000000000000000000001101111101000000110000000000
100000000000001001000000000111101111010000110000100000
010000000000000111000111000000001000000100000100000000
110000100000000000000000000000010000000000000000000001
000000100100010000000010010000001000000100000100000100
000001000000100011000111110000010000000000000000100000
000000000000001001000000000000011010000100000100000000
000000000000000101000000000000010000000000000000000001
000000000001000101100000000000011000000100000100000000
000000000000100001000000000000000000000000000000000001
000000000000010000000000011111101110111100000000000000
000000000000000101000011101101011100001000000000000000
000010000000000011100000011101000001000010000010000000
000000000010001111100010000101001100000011100000000000

.logic_tile 24 22
000000000000000000000000010101100001000010000010100000
000000001100001001000010000000101101000000010001100100
001000000000000000000011010000000000000000000100000000
100000000000000000000010001011000000000010000000000000
110000000001001001100000001111111100011100100000000001
010000000000100111000000001001011100011100010000000100
000000000001010000000000010101000001000010100000000000
000000000000000000000011010101001001000010010001000000
000010000000000001000010110000000000000000100100000000
000001000000011001000111000000001110000000000001000000
000000100000000000000111000000001000000100000100000000
000001000100000000000111100000010000000000000000000000
000000000000000111000000000011011110000100000000000000
000000000000000000100000000001010000001100000000000010
000001000000010000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000100000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000010000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000001000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000001001001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000101000000000101000000000010000000100110
000001000000000000000000010000011000000100000100000100
000010100000000000000011100000000000000000000000000100
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100001010000000000000001000000000000000100000000
000000000000100000000000000000000000000001000000100000

.logic_tile 2 23
000000100000000000000000000000011010000100000100000000
000010000000000101000000000000000000000000000001100000
001000000001011000000010100000000000000000000100000000
100000000000000011000000001101000000000010000011000000
110001000000000101000000001000000000000000000100000000
010000000000000000000010100001000000000010000010000101
000000000000000000000000000011100000000000000100000000
000000000000000101000000000000000000000001000010000000
000000000001000000000000010001100000000000000100000000
000000000000100000000011110000100000000001000010000000
000000000001001000000110100001000000000000000100000000
000000000000100101000000000000000000000001000010100000
000011000000000000000000000011100000000000000100000100
000010100000100000000000000000100000000001000000000100
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000000000000001000000000001

.logic_tile 3 23
000010001110001011100000000001000000000000000100000000
000000000000001101100000000000000000000001000000000000
001000000000000000000000000011001110000110100000000000
100000000110000000000000000000101110001000000000100000
010000001100101000000000000101000000000010000000000000
100000000000001011000000000111001000000011100001000000
000000000000000000000010010000011110000100000100100000
000000000000000000000011110000010000000000000000100001
000000000000000000000010011000000000000000000100000000
000000000000000000000010111111000000000010000000000000
000010001110000000000000010111111101000110000010000000
000001000000000000000011000000011011000001010000000000
000000000010101001000000000011000000000000000100000000
000000000000001011000000000000100000000001000000000000
000000000010000001000011100000011010000100000100000000
000000000110000000000100000000010000000000000000000000

.logic_tile 4 23
000000000000001000000110111000000000000010000000000001
000000000000000011010111101011000000000000000000000000
001000000000000000000111110000000000000000100100000000
100000000000000000000111010000001010000000000000000001
010000000000001000000000000000000000000000100100000100
010000000001000101000000000000001111000000000010100100
000100000000000000000111010000000001000000100100000001
000010100000001101000110100000001011000000000000000000
000000000000000001000000001001111010001101000001000000
000000000000000000000000001001100000001000000000000000
000000000000000000000000010000011010000010100000000000
000000000000000000000011000011011001000110000000100000
000000001110000000000111100000000000000000000100000001
000010100001000000000110000001000000000010000000000010
000000000001010000000000000000000000000010000000000000
000010100110000000000000000000001111000000000000000001

.logic_tile 5 23
000000100000000000000010100000011011000100000000000000
000000000000000000010110110111001100010100100000000000
001010100001000101000000000001011100010000000000000001
100000000000000111100011010000101100100001010000000000
010001001100100000000111110000011101010110000000000000
110010100000010000000111100000001100000000000000000000
000010000000000101100000000111100000000000000100000000
000000000001011101100000000000000000000001000000000000
000000000000100001000010001001101100001000000000000000
000000000001000000100010000011010000001101000000000000
000000000010000011100000000011011010010000000100000000
000000000000001001100000000000101011101001000000000100
000000000001001111100000001000001001000100000000000000
000000000000001011100000001001011100010100100000000000
000000000001000001000000000011111000010000100000000000
000000000000100000100000000000001110101000000000000000

.ramb_tile 6 23
000001000000011011100000000000011010000000
000010010000101011100000000000000000000000
001000000001010000000000000000011000000000
100000000000000111000000000000000000000000
110001000100010000000000000000011010000000
110010000001010000000000000011000000000000
000000000000000011100000000000011000000000
000000000000000111100000000001000000000000
000001000000001000000000001000011010000000
000010000000001011000000000101000000000000
000000001000000111100000001000011000000000
000001000000100000100000001111000000000000
000000001110000000000111000000011010000000
000000000000000000000100000001000000000000
010000000000000000000000011000011000000000
010000001001000000000011000011000000000000

.logic_tile 7 23
000010000000000000000010110111100001000010010101000000
000010000110000000000110001011001110000010100000000001
001000000000000000000111101011111010010111100000000000
100000000000000000000110101001111110000111010000000000
000000000000000111100011101011100001000010010100000000
000000000111000000100010011111101110000010100000000000
000100000000000000000111101000011110010010100110000000
000100000000000000000000000011001011010000000000000100
000000001010000111100011101000001111000110000100000000
000000001110000000100111110111011001010100000000000000
000010000000000111000110010101001010001101000000000000
000000100110010001100011000011010000000100000000000000
000010001000000000000000010011001000000010000000000000
000010101110010101000010101001110000001011000000000010
000000000000001111100111111001011100000110000000000000
000000000000001111000011111111100000001010000000000000

.logic_tile 8 23
000000000000000101100000010011011111000110100000000000
000000000000000000000010101001001101001111110000100000
001001001100001000000010100000000000000000000100000000
100010100001010101000111111101000000000010000000000000
110000001100000001100110011111011010001001000000000000
110000000000000000000010000101001101101011110000000000
000011100000001001000000000101011001010111100000000000
000011000000100001000011000011001110001011100000000000
000000000000000101000111010011101100000001000000000000
000000000000000000000111011101010000000110000000100000
000001001101011001000000011111111100100000000000000100
000000000000100101000010001101001111000000000000000011
000000000001011001000011101000000000000000000100000000
000000000001010111000010011001000000000010000000000000
110010100000000101100000001111000000000000100001000001
000001000000000101000000001001001000000000110000000000

.logic_tile 9 23
000000000000000111100000000101011001010111100000000000
000000000000000111100010111001001000000111010000000000
001000000000100101000011010000000000000000000101000000
100000000001000111100011110001000000000010000000100000
010000001000001000000000011000001011000000000000000000
100000000000001001000011110111011010000100000000000000
000000000000000111000111101001011111011100000000000000
000001000000000001000100000011011111001000000010000000
000000000000001000000000000001111010000010000000000000
000000000001000001000010000000100000000000000000000000
000011000011000111000000000101111010000010000000000000
000010000000100111000000000000010000000000000000000000
000100000000000000000000011000000000000000000010000000
000100000000000000000011000011001101000000100000000000
000000100010010101100010010001101100000000000000000010
000001101110100000010011000000101111100000000000000010

.logic_tile 10 23
000000001110000001100010100001001100010000000010000000
000000100000001111000011110000111000000000000001100100
001010000000101111000000000111101011010010100000000000
100000000001000111000011110000001000000001000000000000
110101000000000011000011100011101111111100010010000001
000110100000000000000000001111111000111100000000000001
000100000000010011100000000101111001001001010000000010
000000000000100001000010000111011101000000000000000000
000001000000001011100110100001011010000010000000000000
000010000000001101000100000000011011101001000000000000
000000001111011111000111111011101110000001000010100000
000000001101101101100011110101001100000000000000000000
000001000001011111000011010000000001000000100100000000
000010000000100011000011000000001101000000000000100000
000010100000001011000000001011001001101111000000000001
000000001110000001000000000011011110000111000010000000

.logic_tile 11 23
001001000000000101000110010001001001000010000100000001
000010000000000000100010110000011100100001010000000000
001010100001011000000111000101100001000000000000000000
100000001010010001000111100000001100000000010010000000
110011101000000001000000001000000000000000000001000000
000010000000000000000000000101001110000000100000000000
000000000000000001000111110001111010000100000000000000
000000001010000000000111111111110000001101000000000000
000000001000100011100010000001101111000110000000000000
000010100000010000000000000000111101000001000000000000
000010000000001101100000010000000000000000100110000000
000010000000000011100010000000001100000000000000000000
000000000000000011000000000101111000000000010000000000
000000000000100000000011101001111010000001110000000000
000010000001000000000000000000011000000010100100100000
000001000000100000000000001011001000010000100000100010

.logic_tile 12 23
000000001110000011100110111101101010000001100000000000
000000000000000000000111110101101010111101100000000000
001000001101010011100000000011100000000001100000000000
100000100010001001000011110001101001000001010001000000
010000000000101001000111000101101101000001010000000000
110000000001001011000000001011011001000011010000000000
000000000000100111100111110001100000000000000110000100
000000000111000101100111000000000000000001000000000000
000000000000000000000010011101101010011000000000000000
000000000000000000000010110111101001011011110000000000
000001101001000000000000010000001111010000000001000000
000010001010100000000010100000001000000000000000000000
000000000000000101100000000111100000000000000100000000
000000000000000000100000000000100000000001000000000010
110000100110000101100000010101101111001101100000000000
100011000100000000100011000101101011011000110000000000

.logic_tile 13 23
000000000000001011100011110000000001000000100100000000
000000000000001111000010110000001001000000000000000000
001000001000001011100111100000000000000000000000000000
100000001100000111000010100001001101000000100010000000
010000001100000000000111100001100000000001000010000000
110000000000010000000000000001000000000000000000000000
000000000000000000000010010011101101111001010000000000
000000000110000000000011111111011110111111100000000000
000000000110100101100011000111011111101101010001000000
000000000000001111100010000111111011111101110000000000
000010100000001000000000000011001110010111100000000010
000001000000000111000000000111011001000111010000000000
000000001010101011100010000101100001000011100000000000
000000100000010001000010001001101000000010000000000000
000100000001000000000000011000011000010000000000000000
000000000011011001000011101001001100010110000001000000

.logic_tile 14 23
000000000000000111100110100001111101000110000000000000
000000000000000000000011000000111101000001010000000000
001000000001001111000011110001111010110110100000000100
100100001011100011100010000101101000010110000001000000
110010100000000111100011101101001100111001110000000000
010001000000000011100011101101101001111101010000000000
000000100111000111000111000000000001000000000100000000
000001001110100001000000001001001010000010000010000000
000000000000101001000010001111111100010111100010000000
000000000001010001000010001111101011000111010000000000
000000001001110001000111010111000000000000000100000000
000000000000100000100010101111000000000010000010000000
000010000000000001000000010011001100001011000000000000
000000000000000000000010000011100000000010000000000000
000000000000000000000010001001101011001101010010000000
000000000000001111000010000001001110010011010000000000

.logic_tile 15 23
000000000000000000000000000011000000000000001000000000
000010100001000000000011110000001100000000000000000000
001000000000010001100000000111101000001100111110000000
100000000000001011000000000000101011110011000000000000
110000000000100011000110010111101000001100111100000000
100000100001011101000010000000001011110011000000000000
000000000000001000000110000011001001001100111100000000
000000001010000001000000000000101010110011000000000000
000010100000000001100000000001101000001100111100000000
000000100110000111000011110000001010110011000000000000
000100100000000000000000000001001001001100111100100000
000001000110000000000000000000101111110011000000000000
000000100000000000000000010111001001001100111100000000
000000000000000000000010100000101011110011000000000000
010000000010001000000110110001101000001100111100000000
100010100000001111000010000000001010110011000000000000

.logic_tile 16 23
000001000000000000000110101111011101101110000000100001
000110100000010000000000000011101110001111000000000000
001010000000001011100011101000000000000000000100000000
100001000001010101000000001111000000000010000000100100
110010001110011111100111100001100001000000000000000000
110000000000101111000100000000001010000000010000000000
000000001000000111000000000101011001010010100010000000
000010100100101101000000000000101110000001000000000000
000000000000000000000000000001011110000110000010000000
000100000000000000000000000111100000001010000000000000
000010100010011111100000011101000000000010010000000000
000000001110001101100011000101001010000010100000000000
000000001000000011100111101001101110001001000000000100
000000000000000001100111111111100000000101000000000000
000000000000100001100011110000011101010000000000000000
000000000100010101000010100000011000000000000000000000

.logic_tile 17 23
000100000110100101000110100000011001000010000100000000
000000000001000001000100001101011100010110000001000000
001000100100010111100111101011011000111100110000000000
100011100000000111000010110001011100101100010001000000
000010100000001101100111101101111110000011000000000001
000001000000000001100000001111110000000010000000000000
000000000001000111000010100011011010111000100000000000
000000100000101111000111001001111000111110100000000000
000000001010100011100110000101000001000010100000000000
000000000000011111000011101111001000000010010000000000
000011100001011101100000001000011111000000100000000000
000011101000100001000000000011011010000110100000000000
000000000110000000000011100000001101010100100000000000
000100000000001001000100000101011010000100000000000000
000010000001010000000011110001000000000010000000000000
000000000000100000000110100111000000000011000000100000

.logic_tile 18 23
000000000000000101100110000001011010000100000000000000
000000100000000000000000000011001010101000010000000000
001010100100010011000000000000000000000000000100000000
100000000100010101000000000001000000000010000000000000
110010100000001011000000000000001011000010100000000000
110000000000000001100000000011001101000010000000000000
000000000000111001000110000101100001000010100000000000
000000000100110001100100000011101000000010010000000000
000000000000001001100010001011001100001001000000000000
000000100001001011000000001111010000001010000000000000
000000000000000000000110110001101111010010100000000000
000000000000000000000011010000001000000001000000000000
000000001100000011100011100011011101000010100000000000
000000000000000000100000000101111000001001000000000000
000010000000000000000010100000011010010100100000000000
000011001110000000000000000001001001000000100000000000

.ramb_tile 19 23
000000000001000011100011110101011110000000
000000010000100000000011110000100000100000
001000001000001000000000000101011100000000
100100000000001011000000000000100000100000
010010100000101111100010010111011110000000
010001001111011011000111010000100000000000
000000101000000001000111000101101100000000
000000000000000000000010000101010000010000
000000001010001000000000010111011110000001
000000000000001011000011010111000000000000
000010000100001000000000001101001100000100
000001000110000011000000001101010000000000
000001001100100111000000010001011110000000
000000000000010001000011000011100000000000
010001000000001000000000000101101100000000
010000100010000011000000000001110000000000

.logic_tile 20 23
000001000001010101000010010001011000010100000001000000
000000100000000000000111100101111111110000000000000000
001000001000000001000110000101111100001101000000000000
100000001110000000100000000101110000001000000000000000
010000000001001111000111011101111011000010100000000000
110000001000101111100111010111011010000001000000000000
000000000001000001000010111000011011000110100000000000
000000000000000101000111101111011100000000100000000000
000000000110001000000000001001000000000011100000000000
000010100110011101000010011111001101000010000001000010
000001001100100011100010000000000001000000100100000011
000010100000000111000010110000001101000000000000000000
000000000000000000000111000101001111001101100010000000
000000001110000000000111110011111100110110000000000000
110110000000000001000111111001001110100001010000000000
100010000000000000100010010001111001010110100000000000

.logic_tile 21 23
000000000000001111000010100111101001001000000000000000
000000001100001011110000000101011010001110000000000000
001011100000000011100011000001011110010110000000000000
100011001000101111100100000000001111100000000000000000
110000001010000101100110101001111010100011110010000001
110000000000001011000000000011111110000011100000000000
000001000110000001000111011000001100000010000010000000
000010000000000000100011111011011101010110000000000000
000000001000001001100010000111011101001010000100000000
000000000000001101000011100001001011000110000000000000
000000000000001111100011101001101100101111000000000001
000000001000000011100100001001001100001011000000000000
000000001000000111000010000101011000000000000100000000
000000000000000111100111100000000000000001000001000000
000100000000100111100000000000001010010100100000000000
000000000000010001000000001001011000000100000000000000

.logic_tile 22 23
000000000001001000000011111111001100000110100000000000
000000000000100111000111110011001011001111110010000000
001000100001010001000110101111101111000000100000000000
100001000000010000100011111111101101101000010000000000
010001000001011000000010000111111001010100000000000000
010000001010000101000000000000011010001001000000000000
000000000001010001000000010000011000000100000100000000
000000001010110000000011110000010000000000000000000000
000000000000000101000000001000000000000000000100000100
000000100000000000100000000111000000000010000000000000
000000000101010111100110010011100000000010000000000000
000100000000001101000011001001101010000011000000000000
000000000000001101100000000000011010000100000100000000
000000001101001011100000000000010000000000000000000000
000000000000000001000111101001000001000001110000000000
000000001000001001000110000001001100000000010000000000

.logic_tile 23 23
000001000000000101000000000111111011010111110000000000
000000100000001101100010010011001100001011110000000000
001000000100000111100110000011001111000110000000000000
100100000100000111000000000000101001000001010000000000
000000000001001001100111111011011100011100000000000000
000000000010100001000010000101101001011101010000000000
000001000011010001100011100011101000011001110000000010
000010000000001101000000001111111101000110100000000000
000010100001110000000111011101101110111001010110000000
000000000001111101000111100011001000110000000000000000
000010100000001111100000001111111000000000010000000000
000010000000001101000010110001101010010000100000000010
000000000000000001000000000001011111010111100000000000
000000000001001011100010011101011011001011100000000000
000010100000000111100110000101011110010010100100000000
000000000000001101100010000000001011100000000000000000

.logic_tile 24 23
000010100000000000000000000000000001000000100100000000
000001000000000000000010010000001010000000000001000000
001000000100000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010011100000000000000000000000000000000000000000000000
000000000101000111100000000000000000000000000000000000
000000000110100000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000011000000100000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001111000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001001100100000000000000000000000000000000000000000
010000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000010100000000000000000001101011010001101000000000000
000000000000000000000010010101010000000100000000000000
001000000000001101000111110000011010010000000000000000
100000000000001111100011111101001110010110000000000000
010000000000100000000011110001100000000000000100000000
010000000001000001000011110000100000000001000000100000
000000000000000001000000000000000001000000100100000000
000000000000001101100010110000001101000000000000000000
000000000101001000000000000000000000000000100100000000
000000000010001111000000000000001100000000000010000000
000000000000000000000110100001100001000000010000000000
000000000000000000000000000111001000000001110000000000
000000000010000000000000000000000000000000000100000000
000000000000001111000000001101000000000010000000000000
110000000000000000000000001001100000000001010000000000
000000001110000000000000000101101110000001100000000000

.logic_tile 3 24
000000000001001000000110110000000001000010000000000000
000000001000010111000011100000001011000000000010000000
001010000000001011100010011000000000000000000100000000
110001000000001101100110101001000000000010000000000000
110000000100000000000000011101001111010111100010000000
110000000000001001010011100001101001000111010000000000
000000000001011000000010000000000000000000100100000000
000010100001011101000010010000001100000000000000000000
000000000001000001000000000011100000000000000110000000
000000000000000000100000000000000000000001000000000000
000000000001010001000000010001001111010111100000000000
000000000000000001000010001001101010000111010000000000
000100000000001101100111101101000000000001000000000000
000000000000001101100100000111001000000010100010000000
000000000001010001100000001011111101010001100000000000
000000000000000000000000000001011011110010110010000010

.logic_tile 4 24
000000001111001111100011100101000000000000001000000000
000000000000000101100100000000101000000000000000001000
000001000001010000000011100101101000001100111000000000
000000100000000000000000000000001100110011000000000000
000001100001000111000000010001001000001100111000000000
000001000000000111000011100000101101110011000000000000
000000000000010111000010000101001001001100111000000000
000000000000100001000100000000001010110011000000000000
000000000000000111100000010001101000001100111000000000
000000000000000000100011010000101111110011000000000000
000000000000011000000011100101101000001100111000000000
000010000000001101000100000000101010110011000001000000
000000000000000000000011000011101001001100111000000000
000000000000000000000000000000101100110011000001000000
000000000000000101100000000111101000001100111000000000
000000000000000000100000000000001000110011000001000000

.logic_tile 5 24
000000001010100001000000000000000001000000001000000000
000000000001010000010010100000001111000000000000001000
001000000000000000000000000000000001000000001000000000
100000000001010000000000000000001010000000000000000000
010000001111000000000000010101001000001100111100000000
010000100000000000000010000000100000110011000000000000
000000000000000001100000000111001000001100111100000000
000000001010001101000000000000100000110011000000000000
000010100000100001000000000111101000001100111100000000
000001000000010000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000001001000001100110000000100
000000000000100000000000000000000000110011000000000000
110000000110001011100110000111100000001100110110000000
110000000000000001000000000011100000110011000000000000

.ramt_tile 6 24
000000001000000111100000000000011010000000
000000000000000000100010010000000000000000
001000000000000001100111110001111010000000
100000000011000000100011100000110000001000
010000000000000000000111011011111000100000
010000000000000000000111010011110000000000
000000000001011111100111100101011010100000
000000000000100111100000000111110000010000
000000000000000001100000001001011000000000
000000001000000000100000001011010000010000
000000000000011000000011110111111010001000
000000000000101001000010010011010000000000
000000001001011000000011101101011000001000
000000100000101001000000001111110000000000
010010100000000111000110001111011010000000
110001000000000000000100000001110000000100

.logic_tile 7 24
000000000000101111000000010011100000000000000100000000
000000000001010001100010000000100000000001000000000000
001010000001010111100000000000001000000010100010000000
100001000000101101000000000111011111000110000000000000
110000100001100101100000010001000000000000000100000000
010000001000010000100010010000000000000001000000000000
000100000000000000000000010101000000000000000100000000
000000000001010000000011010000000000000001000000000000
000010000110000000000010100111001100000111000000000100
000001000000000000000010000001010000000001000000000000
000010101100000000000010000000000000000000000100000000
000001000001000000000100001101000000000010000000100000
000000000001010000000000010000011110000100000100000000
000000000000100011000011100000010000000000000001000000
000001001000000000000010011111111001001001100010000000
000000101100000000000011010001101011010110110000000010

.logic_tile 8 24
000100000100000000000110010001011101000000000000000000
000100000000000000000010010000111011100000000001000000
001000000000000000000010001101101001001000000000000000
100000000000001111000100001001111101000000000000000000
110000000000100000000000000111000000000010000110100100
110000000001010000000000000000100000000000000000000001
000000000000101001100111100101111001000000000000000000
000000000010011001100000000000001100100000000000000000
000001000000100000000111000101111000001000000000000001
000010000001010000000100001001010000000000000000000001
000000000000000111000011100000001110000000000010000100
000000001100000000000000001011000000000100000011100000
000010000000100001100110111101100000000011100000000001
000010100001010000000110000001001001000011110000000000
110000001011000000000000001101100000000000000000000000
000000001011110000000000001011101001000000010000000000

.logic_tile 9 24
000000001100000000000000000111011011000000000000100110
000000000000001001000000000000111111100000000011000001
001011000000010001100000010111100001000000000010000000
100011000110100101100010111111101011000000010001000110
110000000000000000000000001000000000000000000100000000
110000000000000000000000001101000000000010000000000000
000000000000000101000010011011011110000000000000000000
000000001110001001000010000101001101100000000001100001
000000001000001000000111100101101101000000000010100111
000000000000000101000100000011011110010000000000000000
000000000000010001100111011001111011100000000000000000
000000000000100000000010100001001101000000000000000000
000000100000000000000111001000011001000000000000000000
000000000010000000000010001011001010010000000000000000
110000001010000101100010000001011001010100000000000000
000000000000000000000100000000011100001000000000000000

.logic_tile 10 24
000001001000000111000111001000001101000000000000000000
000000100000000000000100000011001000010000000000000000
000001000001001001100000000000000000000000000000000000
000010001010001011000011111001001110000000100000000001
000001000000000000000011101011011110001000000000000000
000000100000000000000000001001000000000000000000000000
000010100000000101000000000011001010010101010010000000
000000000000000000000000001001011000011010010000000000
000000000000001001000000010000011001000000000001000000
000000000000101111100010001011001000010000000000000000
000000000000011001000000001111011110001000000000000000
000100100000101001100000000011100000000000000000000000
000000001000100000000110101000001100000000000010000000
000000000001010001000100001001000000000010000000000000
000000000001111001100000011111111010001000000000000000
000000000101011001100010001111000000000000000001000000

.logic_tile 11 24
000000000000100000000000011111111100010101010000000000
000000001010010000000011010011111110100101100000000000
001010001110000000000000000001001011011101000000000000
100000000000000000000000001101101010011111100000000000
110000000001000111100000010101001100000000000001000000
010000000100100111100010010000000000001000000000000000
000010101111001000000111100101101111011001100000000000
000000000000000111000110000111101101011010010000000000
000001100000000101100111111111011100010101010000000000
000010100001010000100111001111111110100101100000000000
000010100000001000000010000000000001000000100100000010
000001000000000011000110000000001110000000000000000000
000010100110101001000000011011101100010000010000000000
000000000000011111100010111011111110011111010000000000
110000000000011001000010011111101111011001100000000000
100000000000100111000010111101001101100101100000000000

.logic_tile 12 24
000001000000001000000000000011100001000000001000000000
000000000000000101000000000000101101000000000000000000
001000000000001000000010110001101000001100111100000000
100000000010010101000010100000100000110011000010000000
110000101110000000000110100101101000001100111100000000
110010100001010101000000000000000000110011000000000001
000001000001010000000000000000001000001100111100000001
000000100000100101000000000000001010110011000000000000
000100001010100000000000000001101000001100111100000100
000110100001000000000000000000100000110011000000000000
000000000001010000000111010001101000001100111110000000
000000001000000000000111110000000000110011000000000000
000001000000010000000111100000001000001100111100000000
000010000000000000000000000000001011110011000000000001
000010000000000000000000000001001000001100111100000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 24
000000000000100000000110000111100001000001110000000010
000100100011000011000000001101101001000000100000000000
000000000000010011100110010011101110010010100000000000
000000001001010000100010110000111110100000000000000000
000000000100000000010011101011101101100011110001100000
000000000000000111000000000111001010000011010000000000
000000001011101011100110101111001100001011000000000000
000000000000001101100000001001110000000010000000000000
000000100000000001100011111000001100000010100000000000
000000001100000011000111000011011011000110000000000100
000000000000000101000010010111111011110110100000000000
000000000001001111100011001001011000101001000000100000
000000000000001000000111000000011100010000000000000000
000000000000000101000100000000011100000000000010000000
000001000110000001000000001001000000000011100000000000
000010100000000000100011010101001010000001000000000000

.logic_tile 14 24
000010101110100011100000001000011111000010100000000000
000000000000000000100011110101011101000110000000000000
001000000000001000000000000111111100000000000000000000
100001000110001111000000000000000000001000000000000000
110010000000001000000010011011100001000010110100000000
000011000000000111000010010001101011000000010001100000
000000001001001111000111111101100000000001010110000000
000001000000100001100110110101101100000010010000100000
000000000001010001000000000000001011000100000000000000
000001000000100000000011111001001111010100100000000000
000010100000100111000010000111011010010110000000000000
000011000100011111000011100000001011000001000010000000
000000000000000111100000000001000001000000000000000000
000000000010000000000000000000001110000000010000000000
000000000001010111000011011101001101101110000000000001
000010000000100000100010100011111011001111000000000100

.logic_tile 15 24
000000000000000000000000000101101000001100111101000000
000000000001010000000000000000101110110011000000010000
001010000001011000000000000111101000001100111110000000
100001100110000001000000000000101011110011000000000000
110000000100100101100000010111001000001100111100000001
100000000000011101000010000000101111110011000000000000
000000000111000000000110010001101001001100111110000000
000010101010101011000010100000001100110011000000000000
000000000000000000000000000101101001001100111100000000
000100000001000000000000000000001110110011000000000000
000000100000001101100000000101001001001100111100000000
000001000000000111000000000000001111110011000000000000
000000001001000001100110010111001001001100111100000000
000000000001000101000010100000001011110011000000000000
010010000001010001100110110011101000001100111100000000
100000000110000000000010000000001010110011000001000000

.logic_tile 16 24
000000000000000000000111000101111001010010100000000000
000000000000000000000100000000101100000001000000000000
001000000000000101100111111000001100000110000001000000
100000000010000000000010010101011011010100000000000000
110000000001000111100000000001101110000000000000000000
000010100110000111100010010000100000001000000000000000
000000000000000001100111110001111110001010000100000000
000000001010001001100111000101100000001001000000100100
000000000000000000000000011000011111000110100000000000
000000100001010000000011101111001011000100000000000000
000000000000001000000111100000000000000000000000000000
000000000000000101000000001001001110000000100000000000
000000100000000000000000001000001110000000100000000000
000001000001010111000011110101011010000110100001000000
000010101011011111000110001000000000000000000000000000
000000001010000101000100001011001110000000100000000000

.logic_tile 17 24
000000000000110111000000001001001100101001010000000000
000010100001011111100000001101001010001001010000000000
001000000110000000000000001101101100010100000000000000
100001001100000000000000001101101100110000000000000000
000001000000001111100011110011101100100010110010000000
000010000000000101100011111101011000000011110000000010
000000000000010000000010001111100000000010110000000000
000000000000000000000011110111001010000000100000000000
000000001100001011100110000011101010000010000010100000
000000000000000001000010000000110000000000000001000100
000001000101110001000010010011011100000000000000000000
000000100000010000100010010000110000001000000000000000
000000000000010011100010000000000000000000100100000000
000010000000100000100100000000001111000000000000000000
110010101101001011100010001111101110000111000000000000
000000000000100011000011101111100000000001000000000000

.logic_tile 18 24
000000001101000001000000001001001110001010000100000000
000000000000000000000010101011000000000110000000100001
001010100000011101100010100101100001000010010100000000
100000101000100111000010111101101111000010100000000011
110000000000000111100000011001111101001001000000000000
000010100000000001100011100001011111001011000000000000
000010001110010000000110010011011101000000000010100000
000001000010100000000011010000001011001000000001100000
000001000000001000000011100101000001000010110110000000
000010000000001111000000000101001001000000010000000000
000101000000101000000011110000011001010110000110000010
000100001100001011000010011111011111010000000000000000
000000100001001111100000010101001010000010000100100000
000001000000101011100011000000101001101001000000100000
000000000001010000000110101111000000000001000000000000
000000000000000000000110001001001101000011100000000000

.ramt_tile 19 24
000000000000100111100000000011011000000000
000100000000010000000011100000010000010000
001010101000000000000011100011101010000010
100000000000000000000010010000000000000000
010000001010000111000000000111011000000001
010000100000000000000000000000110000000000
000000000000000011100000000011001010000000
000000000110000000000000000001100000010000
000011000000101111100010001011111000000001
000000000000010011000110011001010000000000
000100000010001111100010011011001010000000
000110101100001011100011010111000000001000
000000000000010000000000011011011000000000
000000000000100000000011010111110000000000
010000000000000001000000001011101010000000
110000001010001001000000001011100000000000

.logic_tile 20 24
000011000000000000000111100000001000000100000100000000
000001000001011111010110100000010000000000000000000000
001000000000000000000111101011101000000010000010000000
100000000000000000000011111011011101010111100001000000
110000000001001001000111000000000000000000000100000000
110010000000001011000000000001000000000010000000000000
000000000111000111100000010101011100001101000000000000
000000001010100000000010000111010000000100000000000000
001001000000000000000010101111001010000010000000000000
000010000000000000000000000101000000000111000000000000
000000000100000001000111111111001011011100000001000100
000000001010001111000010011101011100011101010000000000
001010000000001111000010000001111111010000100010000000
000001000111000001100000000000111001000000010000000000
000000000000010011100000010111100000000000000100000000
000000000000000000000010100000000000000001000000000000

.logic_tile 21 24
000000000000010001000000000001011000010100000000000000
000000000000000000000000000000001100001000000000000000
001000101000001001100111000111100001000000010000000000
100000000110001011000010110111101011000000000011000000
110000000000000001100000010000011000000100000100000000
010000000000000000000010000000010000000000000000000000
000010001110000000000011101000000000000000000100000000
000001000001000101000110000101000000000010000000000000
000000001010001001100110001101101110000000000000000000
000000000000000101000011101111100000000100000000000000
000000000001001000000000000101111000010111100000000000
000000100000000001000000000011101101000111010000000000
000000000000001000000000001000000000000000000100000000
000000000001010111000000001001000000000010000000000000
000010001010011000000010001011101010000110100001000000
000000000000001101000000000111001011001111110000000000

.logic_tile 22 24
000010101100000101000010110111100000000000000010000000
000001000000001101110011110111100000000001000000000000
001001000000011000000000000001111000000001000000000100
100010001000010101000010110101010000000110000000000000
010000000000001101100010000000000000000000000100000000
110000000000000101000100000001000000000010000000000011
000000000001000000000111001101011000000110100000000000
000000001010101101000010101101001111001111110000000000
000000000000000000000000000111100000000000000000000000
000000000000001001000000000000101110000000010000000000
000000000010000111000000011001001010000110100000000000
000000001010000000100010100011101001001111110000000000
000001000000000011100000011000011011000000000000000100
000000100000001001100011001011001000000110100000000000
000010100000000000000000010011011010000110000000000000
000010100100100000000011110111011000000001000000000000

.logic_tile 23 24
000000000000000000000110100111000000000000000100000000
000000000000000000000000000000100000000001000000000000
001011100100001101100000000000011100000100000100000000
100000000000000101000011100000000000000000000000000000
110000000100001000000010101011011110010000110000000010
110000000000000101000010101001101101100110110000000000
000000000000000001100110000111111011001000000000000100
000000000000001111000000001001101010010100000000000000
000000000000001000000110010000001010000100000100000000
000000000000000001000011100000010000000000000000000000
000000000000000000000011000011011001010110100000000000
000000000000000001000000000101001101011111110000000000
000010100000000000000111010101011001010100000000000000
000001001110000000000110000000001011001000000000000000
110000000000000000000011100000001010000100000100000000
000000001010000001000100000000010000000000000000000000

.logic_tile 24 24
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001010000010000000000000001111101100000100000100000000
100100000100000000000000001011010000000000000000000100
110000000000000000000000000011111100000000100100000000
110000000000000000000000000000011101000000000000000101
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000001000010000000000000000000000000000000
000101000000000011000000000000000000000000000000000000
000010100000010000000010000011100001000000000100000100
000001000000100000000000001011101100000010000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000001100000001000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000010000111100000000000000100000001
100000000000000000000100000000100000000001000000000000

.logic_tile 2 25
000000000000100101000110001001111010001001000110000001
000000000001000000000000001101110000000101000010000000
001000000000000000000010111011000000000001110110000000
100000000000000000000111011101101011000000010001000001
000001001100000000000111110111101100000100000000000000
000000100000000101000110000000101111101000010000000000
000000000000000101000010110111101111010000000000000000
000000000000000000000011010000011110100001010000000000
000000100000001001100000011000011101010100000100000100
000000000000000001000010101001011010010000100000000001
000000000000000000000110000001100000000000010110000110
000000000000000000000000001001101000000010110010000000
000001000000000000000111001101000000000000010110000001
000000100000000000000100001001001011000001110000000000
010000000000001001100000011011001110001001000000000000
100000001010000001000010000111010000001010000000000000

.logic_tile 3 25
000100000000001001100010100000011110000010000000000000
000100001000000101110000000000010000000000000000000000
001000000000000101000000000111111111010000100000000000
100000000000000000100000000000011000101000000000000000
110000000000000101000110010101011101010000000000000000
010000000000000000000110010000101010100001010000000000
000000000000000101000000000000000000000000100100100000
000000001100000000100000000000001001000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000001000011110000001010000000000000100000
000000000000000001000011100011000001000001010000000000
000000000000000000100100000001001100000010010000000000
000100000000101000000000000111011100010000000000000000
000100000001010101000000000000001000100001010000000000
000100000000000111000011101000001011010100000010000000
000000000000000000000111100011011101010000100000000000

.logic_tile 4 25
000001000110000000000010000111001000001100111000000000
000000000001000000000100000000101100110011000000010000
000000000000000000000000010011001001001100111000000000
000000000000000000000011110000101100110011000000000000
000000000110000000000011100101101001001100111000000000
000000001110000000000100000000101100110011000000000000
000000000000000111000000000111101000001100111000000000
000000000000000001000011010000101100110011000000000000
000000000001000101000000000111101000001100111000000000
000000000000101111100010110000001011110011000010000000
000000000000000101100110100001101001001100111000000000
000000000110001001100100000000101010110011000000000000
000001000010000001000000000001001000001100111000000001
000010101110000000100011000000101110110011000000000000
000000000000000000000110100101101001001100111000000000
000000000000001101000000000000001101110011000000100000

.logic_tile 5 25
000100100000000000000000001101011111000110100010000000
000101000000001101000000000111101100001111110000000000
001000001010000000000010100101000000000010000000000000
100000000000000000000000000000000000000000000000000100
110010000000000011100000011000011000000100000000000000
010001000000000000100011100101011000010110100000000000
000001000000001011100000000000001100000010000000000000
000010000000000001100000000000000000000000000000000100
000010001110100000000000010000011010000010000100000000
000010100000010011000010000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
010000000000000001000000000000000000000010000000000000
110000000000001001100000000000001111000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101000000000010000000000000000000000
000001100000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000001000010111000000011010000100000100000000
000000000010001001010011010000010000000000000000000000
001001001110001000000000010000001000000100000100000000
100000000000001111000011010000010000000000000001000000
010001000000000111000010011000011110010000100000000001
110010000000000000000010111101011100000000100000000000
000000000100000000000110010000011110000010000000000000
000000000000000001000111110000010000000000000001000000
000001000000001111100000011000011101010100000001000000
000010100000001111000010001001011011000100000000000000
000000000000000000000110000101011110000100000000000000
000000000000000000000010000000001100101000010001000000
000000000000000000000000000101101001010100110000000100
000000000000100000000000001011011101011000110000000000
000000000011010111100011000001011001000110100000000000
000000000000001111100111111101001110001111110000000000

.logic_tile 8 25
000000001000000111000000001011100000000011010000000100
000000000000000111010000000101101000000011000000000000
001000100000000001100000001000011010000000000000000000
100001000000000101000010110001011011010000000010000000
000001001000000000000000011001001101010111100000000000
000010000001010000000010001011011000000111010000000000
000000000000000111100110000011001101010110000100000000
000000000100000001100110100000011111100000000000000100
000000100110000000000011111111011101101000000010000010
000011101100000111000111001001001101111000000001100100
000000100000000101000010001111111001001011100000000000
000001000000000000000010011101011110010111100000000000
000000001010001001000000000000011011000010000001000000
000000000000000101000000000000001111000000000010000000
000000000000001001000110010111000000000000000100000000
000001000000000011100011000000000000000001000000000000

.logic_tile 9 25
000000000000000111100010000001000000000000000001000000
000000000000000000000010010000001111000000010000000000
001000000000001011100000000111011101011110100000100000
100000000100100001000000000001111110101110000000000000
010010100000000101000000000111011101001001000001000000
010011100000001111100000000011011010101011110001000000
000100000010000111100000010001101100000000000100000010
000000000000000000000010000000010000000001000000000000
000000001010101000000011001101011100101001110000000000
000000000001001101000111010011001110111110110000000000
000000000001010001000011110000001011000100000100000000
000000000000101001000110010000001000000000000000000001
000000001110100101100111001001011101101001110000000000
000010000000010001100100000011101110111110110000000000
000000000000001101100000001000000000000000000100000000
000000000100001001100000001101001101000010000001000000

.logic_tile 10 25
000000000110100001100010100000011011010000000000000000
000000000001010000000011110000011001000000000010000000
001010100000000000010000010000000000001100110100000000
100000000000000000000011011001001111110011000000000000
010000001100001101000010001101001100001110000000000000
010000000001001111000010010011110000001000000000000000
000000000000000000000000011000011111010010100000000000
000010100000000000000011101111011100000010000000000000
000001000000001000000110010000000001001100110000000100
000000100000001011000010000101001111110011000000000000
000010100000001111000111011000001110000000000000000000
000100000010001101000111101011011110000110100011000000
000000000000001000000010111000000000000000000001000000
000001000000101001000010111011001011000000100000000000
000000000001010000010111000011001100100011110000000001
000000000000000000000011110001011010000011100000000000

.logic_tile 11 25
000000001000000111100110001001011110110110100000000000
000001000001010111100010010111111110010110000000000010
001000000000000000000000000001011010000101000000000000
100000000000000000000000001011101000110101110000000000
010000000000000101000011100001001111011101000000000000
110000000000000000000000001001011011100010110000000000
000000000001010001000011111000011100000010000000000000
000000000000100000000010001101011100010110000000000000
000000000000000001000011000000000000000000000110000000
000001000000000000000100000101000000000010000000000000
000000100000000011100000011001001000010101010000000000
000001000001000000100011000011011000011010010000000000
000010000000000011100011110011001110010010100000000000
000000000000001001100011010000101111000001000000000000
000000000000110111000011110001011111010001110000000000
000000000100110011100110100001111110011101000000000000

.logic_tile 12 25
000000000000000000000000000111101000001100111110000000
000001000000100000000000000000100000110011000000010000
001000100001010000000000000000001000001100111100000000
100010000000000000000000000000001111110011000000000000
110100000000100101100000010000001001001100111110000000
010100000000010000010010100000001010110011000000000000
000100000000000101100110100000001000001100111100000000
000000001000100000000000000000001011110011000010000000
000000000000000000000000000011101000001100111100000000
000000000000000000000011110000100000110011000000000001
000000000000000101100110000000001001001100111100000000
000000000100000000000100000000001100110011000000000000
000000001110000000000000010000001000001100111100000000
000010101101010000000010100000001010110011000000000000
000010100000000000000000010101101000001100111100000000
000001000000000000000010100000100000110011000010000000

.logic_tile 13 25
000001000000000000000000011011011100001010000100000100
000000101000001101000011110001010000001001000000000001
001000000000000000000110000001000001000010010100000100
100000000000001101000000000011001010000010100000000010
110001001111011101110111001011001110010000010000000000
000010000000100011000111101111101110011111010000000000
000010000000000111100111110000011011010010100000000000
000000000000010111100111110111001111000010000000000000
000000001000100101100111100101011000100010110010000000
000010101011011001000100000011011010000011110000000000
000000000001010011100011101111001010001101100000000000
000000001110000000000100000011011101100100110000000000
000000000000101111100110000011011011010001110000000000
000000000000011111100000000111111011011101000000000000
000010000001010000000111000111001000000010000000000000
000000000000000000000110010000111011100001010000000000

.logic_tile 14 25
000001000000000111000000010000011110010010100100100100
000000000000001101100011011111001000010000000000000000
001000000000000111100000000101011001000110110000000000
100000000110000000100011111111111111000000110000000100
110001000000101111100111100000011101010000000000000000
000010000000001111000010000000011110000000000000000000
000000000000001000000011100011100000000010000000000000
000000001000001111000010010011001000000011000000000000
000000100000000001000000010000001010000010000110000000
000011101110000000100010110001011010010110000010000000
000000000110000000000111100111001100000000000011100000
000000000000000011000000000000010000001000000000000000
000000001100000111100110010001101011111100000010000000
000000000000000000100011001001001011011100000000000000
001011100001100001000010001101111111011110000000000000
000000000000011001000110001101111010000101000000000100

.logic_tile 15 25
000000000000100001100000010001001001001100111100000000
000000000000000000000010100000001111110011000000010000
001010000000000001100011010011101000001100111100000000
100000001010000000000010000000001011110011000000000000
110111000110100000000110010011001000001100111100000000
100110000001001101000010000000001011110011000000000000
000100001100000000000111000101101001001100111100000000
000000000000000000000100000000101110110011000000000100
000001001110100101100000000001101000001100111100000000
000010000000010000000010110000001001110011000000000100
000000000010001000000110000001101001001100111110000000
000010100001010101000000000000101001110011000000000000
000000000000000000000000000011101001001100111100000000
000000100000000000000000000000101110110011000000000010
010000000000111101000010100011001000001100111100000010
100000000110000001100100000000101010110011000000000000

.logic_tile 16 25
000000001010001000000011000011101010000000000000000000
000000000001001111010110010000010000001000000000000000
001000000000001000000111001001000000000001000000000000
100000000000001001010100000011000000000000000000000000
010000001001001000000011110000011100000100000100000000
010000000000000101000011110000010000000000000001000000
000100000000000000000000000011011000000110000010000000
000000100100001111000000000101100000000101000000000000
000000000000000000000000010011111110000000000000000000
000000000000000000000011110000000000001000000000000000
000000001000101011100110000101011111000000110000000000
000000000100001001000000001111111010100000010000000000
000011000000000000000000011000011001000110100000000000
000011000001000000000011100011011000000000100010000000
000010100000001101100111000111100001000001100000000000
000000000000001011000010011001001111000001010000000001

.logic_tile 17 25
000000000000100111000111100000011001000110100000000000
000000100000010001000011100111001000000000100000000000
001000000000000111000111010111000000000011010000000000
100000000000000101000011000001101010000001000000000100
010000001000001101000011011000001011000110000000000000
110000000000001111000011001111011011000010100000000000
000000000001000000000010110001011001110110100000000100
000000000001000000000111111111011111100001010000000010
000010100000000001000000001000011011000110000001000000
000101100000000000100000000001011101000010100000000000
000000000001000011000000001001001011111101110000000000
000000000010000000100010010011101001010100100000000000
000000001110001001000111110111001001010100000000000000
000000001100001111100011010000011110001001000001000000
000011100000010111100111000000000000000000100100100000
000000000000000000010011110000001100000000000000000000

.logic_tile 18 25
000000100000000000000110001001111101111001010000000000
000101000000001101000000000011011101111111100010000000
001010100110011011100111100011011000000010100000000000
100000001110101011100010010000101010100000010000000000
110000000000001000000011101011011111110110100010000000
110000100001000101000110101001001010010110000000000000
000000000010000111100000000000000000000000100101000000
000000000000000000000000000000001111000000000000000000
000010100000101001100010101001101001111001010001000000
000000000001001011000110010011111101111111100000000000
000000000000011011100110001011001010111001100001000000
000000001110001011000011110011011110111001010000000001
000001000000000000000010001011001010010100100000000000
000010100000000001000010010111111000111110110000000000
000000000001001001000000010000000001000000100100000000
000000000001101111000010000000001111000000000000000000

.ramb_tile 19 25
000000101000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000010100000000000000000000000000000
000000001100010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000101000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000001100001111000011100111001100000010000000000000
000000000001001111010110100001010000000011000010000000
001000100000000011100000011001101010001101000000000000
100001100000001101100010110001111110001000000001000000
110000000000000111100010101101000001000001110000000000
010000000001010000100011110011101110000011110000000000
000000000000000000000111110001111101000100000000000000
000000001101010101000011010111011000101000010000000000
000000000000000000000110010000011110000010000100000000
000000001110000000000010000000001010000000000000000001
000010001000000000000000011000001000000110000000000000
000010000000001111000010001101011111000010100000000000
000100000000001000000000001001000000000000010000000000
000100001010000111000011101101001001000001110000000000
110010100000001111000000001001100000000001100000000000
100001000000000001000000000101101001000010100001000000

.logic_tile 21 25
000000000000000000000000001000000001000000000100000000
000000000000000000000011100111001011000010000000000000
001000000001010011000110100011000001000011100000100000
100000000000100111100111101111101000000010000000000000
110001000000101111000011101011001011100000010000000000
110010001101001111000110000001011001100000100010000000
000000100000110001100010000011111000101000000000000000
000000000000000000000000001011011011100100000000000000
000010000000000001100110101101011110100110100000000001
000001000001010000000010010101001011101001010000000000
000000100000001011000000000001001111000110000000000000
000001000000001011000000000000101111101000000000000000
000010000001000111000010010011111000000100000100000000
000001001010100000100011000000010000000000000000000000
000000000001001111100000000101011000101000000000000000
000000001010001101000011001011011011011000000001000000

.logic_tile 22 25
000000000000001001000000001111111010010110000000000100
000000000000001111000010101101011010010101000000000000
001000000100100000000110010111111001000000110000000000
100000000000001011000011110011111001010000100000000000
110000000000000111100011000111111100010010100000000000
010000000011010000100000000000101011100000000000000000
000000000010000111100010100000001001000110100000000000
000000000000000001100010010011011101000000100000000000
000000000000000111000000001000000000000010000100000000
000000000000000001000011100001000000000000000000000000
000000000011000011000011100101101100110110100000000000
000000000000100000000000001111001000101001000001000000
000001000000000000000000011101100001000000010100000000
000000100010010001000010000001001110000001110000000000
000000100000010101000010010001011110101001000000000000
000001000010001001000011110011011110101001010000000000

.logic_tile 23 25
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001100000000000000000000
001000000000000000000000010000000000000000000100100000
100000000000011001000010110101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000110100101100000000000000100000000
000000001100100000000000000000100000000001000000000001
000000100000001000000000000000000000000000000000000000
000011000000001101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000001000000000001001111000101111010000000000
000010100000010111000000000111101101101011110000000010

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000010000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000001000000000000000000100000100
000000000000000000000010000111000000000010000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000011000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000011000000000101001111010000000000000000
000000000000000000000011000000101000100001010000000000
001000000000010000000000000000000000000000000000000000
100000000000101101000010010000000000000000000000000000
010001000000000000000000010001000000000000000100000000
010000001000000101000011110000000000000001000000100000
000000000000000000000111000000001110000100000100000100
000000001100000000000111100000000000000000000000000000
000000010000000000000000010000000001000000100100000010
000000010000000000000010100000001011000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000000100000
000000010000001111100000000000000001000000100101000000
000000010000001011100000000000001001000000000000000100
110000010000000000000000011000001100010000100000000000
100000010000000000000011011101011010010100000000000000

.logic_tile 3 26
000000000001000111000110010001000000000001110000000000
000000000000000001000110010001001001000000010000000000
001000000000001111110000000011011000000100000100000000
110000000000001111000010100000001011101000010011000000
000000000001000101000000010101011111010100000100000000
000000000000010000000011110000111001100000010010000001
000010100110000101000000001111100000000001010000000000
000011100000000000000000000111001110000010010000000000
000000010000001000000000000011111000000000100100000000
000000010000000001000000000000101111101000010011000000
000010010000000000000110000101011011010000000100000001
000001010000000001000000000000001000101001000000000100
000010111110001001100110011111001110001101000000000000
000001010000001011000010000011010000000100000000000000
010010110000001101100000010001001110001000000000000000
100000010000000001100010001001000000001110000000000000

.logic_tile 4 26
000011100000100000000111000011001001001100111000000000
000000000000010001000100000000101111110011000001010000
000000000000000011100000010001101001001100111000000000
000000000000000000000011100000101000110011000000000000
000000000010001000000011100111001001001100111000000000
000000000110001111000000000000001010110011000000000100
001000000000000111000000000001001000001100111000000000
000000000000000000100000000000001111110011000000000000
000000010001101000000011000101001000001100111000000000
000000010000111001000110000000001101110011000000000000
000000110000000000000010000101001000001100111000000000
000001010000000000000000000000101001110011000001000000
000000010000100000010011100011101000001100111000000000
000001010000011101000111100000101111110011000000000100
000000010000000000000011110011001001001100111000000000
000000010000000000000011010000001111110011000000000100

.logic_tile 5 26
000000000000001000000000000000000001000000100100000101
000000000000000001010000000001001000000010100010000010
001000000000000000000000001000000000000010000000000000
100000000000000111000000000101000000000000000000000000
000000000000000000000000010011011110001000000000000000
000000000000000000000011000111000000001110000000000000
000000000000001011100000000111111110001101000000000000
000000000000000111000010110011100000001000000000000000
000000010110000111000000001111011010001101000000000000
000000010010000000000000001011110000001000000000000000
000000010000000000000010000000000001000010000000000000
000000010000000000000010000000001101000000000000000000
000011111000101001100000001111001110001000000000000000
000000010001000111100011111011100000001101000001000000
010000010000000001100111000000000000000010000000000000
110000010000001111100000001101000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000011100000000000000000000000000000000
000001010001000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000010000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000110000001001110000000000000000000
000000000000000101000000000000111000001001010001000000
001000000100000000000010101111100001000010000000000100
100000000000000000000100000111101001000011100000000000
110100001010100101000000000111101100000110000000000000
110100001000010000100000000000001010000001010000100000
000001000000001101000110001011011010000110100000000000
000010000000001101100000001011111110001111110000000000
000001010001001111100110110000001100000010000000000000
000010110000000001100111010000010000000000000001000000
000000011010000001100111101011001111010000110000000100
000000010000000000000000001111001010100110110000000000
000000011000001001000110111111100001000011100000000000
000000010000000011100011000101001110000001000010000000
110000010000011001000010001000000000000000000100000000
000000110000101101100111100011000000000010000000000000

.logic_tile 8 26
000000000000100101000111000111011000010111100000000000
000000000001010111000110001011001001000111010000000000
001000000100000101000010011011111001100001010010000000
100000000000001001100111010111011010111011110001000000
000000001010000000000111100001101111101001010010000000
000000001100000001000000001111111000111001010000000000
000000000000001001000111000000001010000010100010100100
000000000000000001000000000111011001010010100011000100
000000011010000001000000000000001100010000000000000000
000000010001010000000010000000001000000000000000000000
000000010000001000000000000000011010000000000000000000
000000010000000101000000001001010000000100000000100010
000000010000100111000010000000001001010000000100000000
000000010001010001000011110000011111000000000000000000
010000010001010001000110000111101110000001010000000100
110010110000100111000000000101001000011111100000000000

.logic_tile 9 26
000000000000001000000110001101111111101011010100000000
000000100000000101010010011111111010011011100000000000
001000100001000101100011110011101100111101110000000000
100000000000001111000011000101111111111100010000000000
000010000000000011100000011111011010000110100000000000
000001000110000001000010001001001010001111110000000000
000010000000000101100110111011011111100100010000000000
000001000000001101000011011001001011101000010000000000
000000011010001000000000000000000000000000100100000000
000010110001000001000010010000001001000000000000000000
000000010000000000000000001101100000000001110100000000
000100010000000000000010010001101001000000010000000010
000000010000001000000000001001101110000010000000000000
000000010000000001000011000111100000001011000000000000
110010010000000001100110110001011001001001010000000000
000000010000000011000010001101001110000000000010000000

.logic_tile 10 26
000000001100001001100000000011011101000001100010000000
000010000000001011000011110101001100111101100000000000
001000000000100011100111111101001100000010000000000000
100010000000000000100011111101100000000111000000000000
110101001110001111000011111001011010001011000000000000
010110100000100011000010001001000000000001000000000000
000010100000001111000110100001011010101111000000000000
000000001110001001000010011011101011001011000001000010
000010010000000101100011000011101100011100010000000000
000000010000001111100111101111001011001010110010000000
000100010100010011100000000111011111111001110001000000
000100110000000001100000000101001000111101010000000000
000000010000000011100010000111100000000000000100000000
000000110000001001000100000000000000000001000000100000
000010010000001001000000000001011011010001100001000001
000000010000001011000000000111011001110010110010000000

.logic_tile 11 26
000000000000001011100111001101111100010101010000000000
000000000000001011000000001111011110011010010000000000
001001000000001000000000010001100000000001000000000000
100000100000001011000011010101000000000000000010000000
110100100000110000000000010011111100010000010000000000
010111101111110011000011110011101110011111010000000000
000000000000001000000000000000000000000000100100000000
000000000000001111000000000000001011000000000000000000
000000110000101111100000010111111100000101110000000000
000000010001001101000011110111111000011100010000000000
000000010000000111100010001001101110000001100000000000
000000011110000000100000001011101000111110010000000000
000000010100000001000111000000001100000100000110000000
000000011111000000000000000000000000000000000000000000
000000010001000000000110101111001110011000000000000000
000000010000000000000110001011101001100111110000000000

.logic_tile 12 26
000000000010000000010000000000001001001100111101000000
000100000000010000000000000000001011110011000000010000
001000000010000101100000000000001001001100111100000000
100000100000000000000000000000001000110011000000000010
010010000000101000000011110101001000001100111100100000
110001000000010101000010100000000000110011000000000000
000010100000101000000110100011001000001100111100000000
000001000100000101000000000000000000110011000000000100
000010010000001000000000000101101000001100111100000000
000011010000001111000000000000000000110011000010000000
000000010000000001000000000000001000001100111110000000
000000010000000000100000000000001110110011000000000000
000000010110001000000000000101001000001100111100000000
000000010000000111000000000000100000110011000000000100
000000110001000000000000000000001001001100111100000001
000000010000000000000000000000001100110011000000000000

.logic_tile 13 26
000000000010001011000011110011101100000110000000000000
000000000001010011000010001111100000000001000000000000
001000000001010000000010001000000001000000000010000000
100000000001110000000110010101001110000000100000000000
010000001010000000000010001111011000111101110000000000
110000000000000000000000001111011110111100100000000000
000000000001000000000110100011111001001001000000000000
000000001110000011000111101011011101000101000000000000
000000011000000001000011100111001101010000100000000000
000000010000000000100100000000101101000001010000000000
000010110000000000000010011000000000000000100100000000
000000010110000011000111001101001000000000000001000000
000001010000100011100110001000000000000000100110000000
000010110001000001000010001101001001000000000000000000
000000010001110000000010000001000000000001000000000000
000010011010100111000100001001001101000011010000000100

.logic_tile 14 26
000000000000100111000000011011011010000100000000000000
000000100001010000000011000111100000001101000000000100
001000000000000001000110101001001111100000000000000000
100000000100000000100100000111101000110100000000000000
110001000000000001000111000000000001000000000000000000
010000100000000000000100000101001011000000100000000000
000010100001110011100011000101000000000000000100000001
000001000000111111010000000000100000000001000000000000
000000010000000000000010010001000000000000000100000000
000000010000000000000011100000000000000001000000000000
000000010001000000000000000101100001000000000000000000
000000110000001001000000000000101001000000010000000000
000000010000000011100000001000000001000000000000000000
000010110000000000000000001101001010000000100000000000
000000111000000111000000000101111100000000000000000000
000000011010001111100000000000100000001000000000000000

.logic_tile 15 26
000000000110110001100010000001001000001100111100000000
000010000000110000000000000000001101110011000001010000
001000000110001111100000010001101000001100111100000000
100000000000000001000010100000101011110011000001000000
110001001000010000000110010001101000001100111100000000
100000100100101101000010000000001011110011000000000001
000000000000000001100110000001101000001100111110000000
000000000000001101000000000000001100110011000000000000
000001010000010111000000000101101001001100111100000100
000010010000100000100010110000001010110011000000000000
000010110000000000000000010011101000001100111100000000
000100010000000000000010000000101111110011000000000000
000010111100000000000010110001001001001100111100000000
000000010000000000000111110000101011110011000001000000
010000110000000000000000000111001000001100111100000000
100001010000000000000000000000101010110011000000000000

.logic_tile 16 26
000000000000011001100000000000001010010010100000000000
000000000001110111010011110001011110000010000000000000
001001000001010001010000011001101110111000000000000000
100000000000000000100011000001111101100000000000000000
000001001010000111000000010000011010010010100100100000
000000100000000001000010000011001010010000000000000000
000000000010000101000010001000001101000010100000000000
000000000000000111000011101011011011000110000001000000
000000011110001001100010001111111100000110000000000000
000000011110010001100011110111110000001010000000000010
000000010000001000000010000011100000000010000001000000
000000010000001011000000000101001111000011100000000000
000001010100101001000010011001001111111000100010000000
000000010001010101000010011101001010111101010000000000
000000010001000111000000000001000000000010000000000000
000000010000100000000010010101101100000011100000000000

.logic_tile 17 26
000001001110001111100011011101111000000111000000000000
000010000000000011010110000011000000000010000000000000
001000000000001001100110110001001110110110100000000001
100100000000000011000011110111101001010010100000000010
000000000010000011100110001001100000000011010000000000
000000100000000111000110100001101011000001000000000000
001010100000001011000111000111101100000001000000000000
000000000000010101100100000001000000001001000000000000
000000011011111111000000011011100001000010000000000000
000000010000100011100010011101001001000011100000000001
000000110000000111000000000011001010010010100000000000
000011111000001001000010000000101010000001000000000000
000000011100000001000000001111000000000010100000000000
000000010000000111000011101011101000000010010000000000
000000110000000011100000000000011010000110000100000000
000000011010000000100000000011001011010100000000000100

.logic_tile 18 26
000000000001000000000011111101101000001000000000000000
000000000000000000000111010001011101000110100000000000
001000000000001011100111011000000000000000000100000000
100000001010000111100110101001000000000010000000100000
010000000001100000000111111000000000000000000000000000
110000000001111001000111111111001001000000100010000000
000010100001011001100010100000001000010000000010000000
000000000100000101000000000000011110000000000000000000
000000010000000000000000011000011110010010100000000000
000000010000000000000011101101001111000010000000000000
000000010000010000000000000101111000001110000000000000
000000110000001111000000001101110000000100000000000000
000000010000000000000111001101011001110110100001000000
000000010001010001000111100101001100100001010000000000
110000011000001000000011100000000000000000100100000000
100001010000001101000100000000001111000000000000000100

.ramt_tile 19 26
000010100000000000000000000000000000000000
000001001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000010000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000011011000000000000000000000000000000
000000010000000000000000000000000000000000
000100010010000000000000000000000000000000
000100010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000001100111000000000011111100001000001000000000000
000000000001011001000011110101001000000011100000000000
001000000000001111000111110000001000000100000100000000
100000000000000001000111100000010000000000000001000000
110000000000000000000000000001111100000110000010000000
110000000000000111000000000000000000001000000000000000
000000000001011101000011100000011001000000100010000000
000000000000101011000000000111011001000110100000000000
000000010000000000000010001101011111111000100000000000
000000010000000000000100001111011011110110110000000100
000000010001000111000000000111111100111000100000000100
000001010100001111100000000101101111111001110000100000
000000010000001111000010010000000000000000100100000000
000000110000000001000010100000001000000000000001000000
000000010000000011100010010111011111011100010000000100
000000011100000111100111111011001010101011000000000000

.logic_tile 21 26
000010101110000000000000001101011001010000100000000000
000000000110001001000000000111101000101000000000000000
001000000000001101100111100111101010000110000000000000
100000000010000001010010110101010000000001000000000100
000010000000001000000011000000000000000000000100000000
000000001100000001000010011101000000000010000000000000
000000000000001011100111101111111011000000100000000000
000000000000001111100110110001101100010100100000000000
000000010000000000000110000101101110000000100000000000
000000010001010000000000000000111000101000010000000000
000011010000000001100000001001111010001001000000000000
000000010000000000000000001001110000001010000000000000
000010110000000000000000001011000000000010100000000000
000001010000000000000011011111101011000010000001000000
110000010001000001000010000000000001000000100100000000
000000011010100000100100000000001010000000000000000000

.logic_tile 22 26
000001000001000000000000001011011011111000000100000100
000000100000110000000000001101011000111110000000000000
001000000000001000000000000000000000000000000000000000
100000000000000011000011000000000000000000000000000000
010000000000000000000111001101111100001011000000000000
110000000000000000000000001001000000000010000000000000
000000000000001111100111010000011100000100000100000000
000010000000000111100110110000000000000000000010000000
000000011010000011100000000011001111001001000000000100
000000010010000000000010010111001000010111110000100100
000000010000001001000000000000000000000000000000000000
000100110110001101000000000000000000000000000000000000
000000010010001011100000010000000000000000000000000000
000000010000001011100010000000000000000000000000000000
000000010000000000000000001011011010101110000000000000
000000010000000001000000000111101111001111000010100010

.logic_tile 23 26
000001000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000010110000001000000000000000000001000000100100000000
000001010000000111000000000000001000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110010000000000001000000010000000001001100110000000000
010000000000000000100010000111001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010101000000000001000100000000
000000010000000000000011100101100000000000000000000001
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
110000010010100000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000001000000000000000000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
001000000000000000000110000101101011110111110010000000
100000000000000000000011111101001011011011100000000000
000000000000000011100000000001111111110000100100000000
000000000000000000100010011111111001010000100000000010
000000000000000101000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000011000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000011011101000110111110000000000
100000010000000000000011001101111011011011100000000000

.logic_tile 2 27
000000000000100000000111101001011010001000000000000000
000000000001010000000100001111110000000000000010000000
001000000000000000000000010001111011101001010010000000
100000000000001001000010001001001010111001010000000000
000000000000000000000111101111000000000001010110000000
000000000000000101000000001101101111000010010011000001
000000000000001011000110001111000000000000010100000000
000000000000001011000010000011101010000010110010000100
000000010000000000000110010000011111010000100110000000
000000010000000000000010001111011001010100000010000000
000010110000000001100000000011101010001001000000000000
000001010000001001000000001011010000001010000000000000
000000010000000000000011010011011110001101000000000000
000000010000100000000010101101100000001000000000000000
010000010000001000000111011101001100001101000000000000
100000010000000001000110100111110000000100000000000000

.logic_tile 3 27
000000101000001001100000000101011100010000100100000000
000000000000000001100000000000001111101000000010000001
001000000000001000000000000001111010001101000100000010
100000000000000001010000000101010000001000000010000000
000000000000000000000110010000001111010000000000000000
000000001000000111000110101101001111010010100000000000
000000000000001111000110011001011110001000000000000000
000000000000001001100011111101010000001101000000000000
000000010000100000000000001111100000000001010000000000
000000010001010101000000000011001100000010010000000000
000000010000001001100000000011011010010000100000000000
000000010000000101000000000000001000101000000000000000
000100011100000001100110000101011010000100000000000000
000100010000000101000010000000101100101000010000000000
010000010000001000000010001000001110010100000000000000
100000010000011101000000001101001111010000100000000000

.logic_tile 4 27
000000000000000101100000000011001001001100111000000000
000000001000000000000000000000101101110011000000010000
000000000000000111100010000101101001001100111000000000
000000000000000000100100000000001001110011000000000000
000000001110000001100111000011101001001100111000000000
000000000000000000100100000000001111110011000000000000
000000000000000001100110000101101000001100111001000000
000000000000000000100100000000101111110011000000000000
000010110000000101000111000001101000001100111000000000
000001010001010000000111000000001011110011000000000000
000010110000000101000000000011001000001100111000000000
000001010000000000000010000000101000110011000000000000
000000010110000000000000010011001001001100111000000000
000000010000000000000011000000001110110011000000000000
000000010000000101100111100101001001001100111000000000
000000010000000000000110100000001111110011000000000000

.logic_tile 5 27
000001000000000000000010100001100000000000010000000000
000000100000000000000010100011001101000001110000000000
001000000000000101110110101111000000000001010100000000
100000000000000101000010111011101111000001100010000000
000001000000100111100111001101100001000010100000000000
000010000001010000000000001011101111000010010000000100
000000000000000000000000010000001111000100000000000000
000000000000000000000011100111001111010100100000000000
000000010100000000000000000001001110000000100101000010
000000010000001101000011110000111010101000010010100010
000000010000000000000110000000001010000010000000000000
000010010000000000000010000000010000000000000000000000
000000010000100001100110000000001111000000100110000001
000000010001010001000010011001011000010100100010100000
010000010100000000000011011001101100001001000000000000
100001010000000000000011111001100000001010000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001011010100000000000000000000000000000
000000110000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 7 27
000000101000000000000000000000001110000010100010000000
000000000001001111000000001111011100000110000000000000
001000000000000111000110011000000000000000000100000000
100000000000000000000111011001000000000010000000000000
110001100000000000000000001000000000000000000100000000
010010000000000000000000001001000000000010000000000000
000000000000000111100000000000000001000000100100000000
000000000001000000010000000000001000000000000001000000
000000010000001000000000010111100001000011100000000000
000010110000000011000011111111101100000010000000100000
000000011010001000000000000111000000000000000100000000
000000010000000011000000000000000000000001000000000000
000000010000000001000110110000000001000000100100000000
000000010000000000000110000000001010000000000000000000
000000010000000000000000010001000000000000000100000000
000000010000000000000010000000000000000001000000000000

.logic_tile 8 27
000000000111000111100011100000000000000000000100000000
000010100010000000010000000111000000000010000000000000
001001000000000000000110100011011010010111100000000000
110000000000000000000111010101001011001011100000000000
010000000000001000000010100000000001000000100100100000
110000000000000001000011100000001011000000000000000000
000000000000000001000010100001100000000000010000000100
000000000000000000000000001001101111000001110000000000
000000010000001000000000001000000000000000000100000000
000001010000000011000000001111000000000010000000000000
000100010100000000000000000000011100000100000100000000
000100010000000000000010010000010000000000000000000000
000000010000100101100011110111011000000100000000000000
000000011000010111000111000000011111101000010001000000
110010010000000000000010000000000000000000000100000000
000000010000000000000000000001000000000010000000000000

.logic_tile 9 27
000001001010100000000000010000001100010000100000000001
000000100000010011000010000111011010000000100000000000
001000000000000000000000010111111100000101010000100000
100000000110000000000011100011001010011110100001000000
010000000000101101100000000000011011000110000000000000
010000100000010001000011111011001001010110000000000000
000000000000001000000110000001011110001001000000000000
000000000000000011010100001101010000001010000000000001
000000011110000011100011011000000000000000000100000000
000000010001010000000011011101000000000010000000000000
000000010000000011100110001000000001000000000000000000
000000011110001011100110000111001100000000100001000000
000001010110100001000000001000000000000000000100000000
000000110000010000100000001011000000000010000000000100
110000010000000001000111000000000001000000100100000000
000000010000000111100100000000001101000000000000100000

.logic_tile 10 27
000000000000001111110111100011101100100110100000000001
000000000000000111100111111001101100010110100001000000
001000000000001101100000000011101111010110000000000000
100010100110001111100011110000011100000001000000000000
000000000000000011000110000000001001010100000100000100
000001001101010000000011100101011101000100000000000000
000001000000010000000000000001111000000001000000000000
000010000000000001000011101101010000000110000000000000
000010011010000001000111100001101110110000100100000010
000011110000001011000111001101011000100000010000000000
000000010000001111100110101000000000000000000000000100
000000010000000111100011001111001101000000100000000000
000000010110000111000010010001011010100000000100000010
000000010000001001100011000111001101101001010000000000
110000010000000000000000000000000001000000000010000001
100000010000000000000010010111001011000000100001000011

.logic_tile 11 27
000000000000000000000011110011001010010101010000000000
000000000001001101000010000101111110011010010000000000
001001100001010001000000000011000000000001000000000000
100011000000000000100000000111000000000000000000000010
000010000000000001000111001000001001010110000000000000
000001000000000001100110001111011101000010000000000000
000000000000101000000010010111101110000001100000000000
000001000001000001000011001101101010111110010000000000
000000010000000000000111000000000000000000100100000000
000000010000100001000000000000001000000000000000000000
000000011000010000000000000111011110001101100000000000
000000010001110000000010011111001011100100110000000000
000000010000001111100000011101111000110101010000000000
000000011110001101100011101101001011111001010010000011
110000010000000001000010011001000001000011010000000000
000000010000000000000010111101101111000001000000000000

.logic_tile 12 27
000000000000001000000010100000001001001100111110000000
000000100000000101000100000000001000110011000000010000
001000000000000101100010100000001001001100111100000000
100000000000001101000100000000001000110011000010000000
110001000000000000000110100000001000001100111100000000
010000100000000000000010110000001000110011000000000000
000000000101000000000000000000001001001100111100000000
000010100100100000000000000000001001110011000010000000
000000010000100000000000000000001000001100111100000000
000000010001000000000010000000001110110011000000000010
000000010000000000000000000101001000001100111110000000
000000011100000000000000000000100000110011000000000000
000101010000010101100000000101001000001100111101000000
000110010000100000000000000000100000110011000000000000
000000010100000000000000000000001000001100110100000000
000010111110000000000000000000001001110011000000000000

.logic_tile 13 27
000000000000001000000000000000000000000000000110000000
000000100000000111000011111011000000000010000001000000
001000000000000000000000010011111000011000000000000000
100000000010001001000010001011001111100111110000000000
010001001011010001000000010111100001000011100000000000
010010100001100011000010000001101010000001000000000000
000000000110000111000110100011011011101110000000000101
000000000000000000100000000101011110001111000000000000
000000011000001011100010000101011100001010000000000000
000000010000001011000110000101110000001001000000000000
000000010000000111000011101111111000001110000000000000
000010010000001111100000001011110000000100000000000000
000000011110000111000000000011011110000110000000000000
000010110001010000000011110111010000000101000000000000
000000010000001001100111000111101101110110100000000000
000000010010000001000010000101001100010010100000100010

.logic_tile 14 27
000000000000001101000000011001001110111101010000000000
000000000000000111000011111001001011111101110000000000
001000000000000011000010010111111001010000100000000000
100000100000000101100111000000001001000000010001000000
010000000110000111100111100000000001000000000000000000
010010100000000111000110000011001011000000100000000000
000100000110000000000111100011000000000001000000000000
000010100000000000000100001101000000000000000000000000
000000010000001000000010001111101110110110100001000000
000000010000000111000100000011111010101001000000000110
000000010000000101100000000000000001000000100100000000
000000010000010101100000000000001000000000000000000010
000100011001011001100111101111101100000101010010000000
000100010000101101000011111111011110101101010001000001
110000010001000111000011101001001110001001110000000000
100000010000101001000010000011011010100111000000000001

.logic_tile 15 27
000000001110001111100010000011001001001100111100000000
000000000001001111000011110000001101110011000001010000
001011000000000101000010100011101000001100110100000000
100001000000001001000011100000101100110011000000000000
110000000000000000000010101011011100000001010000000000
100000000000000000000100000001111011011111100001000000
000000000101011011100000001000011011000110100000000000
000000000000100011100010001001001100000100000010000000
000000010000001001100111000000011011010000000000000000
000000010000000011000100000000001110000000000000000000
000000010110000001000010010111011000101111000000000100
000000010100000000000011100001111001001011000010000100
000000010000000000000111100001100001000010100000000000
000000010000000000000100001001001010000010010000000000
010000010000000111100000001001001101001100110000000100
100000010000000001100000001101001110101101000000000000

.logic_tile 16 27
000000000000101001100000000011011000110100010010000101
000000100001000011000010010001011101111101010000100000
000000000000001001110010101001101010001011000000000000
000000000000000111000111101101010000000010000000000000
000000000000001111000010010011100000000010000000000000
000000000000000111000111010011001010000011100010000000
000000000000001101100000011111111100001011100000000000
000000000000000001100010100101101010010111100000000000
000000011110000001000000011101001111011100100000000000
000010110000000001100011100111101001110010010000000000
000000010010010011100000010111011010000000000000000000
000100010000100001100011100000100000001000000000000000
000110010001011111100010001001011110100110100000000100
000101110000100111000110001011001110010110100000000001
000000010000000001000111001001001000111100110000000000
000000010000011011000000000001011111010100110010000000

.logic_tile 17 27
000001000000000111100110100001000001000001110000000000
000010000001000000100011110101001010000000010000000000
001000000100011000000000001101111100000111000000000000
100000000000011001000000001101100000000010000000000000
010001001000000001000010100011111010000101010000000000
010010001100000000100010010111001011101101010001000100
000000000000000101000110001001101010000001000000000001
000000000000000111000011101111001000010110000000000000
000000011010001001100110001011001011010000100010000000
000000010000000001000100000001111111010000010000000000
000000010000000001000000000000000000000000100100000000
000000110000000111000000000000001100000000000001000100
000000010000000001000011100111000000000000000000000000
000000010000000000100011100000101111000000010000000000
000000010000000000000011111000001100010000100000000000
000000010000000000000011011111001001010100000000000000

.logic_tile 18 27
000000000000000111000000000111011110000000000000000000
000000000000000111100011110000000000001000000010000000
001011100000000001100111010000011110000100000100000000
100011001110000000000110100000010000000000000001000000
000010001000000000000000010001111000001000000000000000
000001000000000011000011111001101100001110000000000001
000100000000000000000010000000011110000100000100000000
000000000001000000000010010000000000000000000000000000
000000010000001000000000000000001010000100000100000000
000000010000001011000000000000000000000000000000100000
000000010000100000000011100111011000101001000000000001
000100010000010000000100001101111000111111010011000000
000000010000000001000110000101111100000111000000000000
000000010000001111000000000111110000000001000000000000
110000010000001001000111100001011011010000000000000000
000010010000001011000100000000011101100001010000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000011110001010000000000000000000000000000
000011010001110000000000000000000000000000
000001010000000000000000000000000000000000
000010010000010000000000000000000000000000

.logic_tile 20 27
000000000001001011000000010101111101000110100000000000
000000000000000001000011110000111111001000000000000000
001010000000001000000000001111011100111000110000000001
100001000000100011000000000011011111110000110000000000
110010100000000111000010010101000000000000100000000000
110001000000000001000011111011001000000001110000100000
000000000000000000000000000000001010000100000100100000
000000000000000000000011100000010000000000000000000000
000000010001010000000000010001000000000000000100000010
000000110000100000000011100000000000000001000000000000
000000010000001001000011100111101001000000100010000000
000100010001010101000010000000111111101000010000000000
000000010000010011000010000011111110000111000000000000
000000011100000111100110000101100000000001000000000000
110000010000001000000110110001111100000111000000000000
100000010000000101000011001101001110000010000000000000

.logic_tile 21 27
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000011000101001101110110100000000000
100100000100000000000100000111111001010010100001000000
110000001000000000000110011111101111111100110010000000
110000100000000000000010000111011011010100110000000000
000000000000000000000010101011001110001110000000000000
000000000000000000010000001011000000000100000000000000
000010110000000111100111110011000000000000000100000000
000001010000000011100011000000000000000001000000000000
001000010000000001100011100000000000000000100100000000
000010110000000000100000000000001101000000000001000000
000000010000001111100111010000011100000100000100000000
000000010000001101000111010000000000000000000000000000
000010010000001111100111100000011110000100000100000000
000001010000000111000100000000010000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000010000000000000010001100000000000001000000000
100000000000000000000011100000100000000000000000000000
110000000000000000000000000111001000001100110100000000
110000000000010000000000000000100000110011000001000000
000000000000010001110000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000001010000000000000000000011011010001100110100000001
000010110000000000000000000000100000110011000000000000
000000010001000000000010010000000000000000000000000000
000000010000100000000110000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000001000011011010010100000000000
100000000000000000000000001101001110000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000010110000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000010000100000000000000111101010000010100000000000
000000010000010000000000000000011110001001000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000001000010000101000000000000000100000000
000000011100000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 24 27
000000000000000011100000010001011011000000000000000001
000000000000000000100011101011001010000001000000000000
001000000000000000000000000000000000000010000000000000
100010000010000101000000000000001010000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000001000010011011001100000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010010000000000000000010001000000000010000000000100
000001010000000000000010000000000000000000000000000000
000000010000000011100000000001111111111011110000000000
000000010000000001100000001101001100010111110010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110010110000000111000000000000000000000000000000000000
100000010000000000100000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010100000000000000000000000000110000110000001000
000010010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000001000000010000001000000110000110000001000
000000000000001011000100001101100000110000110000000000
000000000000000111000000000011000000110000110000001000
000000000000000000100000000111000000110000110000000000
000000010000000011100111110101000000110000110000001000
000000010000000000100111010011100000110000110000000000
000000010000000000000000000001000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000001000000000011111100000110000110000001100
000000000000000111000010100011100000110000110000000000
000000000000001101100000001101000000110000110000001000
000000000000000101000000000011000000110000110000000001
000000000000000000000000000111100000110000110000001000
000000000000000101000000001011000000110000110000000100
000000000000001000000010001111100000110000110000001000
000000000000000111000010000001100000110000110000000000

.logic_tile 1 28
000000000000000011000000000000011010000100000110000100
000000000000000000000000000000000000000000000000000000
001000000010000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000001000000000000011100000100000000001000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
001000000000000000000000000001011010000100000010100001
100000001010000000000000000000000000001001000010100000
010000000000000000000010000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000010000000

.logic_tile 3 28
000000000000001000000110001000001111000000100000000000
000000000000000111000010110101001101010100100000000000
001000000000000111000000001111011010001101000100000000
100000000000000000100000000001010000001000000000000001
000000000000001000000111110001011000001010000110000000
000000000000000011000010001101100000000110000010000000
000000000000010001000110000000001100010110000000000000
000000000000000001000000001011001011000010000000000000
000000000000100001100011010000011110000000100000000000
000001000001010001000011010001011001010100100000000000
000001000000000000000000011111000000000001010000000000
000010000000000000000010000101101110000010010000000000
000011100000001001000110000111001011001100110000000000
000010100000000101000111010000101010110011000000000000
000000000000000000000000000011001100000000100000000000
000000000000000000000011110000101100101000010000000000

.logic_tile 4 28
000000000000001101000010100101101000001100110000100001
000000000000000001000110100000001010110011000011010001
001000000000011000000000000001011110001000000000000000
100000000001011011000010100111100000001101000000000000
110000000000000001100000000001001000010000000000000000
110000000000000101100010000000011000101001000000000000
001000000000001000000000010001101100001000000000000000
000000000000001111000011000111000000001101000000000000
000000000000001101100000000000001010000100000110000000
000000001000001001000000000000010000000000000000000000
000000000000000000000000001001000001000000010000000000
000000000000000000000000001101001111000010110000000000
000000000000001000000011000111001011010100000000000000
000000000010000001000000000000001111100000010000000000
000000000000000101100010100001011000001101000000000000
000000000000000000000110110011010000000100000000000000

.logic_tile 5 28
000000000000000101000110000111100000000001010110100000
000000000000000001010000001101001000000001100000000001
001000000000000000000010001000001100010100000110000000
100000100000000000000111111001011010010000100000000000
000000000000000000000110111111100000000001110000000000
000000100000000101000010101001101110000000010000000000
000000100000000000000110100111111000010000000000000000
000000000000000000000000000000011100100001010000000000
000000000000000101000000011000001111010100000000000000
000000000010000000100010001001001100010000100000000000
000000000000000000000110010001000000000001110101000100
000000100000000111000010001101001001000000100000000000
000000000000001001100000000000011101010100000101000000
000000000000000001000000000001011011010000100010000000
010000000000001001100000010011111000010000000000000000
100000000000000001000010000000111000100001010000000000

.ramt_tile 6 28
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
001000000000000000000000000001001011011011100000000100
100000000000000000000000001011001010111011110000000000
110000100000000111000000010000000000000000000000000000
110000000000000000100011010000000000000000000000000000
000001000000100000010011111101111100010111100000000000
000010000000011001000111001101111011001011100010000000
000000000111000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000001000000000000000100000000
000000000000000000000100000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 28
000100001010001000000111010000001000010010100000000000
000100000000001111000011011011011011000010000010000000
001000000000000001100111000000001010000100000100000000
100000000000000101000000000000000000000000000000000100
010000000001000001000111001001011001010111100000000000
010000000000000001000100001101111100000111010010000000
000000000000000001000010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000001000000000010001101010000001000000000001
000001000000000111000011110011000000001001000001000000
000000000000000000000000001001011000010111100000000000
000010000000001001000000001001001110000111010000000000
000010100110100111000000000000000000000000000000000000
000011100001000001100000000000000000000000000000000000
010000000000010000000000000000001110000010000000000000
110000000000000000000000000000000000000000000001000000

.logic_tile 9 28
000000001010000000000011100111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100111000101100001000000001000000000
000010000000000000100100000000101000000000000000000000
000000000001010000000000000001001001001100111000000000
000000000000100000000000000000101011110011000000100000
000000000000000000000111000011101001001100111000000000
000000000000000000000100000000101001110011000000000001
000000000000001000000000000111101001001100111000000001
000000000000000101000000000000001011110011000000000000
000100001010001000000000000101101001001100111000000000
000100100000000011000010010000101111110011000000000001
000000000000000000000000000001101001001100111000000001
000000001000000001000000000000101100110011000000000000
000000000000001000000000000011001001001100111000000000
000000000000001101000010010000001001110011000000000000

.logic_tile 10 28
000001000000000111000010100001000000000010000000000000
000010100000000000000100000000100000000000000000000000
001000000100000000000000000111000000000000100010000000
100000000000000000000011100011101101000000110000000000
010000000000000101000010010101100001000010010000000000
110000000000000000000110110101101101000010100000000000
000000000000000111000011111101101110001001000000000000
000000000000010000100011011111001110101011110001000000
000000000000000011100111101000000000000000000100000010
000010100010000000100100001001000000000010000000000000
000000000000000000000000010000000000000000000100000010
000000000000000000000010110001000000000010000000000000
000100001110001001100110100000001010000100000100000010
000101000000001011000000000000010000000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000010000000010000000000000000000100

.logic_tile 11 28
000000000000001000000010111101101011100011110000000000
000000001000000111000110111011111110000011100001000000
001000000110100001100000010011101110001001100000000000
100000100000001001000011001111001010101001110001000010
110000000000000000000111011101111001100011110010000000
110000000000000111000110100001101110000011100000000000
000000000000100111100110000000011010000100000100000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001011110000000000001000000
000000000000000000000000000000111011001001010001000000
000000000001001111000111001101100001000011010000000000
000000000000101101000110001011101100000001000000000000
000000000000000111000010000000000000000000100100000000
000000000010000000100110000000001001000000000000000000
000000001010001011100000010001011001000110100000000000
000000000000000111100010000000011110001000000000000000

.logic_tile 12 28
000001000000001011100011010000000000000000000100000000
000010000000000001110111110101000000000010000000000000
001000000000000111000111001101001100111001110010000000
100000000000000111000100001001011010111101110000000000
010000001000000011100011100001011110000101000000000000
010000000001000001000000000011111110111010110000000000
000000000000000000000000000011011110010001110000000000
000010100000000000000010010011011000011101000000000000
000000000000000111000000000111001100011001100000000000
000000000000000111000011001101001100100101100000000000
000000000000000111100000000001011111111110000010000000
000000000100000000000000001111001100111111100000000000
000000001110001111000000010001111110001101100000000000
000000001100101101000010110111001100011000110000000010
110000000000001101100010000001101101000101110000000000
100000000000101101100110000011001011011100010000000000

.logic_tile 13 28
000000100000000111100010100000001111010000000000000000
000000000000000000000111110000001101000000000000000100
001000000000000001000000010111011111000110000000000000
100010100000000000100011010000001000000001010000000000
110000000000101000000110001000001110000000000010000000
110010100001001111000000001001000000000100000000000000
000000000000000111000111000111100001000011010000000000
000000000000000000000000000011101100000010000000000000
000000000000000001100110100000001100000100000110000000
000000000001000000000110010000010000000000000000000100
000000000000000101000000010001001100000001010010000100
000010100000000000000011000001111010101111010000000000
000000000000001111100111110111011111100110100010000000
000000000000001101100110011101111010101001010010000000
110000000000100001000111000101111011100110100000000000
100000000001010000000010011001101111101001010010000000

.logic_tile 14 28
000000000000000000000011100101111101011101100000000000
000000000000000101000110001001101001011110100000000000
001000000000000001110011110101111001000100000000000000
100000000000001111000111110000001101101000010000000000
110000000000101001100000010111000001000010010101100000
000000000001000111010011101111001111000001010001000000
000010000010100111100000010101101110000101000000000000
000000000000000000100011101001000000000110000000000000
000001000000001001000000000011011000001110000100100010
000010100000000101000000000011000000001000000001000000
000000000000000001000110101001011000001100000000000000
000000000000000000100100001001011011001101010000000000
000011001000001011000110000011001110010000100100000010
000011100000000001000000000000001010101000000000000000
000000000001000000000010000111100001000010110110000000
000000000000100000000000000101101000000000010000100000

.logic_tile 15 28
000000000000000111000000001101011110000001000000000000
000010100000001101100000001011100000000111000000000000
001010000000001001100010101001001101100110100000000000
100000000000000111000111011011001011010110100010000000
110100001100001011100000011001101110001101010000000000
000100000000000011100011000001101111001111110000000000
000000000000000111000011110111111010000001000000000000
000000000000000000100011000011000000000110000000000000
000000000000100111100000000001111110001011000000000000
000000000000000111100011101011010000000001000000000000
000001000000001001000111110001100001000010000000000000
000100000000010101000110100101101100000011100000000000
000001001110001000000110011000001111000110000100000000
000000100000001101000010001101011100010100000000000100
000010100110001111000000000000001010010010100100000010
000000000000000111100010110001001111010000000001100000

.logic_tile 16 28
000010000000000101100000000001111101000010000000000000
000001000000000000000011110101001001010111100001000000
001000000000100111100000011011111110000010000000000000
100000000000010111000011101011000000000111000000000101
000010101110100111100000010111011101000110100000000000
000001100001000000100011100000111010001000000000000000
000000000000000111100010100000000001000000100100000000
000000000000000000100011110000001000000000000000000010
000011000001110000000000000001000000000001100000000000
000011000000100000000011111001001010000010100000000000
000010101010000001100010000101111000000000000000000000
000000000000000001000100000000100000001000000000000000
000000000000000000000000011000001010010100100000000000
000000000000000000000011001101011101000100000000000000
110000000000000111000000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000

.logic_tile 17 28
000000000000000101000111101000011100010100100000000000
000000000000000000000100001001011101000100000000000000
001000000000100101000000010000001100010010100100100100
100000000000010000000011100101001000010000000000000000
110000001100001000000000010101101101010100000000000000
000000000000000001000010100111011100100100000001000000
000010100110001000000000000011100000000010010110000101
000001000000000001000000000001101100000010100000000000
000000000000000111100111011001111100000010000000000000
000000000000001001000011101111000000000111000000000000
000000001000000001000110110011101110100000000000000000
000000000000000001000010000111011011110100000001000000
000000000000001001000111000001011111000010100000000000
000000000000000101000000000000101110000001000000000000
000011001010101001000111000011100001000011100000000010
000001000000000101000100001101001010000001000000000000

.logic_tile 18 28
000000000000000111100111001001000000000010000000000000
000000000000000001100110000011101100000011010000000000
001000000001001111000111000000001011000010100000000000
100000000001001011100010101111011110000110000001000000
010000000000001000000010000101100001000010100000000000
010000000000000001010100000001101111000001000001000000
000001001000000111000010101011001110001001000000000000
000010000000000000000011100111111110000101000001000000
000000000000000000000000001001111101010000100000000000
000000000000101001000010000101101011101000000000000000
000000000000010111000011000001111111110000010000000000
000000000000101111100100000101001101010000000010000000
000000000000000000000010000001100000000000000100000000
000000000000000001000010010000000000000001000000000000
110000000001001011100111100000011000010100100000000000
000000000000001011000000000001011110000100000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000010000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000111010000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000011000111000000000000000100000000
000000000000000000000110110000000000000001000001000000
001000000000000000000010100000011100000100000100100000
100000000000010000000010100000010000000000000000000000
110000000000100000000011000000000000000000100100000000
110000000001000000000000000000001110000000000001000100
000000000000000000000000000000011100000100000110100000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000101111111010000100010000000
000000000000100000000011110000001001000001010000000000
000010000000000000000000010101001000001011100000000000
000000000000000001000010111111111001001001000000000000
000000000000001001000111110111111000000011000010000000
000000000100001011000111101011010000000001000000000000
110000000000001000000000010000000001000000100100000100
100000000000000011000011000000001111000000000010000000

.logic_tile 21 28
000000000000100000000011100000001000000100000100000100
000000000001010101010000000000010000000000000000000000
001000000000000001100000001000000000000000000100100100
100000000000010000000000001101000000000010000000000000
010000000000001000010111101101001100000100000000000000
110000000000001111000110100011110000001110000000000000
000000000000000001000110000001011110010110000000000000
000000000000000000000010000000001010000001000000000000
000000000000000011100110001111101100001000000000000000
000000000000000000000000001101000000001110000000000000
000001000100000000000000001001011010000010000000000000
000100000000000111000000001111001110000011100000000000
000000000000000000000000011011001110000100000000000000
000000000000001001000010001111010000001110000000000000
110000000000100111000011100000011011000010000000000000
100010000000000001100111001101001000000110000000000000

.logic_tile 22 28
000000000000000000000000000000001100000100000100000000
000000000000000000010000000000010000000000000000000000
001000000000100000010111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000001000000110100001111100000100000000000000
000000000000000001000100000011110000001100000000100010
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000010000000001010000100000100000000
000100000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000111000000000000011010000010000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000011100000000000000000000000000000
100010000000000101000000000000000000000000000000000000
000000000000000101000000000111111001000010000100100000
000000000000000000000000000000011000101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000011101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000001000001010000010000100000001
000000000000000000000000000011001000010010100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 24 28
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000010000000000101100010000101100000000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000001000000000000001101000001100111010000000
000000000000000101000010100000001101110011000000000000
000000000000000101100000000101101001001100111000000000
000000000000000000100000000000001001110011000000000001
000000000000000011100000010001101000001100111000000100
000000000000001011100011010000001100110011000000000000
000000000000000000000000000101101000001100111000000100
000010000000000000000000000000001100110011000000000000
000000000000000001000000000001001001001100111000000000
000000000000000000000000000000001010110011000000000010
000010000000000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000001000000000000000000000110000110000001000
000000000000001101000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
001000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001100000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000001000000100100100010
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000101111101010000000000000000
000000000000000000000000000000111011100001010000000000
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000100000000000000000000000101101010001000000100000000
000100000000000101000000000011000000001101000000000110
000000000000000101000110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000001111000000000001010100000000
000100000000000001000000000101001100000001100001100010
010000000000000000010000000011001101010100000100000000
100000000000010000010000000000011000100000010001000000

.logic_tile 4 29
000001000000000101000110101011011000001000000000000000
000010000000000111000100001111100000001101000000000000
001000000000000001110000001000011100010000000110100000
100000000000000000100000001111011000010010100011000000
000010100000000001100011101000001101010000000000000000
000001001000000101000000001101011111010110000000000000
000000000000000000000110100011100001000000010100000000
000000000000000000000010100111101011000010110011000010
000000000000000000000110001000011100010100000000000000
000000000000000000000000001111001110010000100000000000
000000000000001001100110000011111101010100000100000000
000000000000000001000010010000101101100000010010100010
000001000000011001000000000000001001010000000000000000
000000100001100001000000000101011111010110000000000000
010000000000000000000110110001001010000100000000000000
100000000000000000000110000000011010101000010000000000

.logic_tile 5 29
000000000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000100000000
000000000001000000000000001111100000000010000010000000
000000100000001000000000000000011001010000100010000000
000000000000001001000000000011001100010100000000000000
000001000000000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000100000000000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000011000000010101011110000000000100000001
110010100010000000000011100000100000001000000001000000
000000000000000000000000001000000001000000000110000000
000000000000000000000000001011001110000000100000000000
000000000000000000000110000111101110000000000110000000
000000000000000000000000000000010000001000000000000000
000001000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010100111100000000000000100000000
000000000000000000000011110000001001000000010010000010
110000000000000000000000000101000000001100110000000000
100000001110000011000000000000001101110011000000000000

.logic_tile 8 29
000000000110110000000110100101101001000000100000000000
000000100000110000000010001111011110000000000000000000
001000000000000000000000000000000001000010000000000000
100000000000000111000000000000001111000000000000000000
110001000000000000000110100000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000010001000000000000001000000000000000100000000
000000000000000101000000000000100000000001000001000000
000000000000000011100000010000000000000000000100000010
000000100000100001100011100011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101111001100101011110000000000
000010101000000001000100000001001011101111110001000000
110000100000000101000000000000000000000000000000000000
100001000000000000100010110000000000000000000000000000

.logic_tile 9 29
000010100000000000000000000001101000001100111000000000
000001000000000000000000000000001100110011000000010000
000000001000001011000000000001101001001100111000000000
000000000000011111000000000000001000110011000001000000
000000000000000101100000000001101000001100111000000000
000000000000100000010000000000001101110011000000000000
000000000110000011000000000111001001001100111010000000
000000000000000000000000000000001000110011000000000000
000010101010000000000000010001101001001100111000000000
000001000000000101000010100000001110110011000000000000
000000000000001000000000000011101001001100111010000000
000000000000000111000000000000001000110011000000000000
000000000000001111000000000001101000001100111010000000
000000000000000101100000000000001010110011000000000000
000000000000000111000000000101101000001100111000000000
000000000000000000100000000000001110110011000000000000

.logic_tile 10 29
000001000001000000000011100000000000000010000000000000
000010101001010000000100000000001110000000000000000000
001000000000000000000110000000011010000000100100000000
100000000000000000000000001001011100000000000000000000
110000100001010000000000010000011100000010000000000000
110000000010100000000010100000000000000000000000000000
000000000000001000000110100111100001000000000100000000
000000000000000101000000001001001101000001000000000000
000000001100000011100000000001100000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000001001100110000000011110000100000100000000
000000000000001111000100001101001001000000000000000000
000000000000000001100011101011111000100000000000000000
000000000010000000000100000011011110000000000000000000
000000000000000011100000000000011111000100000100000000
000000000000000000000000001001001010000000000000000000

.logic_tile 11 29
000000001110000000000000000001101100001000000000000000
000000000000001101000011100001010000001110000000000000
001000001010000111000000000000000000000000100100000000
100001000000000000010000000000001011000000000010000000
010010000000000000000000010001111011010100000000000000
010001000000000000010011010000001100100000010000000000
000000000000000111100000000111101110000110100000000000
000000000000001101000000000111001111001111110000000000
000000000000000000000111000111011101000110100010000000
000000000000000000000000001111101101001111110000000000
000000001000001111000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
001000000000000101100110101000000000000000000100000000
000001000000000101000010010101000000000010000010000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 29
000000001010000001100000000000001110000100000100000100
000000100000000000000000000000000000000000000000000000
001100000000001000000111101001111010001110000110000000
100000000000000111000100001101000000001000000000000000
000000001100100111100110011011011110000010000000000000
000000000000010000100010001011000000000111000000000000
000000000000000001100000011011111000001010000110000000
000000000000000000100010001011000000001001000000000000
000011001011010101100000011101000000000010110100000000
000011100000100000000011010001101110000000100011000000
000000000000000000000110000001101101000110000100000000
000100000001000001000011100000011111101000000010000000
000000000000000001100000000001000001000010100000000000
000000000000000001100000000101001101000010010000000000
000000001000001000000000010011101011000010100000000000
000000000000000001000010100000111001001001000000000000

.logic_tile 13 29
000000000000001000000000011000000000000000000100000000
000000101110000001000010000001000000000010000000000000
001000001000000000000011100000000000000000000100000000
100100000000001101000011101111000000000010000000000000
010000000000001000000111101000001011000110100000000000
110000000010001111000111111101001001000000100000000000
000000000000000101100111001001000000000011010000000000
000000000000000000000100001001101011000001000000000000
000000000000000011100000000111100000000000000100000100
000000000000000000000011110000000000000001000000000000
000000000000000000000000000011000000000000000100000010
000000000000000000000000000000100000000001000000000000
000000000000000000000000011000001100000110100000000000
000000000000000000000010100101001000000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000011100001000000000000000000000000
000000000000000000000100000000101010000000010000000000
001000000000000101000000000000000000000000000110000000
100000000000000111000000000101000000000010000010000000
110000000000000011100000010000011010000100000100000000
110000000000000101000010110000000000000000000000000000
000001000001011101000000011101111100000110100000000000
000010000001001011100011011101011111001111110000000010
000000000001011000000000000000000001000000100100000000
000000000000100001000000000000001000000000000000000000
000000000000000000000000010000000001000000100110000000
000000000000000000000011010000001000000000000000100000
000000000110000000000010010000011110000100000100000000
000000000000000000000011100000010000000000000001000001
001000001010000000000010001111101100010100100000000000
000010100000001011000011100111101011101000000000000010

.logic_tile 15 29
000000000000000000000010001101111100001010000000000000
000000000000000000000110001001010000001001000000000000
001000000000010011100000010101101111000010000000000000
100000000000100000000010000000011101100001010000000010
110000000110000000000000000001000001000000000000000000
010000000010000000000010100000101100000000010000000000
000000000110101001100000000000000001000000100100000000
000000000001000001000011100000001110000000000000000000
000000000000000000000000010011111111010010100000000000
000000000000000000000010110000011110000001000000000000
000000000000001111100111001000011110000110100000000000
000000000000001101000011110001001110000100000000000000
000000000000000000000010010101000000000000000100000000
000000000000001011000110000000100000000001000000100010
000000000110000011100000010011101001000001010000000000
000000000000000111100010111111111011000011100000000000

.logic_tile 16 29
000000000000001111000110100101111110000100000000000000
000000001100000001100000000000101010000000000000000000
001000100000000000000000000000000000000000100110000000
100000000000001101000000000000001000000000000000000000
110000000000001101000110001101000000000000000000000100
010000000000001111100010110001101000000000100001000000
000000000000000000000000000001011000000000000010000000
000000000000000000000010111101000000000001000000000000
000000000111010000000000010000001110000010000000000000
000000000000101111000011101101010000000000000000000000
000010100000000000000000000011001010001011000000000000
000000000000000000000000000111010000001111000000100000
000000000000000000000000010101000000000000000100000000
000000000000000001000010100000000000000001000010000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001001000000000000100000

.logic_tile 17 29
000010000000000000000110010000000000000000000100000000
000001001110000000000011111101000000000010000000000000
001000000000101001100000000000000000000000000000000000
100000000000000001000000001001001110000000100000000000
010000000000000001100111100011011101000000000000000000
010001000000000000010000000101101101000000100000000000
000000100000000000000000001011101110000000000000000000
000000000000000000000000001111001111001000000000000000
000000000000000000000010100001101110000000000000000000
000000000000000000000100000000000000000001000000000000
000000000000000101000000011000001111000010000000000000
000010100000001101100011010011011110000000000000000000
000000000000000101000010101001000001000010100000000010
000000000000001101100110110111101000000001000001000000
000000000000000111100000001000001010000110000000000000
000000000001010111000010110001000000000010000000000010

.logic_tile 18 29
000000000000001000000000001101000000000010000000000000
000000000000000001000000001011001011000011100000000000
001000001000000000000000000000000000000000000000000000
100010100000000111000010100000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000100000000000000001001110010010100100000000
000010100000000000000000000000011011100000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000001111001010111100000000000
000000000000000000000000001011101101000111010000000001

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000111000111000000000000000110000000
000000000000000000000111100000100000000001000000000000
001000000110000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000010001111101001010110000000000000
010000000000000000100000000011111010000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000010
000000000000000000000000000000001110010000000000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000010011100000000000000100000000
000000000000000001000010110000100000000001000010000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010110000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000010000000000000000000000001000000

.logic_tile 21 29
000000000000000000000000001011100001000001010100000100
000000000000000000000000000001001011000010010000100000
001000000000000000000000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101110001010000100000000
000000000000000000000000001001010000001001000000100000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000100000000000001111100000000011110010100001
000000000001000000000010010011101011000001110000100001
001000001000000000000000010000000000000000000000000000
100000000100000000000010000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
010000000001010000000100000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000011001110100000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001000011010000000000100000000
000000000000000000000000000011011011000010000000000000
000000000010000000000000010001100000000010000000000000
000000000000000000000010100000100000000000000010000000

.logic_tile 23 29
000000000000001000000000001000011110000000000100000000
000000000000001111000000001101001000000010000000000000
001000000000001111100110000101100000000010000000000000
100000000000000001100100000000000000000000000000000000
010000000000000000000111100000000000000010000000000000
110000001100000000000100001111000000000000000000000000
000000000000000001100111110000000000000010000000000000
000000000000000000000010100000001110000000000000000000
000000000000000001000000000001100001000000100100000000
000000000000000000100000000001101011000000000000000000
000000000000100000000110001001000001000000100100000000
000000000000010000000000001111001000000000000000000000
000000000000001000000010001011011101011111110000000000
000000001110000001000000000001011110111111110010100010
000000000000001101000000011111011010100000000000000000
000000000000000101000010101101101110000000000000000000

.logic_tile 24 29
000000000000000101000110110101101001001100111010000000
000000000000000000100010100000101111110011000000010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000101100000000111101000001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000111101001001100111000000000
000000000000001101000011100000101010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000010111001001001100111000000000
000000000000000111000011100000101110110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000000000011100011101001001100111000000000
000000000000000111000100000000101110110011000001000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000001000000000000000001110110000110000001000
000000000010000011000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000101000000110000110000001000
000000010000000000000000000000100000110000110000000000
000000000000000000000010000101000000110000110000001000
000000000000000111000000000000000000110000110000000000
000000000000001000000000000111000000110000110000001000
000000000000000011000000000000100000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000010000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000011100000001000000100000100000000
000000000000000000000000000000010000000000000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111101000011110000000100100000000
100000000000000000000100001001001101000000000010000000
110000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000100100000000
000000000000000000000000000101001101000000000000000000
000000000000000000000110101000001101000100000100000100
000000100000000000000000000111011111000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 30
000001000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000001100100000000011010000000000000000000000000000
000000000000000001000000001101111000001111000000000000
000000000001000111000000000101000000001101000010000110
000000000000100000000000001101001000001101000110000000
000000000001000000000000000011110000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000111000000011000000010000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 30
000100001100001000000000000101101000001100110000000000
000100000000001101000011100111100000110011000001010000
001000000000001111110110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000111000000000010000000100000
010000000000000000000000000000100000000000000000000000
000000000000101111100000010000011110000100000110000000
000000000000000001100010100000000000000000000000000000
000000001101001000000000001000011001000010000000000000
000000000000001001000000000101001000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100110100001111010001000000000000000
000000000000000101000011110011100000000000000000000000
000000000000100011000000001001001110000010000000000000
000000000000010000000000001011011110000000000000000000

.logic_tile 10 30
000000001100100000000011110000000001000000000100000000
000000000001000000000011110011001000000000100000000000
001000000000001000000111000000000000000000000000000000
100000000000001011000110100000000000000000000000000000
010001000000000000000010100000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000000000100000000
000000000000000000000010101001000000000100000000100000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001011111010011111110011000000
000010100000000000000000001001111011111111110000000000
110000000010000000000000000001100001000000000100000000
100000000000000000000000000000001001000000010000100000

.logic_tile 11 30
000000000000000000000000000011101011000100000100100000
000000000000000000000000000000001000101000010001100010
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000001110000000000000000000000001000000100000000100
000000000000000101000010100000001110000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000001011010100000100000010
000000000000000000000000000001011011010000100001000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 12 30
000000000000100000000000000111000000000000000100000000
000000000001010000000011100000100000000001000000000000
001000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000010000000001000000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000010000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 13 30
000000000000000111100000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010100000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000

.logic_tile 14 30
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001101100000000001000101000000
110000000000000000000000001111000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000011101010000000100000100
000000000000000000000000000000001111000000000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
100000000000010000000100000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000001011000000100100000000
000000000000000000000000001101011111000010100000000100
001000000000000000010000000000011001010000000100000000
100000000000000101000000000000001101000000000000000000
110000000000000000000010111000000001000000000100000000
110000000000000000000010010001001110000000100000000000
000000000010000000000000000001100000000000000100000000
000000000000000000000000000000001101000000010000000000
000000000000001000000110111000011110000000000100000000
000000000000000001000010100001000000000100000000000000
000000000000000000000110100001101100000000000100000000
000000000000000000000010010000010000001000000000000000
000000001010000000000011100111100001000000000100000000
000000000000000000000000000000101000000000010000000000
110000000000001101100110010011101100001100110000000000
100000000000000101000010100000100000110011000000000000

.logic_tile 17 30
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
000000000100001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000101100000010101001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000011100000000101101000001100111000000000
000000100000000000100000000000100000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000001000000110011000000000000

.logic_tile 18 30
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111010000000110000000
000000000000000000000000000000001000000000000000000000
000001000000000000000000000001100000000000000110000000
000010100001010000000000000000001000000000010000000010
110000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000001100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000010000100100000
100000000000000000000000000001000000000000000000000100
110000001000100000000000000000000000000000000000000000
110000001110010000000000000000000000000000000000000000
000000000000000000000111001101100000000010110000000000
000000000000000000000100000111101100000010100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000011010010010100000000000
000000000000000101000000000000011100000000000010000000

.logic_tile 21 30
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000000000000000000000000000000000000000000
110010100000000101100000000000001000001100110100100001
110001000000000000000000001011000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011111001100110100000010
000000000000000000000010000000001100110011000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000001000100000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000001110010000000100000000
000000000000000000000000000000011000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000001100010100001101000001100110000000100
000000000000000000000010010000001110110011000000010000
001000000000001011100000000101001000000000000100000000
100000000000000101000000000000010000001000000000000000
110000000000000101000110111011011011000010000000000000
110000000001000111000010000001111010000000000000000000
000000000000000111000000011000001000000000000100000000
000000000000001001100010001011010000000100000000000010
000000000000000000000110000000001000010000000100000000
000000000000000000000000000000011001000000000000000000
000000000000000000000010001000011110000000000000000000
000000000000000000000000000101011011010000000000000000
000000000001010011100111100000001010000000000100000010
000000001110100000100000001001000000000100000000000000
110000000000001000000110001000001010000010000000000000
100000000000000001000000000111011000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000001110000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000001110000000010
000100001001000000
000000000000000000
000000000000000001
000000000000010110
000001110000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001010000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$40744$n231_$glb_sr
.sym 6 clk12_$glb_clk
.sym 7 $abc$40744$n233_$glb_sr
.sym 8 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9 VexRiscv.reset_$glb_sr
.sym 10 $abc$40744$n2586_$glb_ce
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$40744$n2621_$glb_ce
.sym 14 spram_datain11[1]
.sym 15 spram_datain01[7]
.sym 16 spram_datain01[14]
.sym 18 spram_datain11[3]
.sym 19 spram_datain01[5]
.sym 20 spram_datain01[2]
.sym 22 spram_datain11[6]
.sym 25 spram_datain01[0]
.sym 28 spram_datain01[13]
.sym 29 spram_datain01[1]
.sym 30 spram_datain01[8]
.sym 31 spram_datain01[15]
.sym 32 spram_datain11[7]
.sym 33 spram_datain11[4]
.sym 34 spram_datain01[6]
.sym 35 spram_datain01[11]
.sym 36 spram_datain01[4]
.sym 37 spram_datain01[12]
.sym 38 spram_datain01[9]
.sym 39 spram_datain01[10]
.sym 40 spram_datain01[3]
.sym 41 spram_datain11[5]
.sym 42 spram_datain11[0]
.sym 44 spram_datain11[2]
.sym 45 spram_datain11[0]
.sym 46 spram_datain01[8]
.sym 47 spram_datain01[0]
.sym 48 spram_datain11[1]
.sym 49 spram_datain01[9]
.sym 50 spram_datain01[1]
.sym 51 spram_datain11[2]
.sym 52 spram_datain01[10]
.sym 53 spram_datain01[2]
.sym 54 spram_datain11[3]
.sym 55 spram_datain01[11]
.sym 56 spram_datain01[3]
.sym 57 spram_datain11[4]
.sym 58 spram_datain01[12]
.sym 59 spram_datain01[4]
.sym 60 spram_datain11[5]
.sym 61 spram_datain01[13]
.sym 62 spram_datain01[5]
.sym 63 spram_datain11[6]
.sym 64 spram_datain01[14]
.sym 65 spram_datain01[6]
.sym 66 spram_datain11[7]
.sym 67 spram_datain01[15]
.sym 68 spram_datain01[7]
.sym 101 $abc$40744$n6499_1
.sym 102 $abc$40744$n6507_1
.sym 103 $abc$40744$n6509_1
.sym 104 $abc$40744$n6505_1
.sym 105 $abc$40744$n6523_1
.sym 106 $abc$40744$n6503_1
.sym 107 $abc$40744$n6501_1
.sym 108 $abc$40744$n6497_1
.sym 116 spram_datain01[12]
.sym 117 spram_datain11[10]
.sym 118 spram_datain01[10]
.sym 119 spram_maskwren01[0]
.sym 120 $abc$40744$n6525
.sym 121 $abc$40744$n6513_1
.sym 122 spram_maskwren11[0]
.sym 123 spram_datain11[12]
.sym 131 spram_dataout01[0]
.sym 132 spram_dataout01[1]
.sym 133 spram_dataout01[2]
.sym 134 spram_dataout01[3]
.sym 135 spram_dataout01[4]
.sym 136 spram_dataout01[5]
.sym 137 spram_dataout01[6]
.sym 138 spram_dataout01[7]
.sym 204 spram_datain11[6]
.sym 205 spram_dataout01[5]
.sym 206 $abc$40744$n6505_1
.sym 207 spram_dataout01[6]
.sym 209 spram_dataout01[7]
.sym 211 spram_dataout01[0]
.sym 215 spram_dataout11[5]
.sym 216 spram_dataout01[2]
.sym 219 spram_datain01[2]
.sym 221 spram_datain01[8]
.sym 222 spram_datain01[15]
.sym 223 spram_datain01[3]
.sym 226 spram_datain01[14]
.sym 227 spram_datain01[11]
.sym 228 spram_datain11[2]
.sym 232 $abc$40744$n5859
.sym 234 spram_datain01[6]
.sym 236 spram_datain01[4]
.sym 241 spram_datain11[7]
.sym 246 spram_datain11[3]
.sym 247 spram_dataout01[3]
.sym 248 spram_datain11[14]
.sym 249 spram_dataout01[4]
.sym 250 spram_dataout11[10]
.sym 259 spram_dataout11[14]
.sym 260 spram_datain01[9]
.sym 261 $abc$40744$n6507_1
.sym 262 spram_dataout01[1]
.sym 264 $abc$40744$n6509_1
.sym 265 spram_datain11[0]
.sym 268 spram_dataout01[14]
.sym 269 array_muxed0[0]
.sym 270 spram_datain01[7]
.sym 271 spram_dataout11[1]
.sym 273 spram_dataout11[2]
.sym 275 spram_datain01[5]
.sym 276 spram_dataout11[3]
.sym 277 spram_datain01[1]
.sym 279 spram_datain11[1]
.sym 280 array_muxed0[0]
.sym 281 spram_datain11[4]
.sym 282 spram_dataout11[6]
.sym 283 spram_dataout11[9]
.sym 284 spram_dataout11[7]
.sym 286 array_muxed1[28]
.sym 287 array_muxed0[13]
.sym 288 $PACKER_VCC_NET
.sym 289 $PACKER_VCC_NET
.sym 290 spram_datain11[5]
.sym 291 array_muxed1[17]
.sym 292 array_muxed1[20]
.sym 293 array_muxed0[1]
.sym 303 spram_datain01[0]
.sym 315 spram_datain01[13]
.sym 321 array_muxed0[5]
.sym 323 array_muxed0[8]
.sym 327 array_muxed0[12]
.sym 328 array_muxed0[8]
.sym 330 spram_datain11[11]
.sym 332 array_muxed0[2]
.sym 334 spram_dataout11[0]
.sym 347 spram_datain11[14]
.sym 348 array_muxed0[7]
.sym 350 spram_dataout11[5]
.sym 355 spram_dataout11[10]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[5]
.sym 365 array_muxed0[1]
.sym 366 spram_datain11[9]
.sym 367 array_muxed0[2]
.sym 368 spram_datain11[13]
.sym 370 array_muxed0[8]
.sym 371 spram_datain11[8]
.sym 373 array_muxed0[10]
.sym 375 array_muxed0[3]
.sym 376 array_muxed0[13]
.sym 379 array_muxed0[12]
.sym 380 spram_datain11[11]
.sym 381 spram_datain11[10]
.sym 382 array_muxed0[1]
.sym 383 array_muxed0[9]
.sym 384 array_muxed0[0]
.sym 385 array_muxed0[4]
.sym 387 spram_datain11[12]
.sym 388 array_muxed0[6]
.sym 390 array_muxed0[11]
.sym 392 spram_datain11[14]
.sym 393 array_muxed0[7]
.sym 394 array_muxed0[0]
.sym 395 spram_datain11[15]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain11[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain11[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain11[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain11[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain11[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain11[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain11[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain11[15]
.sym 451 spram_datain01[4]
.sym 452 spram_datain01[7]
.sym 453 spram_datain11[5]
.sym 454 spram_datain01[5]
.sym 455 spram_datain01[1]
.sym 456 spram_datain11[1]
.sym 457 spram_datain11[4]
.sym 458 spram_datain11[7]
.sym 466 spram_dataout01[8]
.sym 467 spram_dataout01[9]
.sym 468 spram_dataout01[10]
.sym 469 spram_dataout01[11]
.sym 470 spram_dataout01[12]
.sym 471 spram_dataout01[13]
.sym 472 spram_dataout01[14]
.sym 473 spram_dataout01[15]
.sym 482 $abc$40744$n6324_1
.sym 516 spram_datain01[13]
.sym 519 $abc$40744$n6525
.sym 523 array_muxed0[10]
.sym 524 spram_datain11[9]
.sym 525 array_muxed0[2]
.sym 526 array_muxed1[29]
.sym 527 spram_dataout01[10]
.sym 531 spram_dataout01[12]
.sym 533 spram_dataout01[13]
.sym 537 array_muxed0[3]
.sym 538 spram_dataout01[15]
.sym 539 spram_datain11[15]
.sym 540 spram_dataout01[8]
.sym 542 spram_dataout01[9]
.sym 543 array_muxed0[9]
.sym 548 spram_datain11[13]
.sym 551 array_muxed0[11]
.sym 559 spram_datain11[8]
.sym 560 spram_datain01[0]
.sym 562 spram_dataout11[4]
.sym 563 array_muxed0[4]
.sym 565 spram_dataout01[11]
.sym 566 array_muxed0[6]
.sym 567 spram_dataout11[8]
.sym 569 spram_datain11[7]
.sym 570 spram_maskwren11[0]
.sym 571 spram_datain01[4]
.sym 572 array_muxed1[22]
.sym 573 spram_dataout11[11]
.sym 577 array_muxed0[3]
.sym 585 array_muxed0[10]
.sym 592 spram_maskwren01[2]
.sym 593 spram_maskwren11[2]
.sym 594 spram_maskwren01[0]
.sym 595 spram_wren0
.sym 596 array_muxed0[12]
.sym 597 spram_maskwren11[0]
.sym 598 array_muxed0[2]
.sym 599 array_muxed0[4]
.sym 600 spram_maskwren01[2]
.sym 601 spram_maskwren11[2]
.sym 602 spram_maskwren01[0]
.sym 603 spram_wren0
.sym 604 array_muxed0[7]
.sym 605 array_muxed0[8]
.sym 606 array_muxed0[5]
.sym 608 spram_maskwren11[0]
.sym 610 array_muxed0[6]
.sym 611 array_muxed0[11]
.sym 613 array_muxed0[9]
.sym 614 array_muxed0[10]
.sym 616 array_muxed0[13]
.sym 617 $PACKER_VCC_NET
.sym 618 $PACKER_VCC_NET
.sym 622 array_muxed0[3]
.sym 623 spram_maskwren01[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren01[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren01[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren01[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren11[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren11[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren11[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren11[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 680 $abc$40744$n6882
.sym 681 $abc$40744$n6885
.sym 682 $abc$40744$n6888
.sym 683 $abc$40744$n3865
.sym 684 basesoc_uart_tx_fifo_level0[1]
.sym 693 spram_dataout11[0]
.sym 694 spram_dataout11[1]
.sym 695 spram_dataout11[2]
.sym 696 spram_dataout11[3]
.sym 697 spram_dataout11[4]
.sym 698 spram_dataout11[5]
.sym 699 spram_dataout11[6]
.sym 700 spram_dataout11[7]
.sym 703 csrbankarray_csrbank3_bitbang0_w[1]
.sym 720 basesoc_uart_phy_tx_busy
.sym 741 array_muxed0[5]
.sym 742 spram_maskwren01[2]
.sym 743 spram_maskwren11[2]
.sym 744 array_muxed1[21]
.sym 745 spram_wren0
.sym 746 array_muxed0[7]
.sym 761 array_muxed0[6]
.sym 764 array_muxed1[31]
.sym 765 array_muxed0[9]
.sym 784 array_muxed0[12]
.sym 785 array_muxed1[23]
.sym 786 array_muxed0[5]
.sym 789 array_muxed0[11]
.sym 790 array_muxed1[18]
.sym 791 $abc$40744$n6507_1
.sym 793 spram_dataout11[14]
.sym 794 basesoc_uart_tx_fifo_level0[0]
.sym 795 spram_dataout11[15]
.sym 797 $abc$40744$n6509_1
.sym 798 csrbankarray_csrbank2_dat0_w[4]
.sym 799 $abc$40744$n2377
.sym 803 array_muxed0[8]
.sym 807 array_muxed0[5]
.sym 810 array_muxed0[8]
.sym 824 $PACKER_GND_NET
.sym 826 $PACKER_GND_NET
.sym 837 $PACKER_VCC_NET
.sym 838 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 907 $abc$40744$n6881
.sym 908 $abc$40744$n6884
.sym 909 $abc$40744$n6887
.sym 910 basesoc_uart_tx_fifo_level0[3]
.sym 911 basesoc_uart_tx_fifo_level0[4]
.sym 912 basesoc_uart_tx_fifo_level0[2]
.sym 920 spram_dataout11[8]
.sym 921 spram_dataout11[9]
.sym 922 spram_dataout11[10]
.sym 923 spram_dataout11[11]
.sym 924 spram_dataout11[12]
.sym 925 spram_dataout11[13]
.sym 926 spram_dataout11[14]
.sym 927 spram_dataout11[15]
.sym 930 array_muxed1[17]
.sym 947 basesoc_uart_phy_sink_ready
.sym 949 $PACKER_VCC_NET
.sym 968 $PACKER_GND_NET
.sym 975 $abc$40744$n3865
.sym 985 spram_dataout11[12]
.sym 987 spram_dataout11[13]
.sym 998 $PACKER_VCC_NET
.sym 1006 $PACKER_VCC_NET
.sym 1012 $PACKER_GND_NET
.sym 1130 $abc$40744$n2376
.sym 1132 basesoc_uart_tx_fifo_level0[0]
.sym 1133 $abc$40744$n2377
.sym 1136 $abc$40744$n6879
.sym 1137 $abc$40744$n6878
.sym 1141 basesoc_adr[1]
.sym 1143 array_muxed0[7]
.sym 1158 basesoc_uart_tx_fifo_wrport_we
.sym 1164 basesoc_adr[1]
.sym 1179 basesoc_uart_tx_fifo_level0[4]
.sym 1183 $PACKER_VCC_NET
.sym 1212 spiflash_bus_dat_r[18]
.sym 1223 array_muxed0[7]
.sym 1227 user_btn1
.sym 1232 array_muxed0[1]
.sym 1237 $PACKER_VCC_NET
.sym 1248 spiflash_bus_dat_r[18]
.sym 1347 basesoc_adr[0]
.sym 1358 $abc$40744$n3794
.sym 1364 VexRiscv.decode_to_execute_RS2[29]
.sym 1370 basesoc_adr[0]
.sym 1402 sys_rst
.sym 1418 $PACKER_VCC_NET
.sym 1427 array_muxed0[10]
.sym 1431 array_muxed0[3]
.sym 1434 array_muxed1[22]
.sym 1435 basesoc_adr[1]
.sym 1439 $abc$40744$n2274
.sym 1440 spiflash_bus_dat_r[15]
.sym 1544 basesoc_counter[0]
.sym 1554 basesoc_timer0_load_storage[11]
.sym 1555 $abc$40744$n6476_1
.sym 1566 $abc$40744$n2436
.sym 1571 array_muxed0[8]
.sym 1574 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 1615 array_muxed0[8]
.sym 1635 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 1637 array_muxed0[5]
.sym 1639 basesoc_vexriscv_ibus_adr[12]
.sym 1644 array_muxed0[11]
.sym 1647 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 1651 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 1660 basesoc_vexriscv_ibus_adr[12]
.sym 1662 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 1759 waittimer1_count[1]
.sym 1763 basesoc_counter[1]
.sym 1775 array_muxed0[1]
.sym 1784 basesoc_counter[0]
.sym 1806 array_muxed0[1]
.sym 1813 VexRiscv.lastStagePc[15]
.sym 1844 basesoc_counter[0]
.sym 1845 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 1868 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 1870 VexRiscv.lastStagePc[15]
.sym 1966 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 1968 $abc$40744$n2480
.sym 1991 $abc$40744$n3945
.sym 2007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 2039 $abc$40744$n8240
.sym 2040 eventmanager_pending_w[1]
.sym 2062 spiflash_bus_dat_r[18]
.sym 2071 VexRiscv.CsrPlugin_mtval[8]
.sym 2072 array_muxed1[4]
.sym 2076 $PACKER_VCC_NET
.sym 2077 basesoc_vexriscv_ibus_adr[4]
.sym 2078 $PACKER_GND_NET
.sym 2082 waittimer1_count[0]
.sym 2084 waittimer1_count[1]
.sym 2085 user_btn1
.sym 2087 $abc$40744$n2530
.sym 2098 spiflash_bus_dat_r[18]
.sym 2192 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 2197 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 2201 VexRiscv._zz_79_[21]
.sym 2218 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 2238 $PACKER_VCC_NET
.sym 2241 VexRiscv.decode_to_execute_RS2[21]
.sym 2260 sys_rst
.sym 2287 array_muxed1[22]
.sym 2289 basesoc_adr[1]
.sym 2290 spiflash_bus_dat_r[15]
.sym 2291 csrbankarray_csrbank2_dat0_w[7]
.sym 2294 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 2297 $abc$40744$n2632
.sym 2308 VexRiscv.decode_to_execute_RS2[21]
.sym 2396 $abc$40744$n3952
.sym 2397 $abc$40744$n3950
.sym 2398 $abc$40744$n3953
.sym 2399 waittimer1_count[2]
.sym 2400 waittimer1_count[8]
.sym 2401 waittimer1_count[4]
.sym 2402 waittimer1_count[3]
.sym 2403 waittimer1_count[5]
.sym 2406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 2418 VexRiscv._zz_162_
.sym 2427 user_btn1
.sym 2430 VexRiscv.decode_to_execute_RS2[21]
.sym 2450 $abc$40744$n5315_1
.sym 2467 VexRiscv.lastStagePc[16]
.sym 2490 basesoc_vexriscv_ibus_adr[27]
.sym 2491 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 2493 waittimer1_count[8]
.sym 2495 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 2496 array_muxed0[11]
.sym 2498 $abc$40744$n3600
.sym 2500 waittimer1_count[9]
.sym 2501 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 2503 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 2504 basesoc_vexriscv_ibus_adr[12]
.sym 2506 VexRiscv.lastStagePc[16]
.sym 2508 basesoc_adr[0]
.sym 2513 basesoc_vexriscv_ibus_adr[27]
.sym 2514 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 2606 $abc$40744$n6639
.sym 2607 $abc$40744$n6641
.sym 2608 $abc$40744$n6643
.sym 2609 $abc$40744$n6645
.sym 2610 $abc$40744$n6647
.sym 2611 $abc$40744$n6649
.sym 2631 $abc$40744$n5397_1
.sym 2702 VexRiscv._zz_257_[4]
.sym 2704 $abc$40744$n6651
.sym 2706 $abc$40744$n4261_1
.sym 2707 $abc$40744$n6649
.sym 2709 $abc$40744$n3951
.sym 2711 csrbankarray_csrbank2_ctrl0_w[1]
.sym 2719 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 2722 VexRiscv.lastStagePc[15]
.sym 2813 $abc$40744$n6651
.sym 2814 $abc$40744$n6653
.sym 2815 $abc$40744$n6655
.sym 2816 $abc$40744$n6657
.sym 2817 $abc$40744$n6659
.sym 2818 $abc$40744$n6661
.sym 2819 $abc$40744$n6663
.sym 2820 $abc$40744$n6665
.sym 2823 VexRiscv.CsrPlugin_hadException
.sym 2824 $abc$40744$n8241
.sym 2833 $PACKER_VCC_NET
.sym 2845 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 2846 VexRiscv._zz_323_[31]
.sym 2864 $abc$40744$n8241
.sym 2867 VexRiscv.lastStagePc[2]
.sym 2873 $PACKER_VCC_NET
.sym 2893 $abc$40744$n2479
.sym 2904 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 2905 $abc$40744$n2565
.sym 2909 $PACKER_VCC_NET
.sym 2911 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 2912 waittimer1_count[13]
.sym 2913 VexRiscv._zz_323_[20]
.sym 2914 waittimer1_count[0]
.sym 2915 $abc$40744$n2530
.sym 2916 $abc$40744$n2647
.sym 2917 VexRiscv._zz_323_[28]
.sym 2918 basesoc_vexriscv_ibus_adr[4]
.sym 2919 user_btn1
.sym 2920 $abc$40744$n6653
.sym 2928 $abc$40744$n2565
.sym 2930 spiflash_bus_dat_r[18]
.sym 2931 $abc$40744$n8241
.sym 3025 $abc$40744$n6667
.sym 3026 csrbankarray_csrbank2_ctrl0_w[3]
.sym 3027 $abc$40744$n6013
.sym 3028 waittimer1_count[16]
.sym 3029 $abc$40744$n3951
.sym 3030 csrbankarray_csrbank2_ctrl0_w[1]
.sym 3031 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3032 csrbankarray_csrbank2_ctrl0_w[2]
.sym 3071 basesoc_uart_phy_storage[25]
.sym 3072 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 3089 basesoc_adr[1]
.sym 3090 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 3099 basesoc_vexriscv_ibus_adr[4]
.sym 3100 basesoc_vexriscv_ibus_adr[3]
.sym 3131 VexRiscv.CsrPlugin_hadException
.sym 3134 $PACKER_VCC_NET
.sym 3135 VexRiscv.CsrPlugin_mepc[23]
.sym 3136 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 3139 $abc$40744$n2632
.sym 3140 basesoc_adr[1]
.sym 3141 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 3142 $abc$40744$n6661
.sym 3144 array_muxed1[22]
.sym 3145 spiflash_bus_dat_r[15]
.sym 3146 waittimer1_count[11]
.sym 3147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3148 basesoc_adr[1]
.sym 3151 basesoc_vexriscv_ibus_adr[3]
.sym 3153 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 3156 VexRiscv.CsrPlugin_mepc[23]
.sym 3158 VexRiscv.CsrPlugin_hadException
.sym 3251 waittimer1_count[13]
.sym 3252 waittimer1_count[0]
.sym 3253 waittimer1_count[11]
.sym 3254 $abc$40744$n6635
.sym 3257 waittimer1_count[9]
.sym 3261 csrbankarray_csrbank2_ctrl0_w[1]
.sym 3270 basesoc_dat_w[3]
.sym 3279 array_muxed0[6]
.sym 3280 VexRiscv._zz_152_[14]
.sym 3283 basesoc_ctrl_reset_reset_r
.sym 3298 VexRiscv._zz_323_[10]
.sym 3299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 3305 VexRiscv._zz_152_[14]
.sym 3307 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3325 VexRiscv.lastStagePc[14]
.sym 3326 basesoc_vexriscv_ibus_adr[6]
.sym 3327 $abc$40744$n2234
.sym 3331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 3341 basesoc_adr[0]
.sym 3342 $abc$40744$n2647
.sym 3343 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 3345 VexRiscv._zz_35_[29]
.sym 3346 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 3348 $abc$40744$n3600
.sym 3349 array_muxed0[11]
.sym 3350 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 3351 csrbankarray_csrbank2_addr0_w[0]
.sym 3352 basesoc_vexriscv_ibus_adr[6]
.sym 3353 waittimer1_count[9]
.sym 3354 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3355 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 3356 csrbankarray_csrbank2_ctrl0_w[2]
.sym 3357 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3358 basesoc_vexriscv_ibus_adr[12]
.sym 3361 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 3365 $abc$40744$n2647
.sym 3366 VexRiscv._zz_35_[29]
.sym 3367 basesoc_vexriscv_ibus_adr[27]
.sym 3368 VexRiscv.lastStagePc[16]
.sym 3457 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 3460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 3466 VexRiscv._zz_41_[27]
.sym 3467 VexRiscv._zz_194_[26]
.sym 3469 $abc$40744$n5004
.sym 3475 $abc$40744$n5274
.sym 3487 $abc$40744$n3999
.sym 3505 basesoc_vexriscv_ibus_adr[3]
.sym 3507 VexRiscv.lastStagePc[15]
.sym 3514 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 3516 VexRiscv._zz_194_[25]
.sym 3531 VexRiscv.lastStagePc[27]
.sym 3538 VexRiscv._zz_41_[8]
.sym 3550 $abc$40744$n2644
.sym 3552 csrbankarray_csrbank2_ctrl0_w[1]
.sym 3553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 3554 $abc$40744$n4261_1
.sym 3555 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 3556 $abc$40744$n5000
.sym 3558 $abc$40744$n5001
.sym 3559 VexRiscv._zz_257_[4]
.sym 3560 $abc$40744$n7832
.sym 3561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 3573 basesoc_vexriscv_ibus_adr[3]
.sym 3575 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3664 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 3665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 3666 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 3669 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 3674 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 3691 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 3694 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 3695 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 3713 VexRiscv._zz_323_[3]
.sym 3714 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 3715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 3718 $abc$40744$n4820
.sym 3719 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 3724 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 3727 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 3729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 3730 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 3732 basesoc_vexriscv_ibus_adr[5]
.sym 3733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 3735 $abc$40744$n5002
.sym 3755 VexRiscv._zz_35_[14]
.sym 3757 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 3760 $abc$40744$n7811
.sym 3761 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3765 basesoc_vexriscv_ibus_adr[4]
.sym 3766 $abc$40744$n2530
.sym 3767 $abc$40744$n2647
.sym 3768 $PACKER_VCC_NET
.sym 3769 VexRiscv._zz_323_[20]
.sym 3770 basesoc_vexriscv_ibus_adr[6]
.sym 3775 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 3776 spiflash_bus_dat_r[18]
.sym 3779 $abc$40744$n2565
.sym 3782 $abc$40744$n8241
.sym 3874 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 3876 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 3880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 3884 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3885 basesoc_vexriscv_ibus_adr[5]
.sym 3900 $abc$40744$n5006
.sym 3907 basesoc_adr[0]
.sym 3933 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3944 basesoc_vexriscv_ibus_adr[3]
.sym 3946 slave_sel_r[1]
.sym 3955 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 3956 basesoc_vexriscv_ibus_adr[6]
.sym 3967 $abc$40744$n4306
.sym 3968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 3969 array_muxed1[22]
.sym 3972 VexRiscv.CsrPlugin_mepc[25]
.sym 3973 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 3974 spiflash_bus_dat_r[15]
.sym 3975 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3976 $abc$40744$n2632
.sym 3977 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 3984 VexRiscv.CsrPlugin_hadException
.sym 3988 basesoc_vexriscv_ibus_adr[3]
.sym 3989 VexRiscv.CsrPlugin_mepc[23]
.sym 4110 $abc$40744$n4339
.sym 4111 $abc$40744$n5119
.sym 4122 $abc$40744$n4342
.sym 4127 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 4128 $abc$40744$n4345
.sym 4129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 4130 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 4133 basesoc_dat_w[4]
.sym 4148 $abc$40744$n5119
.sym 4150 $abc$40744$n7838
.sym 4154 VexRiscv.lastStagePc[26]
.sym 4155 $abc$40744$n5002
.sym 4160 $abc$40744$n5168_1
.sym 4163 $abc$40744$n5007
.sym 4164 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 4171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 4175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 4177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 4191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 4193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 4194 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 4196 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 4197 csrbankarray_csrbank2_ctrl0_w[0]
.sym 4198 $abc$40744$n3600
.sym 4199 array_muxed0[11]
.sym 4200 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 4201 csrbankarray_csrbank2_addr0_w[0]
.sym 4202 csrbankarray_csrbank2_ctrl0_w[2]
.sym 4203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 4204 basesoc_vexriscv_ibus_adr[9]
.sym 4205 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 4206 basesoc_vexriscv_ibus_adr[6]
.sym 4207 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 4210 $abc$40744$n2647
.sym 4212 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 4216 VexRiscv._zz_35_[29]
.sym 4217 basesoc_vexriscv_ibus_adr[27]
.sym 4218 VexRiscv.lastStagePc[16]
.sym 4219 basesoc_vexriscv_ibus_adr[12]
.sym 4312 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 4319 $abc$40744$n2237
.sym 4339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 4342 csrbankarray_csrbank2_dat0_w[3]
.sym 4343 basesoc_ctrl_reset_reset_r
.sym 4356 csrbankarray_csrbank2_dat0_w[1]
.sym 4358 VexRiscv._zz_50_[14]
.sym 4359 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 4360 csrbankarray_csrbank2_dat0_w[0]
.sym 4387 csrbankarray_csrbank2_dat0_w[1]
.sym 4398 basesoc_vexriscv_ibus_adr[3]
.sym 4409 csrbankarray_csrbank2_dat0_w[0]
.sym 4418 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 4419 csrbankarray_csrbank2_dat0_w[3]
.sym 4423 csrbankarray_csrbank2_ctrl0_w[1]
.sym 4424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 4425 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 4430 $abc$40744$n4261_1
.sym 4431 $abc$40744$n7832
.sym 4432 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 4442 csrbankarray_csrbank2_dat0_w[3]
.sym 4444 csrbankarray_csrbank2_dat0_w[1]
.sym 4446 csrbankarray_csrbank2_dat0_w[0]
.sym 4539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 4543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 4544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 4545 $abc$40744$n3612_1
.sym 4546 $abc$40744$n2230
.sym 4564 $abc$40744$n5859
.sym 4576 $abc$40744$n4003
.sym 4584 VexRiscv._zz_323_[26]
.sym 4585 basesoc_dat_w[2]
.sym 4587 spiflash_bus_dat_r[9]
.sym 4600 $abc$40744$n2237
.sym 4604 $abc$40744$n3976
.sym 4612 basesoc_vexriscv_ibus_adr[20]
.sym 4614 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 4616 $abc$40744$n4820
.sym 4625 $abc$40744$n2237
.sym 4636 $abc$40744$n4201
.sym 4645 spiflash_bus_dat_r[18]
.sym 4646 $abc$40744$n2565
.sym 4647 $abc$40744$n2237
.sym 4648 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 4650 VexRiscv._zz_321_
.sym 4651 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 4652 basesoc_vexriscv_ibus_adr[29]
.sym 4654 $PACKER_VCC_NET
.sym 4655 $abc$40744$n7811
.sym 4656 $abc$40744$n2530
.sym 4657 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 4660 basesoc_vexriscv_ibus_adr[6]
.sym 4661 $abc$40744$n2647
.sym 4668 $abc$40744$n8241
.sym 4769 basesoc_vexriscv_ibus_adr[6]
.sym 4770 basesoc_vexriscv_ibus_adr[14]
.sym 4773 basesoc_vexriscv_ibus_adr[29]
.sym 4792 $abc$40744$n6200
.sym 4797 grant
.sym 4808 $abc$40744$n3612_1
.sym 4809 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 4830 basesoc_vexriscv_ibus_adr[3]
.sym 4831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 4832 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 4838 basesoc_vexriscv_ibus_adr[20]
.sym 4841 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 4873 $abc$40744$n2591
.sym 4876 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 4878 basesoc_vexriscv_ibus_adr[14]
.sym 4884 $abc$40744$n2632
.sym 4888 VexRiscv.CsrPlugin_mepc[25]
.sym 4892 VexRiscv.CsrPlugin_hadException
.sym 4893 VexRiscv.CsrPlugin_mepc[23]
.sym 4991 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 5002 VexRiscv.decode_to_execute_RS2[21]
.sym 5006 basesoc_vexriscv_ibus_adr[6]
.sym 5040 $abc$40744$n5368
.sym 5041 basesoc_vexriscv_ibus_adr[12]
.sym 5042 VexRiscv.lastStagePc[16]
.sym 5049 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 5055 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 5062 $abc$40744$n2647
.sym 5082 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 5085 basesoc_vexriscv_ibus_adr[27]
.sym 5086 VexRiscv._zz_35_[29]
.sym 5088 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5089 basesoc_vexriscv_ibus_adr[6]
.sym 5091 basesoc_vexriscv_ibus_adr[14]
.sym 5092 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 5093 csrbankarray_csrbank2_ctrl0_w[2]
.sym 5096 csrbankarray_csrbank2_addr0_w[0]
.sym 5103 basesoc_adr[0]
.sym 5202 basesoc_ctrl_storage[11]
.sym 5204 basesoc_ctrl_storage[15]
.sym 5226 basesoc_dat_w[7]
.sym 5245 VexRiscv._zz_196_[32]
.sym 5251 $abc$40744$n6200
.sym 5253 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 5289 $abc$40744$n233
.sym 5300 $abc$40744$n4261_1
.sym 5301 csrbankarray_csrbank2_ctrl0_w[1]
.sym 5303 $abc$40744$n2249
.sym 5313 csrbankarray_csrbank2_dat0_w[3]
.sym 5314 csrbankarray_csrbank2_dat0_w[1]
.sym 5316 csrbankarray_csrbank2_dat0_w[0]
.sym 5405 csrbankarray_csrbank2_dat0_w[4]
.sym 5421 $abc$40744$n7820
.sym 5434 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 5454 $abc$40744$n8241
.sym 5455 VexRiscv._zz_195_[3]
.sym 5465 VexRiscv._zz_195_[6]
.sym 5487 VexRiscv._zz_195_[4]
.sym 5498 $abc$40744$n8241
.sym 5506 VexRiscv._zz_321_
.sym 5507 $abc$40744$n2530
.sym 5510 csrbankarray_csrbank2_dat0_w[4]
.sym 5615 $abc$40744$n6009
.sym 5616 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 5621 $abc$40744$n6011
.sym 5624 basesoc_timer0_reload_storage[25]
.sym 5643 basesoc_dat_w[3]
.sym 5644 $abc$40744$n2438
.sym 5665 VexRiscv.CsrPlugin_mepc[23]
.sym 5668 $abc$40744$n2565
.sym 5671 basesoc_dat_w[5]
.sym 5705 VexRiscv._zz_195_[12]
.sym 5708 VexRiscv.CsrPlugin_hadException
.sym 5717 csrbankarray_csrbank2_dat0_w[2]
.sym 5720 csrbankarray_csrbank2_dat0_w[2]
.sym 5721 csrbankarray_csrbank2_dat0_w[5]
.sym 5727 led_rgba_pwm[2]
.sym 5826 csrbankarray_csrbank2_addr0_w[3]
.sym 5828 csrbankarray_csrbank2_addr0_w[2]
.sym 5830 csrbankarray_csrbank2_addr0_w[0]
.sym 5831 csrbankarray_csrbank2_addr0_w[1]
.sym 5871 VexRiscv._zz_196_[27]
.sym 5874 $abc$40744$n3818
.sym 5889 VexRiscv._zz_195_[21]
.sym 5892 basesoc_adr[0]
.sym 5893 VexRiscv._zz_195_[20]
.sym 5904 $abc$40744$n3794
.sym 5934 $abc$40744$n6009
.sym 5938 csrbankarray_csrbank2_addr0_w[0]
.sym 5939 csrbankarray_csrbank2_ctrl0_w[2]
.sym 5946 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5953 led_rgba_pwm[0]
.sym 5966 csrbankarray_csrbank2_dat0_w[1]
.sym 5969 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5971 csrbankarray_csrbank2_addr0_w[3]
.sym 5975 csrbankarray_csrbank2_dat0_w[3]
.sym 5976 csrbankarray_csrbank2_dat0_w[0]
.sym 5977 csrbankarray_csrbank2_dat0_w[6]
.sym 5982 led_dat_re
.sym 5984 csrbankarray_csrbank2_addr0_w[2]
.sym 5986 csrbankarray_csrbank2_addr0_w[0]
.sym 5987 csrbankarray_csrbank2_addr0_w[1]
.sym 5990 csrbankarray_csrbank2_dat0_w[7]
.sym 5994 csrbankarray_csrbank2_dat0_w[4]
.sym 5996 csrbankarray_csrbank2_dat0_w[2]
.sym 5997 csrbankarray_csrbank2_dat0_w[5]
.sym 5998 csrbankarray_csrbank2_dat0_w[6]
.sym 5999 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6001 csrbankarray_csrbank2_dat0_w[7]
.sym 6002 led_dat_re
.sym 6004 led_dat_re
.sym 6005 csrbankarray_csrbank2_dat0_w[0]
.sym 6008 csrbankarray_csrbank2_dat0_w[1]
.sym 6010 csrbankarray_csrbank2_addr0_w[0]
.sym 6011 csrbankarray_csrbank2_dat0_w[2]
.sym 6013 csrbankarray_csrbank2_addr0_w[1]
.sym 6014 csrbankarray_csrbank2_dat0_w[3]
.sym 6016 csrbankarray_csrbank2_addr0_w[2]
.sym 6017 csrbankarray_csrbank2_dat0_w[4]
.sym 6019 csrbankarray_csrbank2_addr0_w[3]
.sym 6020 csrbankarray_csrbank2_dat0_w[5]
.sym 6053 csrbankarray_csrbank2_dat0_w[7]
.sym 6072 led_rgba_pwm[0]
.sym 6073 led_rgba_pwm[1]
.sym 6074 led_rgba_pwm[2]
.sym 6098 basesoc_dat_w[1]
.sym 6127 csrbankarray_csrbank2_dat0_w[6]
.sym 6128 basesoc_ctrl_reset_reset_r
.sym 6142 led_dat_re
.sym 6146 csrbankarray_csrbank2_dat0_w[4]
.sym 6159 csrbankarray_csrbank2_addr0_w[3]
.sym 6170 $abc$40744$n2532
.sym 6171 led_rgba_pwm[1]
.sym 6188 clk12
.sym 6193 clk12
.sym 6305 clk12
.sym 6306 basesoc_adr[1]
.sym 6309 basesoc_timer0_reload_storage[31]
.sym 6346 VexRiscv._zz_195_[24]
.sym 6358 $abc$40744$n2530
.sym 6390 VexRiscv._zz_195_[23]
.sym 6428 led_rgba_pwm[0]
.sym 6431 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6432 led_rgba_pwm[2]
.sym 6447 led_rgba_pwm[1]
.sym 6456 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6459 led_rgba_pwm[0]
.sym 6462 led_rgba_pwm[1]
.sym 6465 led_rgba_pwm[2]
.sym 6533 basesoc_adr[0]
.sym 6673 $abc$40744$n6511_1
.sym 6674 $abc$40744$n6495_1
.sym 6675 $abc$40744$n6517
.sym 6676 $abc$40744$n6521
.sym 6677 $abc$40744$n6515_1
.sym 6678 spram_datain01[11]
.sym 6679 $abc$40744$n6519
.sym 6680 spram_datain11[11]
.sym 6684 $abc$40744$n2376
.sym 6716 spram_dataout11[4]
.sym 6718 spram_dataout01[1]
.sym 6722 spram_dataout11[5]
.sym 6723 spram_dataout11[14]
.sym 6726 spram_dataout01[3]
.sym 6728 spram_dataout01[4]
.sym 6730 spram_dataout01[5]
.sym 6731 spram_dataout01[14]
.sym 6732 spram_dataout01[2]
.sym 6734 spram_dataout01[7]
.sym 6736 spram_dataout11[6]
.sym 6737 $abc$40744$n5859
.sym 6738 spram_dataout11[3]
.sym 6740 spram_dataout01[6]
.sym 6742 spram_dataout11[1]
.sym 6744 spram_dataout11[2]
.sym 6745 slave_sel_r[2]
.sym 6746 spram_dataout11[7]
.sym 6748 spram_dataout11[2]
.sym 6749 spram_dataout01[2]
.sym 6750 $abc$40744$n5859
.sym 6751 slave_sel_r[2]
.sym 6754 slave_sel_r[2]
.sym 6755 $abc$40744$n5859
.sym 6756 spram_dataout11[6]
.sym 6757 spram_dataout01[6]
.sym 6760 $abc$40744$n5859
.sym 6761 slave_sel_r[2]
.sym 6762 spram_dataout11[7]
.sym 6763 spram_dataout01[7]
.sym 6766 spram_dataout11[5]
.sym 6767 spram_dataout01[5]
.sym 6768 slave_sel_r[2]
.sym 6769 $abc$40744$n5859
.sym 6772 $abc$40744$n5859
.sym 6773 spram_dataout11[14]
.sym 6774 spram_dataout01[14]
.sym 6775 slave_sel_r[2]
.sym 6778 slave_sel_r[2]
.sym 6779 $abc$40744$n5859
.sym 6780 spram_dataout11[4]
.sym 6781 spram_dataout01[4]
.sym 6784 $abc$40744$n5859
.sym 6785 slave_sel_r[2]
.sym 6786 spram_dataout01[3]
.sym 6787 spram_dataout11[3]
.sym 6790 slave_sel_r[2]
.sym 6791 spram_dataout11[1]
.sym 6792 spram_dataout01[1]
.sym 6793 $abc$40744$n5859
.sym 6825 spram_datain01[0]
.sym 6826 spram_datain01[13]
.sym 6827 spram_datain11[2]
.sym 6828 spram_datain01[9]
.sym 6829 spram_datain01[2]
.sym 6830 spram_datain11[9]
.sym 6831 spram_datain11[13]
.sym 6832 spram_datain11[0]
.sym 6838 spram_dataout11[4]
.sym 6839 $abc$40744$n6503_1
.sym 6840 array_muxed1[22]
.sym 6842 spram_dataout11[11]
.sym 6843 spram_datain01[6]
.sym 6846 spram_dataout01[11]
.sym 6847 $abc$40744$n6523_1
.sym 6848 spram_dataout11[8]
.sym 6850 spram_dataout11[0]
.sym 6856 spram_dataout01[8]
.sym 6860 spram_dataout01[12]
.sym 6862 array_muxed1[26]
.sym 6863 spram_dataout01[13]
.sym 6874 $abc$40744$n6497_1
.sym 6875 $abc$40744$n6511_1
.sym 6876 $abc$40744$n6499_1
.sym 6880 slave_sel_r[2]
.sym 6882 spram_dataout11[13]
.sym 6885 slave_sel_r[2]
.sym 6887 spram_dataout11[12]
.sym 6889 $abc$40744$n6501_1
.sym 6890 slave_sel_r[2]
.sym 6894 $abc$40744$n5859
.sym 6902 spram_dataout11[15]
.sym 6903 $abc$40744$n6324_1
.sym 6914 slave_sel_r[2]
.sym 6919 array_muxed1[26]
.sym 6921 spram_dataout01[15]
.sym 6923 array_muxed1[28]
.sym 6925 spram_dataout01[9]
.sym 6927 $abc$40744$n5859
.sym 6929 spram_dataout11[9]
.sym 6932 $abc$40744$n5859
.sym 6936 $abc$40744$n5859
.sym 6938 array_muxed1[28]
.sym 6941 $abc$40744$n5859
.sym 6943 array_muxed1[26]
.sym 6948 array_muxed1[26]
.sym 6950 $abc$40744$n5859
.sym 6953 $abc$40744$n6324_1
.sym 6955 $abc$40744$n5859
.sym 6959 $abc$40744$n5859
.sym 6960 slave_sel_r[2]
.sym 6961 spram_dataout11[15]
.sym 6962 spram_dataout01[15]
.sym 6965 spram_dataout01[9]
.sym 6966 $abc$40744$n5859
.sym 6967 slave_sel_r[2]
.sym 6968 spram_dataout11[9]
.sym 6972 $abc$40744$n6324_1
.sym 6974 $abc$40744$n5859
.sym 6977 $abc$40744$n5859
.sym 6979 array_muxed1[28]
.sym 7008 spram_datain01[15]
.sym 7013 spram_datain11[15]
.sym 7019 csrbankarray_csrbank2_dat0_w[4]
.sym 7020 spram_dataout11[15]
.sym 7022 $abc$40744$n6513_1
.sym 7023 spram_datain01[9]
.sym 7025 spram_datain11[0]
.sym 7027 array_muxed1[18]
.sym 7029 array_muxed1[25]
.sym 7031 array_muxed1[16]
.sym 7032 spram_datain11[2]
.sym 7037 $abc$40744$n5859
.sym 7041 spram_datain01[15]
.sym 7042 $abc$40744$n5859
.sym 7049 $abc$40744$n5859
.sym 7053 $abc$40744$n5859
.sym 7054 array_muxed1[17]
.sym 7055 array_muxed1[20]
.sym 7060 array_muxed1[23]
.sym 7063 array_muxed1[21]
.sym 7068 $abc$40744$n5859
.sym 7082 array_muxed1[20]
.sym 7084 $abc$40744$n5859
.sym 7088 $abc$40744$n5859
.sym 7089 array_muxed1[23]
.sym 7095 $abc$40744$n5859
.sym 7097 array_muxed1[21]
.sym 7102 array_muxed1[21]
.sym 7103 $abc$40744$n5859
.sym 7107 $abc$40744$n5859
.sym 7109 array_muxed1[17]
.sym 7113 $abc$40744$n5859
.sym 7114 array_muxed1[17]
.sym 7118 array_muxed1[20]
.sym 7120 $abc$40744$n5859
.sym 7125 array_muxed1[23]
.sym 7126 $abc$40744$n5859
.sym 7166 waittimer1_count[1]
.sym 7168 array_muxed0[0]
.sym 7170 array_muxed0[0]
.sym 7185 spram_datain11[15]
.sym 7186 array_muxed1[26]
.sym 7209 basesoc_uart_tx_fifo_level0[3]
.sym 7210 basesoc_uart_tx_fifo_level0[4]
.sym 7211 basesoc_uart_tx_fifo_level0[2]
.sym 7223 $abc$40744$n2377
.sym 7224 basesoc_uart_tx_fifo_level0[0]
.sym 7226 basesoc_uart_tx_fifo_level0[1]
.sym 7228 $nextpnr_ICESTORM_LC_15$O
.sym 7230 basesoc_uart_tx_fifo_level0[0]
.sym 7234 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 7237 basesoc_uart_tx_fifo_level0[1]
.sym 7240 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 7243 basesoc_uart_tx_fifo_level0[2]
.sym 7244 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 7246 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 7248 basesoc_uart_tx_fifo_level0[3]
.sym 7250 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 7254 basesoc_uart_tx_fifo_level0[4]
.sym 7256 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 7259 basesoc_uart_tx_fifo_level0[1]
.sym 7260 basesoc_uart_tx_fifo_level0[2]
.sym 7261 basesoc_uart_tx_fifo_level0[0]
.sym 7262 basesoc_uart_tx_fifo_level0[3]
.sym 7268 basesoc_uart_tx_fifo_level0[1]
.sym 7275 $abc$40744$n2377
.sym 7276 clk12_$glb_clk
.sym 7277 sys_rst_$glb_sr
.sym 7308 basesoc_uart_eventmanager_pending_w[0]
.sym 7313 csrbankarray_csrbank2_addr0_w[3]
.sym 7314 array_muxed1[28]
.sym 7316 $PACKER_VCC_NET
.sym 7317 array_muxed1[20]
.sym 7319 array_muxed1[17]
.sym 7320 array_muxed0[13]
.sym 7322 user_btn1
.sym 7327 $abc$40744$n6499_1
.sym 7328 $abc$40744$n6497_1
.sym 7331 $abc$40744$n6511_1
.sym 7335 basesoc_uart_tx_fifo_wrport_we
.sym 7345 basesoc_uart_tx_fifo_level0[0]
.sym 7346 $abc$40744$n6885
.sym 7347 $abc$40744$n6888
.sym 7349 basesoc_uart_tx_fifo_level0[4]
.sym 7353 $abc$40744$n6882
.sym 7357 basesoc_uart_tx_fifo_level0[1]
.sym 7358 basesoc_uart_tx_fifo_wrport_we
.sym 7359 $PACKER_VCC_NET
.sym 7362 $abc$40744$n6884
.sym 7367 $PACKER_VCC_NET
.sym 7369 $abc$40744$n6881
.sym 7370 $abc$40744$n2376
.sym 7371 $abc$40744$n6887
.sym 7372 basesoc_uart_tx_fifo_level0[3]
.sym 7374 basesoc_uart_tx_fifo_level0[2]
.sym 7375 $nextpnr_ICESTORM_LC_4$O
.sym 7378 basesoc_uart_tx_fifo_level0[0]
.sym 7381 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 7383 $PACKER_VCC_NET
.sym 7384 basesoc_uart_tx_fifo_level0[1]
.sym 7387 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 7389 $PACKER_VCC_NET
.sym 7390 basesoc_uart_tx_fifo_level0[2]
.sym 7391 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 7393 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 7395 basesoc_uart_tx_fifo_level0[3]
.sym 7396 $PACKER_VCC_NET
.sym 7397 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 7400 basesoc_uart_tx_fifo_level0[4]
.sym 7401 $PACKER_VCC_NET
.sym 7403 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 7406 $abc$40744$n6885
.sym 7407 basesoc_uart_tx_fifo_wrport_we
.sym 7408 $abc$40744$n6884
.sym 7412 $abc$40744$n6888
.sym 7413 $abc$40744$n6887
.sym 7414 basesoc_uart_tx_fifo_wrport_we
.sym 7418 $abc$40744$n6881
.sym 7419 basesoc_uart_tx_fifo_wrport_we
.sym 7420 $abc$40744$n6882
.sym 7422 $abc$40744$n2376
.sym 7423 clk12_$glb_clk
.sym 7424 sys_rst_$glb_sr
.sym 7449 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 7460 csrbankarray_csrbank2_dat0_w[7]
.sym 7461 array_muxed0[4]
.sym 7464 $abc$40744$n2352
.sym 7468 array_muxed0[6]
.sym 7469 $abc$40744$n2353
.sym 7471 basesoc_adr[1]
.sym 7472 spiflash_bus_dat_r[15]
.sym 7473 $PACKER_VCC_NET
.sym 7474 slave_sel_r[2]
.sym 7481 $abc$40744$n2376
.sym 7483 basesoc_timer0_reload_storage[29]
.sym 7484 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 7492 $abc$40744$n2376
.sym 7499 $PACKER_VCC_NET
.sym 7503 basesoc_uart_tx_fifo_do_read
.sym 7504 $abc$40744$n6879
.sym 7505 $abc$40744$n6878
.sym 7516 basesoc_uart_tx_fifo_level0[0]
.sym 7518 sys_rst
.sym 7519 basesoc_uart_tx_fifo_wrport_we
.sym 7523 basesoc_uart_tx_fifo_wrport_we
.sym 7524 sys_rst
.sym 7525 basesoc_uart_tx_fifo_do_read
.sym 7535 $abc$40744$n6878
.sym 7537 basesoc_uart_tx_fifo_wrport_we
.sym 7538 $abc$40744$n6879
.sym 7541 basesoc_uart_tx_fifo_level0[0]
.sym 7542 basesoc_uart_tx_fifo_do_read
.sym 7543 sys_rst
.sym 7544 basesoc_uart_tx_fifo_wrport_we
.sym 7559 $PACKER_VCC_NET
.sym 7560 basesoc_uart_tx_fifo_level0[0]
.sym 7565 basesoc_uart_tx_fifo_level0[0]
.sym 7566 $PACKER_VCC_NET
.sym 7569 $abc$40744$n2376
.sym 7570 clk12_$glb_clk
.sym 7571 sys_rst_$glb_sr
.sym 7602 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 7605 VexRiscv._zz_35_[31]
.sym 7606 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 7607 waittimer1_count[0]
.sym 7608 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 7611 $abc$40744$n3988
.sym 7612 csrbankarray_csrbank2_dat0_w[4]
.sym 7613 $abc$40744$n6507_1
.sym 7614 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 7615 basesoc_uart_tx_fifo_do_read
.sym 7616 $abc$40744$n2377
.sym 7617 array_muxed1[18]
.sym 7619 $abc$40744$n6509_1
.sym 7625 basesoc_counter[0]
.sym 7626 basesoc_dat_w[1]
.sym 7629 $abc$40744$n5859
.sym 7630 basesoc_timer0_reload_storage[31]
.sym 7744 VexRiscv.lastStagePc[23]
.sym 7748 VexRiscv.lastStagePc[15]
.sym 7756 VexRiscv._zz_41_[15]
.sym 7763 $abc$40744$n3983
.sym 7767 basesoc_timer0_reload_storage[30]
.sym 7770 basesoc_vexriscv_ibus_adr[17]
.sym 7778 sys_rst
.sym 7784 basesoc_counter[0]
.sym 7795 $abc$40744$n2274
.sym 7819 basesoc_counter[0]
.sym 7863 $abc$40744$n2274
.sym 7864 clk12_$glb_clk
.sym 7865 sys_rst_$glb_sr
.sym 7890 $abc$40744$n2472
.sym 7892 $abc$40744$n2473
.sym 7895 eventmanager_pending_w[1]
.sym 7899 basesoc_dat_w[4]
.sym 7900 basesoc_dat_w[4]
.sym 7901 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 7902 basesoc_vexriscv_ibus_adr[19]
.sym 7904 $abc$40744$n2530
.sym 7906 array_muxed0[1]
.sym 7907 $PACKER_GND_NET
.sym 7910 basesoc_vexriscv_ibus_adr[4]
.sym 7915 user_btn1
.sym 7916 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 7917 $abc$40744$n233
.sym 7918 basesoc_timer0_reload_storage[27]
.sym 7919 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 7920 $abc$40744$n3988
.sym 7923 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 7942 $abc$40744$n2480
.sym 7952 user_btn1
.sym 7953 waittimer1_count[1]
.sym 8002 waittimer1_count[1]
.sym 8003 user_btn1
.sym 8010 $abc$40744$n2480
.sym 8011 clk12_$glb_clk
.sym 8012 sys_rst_$glb_sr
.sym 8042 basesoc_vexriscv_dbus_adr[27]
.sym 8045 eventsourceprocess1_old_trigger
.sym 8046 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 8050 slave_sel[0]
.sym 8051 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 8052 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 8055 csrbankarray_csrbank2_dat0_w[7]
.sym 8057 $abc$40744$n2274
.sym 8060 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 8064 $abc$40744$n2235
.sym 8066 $abc$40744$n6013
.sym 8067 basesoc_we
.sym 8068 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 8069 $PACKER_VCC_NET
.sym 8071 basesoc_timer0_reload_storage[25]
.sym 8080 $abc$40744$n2235
.sym 8097 $PACKER_GND_NET
.sym 8099 user_btn1
.sym 8102 sys_rst
.sym 8105 eventmanager_status_w[1]
.sym 8109 waittimer1_count[0]
.sym 8117 $PACKER_GND_NET
.sym 8129 user_btn1
.sym 8130 eventmanager_status_w[1]
.sym 8131 sys_rst
.sym 8132 waittimer1_count[0]
.sym 8157 $abc$40744$n2235
.sym 8158 clk12_$glb_clk
.sym 8190 VexRiscv.CsrPlugin_mepc[10]
.sym 8193 VexRiscv._zz_323_[6]
.sym 8194 csrbankarray_csrbank2_ctrl0_w[2]
.sym 8197 $abc$40744$n3600
.sym 8200 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 8208 VexRiscv.CsrPlugin_mtval[10]
.sym 8209 $abc$40744$n5859
.sym 8210 basesoc_dat_w[1]
.sym 8214 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 8215 eventmanager_status_w[1]
.sym 8216 basesoc_dat_w[2]
.sym 8217 basesoc_timer0_reload_storage[31]
.sym 8219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 8227 VexRiscv._zz_189_
.sym 8237 $PACKER_VCC_NET
.sym 8243 $abc$40744$n2632
.sym 8270 VexRiscv._zz_189_
.sym 8300 $PACKER_VCC_NET
.sym 8304 $abc$40744$n2632
.sym 8305 clk12_$glb_clk
.sym 8332 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 8339 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 8344 $abc$40744$n4261_1
.sym 8345 VexRiscv._zz_189_
.sym 8348 VexRiscv._zz_257_[4]
.sym 8349 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 8350 VexRiscv._zz_161_
.sym 8351 VexRiscv.lastStageIsFiring
.sym 8354 basesoc_uart_phy_storage[15]
.sym 8355 basesoc_timer0_reload_storage[30]
.sym 8357 $abc$40744$n2479
.sym 8359 sys_rst
.sym 8360 $abc$40744$n2511
.sym 8365 basesoc_vexriscv_ibus_adr[17]
.sym 8372 user_btn1
.sym 8374 $abc$40744$n3953
.sym 8375 $abc$40744$n6641
.sym 8376 waittimer1_count[8]
.sym 8377 waittimer1_count[4]
.sym 8379 waittimer1_count[5]
.sym 8381 waittimer1_count[1]
.sym 8382 $abc$40744$n6639
.sym 8383 $abc$40744$n2479
.sym 8384 $abc$40744$n6643
.sym 8385 $abc$40744$n6645
.sym 8388 $abc$40744$n6651
.sym 8390 $abc$40744$n172
.sym 8391 waittimer1_count[2]
.sym 8394 waittimer1_count[3]
.sym 8396 $abc$40744$n3952
.sym 8400 waittimer1_count[0]
.sym 8401 $abc$40744$n3951
.sym 8405 waittimer1_count[8]
.sym 8406 waittimer1_count[4]
.sym 8407 waittimer1_count[3]
.sym 8408 waittimer1_count[5]
.sym 8412 $abc$40744$n3951
.sym 8413 $abc$40744$n3952
.sym 8414 $abc$40744$n3953
.sym 8417 waittimer1_count[1]
.sym 8418 waittimer1_count[2]
.sym 8419 $abc$40744$n172
.sym 8420 waittimer1_count[0]
.sym 8424 user_btn1
.sym 8425 $abc$40744$n6639
.sym 8429 user_btn1
.sym 8431 $abc$40744$n6651
.sym 8435 $abc$40744$n6643
.sym 8436 user_btn1
.sym 8443 user_btn1
.sym 8444 $abc$40744$n6641
.sym 8448 user_btn1
.sym 8450 $abc$40744$n6645
.sym 8451 $abc$40744$n2479
.sym 8452 clk12_$glb_clk
.sym 8453 sys_rst_$glb_sr
.sym 8478 waittimer1_count[7]
.sym 8479 waittimer1_count[6]
.sym 8480 $abc$40744$n172
.sym 8481 eventmanager_status_w[1]
.sym 8483 $abc$40744$n170
.sym 8484 $abc$40744$n160
.sym 8485 $abc$40744$n2479
.sym 8486 $abc$40744$n3721_1
.sym 8495 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8497 VexRiscv._zz_323_[20]
.sym 8498 $abc$40744$n2647
.sym 8501 VexRiscv._zz_323_[28]
.sym 8502 $abc$40744$n6667
.sym 8503 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 8504 $abc$40744$n3988
.sym 8505 $abc$40744$n162
.sym 8507 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 8508 user_btn1
.sym 8509 basesoc_vexriscv_ibus_adr[28]
.sym 8510 basesoc_timer0_reload_storage[27]
.sym 8511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 8512 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 8513 $abc$40744$n3815
.sym 8524 $PACKER_VCC_NET
.sym 8525 waittimer1_count[3]
.sym 8526 waittimer1_count[5]
.sym 8530 waittimer1_count[2]
.sym 8532 waittimer1_count[4]
.sym 8534 $PACKER_VCC_NET
.sym 8535 waittimer1_count[7]
.sym 8536 waittimer1_count[6]
.sym 8544 waittimer1_count[0]
.sym 8547 waittimer1_count[1]
.sym 8551 $nextpnr_ICESTORM_LC_8$O
.sym 8554 waittimer1_count[0]
.sym 8557 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 8559 $PACKER_VCC_NET
.sym 8560 waittimer1_count[1]
.sym 8563 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 8565 $PACKER_VCC_NET
.sym 8566 waittimer1_count[2]
.sym 8567 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 8569 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 8571 waittimer1_count[3]
.sym 8572 $PACKER_VCC_NET
.sym 8573 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 8575 $auto$alumacc.cc:474:replace_alu$4027.C[5]
.sym 8577 $PACKER_VCC_NET
.sym 8578 waittimer1_count[4]
.sym 8579 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 8581 $auto$alumacc.cc:474:replace_alu$4027.C[6]
.sym 8583 $PACKER_VCC_NET
.sym 8584 waittimer1_count[5]
.sym 8585 $auto$alumacc.cc:474:replace_alu$4027.C[5]
.sym 8587 $auto$alumacc.cc:474:replace_alu$4027.C[7]
.sym 8589 waittimer1_count[6]
.sym 8590 $PACKER_VCC_NET
.sym 8591 $auto$alumacc.cc:474:replace_alu$4027.C[6]
.sym 8593 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 8595 waittimer1_count[7]
.sym 8596 $PACKER_VCC_NET
.sym 8597 $auto$alumacc.cc:474:replace_alu$4027.C[7]
.sym 8625 waittimer1_count[10]
.sym 8626 $abc$40744$n3954
.sym 8627 waittimer1_count[12]
.sym 8628 $abc$40744$n168
.sym 8629 waittimer1_count[14]
.sym 8630 waittimer1_count[15]
.sym 8631 $abc$40744$n164
.sym 8632 $abc$40744$n166
.sym 8639 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 8642 $abc$40744$n2479
.sym 8643 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 8644 $abc$40744$n3680
.sym 8645 $abc$40744$n2479
.sym 8648 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 8649 $abc$40744$n172
.sym 8651 basesoc_timer0_reload_storage[25]
.sym 8653 $PACKER_VCC_NET
.sym 8655 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 8656 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 8657 $PACKER_VCC_NET
.sym 8658 $abc$40744$n6013
.sym 8659 $abc$40744$n2235
.sym 8660 basesoc_we
.sym 8661 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 8666 waittimer1_count[8]
.sym 8671 $PACKER_VCC_NET
.sym 8675 waittimer1_count[9]
.sym 8679 $PACKER_VCC_NET
.sym 8684 waittimer1_count[13]
.sym 8686 waittimer1_count[14]
.sym 8687 waittimer1_count[15]
.sym 8688 waittimer1_count[11]
.sym 8690 waittimer1_count[10]
.sym 8692 waittimer1_count[12]
.sym 8698 $auto$alumacc.cc:474:replace_alu$4027.C[9]
.sym 8700 $PACKER_VCC_NET
.sym 8701 waittimer1_count[8]
.sym 8702 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 8704 $auto$alumacc.cc:474:replace_alu$4027.C[10]
.sym 8706 waittimer1_count[9]
.sym 8707 $PACKER_VCC_NET
.sym 8708 $auto$alumacc.cc:474:replace_alu$4027.C[9]
.sym 8710 $auto$alumacc.cc:474:replace_alu$4027.C[11]
.sym 8712 waittimer1_count[10]
.sym 8713 $PACKER_VCC_NET
.sym 8714 $auto$alumacc.cc:474:replace_alu$4027.C[10]
.sym 8716 $auto$alumacc.cc:474:replace_alu$4027.C[12]
.sym 8718 waittimer1_count[11]
.sym 8719 $PACKER_VCC_NET
.sym 8720 $auto$alumacc.cc:474:replace_alu$4027.C[11]
.sym 8722 $auto$alumacc.cc:474:replace_alu$4027.C[13]
.sym 8724 waittimer1_count[12]
.sym 8725 $PACKER_VCC_NET
.sym 8726 $auto$alumacc.cc:474:replace_alu$4027.C[12]
.sym 8728 $auto$alumacc.cc:474:replace_alu$4027.C[14]
.sym 8730 waittimer1_count[13]
.sym 8731 $PACKER_VCC_NET
.sym 8732 $auto$alumacc.cc:474:replace_alu$4027.C[13]
.sym 8734 $auto$alumacc.cc:474:replace_alu$4027.C[15]
.sym 8736 $PACKER_VCC_NET
.sym 8737 waittimer1_count[14]
.sym 8738 $auto$alumacc.cc:474:replace_alu$4027.C[14]
.sym 8740 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 8742 $PACKER_VCC_NET
.sym 8743 waittimer1_count[15]
.sym 8744 $auto$alumacc.cc:474:replace_alu$4027.C[15]
.sym 8772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 8773 $abc$40744$n2534
.sym 8775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 8776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 8777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 8780 VexRiscv._zz_201_[4]
.sym 8781 VexRiscv.decode_to_execute_RS2[18]
.sym 8783 csrbankarray_csrbank2_dat0_w[4]
.sym 8784 basesoc_vexriscv_ibus_adr[6]
.sym 8786 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 8790 csrbankarray_csrbank2_addr0_w[0]
.sym 8793 $abc$40744$n4853
.sym 8795 VexRiscv.CsrPlugin_hadException
.sym 8797 basesoc_dat_w[2]
.sym 8798 $abc$40744$n8241
.sym 8799 $abc$40744$n6657
.sym 8800 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 8801 $abc$40744$n5859
.sym 8802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 8803 basesoc_dat_w[1]
.sym 8804 basesoc_dat_w[2]
.sym 8807 $abc$40744$n2534
.sym 8808 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 8813 basesoc_adr[0]
.sym 8814 waittimer1_count[13]
.sym 8815 basesoc_ctrl_reset_reset_r
.sym 8819 basesoc_dat_w[1]
.sym 8820 waittimer1_count[9]
.sym 8824 waittimer1_count[11]
.sym 8825 $PACKER_VCC_NET
.sym 8826 basesoc_dat_w[3]
.sym 8830 basesoc_dat_w[2]
.sym 8831 $abc$40744$n2534
.sym 8832 csrbankarray_csrbank2_addr0_w[3]
.sym 8833 $abc$40744$n172
.sym 8834 basesoc_adr[1]
.sym 8838 csrbankarray_csrbank2_ctrl0_w[3]
.sym 8840 waittimer1_count[16]
.sym 8847 $PACKER_VCC_NET
.sym 8848 waittimer1_count[16]
.sym 8849 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 8855 basesoc_dat_w[3]
.sym 8858 csrbankarray_csrbank2_ctrl0_w[3]
.sym 8859 basesoc_adr[1]
.sym 8860 basesoc_adr[0]
.sym 8861 csrbankarray_csrbank2_addr0_w[3]
.sym 8865 $abc$40744$n172
.sym 8870 waittimer1_count[11]
.sym 8871 waittimer1_count[13]
.sym 8873 waittimer1_count[9]
.sym 8877 basesoc_dat_w[1]
.sym 8884 basesoc_ctrl_reset_reset_r
.sym 8890 basesoc_dat_w[2]
.sym 8892 $abc$40744$n2534
.sym 8893 clk12_$glb_clk
.sym 8894 sys_rst_$glb_sr
.sym 8921 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 8922 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 8923 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 8924 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 8926 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 8927 VexRiscv._zz_323_[22]
.sym 8928 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 8931 $abc$40744$n5001
.sym 8933 $abc$40744$n5000
.sym 8934 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 8938 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 8939 $abc$40744$n6649
.sym 8942 $abc$40744$n7832
.sym 8943 sys_rst
.sym 8944 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 8945 $abc$40744$n2479
.sym 8946 VexRiscv._zz_204_
.sym 8947 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 8948 $abc$40744$n2511
.sym 8949 $abc$40744$n4816
.sym 8951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 8952 basesoc_vexriscv_ibus_adr[17]
.sym 8953 VexRiscv._zz_321_
.sym 8954 basesoc_timer0_reload_storage[30]
.sym 8961 $PACKER_VCC_NET
.sym 8962 $abc$40744$n6661
.sym 8963 user_btn1
.sym 8970 $abc$40744$n6653
.sym 8971 $abc$40744$n2479
.sym 8983 $abc$40744$n6657
.sym 8986 waittimer1_count[0]
.sym 8988 $abc$40744$n6635
.sym 8999 user_btn1
.sym 9000 $abc$40744$n6661
.sym 9006 $abc$40744$n6635
.sym 9008 user_btn1
.sym 9011 user_btn1
.sym 9013 $abc$40744$n6657
.sym 9018 $PACKER_VCC_NET
.sym 9020 waittimer1_count[0]
.sym 9035 $abc$40744$n6653
.sym 9037 user_btn1
.sym 9039 $abc$40744$n2479
.sym 9040 clk12_$glb_clk
.sym 9041 sys_rst_$glb_sr
.sym 9067 $abc$40744$n4816
.sym 9068 $abc$40744$n4818
.sym 9069 $abc$40744$n4820
.sym 9070 $abc$40744$n4822
.sym 9071 $abc$40744$n4824
.sym 9072 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 9073 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 9074 VexRiscv._zz_323_[0]
.sym 9075 VexRiscv._zz_41_[26]
.sym 9077 csrbankarray_csrbank2_addr0_w[3]
.sym 9078 $abc$40744$n2585
.sym 9079 $abc$40744$n5083
.sym 9081 basesoc_vexriscv_ibus_adr[6]
.sym 9082 VexRiscv._zz_171_[2]
.sym 9083 VexRiscv._zz_323_[28]
.sym 9084 VexRiscv.CsrPlugin_mepc[27]
.sym 9086 $abc$40744$n4230_1
.sym 9087 $abc$40744$n7811
.sym 9089 VexRiscv._zz_41_[9]
.sym 9090 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 9091 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 9092 VexRiscv.lastStagePc[14]
.sym 9094 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9095 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 9096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 9097 basesoc_vexriscv_ibus_adr[28]
.sym 9098 basesoc_timer0_reload_storage[27]
.sym 9099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 9100 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 9101 basesoc_vexriscv_ibus_adr[6]
.sym 9111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 9132 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9166 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 9186 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9187 clk12_$glb_clk
.sym 9213 $abc$40744$n5139_1
.sym 9214 basesoc_vexriscv_ibus_adr[24]
.sym 9215 basesoc_vexriscv_ibus_adr[13]
.sym 9216 basesoc_vexriscv_ibus_adr[5]
.sym 9217 basesoc_vexriscv_ibus_adr[17]
.sym 9220 basesoc_vexriscv_ibus_adr[9]
.sym 9223 $abc$40744$n2230
.sym 9224 csrbankarray_csrbank2_dat0_w[7]
.sym 9225 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 9226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 9227 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 9228 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 9229 VexRiscv.CsrPlugin_mepc[25]
.sym 9230 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 9231 $abc$40744$n4321
.sym 9232 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 9233 $abc$40744$n5004
.sym 9235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 9236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9238 basesoc_timer0_reload_storage[25]
.sym 9239 VexRiscv.lastStagePc[27]
.sym 9241 $abc$40744$n4822
.sym 9243 $abc$40744$n2647
.sym 9244 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 9245 $PACKER_VCC_NET
.sym 9246 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 9247 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 9248 basesoc_vexriscv_ibus_adr[24]
.sym 9259 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9266 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 9267 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 9278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 9295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 9300 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9324 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9333 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9334 clk12_$glb_clk
.sym 9360 $abc$40744$n5068
.sym 9362 VexRiscv.lastStagePc[25]
.sym 9363 VexRiscv.lastStagePc[26]
.sym 9365 $abc$40744$n5168_1
.sym 9367 VexRiscv.lastStagePc[27]
.sym 9369 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 9372 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 9373 basesoc_vexriscv_ibus_adr[6]
.sym 9374 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 9375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 9377 basesoc_vexriscv_ibus_adr[9]
.sym 9378 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 9379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 9380 $abc$40744$n5166_1
.sym 9381 $abc$40744$n5061_1
.sym 9384 $abc$40744$n5859
.sym 9385 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 9386 basesoc_vexriscv_ibus_adr[5]
.sym 9387 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 9388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 9389 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 9390 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 9391 $abc$40744$n8241
.sym 9392 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 9393 basesoc_dat_w[2]
.sym 9394 $abc$40744$n8241
.sym 9395 $abc$40744$n4824
.sym 9401 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 9409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 9440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 9454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 9477 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9480 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9481 clk12_$glb_clk
.sym 9507 $abc$40744$n4026
.sym 9509 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 9510 $abc$40744$n4025
.sym 9511 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 9515 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 9516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 9519 VexRiscv._zz_257_[4]
.sym 9520 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9521 $abc$40744$n233
.sym 9523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 9525 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 9526 $abc$40744$n5000
.sym 9527 $abc$40744$n4336
.sym 9528 $abc$40744$n5001
.sym 9529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 9531 slave_sel_r[1]
.sym 9532 $abc$40744$n2511
.sym 9534 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 9535 $abc$40744$n5030_1
.sym 9536 basesoc_vexriscv_ibus_adr[13]
.sym 9537 VexRiscv._zz_321_
.sym 9539 basesoc_vexriscv_ibus_adr[7]
.sym 9541 VexRiscv._zz_204_
.sym 9542 basesoc_timer0_reload_storage[30]
.sym 9654 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 9657 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 9659 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 9660 $abc$40744$n4201
.sym 9661 $abc$40744$n5134
.sym 9662 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 9663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 9664 basesoc_dat_w[4]
.sym 9666 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9667 VexRiscv._zz_321_
.sym 9668 $abc$40744$n5158_1
.sym 9669 basesoc_vexriscv_ibus_adr[6]
.sym 9670 VexRiscv._zz_323_[20]
.sym 9671 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 9672 basesoc_vexriscv_ibus_adr[4]
.sym 9673 $abc$40744$n2644
.sym 9674 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 9676 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 9677 $PACKER_VCC_NET
.sym 9678 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 9679 VexRiscv.lastStagePc[14]
.sym 9680 $abc$40744$n4025
.sym 9681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 9682 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 9683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 9684 basesoc_vexriscv_ibus_adr[6]
.sym 9685 basesoc_dat_w[4]
.sym 9686 basesoc_timer0_reload_storage[27]
.sym 9687 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 9688 VexRiscv.CsrPlugin_mepc[24]
.sym 9689 basesoc_vexriscv_ibus_adr[28]
.sym 9697 $abc$40744$n2237
.sym 9714 $abc$40744$n2235
.sym 9722 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9728 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9772 $abc$40744$n2235
.sym 9773 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9774 $abc$40744$n2237
.sym 9775 clk12_$glb_clk
.sym 9776 VexRiscv.reset_$glb_sr
.sym 9801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 9802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 9803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 9804 $abc$40744$n2235
.sym 9805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 9806 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 9807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 9808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 9809 VexRiscv._zz_255_[1]
.sym 9813 basesoc_vexriscv_ibus_adr[14]
.sym 9814 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 9815 spiflash_bus_dat_r[15]
.sym 9816 basesoc_vexriscv_ibus_adr[18]
.sym 9817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 9818 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9819 VexRiscv._zz_323_[26]
.sym 9820 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 9821 $abc$40744$n3983
.sym 9822 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 9823 array_muxed1[22]
.sym 9826 basesoc_timer0_reload_storage[25]
.sym 9828 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 9829 basesoc_vexriscv_ibus_adr[27]
.sym 9831 $abc$40744$n2647
.sym 9834 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 9835 $abc$40744$n5134
.sym 9842 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9845 $abc$40744$n3600
.sym 9846 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 9851 grant
.sym 9856 $abc$40744$n3612_1
.sym 9866 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 9869 $abc$40744$n2235
.sym 9872 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 9902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9908 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9911 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9914 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 9917 $abc$40744$n3612_1
.sym 9918 grant
.sym 9919 $abc$40744$n3600
.sym 9920 $abc$40744$n2235
.sym 9921 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9922 clk12_$glb_clk
.sym 9948 basesoc_vexriscv_ibus_adr[27]
.sym 9949 basesoc_vexriscv_ibus_adr[12]
.sym 9950 basesoc_vexriscv_ibus_adr[7]
.sym 9951 basesoc_vexriscv_ibus_adr[23]
.sym 9952 basesoc_vexriscv_ibus_adr[25]
.sym 9953 basesoc_vexriscv_ibus_adr[28]
.sym 9954 basesoc_vexriscv_ibus_adr[11]
.sym 9955 basesoc_vexriscv_ibus_adr[20]
.sym 9956 VexRiscv._zz_41_[21]
.sym 9958 csrbankarray_csrbank2_ctrl0_w[2]
.sym 9961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 9962 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 9963 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 9964 array_muxed0[11]
.sym 9965 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 9967 basesoc_vexriscv_ibus_adr[14]
.sym 9968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 9970 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 9971 basesoc_vexriscv_ibus_adr[9]
.sym 9974 basesoc_vexriscv_ibus_adr[5]
.sym 9975 $abc$40744$n8241
.sym 9976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 9977 basesoc_vexriscv_ibus_adr[11]
.sym 9978 basesoc_dat_w[2]
.sym 9979 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 9980 VexRiscv._zz_201_[24]
.sym 9982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 9994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 10001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 10007 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 10040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 10049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 10065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 10068 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 10069 clk12_$glb_clk
.sym 10095 $abc$40744$n5548_1
.sym 10096 $abc$40744$n5555
.sym 10097 VexRiscv._zz_201_[24]
.sym 10098 VexRiscv._zz_201_[21]
.sym 10099 VexRiscv._zz_201_[25]
.sym 10100 $abc$40744$n5558_1
.sym 10101 VexRiscv._zz_201_[18]
.sym 10102 $abc$40744$n5561
.sym 10104 $abc$40744$n3649
.sym 10111 $abc$40744$n5364_1
.sym 10114 $abc$40744$n2249
.sym 10115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 10116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 10118 $abc$40744$n7832
.sym 10119 basesoc_vexriscv_ibus_adr[7]
.sym 10121 VexRiscv._zz_321_
.sym 10124 basesoc_dat_w[3]
.sym 10127 basesoc_vexriscv_ibus_adr[11]
.sym 10130 basesoc_timer0_reload_storage[30]
.sym 10154 $abc$40744$n2230
.sym 10163 $abc$40744$n6200
.sym 10171 $abc$40744$n6200
.sym 10215 $abc$40744$n2230
.sym 10216 clk12_$glb_clk
.sym 10217 VexRiscv.reset_$glb_sr
.sym 10242 VexRiscv._zz_195_[8]
.sym 10243 VexRiscv._zz_195_[3]
.sym 10244 $abc$40744$n5545
.sym 10245 $abc$40744$n5554_1
.sym 10246 VexRiscv._zz_195_[7]
.sym 10247 VexRiscv._zz_195_[6]
.sym 10248 VexRiscv._zz_195_[4]
.sym 10249 $abc$40744$n5557
.sym 10250 $abc$40744$n3999
.sym 10254 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 10256 $abc$40744$n2647
.sym 10257 VexRiscv._zz_196_[7]
.sym 10258 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 10259 basesoc_vexriscv_ibus_adr[29]
.sym 10260 $abc$40744$n7811
.sym 10261 $PACKER_VCC_NET
.sym 10263 VexRiscv._zz_196_[5]
.sym 10265 VexRiscv._zz_196_[6]
.sym 10268 basesoc_ctrl_storage[11]
.sym 10269 basesoc_dat_w[4]
.sym 10270 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 10272 basesoc_ctrl_storage[15]
.sym 10274 basesoc_timer0_reload_storage[27]
.sym 10275 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 10276 VexRiscv._zz_313_
.sym 10308 basesoc_dat_w[3]
.sym 10310 $abc$40744$n2249
.sym 10314 basesoc_dat_w[7]
.sym 10347 basesoc_dat_w[3]
.sym 10359 basesoc_dat_w[7]
.sym 10362 $abc$40744$n2249
.sym 10363 clk12_$glb_clk
.sym 10364 sys_rst_$glb_sr
.sym 10389 $abc$40744$n5603
.sym 10391 basesoc_timer0_reload_storage[27]
.sym 10392 basesoc_timer0_reload_storage[29]
.sym 10393 basesoc_timer0_reload_storage[28]
.sym 10394 basesoc_timer0_reload_storage[30]
.sym 10395 basesoc_timer0_reload_storage[25]
.sym 10396 $abc$40744$n5560_1
.sym 10402 $abc$40744$n2632
.sym 10403 VexRiscv.CsrPlugin_mepc[25]
.sym 10406 $abc$40744$n3976
.sym 10408 VexRiscv._zz_195_[8]
.sym 10409 $abc$40744$n5549
.sym 10410 VexRiscv._zz_195_[3]
.sym 10413 basesoc_we
.sym 10416 $abc$40744$n2530
.sym 10417 VexRiscv._zz_195_[7]
.sym 10418 basesoc_timer0_reload_storage[25]
.sym 10419 VexRiscv._zz_195_[6]
.sym 10422 VexRiscv._zz_196_[32]
.sym 10424 basesoc_dat_w[7]
.sym 10432 $abc$40744$n2530
.sym 10459 basesoc_dat_w[4]
.sym 10463 basesoc_dat_w[4]
.sym 10509 $abc$40744$n2530
.sym 10510 clk12_$glb_clk
.sym 10511 sys_rst_$glb_sr
.sym 10536 csrbankarray_csrbank2_dat0_re
.sym 10537 $abc$40744$n2532
.sym 10538 VexRiscv._zz_195_[20]
.sym 10539 VexRiscv._zz_195_[22]
.sym 10540 VexRiscv._zz_195_[21]
.sym 10541 $abc$40744$n5602_1
.sym 10542 $abc$40744$n5599
.sym 10543 $abc$40744$n5596_1
.sym 10550 VexRiscv._zz_195_[11]
.sym 10554 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 10557 VexRiscv._zz_196_[21]
.sym 10562 basesoc_dat_w[6]
.sym 10563 basesoc_adr[1]
.sym 10566 $abc$40744$n2530
.sym 10571 basesoc_dat_w[2]
.sym 10579 csrbankarray_csrbank2_addr0_w[2]
.sym 10583 $abc$40744$n3988
.sym 10584 $abc$40744$n6011
.sym 10586 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10587 basesoc_adr[1]
.sym 10590 csrbankarray_csrbank2_addr0_w[1]
.sym 10591 basesoc_adr[0]
.sym 10599 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10604 $abc$40744$n3794
.sym 10607 csrbankarray_csrbank2_dat0_w[2]
.sym 10616 basesoc_adr[1]
.sym 10617 csrbankarray_csrbank2_addr0_w[1]
.sym 10618 basesoc_adr[0]
.sym 10619 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10622 $abc$40744$n3794
.sym 10623 $abc$40744$n6011
.sym 10624 $abc$40744$n3988
.sym 10625 csrbankarray_csrbank2_dat0_w[2]
.sym 10652 basesoc_adr[0]
.sym 10653 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10654 basesoc_adr[1]
.sym 10655 csrbankarray_csrbank2_addr0_w[2]
.sym 10657 clk12_$glb_clk
.sym 10658 sys_rst_$glb_sr
.sym 10684 $abc$40744$n2530
.sym 10690 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 10695 $abc$40744$n4261_1
.sym 10697 $abc$40744$n7836
.sym 10703 $abc$40744$n3988
.sym 10704 $abc$40744$n2532
.sym 10706 VexRiscv._zz_195_[20]
.sym 10709 VexRiscv._zz_195_[22]
.sym 10710 basesoc_we
.sym 10712 basesoc_dat_w[3]
.sym 10725 basesoc_dat_w[1]
.sym 10731 basesoc_ctrl_reset_reset_r
.sym 10736 basesoc_dat_w[3]
.sym 10742 $abc$40744$n2532
.sym 10755 basesoc_dat_w[2]
.sym 10760 basesoc_dat_w[3]
.sym 10771 basesoc_dat_w[2]
.sym 10782 basesoc_ctrl_reset_reset_r
.sym 10787 basesoc_dat_w[1]
.sym 10803 $abc$40744$n2532
.sym 10804 clk12_$glb_clk
.sym 10805 sys_rst_$glb_sr
.sym 10834 basesoc_timer0_reload_storage[31]
.sym 10842 sys_rst
.sym 10844 VexRiscv._zz_321_
.sym 10847 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 10850 VexRiscv._zz_313_
.sym 10851 $abc$40744$n2530
.sym 10861 csrbankarray_csrbank2_dat0_re
.sym 10891 basesoc_dat_w[7]
.sym 10898 $abc$40744$n2530
.sym 10906 basesoc_dat_w[7]
.sym 10950 $abc$40744$n2530
.sym 10951 clk12_$glb_clk
.sym 10952 sys_rst_$glb_sr
.sym 10977 led_dat_re
.sym 10985 basesoc_dat_w[6]
.sym 10994 VexRiscv._zz_195_[25]
.sym 10996 csrbankarray_csrbank2_dat0_w[5]
.sym 10997 csrbankarray_csrbank2_dat0_w[2]
.sym 11001 basesoc_dat_w[7]
.sym 11010 led_dat_re
.sym 11229 spram_datain01[8]
.sym 11230 spram_datain01[3]
.sym 11231 spram_datain11[6]
.sym 11232 spram_datain01[14]
.sym 11233 spram_datain11[3]
.sym 11234 spram_datain11[14]
.sym 11235 spram_datain01[6]
.sym 11236 spram_datain11[8]
.sym 11272 $abc$40744$n5859
.sym 11273 spram_dataout01[11]
.sym 11275 spram_dataout11[8]
.sym 11277 spram_dataout11[11]
.sym 11278 $abc$40744$n5859
.sym 11280 spram_dataout11[0]
.sym 11281 array_muxed1[27]
.sym 11282 spram_dataout01[12]
.sym 11284 spram_dataout01[13]
.sym 11286 spram_dataout01[8]
.sym 11287 spram_dataout01[0]
.sym 11288 slave_sel_r[2]
.sym 11290 spram_dataout11[12]
.sym 11292 slave_sel_r[2]
.sym 11293 spram_dataout01[10]
.sym 11296 spram_dataout11[10]
.sym 11300 slave_sel_r[2]
.sym 11301 slave_sel_r[2]
.sym 11302 spram_dataout11[13]
.sym 11304 spram_dataout11[8]
.sym 11305 slave_sel_r[2]
.sym 11306 spram_dataout01[8]
.sym 11307 $abc$40744$n5859
.sym 11310 $abc$40744$n5859
.sym 11311 spram_dataout01[0]
.sym 11312 slave_sel_r[2]
.sym 11313 spram_dataout11[0]
.sym 11316 spram_dataout01[11]
.sym 11317 $abc$40744$n5859
.sym 11318 spram_dataout11[11]
.sym 11319 slave_sel_r[2]
.sym 11322 $abc$40744$n5859
.sym 11323 spram_dataout11[13]
.sym 11324 slave_sel_r[2]
.sym 11325 spram_dataout01[13]
.sym 11328 spram_dataout11[10]
.sym 11329 $abc$40744$n5859
.sym 11330 spram_dataout01[10]
.sym 11331 slave_sel_r[2]
.sym 11334 $abc$40744$n5859
.sym 11336 array_muxed1[27]
.sym 11340 spram_dataout01[12]
.sym 11341 spram_dataout11[12]
.sym 11342 slave_sel_r[2]
.sym 11343 $abc$40744$n5859
.sym 11346 $abc$40744$n5859
.sym 11348 array_muxed1[27]
.sym 11365 $abc$40744$n6515_1
.sym 11371 spram_datain01[11]
.sym 11372 $abc$40744$n5859
.sym 11375 array_muxed1[24]
.sym 11376 spram_datain01[8]
.sym 11378 spram_datain01[3]
.sym 11380 $abc$40744$n5859
.sym 11387 spram_dataout01[10]
.sym 11392 array_muxed0[2]
.sym 11395 $abc$40744$n6517
.sym 11397 $abc$40744$n6521
.sym 11400 array_muxed1[27]
.sym 11403 $abc$40744$n6519
.sym 11406 spram_datain11[11]
.sym 11410 $abc$40744$n6495_1
.sym 11438 array_muxed1[16]
.sym 11442 array_muxed1[18]
.sym 11444 array_muxed1[25]
.sym 11451 $abc$40744$n5859
.sym 11452 array_muxed1[29]
.sym 11456 $abc$40744$n5859
.sym 11467 $abc$40744$n5859
.sym 11469 array_muxed1[16]
.sym 11474 array_muxed1[29]
.sym 11476 $abc$40744$n5859
.sym 11480 $abc$40744$n5859
.sym 11482 array_muxed1[18]
.sym 11485 array_muxed1[25]
.sym 11487 $abc$40744$n5859
.sym 11492 array_muxed1[18]
.sym 11494 $abc$40744$n5859
.sym 11497 array_muxed1[25]
.sym 11500 $abc$40744$n5859
.sym 11503 $abc$40744$n5859
.sym 11505 array_muxed1[29]
.sym 11510 array_muxed1[16]
.sym 11511 $abc$40744$n5859
.sym 11521 basesoc_uart_tx_fifo_consume[0]
.sym 11531 array_muxed0[9]
.sym 11545 spram_datain01[2]
.sym 11546 $PACKER_VCC_NET
.sym 11576 array_muxed1[31]
.sym 11577 $abc$40744$n5859
.sym 11584 $abc$40744$n5859
.sym 11592 $abc$40744$n5859
.sym 11593 array_muxed1[31]
.sym 11620 array_muxed1[31]
.sym 11621 $abc$40744$n5859
.sym 11640 $PACKER_VCC_NET
.sym 11643 spiflash_bus_dat_r[21]
.sym 11644 spiflash_bus_dat_r[20]
.sym 11652 basesoc_uart_phy_tx_busy
.sym 11659 array_muxed0[9]
.sym 11660 array_muxed0[6]
.sym 11661 basesoc_uart_tx_fifo_wrport_we
.sym 11663 $abc$40744$n6521
.sym 11664 array_muxed0[2]
.sym 11667 $abc$40744$n6525
.sym 11763 spiflash_bus_dat_r[16]
.sym 11764 spiflash_bus_dat_r[8]
.sym 11765 spiflash_bus_dat_r[23]
.sym 11766 spiflash_bus_dat_r[22]
.sym 11767 spiflash_bus_dat_r[19]
.sym 11768 spiflash_bus_dat_r[17]
.sym 11769 $abc$40744$n2353
.sym 11771 $abc$40744$n2296
.sym 11776 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 11777 slave_sel_r[2]
.sym 11778 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 11780 basesoc_timer0_reload_storage[29]
.sym 11782 basesoc_uart_eventmanager_status_w[0]
.sym 11783 $PACKER_VCC_NET
.sym 11784 $abc$40744$n6501_1
.sym 11790 basesoc_uart_eventmanager_pending_w[0]
.sym 11793 $abc$40744$n3983
.sym 11795 $abc$40744$n6519
.sym 11797 spiflash_bus_dat_r[16]
.sym 11814 $abc$40744$n2353
.sym 11817 $abc$40744$n2352
.sym 11875 $abc$40744$n2352
.sym 11882 $abc$40744$n2353
.sym 11883 clk12_$glb_clk
.sym 11884 sys_rst_$glb_sr
.sym 11889 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 11891 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 11892 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 11893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 11894 basesoc_timer0_reload_storage[29]
.sym 11895 basesoc_timer0_reload_storage[29]
.sym 11896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 11898 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 11900 basesoc_timer0_reload_storage[31]
.sym 11902 $abc$40744$n3867
.sym 11906 basesoc_dat_w[1]
.sym 11913 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 11914 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 11916 array_muxed0[1]
.sym 11919 slave_sel_r[1]
.sym 11932 $abc$40744$n3794
.sym 11933 csrbankarray_csrbank2_dat0_w[4]
.sym 11940 $abc$40744$n3988
.sym 11960 csrbankarray_csrbank2_dat0_w[4]
.sym 11961 $abc$40744$n3794
.sym 11962 $abc$40744$n3988
.sym 12006 clk12_$glb_clk
.sym 12007 sys_rst_$glb_sr
.sym 12010 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12012 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12016 basesoc_timer0_reload_storage[28]
.sym 12019 basesoc_timer0_reload_storage[28]
.sym 12020 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 12021 basesoc_timer0_reload_storage[30]
.sym 12022 VexRiscv.decode_to_execute_RS2[26]
.sym 12024 basesoc_vexriscv_ibus_adr[17]
.sym 12025 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 12027 sys_rst
.sym 12028 array_muxed1[26]
.sym 12032 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 12033 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 12036 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 12037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 12042 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 12051 $abc$40744$n233
.sym 12053 VexRiscv._zz_41_[15]
.sym 12118 VexRiscv._zz_41_[15]
.sym 12128 $abc$40744$n233
.sym 12129 clk12_$glb_clk
.sym 12135 basesoc_vexriscv_ibus_adr[19]
.sym 12138 basesoc_vexriscv_ibus_adr[4]
.sym 12142 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 12143 $abc$40744$n6499_1
.sym 12144 $abc$40744$n3988
.sym 12145 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 12147 $abc$40744$n233
.sym 12148 $abc$40744$n6497_1
.sym 12149 $abc$40744$n6511_1
.sym 12150 basesoc_timer0_reload_storage[27]
.sym 12151 VexRiscv._zz_79_[21]
.sym 12155 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12157 $abc$40744$n8241
.sym 12160 spiflash_bus_dat_r[0]
.sym 12162 basesoc_vexriscv_ibus_adr[4]
.sym 12163 $abc$40744$n6521
.sym 12164 VexRiscv.decode_to_execute_RS2[19]
.sym 12165 VexRiscv.lastStagePc[23]
.sym 12178 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 12183 $abc$40744$n8241
.sym 12185 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 12214 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 12236 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 12251 $abc$40744$n8241
.sym 12252 clk12_$glb_clk
.sym 12255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 12257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 12258 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 12261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12262 basesoc_vexriscv_ibus_adr[13]
.sym 12264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 12265 basesoc_vexriscv_ibus_adr[13]
.sym 12266 slave_sel_r[2]
.sym 12267 basesoc_we
.sym 12269 basesoc_uart_phy_storage[15]
.sym 12272 basesoc_timer0_reload_storage[25]
.sym 12277 $abc$40744$n6013
.sym 12279 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 12282 basesoc_vexriscv_ibus_adr[19]
.sym 12283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 12285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12288 $abc$40744$n6519
.sym 12289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 12295 $abc$40744$n2472
.sym 12298 eventmanager_status_w[1]
.sym 12300 $abc$40744$n3945
.sym 12302 sys_rst
.sym 12306 eventsourceprocess1_old_trigger
.sym 12310 basesoc_dat_w[1]
.sym 12313 $abc$40744$n2473
.sym 12328 eventsourceprocess1_old_trigger
.sym 12331 eventmanager_status_w[1]
.sym 12340 basesoc_dat_w[1]
.sym 12341 $abc$40744$n3945
.sym 12342 $abc$40744$n2472
.sym 12343 sys_rst
.sym 12359 $abc$40744$n2472
.sym 12374 $abc$40744$n2473
.sym 12375 clk12_$glb_clk
.sym 12376 sys_rst_$glb_sr
.sym 12381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 12383 $abc$40744$n3836_1
.sym 12386 slave_sel_r[1]
.sym 12387 slave_sel_r[1]
.sym 12388 basesoc_timer0_reload_storage[31]
.sym 12389 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 12391 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 12392 eventmanager_status_w[1]
.sym 12393 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 12395 basesoc_counter[0]
.sym 12398 VexRiscv.CsrPlugin_mtval[10]
.sym 12399 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 12400 basesoc_dat_w[2]
.sym 12401 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 12407 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 12412 eventmanager_status_w[1]
.sym 12432 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 12445 $abc$40744$n8240
.sym 12483 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 12497 $abc$40744$n8240
.sym 12498 clk12_$glb_clk
.sym 12500 VexRiscv.lastStagePc[9]
.sym 12501 VexRiscv.lastStagePc[2]
.sym 12502 VexRiscv.lastStagePc[19]
.sym 12503 VexRiscv.lastStagePc[16]
.sym 12504 $abc$40744$n5336_1
.sym 12506 VexRiscv.lastStagePc[18]
.sym 12507 VexRiscv.lastStagePc[10]
.sym 12508 VexRiscv.decode_to_execute_RS2[19]
.sym 12509 VexRiscv._zz_191_
.sym 12513 grant
.sym 12514 $abc$40744$n2511
.sym 12515 VexRiscv._zz_191_
.sym 12518 VexRiscv._zz_161_
.sym 12519 sys_rst
.sym 12524 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 12525 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12526 $abc$40744$n235
.sym 12528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 12529 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 12530 eventmanager_status_w[1]
.sym 12531 $abc$40744$n8240
.sym 12532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 12533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 12534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 12535 VexRiscv.lastStagePc[2]
.sym 12561 $abc$40744$n5336_1
.sym 12571 $abc$40744$n5315_1
.sym 12572 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12610 $abc$40744$n5336_1
.sym 12612 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12613 $abc$40744$n5315_1
.sym 12621 clk12_$glb_clk
.sym 12623 $abc$40744$n5307_1
.sym 12624 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 12625 $abc$40744$n5311_1
.sym 12626 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 12627 VexRiscv.CsrPlugin_interrupt_valid
.sym 12628 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 12629 $abc$40744$n5309_1
.sym 12630 VexRiscv.CsrPlugin_exception
.sym 12631 VexRiscv._zz_255_[0]
.sym 12633 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 12637 $abc$40744$n3815
.sym 12638 basesoc_vexriscv_ibus_adr[28]
.sym 12639 VexRiscv._zz_323_[25]
.sym 12640 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 12641 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 12642 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 12644 user_btn1
.sym 12645 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 12646 $abc$40744$n233
.sym 12647 spiflash_bus_dat_r[0]
.sym 12648 $abc$40744$n6521
.sym 12649 $abc$40744$n8241
.sym 12650 $abc$40744$n3722_1
.sym 12651 basesoc_adr[0]
.sym 12652 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12653 $abc$40744$n2511
.sym 12654 basesoc_vexriscv_ibus_adr[4]
.sym 12655 VexRiscv.lastStagePc[18]
.sym 12656 VexRiscv.CsrPlugin_mepc[10]
.sym 12657 VexRiscv.lastStagePc[23]
.sym 12658 $abc$40744$n233
.sym 12674 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12675 $abc$40744$n2647
.sym 12705 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12743 $abc$40744$n2647
.sym 12744 clk12_$glb_clk
.sym 12746 $abc$40744$n4357_1
.sym 12747 VexRiscv._zz_201_[10]
.sym 12748 $abc$40744$n5054
.sym 12749 VexRiscv._zz_201_[27]
.sym 12751 VexRiscv._zz_201_[14]
.sym 12752 VexRiscv._zz_201_[12]
.sym 12753 $abc$40744$n8241
.sym 12755 VexRiscv._zz_35_[5]
.sym 12758 VexRiscv._zz_323_[24]
.sym 12759 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 12760 VexRiscv._zz_323_[27]
.sym 12768 $abc$40744$n5197
.sym 12770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 12771 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 12772 $abc$40744$n5315_1
.sym 12773 VexRiscv._zz_152_[14]
.sym 12774 VexRiscv.CsrPlugin_interrupt_valid
.sym 12775 csrbankarray_csrbank2_ctrl0_w[0]
.sym 12776 $abc$40744$n6519
.sym 12777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 12778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12779 basesoc_vexriscv_ibus_adr[19]
.sym 12781 basesoc_vexriscv_ibus_adr[9]
.sym 12793 $abc$40744$n6647
.sym 12795 sys_rst
.sym 12796 $abc$40744$n3954
.sym 12798 $abc$40744$n2479
.sym 12804 $abc$40744$n3950
.sym 12809 $abc$40744$n160
.sym 12810 user_btn1
.sym 12812 $abc$40744$n6667
.sym 12813 $abc$40744$n162
.sym 12814 eventmanager_status_w[1]
.sym 12818 $abc$40744$n6665
.sym 12823 $abc$40744$n162
.sym 12827 $abc$40744$n160
.sym 12833 sys_rst
.sym 12834 $abc$40744$n6667
.sym 12835 user_btn1
.sym 12838 $abc$40744$n162
.sym 12839 $abc$40744$n3954
.sym 12840 $abc$40744$n3950
.sym 12841 $abc$40744$n160
.sym 12850 sys_rst
.sym 12852 user_btn1
.sym 12853 $abc$40744$n6665
.sym 12857 sys_rst
.sym 12858 $abc$40744$n6647
.sym 12859 user_btn1
.sym 12862 user_btn1
.sym 12864 sys_rst
.sym 12865 eventmanager_status_w[1]
.sym 12866 $abc$40744$n2479
.sym 12867 clk12_$glb_clk
.sym 12869 $abc$40744$n4441_1
.sym 12870 $abc$40744$n5352_1
.sym 12871 VexRiscv.CsrPlugin_mepc[18]
.sym 12872 $abc$40744$n6007
.sym 12873 $abc$40744$n5362
.sym 12874 VexRiscv.CsrPlugin_mepc[14]
.sym 12875 VexRiscv.CsrPlugin_mepc[23]
.sym 12876 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 12877 VexRiscv.decode_to_execute_RS2[25]
.sym 12878 VexRiscv._zz_164_[7]
.sym 12879 $abc$40744$n2235
.sym 12881 VexRiscv._zz_79_[7]
.sym 12885 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12886 $abc$40744$n8241
.sym 12887 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 12889 VexRiscv._zz_35_[2]
.sym 12890 VexRiscv.CsrPlugin_mtval[10]
.sym 12893 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 12895 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 12896 eventmanager_status_w[1]
.sym 12897 $abc$40744$n4228
.sym 12898 VexRiscv._zz_323_[23]
.sym 12899 VexRiscv._zz_194_[10]
.sym 12901 $abc$40744$n5004
.sym 12903 $abc$40744$n8241
.sym 12904 $abc$40744$n3999
.sym 12912 user_btn1
.sym 12913 $abc$40744$n168
.sym 12914 $abc$40744$n6659
.sym 12915 sys_rst
.sym 12916 $abc$40744$n164
.sym 12917 $abc$40744$n166
.sym 12920 $abc$40744$n6655
.sym 12921 $abc$40744$n2479
.sym 12923 $abc$40744$n170
.sym 12924 $abc$40744$n6663
.sym 12943 $abc$40744$n164
.sym 12949 $abc$40744$n166
.sym 12950 $abc$40744$n170
.sym 12951 $abc$40744$n168
.sym 12952 $abc$40744$n164
.sym 12958 $abc$40744$n166
.sym 12961 $abc$40744$n6663
.sym 12963 sys_rst
.sym 12964 user_btn1
.sym 12968 $abc$40744$n168
.sym 12974 $abc$40744$n170
.sym 12980 $abc$40744$n6655
.sym 12981 user_btn1
.sym 12982 sys_rst
.sym 12986 user_btn1
.sym 12987 sys_rst
.sym 12988 $abc$40744$n6659
.sym 12989 $abc$40744$n2479
.sym 12990 clk12_$glb_clk
.sym 12992 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 12993 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 12994 $abc$40744$n5076_1
.sym 12995 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 12996 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 12997 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 12999 $abc$40744$n5344
.sym 13003 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 13004 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 13006 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 13007 VexRiscv._zz_321_
.sym 13008 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 13011 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 13012 VexRiscv._zz_171_[0]
.sym 13013 VexRiscv._zz_204_
.sym 13014 $abc$40744$n142
.sym 13015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 13016 VexRiscv.CsrPlugin_mepc[18]
.sym 13017 $abc$40744$n4010
.sym 13018 VexRiscv._zz_171_[1]
.sym 13019 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13020 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 13021 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 13022 $abc$40744$n2627
.sym 13023 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 13025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 13026 VexRiscv._zz_194_[11]
.sym 13027 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 13035 $abc$40744$n3815
.sym 13040 basesoc_we
.sym 13044 $abc$40744$n3988
.sym 13053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 13054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 13061 sys_rst
.sym 13064 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 13067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 13072 basesoc_we
.sym 13073 $abc$40744$n3815
.sym 13074 sys_rst
.sym 13075 $abc$40744$n3988
.sym 13084 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13092 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 13097 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 13112 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 13113 clk12_$glb_clk
.sym 13115 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 13116 $abc$40744$n5129
.sym 13118 VexRiscv._zz_194_[11]
.sym 13119 $abc$40744$n2585
.sym 13120 $abc$40744$n5151_1
.sym 13121 $abc$40744$n5066
.sym 13122 VexRiscv._zz_194_[26]
.sym 13123 $abc$40744$n6875
.sym 13124 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 13125 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 13127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 13128 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13130 $abc$40744$n2234
.sym 13131 VexRiscv._zz_323_[17]
.sym 13132 VexRiscv._zz_323_[21]
.sym 13134 VexRiscv.lastStagePc[14]
.sym 13135 basesoc_vexriscv_ibus_adr[6]
.sym 13136 $abc$40744$n2234
.sym 13137 VexRiscv._zz_255_[1]
.sym 13138 $abc$40744$n162
.sym 13139 $abc$40744$n5076_1
.sym 13140 $abc$40744$n6521
.sym 13141 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 13142 $abc$40744$n5151_1
.sym 13143 spiflash_bus_dat_r[0]
.sym 13144 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 13145 basesoc_vexriscv_ibus_adr[5]
.sym 13146 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13147 $abc$40744$n233
.sym 13148 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 13149 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 13150 $abc$40744$n2511
.sym 13158 $abc$40744$n233
.sym 13160 VexRiscv._zz_41_[9]
.sym 13163 VexRiscv._zz_171_[2]
.sym 13166 VexRiscv._zz_41_[26]
.sym 13168 VexRiscv._zz_41_[27]
.sym 13184 VexRiscv._zz_41_[8]
.sym 13204 VexRiscv._zz_41_[26]
.sym 13209 VexRiscv._zz_41_[8]
.sym 13216 VexRiscv._zz_171_[2]
.sym 13220 VexRiscv._zz_41_[9]
.sym 13233 VexRiscv._zz_41_[27]
.sym 13235 $abc$40744$n233
.sym 13236 clk12_$glb_clk
.sym 13238 $abc$40744$n4010
.sym 13239 $abc$40744$n5366
.sym 13240 $abc$40744$n5117
.sym 13241 $abc$40744$n2583
.sym 13242 $abc$40744$n5161_1
.sym 13243 VexRiscv.CsrPlugin_mepc[25]
.sym 13244 VexRiscv.CsrPlugin_mepc[29]
.sym 13245 VexRiscv.CsrPlugin_mepc[21]
.sym 13246 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 13249 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13250 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 13251 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 13253 $PACKER_VCC_NET
.sym 13254 $abc$40744$n5013
.sym 13256 VexRiscv.CsrPlugin_mepc[12]
.sym 13257 VexRiscv.lastStagePc[27]
.sym 13258 $abc$40744$n2596
.sym 13259 $abc$40744$n3999
.sym 13260 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 13261 $PACKER_VCC_NET
.sym 13262 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 13263 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 13264 $abc$40744$n5315_1
.sym 13265 basesoc_vexriscv_ibus_adr[9]
.sym 13266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13267 VexRiscv.CsrPlugin_mepc[29]
.sym 13268 $abc$40744$n5002
.sym 13269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 13270 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13271 basesoc_vexriscv_ibus_adr[19]
.sym 13272 VexRiscv._zz_194_[26]
.sym 13273 $abc$40744$n6519
.sym 13285 VexRiscv._zz_321_
.sym 13286 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13292 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13293 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13297 $abc$40744$n2647
.sym 13301 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13303 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13306 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13308 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13309 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 13311 $auto$alumacc.cc:474:replace_alu$4057.C[1]
.sym 13313 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 13314 VexRiscv._zz_321_
.sym 13317 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 13319 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13321 $auto$alumacc.cc:474:replace_alu$4057.C[1]
.sym 13323 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 13325 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13327 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 13329 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 13332 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13333 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 13335 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 13338 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13339 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 13343 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13345 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 13350 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13354 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13358 $abc$40744$n2647
.sym 13359 clk12_$glb_clk
.sym 13361 $abc$40744$n6737_1
.sym 13362 $abc$40744$n6767_1
.sym 13363 $abc$40744$n6751
.sym 13364 $abc$40744$n6759_1
.sym 13365 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 13366 $abc$40744$n6769
.sym 13367 $abc$40744$n6763
.sym 13368 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13369 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 13371 basesoc_timer0_reload_storage[29]
.sym 13373 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13374 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 13375 $abc$40744$n4824
.sym 13377 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 13378 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 13379 $abc$40744$n4818
.sym 13380 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 13381 basesoc_vexriscv_ibus_adr[5]
.sym 13382 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13383 $abc$40744$n5374
.sym 13384 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 13385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13386 VexRiscv._zz_323_[23]
.sym 13387 $abc$40744$n2583
.sym 13388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13389 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13390 $abc$40744$n5004
.sym 13391 $abc$40744$n5358_1
.sym 13392 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 13393 $abc$40744$n4228
.sym 13394 VexRiscv.lastStagePc[25]
.sym 13395 $abc$40744$n4360
.sym 13396 $abc$40744$n4354
.sym 13403 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 13407 VexRiscv.CsrPlugin_mepc[25]
.sym 13408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 13410 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 13414 $abc$40744$n5004
.sym 13417 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 13420 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 13431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13435 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 13436 $abc$40744$n5004
.sym 13438 VexRiscv.CsrPlugin_mepc[25]
.sym 13443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 13461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 13472 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 13480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 13481 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13482 clk12_$glb_clk
.sym 13484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 13485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 13486 $abc$40744$n6733
.sym 13487 $abc$40744$n7812
.sym 13488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 13490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13492 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 13493 VexRiscv._zz_195_[6]
.sym 13494 VexRiscv._zz_195_[6]
.sym 13495 basesoc_timer0_reload_storage[28]
.sym 13496 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 13498 $abc$40744$n5030_1
.sym 13499 $abc$40744$n4303
.sym 13500 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 13501 slave_sel_r[1]
.sym 13502 basesoc_vexriscv_ibus_adr[13]
.sym 13504 VexRiscv._zz_79_[18]
.sym 13505 $abc$40744$n4816
.sym 13506 basesoc_vexriscv_ibus_adr[17]
.sym 13507 basesoc_vexriscv_ibus_adr[7]
.sym 13508 $abc$40744$n4843
.sym 13509 $abc$40744$n4010
.sym 13510 $abc$40744$n4820
.sym 13511 basesoc_vexriscv_ibus_adr[5]
.sym 13512 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 13513 VexRiscv.CsrPlugin_mepc[18]
.sym 13514 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 13515 array_muxed0[7]
.sym 13516 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 13517 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 13518 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13519 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13526 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 13528 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 13536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 13540 $abc$40744$n5002
.sym 13542 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 13548 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 13552 $abc$40744$n8241
.sym 13553 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 13554 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 13555 $abc$40744$n5007
.sym 13556 $abc$40744$n5002
.sym 13558 $abc$40744$n5002
.sym 13559 $abc$40744$n5007
.sym 13560 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 13561 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 13573 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 13576 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 13588 $abc$40744$n5007
.sym 13589 $abc$40744$n5002
.sym 13590 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 13591 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 13600 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 13604 $abc$40744$n8241
.sym 13605 clk12_$glb_clk
.sym 13607 $abc$40744$n5283_1
.sym 13608 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 13609 $abc$40744$n5163_1
.sym 13610 $abc$40744$n5153_1
.sym 13611 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13612 $abc$40744$n5141
.sym 13613 $abc$40744$n5100_1
.sym 13614 $abc$40744$n6745
.sym 13615 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 13616 array_muxed0[0]
.sym 13619 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 13620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 13624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 13625 $abc$40744$n4327
.sym 13627 basesoc_dat_w[4]
.sym 13630 $abc$40744$n4348
.sym 13631 $abc$40744$n6733
.sym 13632 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13633 $abc$40744$n4309
.sym 13634 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 13635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13636 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 13637 $abc$40744$n2598
.sym 13638 $abc$40744$n2511
.sym 13639 spiflash_bus_dat_r[0]
.sym 13640 $abc$40744$n5283_1
.sym 13641 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 13642 $abc$40744$n2497
.sym 13648 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13650 basesoc_ctrl_reset_reset_r
.sym 13651 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13654 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13661 basesoc_dat_w[2]
.sym 13663 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13666 $abc$40744$n2497
.sym 13672 $abc$40744$n4026
.sym 13679 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13681 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13682 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13683 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13693 basesoc_ctrl_reset_reset_r
.sym 13700 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13701 $abc$40744$n4026
.sym 13702 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13707 basesoc_dat_w[2]
.sym 13727 $abc$40744$n2497
.sym 13728 clk12_$glb_clk
.sym 13729 sys_rst_$glb_sr
.sym 13730 $abc$40744$n4199
.sym 13731 $abc$40744$n2591
.sym 13732 spiflash_bus_dat_r[0]
.sym 13733 spiflash_bus_dat_r[9]
.sym 13734 spiflash_bus_dat_r[18]
.sym 13735 $abc$40744$n4217
.sym 13736 $abc$40744$n4198
.sym 13737 $abc$40744$n4200_1
.sym 13738 VexRiscv._zz_321_
.sym 13741 VexRiscv._zz_321_
.sym 13742 $abc$40744$n2644
.sym 13743 $abc$40744$n5037_1
.sym 13744 basesoc_vexriscv_ibus_adr[24]
.sym 13745 $abc$40744$n4822
.sym 13746 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 13747 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13748 $abc$40744$n5134
.sym 13749 $abc$40744$n5283_1
.sym 13750 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 13751 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 13753 $PACKER_VCC_NET
.sym 13755 $abc$40744$n5315_1
.sym 13756 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13757 VexRiscv._zz_194_[26]
.sym 13758 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13759 basesoc_vexriscv_ibus_adr[19]
.sym 13760 VexRiscv.CsrPlugin_mepc[29]
.sym 13761 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13762 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 13763 VexRiscv.lastStagePc[26]
.sym 13772 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 13777 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13780 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 13784 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 13787 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13789 $abc$40744$n2647
.sym 13790 VexRiscv.CsrPlugin_mepc[24]
.sym 13796 $abc$40744$n5004
.sym 13806 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13822 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 13837 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13840 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 13843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13847 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 13848 VexRiscv.CsrPlugin_mepc[24]
.sym 13849 $abc$40744$n5004
.sym 13850 $abc$40744$n2647
.sym 13851 clk12_$glb_clk
.sym 13853 $abc$40744$n4213
.sym 13854 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 13855 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 13856 $abc$40744$n4202
.sym 13857 $abc$40744$n4215_1
.sym 13858 $abc$40744$n4216
.sym 13859 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 13860 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 13861 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 13864 basesoc_timer0_reload_storage[31]
.sym 13865 $abc$40744$n3719_1
.sym 13866 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 13867 $abc$40744$n4824
.sym 13868 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 13869 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 13870 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 13871 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 13872 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 13873 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13874 basesoc_dat_w[2]
.sym 13875 $abc$40744$n5859
.sym 13876 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13877 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 13878 VexRiscv._zz_313_
.sym 13879 VexRiscv._zz_323_[23]
.sym 13880 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13881 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13882 $abc$40744$n5004
.sym 13883 $abc$40744$n5358_1
.sym 13884 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 13885 VexRiscv._zz_321_
.sym 13886 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 13887 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13899 $abc$40744$n6200
.sym 13901 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 13907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13919 $abc$40744$n4843
.sym 13920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 13939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13945 $abc$40744$n6200
.sym 13948 $abc$40744$n4843
.sym 13954 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13966 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13973 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 13974 clk12_$glb_clk
.sym 13976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 13977 $abc$40744$n5358_1
.sym 13978 $abc$40744$n5368
.sym 13979 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 13981 $abc$40744$n5364_1
.sym 13982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 13983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 13985 VexRiscv._zz_191_
.sym 13988 $abc$40744$n5030_1
.sym 13990 basesoc_vexriscv_ibus_adr[13]
.sym 13991 VexRiscv._zz_204_
.sym 13992 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 13994 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 13996 $abc$40744$n2511
.sym 13997 VexRiscv._zz_239_
.sym 13999 basesoc_vexriscv_ibus_adr[11]
.sym 14000 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 14001 VexRiscv._zz_171_[1]
.sym 14004 VexRiscv._zz_195_[13]
.sym 14005 $abc$40744$n4843
.sym 14006 basesoc_vexriscv_ibus_adr[20]
.sym 14007 VexRiscv.lastStagePc[24]
.sym 14008 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 14009 VexRiscv.lastStagePc[21]
.sym 14017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 14021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 14024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 14026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 14027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 14029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 14035 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 14037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 14040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 14053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 14056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 14062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 14069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 14075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 14081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 14087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 14093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 14096 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 14097 clk12_$glb_clk
.sym 14099 $abc$40744$n7810
.sym 14100 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 14101 $abc$40744$n4524
.sym 14102 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 14103 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 14104 $abc$40744$n4578_1
.sym 14105 $abc$40744$n4577_1
.sym 14106 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14107 VexRiscv._zz_288_[1]
.sym 14111 basesoc_ctrl_storage[15]
.sym 14113 basesoc_vexriscv_ibus_adr[28]
.sym 14114 VexRiscv.CsrPlugin_mepc[24]
.sym 14115 basesoc_vexriscv_ibus_adr[12]
.sym 14116 basesoc_ctrl_storage[11]
.sym 14117 basesoc_vexriscv_ibus_adr[7]
.sym 14119 basesoc_vexriscv_ibus_adr[23]
.sym 14120 VexRiscv.lastStagePc[14]
.sym 14121 basesoc_vexriscv_ibus_adr[25]
.sym 14122 $abc$40744$n4025
.sym 14123 $PACKER_VCC_NET
.sym 14124 basesoc_vexriscv_ibus_adr[7]
.sym 14126 $abc$40744$n2497
.sym 14127 VexRiscv._zz_195_[5]
.sym 14128 VexRiscv._zz_195_[8]
.sym 14131 $abc$40744$n2565
.sym 14134 basesoc_vexriscv_ibus_adr[20]
.sym 14142 $abc$40744$n2565
.sym 14144 VexRiscv._zz_196_[6]
.sym 14145 VexRiscv._zz_195_[6]
.sym 14146 VexRiscv._zz_196_[7]
.sym 14147 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 14148 VexRiscv._zz_313_
.sym 14150 VexRiscv._zz_196_[5]
.sym 14151 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14152 VexRiscv._zz_195_[7]
.sym 14153 VexRiscv._zz_195_[5]
.sym 14154 VexRiscv._zz_195_[4]
.sym 14156 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 14163 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14164 VexRiscv._zz_196_[32]
.sym 14173 VexRiscv._zz_195_[5]
.sym 14174 VexRiscv._zz_313_
.sym 14176 VexRiscv._zz_195_[4]
.sym 14179 VexRiscv._zz_196_[5]
.sym 14181 VexRiscv._zz_196_[32]
.sym 14182 VexRiscv._zz_195_[5]
.sym 14186 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 14193 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14199 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 14203 VexRiscv._zz_196_[32]
.sym 14204 VexRiscv._zz_196_[6]
.sym 14205 VexRiscv._zz_195_[6]
.sym 14209 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14215 VexRiscv._zz_195_[7]
.sym 14216 VexRiscv._zz_196_[7]
.sym 14217 VexRiscv._zz_196_[32]
.sym 14219 $abc$40744$n2565
.sym 14220 clk12_$glb_clk
.sym 14221 VexRiscv.reset_$glb_sr
.sym 14222 $abc$40744$n7833
.sym 14223 $abc$40744$n5542_1
.sym 14224 $abc$40744$n5546_1
.sym 14225 VexRiscv.lastStagePc[24]
.sym 14226 VexRiscv.lastStagePc[21]
.sym 14227 $abc$40744$n5543
.sym 14228 $abc$40744$n5564_1
.sym 14229 $abc$40744$n5549
.sym 14235 $abc$40744$n4577_1
.sym 14236 VexRiscv._zz_195_[7]
.sym 14238 $abc$40744$n2647
.sym 14239 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14240 basesoc_dat_w[7]
.sym 14241 basesoc_vexriscv_ibus_adr[27]
.sym 14243 VexRiscv._zz_195_[6]
.sym 14244 VexRiscv._zz_201_[25]
.sym 14245 $abc$40744$n4524
.sym 14246 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 14247 $abc$40744$n5315_1
.sym 14249 VexRiscv._zz_195_[28]
.sym 14250 VexRiscv._zz_195_[4]
.sym 14251 VexRiscv._zz_195_[10]
.sym 14253 $abc$40744$n3794
.sym 14256 VexRiscv._zz_195_[3]
.sym 14257 VexRiscv._zz_194_[26]
.sym 14264 $abc$40744$n5555
.sym 14266 $abc$40744$n5554_1
.sym 14269 VexRiscv._zz_321_
.sym 14270 $abc$40744$n5560_1
.sym 14271 $abc$40744$n5548_1
.sym 14273 $abc$40744$n5545
.sym 14274 $abc$40744$n5549
.sym 14276 $abc$40744$n5558_1
.sym 14277 VexRiscv._zz_321_
.sym 14278 $abc$40744$n5561
.sym 14279 VexRiscv._zz_195_[8]
.sym 14280 VexRiscv._zz_195_[3]
.sym 14281 $abc$40744$n5546_1
.sym 14286 $abc$40744$n5557
.sym 14290 VexRiscv._zz_313_
.sym 14291 VexRiscv._zz_195_[7]
.sym 14292 VexRiscv._zz_195_[6]
.sym 14293 VexRiscv._zz_195_[4]
.sym 14296 $abc$40744$n5561
.sym 14297 $abc$40744$n5560_1
.sym 14299 VexRiscv._zz_321_
.sym 14302 VexRiscv._zz_321_
.sym 14303 $abc$40744$n5546_1
.sym 14304 $abc$40744$n5545
.sym 14309 VexRiscv._zz_195_[4]
.sym 14310 VexRiscv._zz_313_
.sym 14311 VexRiscv._zz_195_[3]
.sym 14315 VexRiscv._zz_195_[6]
.sym 14316 VexRiscv._zz_195_[7]
.sym 14317 VexRiscv._zz_313_
.sym 14320 VexRiscv._zz_321_
.sym 14322 $abc$40744$n5558_1
.sym 14323 $abc$40744$n5557
.sym 14326 $abc$40744$n5554_1
.sym 14327 VexRiscv._zz_321_
.sym 14328 $abc$40744$n5555
.sym 14332 VexRiscv._zz_321_
.sym 14333 $abc$40744$n5548_1
.sym 14334 $abc$40744$n5549
.sym 14338 VexRiscv._zz_195_[7]
.sym 14339 VexRiscv._zz_195_[8]
.sym 14341 VexRiscv._zz_313_
.sym 14343 clk12_$glb_clk
.sym 14344 $abc$40744$n233_$glb_sr
.sym 14345 $abc$40744$n5570_1
.sym 14346 VexRiscv._zz_195_[11]
.sym 14347 VexRiscv._zz_195_[9]
.sym 14348 $abc$40744$n5572_1
.sym 14349 VexRiscv._zz_195_[12]
.sym 14350 VexRiscv._zz_195_[2]
.sym 14351 $abc$40744$n5563
.sym 14352 $abc$40744$n5573
.sym 14357 VexRiscv._zz_195_[8]
.sym 14358 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14359 VexRiscv._zz_195_[6]
.sym 14361 $abc$40744$n8241
.sym 14362 basesoc_vexriscv_ibus_adr[5]
.sym 14363 basesoc_vexriscv_ibus_adr[11]
.sym 14368 VexRiscv._zz_201_[24]
.sym 14370 $abc$40744$n7810
.sym 14371 $PACKER_VCC_NET
.sym 14372 VexRiscv._zz_195_[2]
.sym 14373 VexRiscv._zz_321_
.sym 14374 VexRiscv._zz_195_[7]
.sym 14376 basesoc_dat_w[1]
.sym 14377 VexRiscv._zz_195_[1]
.sym 14378 VexRiscv._zz_313_
.sym 14379 VexRiscv._zz_323_[23]
.sym 14387 basesoc_dat_w[3]
.sym 14388 $abc$40744$n2438
.sym 14390 VexRiscv._zz_195_[21]
.sym 14392 basesoc_dat_w[1]
.sym 14394 VexRiscv._zz_195_[8]
.sym 14396 VexRiscv._zz_196_[21]
.sym 14400 VexRiscv._zz_313_
.sym 14401 basesoc_dat_w[4]
.sym 14404 VexRiscv._zz_195_[9]
.sym 14410 VexRiscv._zz_196_[32]
.sym 14411 basesoc_dat_w[5]
.sym 14416 basesoc_dat_w[6]
.sym 14420 VexRiscv._zz_196_[21]
.sym 14421 VexRiscv._zz_195_[21]
.sym 14422 VexRiscv._zz_196_[32]
.sym 14432 basesoc_dat_w[3]
.sym 14440 basesoc_dat_w[5]
.sym 14445 basesoc_dat_w[4]
.sym 14449 basesoc_dat_w[6]
.sym 14457 basesoc_dat_w[1]
.sym 14461 VexRiscv._zz_313_
.sym 14463 VexRiscv._zz_195_[8]
.sym 14464 VexRiscv._zz_195_[9]
.sym 14465 $abc$40744$n2438
.sym 14466 clk12_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14468 VexRiscv._zz_195_[18]
.sym 14469 VexRiscv._zz_195_[29]
.sym 14470 $abc$40744$n5597
.sym 14471 $abc$40744$n5590_1
.sym 14472 $abc$40744$n5624_1
.sym 14473 $abc$40744$n5591
.sym 14474 $abc$40744$n5600_1
.sym 14475 $abc$40744$n5623
.sym 14480 VexRiscv._zz_321_
.sym 14484 basesoc_we
.sym 14485 VexRiscv._zz_195_[22]
.sym 14486 basesoc_dat_w[3]
.sym 14489 VexRiscv._zz_321_
.sym 14490 VexRiscv._zz_196_[16]
.sym 14491 $abc$40744$n5569
.sym 14497 sys_rst
.sym 14499 $abc$40744$n2530
.sym 14512 $abc$40744$n3988
.sym 14513 sys_rst
.sym 14515 $abc$40744$n5599
.sym 14517 $abc$40744$n5603
.sym 14520 VexRiscv._zz_313_
.sym 14521 basesoc_we
.sym 14522 $abc$40744$n3818
.sym 14523 $abc$40744$n3794
.sym 14524 $abc$40744$n5596_1
.sym 14527 VexRiscv._zz_195_[20]
.sym 14528 VexRiscv._zz_195_[22]
.sym 14529 VexRiscv._zz_195_[23]
.sym 14530 $abc$40744$n5602_1
.sym 14535 $abc$40744$n5597
.sym 14536 VexRiscv._zz_321_
.sym 14537 VexRiscv._zz_195_[21]
.sym 14539 $abc$40744$n5600_1
.sym 14540 basesoc_we
.sym 14542 basesoc_we
.sym 14543 $abc$40744$n3988
.sym 14545 $abc$40744$n3794
.sym 14548 $abc$40744$n3988
.sym 14549 sys_rst
.sym 14550 basesoc_we
.sym 14551 $abc$40744$n3818
.sym 14554 $abc$40744$n5596_1
.sym 14555 $abc$40744$n5597
.sym 14556 VexRiscv._zz_321_
.sym 14560 $abc$40744$n5602_1
.sym 14561 VexRiscv._zz_321_
.sym 14562 $abc$40744$n5603
.sym 14566 VexRiscv._zz_321_
.sym 14568 $abc$40744$n5599
.sym 14569 $abc$40744$n5600_1
.sym 14572 VexRiscv._zz_195_[22]
.sym 14573 VexRiscv._zz_195_[23]
.sym 14575 VexRiscv._zz_313_
.sym 14578 VexRiscv._zz_313_
.sym 14579 VexRiscv._zz_195_[22]
.sym 14581 VexRiscv._zz_195_[21]
.sym 14584 VexRiscv._zz_195_[21]
.sym 14585 VexRiscv._zz_313_
.sym 14587 VexRiscv._zz_195_[20]
.sym 14589 clk12_$glb_clk
.sym 14590 $abc$40744$n233_$glb_sr
.sym 14591 $abc$40744$n5540_1
.sym 14592 VexRiscv.CsrPlugin_mepc[3]
.sym 14593 VexRiscv.CsrPlugin_mepc[19]
.sym 14594 $abc$40744$n5354
.sym 14595 $abc$40744$n5539
.sym 14596 $abc$40744$n5606_1
.sym 14597 VexRiscv._zz_196_[0]
.sym 14598 $abc$40744$n5322_1
.sym 14603 csrbankarray_csrbank2_dat0_re
.sym 14606 VexRiscv._zz_313_
.sym 14607 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 14609 VexRiscv._zz_195_[20]
.sym 14611 VexRiscv._zz_195_[22]
.sym 14613 VexRiscv._zz_195_[21]
.sym 14615 VexRiscv._zz_195_[23]
.sym 14616 VexRiscv._zz_195_[20]
.sym 14617 $abc$40744$n2497
.sym 14622 $abc$40744$n2438
.sym 14623 $PACKER_VCC_NET
.sym 14626 VexRiscv.lastStagePc[3]
.sym 14632 csrbankarray_csrbank2_dat0_re
.sym 14642 basesoc_dat_w[1]
.sym 14643 $abc$40744$n2497
.sym 14645 sys_rst
.sym 14672 csrbankarray_csrbank2_dat0_re
.sym 14674 sys_rst
.sym 14709 basesoc_dat_w[1]
.sym 14711 $abc$40744$n2497
.sym 14712 clk12_$glb_clk
.sym 14713 sys_rst_$glb_sr
.sym 14714 $abc$40744$n5605
.sym 14716 VexRiscv._zz_195_[1]
.sym 14720 VexRiscv._zz_195_[23]
.sym 14721 VexRiscv._zz_195_[24]
.sym 14726 VexRiscv.CsrPlugin_mtval[6]
.sym 14727 basesoc_we
.sym 14730 $abc$40744$n2530
.sym 14736 VexRiscv._zz_196_[32]
.sym 14737 VexRiscv.CsrPlugin_mepc[19]
.sym 14775 basesoc_dat_w[7]
.sym 14782 $abc$40744$n2438
.sym 14814 basesoc_dat_w[7]
.sym 14834 $abc$40744$n2438
.sym 14835 clk12_$glb_clk
.sym 14836 sys_rst_$glb_sr
.sym 14842 VexRiscv.lastStagePc[3]
.sym 14851 VexRiscv._zz_195_[27]
.sym 14853 basesoc_adr[1]
.sym 14854 basesoc_dat_w[6]
.sym 14858 $abc$40744$n2530
.sym 14861 VexRiscv._zz_195_[1]
.sym 14865 VexRiscv._zz_321_
.sym 14881 csrbankarray_csrbank2_dat0_re
.sym 14914 csrbankarray_csrbank2_dat0_re
.sym 14958 clk12_$glb_clk
.sym 14959 sys_rst_$glb_sr
.sym 14965 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 15060 spram_maskwren01[2]
.sym 15061 spram_maskwren11[2]
.sym 15081 spiflash_bus_dat_r[17]
.sym 15091 $PACKER_VCC_NET
.sym 15103 array_muxed1[24]
.sym 15104 array_muxed1[19]
.sym 15106 $abc$40744$n5859
.sym 15108 $abc$40744$n5859
.sym 15111 array_muxed1[24]
.sym 15121 array_muxed1[22]
.sym 15129 array_muxed1[30]
.sym 15135 $abc$40744$n5859
.sym 15137 array_muxed1[24]
.sym 15142 array_muxed1[19]
.sym 15144 $abc$40744$n5859
.sym 15147 $abc$40744$n5859
.sym 15148 array_muxed1[22]
.sym 15154 array_muxed1[30]
.sym 15156 $abc$40744$n5859
.sym 15159 array_muxed1[19]
.sym 15161 $abc$40744$n5859
.sym 15166 $abc$40744$n5859
.sym 15168 array_muxed1[30]
.sym 15171 $abc$40744$n5859
.sym 15174 array_muxed1[22]
.sym 15177 array_muxed1[24]
.sym 15180 $abc$40744$n5859
.sym 15188 basesoc_uart_tx_fifo_consume[1]
.sym 15198 $PACKER_VCC_NET
.sym 15219 spram_datain11[8]
.sym 15223 array_muxed1[30]
.sym 15226 $abc$40744$n6327_1
.sym 15231 array_muxed1[19]
.sym 15238 spram_maskwren01[2]
.sym 15240 spram_maskwren11[2]
.sym 15244 $PACKER_VCC_NET
.sym 15250 $abc$40744$n2367
.sym 15347 basesoc_uart_phy_sink_valid
.sym 15351 $abc$40744$n2391
.sym 15363 $abc$40744$n6517
.sym 15366 basesoc_uart_tx_fifo_consume[1]
.sym 15367 array_muxed0[2]
.sym 15369 array_muxed0[10]
.sym 15377 basesoc_uart_tx_fifo_level0[4]
.sym 15378 $PACKER_VCC_NET
.sym 15381 $abc$40744$n6505_1
.sym 15389 $PACKER_VCC_NET
.sym 15401 basesoc_uart_tx_fifo_consume[0]
.sym 15415 $abc$40744$n2367
.sym 15451 $PACKER_VCC_NET
.sym 15454 basesoc_uart_tx_fifo_consume[0]
.sym 15467 $abc$40744$n2367
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15470 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 15471 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 15472 $abc$40744$n2363
.sym 15473 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15475 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 15476 basesoc_uart_tx_fifo_do_read
.sym 15477 basesoc_uart_eventmanager_status_w[0]
.sym 15479 $abc$40744$n5957
.sym 15481 spiflash_bus_dat_r[8]
.sym 15483 spram_wren0
.sym 15484 basesoc_uart_tx_fifo_consume[0]
.sym 15485 $abc$40744$n6495_1
.sym 15486 array_muxed1[27]
.sym 15488 array_muxed0[7]
.sym 15498 $abc$40744$n2391
.sym 15500 spiflash_bus_dat_r[29]
.sym 15501 sys_rst
.sym 15502 array_muxed0[3]
.sym 15503 array_muxed1[29]
.sym 15504 $PACKER_VCC_NET
.sym 15505 $abc$40744$n2511
.sym 15516 spiflash_bus_dat_r[19]
.sym 15524 spiflash_bus_dat_r[20]
.sym 15527 array_muxed0[2]
.sym 15528 array_muxed0[3]
.sym 15529 $abc$40744$n2511
.sym 15538 $abc$40744$n3983
.sym 15568 spiflash_bus_dat_r[20]
.sym 15570 $abc$40744$n3983
.sym 15571 array_muxed0[3]
.sym 15575 $abc$40744$n3983
.sym 15576 spiflash_bus_dat_r[19]
.sym 15577 array_muxed0[2]
.sym 15590 $abc$40744$n2511
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 spiflash_bus_dat_r[30]
.sym 15594 spiflash_bus_dat_r[29]
.sym 15599 spiflash_bus_dat_r[31]
.sym 15600 $abc$40744$n2352
.sym 15606 basesoc_uart_tx_fifo_do_read
.sym 15607 $abc$40744$n3865
.sym 15608 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15609 $PACKER_VCC_NET
.sym 15612 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 15617 array_muxed0[11]
.sym 15618 array_muxed0[5]
.sym 15619 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15621 array_muxed1[21]
.sym 15623 $abc$40744$n2511
.sym 15624 array_muxed1[23]
.sym 15625 array_muxed1[31]
.sym 15627 array_muxed1[19]
.sym 15628 $abc$40744$n2511
.sym 15634 array_muxed0[5]
.sym 15637 spiflash_bus_dat_r[23]
.sym 15638 spiflash_bus_dat_r[21]
.sym 15646 spiflash_bus_dat_r[22]
.sym 15648 $abc$40744$n3867
.sym 15651 spiflash_bus_dat_r[18]
.sym 15652 $abc$40744$n2511
.sym 15653 array_muxed0[1]
.sym 15655 array_muxed0[6]
.sym 15656 $abc$40744$n3983
.sym 15657 $abc$40744$n2352
.sym 15658 array_muxed0[4]
.sym 15659 spiflash_bus_dat_r[16]
.sym 15661 sys_rst
.sym 15664 spiflash_bus_dat_r[31]
.sym 15673 spiflash_bus_dat_r[31]
.sym 15674 $abc$40744$n3983
.sym 15680 array_muxed0[6]
.sym 15681 $abc$40744$n3983
.sym 15682 spiflash_bus_dat_r[23]
.sym 15686 array_muxed0[5]
.sym 15687 spiflash_bus_dat_r[22]
.sym 15688 $abc$40744$n3983
.sym 15691 spiflash_bus_dat_r[21]
.sym 15693 $abc$40744$n3983
.sym 15694 array_muxed0[4]
.sym 15697 spiflash_bus_dat_r[18]
.sym 15698 $abc$40744$n3983
.sym 15699 array_muxed0[1]
.sym 15703 spiflash_bus_dat_r[16]
.sym 15705 $abc$40744$n3983
.sym 15709 $abc$40744$n2352
.sym 15711 $abc$40744$n3867
.sym 15712 sys_rst
.sym 15713 $abc$40744$n2511
.sym 15714 clk12_$glb_clk
.sym 15715 sys_rst_$glb_sr
.sym 15716 array_muxed1[21]
.sym 15717 array_muxed1[5]
.sym 15718 basesoc_vexriscv_dbus_adr[17]
.sym 15719 array_muxed1[19]
.sym 15720 array_muxed1[29]
.sym 15721 array_muxed1[18]
.sym 15723 array_muxed1[26]
.sym 15724 VexRiscv._zz_195_[28]
.sym 15726 $PACKER_VCC_NET
.sym 15727 VexRiscv._zz_195_[28]
.sym 15731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 15732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 15734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 15736 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15740 $abc$40744$n3676
.sym 15741 spiflash_bus_dat_r[8]
.sym 15742 $PACKER_VCC_NET
.sym 15747 $PACKER_GND_NET
.sym 15748 basesoc_uart_tx_old_trigger
.sym 15749 spiflash_bus_dat_r[17]
.sym 15750 spiflash_bus_dat_r[0]
.sym 15761 spiflash_bus_dat_r[22]
.sym 15762 $abc$40744$n6525
.sym 15763 spiflash_bus_dat_r[31]
.sym 15768 spiflash_bus_dat_r[23]
.sym 15774 $abc$40744$n6509_1
.sym 15776 $abc$40744$n6507_1
.sym 15784 slave_sel_r[1]
.sym 15814 slave_sel_r[1]
.sym 15815 $abc$40744$n6507_1
.sym 15816 spiflash_bus_dat_r[22]
.sym 15826 spiflash_bus_dat_r[23]
.sym 15828 slave_sel_r[1]
.sym 15829 $abc$40744$n6509_1
.sym 15833 spiflash_bus_dat_r[31]
.sym 15834 $abc$40744$n6525
.sym 15835 slave_sel_r[1]
.sym 15837 clk12_$glb_clk
.sym 15838 $abc$40744$n231_$glb_sr
.sym 15839 VexRiscv._zz_164_[4]
.sym 15844 VexRiscv._zz_164_[21]
.sym 15846 VexRiscv._zz_164_[23]
.sym 15848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 15849 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 15852 VexRiscv.decode_to_execute_RS2[19]
.sym 15855 VexRiscv._zz_35_[21]
.sym 15856 VexRiscv.decode_to_execute_RS2[18]
.sym 15857 spiflash_bus_dat_r[0]
.sym 15859 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 15860 array_muxed1[5]
.sym 15861 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 15865 array_muxed1[4]
.sym 15866 basesoc_vexriscv_ibus_adr[4]
.sym 15868 spiflash_bus_dat_r[18]
.sym 15869 $abc$40744$n8240
.sym 15870 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 15871 $PACKER_VCC_NET
.sym 15872 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15873 slave_sel_r[0]
.sym 15874 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 15884 spiflash_bus_dat_r[18]
.sym 15885 $abc$40744$n6499_1
.sym 15886 slave_sel_r[1]
.sym 15894 $abc$40744$n6497_1
.sym 15909 spiflash_bus_dat_r[17]
.sym 15925 slave_sel_r[1]
.sym 15926 $abc$40744$n6497_1
.sym 15927 spiflash_bus_dat_r[17]
.sym 15937 slave_sel_r[1]
.sym 15938 $abc$40744$n6499_1
.sym 15939 spiflash_bus_dat_r[18]
.sym 15960 clk12_$glb_clk
.sym 15961 $abc$40744$n231_$glb_sr
.sym 15962 basesoc_counter[1]
.sym 15965 $PACKER_GND_NET
.sym 15974 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 15975 $abc$40744$n3983
.sym 15980 spiflash_bus_dat_r[16]
.sym 15981 basesoc_uart_eventmanager_pending_w[0]
.sym 15988 $abc$40744$n2598
.sym 15989 $abc$40744$n2511
.sym 15990 VexRiscv.decode_to_execute_RS2[21]
.sym 15992 $PACKER_VCC_NET
.sym 15994 VexRiscv._zz_79_[4]
.sym 15997 spiflash_bus_dat_r[29]
.sym 16006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 16020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16030 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 16078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 16082 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16083 clk12_$glb_clk
.sym 16085 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 16086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 16087 slave_sel[0]
.sym 16088 $abc$40744$n3835_1
.sym 16089 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 16090 slave_sel[2]
.sym 16091 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 16092 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 16094 VexRiscv._zz_130_[4]
.sym 16095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 16097 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 16100 $PACKER_GND_NET
.sym 16102 eventmanager_status_w[1]
.sym 16103 basesoc_uart_phy_storage[14]
.sym 16105 slave_sel_r[1]
.sym 16110 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 16111 $PACKER_GND_NET
.sym 16112 basesoc_vexriscv_ibus_adr[27]
.sym 16113 array_muxed0[11]
.sym 16114 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 16115 $abc$40744$n2511
.sym 16119 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 16120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 16135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16138 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 16144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 16148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 16166 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 16186 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 16204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 16205 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 16206 clk12_$glb_clk
.sym 16208 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 16209 $abc$40744$n2511
.sym 16210 $abc$40744$n4261_1
.sym 16212 $abc$40744$n7816
.sym 16213 VexRiscv._zz_51_
.sym 16214 VexRiscv._zz_161_
.sym 16216 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 16217 slave_sel[2]
.sym 16218 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16219 VexRiscv.lastStagePc[19]
.sym 16220 eventmanager_status_w[1]
.sym 16221 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 16222 VexRiscv.CsrPlugin_mtval[13]
.sym 16223 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 16224 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 16225 $abc$40744$n8240
.sym 16230 basesoc_vexriscv_dbus_adr[28]
.sym 16231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16232 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16234 VexRiscv._zz_16_
.sym 16237 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 16238 slave_sel[2]
.sym 16239 $abc$40744$n8241
.sym 16240 $abc$40744$n3676
.sym 16241 spiflash_bus_dat_r[0]
.sym 16242 $PACKER_VCC_NET
.sym 16253 grant
.sym 16260 $abc$40744$n2598
.sym 16262 basesoc_vexriscv_dbus_adr[27]
.sym 16271 $PACKER_GND_NET
.sym 16272 basesoc_vexriscv_ibus_adr[27]
.sym 16306 $PACKER_GND_NET
.sym 16318 basesoc_vexriscv_dbus_adr[27]
.sym 16320 grant
.sym 16321 basesoc_vexriscv_ibus_adr[27]
.sym 16328 $abc$40744$n2598
.sym 16329 clk12_$glb_clk
.sym 16333 VexRiscv._zz_257_[3]
.sym 16334 VexRiscv._zz_257_[4]
.sym 16335 $abc$40744$n3678
.sym 16336 VexRiscv._zz_29_
.sym 16337 $abc$40744$n7814
.sym 16338 $abc$40744$n7818
.sym 16339 VexRiscv._zz_198_
.sym 16340 $abc$40744$n2627
.sym 16341 $abc$40744$n2627
.sym 16344 VexRiscv._zz_161_
.sym 16345 VexRiscv._zz_79_[21]
.sym 16346 $abc$40744$n233
.sym 16347 $abc$40744$n3722_1
.sym 16348 VexRiscv.decode_to_execute_RS2[19]
.sym 16350 basesoc_adr[0]
.sym 16352 $abc$40744$n2511
.sym 16354 $abc$40744$n4261_1
.sym 16355 $abc$40744$n4261_1
.sym 16356 array_muxed1[4]
.sym 16357 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 16358 $abc$40744$n7815
.sym 16359 basesoc_vexriscv_ibus_adr[4]
.sym 16360 $abc$40744$n8240
.sym 16361 $abc$40744$n5236
.sym 16362 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16363 $PACKER_VCC_NET
.sym 16364 $abc$40744$n3675
.sym 16365 $abc$40744$n2632
.sym 16366 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 16376 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 16377 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 16378 VexRiscv.CsrPlugin_mepc[10]
.sym 16379 VexRiscv.lastStagePc[10]
.sym 16381 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 16386 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16392 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16399 $abc$40744$n8241
.sym 16400 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 16403 $abc$40744$n2644
.sym 16405 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 16414 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16420 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16425 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 16429 VexRiscv.CsrPlugin_mepc[10]
.sym 16430 VexRiscv.lastStagePc[10]
.sym 16431 $abc$40744$n2644
.sym 16441 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 16447 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 16451 $abc$40744$n8241
.sym 16452 clk12_$glb_clk
.sym 16454 $abc$40744$n3653
.sym 16455 VexRiscv._zz_323_[27]
.sym 16456 VexRiscv._zz_323_[19]
.sym 16457 $abc$40744$n3679
.sym 16458 VexRiscv._zz_323_[20]
.sym 16459 VexRiscv._zz_323_[29]
.sym 16460 VexRiscv._zz_323_[28]
.sym 16461 VexRiscv._zz_323_[16]
.sym 16463 csrbankarray_csrbank2_dat0_w[0]
.sym 16464 csrbankarray_csrbank2_dat0_w[0]
.sym 16465 spiflash_bus_dat_r[17]
.sym 16466 VexRiscv.lastStagePc[9]
.sym 16467 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 16468 basesoc_vexriscv_ibus_adr[9]
.sym 16470 $abc$40744$n5554
.sym 16473 VexRiscv.CsrPlugin_interrupt_valid
.sym 16475 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 16476 $abc$40744$n5221
.sym 16477 VexRiscv._zz_257_[3]
.sym 16478 VexRiscv._zz_79_[4]
.sym 16480 $PACKER_VCC_NET
.sym 16481 grant
.sym 16482 VexRiscv.CsrPlugin_hadException
.sym 16484 $abc$40744$n2598
.sym 16485 spiflash_bus_dat_r[29]
.sym 16487 $abc$40744$n5054
.sym 16488 VexRiscv._zz_323_[5]
.sym 16489 $abc$40744$n2644
.sym 16495 $abc$40744$n2586
.sym 16497 $abc$40744$n5311_1
.sym 16500 $abc$40744$n2586
.sym 16501 $abc$40744$n235
.sym 16505 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16506 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16507 $abc$40744$n3721_1
.sym 16509 $abc$40744$n5309_1
.sym 16511 $abc$40744$n5307_1
.sym 16512 $abc$40744$n3676
.sym 16513 $abc$40744$n3722_1
.sym 16519 $abc$40744$n5307_1
.sym 16520 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 16521 $abc$40744$n233
.sym 16524 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16525 $abc$40744$n2632
.sym 16528 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16529 $abc$40744$n3676
.sym 16531 $abc$40744$n3721_1
.sym 16534 $abc$40744$n2586
.sym 16535 $abc$40744$n5307_1
.sym 16536 $abc$40744$n5309_1
.sym 16537 $abc$40744$n3722_1
.sym 16540 $abc$40744$n235
.sym 16541 $abc$40744$n233
.sym 16542 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16543 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16546 $abc$40744$n5309_1
.sym 16547 $abc$40744$n2586
.sym 16549 $abc$40744$n5311_1
.sym 16555 $abc$40744$n2632
.sym 16559 $abc$40744$n3722_1
.sym 16560 $abc$40744$n5307_1
.sym 16565 $abc$40744$n3721_1
.sym 16566 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 16570 $abc$40744$n233
.sym 16571 $abc$40744$n235
.sym 16572 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16573 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16575 clk12_$glb_clk
.sym 16576 VexRiscv.reset_$glb_sr
.sym 16577 VexRiscv.CsrPlugin_hadException
.sym 16578 $abc$40744$n7815
.sym 16579 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 16580 $abc$40744$n4356_1
.sym 16581 array_muxed0[4]
.sym 16582 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 16583 VexRiscv._zz_79_[4]
.sym 16584 $abc$40744$n7839
.sym 16585 VexRiscv.decode_to_execute_RS2[13]
.sym 16587 VexRiscv.CsrPlugin_mepc[21]
.sym 16588 VexRiscv.CsrPlugin_mepc[18]
.sym 16589 $abc$40744$n5532
.sym 16590 VexRiscv._zz_323_[21]
.sym 16591 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16592 $abc$40744$n2633
.sym 16593 VexRiscv._zz_130_[0]
.sym 16594 VexRiscv.decode_to_execute_RS2[21]
.sym 16595 VexRiscv._zz_323_[23]
.sym 16596 $abc$40744$n2586
.sym 16597 $abc$40744$n5558
.sym 16598 VexRiscv._zz_194_[10]
.sym 16599 $abc$40744$n2586
.sym 16600 VexRiscv._zz_323_[19]
.sym 16601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 16602 VexRiscv._zz_323_[10]
.sym 16603 VexRiscv._zz_35_[29]
.sym 16604 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 16605 VexRiscv._zz_201_[12]
.sym 16606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 16607 VexRiscv._zz_323_[7]
.sym 16608 $abc$40744$n4012
.sym 16609 array_muxed0[11]
.sym 16610 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 16611 VexRiscv._zz_323_[16]
.sym 16612 basesoc_vexriscv_ibus_adr[3]
.sym 16625 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16627 VexRiscv._zz_201_[10]
.sym 16631 VexRiscv.CsrPlugin_mepc[10]
.sym 16633 VexRiscv.CsrPlugin_exception
.sym 16634 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16635 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16641 $abc$40744$n3999
.sym 16642 $abc$40744$n4228
.sym 16643 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 16645 $abc$40744$n2565
.sym 16646 $abc$40744$n5004
.sym 16647 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 16651 VexRiscv.CsrPlugin_mepc[10]
.sym 16652 $abc$40744$n3999
.sym 16653 VexRiscv._zz_201_[10]
.sym 16654 $abc$40744$n4228
.sym 16660 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 16663 VexRiscv.CsrPlugin_mepc[10]
.sym 16664 $abc$40744$n5004
.sym 16665 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 16669 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16683 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16689 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16694 VexRiscv.CsrPlugin_exception
.sym 16697 $abc$40744$n2565
.sym 16698 clk12_$glb_clk
.sym 16699 VexRiscv.reset_$glb_sr
.sym 16700 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 16701 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 16702 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 16703 $abc$40744$n5305_1
.sym 16704 $abc$40744$n4440_1
.sym 16705 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 16706 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 16707 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 16709 $PACKER_VCC_NET
.sym 16710 $PACKER_VCC_NET
.sym 16711 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 16712 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 16713 VexRiscv._zz_79_[4]
.sym 16714 $abc$40744$n235
.sym 16715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 16716 $abc$40744$n4843_1
.sym 16717 VexRiscv.lastStagePc[2]
.sym 16718 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 16720 VexRiscv._zz_201_[27]
.sym 16721 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 16723 VexRiscv._zz_171_[1]
.sym 16724 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16725 basesoc_vexriscv_dbus_adr[4]
.sym 16726 $abc$40744$n5129
.sym 16727 VexRiscv._zz_35_[5]
.sym 16728 VexRiscv.CsrPlugin_mepc[23]
.sym 16729 $abc$40744$n2644
.sym 16730 VexRiscv._zz_194_[11]
.sym 16733 spiflash_bus_dat_r[0]
.sym 16735 $abc$40744$n8241
.sym 16742 csrbankarray_csrbank2_ctrl0_w[0]
.sym 16744 VexRiscv._zz_171_[0]
.sym 16745 $abc$40744$n5362
.sym 16746 basesoc_adr[0]
.sym 16748 $abc$40744$n5344
.sym 16750 VexRiscv.lastStagePc[18]
.sym 16751 VexRiscv.CsrPlugin_mepc[18]
.sym 16752 VexRiscv.lastStagePc[23]
.sym 16753 $abc$40744$n2644
.sym 16754 VexRiscv._zz_201_[14]
.sym 16755 $abc$40744$n5315_1
.sym 16756 VexRiscv._zz_152_[14]
.sym 16759 csrbankarray_csrbank2_dat0_w[0]
.sym 16761 basesoc_adr[1]
.sym 16762 $abc$40744$n4228
.sym 16763 VexRiscv._zz_171_[1]
.sym 16764 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 16765 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16766 $abc$40744$n5352_1
.sym 16767 $abc$40744$n3999
.sym 16769 $abc$40744$n4440_1
.sym 16770 VexRiscv.CsrPlugin_mepc[14]
.sym 16771 VexRiscv.CsrPlugin_mepc[23]
.sym 16772 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16774 VexRiscv.CsrPlugin_mepc[14]
.sym 16775 $abc$40744$n3999
.sym 16776 VexRiscv._zz_201_[14]
.sym 16777 $abc$40744$n4228
.sym 16780 $abc$40744$n2644
.sym 16782 VexRiscv.CsrPlugin_mepc[18]
.sym 16783 VexRiscv.lastStagePc[18]
.sym 16787 $abc$40744$n5315_1
.sym 16788 $abc$40744$n5352_1
.sym 16789 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 16792 basesoc_adr[0]
.sym 16793 basesoc_adr[1]
.sym 16794 csrbankarray_csrbank2_ctrl0_w[0]
.sym 16795 csrbankarray_csrbank2_dat0_w[0]
.sym 16799 $abc$40744$n2644
.sym 16800 VexRiscv.lastStagePc[23]
.sym 16801 VexRiscv.CsrPlugin_mepc[23]
.sym 16804 $abc$40744$n5344
.sym 16805 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16806 $abc$40744$n5315_1
.sym 16810 $abc$40744$n5362
.sym 16811 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16813 $abc$40744$n5315_1
.sym 16816 $abc$40744$n4440_1
.sym 16817 VexRiscv._zz_171_[1]
.sym 16818 VexRiscv._zz_171_[0]
.sym 16819 VexRiscv._zz_152_[14]
.sym 16821 clk12_$glb_clk
.sym 16823 $abc$40744$n7826
.sym 16824 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 16825 $abc$40744$n6739
.sym 16826 $abc$40744$n7817
.sym 16827 $abc$40744$n7827
.sym 16828 $abc$40744$n6715
.sym 16829 $abc$40744$n7832
.sym 16830 $abc$40744$n7831
.sym 16831 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 16832 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 16833 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 16835 basesoc_vexriscv_ibus_adr[4]
.sym 16836 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 16837 $abc$40744$n233
.sym 16838 basesoc_vexriscv_ibus_adr[7]
.sym 16839 VexRiscv._zz_79_[5]
.sym 16840 $abc$40744$n233
.sym 16841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 16842 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 16843 $abc$40744$n6007
.sym 16844 basesoc_vexriscv_ibus_adr[5]
.sym 16845 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 16846 basesoc_vexriscv_ibus_adr[4]
.sym 16847 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 16848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 16849 $abc$40744$n2632
.sym 16850 $abc$40744$n7815
.sym 16851 VexRiscv._zz_35_[14]
.sym 16852 $abc$40744$n4261_1
.sym 16853 $abc$40744$n8240
.sym 16854 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16855 array_muxed1[4]
.sym 16856 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16857 $abc$40744$n3675
.sym 16858 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 16868 $abc$40744$n5004
.sym 16869 VexRiscv.CsrPlugin_mepc[14]
.sym 16872 VexRiscv.lastStagePc[14]
.sym 16877 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16879 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16882 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 16885 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16889 $abc$40744$n2644
.sym 16890 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 16891 $abc$40744$n2647
.sym 16893 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16897 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16905 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16910 VexRiscv.CsrPlugin_mepc[14]
.sym 16911 $abc$40744$n5004
.sym 16912 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 16916 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 16923 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16930 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16939 VexRiscv.CsrPlugin_mepc[14]
.sym 16940 $abc$40744$n2644
.sym 16941 VexRiscv.lastStagePc[14]
.sym 16943 $abc$40744$n2647
.sym 16944 clk12_$glb_clk
.sym 16946 basesoc_vexriscv_dbus_adr[4]
.sym 16947 $abc$40744$n2588
.sym 16948 array_muxed1[4]
.sym 16949 basesoc_vexriscv_dbus_adr[16]
.sym 16950 $abc$40744$n7838
.sym 16951 $abc$40744$n7811
.sym 16952 $abc$40744$n7823
.sym 16953 $abc$40744$n2596
.sym 16954 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 16955 basesoc_dat_w[3]
.sym 16956 VexRiscv._zz_194_[11]
.sym 16957 spiflash_bus_dat_r[8]
.sym 16958 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 16959 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 16961 $abc$40744$n5011
.sym 16962 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 16963 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 16966 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 16967 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 16968 VexRiscv._zz_79_[24]
.sym 16969 $abc$40744$n4843
.sym 16970 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 16971 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 16972 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 16973 $abc$40744$n5319
.sym 16974 $abc$40744$n7827
.sym 16975 $abc$40744$n5054
.sym 16976 $abc$40744$n2598
.sym 16977 spiflash_bus_dat_r[28]
.sym 16978 spiflash_bus_dat_r[29]
.sym 16979 $abc$40744$n4306
.sym 16980 $abc$40744$n7831
.sym 16981 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 16987 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 16988 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 16989 $abc$40744$n2627
.sym 16991 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 16993 $abc$40744$n5274
.sym 16994 VexRiscv._zz_194_[10]
.sym 16995 $abc$40744$n4010
.sym 16996 VexRiscv.CsrPlugin_mepc[12]
.sym 16997 $abc$40744$n5319
.sym 16999 $abc$40744$n5004
.sym 17000 VexRiscv.CsrPlugin_mepc[23]
.sym 17007 VexRiscv.CsrPlugin_mepc[27]
.sym 17012 $abc$40744$n233
.sym 17014 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 17018 VexRiscv._zz_194_[25]
.sym 17020 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 17026 $abc$40744$n5004
.sym 17027 VexRiscv.CsrPlugin_mepc[23]
.sym 17029 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 17038 VexRiscv._zz_194_[10]
.sym 17039 $abc$40744$n5274
.sym 17041 $abc$40744$n233
.sym 17044 $abc$40744$n233
.sym 17045 $abc$40744$n4010
.sym 17050 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 17051 VexRiscv.CsrPlugin_mepc[27]
.sym 17052 $abc$40744$n5004
.sym 17056 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17057 $abc$40744$n5004
.sym 17058 VexRiscv.CsrPlugin_mepc[12]
.sym 17063 $abc$40744$n233
.sym 17064 $abc$40744$n5319
.sym 17065 VexRiscv._zz_194_[25]
.sym 17066 $abc$40744$n2627
.sym 17067 clk12_$glb_clk
.sym 17069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 17070 $abc$40744$n5063
.sym 17071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17072 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 17073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 17075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17076 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 17077 $abc$40744$n5004
.sym 17078 VexRiscv._zz_195_[13]
.sym 17079 VexRiscv._zz_195_[13]
.sym 17082 basesoc_vexriscv_ibus_adr[16]
.sym 17084 $abc$40744$n8241
.sym 17085 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 17086 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 17087 $abc$40744$n5004
.sym 17088 $abc$40744$n3999
.sym 17089 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17090 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17091 $abc$40744$n2586
.sym 17092 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 17093 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17094 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 17095 VexRiscv._zz_130_[4]
.sym 17096 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17097 $abc$40744$n7838
.sym 17098 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17099 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 17100 $abc$40744$n4012
.sym 17101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 17102 $abc$40744$n5066
.sym 17103 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 17104 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 17111 $abc$40744$n4843
.sym 17115 VexRiscv.CsrPlugin_mepc[25]
.sym 17116 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 17117 VexRiscv.CsrPlugin_mepc[21]
.sym 17118 $abc$40744$n4010
.sym 17123 $abc$40744$n5374
.sym 17124 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17126 $abc$40744$n4853
.sym 17129 $abc$40744$n3675
.sym 17131 VexRiscv.lastStagePc[25]
.sym 17132 VexRiscv.CsrPlugin_mepc[29]
.sym 17133 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 17134 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 17135 $abc$40744$n5366
.sym 17136 $abc$40744$n5358_1
.sym 17137 $abc$40744$n5315_1
.sym 17139 $abc$40744$n2644
.sym 17140 $abc$40744$n5004
.sym 17141 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 17143 $abc$40744$n4853
.sym 17144 $abc$40744$n4843
.sym 17149 VexRiscv.lastStagePc[25]
.sym 17151 VexRiscv.CsrPlugin_mepc[25]
.sym 17152 $abc$40744$n2644
.sym 17156 $abc$40744$n5004
.sym 17157 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 17158 VexRiscv.CsrPlugin_mepc[21]
.sym 17161 $abc$40744$n3675
.sym 17163 $abc$40744$n4010
.sym 17167 VexRiscv.CsrPlugin_mepc[29]
.sym 17168 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17170 $abc$40744$n5004
.sym 17174 $abc$40744$n5315_1
.sym 17175 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 17176 $abc$40744$n5366
.sym 17179 $abc$40744$n5315_1
.sym 17181 $abc$40744$n5374
.sym 17182 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 17186 $abc$40744$n5315_1
.sym 17187 $abc$40744$n5358_1
.sym 17188 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 17190 clk12_$glb_clk
.sym 17192 $abc$40744$n4853
.sym 17193 $abc$40744$n2598
.sym 17194 $abc$40744$n6731_1
.sym 17195 $abc$40744$n6729_1
.sym 17196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 17197 $abc$40744$n6713_1
.sym 17198 $abc$40744$n6741_1
.sym 17199 $abc$40744$n4013
.sym 17201 $PACKER_VCC_NET
.sym 17202 $PACKER_VCC_NET
.sym 17203 VexRiscv._zz_195_[28]
.sym 17204 array_muxed0[7]
.sym 17205 $abc$40744$n4843
.sym 17206 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 17207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 17208 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 17210 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 17211 VexRiscv._zz_194_[11]
.sym 17212 $abc$40744$n5088_1
.sym 17213 basesoc_vexriscv_ibus_adr[5]
.sym 17214 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 17215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17216 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17217 spiflash_bus_dat_r[0]
.sym 17219 $abc$40744$n5102
.sym 17220 $abc$40744$n4351
.sym 17221 $abc$40744$n4363
.sym 17222 VexRiscv._zz_323_[0]
.sym 17223 $abc$40744$n5129
.sym 17224 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 17225 $abc$40744$n2644
.sym 17226 $abc$40744$n5086
.sym 17227 $abc$40744$n8241
.sym 17233 $abc$40744$n5139_1
.sym 17235 $abc$40744$n5117
.sym 17237 $abc$40744$n5161_1
.sym 17238 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 17239 slave_sel_r[1]
.sym 17240 $abc$40744$n6519
.sym 17241 $abc$40744$n6521
.sym 17242 $abc$40744$n5076_1
.sym 17243 $abc$40744$n5151_1
.sym 17245 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 17246 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 17247 spiflash_bus_dat_r[28]
.sym 17250 spiflash_bus_dat_r[29]
.sym 17253 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 17254 $abc$40744$n5001
.sym 17255 $abc$40744$n5166_1
.sym 17259 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 17261 $abc$40744$n5000
.sym 17262 $abc$40744$n5001
.sym 17264 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 17266 $abc$40744$n5076_1
.sym 17267 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 17268 $abc$40744$n5001
.sym 17269 $abc$40744$n5000
.sym 17272 $abc$40744$n5000
.sym 17273 $abc$40744$n5161_1
.sym 17274 $abc$40744$n5001
.sym 17275 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 17278 $abc$40744$n5001
.sym 17279 $abc$40744$n5000
.sym 17280 $abc$40744$n5117
.sym 17281 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 17284 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 17285 $abc$40744$n5139_1
.sym 17286 $abc$40744$n5000
.sym 17287 $abc$40744$n5001
.sym 17291 $abc$40744$n6521
.sym 17292 slave_sel_r[1]
.sym 17293 spiflash_bus_dat_r[29]
.sym 17296 $abc$40744$n5000
.sym 17297 $abc$40744$n5166_1
.sym 17298 $abc$40744$n5001
.sym 17299 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 17302 $abc$40744$n5001
.sym 17303 $abc$40744$n5151_1
.sym 17304 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 17305 $abc$40744$n5000
.sym 17308 $abc$40744$n6519
.sym 17310 spiflash_bus_dat_r[28]
.sym 17311 slave_sel_r[1]
.sym 17313 clk12_$glb_clk
.sym 17314 $abc$40744$n231_$glb_sr
.sym 17315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17316 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 17317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17318 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 17319 $abc$40744$n5000
.sym 17320 $abc$40744$n5001
.sym 17321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 17322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17323 $abc$40744$n5071
.sym 17324 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 17328 $abc$40744$n5283_1
.sym 17329 $abc$40744$n5003
.sym 17331 $abc$40744$n5049_1
.sym 17333 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 17334 $abc$40744$n3722_1
.sym 17335 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 17336 $abc$40744$n2598
.sym 17337 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 17338 $abc$40744$n4309
.sym 17339 $abc$40744$n5002
.sym 17340 $abc$40744$n4261_1
.sym 17341 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 17342 $abc$40744$n7815
.sym 17343 $abc$40744$n5007
.sym 17344 VexRiscv._zz_288_[8]
.sym 17345 $abc$40744$n2632
.sym 17346 VexRiscv._zz_323_[3]
.sym 17347 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 17348 $abc$40744$n5002
.sym 17349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 17350 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 17356 $abc$40744$n5068
.sym 17358 $abc$40744$n5163_1
.sym 17359 $abc$40744$n5153_1
.sym 17360 $abc$40744$n4348
.sym 17361 $abc$40744$n5141
.sym 17362 $abc$40744$n6763
.sym 17364 $abc$40744$n4853
.sym 17365 $abc$40744$n6767_1
.sym 17366 $abc$40744$n6751
.sym 17367 $abc$40744$n6759_1
.sym 17368 VexRiscv._zz_323_[2]
.sym 17369 $abc$40744$n6769
.sym 17370 $abc$40744$n4360
.sym 17371 $abc$40744$n4354
.sym 17372 $abc$40744$n5066
.sym 17374 $abc$40744$n2598
.sym 17376 $abc$40744$n6733
.sym 17377 $abc$40744$n5000
.sym 17378 $abc$40744$n4336
.sym 17379 $abc$40744$n5168_1
.sym 17381 $abc$40744$n4363
.sym 17384 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 17385 $abc$40744$n5119
.sym 17386 $abc$40744$n4309
.sym 17387 $abc$40744$n5001
.sym 17389 $abc$40744$n6733
.sym 17390 $abc$40744$n4309
.sym 17391 $abc$40744$n5068
.sym 17392 $abc$40744$n4853
.sym 17395 $abc$40744$n4853
.sym 17396 $abc$40744$n5119
.sym 17397 $abc$40744$n6751
.sym 17398 $abc$40744$n4336
.sym 17401 $abc$40744$n5066
.sym 17402 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 17403 $abc$40744$n5001
.sym 17404 $abc$40744$n5000
.sym 17409 VexRiscv._zz_323_[2]
.sym 17413 $abc$40744$n4363
.sym 17414 $abc$40744$n4853
.sym 17415 $abc$40744$n6769
.sym 17416 $abc$40744$n5168_1
.sym 17419 $abc$40744$n5141
.sym 17420 $abc$40744$n4348
.sym 17421 $abc$40744$n4853
.sym 17422 $abc$40744$n6759_1
.sym 17425 $abc$40744$n6763
.sym 17426 $abc$40744$n4853
.sym 17427 $abc$40744$n4354
.sym 17428 $abc$40744$n5153_1
.sym 17431 $abc$40744$n4853
.sym 17432 $abc$40744$n5163_1
.sym 17433 $abc$40744$n4360
.sym 17434 $abc$40744$n6767_1
.sym 17435 $abc$40744$n2598
.sym 17436 clk12_$glb_clk
.sym 17437 VexRiscv.reset_$glb_sr
.sym 17438 $abc$40744$n7825
.sym 17439 $abc$40744$n6761_1
.sym 17440 $abc$40744$n5173_1
.sym 17441 $abc$40744$n6771_1
.sym 17442 $abc$40744$n2644
.sym 17443 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 17444 $abc$40744$n6757
.sym 17445 $abc$40744$n6755_1
.sym 17447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 17450 $abc$40744$n5146
.sym 17451 $abc$40744$n5122
.sym 17452 $abc$40744$n5112_1
.sym 17453 $abc$40744$n5007
.sym 17454 $abc$40744$n5002
.sym 17455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17456 VexRiscv._zz_323_[2]
.sym 17457 $abc$40744$n5095
.sym 17458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 17459 $abc$40744$n4330
.sym 17460 $abc$40744$n3722_1
.sym 17461 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17462 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17463 $abc$40744$n4853
.sym 17464 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 17465 $abc$40744$n7812
.sym 17466 $abc$40744$n7827
.sym 17467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17468 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 17469 $abc$40744$n2591
.sym 17470 basesoc_vexriscv_ibus_adr[3]
.sym 17471 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17472 $abc$40744$n7831
.sym 17473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 17479 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17480 VexRiscv.CsrPlugin_mepc[18]
.sym 17482 $abc$40744$n4025
.sym 17483 $abc$40744$n5004
.sym 17484 $abc$40744$n5001
.sym 17485 $abc$40744$n5100_1
.sym 17487 $abc$40744$n4853
.sym 17489 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 17490 $abc$40744$n2583
.sym 17491 $abc$40744$n5000
.sym 17492 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17494 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 17495 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 17498 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17499 $abc$40744$n5002
.sym 17500 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 17501 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 17503 $abc$40744$n5007
.sym 17504 VexRiscv._zz_321_
.sym 17505 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 17506 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 17508 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 17509 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 17512 VexRiscv._zz_321_
.sym 17514 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 17515 $abc$40744$n4025
.sym 17520 $abc$40744$n4853
.sym 17524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 17525 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 17526 $abc$40744$n5002
.sym 17527 $abc$40744$n5007
.sym 17530 $abc$40744$n5007
.sym 17531 $abc$40744$n5002
.sym 17532 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 17533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17537 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 17538 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17539 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 17542 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17543 $abc$40744$n5002
.sym 17544 $abc$40744$n5007
.sym 17545 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 17548 $abc$40744$n5004
.sym 17549 VexRiscv.CsrPlugin_mepc[18]
.sym 17550 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 17554 $abc$40744$n5000
.sym 17555 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 17556 $abc$40744$n5001
.sym 17557 $abc$40744$n5100_1
.sym 17558 $abc$40744$n2583
.sym 17559 clk12_$glb_clk
.sym 17560 VexRiscv.reset_$glb_sr
.sym 17561 $abc$40744$n4209_1
.sym 17562 $abc$40744$n6664
.sym 17563 $abc$40744$n3680
.sym 17564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 17565 $abc$40744$n3719_1
.sym 17566 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 17567 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 17568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 17569 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 17573 VexRiscv._zz_313_
.sym 17574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17575 $abc$40744$n4354
.sym 17576 $abc$40744$n4360
.sym 17577 $abc$40744$n5042_1
.sym 17578 VexRiscv._zz_321_
.sym 17580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17583 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17584 $abc$40744$n4228
.sym 17585 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17586 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 17587 $abc$40744$n7838
.sym 17588 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 17590 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17592 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17593 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17594 array_muxed0[0]
.sym 17595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17596 $abc$40744$n5144
.sym 17602 $abc$40744$n4199
.sym 17605 $abc$40744$n4202
.sym 17606 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 17607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 17608 array_muxed0[7]
.sym 17609 $abc$40744$n5859
.sym 17610 $abc$40744$n4010
.sym 17613 $abc$40744$n2511
.sym 17615 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 17616 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17617 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 17618 array_muxed0[0]
.sym 17619 $abc$40744$n4201
.sym 17620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17622 spiflash_bus_dat_r[17]
.sym 17623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17624 $abc$40744$n3983
.sym 17625 $abc$40744$n4200_1
.sym 17627 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 17628 spiflash_bus_dat_r[15]
.sym 17629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17630 spiflash_bus_dat_r[8]
.sym 17631 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17632 $abc$40744$n3983
.sym 17633 $abc$40744$n3976
.sym 17635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17636 $abc$40744$n4201
.sym 17637 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 17638 $abc$40744$n4200_1
.sym 17641 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17643 $abc$40744$n4010
.sym 17647 $abc$40744$n3976
.sym 17648 spiflash_bus_dat_r[15]
.sym 17649 $abc$40744$n3983
.sym 17650 $abc$40744$n5859
.sym 17653 spiflash_bus_dat_r[8]
.sym 17654 $abc$40744$n3983
.sym 17656 array_muxed0[7]
.sym 17659 array_muxed0[0]
.sym 17660 $abc$40744$n3983
.sym 17661 spiflash_bus_dat_r[17]
.sym 17665 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17666 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17668 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 17671 $abc$40744$n4199
.sym 17672 $abc$40744$n4202
.sym 17673 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 17674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 17678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17680 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 17681 $abc$40744$n2511
.sym 17682 clk12_$glb_clk
.sym 17683 sys_rst_$glb_sr
.sym 17684 $abc$40744$n3837_1
.sym 17685 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 17686 $abc$40744$n6817_1
.sym 17687 $abc$40744$n6818_1
.sym 17688 $abc$40744$n6819_1
.sym 17689 $abc$40744$n4214
.sym 17690 $abc$40744$n6669_1
.sym 17691 $abc$40744$n7829
.sym 17692 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 17693 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 17695 VexRiscv.lastStagePc[19]
.sym 17696 VexRiscv._zz_171_[1]
.sym 17697 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 17698 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 17699 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 17700 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 17701 basesoc_vexriscv_ibus_adr[20]
.sym 17702 $abc$40744$n4820
.sym 17703 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 17705 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 17706 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 17707 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 17708 $abc$40744$n233
.sym 17709 spiflash_bus_dat_r[0]
.sym 17710 VexRiscv._zz_196_[32]
.sym 17711 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 17712 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 17713 $abc$40744$n2644
.sym 17714 VexRiscv._zz_323_[0]
.sym 17715 $abc$40744$n8241
.sym 17716 basesoc_vexriscv_ibus_adr[3]
.sym 17717 $abc$40744$n2644
.sym 17718 $abc$40744$n5102
.sym 17719 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 17726 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 17727 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 17729 $abc$40744$n4215_1
.sym 17730 $abc$40744$n4217
.sym 17732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17733 $abc$40744$n4853
.sym 17735 VexRiscv._zz_239_
.sym 17736 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 17737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17742 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17743 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 17744 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17746 $abc$40744$n4216
.sym 17749 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 17750 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17752 $abc$40744$n2591
.sym 17753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17754 $abc$40744$n4214
.sym 17755 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17758 $abc$40744$n4214
.sym 17759 $abc$40744$n4217
.sym 17760 $abc$40744$n4215_1
.sym 17761 $abc$40744$n4216
.sym 17764 $abc$40744$n4853
.sym 17766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17773 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17776 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17778 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 17779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17782 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17784 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17785 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17789 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 17790 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 17791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 17794 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 17795 $abc$40744$n4853
.sym 17800 VexRiscv._zz_239_
.sym 17804 $abc$40744$n2591
.sym 17805 clk12_$glb_clk
.sym 17806 VexRiscv.reset_$glb_sr
.sym 17807 $abc$40744$n7813
.sym 17808 basesoc_vexriscv_ibus_adr[21]
.sym 17809 basesoc_vexriscv_ibus_adr[3]
.sym 17810 basesoc_vexriscv_ibus_adr[26]
.sym 17811 $abc$40744$n5552_1
.sym 17812 $abc$40744$n5144
.sym 17813 basesoc_vexriscv_ibus_adr[18]
.sym 17814 $abc$40744$n7830
.sym 17815 VexRiscv._zz_41_[22]
.sym 17816 $abc$40744$n5234_1
.sym 17820 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 17822 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 17823 $abc$40744$n5283_1
.sym 17825 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 17826 basesoc_vexriscv_ibus_adr[7]
.sym 17827 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 17828 basesoc_vexriscv_ibus_adr[20]
.sym 17831 VexRiscv._zz_171_[0]
.sym 17832 VexRiscv._zz_288_[8]
.sym 17833 $abc$40744$n4261_1
.sym 17834 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 17835 $abc$40744$n7815
.sym 17836 VexRiscv._zz_195_[3]
.sym 17838 VexRiscv._zz_323_[3]
.sym 17840 VexRiscv._zz_195_[1]
.sym 17841 $abc$40744$n7829
.sym 17842 VexRiscv._zz_195_[4]
.sym 17848 VexRiscv.CsrPlugin_mepc[26]
.sym 17849 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17856 VexRiscv.lastStagePc[26]
.sym 17862 VexRiscv.CsrPlugin_mepc[24]
.sym 17863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17866 VexRiscv.CsrPlugin_mepc[21]
.sym 17867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17870 VexRiscv.lastStagePc[24]
.sym 17872 VexRiscv.lastStagePc[21]
.sym 17873 $abc$40744$n2644
.sym 17877 $abc$40744$n2644
.sym 17879 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17882 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17888 VexRiscv.CsrPlugin_mepc[21]
.sym 17889 VexRiscv.lastStagePc[21]
.sym 17890 $abc$40744$n2644
.sym 17893 $abc$40744$n2644
.sym 17894 VexRiscv.lastStagePc[26]
.sym 17895 VexRiscv.CsrPlugin_mepc[26]
.sym 17902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17905 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17912 $abc$40744$n2644
.sym 17913 VexRiscv.CsrPlugin_mepc[24]
.sym 17914 VexRiscv.lastStagePc[24]
.sym 17918 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17926 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17927 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 17928 clk12_$glb_clk
.sym 17931 VexRiscv._zz_196_[1]
.sym 17932 VexRiscv._zz_196_[2]
.sym 17933 VexRiscv._zz_196_[3]
.sym 17934 VexRiscv._zz_196_[4]
.sym 17935 VexRiscv._zz_196_[5]
.sym 17936 VexRiscv._zz_196_[6]
.sym 17937 VexRiscv._zz_196_[7]
.sym 17938 VexRiscv.CsrPlugin_mepc[26]
.sym 17939 VexRiscv.decode_to_execute_RS2[22]
.sym 17943 VexRiscv.CsrPlugin_mepc[29]
.sym 17944 VexRiscv._zz_195_[4]
.sym 17945 VexRiscv._zz_195_[3]
.sym 17948 basesoc_vexriscv_ibus_adr[19]
.sym 17949 VexRiscv._zz_195_[4]
.sym 17950 $abc$40744$n3794
.sym 17952 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 17954 basesoc_vexriscv_ibus_adr[3]
.sym 17955 VexRiscv.CsrPlugin_mtval[21]
.sym 17956 VexRiscv._zz_196_[15]
.sym 17957 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17958 $abc$40744$n7827
.sym 17959 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 17960 VexRiscv._zz_41_[21]
.sym 17961 VexRiscv._zz_152_[21]
.sym 17962 VexRiscv._zz_41_[24]
.sym 17963 VexRiscv._zz_195_[15]
.sym 17964 $abc$40744$n7831
.sym 17965 $abc$40744$n7812
.sym 17971 $abc$40744$n4230_1
.sym 17973 $abc$40744$n4228
.sym 17974 VexRiscv._zz_201_[21]
.sym 17975 $abc$40744$n3999
.sym 17976 VexRiscv._zz_171_[1]
.sym 17977 VexRiscv._zz_201_[18]
.sym 17978 VexRiscv._zz_41_[21]
.sym 17979 VexRiscv.CsrPlugin_mtval[21]
.sym 17981 $abc$40744$n4228
.sym 17983 $abc$40744$n3999
.sym 17985 VexRiscv._zz_152_[21]
.sym 17986 VexRiscv._zz_323_[0]
.sym 17988 VexRiscv._zz_41_[24]
.sym 17991 VexRiscv._zz_171_[0]
.sym 17992 VexRiscv._zz_288_[8]
.sym 17993 $abc$40744$n4577_1
.sym 17995 VexRiscv.CsrPlugin_mepc[18]
.sym 17996 VexRiscv.CsrPlugin_mepc[21]
.sym 17998 $abc$40744$n233
.sym 18000 $abc$40744$n4578_1
.sym 18006 VexRiscv._zz_323_[0]
.sym 18010 VexRiscv._zz_41_[21]
.sym 18016 $abc$40744$n3999
.sym 18017 $abc$40744$n4228
.sym 18018 VexRiscv._zz_201_[18]
.sym 18019 VexRiscv.CsrPlugin_mepc[18]
.sym 18024 VexRiscv._zz_41_[24]
.sym 18029 VexRiscv._zz_288_[8]
.sym 18034 VexRiscv._zz_201_[21]
.sym 18035 $abc$40744$n4228
.sym 18036 $abc$40744$n3999
.sym 18037 VexRiscv.CsrPlugin_mepc[21]
.sym 18040 $abc$40744$n4578_1
.sym 18041 VexRiscv.CsrPlugin_mtval[21]
.sym 18042 $abc$40744$n4230_1
.sym 18046 VexRiscv._zz_171_[1]
.sym 18047 VexRiscv._zz_171_[0]
.sym 18048 VexRiscv._zz_152_[21]
.sym 18049 $abc$40744$n4577_1
.sym 18050 $abc$40744$n233
.sym 18051 clk12_$glb_clk
.sym 18053 VexRiscv._zz_196_[8]
.sym 18054 VexRiscv._zz_196_[9]
.sym 18055 VexRiscv._zz_196_[10]
.sym 18056 VexRiscv._zz_196_[11]
.sym 18057 VexRiscv._zz_196_[12]
.sym 18058 VexRiscv._zz_196_[13]
.sym 18059 VexRiscv._zz_196_[14]
.sym 18060 VexRiscv._zz_196_[15]
.sym 18062 VexRiscv._zz_195_[29]
.sym 18063 VexRiscv._zz_195_[29]
.sym 18065 $abc$40744$n7810
.sym 18066 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 18067 $abc$40744$n4228
.sym 18069 VexRiscv._zz_195_[1]
.sym 18070 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 18071 VexRiscv._zz_195_[7]
.sym 18072 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 18073 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 18074 $abc$40744$n6200
.sym 18075 $abc$40744$n4230_1
.sym 18076 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 18077 VexRiscv._zz_195_[10]
.sym 18084 VexRiscv._zz_195_[21]
.sym 18087 $abc$40744$n7838
.sym 18088 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 18094 VexRiscv._zz_195_[8]
.sym 18095 VexRiscv._zz_196_[1]
.sym 18097 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 18099 VexRiscv._zz_195_[2]
.sym 18103 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 18104 VexRiscv._zz_196_[2]
.sym 18105 VexRiscv._zz_196_[3]
.sym 18107 VexRiscv._zz_195_[2]
.sym 18110 VexRiscv._zz_195_[1]
.sym 18112 $abc$40744$n8241
.sym 18115 VexRiscv._zz_196_[32]
.sym 18117 VexRiscv._zz_195_[3]
.sym 18118 VexRiscv._zz_196_[8]
.sym 18123 VexRiscv._zz_313_
.sym 18124 VexRiscv._zz_323_[23]
.sym 18125 VexRiscv._zz_195_[3]
.sym 18130 VexRiscv._zz_323_[23]
.sym 18134 VexRiscv._zz_313_
.sym 18135 VexRiscv._zz_195_[2]
.sym 18136 VexRiscv._zz_195_[3]
.sym 18140 VexRiscv._zz_196_[2]
.sym 18141 VexRiscv._zz_195_[2]
.sym 18142 VexRiscv._zz_196_[32]
.sym 18147 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 18153 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 18157 VexRiscv._zz_196_[1]
.sym 18158 VexRiscv._zz_195_[1]
.sym 18159 VexRiscv._zz_196_[32]
.sym 18164 VexRiscv._zz_196_[8]
.sym 18165 VexRiscv._zz_195_[8]
.sym 18166 VexRiscv._zz_196_[32]
.sym 18169 VexRiscv._zz_196_[32]
.sym 18171 VexRiscv._zz_195_[3]
.sym 18172 VexRiscv._zz_196_[3]
.sym 18173 $abc$40744$n8241
.sym 18174 clk12_$glb_clk
.sym 18176 VexRiscv._zz_196_[16]
.sym 18177 VexRiscv._zz_196_[17]
.sym 18178 VexRiscv._zz_196_[18]
.sym 18179 VexRiscv._zz_196_[19]
.sym 18180 VexRiscv._zz_196_[20]
.sym 18181 VexRiscv._zz_196_[21]
.sym 18182 VexRiscv._zz_196_[22]
.sym 18183 VexRiscv._zz_196_[23]
.sym 18184 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 18185 $PACKER_VCC_NET
.sym 18186 $PACKER_VCC_NET
.sym 18188 VexRiscv._zz_323_[0]
.sym 18189 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 18190 VexRiscv._zz_323_[11]
.sym 18191 VexRiscv._zz_195_[13]
.sym 18194 sys_rst
.sym 18201 VexRiscv._zz_196_[32]
.sym 18202 VexRiscv._zz_195_[2]
.sym 18203 $abc$40744$n8241
.sym 18204 VexRiscv._zz_194_[31]
.sym 18205 VexRiscv._zz_196_[22]
.sym 18206 VexRiscv._zz_195_[30]
.sym 18207 VexRiscv._zz_196_[23]
.sym 18209 $abc$40744$n2644
.sym 18211 VexRiscv._zz_195_[19]
.sym 18217 VexRiscv._zz_196_[32]
.sym 18218 VexRiscv._zz_195_[10]
.sym 18219 VexRiscv._zz_196_[10]
.sym 18220 VexRiscv._zz_196_[11]
.sym 18221 $abc$40744$n5569
.sym 18222 VexRiscv._zz_321_
.sym 18223 $abc$40744$n5564_1
.sym 18226 $abc$40744$n5542_1
.sym 18227 VexRiscv._zz_321_
.sym 18230 $abc$40744$n5543
.sym 18233 $abc$40744$n5570_1
.sym 18237 VexRiscv._zz_195_[10]
.sym 18240 $abc$40744$n5573
.sym 18241 VexRiscv._zz_313_
.sym 18242 VexRiscv._zz_195_[11]
.sym 18243 VexRiscv._zz_195_[9]
.sym 18244 $abc$40744$n5572_1
.sym 18245 VexRiscv._zz_195_[12]
.sym 18246 VexRiscv._zz_195_[13]
.sym 18247 $abc$40744$n5563
.sym 18250 VexRiscv._zz_196_[32]
.sym 18251 VexRiscv._zz_195_[10]
.sym 18252 VexRiscv._zz_196_[10]
.sym 18257 $abc$40744$n5570_1
.sym 18258 VexRiscv._zz_321_
.sym 18259 $abc$40744$n5569
.sym 18263 VexRiscv._zz_321_
.sym 18264 $abc$40744$n5564_1
.sym 18265 $abc$40744$n5563
.sym 18268 VexRiscv._zz_195_[12]
.sym 18269 VexRiscv._zz_195_[13]
.sym 18270 VexRiscv._zz_313_
.sym 18275 $abc$40744$n5573
.sym 18276 $abc$40744$n5572_1
.sym 18277 VexRiscv._zz_321_
.sym 18281 $abc$40744$n5542_1
.sym 18282 VexRiscv._zz_321_
.sym 18283 $abc$40744$n5543
.sym 18286 VexRiscv._zz_195_[10]
.sym 18287 VexRiscv._zz_313_
.sym 18289 VexRiscv._zz_195_[9]
.sym 18292 VexRiscv._zz_196_[11]
.sym 18293 VexRiscv._zz_196_[32]
.sym 18295 VexRiscv._zz_195_[11]
.sym 18297 clk12_$glb_clk
.sym 18298 $abc$40744$n233_$glb_sr
.sym 18299 VexRiscv._zz_196_[24]
.sym 18300 VexRiscv._zz_196_[25]
.sym 18301 VexRiscv._zz_196_[26]
.sym 18302 VexRiscv._zz_196_[27]
.sym 18303 VexRiscv._zz_196_[28]
.sym 18304 VexRiscv._zz_196_[29]
.sym 18305 VexRiscv._zz_196_[30]
.sym 18306 VexRiscv._zz_196_[31]
.sym 18308 VexRiscv._zz_195_[5]
.sym 18311 VexRiscv._zz_195_[5]
.sym 18312 basesoc_dat_w[5]
.sym 18313 VexRiscv._zz_195_[8]
.sym 18315 VexRiscv._zz_195_[11]
.sym 18316 VexRiscv._zz_195_[17]
.sym 18317 VexRiscv._zz_195_[9]
.sym 18318 VexRiscv._zz_195_[20]
.sym 18319 $abc$40744$n2438
.sym 18320 $abc$40744$n2565
.sym 18321 VexRiscv._zz_195_[12]
.sym 18322 $abc$40744$n2497
.sym 18323 VexRiscv._zz_196_[18]
.sym 18324 VexRiscv._zz_195_[9]
.sym 18325 VexRiscv._zz_195_[23]
.sym 18326 VexRiscv._zz_195_[27]
.sym 18327 VexRiscv._zz_195_[1]
.sym 18328 VexRiscv._zz_337_
.sym 18329 $abc$40744$n7829
.sym 18331 VexRiscv._zz_195_[18]
.sym 18333 VexRiscv._zz_195_[24]
.sym 18334 VexRiscv._zz_195_[16]
.sym 18340 VexRiscv._zz_195_[18]
.sym 18341 VexRiscv._zz_196_[17]
.sym 18344 $abc$40744$n5624_1
.sym 18348 VexRiscv._zz_321_
.sym 18350 VexRiscv._zz_195_[20]
.sym 18351 VexRiscv._zz_196_[19]
.sym 18352 VexRiscv._zz_196_[20]
.sym 18353 VexRiscv._zz_195_[17]
.sym 18354 VexRiscv._zz_313_
.sym 18355 $abc$40744$n5623
.sym 18356 VexRiscv._zz_196_[32]
.sym 18360 VexRiscv._zz_196_[28]
.sym 18361 $abc$40744$n5591
.sym 18364 VexRiscv._zz_196_[32]
.sym 18365 VexRiscv._zz_195_[29]
.sym 18366 VexRiscv._zz_195_[30]
.sym 18367 $abc$40744$n5590_1
.sym 18368 VexRiscv._zz_195_[28]
.sym 18371 VexRiscv._zz_195_[19]
.sym 18374 VexRiscv._zz_321_
.sym 18375 $abc$40744$n5590_1
.sym 18376 $abc$40744$n5591
.sym 18379 VexRiscv._zz_321_
.sym 18380 $abc$40744$n5624_1
.sym 18382 $abc$40744$n5623
.sym 18385 VexRiscv._zz_196_[19]
.sym 18387 VexRiscv._zz_195_[19]
.sym 18388 VexRiscv._zz_196_[32]
.sym 18391 VexRiscv._zz_313_
.sym 18392 VexRiscv._zz_195_[18]
.sym 18394 VexRiscv._zz_195_[19]
.sym 18397 VexRiscv._zz_196_[28]
.sym 18398 VexRiscv._zz_195_[28]
.sym 18399 VexRiscv._zz_196_[32]
.sym 18404 VexRiscv._zz_196_[32]
.sym 18405 VexRiscv._zz_196_[17]
.sym 18406 VexRiscv._zz_195_[17]
.sym 18410 VexRiscv._zz_195_[20]
.sym 18411 VexRiscv._zz_196_[32]
.sym 18412 VexRiscv._zz_196_[20]
.sym 18415 VexRiscv._zz_313_
.sym 18417 VexRiscv._zz_195_[30]
.sym 18418 VexRiscv._zz_195_[29]
.sym 18420 clk12_$glb_clk
.sym 18421 $abc$40744$n233_$glb_sr
.sym 18422 VexRiscv._zz_196_[32]
.sym 18423 $abc$40744$n5618_1
.sym 18424 $abc$40744$n5615
.sym 18425 $abc$40744$n5594_1
.sym 18426 VexRiscv.CsrPlugin_mtval[6]
.sym 18427 $abc$40744$n5609
.sym 18428 $abc$40744$n5612_1
.sym 18429 $abc$40744$n5630_1
.sym 18431 VexRiscv._zz_194_[11]
.sym 18434 VexRiscv._zz_195_[18]
.sym 18435 VexRiscv._zz_195_[20]
.sym 18436 VexRiscv._zz_194_[26]
.sym 18438 VexRiscv._zz_195_[29]
.sym 18440 VexRiscv._zz_195_[10]
.sym 18441 VexRiscv._zz_195_[17]
.sym 18443 $abc$40744$n5315_1
.sym 18444 VexRiscv._zz_195_[28]
.sym 18447 VexRiscv._zz_195_[23]
.sym 18449 VexRiscv._zz_313_
.sym 18450 VexRiscv._zz_195_[15]
.sym 18451 VexRiscv.CsrPlugin_mtval[21]
.sym 18453 VexRiscv._zz_196_[15]
.sym 18455 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 18456 VexRiscv.CsrPlugin_mepc[3]
.sym 18463 VexRiscv._zz_195_[2]
.sym 18465 VexRiscv._zz_195_[1]
.sym 18466 $abc$40744$n5354
.sym 18468 $abc$40744$n5315_1
.sym 18471 $abc$40744$n7810
.sym 18473 VexRiscv.CsrPlugin_mepc[19]
.sym 18474 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 18475 VexRiscv._zz_196_[22]
.sym 18476 VexRiscv._zz_194_[31]
.sym 18478 $abc$40744$n5322_1
.sym 18479 $abc$40744$n2644
.sym 18480 VexRiscv.CsrPlugin_mepc[3]
.sym 18481 VexRiscv.lastStagePc[3]
.sym 18482 VexRiscv.lastStagePc[19]
.sym 18485 VexRiscv._zz_196_[0]
.sym 18487 VexRiscv._zz_196_[32]
.sym 18488 VexRiscv._zz_337_
.sym 18489 $PACKER_VCC_NET
.sym 18490 VexRiscv._zz_195_[22]
.sym 18493 VexRiscv._zz_313_
.sym 18496 VexRiscv._zz_194_[31]
.sym 18498 VexRiscv._zz_196_[0]
.sym 18499 VexRiscv._zz_196_[32]
.sym 18502 $abc$40744$n5315_1
.sym 18503 VexRiscv._zz_337_
.sym 18505 $abc$40744$n5322_1
.sym 18508 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 18509 $abc$40744$n5354
.sym 18511 $abc$40744$n5315_1
.sym 18514 VexRiscv.lastStagePc[19]
.sym 18516 VexRiscv.CsrPlugin_mepc[19]
.sym 18517 $abc$40744$n2644
.sym 18520 VexRiscv._zz_195_[2]
.sym 18522 VexRiscv._zz_195_[1]
.sym 18523 VexRiscv._zz_313_
.sym 18526 VexRiscv._zz_196_[22]
.sym 18527 VexRiscv._zz_195_[22]
.sym 18528 VexRiscv._zz_196_[32]
.sym 18533 $PACKER_VCC_NET
.sym 18534 VexRiscv._zz_194_[31]
.sym 18535 $abc$40744$n7810
.sym 18539 VexRiscv.lastStagePc[3]
.sym 18540 VexRiscv.CsrPlugin_mepc[3]
.sym 18541 $abc$40744$n2644
.sym 18543 clk12_$glb_clk
.sym 18545 $abc$40744$n5611
.sym 18546 VexRiscv._zz_195_[27]
.sym 18547 $abc$40744$n5608_1
.sym 18548 VexRiscv._zz_195_[25]
.sym 18549 $abc$40744$n5584_1
.sym 18550 VexRiscv._zz_195_[16]
.sym 18551 $abc$40744$n5617
.sym 18552 $abc$40744$n5585
.sym 18553 VexRiscv._zz_195_[31]
.sym 18554 VexRiscv._zz_195_[13]
.sym 18560 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 18562 csrbankarray_csrbank2_dat0_w[6]
.sym 18563 VexRiscv.CsrPlugin_mepc[19]
.sym 18564 $abc$40744$n5315_1
.sym 18565 basesoc_dat_w[1]
.sym 18567 VexRiscv._zz_195_[2]
.sym 18568 $PACKER_VCC_NET
.sym 18576 $abc$40744$n2632
.sym 18591 $abc$40744$n5609
.sym 18594 $abc$40744$n5540_1
.sym 18598 $abc$40744$n5539
.sym 18599 $abc$40744$n5606_1
.sym 18600 VexRiscv._zz_195_[23]
.sym 18601 VexRiscv._zz_195_[24]
.sym 18602 VexRiscv._zz_321_
.sym 18604 $abc$40744$n5608_1
.sym 18609 VexRiscv._zz_313_
.sym 18610 $abc$40744$n5605
.sym 18620 VexRiscv._zz_195_[23]
.sym 18621 VexRiscv._zz_195_[24]
.sym 18622 VexRiscv._zz_313_
.sym 18631 VexRiscv._zz_321_
.sym 18632 $abc$40744$n5539
.sym 18634 $abc$40744$n5540_1
.sym 18655 $abc$40744$n5606_1
.sym 18656 $abc$40744$n5605
.sym 18657 VexRiscv._zz_321_
.sym 18662 VexRiscv._zz_321_
.sym 18663 $abc$40744$n5609
.sym 18664 $abc$40744$n5608_1
.sym 18666 clk12_$glb_clk
.sym 18667 $abc$40744$n233_$glb_sr
.sym 18672 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 18676 VexRiscv._zz_195_[28]
.sym 18677 $PACKER_VCC_NET
.sym 18680 $abc$40744$n5588_1
.sym 18688 user_btn0
.sym 18689 VexRiscv._zz_195_[27]
.sym 18695 $abc$40744$n8241
.sym 18711 $abc$40744$n8241
.sym 18719 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 18772 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 18788 $abc$40744$n8241
.sym 18789 clk12_$glb_clk
.sym 18807 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 18810 $PACKER_VCC_NET
.sym 18946 $abc$40744$n6327_1
.sym 18960 $abc$40744$n5859
.sym 18966 $abc$40744$n5859
.sym 18968 $abc$40744$n6327_1
.sym 18973 $abc$40744$n6327_1
.sym 18975 $abc$40744$n5859
.sym 19022 basesoc_ctrl_storage[23]
.sym 19024 basesoc_ctrl_storage[16]
.sym 19029 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 19034 $PACKER_VCC_NET
.sym 19064 basesoc_uart_tx_fifo_consume[1]
.sym 19098 $abc$40744$n2391
.sym 19104 basesoc_uart_tx_fifo_consume[1]
.sym 19132 basesoc_uart_tx_fifo_consume[1]
.sym 19175 $abc$40744$n2391
.sym 19176 clk12_$glb_clk
.sym 19177 sys_rst_$glb_sr
.sym 19180 basesoc_uart_phy_tx_busy
.sym 19187 basesoc_ctrl_storage[16]
.sym 19188 VexRiscv._zz_164_[23]
.sym 19189 $abc$40744$n7816
.sym 19192 $abc$40744$n2391
.sym 19195 array_muxed0[10]
.sym 19198 array_muxed1[30]
.sym 19200 $abc$40744$n6327_1
.sym 19202 $abc$40744$n6523_1
.sym 19204 $abc$40744$n2308
.sym 19205 basesoc_uart_eventmanager_status_w[0]
.sym 19206 slave_sel_r[1]
.sym 19208 $abc$40744$n2251
.sym 19209 $abc$40744$n5869
.sym 19210 spiflash_bus_dat_r[15]
.sym 19211 $abc$40744$n6467_1
.sym 19212 spiflash_bus_dat_r[5]
.sym 19213 $abc$40744$n6503_1
.sym 19221 $abc$40744$n2363
.sym 19225 basesoc_uart_tx_fifo_do_read
.sym 19232 basesoc_uart_tx_fifo_consume[0]
.sym 19238 sys_rst
.sym 19252 basesoc_uart_tx_fifo_do_read
.sym 19276 basesoc_uart_tx_fifo_consume[0]
.sym 19278 basesoc_uart_tx_fifo_do_read
.sym 19279 sys_rst
.sym 19298 $abc$40744$n2363
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 spiflash_bus_dat_r[4]
.sym 19302 spiflash_bus_dat_r[1]
.sym 19303 spiflash_bus_dat_r[15]
.sym 19304 spiflash_bus_dat_r[5]
.sym 19305 spiflash_bus_dat_r[2]
.sym 19306 spiflash_bus_dat_r[3]
.sym 19308 $abc$40744$n2296
.sym 19310 $abc$40744$n6738
.sym 19312 VexRiscv._zz_79_[23]
.sym 19317 array_muxed0[12]
.sym 19318 $abc$40744$n2511
.sym 19321 array_muxed0[11]
.sym 19322 $abc$40744$n2511
.sym 19324 basesoc_uart_phy_tx_busy
.sym 19325 basesoc_uart_phy_tx_busy
.sym 19327 $abc$40744$n2511
.sym 19329 basesoc_uart_tx_fifo_do_read
.sym 19330 basesoc_bus_wishbone_dat_r[4]
.sym 19332 $abc$40744$n2509
.sym 19333 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19335 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 19336 $abc$40744$n6513_1
.sym 19342 basesoc_uart_phy_sink_valid
.sym 19343 $abc$40744$n2367
.sym 19346 spiflash_bus_dat_r[21]
.sym 19347 spiflash_bus_dat_r[20]
.sym 19348 $abc$40744$n6505_1
.sym 19349 $abc$40744$n3865
.sym 19350 spiflash_bus_dat_r[30]
.sym 19352 basesoc_uart_tx_fifo_level0[4]
.sym 19353 basesoc_uart_phy_sink_ready
.sym 19358 $abc$40744$n6501_1
.sym 19362 $abc$40744$n6523_1
.sym 19363 spiflash_bus_dat_r[19]
.sym 19366 slave_sel_r[1]
.sym 19373 $abc$40744$n6503_1
.sym 19375 spiflash_bus_dat_r[21]
.sym 19376 slave_sel_r[1]
.sym 19377 $abc$40744$n6505_1
.sym 19381 slave_sel_r[1]
.sym 19382 $abc$40744$n6503_1
.sym 19383 spiflash_bus_dat_r[20]
.sym 19388 $abc$40744$n2367
.sym 19389 basesoc_uart_phy_sink_ready
.sym 19393 slave_sel_r[1]
.sym 19394 $abc$40744$n6523_1
.sym 19395 spiflash_bus_dat_r[30]
.sym 19405 slave_sel_r[1]
.sym 19406 $abc$40744$n6501_1
.sym 19407 spiflash_bus_dat_r[19]
.sym 19411 basesoc_uart_phy_sink_ready
.sym 19412 $abc$40744$n3865
.sym 19413 basesoc_uart_phy_sink_valid
.sym 19414 basesoc_uart_tx_fifo_level0[4]
.sym 19417 $abc$40744$n3865
.sym 19419 basesoc_uart_tx_fifo_level0[4]
.sym 19422 clk12_$glb_clk
.sym 19423 $abc$40744$n231_$glb_sr
.sym 19424 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 19425 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 19426 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 19427 $abc$40744$n6462_1
.sym 19429 $abc$40744$n6468_1
.sym 19430 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 19431 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 19434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 19435 VexRiscv._zz_161_
.sym 19437 $abc$40744$n2367
.sym 19438 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 19439 $abc$40744$n5861
.sym 19441 $abc$40744$n2296
.sym 19442 spiflash_bus_dat_r[0]
.sym 19445 $abc$40744$n3676
.sym 19446 spiflash_bus_dat_r[14]
.sym 19447 basesoc_uart_tx_old_trigger
.sym 19448 basesoc_bus_wishbone_dat_r[2]
.sym 19449 basesoc_uart_tx_fifo_consume[1]
.sym 19450 $abc$40744$n3983
.sym 19451 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 19452 VexRiscv._zz_130_[3]
.sym 19453 VexRiscv.decode_to_execute_RS2[10]
.sym 19455 VexRiscv._zz_171_[1]
.sym 19457 VexRiscv._zz_41_[15]
.sym 19458 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 19459 basesoc_dat_w[3]
.sym 19472 basesoc_uart_eventmanager_status_w[0]
.sym 19477 spiflash_bus_dat_r[28]
.sym 19481 spiflash_bus_dat_r[30]
.sym 19485 basesoc_uart_tx_old_trigger
.sym 19490 spiflash_bus_dat_r[29]
.sym 19492 $abc$40744$n2509
.sym 19500 spiflash_bus_dat_r[29]
.sym 19504 spiflash_bus_dat_r[28]
.sym 19534 spiflash_bus_dat_r[30]
.sym 19540 basesoc_uart_eventmanager_status_w[0]
.sym 19543 basesoc_uart_tx_old_trigger
.sym 19544 $abc$40744$n2509
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19547 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 19548 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 19550 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 19551 $abc$40744$n5853
.sym 19552 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 19553 $abc$40744$n5865
.sym 19554 $abc$40744$n5847
.sym 19556 $abc$40744$n6786
.sym 19558 $abc$40744$n7814
.sym 19560 basesoc_uart_tx_fifo_consume[2]
.sym 19562 slave_sel_r[0]
.sym 19564 array_muxed1[4]
.sym 19565 spiflash_bus_dat_r[28]
.sym 19567 $PACKER_VCC_NET
.sym 19570 spiflash_bus_dat_r[25]
.sym 19571 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 19573 VexRiscv.decode_to_execute_RS2[13]
.sym 19574 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 19576 spiflash_bus_dat_r[7]
.sym 19577 VexRiscv._zz_130_[2]
.sym 19578 basesoc_vexriscv_ibus_adr[19]
.sym 19582 VexRiscv._zz_35_[7]
.sym 19592 VexRiscv.decode_to_execute_RS2[19]
.sym 19596 VexRiscv._zz_130_[5]
.sym 19598 VexRiscv.decode_to_execute_RS2[21]
.sym 19600 VexRiscv.decode_to_execute_RS2[29]
.sym 19602 VexRiscv.decode_to_execute_RS2[18]
.sym 19603 VexRiscv._zz_130_[2]
.sym 19606 $abc$40744$n8240
.sym 19611 $abc$40744$n5847
.sym 19612 VexRiscv._zz_130_[3]
.sym 19614 VexRiscv.decode_to_execute_RS2[26]
.sym 19615 VexRiscv._zz_171_[1]
.sym 19616 $abc$40744$n5853
.sym 19617 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 19621 VexRiscv._zz_171_[1]
.sym 19622 VexRiscv.decode_to_execute_RS2[21]
.sym 19624 VexRiscv._zz_130_[5]
.sym 19627 VexRiscv._zz_130_[5]
.sym 19633 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 19639 VexRiscv._zz_130_[3]
.sym 19640 VexRiscv._zz_171_[1]
.sym 19642 VexRiscv.decode_to_execute_RS2[19]
.sym 19646 VexRiscv.decode_to_execute_RS2[29]
.sym 19647 VexRiscv._zz_171_[1]
.sym 19648 $abc$40744$n5853
.sym 19651 VexRiscv.decode_to_execute_RS2[18]
.sym 19652 VexRiscv._zz_130_[2]
.sym 19654 VexRiscv._zz_171_[1]
.sym 19663 $abc$40744$n5847
.sym 19664 VexRiscv._zz_171_[1]
.sym 19665 VexRiscv.decode_to_execute_RS2[26]
.sym 19667 $abc$40744$n8240
.sym 19668 clk12_$glb_clk
.sym 19670 $abc$40744$n128
.sym 19678 VexRiscv._zz_171_[0]
.sym 19679 $abc$40744$n5875
.sym 19680 $abc$40744$n7818
.sym 19681 $abc$40744$n3837_1
.sym 19682 VexRiscv._zz_130_[5]
.sym 19684 VexRiscv.decode_to_execute_RS2[21]
.sym 19686 slave_sel_r[0]
.sym 19689 array_muxed0[10]
.sym 19690 sys_rst
.sym 19691 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 19693 array_muxed0[3]
.sym 19695 array_muxed0[4]
.sym 19696 $abc$40744$n5869
.sym 19698 slave_sel_r[1]
.sym 19699 basesoc_counter[1]
.sym 19701 $abc$40744$n2274
.sym 19702 VexRiscv._zz_164_[4]
.sym 19704 array_muxed0[6]
.sym 19727 VexRiscv._zz_79_[23]
.sym 19731 VexRiscv._zz_79_[4]
.sym 19733 VexRiscv._zz_79_[21]
.sym 19738 VexRiscv._zz_161_
.sym 19744 VexRiscv._zz_79_[4]
.sym 19775 VexRiscv._zz_79_[21]
.sym 19789 VexRiscv._zz_79_[23]
.sym 19790 VexRiscv._zz_161_
.sym 19791 clk12_$glb_clk
.sym 19793 basesoc_uart_phy_storage[11]
.sym 19795 basesoc_uart_phy_storage[9]
.sym 19797 basesoc_uart_phy_storage[12]
.sym 19798 basesoc_uart_phy_storage[15]
.sym 19799 basesoc_uart_phy_storage[14]
.sym 19800 $abc$40744$n5869
.sym 19801 $abc$40744$n3983
.sym 19803 $PACKER_GND_NET
.sym 19804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 19805 basesoc_vexriscv_ibus_adr[12]
.sym 19806 array_muxed1[23]
.sym 19807 VexRiscv._zz_164_[21]
.sym 19812 $abc$40744$n9
.sym 19814 array_muxed0[5]
.sym 19816 array_muxed1[31]
.sym 19817 basesoc_bus_wishbone_dat_r[4]
.sym 19818 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19819 $abc$40744$n2511
.sym 19820 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 19821 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19822 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 19823 VexRiscv.CsrPlugin_hadException
.sym 19828 $abc$40744$n2509
.sym 19842 basesoc_counter[0]
.sym 19858 basesoc_counter[1]
.sym 19861 $abc$40744$n2274
.sym 19868 basesoc_counter[1]
.sym 19870 basesoc_counter[0]
.sym 19913 $abc$40744$n2274
.sym 19914 clk12_$glb_clk
.sym 19915 sys_rst_$glb_sr
.sym 19916 slave_sel[1]
.sym 19917 VexRiscv.CsrPlugin_mtval[13]
.sym 19918 VexRiscv.CsrPlugin_mtval[8]
.sym 19919 $abc$40744$n3838_1
.sym 19920 $abc$40744$n6680_1
.sym 19921 VexRiscv.CsrPlugin_mtval[10]
.sym 19922 VexRiscv.CsrPlugin_mtval[4]
.sym 19923 $abc$40744$n6681_1
.sym 19924 basesoc_bus_wishbone_dat_r[7]
.sym 19925 basesoc_uart_phy_storage[15]
.sym 19926 $abc$40744$n7839
.sym 19928 spiflash_bus_dat_r[8]
.sym 19929 basesoc_uart_phy_storage[14]
.sym 19933 VexRiscv._zz_16_
.sym 19934 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 19935 basesoc_uart_phy_storage[11]
.sym 19936 VexRiscv.decode_to_execute_RS2[14]
.sym 19937 slave_sel[2]
.sym 19938 basesoc_counter[0]
.sym 19941 VexRiscv._zz_161_
.sym 19942 VexRiscv.lastStageIsFiring
.sym 19943 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 19944 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 19945 VexRiscv._zz_130_[3]
.sym 19946 basesoc_uart_phy_storage[15]
.sym 19947 $abc$40744$n3983
.sym 19948 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 19949 $abc$40744$n4261_1
.sym 19950 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 19951 basesoc_dat_w[3]
.sym 19961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 19964 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 19968 $abc$40744$n3835_1
.sym 19971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 19976 $abc$40744$n3838_1
.sym 19979 $abc$40744$n3836_1
.sym 19983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 19984 $abc$40744$n3837_1
.sym 19985 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 19991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 19998 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20002 $abc$40744$n3835_1
.sym 20003 $abc$40744$n3838_1
.sym 20009 $abc$40744$n3837_1
.sym 20011 $abc$40744$n3836_1
.sym 20017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 20020 $abc$40744$n3838_1
.sym 20021 $abc$40744$n3837_1
.sym 20023 $abc$40744$n3836_1
.sym 20029 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 20033 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 20036 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 20037 clk12_$glb_clk
.sym 20039 $abc$40744$n4571_1
.sym 20040 VexRiscv._zz_79_[21]
.sym 20041 VexRiscv._zz_79_[7]
.sym 20042 VexRiscv._zz_323_[5]
.sym 20043 VexRiscv._zz_323_[4]
.sym 20044 $abc$40744$n5538
.sym 20045 $abc$40744$n5536
.sym 20046 VexRiscv._zz_191_
.sym 20047 $abc$40744$n4843
.sym 20050 VexRiscv.CsrPlugin_hadException
.sym 20051 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 20052 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 20053 $abc$40744$n8240
.sym 20054 slave_sel_r[0]
.sym 20055 eventmanager_pending_w[1]
.sym 20056 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 20057 slave_sel[0]
.sym 20058 VexRiscv.CsrPlugin_mtval[8]
.sym 20059 array_muxed1[4]
.sym 20060 $abc$40744$n8240
.sym 20061 $abc$40744$n3675
.sym 20062 VexRiscv.CsrPlugin_mtval[8]
.sym 20063 spiflash_bus_dat_r[7]
.sym 20064 VexRiscv._zz_171_[1]
.sym 20066 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 20067 VexRiscv._zz_323_[15]
.sym 20068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 20069 VexRiscv._zz_130_[2]
.sym 20070 VexRiscv._zz_191_
.sym 20071 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20072 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20073 VexRiscv.decode_to_execute_RS2[11]
.sym 20074 VexRiscv._zz_35_[7]
.sym 20080 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 20084 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 20085 VexRiscv._zz_51_
.sym 20086 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 20094 VexRiscv._zz_323_[6]
.sym 20098 $abc$40744$n2509
.sym 20102 VexRiscv.lastStageIsFiring
.sym 20107 $abc$40744$n3983
.sym 20113 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 20120 $abc$40744$n2509
.sym 20122 $abc$40744$n3983
.sym 20125 VexRiscv.lastStageIsFiring
.sym 20127 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 20140 VexRiscv._zz_323_[6]
.sym 20144 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 20150 VexRiscv._zz_51_
.sym 20151 VexRiscv.lastStageIsFiring
.sym 20160 clk12_$glb_clk
.sym 20162 VexRiscv._zz_323_[15]
.sym 20163 VexRiscv._zz_323_[7]
.sym 20164 $abc$40744$n5552
.sym 20165 VexRiscv._zz_323_[14]
.sym 20166 VexRiscv._zz_323_[9]
.sym 20167 $abc$40744$n5554
.sym 20168 VexRiscv._zz_323_[24]
.sym 20169 VexRiscv._zz_323_[8]
.sym 20172 array_muxed0[11]
.sym 20173 VexRiscv._zz_323_[19]
.sym 20175 $abc$40744$n5536
.sym 20176 VexRiscv.CsrPlugin_hadException
.sym 20177 VexRiscv._zz_323_[5]
.sym 20178 grant
.sym 20179 VexRiscv._zz_191_
.sym 20180 $abc$40744$n4261_1
.sym 20181 $abc$40744$n5161
.sym 20182 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 20183 $abc$40744$n5164
.sym 20184 $PACKER_VCC_NET
.sym 20185 VexRiscv._zz_79_[7]
.sym 20186 $abc$40744$n3678
.sym 20187 $abc$40744$n4261_1
.sym 20188 VexRiscv._zz_29_
.sym 20190 VexRiscv._zz_164_[4]
.sym 20191 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20192 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20194 array_muxed0[4]
.sym 20195 VexRiscv._zz_161_
.sym 20196 $abc$40744$n3680
.sym 20197 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 20204 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 20207 VexRiscv._zz_323_[4]
.sym 20209 $PACKER_VCC_NET
.sym 20214 $abc$40744$n3679
.sym 20217 VexRiscv._zz_16_
.sym 20220 $PACKER_VCC_NET
.sym 20221 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20226 VexRiscv._zz_323_[8]
.sym 20228 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20231 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20235 $nextpnr_ICESTORM_LC_18$O
.sym 20238 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20241 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 20243 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20244 $PACKER_VCC_NET
.sym 20247 $auto$alumacc.cc:474:replace_alu$4087.C[4]
.sym 20249 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20250 $PACKER_VCC_NET
.sym 20251 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 20255 $PACKER_VCC_NET
.sym 20256 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 20257 $auto$alumacc.cc:474:replace_alu$4087.C[4]
.sym 20260 $abc$40744$n3679
.sym 20262 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20266 VexRiscv._zz_16_
.sym 20272 VexRiscv._zz_323_[4]
.sym 20278 VexRiscv._zz_323_[8]
.sym 20283 clk12_$glb_clk
.sym 20285 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 20286 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20287 $abc$40744$n5574
.sym 20288 $abc$40744$n7824
.sym 20289 $abc$40744$n5532
.sym 20290 $abc$40744$n3652
.sym 20291 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 20292 $abc$40744$n5558
.sym 20294 $abc$40744$n233
.sym 20295 $abc$40744$n233
.sym 20296 $abc$40744$n7826
.sym 20297 VexRiscv._zz_323_[10]
.sym 20298 $abc$40744$n5173
.sym 20299 VexRiscv._zz_29_
.sym 20300 VexRiscv._zz_323_[14]
.sym 20301 $abc$40744$n5170
.sym 20302 basesoc_vexriscv_ibus_adr[3]
.sym 20303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 20304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20305 $abc$40744$n4012
.sym 20306 VexRiscv._zz_323_[7]
.sym 20308 $abc$40744$n5191
.sym 20310 VexRiscv._zz_198_
.sym 20311 $abc$40744$n2598
.sym 20312 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20313 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 20314 VexRiscv.CsrPlugin_hadException
.sym 20315 VexRiscv.CsrPlugin_mtval[14]
.sym 20316 $abc$40744$n5460
.sym 20317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 20318 VexRiscv._zz_79_[13]
.sym 20319 VexRiscv._zz_323_[27]
.sym 20320 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20328 $abc$40744$n5236
.sym 20329 $abc$40744$n5206
.sym 20330 VexRiscv._zz_323_[21]
.sym 20331 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 20332 VexRiscv._zz_323_[17]
.sym 20333 VexRiscv.CsrPlugin_exception
.sym 20334 $abc$40744$n5230
.sym 20335 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 20336 $abc$40744$n5233
.sym 20337 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20338 VexRiscv.CsrPlugin_interrupt_valid
.sym 20339 $abc$40744$n5209
.sym 20342 $abc$40744$n5197
.sym 20346 VexRiscv._zz_323_[20]
.sym 20347 VexRiscv._zz_323_[30]
.sym 20348 VexRiscv._zz_323_[28]
.sym 20355 VexRiscv._zz_323_[29]
.sym 20356 $abc$40744$n233
.sym 20359 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20360 VexRiscv.CsrPlugin_interrupt_valid
.sym 20361 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 20362 VexRiscv.CsrPlugin_exception
.sym 20365 $abc$40744$n5230
.sym 20367 $abc$40744$n233
.sym 20368 VexRiscv._zz_323_[28]
.sym 20372 $abc$40744$n5206
.sym 20373 VexRiscv._zz_323_[20]
.sym 20374 $abc$40744$n233
.sym 20377 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 20378 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 20379 VexRiscv.CsrPlugin_exception
.sym 20380 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20383 VexRiscv._zz_323_[21]
.sym 20384 $abc$40744$n233
.sym 20385 $abc$40744$n5209
.sym 20389 $abc$40744$n233
.sym 20391 VexRiscv._zz_323_[30]
.sym 20392 $abc$40744$n5236
.sym 20396 $abc$40744$n233
.sym 20397 VexRiscv._zz_323_[29]
.sym 20398 $abc$40744$n5233
.sym 20401 $abc$40744$n233
.sym 20402 VexRiscv._zz_323_[17]
.sym 20404 $abc$40744$n5197
.sym 20405 $abc$40744$n2621_$glb_ce
.sym 20406 clk12_$glb_clk
.sym 20408 VexRiscv._zz_164_[13]
.sym 20409 VexRiscv._zz_164_[18]
.sym 20410 $abc$40744$n6704_1
.sym 20411 VexRiscv._zz_79_[2]
.sym 20412 $abc$40744$n6708
.sym 20413 $abc$40744$n4843_1
.sym 20414 $abc$40744$n4835
.sym 20415 VexRiscv._zz_164_[7]
.sym 20416 $abc$40744$n2644
.sym 20417 $abc$40744$n3652
.sym 20418 $abc$40744$n3652
.sym 20419 $abc$40744$n2644
.sym 20420 $abc$40744$n3654
.sym 20421 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 20422 $abc$40744$n5233
.sym 20423 $abc$40744$n5566
.sym 20424 VexRiscv._zz_35_[5]
.sym 20425 $abc$40744$n5206
.sym 20426 $abc$40744$n2644
.sym 20427 $abc$40744$n5209
.sym 20428 VexRiscv._zz_323_[17]
.sym 20429 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20430 $abc$40744$n5230
.sym 20431 $abc$40744$n5574
.sym 20432 $abc$40744$n3772
.sym 20433 VexRiscv._zz_323_[30]
.sym 20434 VexRiscv._zz_161_
.sym 20435 VexRiscv._zz_323_[9]
.sym 20436 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 20437 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 20438 VexRiscv._zz_35_[4]
.sym 20439 VexRiscv.lastStageIsFiring
.sym 20440 VexRiscv.CsrPlugin_hadException
.sym 20441 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 20442 $abc$40744$n4261_1
.sym 20443 VexRiscv._zz_189_
.sym 20449 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 20453 VexRiscv._zz_171_[1]
.sym 20454 basesoc_vexriscv_ibus_adr[4]
.sym 20456 $abc$40744$n4843_1
.sym 20457 $abc$40744$n4357_1
.sym 20458 $abc$40744$n4261_1
.sym 20460 VexRiscv._zz_152_[10]
.sym 20461 VexRiscv._zz_171_[0]
.sym 20462 VexRiscv._zz_323_[29]
.sym 20463 VexRiscv._zz_323_[5]
.sym 20464 grant
.sym 20468 $abc$40744$n4356_1
.sym 20470 $abc$40744$n4230_1
.sym 20471 VexRiscv._zz_35_[2]
.sym 20472 VexRiscv.CsrPlugin_exception
.sym 20477 $abc$40744$n6708
.sym 20478 basesoc_vexriscv_dbus_adr[4]
.sym 20480 VexRiscv.CsrPlugin_mtval[10]
.sym 20483 VexRiscv.CsrPlugin_exception
.sym 20488 VexRiscv._zz_323_[5]
.sym 20496 VexRiscv._zz_35_[2]
.sym 20500 $abc$40744$n4230_1
.sym 20502 $abc$40744$n4357_1
.sym 20503 VexRiscv.CsrPlugin_mtval[10]
.sym 20506 grant
.sym 20508 basesoc_vexriscv_dbus_adr[4]
.sym 20509 basesoc_vexriscv_ibus_adr[4]
.sym 20512 $abc$40744$n4356_1
.sym 20513 VexRiscv._zz_152_[10]
.sym 20514 VexRiscv._zz_171_[0]
.sym 20515 VexRiscv._zz_171_[1]
.sym 20518 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 20519 $abc$40744$n6708
.sym 20520 $abc$40744$n4261_1
.sym 20521 $abc$40744$n4843_1
.sym 20525 VexRiscv._zz_323_[29]
.sym 20529 clk12_$glb_clk
.sym 20530 VexRiscv.reset_$glb_sr
.sym 20531 $abc$40744$n4260_1
.sym 20532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 20533 $abc$40744$n6676_1
.sym 20534 $abc$40744$n5460
.sym 20535 basesoc_uart_phy_storage[25]
.sym 20536 VexRiscv._zz_79_[5]
.sym 20537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20538 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 20539 VexRiscv.memory_arbitration_isValid
.sym 20540 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20542 basesoc_vexriscv_ibus_adr[3]
.sym 20543 VexRiscv.CsrPlugin_hadException
.sym 20544 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 20545 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20546 VexRiscv._zz_152_[10]
.sym 20547 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20549 VexRiscv._zz_171_[0]
.sym 20550 VexRiscv._zz_164_[13]
.sym 20551 $abc$40744$n4356_1
.sym 20552 $abc$40744$n5236
.sym 20553 array_muxed0[4]
.sym 20555 $abc$40744$n5083
.sym 20556 $abc$40744$n4230_1
.sym 20557 $abc$40744$n2588
.sym 20558 VexRiscv._zz_171_[2]
.sym 20559 spiflash_bus_dat_r[7]
.sym 20560 VexRiscv._zz_35_[24]
.sym 20561 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 20562 $abc$40744$n2585
.sym 20563 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 20564 VexRiscv._zz_323_[15]
.sym 20565 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 20572 $abc$40744$n4230_1
.sym 20573 $abc$40744$n5299_1
.sym 20576 VexRiscv._zz_35_[24]
.sym 20580 $abc$40744$n4441_1
.sym 20582 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 20586 VexRiscv._zz_35_[29]
.sym 20587 VexRiscv.CsrPlugin_mtval[14]
.sym 20590 VexRiscv._zz_35_[5]
.sym 20592 $abc$40744$n5004
.sym 20593 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20596 VexRiscv._zz_35_[14]
.sym 20598 VexRiscv._zz_35_[4]
.sym 20599 $abc$40744$n5305_1
.sym 20600 $abc$40744$n2644
.sym 20608 VexRiscv._zz_35_[4]
.sym 20614 VexRiscv._zz_35_[5]
.sym 20617 $abc$40744$n5004
.sym 20618 $abc$40744$n5299_1
.sym 20619 $abc$40744$n5305_1
.sym 20620 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20623 $abc$40744$n2644
.sym 20625 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 20629 VexRiscv.CsrPlugin_mtval[14]
.sym 20630 $abc$40744$n4441_1
.sym 20631 $abc$40744$n4230_1
.sym 20635 VexRiscv._zz_35_[14]
.sym 20644 VexRiscv._zz_35_[29]
.sym 20650 VexRiscv._zz_35_[24]
.sym 20652 clk12_$glb_clk
.sym 20653 VexRiscv.reset_$glb_sr
.sym 20654 VexRiscv._zz_79_[24]
.sym 20655 $abc$40744$n4405_1
.sym 20656 $abc$40744$n4404_1
.sym 20657 array_muxed0[6]
.sym 20658 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 20659 $abc$40744$n7819
.sym 20660 $abc$40744$n4625_1
.sym 20661 $abc$40744$n2234
.sym 20662 $abc$40744$n4440_1
.sym 20663 VexRiscv._zz_164_[23]
.sym 20664 $abc$40744$n7817
.sym 20665 $abc$40744$n7816
.sym 20666 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 20667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20668 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 20671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 20673 basesoc_vexriscv_ibus_adr[3]
.sym 20674 spiflash_bus_dat_r[28]
.sym 20675 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 20676 $PACKER_VCC_NET
.sym 20677 $abc$40744$n5299_1
.sym 20678 $abc$40744$n5004
.sym 20679 $abc$40744$n7823
.sym 20680 VexRiscv._zz_29_
.sym 20681 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 20682 $abc$40744$n3680
.sym 20683 $abc$40744$n3678
.sym 20684 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20685 $abc$40744$n5007
.sym 20686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20687 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 20688 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 20689 $abc$40744$n5081
.sym 20696 $abc$40744$n5081
.sym 20697 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 20698 VexRiscv._zz_323_[16]
.sym 20701 $abc$40744$n5011
.sym 20702 VexRiscv._zz_323_[7]
.sym 20710 VexRiscv._zz_323_[22]
.sym 20711 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 20713 VexRiscv._zz_323_[17]
.sym 20714 VexRiscv._zz_323_[21]
.sym 20715 $abc$40744$n4853
.sym 20716 $abc$40744$n5001
.sym 20721 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 20722 $abc$40744$n2585
.sym 20726 $abc$40744$n5000
.sym 20729 VexRiscv._zz_323_[16]
.sym 20735 $abc$40744$n4853
.sym 20737 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 20740 $abc$40744$n5000
.sym 20741 $abc$40744$n5081
.sym 20742 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 20743 $abc$40744$n5001
.sym 20746 VexRiscv._zz_323_[7]
.sym 20752 VexRiscv._zz_323_[17]
.sym 20758 $abc$40744$n5001
.sym 20759 $abc$40744$n5011
.sym 20760 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 20761 $abc$40744$n5000
.sym 20766 VexRiscv._zz_323_[22]
.sym 20772 VexRiscv._zz_323_[21]
.sym 20774 $abc$40744$n2585
.sym 20775 clk12_$glb_clk
.sym 20776 VexRiscv.reset_$glb_sr
.sym 20777 $abc$40744$n5346_1
.sym 20778 $abc$40744$n7820
.sym 20779 $abc$40744$n4020
.sym 20780 $abc$40744$n5863
.sym 20781 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 20782 $abc$40744$n5083
.sym 20783 $abc$40744$n5004
.sym 20784 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 20785 VexRiscv._zz_79_[23]
.sym 20786 $abc$40744$n7819
.sym 20787 $abc$40744$n7819
.sym 20790 $abc$40744$n4479_1
.sym 20791 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 20792 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 20793 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 20794 VexRiscv._zz_130_[4]
.sym 20795 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 20796 VexRiscv._zz_201_[12]
.sym 20797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 20798 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 20799 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 20800 VexRiscv._zz_323_[10]
.sym 20801 $abc$40744$n4853
.sym 20802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20803 $abc$40744$n2598
.sym 20804 VexRiscv.CsrPlugin_hadException
.sym 20805 $abc$40744$n3804
.sym 20806 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 20807 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20808 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 20809 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 20810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 20811 VexRiscv._zz_323_[27]
.sym 20812 $abc$40744$n4315
.sym 20820 $abc$40744$n8240
.sym 20821 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 20822 VexRiscv._zz_323_[13]
.sym 20823 $abc$40744$n2586
.sym 20825 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20831 VexRiscv._zz_323_[1]
.sym 20833 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20834 $abc$40744$n4010
.sym 20835 VexRiscv._zz_239_
.sym 20840 VexRiscv._zz_130_[4]
.sym 20845 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20848 VexRiscv._zz_323_[28]
.sym 20852 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20858 $abc$40744$n4010
.sym 20859 $abc$40744$n2586
.sym 20863 VexRiscv._zz_130_[4]
.sym 20872 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20876 VexRiscv._zz_323_[28]
.sym 20884 VexRiscv._zz_323_[1]
.sym 20889 VexRiscv._zz_323_[13]
.sym 20893 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 20894 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20895 VexRiscv._zz_239_
.sym 20896 $abc$40744$n4010
.sym 20897 $abc$40744$n8240
.sym 20898 clk12_$glb_clk
.sym 20900 $abc$40744$n5008
.sym 20901 VexRiscv._zz_239_
.sym 20902 $abc$40744$n5078
.sym 20903 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20904 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 20905 $abc$40744$n5056
.sym 20906 $abc$40744$n4019
.sym 20907 $abc$40744$n5088_1
.sym 20908 VexRiscv._zz_161_
.sym 20909 $abc$40744$n5274
.sym 20911 $abc$40744$n7825
.sym 20912 $abc$40744$n5002
.sym 20913 VexRiscv._zz_323_[0]
.sym 20914 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 20915 $abc$40744$n2644
.sym 20916 VexRiscv.lastStagePc[15]
.sym 20917 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 20918 VexRiscv._zz_323_[13]
.sym 20919 VexRiscv._zz_323_[1]
.sym 20920 VexRiscv._zz_194_[25]
.sym 20921 VexRiscv._zz_194_[11]
.sym 20922 VexRiscv._zz_41_[8]
.sym 20923 basesoc_vexriscv_ibus_adr[3]
.sym 20924 $abc$40744$n3772
.sym 20925 VexRiscv._zz_323_[30]
.sym 20926 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 20927 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 20928 VexRiscv.CsrPlugin_hadException
.sym 20929 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 20930 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 20931 VexRiscv.lastStageIsFiring
.sym 20932 $abc$40744$n5004
.sym 20933 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 20934 VexRiscv._zz_35_[4]
.sym 20935 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 20941 $abc$40744$n4853
.sym 20942 $abc$40744$n5063
.sym 20943 $abc$40744$n2598
.sym 20944 $abc$40744$n5088_1
.sym 20947 $abc$40744$n6741_1
.sym 20948 $abc$40744$n5002
.sym 20949 $abc$40744$n4853
.sym 20950 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20951 $abc$40744$n6731_1
.sym 20952 $abc$40744$n5007
.sym 20954 $abc$40744$n4306
.sym 20957 $abc$40744$n6737_1
.sym 20958 $abc$40744$n4321
.sym 20959 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 20963 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 20965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 20966 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 20967 $abc$40744$n5078
.sym 20970 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 20972 $abc$40744$n4315
.sym 20976 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 20980 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 20981 $abc$40744$n5007
.sym 20982 $abc$40744$n5002
.sym 20983 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20986 $abc$40744$n4853
.sym 20987 $abc$40744$n5063
.sym 20988 $abc$40744$n4306
.sym 20989 $abc$40744$n6731_1
.sym 20995 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 20998 $abc$40744$n4315
.sym 20999 $abc$40744$n4853
.sym 21000 $abc$40744$n6737_1
.sym 21001 $abc$40744$n5078
.sym 21007 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 21010 $abc$40744$n6741_1
.sym 21011 $abc$40744$n4321
.sym 21012 $abc$40744$n4853
.sym 21013 $abc$40744$n5088_1
.sym 21017 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 21020 $abc$40744$n2598
.sym 21021 clk12_$glb_clk
.sym 21022 VexRiscv.reset_$glb_sr
.sym 21023 VexRiscv.CsrPlugin_mtval[27]
.sym 21024 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 21025 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 21026 $abc$40744$n6721
.sym 21027 $abc$40744$n6765_1
.sym 21028 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 21029 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 21030 $abc$40744$n6727
.sym 21031 $abc$40744$n4843
.sym 21032 $abc$40744$n214
.sym 21034 $abc$40744$n7814
.sym 21035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 21036 VexRiscv._zz_323_[3]
.sym 21037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21038 $abc$40744$n5007
.sym 21039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 21040 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21041 VexRiscv._zz_288_[8]
.sym 21042 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 21043 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 21044 $abc$40744$n5002
.sym 21045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 21046 VexRiscv._zz_35_[14]
.sym 21047 VexRiscv._zz_35_[24]
.sym 21048 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 21049 $abc$40744$n5131
.sym 21050 spiflash_bus_dat_r[7]
.sym 21051 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 21053 $abc$40744$n4366
.sym 21054 $abc$40744$n2588
.sym 21055 $abc$40744$n4853
.sym 21056 VexRiscv._zz_323_[15]
.sym 21057 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 21058 $abc$40744$n5158_1
.sym 21064 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 21065 VexRiscv._zz_239_
.sym 21066 $abc$40744$n2598
.sym 21067 $abc$40744$n4012
.sym 21068 $abc$40744$n5000
.sym 21069 $abc$40744$n5001
.sym 21071 $abc$40744$n5003
.sym 21072 $abc$40744$n3722_1
.sym 21073 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21074 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 21075 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 21076 $abc$40744$n5054
.sym 21077 $abc$40744$n5001
.sym 21078 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 21079 $abc$40744$n4013
.sym 21080 $abc$40744$n4010
.sym 21082 $PACKER_GND_NET
.sym 21084 $abc$40744$n3772
.sym 21086 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 21089 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21090 $abc$40744$n5061_1
.sym 21091 $abc$40744$n5086
.sym 21092 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21094 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 21097 $abc$40744$n4013
.sym 21098 $abc$40744$n4012
.sym 21099 $abc$40744$n3772
.sym 21100 $abc$40744$n3722_1
.sym 21103 VexRiscv._zz_239_
.sym 21104 $abc$40744$n4010
.sym 21105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 21106 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 21109 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 21110 $abc$40744$n5001
.sym 21111 $abc$40744$n5000
.sym 21112 $abc$40744$n5061_1
.sym 21115 $abc$40744$n5054
.sym 21116 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 21117 $abc$40744$n5001
.sym 21118 $abc$40744$n5000
.sym 21121 $PACKER_GND_NET
.sym 21127 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 21128 $abc$40744$n5001
.sym 21129 $abc$40744$n5003
.sym 21130 $abc$40744$n5000
.sym 21133 $abc$40744$n5000
.sym 21134 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 21135 $abc$40744$n5086
.sym 21136 $abc$40744$n5001
.sym 21140 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21141 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21142 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21143 $abc$40744$n2598
.sym 21144 clk12_$glb_clk
.sym 21146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21147 $abc$40744$n6749_1
.sym 21148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21149 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21150 $abc$40744$n6753_1
.sym 21151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 21152 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 21153 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21156 $abc$40744$n7818
.sym 21157 $abc$40744$n3837_1
.sym 21158 $abc$40744$n4853
.sym 21159 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21160 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 21161 basesoc_vexriscv_ibus_adr[3]
.sym 21162 $abc$40744$n2598
.sym 21163 $abc$40744$n4300
.sym 21164 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 21165 $abc$40744$n4306
.sym 21166 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21167 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 21168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 21169 $abc$40744$n5319
.sym 21170 $abc$40744$n4294
.sym 21171 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 21172 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 21173 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 21174 $abc$40744$n3680
.sym 21175 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 21176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21177 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 21178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 21179 $abc$40744$n7823
.sym 21181 $abc$40744$n5081
.sym 21187 $abc$40744$n4351
.sym 21188 $abc$40744$n6761_1
.sym 21189 $abc$40744$n5173_1
.sym 21190 $abc$40744$n5136_1
.sym 21191 $abc$40744$n4345
.sym 21192 $abc$40744$n3722_1
.sym 21193 $abc$40744$n6757
.sym 21194 $abc$40744$n5102
.sym 21195 $abc$40744$n4853
.sym 21196 $abc$40744$n3772
.sym 21197 $abc$40744$n4342
.sym 21198 $abc$40744$n6771_1
.sym 21199 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21200 $abc$40744$n5146
.sym 21201 $abc$40744$n4012
.sym 21202 $abc$40744$n6755_1
.sym 21203 $abc$40744$n5002
.sym 21204 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21207 $abc$40744$n4327
.sym 21209 $abc$40744$n5131
.sym 21212 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 21213 $abc$40744$n4366
.sym 21214 $abc$40744$n2598
.sym 21216 VexRiscv._zz_257_[4]
.sym 21218 $abc$40744$n6745
.sym 21220 $abc$40744$n4351
.sym 21221 $abc$40744$n6761_1
.sym 21222 $abc$40744$n5146
.sym 21223 $abc$40744$n4853
.sym 21226 $abc$40744$n4853
.sym 21227 $abc$40744$n4327
.sym 21228 $abc$40744$n5102
.sym 21229 $abc$40744$n6745
.sym 21232 $abc$40744$n6757
.sym 21233 $abc$40744$n4853
.sym 21234 $abc$40744$n4345
.sym 21235 $abc$40744$n5136_1
.sym 21241 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 21244 $abc$40744$n3772
.sym 21245 $abc$40744$n3722_1
.sym 21246 VexRiscv._zz_257_[4]
.sym 21247 $abc$40744$n4012
.sym 21250 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21252 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21253 $abc$40744$n5002
.sym 21256 $abc$40744$n6771_1
.sym 21257 $abc$40744$n4853
.sym 21258 $abc$40744$n5173_1
.sym 21259 $abc$40744$n4366
.sym 21262 $abc$40744$n4853
.sym 21263 $abc$40744$n6755_1
.sym 21264 $abc$40744$n4342
.sym 21265 $abc$40744$n5131
.sym 21266 $abc$40744$n2598
.sym 21267 clk12_$glb_clk
.sym 21268 VexRiscv.reset_$glb_sr
.sym 21269 $abc$40744$n6723_1
.sym 21270 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 21271 $abc$40744$n6743_1
.sym 21272 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 21273 VexRiscv._zz_50_[14]
.sym 21274 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 21275 $abc$40744$n6747_1
.sym 21276 $abc$40744$n6725_1
.sym 21278 $PACKER_GND_NET
.sym 21281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21282 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 21283 $abc$40744$n5001
.sym 21284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21285 array_muxed0[0]
.sym 21286 $abc$40744$n5136_1
.sym 21287 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 21288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 21290 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 21291 $abc$40744$n5000
.sym 21292 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21294 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 21295 $abc$40744$n5171_1
.sym 21296 VexRiscv._zz_323_[27]
.sym 21297 $abc$40744$n5105
.sym 21298 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 21299 VexRiscv._zz_204_
.sym 21300 $abc$40744$n2598
.sym 21301 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 21303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21304 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21310 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 21311 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 21312 $abc$40744$n2632
.sym 21313 $abc$40744$n5171_1
.sym 21314 $abc$40744$n5002
.sym 21315 $abc$40744$n5001
.sym 21316 $abc$40744$n5129
.sym 21318 $abc$40744$n5007
.sym 21322 $abc$40744$n5000
.sym 21323 $abc$40744$n5001
.sym 21325 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 21326 VexRiscv._zz_323_[15]
.sym 21327 $abc$40744$n3652
.sym 21330 $abc$40744$n5134
.sym 21331 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21333 $abc$40744$n5144
.sym 21335 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 21337 VexRiscv.CsrPlugin_hadException
.sym 21338 $PACKER_VCC_NET
.sym 21339 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 21340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 21341 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21345 VexRiscv._zz_323_[15]
.sym 21349 $abc$40744$n5144
.sym 21350 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 21351 $abc$40744$n5000
.sym 21352 $abc$40744$n5001
.sym 21355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 21356 $abc$40744$n5007
.sym 21357 $abc$40744$n5002
.sym 21358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 21361 $abc$40744$n5171_1
.sym 21362 $abc$40744$n5001
.sym 21363 $abc$40744$n5000
.sym 21364 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 21367 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21368 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21369 VexRiscv.CsrPlugin_hadException
.sym 21370 $abc$40744$n3652
.sym 21375 $PACKER_VCC_NET
.sym 21379 $abc$40744$n5134
.sym 21380 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 21381 $abc$40744$n5001
.sym 21382 $abc$40744$n5000
.sym 21385 $abc$40744$n5000
.sym 21386 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 21387 $abc$40744$n5001
.sym 21388 $abc$40744$n5129
.sym 21389 $abc$40744$n2632
.sym 21390 clk12_$glb_clk
.sym 21392 $abc$40744$n5867
.sym 21393 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 21394 VexRiscv._zz_238_[0]
.sym 21395 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 21396 $abc$40744$n6813_1
.sym 21397 $abc$40744$n6815_1
.sym 21398 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 21399 $abc$40744$n4212_1
.sym 21400 VexRiscv._zz_313_
.sym 21401 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 21402 $abc$40744$n7839
.sym 21403 VexRiscv._zz_313_
.sym 21404 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 21405 $abc$40744$n233
.sym 21406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 21407 $abc$40744$n5102
.sym 21408 basesoc_vexriscv_ibus_adr[3]
.sym 21409 $abc$40744$n5044_1
.sym 21410 $abc$40744$n4363
.sym 21411 $abc$40744$n4351
.sym 21412 $abc$40744$n5086
.sym 21413 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 21414 $abc$40744$n2644
.sym 21415 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 21416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21417 $abc$40744$n233
.sym 21418 VexRiscv._zz_323_[30]
.sym 21419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 21421 $abc$40744$n2644
.sym 21422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 21423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 21424 $abc$40744$n5004
.sym 21425 VexRiscv.CsrPlugin_hadException
.sym 21426 VexRiscv._zz_35_[4]
.sym 21427 $abc$40744$n233
.sym 21435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21437 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 21438 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21439 $abc$40744$n4198
.sym 21442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21445 $abc$40744$n6819_1
.sym 21446 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 21447 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21450 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 21451 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21452 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 21454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 21455 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 21458 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21464 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21466 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21467 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21468 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21472 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21473 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 21474 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21475 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21478 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21479 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21480 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 21481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21487 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 21490 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21491 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 21492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21493 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21496 $abc$40744$n6819_1
.sym 21497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21498 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 21499 $abc$40744$n4198
.sym 21502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21510 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 21512 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21513 clk12_$glb_clk
.sym 21515 $abc$40744$n7856
.sym 21516 $abc$40744$n6668
.sym 21517 spiflash_bus_dat_r[6]
.sym 21518 $abc$40744$n5873
.sym 21519 $abc$40744$n6814_1
.sym 21520 spiflash_bus_dat_r[7]
.sym 21521 $abc$40744$n5871
.sym 21522 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 21523 VexRiscv.CsrPlugin_hadException
.sym 21526 VexRiscv.CsrPlugin_hadException
.sym 21527 $abc$40744$n4261_1
.sym 21528 basesoc_vexriscv_dbus_adr[18]
.sym 21529 $abc$40744$n3976
.sym 21531 $abc$40744$n2632
.sym 21532 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 21533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 21535 $abc$40744$n2565
.sym 21536 VexRiscv._zz_171_[0]
.sym 21537 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 21539 $abc$40744$n7824
.sym 21540 basesoc_vexriscv_ibus_adr[18]
.sym 21541 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 21542 spiflash_bus_dat_r[7]
.sym 21543 VexRiscv._zz_35_[24]
.sym 21544 $abc$40744$n7813
.sym 21545 VexRiscv._zz_323_[20]
.sym 21546 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 21547 basesoc_vexriscv_ibus_adr[4]
.sym 21548 $abc$40744$n7856
.sym 21549 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 21550 basesoc_vexriscv_ibus_adr[26]
.sym 21556 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 21557 $abc$40744$n6664
.sym 21558 $abc$40744$n6817_1
.sym 21559 basesoc_vexriscv_ibus_adr[26]
.sym 21560 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21562 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21564 $abc$40744$n4213
.sym 21565 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21566 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21568 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 21569 $abc$40744$n6815_1
.sym 21570 grant
.sym 21574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21575 $abc$40744$n6818_1
.sym 21577 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 21578 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 21580 VexRiscv._zz_323_[19]
.sym 21581 $abc$40744$n6668
.sym 21582 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21583 basesoc_vexriscv_dbus_adr[26]
.sym 21584 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 21586 $abc$40744$n6669_1
.sym 21590 basesoc_vexriscv_ibus_adr[26]
.sym 21591 basesoc_vexriscv_dbus_adr[26]
.sym 21592 grant
.sym 21598 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21601 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 21602 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21604 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 21607 $abc$40744$n6664
.sym 21608 $abc$40744$n6668
.sym 21609 $abc$40744$n6669_1
.sym 21610 $abc$40744$n6817_1
.sym 21613 $abc$40744$n6815_1
.sym 21614 $abc$40744$n4213
.sym 21615 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 21616 $abc$40744$n6818_1
.sym 21619 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 21620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21621 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21622 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21626 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 21627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21628 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 21631 VexRiscv._zz_323_[19]
.sym 21635 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21636 clk12_$glb_clk
.sym 21638 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 21639 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 21640 $abc$40744$n2242
.sym 21641 basesoc_vexriscv_dbus_adr[26]
.sym 21642 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 21643 array_muxed1[22]
.sym 21644 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 21645 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 21647 array_muxed0[11]
.sym 21650 VexRiscv._zz_152_[21]
.sym 21651 VexRiscv._zz_41_[21]
.sym 21654 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 21655 $abc$40744$n6200
.sym 21656 basesoc_vexriscv_dbus_adr[20]
.sym 21657 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 21658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 21660 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 21662 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 21663 $abc$40744$n3983
.sym 21664 $abc$40744$n3976
.sym 21665 array_muxed1[22]
.sym 21666 basesoc_vexriscv_ibus_adr[18]
.sym 21667 $abc$40744$n7823
.sym 21668 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21669 $abc$40744$n3983
.sym 21670 VexRiscv._zz_323_[26]
.sym 21671 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 21672 basesoc_vexriscv_ibus_adr[21]
.sym 21679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 21681 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21682 VexRiscv.CsrPlugin_mepc[26]
.sym 21685 VexRiscv._zz_196_[32]
.sym 21686 VexRiscv._zz_195_[4]
.sym 21687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 21691 VexRiscv._zz_196_[4]
.sym 21693 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 21694 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 21696 $abc$40744$n5004
.sym 21701 VexRiscv._zz_323_[3]
.sym 21705 VexRiscv._zz_323_[20]
.sym 21706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 21712 VexRiscv._zz_323_[3]
.sym 21720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 21726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 21732 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 21736 VexRiscv._zz_196_[32]
.sym 21737 VexRiscv._zz_195_[4]
.sym 21739 VexRiscv._zz_196_[4]
.sym 21742 $abc$40744$n5004
.sym 21744 VexRiscv.CsrPlugin_mepc[26]
.sym 21745 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 21748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 21756 VexRiscv._zz_323_[20]
.sym 21758 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21759 clk12_$glb_clk
.sym 21763 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 21764 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 21765 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 21766 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 21767 $abc$40744$n6201
.sym 21768 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 21769 $abc$40744$n5552_1
.sym 21770 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 21772 $abc$40744$n7826
.sym 21773 $abc$40744$n5315_1
.sym 21774 VexRiscv._zz_35_[29]
.sym 21775 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21776 VexRiscv.lastStagePc[16]
.sym 21777 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 21778 $abc$40744$n4381
.sym 21779 basesoc_vexriscv_ibus_adr[3]
.sym 21780 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 21781 $abc$40744$n8240
.sym 21782 $abc$40744$n2647
.sym 21784 $abc$40744$n5368
.sym 21786 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21788 VexRiscv._zz_323_[27]
.sym 21789 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21791 VexRiscv._zz_195_[5]
.sym 21793 $abc$40744$n5105
.sym 21795 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 21796 $abc$40744$n7830
.sym 21802 $abc$40744$n7810
.sym 21803 VexRiscv._zz_195_[7]
.sym 21805 VexRiscv._zz_195_[2]
.sym 21809 VexRiscv._zz_195_[4]
.sym 21810 $abc$40744$n7815
.sym 21811 VexRiscv._zz_195_[3]
.sym 21812 VexRiscv._zz_194_[31]
.sym 21814 $abc$40744$n7813
.sym 21815 VexRiscv._zz_195_[1]
.sym 21817 VexRiscv._zz_195_[5]
.sym 21819 $abc$40744$n7811
.sym 21820 $abc$40744$n7812
.sym 21822 $abc$40744$n7816
.sym 21825 VexRiscv._zz_195_[6]
.sym 21829 $abc$40744$n7814
.sym 21831 $abc$40744$n7817
.sym 21834 $auto$alumacc.cc:474:replace_alu$4096.C[1]
.sym 21836 VexRiscv._zz_194_[31]
.sym 21837 $abc$40744$n7810
.sym 21840 $auto$alumacc.cc:474:replace_alu$4096.C[2]
.sym 21842 VexRiscv._zz_195_[1]
.sym 21843 $abc$40744$n7811
.sym 21844 $auto$alumacc.cc:474:replace_alu$4096.C[1]
.sym 21846 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 21848 VexRiscv._zz_195_[2]
.sym 21849 $abc$40744$n7812
.sym 21850 $auto$alumacc.cc:474:replace_alu$4096.C[2]
.sym 21852 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 21854 VexRiscv._zz_195_[3]
.sym 21855 $abc$40744$n7813
.sym 21856 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 21858 $auto$alumacc.cc:474:replace_alu$4096.C[5]
.sym 21860 VexRiscv._zz_195_[4]
.sym 21861 $abc$40744$n7814
.sym 21862 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 21864 $auto$alumacc.cc:474:replace_alu$4096.C[6]
.sym 21866 VexRiscv._zz_195_[5]
.sym 21867 $abc$40744$n7815
.sym 21868 $auto$alumacc.cc:474:replace_alu$4096.C[5]
.sym 21870 $auto$alumacc.cc:474:replace_alu$4096.C[7]
.sym 21872 VexRiscv._zz_195_[6]
.sym 21873 $abc$40744$n7816
.sym 21874 $auto$alumacc.cc:474:replace_alu$4096.C[6]
.sym 21876 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 21878 $abc$40744$n7817
.sym 21879 VexRiscv._zz_195_[7]
.sym 21880 $auto$alumacc.cc:474:replace_alu$4096.C[7]
.sym 21884 $abc$40744$n4654_1
.sym 21885 $abc$40744$n7836
.sym 21886 $abc$40744$n2243
.sym 21887 $abc$40744$n7834
.sym 21888 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 21891 $abc$40744$n7821
.sym 21896 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 21897 VexRiscv._zz_323_[0]
.sym 21898 VexRiscv._zz_194_[31]
.sym 21899 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 21901 VexRiscv._zz_195_[2]
.sym 21903 VexRiscv._zz_194_[31]
.sym 21907 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 21908 $abc$40744$n3988
.sym 21909 $abc$40744$n2644
.sym 21910 VexRiscv._zz_323_[30]
.sym 21911 $abc$40744$n7832
.sym 21912 VexRiscv._zz_196_[14]
.sym 21916 $abc$40744$n6201
.sym 21917 VexRiscv._zz_195_[14]
.sym 21918 VexRiscv.CsrPlugin_hadException
.sym 21919 $abc$40744$n7836
.sym 21920 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 21928 VexRiscv._zz_195_[14]
.sym 21931 VexRiscv._zz_195_[13]
.sym 21936 $abc$40744$n7822
.sym 21937 $abc$40744$n7823
.sym 21938 VexRiscv._zz_195_[15]
.sym 21939 $abc$40744$n7820
.sym 21941 VexRiscv._zz_195_[8]
.sym 21942 VexRiscv._zz_195_[11]
.sym 21943 VexRiscv._zz_195_[9]
.sym 21945 VexRiscv._zz_195_[10]
.sym 21946 $abc$40744$n7819
.sym 21948 $abc$40744$n7825
.sym 21950 $abc$40744$n7824
.sym 21951 $abc$40744$n7818
.sym 21953 VexRiscv._zz_195_[12]
.sym 21956 $abc$40744$n7821
.sym 21957 $auto$alumacc.cc:474:replace_alu$4096.C[9]
.sym 21959 $abc$40744$n7818
.sym 21960 VexRiscv._zz_195_[8]
.sym 21961 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 21963 $auto$alumacc.cc:474:replace_alu$4096.C[10]
.sym 21965 VexRiscv._zz_195_[9]
.sym 21966 $abc$40744$n7819
.sym 21967 $auto$alumacc.cc:474:replace_alu$4096.C[9]
.sym 21969 $auto$alumacc.cc:474:replace_alu$4096.C[11]
.sym 21971 $abc$40744$n7820
.sym 21972 VexRiscv._zz_195_[10]
.sym 21973 $auto$alumacc.cc:474:replace_alu$4096.C[10]
.sym 21975 $auto$alumacc.cc:474:replace_alu$4096.C[12]
.sym 21977 $abc$40744$n7821
.sym 21978 VexRiscv._zz_195_[11]
.sym 21979 $auto$alumacc.cc:474:replace_alu$4096.C[11]
.sym 21981 $auto$alumacc.cc:474:replace_alu$4096.C[13]
.sym 21983 VexRiscv._zz_195_[12]
.sym 21984 $abc$40744$n7822
.sym 21985 $auto$alumacc.cc:474:replace_alu$4096.C[12]
.sym 21987 $auto$alumacc.cc:474:replace_alu$4096.C[14]
.sym 21989 VexRiscv._zz_195_[13]
.sym 21990 $abc$40744$n7823
.sym 21991 $auto$alumacc.cc:474:replace_alu$4096.C[13]
.sym 21993 $auto$alumacc.cc:474:replace_alu$4096.C[15]
.sym 21995 VexRiscv._zz_195_[14]
.sym 21996 $abc$40744$n7824
.sym 21997 $auto$alumacc.cc:474:replace_alu$4096.C[14]
.sym 21999 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 22001 VexRiscv._zz_195_[15]
.sym 22002 $abc$40744$n7825
.sym 22003 $auto$alumacc.cc:474:replace_alu$4096.C[15]
.sym 22007 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 22008 $abc$40744$n7841
.sym 22009 $abc$40744$n5567
.sym 22010 $abc$40744$n5579
.sym 22011 $abc$40744$n5566_1
.sym 22012 $abc$40744$n7835
.sym 22013 $abc$40744$n5569
.sym 22014 $abc$40744$n7837
.sym 22019 VexRiscv._zz_195_[9]
.sym 22020 VexRiscv._zz_195_[3]
.sym 22021 VexRiscv._zz_195_[1]
.sym 22023 VexRiscv._zz_195_[6]
.sym 22024 $abc$40744$n7822
.sym 22025 $abc$40744$n8241
.sym 22026 $abc$40744$n4654_1
.sym 22028 $abc$40744$n5576_1
.sym 22029 VexRiscv._zz_196_[12]
.sym 22030 $abc$40744$n4261_1
.sym 22031 VexRiscv._zz_195_[10]
.sym 22032 VexRiscv._zz_195_[19]
.sym 22033 $abc$40744$n7834
.sym 22034 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 22036 $abc$40744$n7824
.sym 22037 VexRiscv._zz_195_[13]
.sym 22043 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 22048 VexRiscv._zz_195_[19]
.sym 22051 $abc$40744$n7831
.sym 22053 $abc$40744$n7827
.sym 22054 VexRiscv._zz_195_[17]
.sym 22056 VexRiscv._zz_195_[20]
.sym 22059 VexRiscv._zz_195_[21]
.sym 22061 $abc$40744$n7828
.sym 22064 $abc$40744$n7833
.sym 22066 $abc$40744$n7830
.sym 22067 $abc$40744$n7826
.sym 22071 $abc$40744$n7832
.sym 22072 VexRiscv._zz_195_[18]
.sym 22074 $abc$40744$n7829
.sym 22075 VexRiscv._zz_195_[22]
.sym 22078 VexRiscv._zz_195_[23]
.sym 22079 VexRiscv._zz_195_[16]
.sym 22080 $auto$alumacc.cc:474:replace_alu$4096.C[17]
.sym 22082 $abc$40744$n7826
.sym 22083 VexRiscv._zz_195_[16]
.sym 22084 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 22086 $auto$alumacc.cc:474:replace_alu$4096.C[18]
.sym 22088 VexRiscv._zz_195_[17]
.sym 22089 $abc$40744$n7827
.sym 22090 $auto$alumacc.cc:474:replace_alu$4096.C[17]
.sym 22092 $auto$alumacc.cc:474:replace_alu$4096.C[19]
.sym 22094 VexRiscv._zz_195_[18]
.sym 22095 $abc$40744$n7828
.sym 22096 $auto$alumacc.cc:474:replace_alu$4096.C[18]
.sym 22098 $auto$alumacc.cc:474:replace_alu$4096.C[20]
.sym 22100 VexRiscv._zz_195_[19]
.sym 22101 $abc$40744$n7829
.sym 22102 $auto$alumacc.cc:474:replace_alu$4096.C[19]
.sym 22104 $auto$alumacc.cc:474:replace_alu$4096.C[21]
.sym 22106 VexRiscv._zz_195_[20]
.sym 22107 $abc$40744$n7830
.sym 22108 $auto$alumacc.cc:474:replace_alu$4096.C[20]
.sym 22110 $auto$alumacc.cc:474:replace_alu$4096.C[22]
.sym 22112 VexRiscv._zz_195_[21]
.sym 22113 $abc$40744$n7831
.sym 22114 $auto$alumacc.cc:474:replace_alu$4096.C[21]
.sym 22116 $auto$alumacc.cc:474:replace_alu$4096.C[23]
.sym 22118 $abc$40744$n7832
.sym 22119 VexRiscv._zz_195_[22]
.sym 22120 $auto$alumacc.cc:474:replace_alu$4096.C[22]
.sym 22122 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 22124 $abc$40744$n7833
.sym 22125 VexRiscv._zz_195_[23]
.sym 22126 $auto$alumacc.cc:474:replace_alu$4096.C[23]
.sym 22130 $abc$40744$n5627
.sym 22131 VexRiscv._zz_195_[32]
.sym 22132 $abc$40744$n5105
.sym 22133 $abc$40744$n5632_1
.sym 22134 VexRiscv._zz_195_[14]
.sym 22135 $abc$40744$n7840
.sym 22136 VexRiscv._zz_195_[10]
.sym 22137 $abc$40744$n5633
.sym 22142 VexRiscv._zz_195_[23]
.sym 22143 VexRiscv._zz_323_[31]
.sym 22145 VexRiscv.CsrPlugin_hadException
.sym 22146 VexRiscv.CsrPlugin_mepc[23]
.sym 22148 VexRiscv.CsrPlugin_mepc[3]
.sym 22149 $abc$40744$n7828
.sym 22152 VexRiscv._zz_195_[12]
.sym 22153 VexRiscv._zz_41_[24]
.sym 22154 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 22157 $abc$40744$n2467
.sym 22159 VexRiscv._zz_196_[32]
.sym 22160 VexRiscv._zz_195_[25]
.sym 22161 $abc$40744$n3983
.sym 22162 $abc$40744$n3983
.sym 22164 VexRiscv._zz_195_[16]
.sym 22166 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 22172 VexRiscv._zz_195_[29]
.sym 22176 VexRiscv._zz_195_[28]
.sym 22178 VexRiscv._zz_195_[25]
.sym 22180 $abc$40744$n7841
.sym 22182 $abc$40744$n7838
.sym 22184 $abc$40744$n7835
.sym 22186 $abc$40744$n7837
.sym 22188 VexRiscv._zz_195_[30]
.sym 22189 $abc$40744$n7839
.sym 22190 VexRiscv._zz_195_[24]
.sym 22192 VexRiscv._zz_195_[26]
.sym 22193 $abc$40744$n7834
.sym 22197 VexRiscv._zz_195_[27]
.sym 22200 $abc$40744$n7840
.sym 22201 VexRiscv._zz_195_[31]
.sym 22202 $abc$40744$n7836
.sym 22203 $auto$alumacc.cc:474:replace_alu$4096.C[25]
.sym 22205 VexRiscv._zz_195_[24]
.sym 22206 $abc$40744$n7834
.sym 22207 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 22209 $auto$alumacc.cc:474:replace_alu$4096.C[26]
.sym 22211 $abc$40744$n7835
.sym 22212 VexRiscv._zz_195_[25]
.sym 22213 $auto$alumacc.cc:474:replace_alu$4096.C[25]
.sym 22215 $auto$alumacc.cc:474:replace_alu$4096.C[27]
.sym 22217 VexRiscv._zz_195_[26]
.sym 22218 $abc$40744$n7836
.sym 22219 $auto$alumacc.cc:474:replace_alu$4096.C[26]
.sym 22221 $auto$alumacc.cc:474:replace_alu$4096.C[28]
.sym 22223 $abc$40744$n7837
.sym 22224 VexRiscv._zz_195_[27]
.sym 22225 $auto$alumacc.cc:474:replace_alu$4096.C[27]
.sym 22227 $auto$alumacc.cc:474:replace_alu$4096.C[29]
.sym 22229 VexRiscv._zz_195_[28]
.sym 22230 $abc$40744$n7838
.sym 22231 $auto$alumacc.cc:474:replace_alu$4096.C[28]
.sym 22233 $auto$alumacc.cc:474:replace_alu$4096.C[30]
.sym 22235 $abc$40744$n7839
.sym 22236 VexRiscv._zz_195_[29]
.sym 22237 $auto$alumacc.cc:474:replace_alu$4096.C[29]
.sym 22239 $auto$alumacc.cc:474:replace_alu$4096.C[31]
.sym 22241 VexRiscv._zz_195_[30]
.sym 22242 $abc$40744$n7840
.sym 22243 $auto$alumacc.cc:474:replace_alu$4096.C[30]
.sym 22245 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 22247 $abc$40744$n7841
.sym 22248 VexRiscv._zz_195_[31]
.sym 22249 $auto$alumacc.cc:474:replace_alu$4096.C[31]
.sym 22253 VexRiscv._zz_195_[19]
.sym 22254 VexRiscv._zz_195_[30]
.sym 22255 $abc$40744$n5626_1
.sym 22256 $abc$40744$n5614_1
.sym 22257 $abc$40744$n5593
.sym 22258 VexRiscv._zz_195_[26]
.sym 22259 VexRiscv._zz_195_[31]
.sym 22260 $abc$40744$n5629
.sym 22262 basesoc_ctrl_reset_reset_r
.sym 22265 $abc$40744$n2632
.sym 22266 VexRiscv._zz_195_[10]
.sym 22267 $abc$40744$n6009
.sym 22270 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 22271 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 22274 $abc$40744$n2647
.sym 22275 VexRiscv._zz_195_[21]
.sym 22277 $abc$40744$n5105
.sym 22282 VexRiscv._zz_195_[17]
.sym 22285 VexRiscv._zz_196_[32]
.sym 22289 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 22294 VexRiscv._zz_196_[32]
.sym 22295 VexRiscv._zz_196_[25]
.sym 22296 VexRiscv._zz_196_[26]
.sym 22297 VexRiscv._zz_195_[25]
.sym 22298 VexRiscv._zz_196_[18]
.sym 22300 VexRiscv._zz_196_[30]
.sym 22302 VexRiscv._zz_196_[24]
.sym 22303 VexRiscv._zz_195_[32]
.sym 22304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 22306 $PACKER_VCC_NET
.sym 22308 VexRiscv._zz_196_[23]
.sym 22310 VexRiscv._zz_195_[18]
.sym 22311 VexRiscv._zz_195_[30]
.sym 22318 VexRiscv._zz_196_[32]
.sym 22321 VexRiscv.CsrPlugin_hadException
.sym 22323 VexRiscv._zz_195_[26]
.sym 22324 VexRiscv._zz_195_[23]
.sym 22325 VexRiscv._zz_195_[24]
.sym 22328 $PACKER_VCC_NET
.sym 22329 VexRiscv._zz_195_[32]
.sym 22330 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 22333 VexRiscv._zz_196_[32]
.sym 22334 VexRiscv._zz_196_[26]
.sym 22336 VexRiscv._zz_195_[26]
.sym 22340 VexRiscv._zz_196_[25]
.sym 22341 VexRiscv._zz_196_[32]
.sym 22342 VexRiscv._zz_195_[25]
.sym 22345 VexRiscv._zz_196_[32]
.sym 22346 VexRiscv._zz_196_[18]
.sym 22348 VexRiscv._zz_195_[18]
.sym 22354 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 22357 VexRiscv._zz_196_[23]
.sym 22358 VexRiscv._zz_196_[32]
.sym 22359 VexRiscv._zz_195_[23]
.sym 22364 VexRiscv._zz_196_[32]
.sym 22365 VexRiscv._zz_195_[24]
.sym 22366 VexRiscv._zz_196_[24]
.sym 22369 VexRiscv._zz_195_[30]
.sym 22370 VexRiscv._zz_196_[32]
.sym 22372 VexRiscv._zz_196_[30]
.sym 22373 VexRiscv.CsrPlugin_hadException
.sym 22374 clk12_$glb_clk
.sym 22379 waittimer0_count[1]
.sym 22380 $abc$40744$n5588_1
.sym 22385 VexRiscv._zz_195_[26]
.sym 22388 VexRiscv._zz_196_[32]
.sym 22389 VexRiscv._zz_195_[31]
.sym 22393 VexRiscv.decode_to_execute_RS2[23]
.sym 22395 VexRiscv._zz_195_[19]
.sym 22396 basesoc_ctrl_reset_reset_r
.sym 22397 VexRiscv._zz_195_[30]
.sym 22406 VexRiscv._zz_195_[26]
.sym 22408 VexRiscv._zz_195_[20]
.sym 22417 VexRiscv._zz_195_[15]
.sym 22418 $abc$40744$n5618_1
.sym 22420 VexRiscv._zz_195_[28]
.sym 22422 VexRiscv._zz_195_[26]
.sym 22425 VexRiscv._zz_196_[32]
.sym 22426 VexRiscv._zz_195_[27]
.sym 22428 VexRiscv._zz_196_[15]
.sym 22431 $abc$40744$n5612_1
.sym 22432 VexRiscv._zz_195_[24]
.sym 22436 VexRiscv._zz_195_[25]
.sym 22437 $abc$40744$n5584_1
.sym 22438 VexRiscv._zz_195_[16]
.sym 22439 VexRiscv._zz_321_
.sym 22440 $abc$40744$n5585
.sym 22441 $abc$40744$n5611
.sym 22442 VexRiscv._zz_195_[17]
.sym 22447 $abc$40744$n5617
.sym 22448 VexRiscv._zz_313_
.sym 22450 VexRiscv._zz_313_
.sym 22451 VexRiscv._zz_195_[25]
.sym 22453 VexRiscv._zz_195_[26]
.sym 22456 $abc$40744$n5617
.sym 22458 $abc$40744$n5618_1
.sym 22459 VexRiscv._zz_321_
.sym 22462 VexRiscv._zz_195_[24]
.sym 22464 VexRiscv._zz_313_
.sym 22465 VexRiscv._zz_195_[25]
.sym 22468 $abc$40744$n5611
.sym 22469 VexRiscv._zz_321_
.sym 22470 $abc$40744$n5612_1
.sym 22474 VexRiscv._zz_313_
.sym 22476 VexRiscv._zz_195_[17]
.sym 22477 VexRiscv._zz_195_[16]
.sym 22481 VexRiscv._zz_321_
.sym 22482 $abc$40744$n5585
.sym 22483 $abc$40744$n5584_1
.sym 22486 VexRiscv._zz_195_[27]
.sym 22488 VexRiscv._zz_313_
.sym 22489 VexRiscv._zz_195_[28]
.sym 22493 VexRiscv._zz_195_[15]
.sym 22494 VexRiscv._zz_196_[32]
.sym 22495 VexRiscv._zz_196_[15]
.sym 22497 clk12_$glb_clk
.sym 22498 $abc$40744$n233_$glb_sr
.sym 22506 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 22511 VexRiscv._zz_195_[23]
.sym 22512 waittimer0_count[9]
.sym 22513 VexRiscv._zz_195_[16]
.sym 22514 VexRiscv._zz_195_[24]
.sym 22515 VexRiscv._zz_195_[27]
.sym 22517 VexRiscv._zz_337_
.sym 22519 VexRiscv._zz_195_[25]
.sym 22522 VexRiscv._zz_195_[18]
.sym 22525 VexRiscv._zz_321_
.sym 22544 $PACKER_VCC_NET
.sym 22551 $abc$40744$n2632
.sym 22599 $PACKER_VCC_NET
.sym 22619 $abc$40744$n2632
.sym 22620 clk12_$glb_clk
.sym 22633 VexRiscv.CsrPlugin_mtval[21]
.sym 22636 basesoc_adr[0]
.sym 22637 VexRiscv._zz_195_[15]
.sym 22642 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 22735 $abc$40744$n5863
.sym 22738 $abc$40744$n5867
.sym 22740 grant
.sym 22744 $abc$40744$n2296
.sym 22745 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 22752 basesoc_uart_phy_tx_busy
.sym 22860 $abc$40744$n3976
.sym 22861 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 22863 $abc$40744$n2251
.sym 22866 basesoc_uart_eventmanager_status_w[0]
.sym 22872 $abc$40744$n6467_1
.sym 22882 sys_rst
.sym 22885 array_muxed0[9]
.sym 22892 basesoc_ctrl_reset_reset_r
.sym 22912 array_muxed0[9]
.sym 22945 $abc$40744$n2251
.sym 22947 basesoc_ctrl_reset_reset_r
.sym 22958 basesoc_dat_w[7]
.sym 22979 basesoc_dat_w[7]
.sym 22991 basesoc_ctrl_reset_reset_r
.sym 23006 $abc$40744$n2251
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23017 basesoc_adr[4]
.sym 23018 $abc$40744$n6324_1
.sym 23019 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23021 $abc$40744$n6459_1
.sym 23024 array_muxed1[25]
.sym 23027 basesoc_adr[4]
.sym 23032 array_muxed1[16]
.sym 23033 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 23034 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23036 basesoc_ctrl_storage[23]
.sym 23039 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 23040 spiflash_bus_dat_r[1]
.sym 23044 basesoc_dat_w[7]
.sym 23057 $abc$40744$n2296
.sym 23077 $abc$40744$n2308
.sym 23096 $abc$40744$n2296
.sym 23129 $abc$40744$n2308
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23141 csrbankarray_csrbank3_bitbang0_w[2]
.sym 23142 spiflash_bus_dat_r[5]
.sym 23143 VexRiscv._zz_41_[15]
.sym 23144 VexRiscv._zz_171_[1]
.sym 23145 array_muxed0[0]
.sym 23146 basesoc_dat_w[3]
.sym 23147 VexRiscv._zz_130_[3]
.sym 23149 $abc$40744$n3983
.sym 23154 array_muxed0[0]
.sym 23156 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 23157 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23158 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23159 $abc$40744$n6461_1
.sym 23160 sys_rst
.sym 23161 $abc$40744$n6491_1
.sym 23162 $abc$40744$n2296
.sym 23163 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23164 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 23166 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23167 VexRiscv.decode_to_execute_RS2[26]
.sym 23174 spiflash_bus_dat_r[0]
.sym 23175 basesoc_uart_phy_tx_busy
.sym 23176 $abc$40744$n5869
.sym 23177 basesoc_uart_phy_sink_ready
.sym 23178 spiflash_bus_dat_r[3]
.sym 23181 spiflash_bus_dat_r[4]
.sym 23183 array_muxed0[13]
.sym 23186 spiflash_bus_dat_r[14]
.sym 23187 $abc$40744$n5861
.sym 23190 spiflash_bus_dat_r[1]
.sym 23191 $abc$40744$n3976
.sym 23192 $abc$40744$n5867
.sym 23194 $abc$40744$n5865
.sym 23195 $abc$40744$n3983
.sym 23197 basesoc_uart_phy_sink_valid
.sym 23200 $abc$40744$n2511
.sym 23201 spiflash_bus_dat_r[2]
.sym 23203 $abc$40744$n5863
.sym 23206 $abc$40744$n3976
.sym 23207 $abc$40744$n5867
.sym 23208 $abc$40744$n3983
.sym 23209 spiflash_bus_dat_r[3]
.sym 23212 $abc$40744$n5861
.sym 23213 $abc$40744$n3983
.sym 23214 spiflash_bus_dat_r[0]
.sym 23215 $abc$40744$n3976
.sym 23218 spiflash_bus_dat_r[14]
.sym 23220 $abc$40744$n3983
.sym 23221 array_muxed0[13]
.sym 23224 $abc$40744$n5869
.sym 23225 $abc$40744$n3976
.sym 23226 spiflash_bus_dat_r[4]
.sym 23227 $abc$40744$n3983
.sym 23230 $abc$40744$n3983
.sym 23231 $abc$40744$n5863
.sym 23232 $abc$40744$n3976
.sym 23233 spiflash_bus_dat_r[1]
.sym 23236 $abc$40744$n5865
.sym 23237 $abc$40744$n3976
.sym 23238 spiflash_bus_dat_r[2]
.sym 23239 $abc$40744$n3983
.sym 23249 basesoc_uart_phy_tx_busy
.sym 23250 basesoc_uart_phy_sink_valid
.sym 23251 basesoc_uart_phy_sink_ready
.sym 23252 $abc$40744$n2511
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 23265 VexRiscv._zz_35_[15]
.sym 23268 VexRiscv._zz_130_[2]
.sym 23269 user_btn1
.sym 23271 array_muxed0[13]
.sym 23272 array_muxed1[20]
.sym 23273 spiflash_bus_dat_r[7]
.sym 23275 $PACKER_VCC_NET
.sym 23277 array_muxed0[13]
.sym 23278 array_muxed1[28]
.sym 23279 array_muxed0[6]
.sym 23280 $abc$40744$n5865
.sym 23281 spiflash_bus_dat_r[14]
.sym 23285 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 23286 spiflash_bus_dat_r[3]
.sym 23289 basesoc_timer0_reload_storage[27]
.sym 23290 $abc$40744$n2296
.sym 23296 spiflash_bus_dat_r[4]
.sym 23297 basesoc_bus_wishbone_dat_r[4]
.sym 23298 spiflash_bus_dat_r[15]
.sym 23300 spiflash_bus_dat_r[2]
.sym 23302 slave_sel_r[0]
.sym 23303 $abc$40744$n6493_1
.sym 23304 $abc$40744$n6467_1
.sym 23306 slave_sel_r[1]
.sym 23307 spiflash_bus_dat_r[14]
.sym 23308 spiflash_bus_dat_r[25]
.sym 23311 $abc$40744$n6513_1
.sym 23313 basesoc_bus_wishbone_dat_r[2]
.sym 23315 $abc$40744$n6462_1
.sym 23317 $abc$40744$n6468_1
.sym 23319 $abc$40744$n6461_1
.sym 23321 $abc$40744$n6491_1
.sym 23330 $abc$40744$n6467_1
.sym 23332 $abc$40744$n6468_1
.sym 23335 $abc$40744$n6461_1
.sym 23337 $abc$40744$n6462_1
.sym 23341 $abc$40744$n6491_1
.sym 23343 spiflash_bus_dat_r[14]
.sym 23344 slave_sel_r[1]
.sym 23347 basesoc_bus_wishbone_dat_r[2]
.sym 23348 slave_sel_r[0]
.sym 23349 slave_sel_r[1]
.sym 23350 spiflash_bus_dat_r[2]
.sym 23359 slave_sel_r[1]
.sym 23360 spiflash_bus_dat_r[4]
.sym 23361 basesoc_bus_wishbone_dat_r[4]
.sym 23362 slave_sel_r[0]
.sym 23366 $abc$40744$n6493_1
.sym 23367 spiflash_bus_dat_r[15]
.sym 23368 slave_sel_r[1]
.sym 23371 spiflash_bus_dat_r[25]
.sym 23373 slave_sel_r[1]
.sym 23374 $abc$40744$n6513_1
.sym 23376 clk12_$glb_clk
.sym 23377 $abc$40744$n231_$glb_sr
.sym 23386 basesoc_uart_phy_tx_busy
.sym 23388 VexRiscv._zz_191_
.sym 23389 VexRiscv._zz_323_[24]
.sym 23390 array_muxed0[4]
.sym 23392 slave_sel_r[1]
.sym 23393 spiflash_bus_dat_r[5]
.sym 23395 $abc$40744$n2308
.sym 23397 basesoc_adr[1]
.sym 23399 $abc$40744$n6493_1
.sym 23401 basesoc_timer0_load_storage[31]
.sym 23402 basesoc_uart_phy_storage[11]
.sym 23403 $PACKER_VCC_NET
.sym 23405 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 23406 slave_sel_r[2]
.sym 23407 $abc$40744$n128
.sym 23409 basesoc_vexriscv_dbus_adr[19]
.sym 23411 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 23412 basesoc_uart_phy_storage[15]
.sym 23413 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23420 VexRiscv.decode_to_execute_RS2[10]
.sym 23421 basesoc_vexriscv_dbus_adr[17]
.sym 23422 VexRiscv._zz_171_[0]
.sym 23424 VexRiscv._zz_130_[5]
.sym 23428 VexRiscv._zz_35_[31]
.sym 23430 VexRiscv._zz_171_[0]
.sym 23436 grant
.sym 23437 VexRiscv._zz_35_[7]
.sym 23438 VexRiscv.decode_to_execute_RS2[13]
.sym 23442 basesoc_vexriscv_ibus_adr[17]
.sym 23445 VexRiscv._zz_35_[21]
.sym 23446 VexRiscv._zz_171_[1]
.sym 23448 VexRiscv._zz_35_[15]
.sym 23450 VexRiscv._zz_130_[2]
.sym 23452 VexRiscv._zz_35_[15]
.sym 23461 VexRiscv._zz_35_[31]
.sym 23472 VexRiscv._zz_35_[21]
.sym 23476 VexRiscv._zz_171_[0]
.sym 23477 VexRiscv._zz_130_[5]
.sym 23478 VexRiscv._zz_171_[1]
.sym 23479 VexRiscv.decode_to_execute_RS2[13]
.sym 23483 VexRiscv._zz_35_[7]
.sym 23488 basesoc_vexriscv_dbus_adr[17]
.sym 23489 grant
.sym 23491 basesoc_vexriscv_ibus_adr[17]
.sym 23494 VexRiscv._zz_171_[0]
.sym 23495 VexRiscv._zz_130_[2]
.sym 23496 VexRiscv.decode_to_execute_RS2[10]
.sym 23497 VexRiscv._zz_171_[1]
.sym 23499 clk12_$glb_clk
.sym 23500 VexRiscv.reset_$glb_sr
.sym 23510 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 23511 array_muxed0[6]
.sym 23512 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 23513 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 23514 basesoc_bus_wishbone_dat_r[4]
.sym 23515 $abc$40744$n2509
.sym 23516 $abc$40744$n3988
.sym 23519 array_muxed0[3]
.sym 23521 basesoc_uart_phy_rx_reg[1]
.sym 23522 basesoc_uart_phy_tx_busy
.sym 23524 basesoc_vexriscv_dbus_we
.sym 23525 basesoc_dat_w[6]
.sym 23526 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23527 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 23528 basesoc_ctrl_storage[23]
.sym 23530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 23531 basesoc_dat_w[1]
.sym 23532 VexRiscv._zz_171_[1]
.sym 23533 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 23534 basesoc_uart_phy_storage[9]
.sym 23535 basesoc_dat_w[7]
.sym 23536 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 23542 $abc$40744$n9
.sym 23544 $abc$40744$n2276
.sym 23575 $abc$40744$n9
.sym 23621 $abc$40744$n2276
.sym 23622 clk12_$glb_clk
.sym 23632 VexRiscv._zz_195_[14]
.sym 23633 VexRiscv.decode_to_execute_RS2[23]
.sym 23634 $abc$40744$n5863
.sym 23635 VexRiscv._zz_195_[14]
.sym 23637 basesoc_bus_wishbone_dat_r[2]
.sym 23639 VexRiscv.decode_to_execute_RS2[10]
.sym 23640 $abc$40744$n2276
.sym 23641 $abc$40744$n3983
.sym 23642 VexRiscv._zz_130_[3]
.sym 23643 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 23644 basesoc_uart_tx_fifo_consume[1]
.sym 23646 VexRiscv.decode_to_execute_RS2[11]
.sym 23647 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 23648 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 23649 VexRiscv.CsrPlugin_mtval[4]
.sym 23650 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23652 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 23653 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23654 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23655 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23656 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23657 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 23658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 23659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 23668 basesoc_dat_w[4]
.sym 23671 basesoc_vexriscv_ibus_adr[19]
.sym 23676 $abc$40744$n2278
.sym 23679 basesoc_vexriscv_dbus_adr[19]
.sym 23685 basesoc_dat_w[6]
.sym 23691 basesoc_dat_w[1]
.sym 23694 grant
.sym 23695 basesoc_dat_w[7]
.sym 23696 basesoc_dat_w[3]
.sym 23700 basesoc_dat_w[3]
.sym 23713 basesoc_dat_w[1]
.sym 23725 basesoc_dat_w[4]
.sym 23728 basesoc_dat_w[7]
.sym 23734 basesoc_dat_w[6]
.sym 23741 grant
.sym 23742 basesoc_vexriscv_dbus_adr[19]
.sym 23743 basesoc_vexriscv_ibus_adr[19]
.sym 23744 $abc$40744$n2278
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23756 basesoc_ctrl_reset_reset_r
.sym 23757 basesoc_ctrl_reset_reset_r
.sym 23758 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 23759 VexRiscv._zz_171_[1]
.sym 23760 spiflash_bus_dat_r[7]
.sym 23761 VexRiscv.decode_to_execute_RS2[13]
.sym 23762 $abc$40744$n2278
.sym 23764 basesoc_dat_w[4]
.sym 23765 basesoc_uart_phy_storage[9]
.sym 23766 VexRiscv.decode_to_execute_RS2[11]
.sym 23767 $abc$40744$n2530
.sym 23768 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 23769 basesoc_uart_phy_storage[12]
.sym 23771 $abc$40744$n4479_1
.sym 23772 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 23773 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 23774 VexRiscv._zz_191_
.sym 23775 $abc$40744$n5552
.sym 23777 $abc$40744$n6681_1
.sym 23778 VexRiscv._zz_79_[21]
.sym 23781 basesoc_vexriscv_ibus_adr[28]
.sym 23782 array_muxed0[6]
.sym 23788 basesoc_vexriscv_ibus_adr[28]
.sym 23790 VexRiscv.CsrPlugin_hadException
.sym 23792 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 23796 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23797 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 23799 $abc$40744$n3835_1
.sym 23800 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 23806 grant
.sym 23807 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 23808 $abc$40744$n6680_1
.sym 23810 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23812 basesoc_vexriscv_dbus_adr[28]
.sym 23813 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23814 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23815 $abc$40744$n3838_1
.sym 23817 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 23819 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23821 $abc$40744$n3838_1
.sym 23823 $abc$40744$n3835_1
.sym 23828 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23835 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 23839 basesoc_vexriscv_dbus_adr[28]
.sym 23840 basesoc_vexriscv_ibus_adr[28]
.sym 23842 grant
.sym 23845 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23846 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23847 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23848 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 23852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 23858 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23863 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23864 $abc$40744$n6680_1
.sym 23865 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 23866 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 23867 VexRiscv.CsrPlugin_hadException
.sym 23868 clk12_$glb_clk
.sym 23879 $abc$40744$n3977
.sym 23881 $abc$40744$n5867
.sym 23882 slave_sel[1]
.sym 23883 slave_sel[0]
.sym 23884 basesoc_counter[1]
.sym 23887 $abc$40744$n2274
.sym 23888 csrbankarray_csrbank2_dat0_w[7]
.sym 23889 slave_sel_r[1]
.sym 23890 VexRiscv._zz_130_[7]
.sym 23891 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 23894 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 23895 VexRiscv._zz_323_[24]
.sym 23896 VexRiscv._zz_41_[18]
.sym 23897 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 23899 basesoc_uart_phy_storage[15]
.sym 23900 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23901 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 23902 basesoc_uart_phy_storage[11]
.sym 23903 $PACKER_VCC_NET
.sym 23905 basesoc_vexriscv_dbus_adr[19]
.sym 23911 $abc$40744$n5161
.sym 23912 $abc$40744$n4261_1
.sym 23913 $abc$40744$n5164
.sym 23914 VexRiscv._zz_255_[1]
.sym 23917 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 23919 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23920 VexRiscv._zz_130_[3]
.sym 23922 VexRiscv._zz_323_[6]
.sym 23923 VexRiscv._zz_198_
.sym 23926 $abc$40744$n6681_1
.sym 23930 $abc$40744$n233
.sym 23931 $abc$40744$n4479_1
.sym 23933 $abc$40744$n3680
.sym 23935 $abc$40744$n4571_1
.sym 23937 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 23938 VexRiscv._zz_323_[5]
.sym 23939 $abc$40744$n3678
.sym 23942 VexRiscv._zz_130_[2]
.sym 23945 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23947 VexRiscv._zz_255_[1]
.sym 23950 $abc$40744$n4261_1
.sym 23951 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 23952 $abc$40744$n4571_1
.sym 23953 $abc$40744$n4479_1
.sym 23956 $abc$40744$n6681_1
.sym 23957 $abc$40744$n4261_1
.sym 23959 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 23962 $abc$40744$n233
.sym 23963 VexRiscv._zz_323_[6]
.sym 23965 $abc$40744$n5164
.sym 23968 $abc$40744$n5161
.sym 23970 VexRiscv._zz_323_[5]
.sym 23971 $abc$40744$n233
.sym 23974 VexRiscv._zz_198_
.sym 23977 VexRiscv._zz_130_[3]
.sym 23982 VexRiscv._zz_130_[2]
.sym 23983 VexRiscv._zz_198_
.sym 23987 $abc$40744$n3680
.sym 23988 $abc$40744$n3678
.sym 23990 $abc$40744$n2621_$glb_ce
.sym 23991 clk12_$glb_clk
.sym 24001 VexRiscv._zz_323_[4]
.sym 24002 grant
.sym 24003 grant
.sym 24004 $abc$40744$n5004
.sym 24005 VexRiscv._zz_198_
.sym 24006 $abc$40744$n3600
.sym 24007 $abc$40744$n5538
.sym 24008 VexRiscv._zz_255_[1]
.sym 24009 VexRiscv._zz_79_[13]
.sym 24010 VexRiscv._zz_323_[6]
.sym 24011 VexRiscv.CsrPlugin_hadException
.sym 24012 VexRiscv.decode_to_execute_RS2[19]
.sym 24014 VexRiscv.CsrPlugin_mtval[14]
.sym 24015 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24018 VexRiscv._zz_79_[7]
.sym 24019 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24020 basesoc_ctrl_storage[23]
.sym 24021 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 24022 $abc$40744$n5461
.sym 24023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 24024 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24025 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24027 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24028 VexRiscv._zz_191_
.sym 24036 $abc$40744$n5176
.sym 24038 $abc$40744$n5191
.sym 24040 $abc$40744$n5194
.sym 24041 VexRiscv._zz_323_[8]
.sym 24044 $abc$40744$n233
.sym 24045 VexRiscv.decode_to_execute_RS2[10]
.sym 24046 $abc$40744$n5173
.sym 24047 VexRiscv._zz_323_[10]
.sym 24048 VexRiscv.decode_to_execute_RS2[11]
.sym 24049 $abc$40744$n5170
.sym 24050 VexRiscv._zz_323_[15]
.sym 24054 VexRiscv._zz_323_[9]
.sym 24055 VexRiscv._zz_198_
.sym 24057 VexRiscv._zz_323_[16]
.sym 24058 $abc$40744$n5221
.sym 24065 VexRiscv._zz_323_[25]
.sym 24067 $abc$40744$n5194
.sym 24068 VexRiscv._zz_323_[16]
.sym 24070 $abc$40744$n233
.sym 24073 $abc$40744$n233
.sym 24075 VexRiscv._zz_323_[8]
.sym 24076 $abc$40744$n5170
.sym 24081 VexRiscv.decode_to_execute_RS2[10]
.sym 24082 VexRiscv._zz_198_
.sym 24086 VexRiscv._zz_323_[15]
.sym 24087 $abc$40744$n233
.sym 24088 $abc$40744$n5191
.sym 24091 $abc$40744$n5176
.sym 24092 $abc$40744$n233
.sym 24093 VexRiscv._zz_323_[10]
.sym 24097 VexRiscv._zz_198_
.sym 24099 VexRiscv.decode_to_execute_RS2[11]
.sym 24104 $abc$40744$n5221
.sym 24105 VexRiscv._zz_323_[25]
.sym 24106 $abc$40744$n233
.sym 24109 $abc$40744$n5173
.sym 24110 VexRiscv._zz_323_[9]
.sym 24111 $abc$40744$n233
.sym 24113 $abc$40744$n2621_$glb_ce
.sym 24114 clk12_$glb_clk
.sym 24124 $abc$40744$n4886
.sym 24125 $abc$40744$n2296
.sym 24126 $abc$40744$n7824
.sym 24127 VexRiscv._zz_238_[0]
.sym 24128 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 24129 basesoc_uart_phy_storage[15]
.sym 24130 $abc$40744$n5176
.sym 24131 VexRiscv.decode_to_execute_RS2[10]
.sym 24132 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24133 VexRiscv.lastStageIsFiring
.sym 24134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 24135 VexRiscv._zz_161_
.sym 24136 $abc$40744$n5194
.sym 24137 $abc$40744$n3772
.sym 24138 VexRiscv._zz_323_[9]
.sym 24139 basesoc_uart_phy_storage[15]
.sym 24140 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 24141 VexRiscv._zz_79_[18]
.sym 24142 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24144 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 24145 VexRiscv._zz_161_
.sym 24146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 24148 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24149 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 24150 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 24151 VexRiscv._zz_79_[2]
.sym 24157 $abc$40744$n3653
.sym 24159 VexRiscv.lastStageIsFiring
.sym 24160 VexRiscv._zz_323_[14]
.sym 24161 VexRiscv.decode_to_execute_RS2[13]
.sym 24162 $abc$40744$n3652
.sym 24169 $abc$40744$n5397_1
.sym 24170 $abc$40744$n3654
.sym 24171 $abc$40744$n5398
.sym 24173 VexRiscv._zz_198_
.sym 24175 VexRiscv._zz_130_[0]
.sym 24176 VexRiscv.decode_to_execute_RS2[21]
.sym 24181 VexRiscv.CsrPlugin_hadException
.sym 24182 $abc$40744$n5461
.sym 24184 $abc$40744$n2633
.sym 24186 VexRiscv._zz_29_
.sym 24187 $abc$40744$n5460
.sym 24190 $abc$40744$n5461
.sym 24193 $abc$40744$n5460
.sym 24196 $abc$40744$n3652
.sym 24197 VexRiscv.lastStageIsFiring
.sym 24198 VexRiscv.CsrPlugin_hadException
.sym 24199 VexRiscv._zz_29_
.sym 24204 VexRiscv._zz_198_
.sym 24205 VexRiscv.decode_to_execute_RS2[21]
.sym 24210 VexRiscv._zz_323_[14]
.sym 24214 VexRiscv._zz_198_
.sym 24216 VexRiscv._zz_130_[0]
.sym 24221 $abc$40744$n3653
.sym 24223 $abc$40744$n3654
.sym 24227 $abc$40744$n5397_1
.sym 24229 $abc$40744$n5398
.sym 24233 VexRiscv._zz_198_
.sym 24235 VexRiscv.decode_to_execute_RS2[13]
.sym 24236 $abc$40744$n2633
.sym 24237 clk12_$glb_clk
.sym 24240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 24242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 24244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 24246 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 24247 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 24248 VexRiscv._zz_79_[3]
.sym 24249 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 24251 VexRiscv._zz_191_
.sym 24252 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 24253 VexRiscv.lastStageIsFiring
.sym 24254 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 24255 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 24257 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 24258 VexRiscv._zz_35_[7]
.sym 24259 $abc$40744$n5398
.sym 24260 VexRiscv._zz_171_[1]
.sym 24261 VexRiscv._zz_171_[2]
.sym 24262 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 24263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24264 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24265 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24266 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 24267 basesoc_vexriscv_ibus_adr[8]
.sym 24268 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 24269 array_muxed0[6]
.sym 24270 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 24271 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 24272 VexRiscv._zz_323_[25]
.sym 24273 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24274 VexRiscv._zz_191_
.sym 24280 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24282 $abc$40744$n6704_1
.sym 24283 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24286 $abc$40744$n4835
.sym 24288 $abc$40744$n4261_1
.sym 24290 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 24293 VexRiscv._zz_79_[13]
.sym 24295 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 24296 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 24298 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 24299 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24301 VexRiscv._zz_79_[18]
.sym 24302 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24304 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 24305 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24307 VexRiscv._zz_161_
.sym 24308 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24309 VexRiscv._zz_79_[7]
.sym 24311 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 24313 VexRiscv._zz_79_[13]
.sym 24321 VexRiscv._zz_79_[18]
.sym 24325 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 24326 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24327 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24328 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24331 $abc$40744$n4261_1
.sym 24332 $abc$40744$n4835
.sym 24333 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 24334 $abc$40744$n6704_1
.sym 24337 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24338 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24339 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 24340 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24343 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24344 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 24345 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24346 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 24349 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24350 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 24351 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24352 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24358 VexRiscv._zz_79_[7]
.sym 24359 VexRiscv._zz_161_
.sym 24360 clk12_$glb_clk
.sym 24363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 24365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 24367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 24369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 24371 $abc$40744$n3976
.sym 24372 $abc$40744$n7820
.sym 24373 VexRiscv._zz_189_
.sym 24374 $abc$40744$n4261_1
.sym 24375 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 24376 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24377 VexRiscv._zz_164_[4]
.sym 24378 VexRiscv._zz_164_[18]
.sym 24379 $abc$40744$n2479
.sym 24380 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 24381 VexRiscv.decode_to_execute_RS2[25]
.sym 24382 VexRiscv._zz_79_[2]
.sym 24383 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 24384 VexRiscv._zz_161_
.sym 24385 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 24386 $abc$40744$n3999
.sym 24387 VexRiscv._zz_41_[18]
.sym 24388 $abc$40744$n4228
.sym 24389 VexRiscv._zz_79_[2]
.sym 24390 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 24391 $PACKER_VCC_NET
.sym 24392 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24393 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 24394 VexRiscv.CsrPlugin_mepc[12]
.sym 24395 $abc$40744$n5013
.sym 24396 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 24397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 24403 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 24404 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 24405 $abc$40744$n6676_1
.sym 24406 $abc$40744$n5013
.sym 24408 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24409 $abc$40744$n4261_1
.sym 24410 $abc$40744$n4853
.sym 24411 $abc$40744$n4260_1
.sym 24412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24413 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24414 $abc$40744$n2598
.sym 24416 $abc$40744$n4318
.sym 24417 $abc$40744$n4282
.sym 24418 $abc$40744$n4853
.sym 24419 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 24420 $abc$40744$n5083
.sym 24421 $abc$40744$n6739
.sym 24423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24424 $abc$40744$n142
.sym 24425 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24427 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24429 $abc$40744$n235
.sym 24432 $abc$40744$n6715
.sym 24433 VexRiscv._zz_191_
.sym 24434 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24436 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24437 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24438 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 24439 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24443 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24448 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24449 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24450 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 24451 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24454 VexRiscv._zz_191_
.sym 24455 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24456 $abc$40744$n235
.sym 24457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24463 $abc$40744$n142
.sym 24466 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 24467 $abc$40744$n6676_1
.sym 24468 $abc$40744$n4260_1
.sym 24469 $abc$40744$n4261_1
.sym 24472 $abc$40744$n4318
.sym 24473 $abc$40744$n4853
.sym 24474 $abc$40744$n6739
.sym 24475 $abc$40744$n5083
.sym 24478 $abc$40744$n4282
.sym 24479 $abc$40744$n6715
.sym 24480 $abc$40744$n5013
.sym 24481 $abc$40744$n4853
.sym 24482 $abc$40744$n2598
.sym 24483 clk12_$glb_clk
.sym 24484 VexRiscv.reset_$glb_sr
.sym 24486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 24488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 24490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 24492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 24493 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 24494 $abc$40744$n3988
.sym 24495 $abc$40744$n3988
.sym 24496 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24497 basesoc_vexriscv_ibus_adr[6]
.sym 24498 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24499 VexRiscv._zz_79_[5]
.sym 24500 $abc$40744$n3804
.sym 24501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 24502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 24503 csrbankarray_csrbank2_addr0_w[0]
.sym 24504 $abc$40744$n4318
.sym 24505 $abc$40744$n4282
.sym 24506 $abc$40744$n4853
.sym 24507 basesoc_uart_phy_storage[25]
.sym 24508 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 24509 $abc$40744$n5461
.sym 24510 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24511 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 24513 $abc$40744$n3722_1
.sym 24514 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24515 $abc$40744$n235
.sym 24516 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24517 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 24518 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 24519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 24520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24526 VexRiscv._zz_201_[12]
.sym 24531 $abc$40744$n4295
.sym 24532 $abc$40744$n4625_1
.sym 24533 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24534 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24536 VexRiscv._zz_323_[9]
.sym 24537 $abc$40744$n4261_1
.sym 24538 $abc$40744$n4479_1
.sym 24541 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24542 $abc$40744$n3804
.sym 24543 $abc$40744$n4405_1
.sym 24544 $abc$40744$n2234
.sym 24545 basesoc_vexriscv_ibus_adr[6]
.sym 24546 $abc$40744$n3999
.sym 24547 VexRiscv._zz_255_[1]
.sym 24548 $abc$40744$n4228
.sym 24549 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 24551 $abc$40744$n4843
.sym 24552 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 24554 VexRiscv.CsrPlugin_mepc[12]
.sym 24556 grant
.sym 24557 basesoc_vexriscv_dbus_adr[6]
.sym 24559 $abc$40744$n4261_1
.sym 24560 $abc$40744$n4479_1
.sym 24561 $abc$40744$n4625_1
.sym 24562 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 24565 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 24566 VexRiscv._zz_201_[12]
.sym 24567 $abc$40744$n4295
.sym 24568 $abc$40744$n3999
.sym 24571 $abc$40744$n4228
.sym 24572 VexRiscv.CsrPlugin_mepc[12]
.sym 24574 $abc$40744$n4405_1
.sym 24577 basesoc_vexriscv_ibus_adr[6]
.sym 24578 basesoc_vexriscv_dbus_adr[6]
.sym 24579 grant
.sym 24585 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24591 VexRiscv._zz_323_[9]
.sym 24596 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24598 VexRiscv._zz_255_[1]
.sym 24601 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24602 $abc$40744$n3804
.sym 24604 $abc$40744$n4843
.sym 24605 $abc$40744$n2234
.sym 24606 clk12_$glb_clk
.sym 24607 VexRiscv.reset_$glb_sr
.sym 24609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 24611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 24613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 24615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 24616 VexRiscv._zz_41_[15]
.sym 24618 spiflash_bus_dat_r[5]
.sym 24620 VexRiscv._zz_323_[30]
.sym 24621 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 24622 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 24623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 24625 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 24626 $abc$40744$n4404_1
.sym 24627 $abc$40744$n4295
.sym 24628 $abc$40744$n6649
.sym 24629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 24630 $abc$40744$n233
.sym 24632 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 24633 VexRiscv._zz_79_[18]
.sym 24634 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24635 $abc$40744$n142
.sym 24636 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24637 VexRiscv._zz_161_
.sym 24638 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 24639 VexRiscv._zz_239_
.sym 24640 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24641 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 24642 VexRiscv._zz_204_
.sym 24643 basesoc_vexriscv_dbus_adr[6]
.sym 24650 $abc$40744$n3678
.sym 24652 $abc$40744$n5007
.sym 24653 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24654 VexRiscv.CsrPlugin_mepc[15]
.sym 24655 VexRiscv._zz_29_
.sym 24656 VexRiscv._zz_238_[1]
.sym 24658 VexRiscv._zz_239_
.sym 24660 basesoc_vexriscv_dbus_adr[16]
.sym 24661 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24662 $abc$40744$n5002
.sym 24663 $abc$40744$n2644
.sym 24664 VexRiscv.lastStagePc[15]
.sym 24666 basesoc_vexriscv_ibus_adr[16]
.sym 24667 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24668 VexRiscv.lastStageIsFiring
.sym 24670 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 24674 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 24675 VexRiscv._zz_323_[10]
.sym 24676 $abc$40744$n2596
.sym 24678 grant
.sym 24679 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 24680 VexRiscv._zz_238_[0]
.sym 24683 $abc$40744$n2644
.sym 24684 VexRiscv.lastStagePc[15]
.sym 24685 VexRiscv.CsrPlugin_mepc[15]
.sym 24690 VexRiscv._zz_323_[10]
.sym 24694 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24695 $abc$40744$n3678
.sym 24696 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24697 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24701 basesoc_vexriscv_dbus_adr[16]
.sym 24702 basesoc_vexriscv_ibus_adr[16]
.sym 24703 grant
.sym 24706 VexRiscv._zz_239_
.sym 24712 $abc$40744$n5007
.sym 24713 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 24714 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 24715 $abc$40744$n5002
.sym 24718 VexRiscv._zz_238_[0]
.sym 24719 VexRiscv._zz_238_[1]
.sym 24720 VexRiscv._zz_29_
.sym 24721 VexRiscv.lastStageIsFiring
.sym 24724 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 24727 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24728 $abc$40744$n2596
.sym 24729 clk12_$glb_clk
.sym 24730 VexRiscv.reset_$glb_sr
.sym 24732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 24734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 24736 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 24739 $abc$40744$n5370_1
.sym 24740 VexRiscv._zz_35_[15]
.sym 24741 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24743 $abc$40744$n5346_1
.sym 24744 VexRiscv._zz_41_[9]
.sym 24745 $abc$40744$n5083
.sym 24746 basesoc_vexriscv_ibus_adr[6]
.sym 24747 $abc$40744$n4853
.sym 24748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 24749 VexRiscv.CsrPlugin_mepc[27]
.sym 24750 VexRiscv.CsrPlugin_mepc[15]
.sym 24751 $abc$40744$n4230_1
.sym 24752 VexRiscv._zz_238_[1]
.sym 24753 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 24754 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 24756 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24757 VexRiscv._zz_323_[25]
.sym 24758 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 24759 $abc$40744$n5156_1
.sym 24760 VexRiscv.CsrPlugin_mtval[27]
.sym 24761 VexRiscv._zz_323_[10]
.sym 24762 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 24763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 24764 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 24765 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 24766 basesoc_vexriscv_ibus_adr[8]
.sym 24772 $abc$40744$n3804
.sym 24773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24774 $abc$40744$n5002
.sym 24776 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 24777 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 24778 $abc$40744$n5007
.sym 24779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24780 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 24781 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24782 $abc$40744$n4020
.sym 24783 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 24784 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24785 $abc$40744$n3722_1
.sym 24786 $abc$40744$n5007
.sym 24788 $abc$40744$n4853
.sym 24789 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 24790 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 24791 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24794 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24798 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 24799 $abc$40744$n2588
.sym 24800 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 24802 $abc$40744$n4019
.sym 24805 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 24806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24807 $abc$40744$n4853
.sym 24811 $abc$40744$n4019
.sym 24812 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24817 $abc$40744$n5002
.sym 24818 $abc$40744$n5007
.sym 24819 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24820 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 24823 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 24824 $abc$40744$n3722_1
.sym 24825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24826 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24831 $abc$40744$n4853
.sym 24832 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 24835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24836 $abc$40744$n5002
.sym 24837 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 24838 $abc$40744$n5007
.sym 24841 $abc$40744$n3804
.sym 24842 $abc$40744$n4020
.sym 24843 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 24844 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24847 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 24848 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 24849 $abc$40744$n5007
.sym 24850 $abc$40744$n5002
.sym 24851 $abc$40744$n2588
.sym 24852 clk12_$glb_clk
.sym 24853 VexRiscv.reset_$glb_sr
.sym 24855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 24857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 24859 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 24861 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 24862 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 24863 VexRiscv._zz_200_[23]
.sym 24865 VexRiscv._zz_323_[24]
.sym 24866 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 24867 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 24868 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 24870 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24871 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 24872 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 24873 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 24874 $abc$40744$n5007
.sym 24875 $abc$40744$n4294
.sym 24876 $abc$40744$n4321
.sym 24877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24878 $abc$40744$n5114
.sym 24879 VexRiscv._zz_41_[18]
.sym 24880 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 24881 $abc$40744$n5107
.sym 24882 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 24883 $PACKER_VCC_NET
.sym 24884 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24885 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 24886 $PACKER_VCC_NET
.sym 24887 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 24888 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 24889 $abc$40744$n5032_1
.sym 24895 $abc$40744$n4853
.sym 24896 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 24897 VexRiscv.CsrPlugin_hadException
.sym 24898 $abc$40744$n5047_1
.sym 24899 $abc$40744$n5006
.sym 24900 $abc$40744$n5056
.sym 24901 $abc$40744$n4300
.sym 24902 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 24903 $abc$40744$n5008
.sym 24906 $abc$40744$n6729_1
.sym 24908 $abc$40744$n6713_1
.sym 24909 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 24912 $abc$40744$n4853
.sym 24913 $abc$40744$n5032_1
.sym 24915 $abc$40744$n5000
.sym 24916 $abc$40744$n4291
.sym 24918 $abc$40744$n5030_1
.sym 24919 $abc$40744$n5156_1
.sym 24921 $abc$40744$n5049_1
.sym 24922 $abc$40744$n6721
.sym 24923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 24924 $abc$40744$n5001
.sym 24925 $abc$40744$n4303
.sym 24926 $abc$40744$n6727
.sym 24931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 24934 $abc$40744$n4853
.sym 24935 $abc$40744$n4300
.sym 24936 $abc$40744$n5049_1
.sym 24937 $abc$40744$n6727
.sym 24940 $abc$40744$n5032_1
.sym 24941 $abc$40744$n4853
.sym 24942 $abc$40744$n6721
.sym 24943 $abc$40744$n4291
.sym 24946 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 24947 $abc$40744$n5001
.sym 24948 $abc$40744$n5030_1
.sym 24949 $abc$40744$n5000
.sym 24952 $abc$40744$n5000
.sym 24953 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 24954 $abc$40744$n5001
.sym 24955 $abc$40744$n5156_1
.sym 24958 $abc$40744$n4853
.sym 24959 $abc$40744$n5006
.sym 24960 $abc$40744$n5008
.sym 24961 $abc$40744$n6713_1
.sym 24964 $abc$40744$n6729_1
.sym 24965 $abc$40744$n4303
.sym 24966 $abc$40744$n4853
.sym 24967 $abc$40744$n5056
.sym 24970 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 24971 $abc$40744$n5001
.sym 24972 $abc$40744$n5047_1
.sym 24973 $abc$40744$n5000
.sym 24974 VexRiscv.CsrPlugin_hadException
.sym 24975 clk12_$glb_clk
.sym 24978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 24980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 24982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 24984 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 24986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 24988 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 24989 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 24990 basesoc_vexriscv_ibus_adr[6]
.sym 24991 $abc$40744$n5166_1
.sym 24992 $abc$40744$n5061_1
.sym 24993 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 24994 $abc$40744$n5047_1
.sym 24995 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 24996 $abc$40744$n4315
.sym 24997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 24998 VexRiscv._zz_204_
.sym 24999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 25000 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 25002 $abc$40744$n4291
.sym 25003 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 25004 $abc$40744$n5374
.sym 25005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 25006 $abc$40744$n4297
.sym 25007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 25008 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 25009 $abc$40744$n4818
.sym 25010 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 25011 basesoc_vexriscv_ibus_adr[5]
.sym 25012 $abc$40744$n5461
.sym 25019 $abc$40744$n6749_1
.sym 25020 $abc$40744$n6743_1
.sym 25022 $abc$40744$n6765_1
.sym 25023 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 25024 $abc$40744$n6747_1
.sym 25025 $abc$40744$n5158_1
.sym 25026 $abc$40744$n5124_1
.sym 25027 $abc$40744$n4333
.sym 25028 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 25029 $abc$40744$n4339
.sym 25030 $abc$40744$n5000
.sym 25031 $abc$40744$n5001
.sym 25032 $abc$40744$n4357
.sym 25034 $abc$40744$n4853
.sym 25035 $abc$40744$n5122
.sym 25036 $abc$40744$n5112_1
.sym 25038 $abc$40744$n5114
.sym 25039 $abc$40744$n4324
.sym 25041 $abc$40744$n5107
.sym 25042 $abc$40744$n4853
.sym 25043 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 25045 $abc$40744$n2598
.sym 25046 $abc$40744$n6753_1
.sym 25047 $abc$40744$n5095
.sym 25049 $abc$40744$n4330
.sym 25051 $abc$40744$n6765_1
.sym 25052 $abc$40744$n4357
.sym 25053 $abc$40744$n4853
.sym 25054 $abc$40744$n5158_1
.sym 25057 $abc$40744$n5000
.sym 25058 $abc$40744$n5112_1
.sym 25059 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 25060 $abc$40744$n5001
.sym 25063 $abc$40744$n4339
.sym 25064 $abc$40744$n5124_1
.sym 25065 $abc$40744$n4853
.sym 25066 $abc$40744$n6753_1
.sym 25069 $abc$40744$n4853
.sym 25070 $abc$40744$n6747_1
.sym 25071 $abc$40744$n5107
.sym 25072 $abc$40744$n4330
.sym 25075 $abc$40744$n5001
.sym 25076 $abc$40744$n5000
.sym 25077 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 25078 $abc$40744$n5122
.sym 25081 $abc$40744$n6749_1
.sym 25082 $abc$40744$n5114
.sym 25083 $abc$40744$n4853
.sym 25084 $abc$40744$n4333
.sym 25090 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 25093 $abc$40744$n4853
.sym 25094 $abc$40744$n5095
.sym 25095 $abc$40744$n4324
.sym 25096 $abc$40744$n6743_1
.sym 25097 $abc$40744$n2598
.sym 25098 clk12_$glb_clk
.sym 25099 VexRiscv.reset_$glb_sr
.sym 25101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 25103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 25105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 25109 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 25111 VexRiscv._zz_195_[14]
.sym 25112 $abc$40744$n5124_1
.sym 25113 $abc$40744$n4333
.sym 25114 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 25115 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 25116 $abc$40744$n233
.sym 25117 $abc$40744$n4336
.sym 25118 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 25119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25120 $abc$40744$n4357
.sym 25121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 25122 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 25123 $abc$40744$n5004
.sym 25124 $abc$40744$n7856
.sym 25125 $abc$40744$n4324
.sym 25126 VexRiscv._zz_204_
.sym 25127 VexRiscv._zz_239_
.sym 25128 spiflash_bus_dat_r[6]
.sym 25129 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 25130 basesoc_vexriscv_dbus_adr[6]
.sym 25131 VexRiscv._zz_79_[18]
.sym 25132 $abc$40744$n5039_1
.sym 25133 basesoc_vexriscv_ibus_adr[17]
.sym 25134 $abc$40744$n142
.sym 25135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 25141 $abc$40744$n5093
.sym 25142 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 25145 $abc$40744$n4294
.sym 25146 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 25148 $abc$40744$n6725_1
.sym 25149 $abc$40744$n6723_1
.sym 25150 $abc$40744$n4853
.sym 25152 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 25153 $abc$40744$n233
.sym 25154 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 25155 $abc$40744$n5044_1
.sym 25157 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 25158 $abc$40744$n5039_1
.sym 25161 $abc$40744$n5000
.sym 25162 $abc$40744$n5001
.sym 25163 $abc$40744$n4822
.sym 25165 $abc$40744$n5283_1
.sym 25166 $abc$40744$n4297
.sym 25167 $abc$40744$n5042_1
.sym 25169 $abc$40744$n5037_1
.sym 25170 $abc$40744$n5105
.sym 25174 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 25175 $abc$40744$n5037_1
.sym 25176 $abc$40744$n5000
.sym 25177 $abc$40744$n5001
.sym 25180 $abc$40744$n6723_1
.sym 25181 $abc$40744$n4853
.sym 25182 $abc$40744$n5039_1
.sym 25183 $abc$40744$n4294
.sym 25186 $abc$40744$n5093
.sym 25187 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 25188 $abc$40744$n5000
.sym 25189 $abc$40744$n5001
.sym 25192 $abc$40744$n233
.sym 25193 $abc$40744$n4822
.sym 25194 $abc$40744$n5283_1
.sym 25198 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 25204 $abc$40744$n5044_1
.sym 25205 $abc$40744$n4853
.sym 25206 $abc$40744$n6725_1
.sym 25207 $abc$40744$n4297
.sym 25210 $abc$40744$n5000
.sym 25211 $abc$40744$n5001
.sym 25212 $abc$40744$n5105
.sym 25213 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 25216 $abc$40744$n5042_1
.sym 25217 $abc$40744$n5000
.sym 25218 $abc$40744$n5001
.sym 25219 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 25221 clk12_$glb_clk
.sym 25222 VexRiscv.reset_$glb_sr
.sym 25223 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25224 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 25225 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25226 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25227 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 25228 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 25229 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25230 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 25232 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 25236 $abc$40744$n2644
.sym 25237 $abc$40744$n5131
.sym 25238 basesoc_vexriscv_ibus_adr[6]
.sym 25239 $abc$40744$n5158_1
.sym 25240 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 25241 basesoc_vexriscv_ibus_adr[4]
.sym 25242 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 25244 $abc$40744$n4366
.sym 25245 $abc$40744$n5093
.sym 25246 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 25247 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 25248 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 25249 basesoc_vexriscv_ibus_adr[15]
.sym 25250 basesoc_vexriscv_ibus_adr[12]
.sym 25251 $abc$40744$n5156_1
.sym 25252 VexRiscv.CsrPlugin_mtval[27]
.sym 25253 basesoc_vexriscv_ibus_adr[22]
.sym 25254 VexRiscv._zz_323_[25]
.sym 25255 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 25256 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 25257 basesoc_vexriscv_ibus_adr[8]
.sym 25258 VexRiscv._zz_130_[6]
.sym 25264 $abc$40744$n4209_1
.sym 25265 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 25268 $abc$40744$n6814_1
.sym 25269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25271 $abc$40744$n4212_1
.sym 25272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 25276 basesoc_vexriscv_dbus_adr[18]
.sym 25277 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 25280 $abc$40744$n233
.sym 25281 $abc$40744$n4818
.sym 25282 grant
.sym 25283 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25284 $abc$40744$n4820
.sym 25285 basesoc_vexriscv_ibus_adr[18]
.sym 25286 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25289 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25290 $abc$40744$n233
.sym 25291 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 25292 $abc$40744$n6813_1
.sym 25293 $abc$40744$n5283_1
.sym 25295 $abc$40744$n4824
.sym 25297 grant
.sym 25298 basesoc_vexriscv_ibus_adr[18]
.sym 25300 basesoc_vexriscv_dbus_adr[18]
.sym 25303 $abc$40744$n4818
.sym 25304 $abc$40744$n5283_1
.sym 25306 $abc$40744$n233
.sym 25311 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 25316 $abc$40744$n4824
.sym 25317 $abc$40744$n233
.sym 25318 $abc$40744$n5283_1
.sym 25321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 25322 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25323 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25324 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25327 $abc$40744$n6813_1
.sym 25328 $abc$40744$n4209_1
.sym 25329 $abc$40744$n4212_1
.sym 25330 $abc$40744$n6814_1
.sym 25333 $abc$40744$n5283_1
.sym 25334 $abc$40744$n233
.sym 25335 $abc$40744$n4820
.sym 25339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 25340 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 25342 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25344 clk12_$glb_clk
.sym 25345 VexRiscv.reset_$glb_sr
.sym 25346 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 25347 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25348 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 25349 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25350 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 25351 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 25352 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 25353 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 25354 VexRiscv._zz_41_[29]
.sym 25358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 25359 $abc$40744$n4689
.sym 25360 $abc$40744$n5081
.sym 25361 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 25362 basesoc_vexriscv_ibus_adr[18]
.sym 25363 basesoc_vexriscv_ibus_adr[14]
.sym 25364 basesoc_vexriscv_ibus_adr[21]
.sym 25365 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 25367 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 25368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 25371 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 25372 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25373 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 25374 $PACKER_VCC_NET
.sym 25376 $abc$40744$n5037_1
.sym 25377 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 25378 $PACKER_VCC_NET
.sym 25379 $abc$40744$n5283_1
.sym 25380 basesoc_vexriscv_ibus_adr[27]
.sym 25381 basesoc_vexriscv_ibus_adr[24]
.sym 25387 $abc$40744$n7856
.sym 25391 basesoc_vexriscv_dbus_adr[21]
.sym 25393 $abc$40744$n5871
.sym 25395 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 25396 basesoc_vexriscv_dbus_adr[20]
.sym 25397 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 25398 $abc$40744$n5873
.sym 25399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 25401 $abc$40744$n6200
.sym 25402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25403 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25404 basesoc_vexriscv_ibus_adr[21]
.sym 25405 spiflash_bus_dat_r[6]
.sym 25406 $abc$40744$n3983
.sym 25407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 25408 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 25409 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25410 basesoc_vexriscv_ibus_adr[20]
.sym 25412 grant
.sym 25413 spiflash_bus_dat_r[5]
.sym 25414 $abc$40744$n2511
.sym 25416 $abc$40744$n3983
.sym 25417 $abc$40744$n3976
.sym 25418 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 25420 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25423 $abc$40744$n6200
.sym 25426 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 25427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25428 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 25429 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25432 $abc$40744$n5871
.sym 25433 spiflash_bus_dat_r[5]
.sym 25434 $abc$40744$n3983
.sym 25435 $abc$40744$n3976
.sym 25439 basesoc_vexriscv_dbus_adr[21]
.sym 25440 basesoc_vexriscv_ibus_adr[21]
.sym 25441 grant
.sym 25444 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 25445 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 25446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 25447 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 25450 $abc$40744$n3983
.sym 25451 spiflash_bus_dat_r[6]
.sym 25452 $abc$40744$n3976
.sym 25453 $abc$40744$n5873
.sym 25456 basesoc_vexriscv_dbus_adr[20]
.sym 25457 basesoc_vexriscv_ibus_adr[20]
.sym 25458 grant
.sym 25463 $abc$40744$n7856
.sym 25466 $abc$40744$n2511
.sym 25467 clk12_$glb_clk
.sym 25468 sys_rst_$glb_sr
.sym 25477 $abc$40744$n5004
.sym 25478 VexRiscv._zz_152_[25]
.sym 25480 $abc$40744$n5004
.sym 25481 VexRiscv._zz_41_[16]
.sym 25482 basesoc_vexriscv_ibus_adr[14]
.sym 25483 $abc$40744$n5171_1
.sym 25484 VexRiscv._zz_32_[1]
.sym 25485 VexRiscv._zz_204_
.sym 25486 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 25487 basesoc_vexriscv_dbus_adr[21]
.sym 25488 basesoc_vexriscv_ibus_adr[9]
.sym 25489 array_muxed0[11]
.sym 25491 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 25492 VexRiscv._zz_204_
.sym 25493 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 25495 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25496 $abc$40744$n5461
.sym 25497 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 25498 basesoc_vexriscv_ibus_adr[11]
.sym 25500 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 25501 basesoc_vexriscv_ibus_adr[5]
.sym 25502 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 25503 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 25512 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25513 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25514 basesoc_vexriscv_ibus_adr[4]
.sym 25515 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25516 basesoc_vexriscv_ibus_adr[6]
.sym 25520 VexRiscv._zz_171_[1]
.sym 25521 $abc$40744$n8240
.sym 25522 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25523 VexRiscv.decode_to_execute_RS2[22]
.sym 25527 basesoc_vexriscv_ibus_adr[5]
.sym 25528 VexRiscv._zz_130_[6]
.sym 25529 basesoc_vexriscv_ibus_adr[8]
.sym 25530 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25531 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25534 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25535 basesoc_vexriscv_ibus_adr[7]
.sym 25539 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25543 basesoc_vexriscv_ibus_adr[7]
.sym 25545 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25546 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25550 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25551 basesoc_vexriscv_ibus_adr[5]
.sym 25552 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25557 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25558 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25562 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25567 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25568 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25570 basesoc_vexriscv_ibus_adr[8]
.sym 25574 VexRiscv._zz_130_[6]
.sym 25575 VexRiscv._zz_171_[1]
.sym 25576 VexRiscv.decode_to_execute_RS2[22]
.sym 25579 basesoc_vexriscv_ibus_adr[6]
.sym 25581 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25582 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25586 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25587 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25588 basesoc_vexriscv_ibus_adr[4]
.sym 25589 $abc$40744$n8240
.sym 25590 clk12_$glb_clk
.sym 25593 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 25594 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 25595 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25596 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 25597 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 25598 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 25599 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25600 VexRiscv._zz_316_[7]
.sym 25601 $abc$40744$n4689
.sym 25606 VexRiscv._zz_171_[1]
.sym 25608 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 25609 $abc$40744$n5004
.sym 25610 $abc$40744$n2644
.sym 25611 $abc$40744$n5364_1
.sym 25612 VexRiscv._zz_35_[4]
.sym 25613 $abc$40744$n233
.sym 25614 VexRiscv.CsrPlugin_hadException
.sym 25615 $abc$40744$n2249
.sym 25616 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25619 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 25621 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 25623 $abc$40744$n5030_1
.sym 25625 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25626 basesoc_vexriscv_dbus_adr[6]
.sym 25627 VexRiscv._zz_79_[18]
.sym 25634 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25635 $abc$40744$n2242
.sym 25643 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25645 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25646 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25650 $PACKER_VCC_NET
.sym 25660 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25661 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25662 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25664 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25665 $nextpnr_ICESTORM_LC_21$O
.sym 25668 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25671 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 25674 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25677 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 25679 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25681 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 25683 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 25685 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25687 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 25689 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 25691 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25693 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 25695 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 25697 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25699 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 25703 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25705 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 25708 $PACKER_VCC_NET
.sym 25709 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25712 $abc$40744$n2242
.sym 25713 clk12_$glb_clk
.sym 25714 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25723 VexRiscv._zz_316_[12]
.sym 25727 VexRiscv._zz_35_[24]
.sym 25728 $PACKER_VCC_NET
.sym 25729 VexRiscv.CsrPlugin_mepc[7]
.sym 25730 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25731 $abc$40744$n7856
.sym 25732 basesoc_vexriscv_ibus_adr[29]
.sym 25733 basesoc_vexriscv_ibus_adr[26]
.sym 25735 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 25736 $abc$40744$n2647
.sym 25737 $PACKER_VCC_NET
.sym 25741 VexRiscv._zz_313_
.sym 25742 VexRiscv._zz_323_[25]
.sym 25743 $abc$40744$n5156_1
.sym 25744 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25746 basesoc_vexriscv_ibus_adr[23]
.sym 25747 VexRiscv._zz_195_[14]
.sym 25748 basesoc_vexriscv_ibus_adr[25]
.sym 25750 basesoc_vexriscv_ibus_adr[28]
.sym 25756 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25763 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25765 VexRiscv._zz_323_[26]
.sym 25766 VexRiscv.CsrPlugin_mtval[25]
.sym 25768 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25769 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25772 VexRiscv._zz_323_[24]
.sym 25774 $abc$40744$n2243
.sym 25776 VexRiscv._zz_201_[25]
.sym 25782 VexRiscv._zz_323_[11]
.sym 25784 $abc$40744$n4635_1
.sym 25785 $abc$40744$n4633_1
.sym 25789 $abc$40744$n4633_1
.sym 25790 VexRiscv.CsrPlugin_mtval[25]
.sym 25791 VexRiscv._zz_201_[25]
.sym 25792 $abc$40744$n4635_1
.sym 25796 VexRiscv._zz_323_[26]
.sym 25801 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25803 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25804 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25810 VexRiscv._zz_323_[24]
.sym 25816 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25833 VexRiscv._zz_323_[11]
.sym 25835 $abc$40744$n2243
.sym 25836 clk12_$glb_clk
.sym 25837 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25846 VexRiscv._zz_189_
.sym 25847 $abc$40744$n3976
.sym 25850 $abc$40744$n3976
.sym 25852 VexRiscv.CsrPlugin_mtval[25]
.sym 25853 VexRiscv._zz_195_[16]
.sym 25854 $PACKER_VCC_NET
.sym 25856 $abc$40744$n4635_1
.sym 25857 $abc$40744$n2632
.sym 25858 VexRiscv.CsrPlugin_mepc[25]
.sym 25859 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 25860 VexRiscv._zz_195_[8]
.sym 25861 VexRiscv._zz_196_[32]
.sym 25862 VexRiscv._zz_201_[25]
.sym 25864 VexRiscv.CsrPlugin_mepc[19]
.sym 25866 VexRiscv._zz_315_[0]
.sym 25870 $abc$40744$n4635_1
.sym 25871 $abc$40744$n4633_1
.sym 25879 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25883 $abc$40744$n6201
.sym 25889 VexRiscv._zz_323_[27]
.sym 25891 VexRiscv._zz_323_[31]
.sym 25892 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25893 VexRiscv._zz_195_[10]
.sym 25896 VexRiscv._zz_196_[32]
.sym 25901 VexRiscv._zz_313_
.sym 25902 VexRiscv._zz_323_[25]
.sym 25903 VexRiscv._zz_195_[12]
.sym 25904 VexRiscv._zz_196_[9]
.sym 25905 VexRiscv._zz_195_[11]
.sym 25907 VexRiscv._zz_195_[9]
.sym 25908 VexRiscv._zz_196_[13]
.sym 25910 VexRiscv._zz_195_[13]
.sym 25912 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25914 $abc$40744$n6201
.sym 25918 VexRiscv._zz_323_[31]
.sym 25924 VexRiscv._zz_196_[9]
.sym 25925 VexRiscv._zz_196_[32]
.sym 25927 VexRiscv._zz_195_[9]
.sym 25930 VexRiscv._zz_196_[32]
.sym 25931 VexRiscv._zz_195_[13]
.sym 25933 VexRiscv._zz_196_[13]
.sym 25936 VexRiscv._zz_313_
.sym 25937 VexRiscv._zz_195_[11]
.sym 25939 VexRiscv._zz_195_[10]
.sym 25944 VexRiscv._zz_323_[25]
.sym 25948 VexRiscv._zz_313_
.sym 25949 VexRiscv._zz_195_[11]
.sym 25951 VexRiscv._zz_195_[12]
.sym 25954 VexRiscv._zz_323_[27]
.sym 25959 clk12_$glb_clk
.sym 25960 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25969 VexRiscv._zz_152_[23]
.sym 25973 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25975 VexRiscv._zz_195_[11]
.sym 25976 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 25977 VexRiscv._zz_195_[5]
.sym 25978 $abc$40744$n2565
.sym 25982 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 25983 $abc$40744$n4613_1
.sym 25984 VexRiscv._zz_196_[32]
.sym 25989 VexRiscv._zz_195_[10]
.sym 25992 $abc$40744$n2632
.sym 26004 $abc$40744$n5567
.sym 26005 $abc$40744$n5579
.sym 26006 $abc$40744$n5566_1
.sym 26007 VexRiscv._zz_196_[29]
.sym 26008 VexRiscv._zz_195_[31]
.sym 26009 VexRiscv._zz_196_[31]
.sym 26011 $abc$40744$n5578_1
.sym 26013 VexRiscv._zz_323_[30]
.sym 26016 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 26018 VexRiscv._zz_196_[32]
.sym 26020 VexRiscv._zz_195_[29]
.sym 26024 VexRiscv.CsrPlugin_mepc[19]
.sym 26025 $abc$40744$n5633
.sym 26026 VexRiscv._zz_315_[0]
.sym 26027 VexRiscv._zz_195_[32]
.sym 26028 VexRiscv._zz_321_
.sym 26029 $abc$40744$n5632_1
.sym 26032 VexRiscv._zz_313_
.sym 26033 $abc$40744$n5004
.sym 26035 VexRiscv._zz_196_[32]
.sym 26036 VexRiscv._zz_196_[29]
.sym 26037 VexRiscv._zz_195_[29]
.sym 26041 $abc$40744$n5633
.sym 26042 $abc$40744$n5632_1
.sym 26043 VexRiscv._zz_321_
.sym 26047 VexRiscv.CsrPlugin_mepc[19]
.sym 26048 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 26049 $abc$40744$n5004
.sym 26053 VexRiscv._zz_315_[0]
.sym 26055 VexRiscv._zz_313_
.sym 26056 VexRiscv._zz_195_[32]
.sym 26060 $abc$40744$n5579
.sym 26061 $abc$40744$n5578_1
.sym 26062 VexRiscv._zz_321_
.sym 26068 VexRiscv._zz_323_[30]
.sym 26071 $abc$40744$n5567
.sym 26073 $abc$40744$n5566_1
.sym 26074 VexRiscv._zz_321_
.sym 26077 VexRiscv._zz_196_[31]
.sym 26078 VexRiscv._zz_195_[31]
.sym 26080 VexRiscv._zz_196_[32]
.sym 26082 clk12_$glb_clk
.sym 26083 $abc$40744$n233_$glb_sr
.sym 26092 VexRiscv._zz_195_[14]
.sym 26096 $abc$40744$n2644
.sym 26099 VexRiscv._zz_196_[14]
.sym 26100 VexRiscv._zz_195_[32]
.sym 26101 $abc$40744$n4261_1
.sym 26103 VexRiscv.CsrPlugin_hadException
.sym 26105 VexRiscv._zz_195_[26]
.sym 26106 VexRiscv._zz_195_[14]
.sym 26107 $abc$40744$n5578_1
.sym 26108 VexRiscv._zz_196_[16]
.sym 26109 VexRiscv._zz_321_
.sym 26114 VexRiscv._zz_321_
.sym 26116 VexRiscv._zz_195_[19]
.sym 26125 VexRiscv._zz_321_
.sym 26126 VexRiscv._zz_195_[32]
.sym 26128 $abc$40744$n5614_1
.sym 26131 VexRiscv._zz_313_
.sym 26132 VexRiscv._zz_321_
.sym 26133 $abc$40744$n5627
.sym 26135 $abc$40744$n5615
.sym 26136 $abc$40744$n5594_1
.sym 26140 $abc$40744$n5630_1
.sym 26142 VexRiscv._zz_195_[27]
.sym 26143 $abc$40744$n5626_1
.sym 26145 VexRiscv._zz_195_[20]
.sym 26147 VexRiscv._zz_195_[31]
.sym 26148 $abc$40744$n5629
.sym 26149 VexRiscv._zz_195_[19]
.sym 26150 VexRiscv._zz_195_[30]
.sym 26153 $abc$40744$n5593
.sym 26154 VexRiscv._zz_195_[26]
.sym 26155 VexRiscv._zz_195_[31]
.sym 26158 $abc$40744$n5594_1
.sym 26159 $abc$40744$n5593
.sym 26160 VexRiscv._zz_321_
.sym 26164 VexRiscv._zz_321_
.sym 26166 $abc$40744$n5627
.sym 26167 $abc$40744$n5626_1
.sym 26170 VexRiscv._zz_313_
.sym 26171 VexRiscv._zz_195_[31]
.sym 26172 VexRiscv._zz_195_[30]
.sym 26177 VexRiscv._zz_195_[26]
.sym 26178 VexRiscv._zz_195_[27]
.sym 26179 VexRiscv._zz_313_
.sym 26182 VexRiscv._zz_313_
.sym 26184 VexRiscv._zz_195_[20]
.sym 26185 VexRiscv._zz_195_[19]
.sym 26188 $abc$40744$n5615
.sym 26189 VexRiscv._zz_321_
.sym 26190 $abc$40744$n5614_1
.sym 26194 VexRiscv._zz_321_
.sym 26196 $abc$40744$n5630_1
.sym 26197 $abc$40744$n5629
.sym 26201 VexRiscv._zz_195_[31]
.sym 26202 VexRiscv._zz_195_[32]
.sym 26203 VexRiscv._zz_313_
.sym 26205 clk12_$glb_clk
.sym 26206 $abc$40744$n233_$glb_sr
.sym 26219 sys_rst
.sym 26222 VexRiscv._zz_233_
.sym 26223 VexRiscv._zz_195_[13]
.sym 26224 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 26226 $abc$40744$n4270_1
.sym 26227 VexRiscv._zz_313_
.sym 26228 VexRiscv.lastStagePc[22]
.sym 26250 $abc$40744$n2467
.sym 26253 VexRiscv._zz_195_[16]
.sym 26259 waittimer0_count[1]
.sym 26264 VexRiscv._zz_196_[32]
.sym 26268 VexRiscv._zz_196_[16]
.sym 26278 user_btn0
.sym 26299 user_btn0
.sym 26300 waittimer0_count[1]
.sym 26305 VexRiscv._zz_196_[32]
.sym 26307 VexRiscv._zz_196_[16]
.sym 26308 VexRiscv._zz_195_[16]
.sym 26327 $abc$40744$n2467
.sym 26328 clk12_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26342 waittimer0_count[2]
.sym 26343 $abc$40744$n3983
.sym 26345 VexRiscv._zz_195_[25]
.sym 26346 $abc$40744$n6674
.sym 26347 csrbankarray_csrbank2_dat0_w[2]
.sym 26348 $abc$40744$n3983
.sym 26349 csrbankarray_csrbank2_dat0_w[5]
.sym 26350 waittimer0_count[1]
.sym 26353 $abc$40744$n2467
.sym 26396 $PACKER_VCC_NET
.sym 26398 $abc$40744$n2632
.sym 26449 $PACKER_VCC_NET
.sym 26450 $abc$40744$n2632
.sym 26451 clk12_$glb_clk
.sym 26464 VexRiscv._zz_195_[17]
.sym 26468 sys_rst
.sym 26480 $abc$40744$n2632
.sym 26523 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 26527 sys_rst
.sym 26545 sys_rst
.sym 26635 basesoc_adr[4]
.sym 26671 basesoc_timer0_load_storage[2]
.sym 26672 basesoc_timer0_value_status[2]
.sym 26674 $abc$40744$n2424
.sym 26677 array_muxed1[24]
.sym 26679 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 26704 $abc$40744$n3983
.sym 26718 spiflash_bus_dat_r[13]
.sym 26719 basesoc_adr[4]
.sym 26724 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 26767 spiflash_bus_dat_r[13]
.sym 26769 spiflash_bus_dat_r[14]
.sym 26771 spiflash_bus_dat_r[10]
.sym 26806 basesoc_timer0_en_storage
.sym 26810 sys_rst
.sym 26811 $abc$40744$n6491_1
.sym 26812 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 26813 basesoc_timer0_load_storage[19]
.sym 26814 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 26818 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 26819 $abc$40744$n6461_1
.sym 26820 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 26828 basesoc_uart_tx_fifo_consume[3]
.sym 26829 basesoc_adr[4]
.sym 26871 $abc$40744$n2367
.sym 26872 basesoc_ctrl_storage[17]
.sym 26876 $abc$40744$n5861
.sym 26911 basesoc_uart_tx_fifo_wrport_we
.sym 26912 basesoc_ctrl_reset_reset_r
.sym 26913 $abc$40744$n2296
.sym 26914 basesoc_timer0_reload_storage[27]
.sym 26915 $abc$40744$n2426
.sym 26916 array_muxed0[9]
.sym 26917 basesoc_uart_phy_tx_busy
.sym 26918 $abc$40744$n6974
.sym 26919 array_muxed0[6]
.sym 26922 spiflash_bus_dat_r[14]
.sym 26923 basesoc_uart_phy_rx
.sym 26925 array_muxed0[5]
.sym 26927 basesoc_uart_tx_fifo_consume[1]
.sym 26929 array_muxed1[5]
.sym 26932 array_muxed0[10]
.sym 26973 basesoc_uart_tx_fifo_consume[2]
.sym 26974 basesoc_uart_tx_fifo_consume[3]
.sym 27009 VexRiscv._zz_130_[2]
.sym 27010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 27011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 27012 VexRiscv.decode_to_execute_RS2[26]
.sym 27013 basesoc_timer0_reload_storage[29]
.sym 27014 $abc$40744$n3900_1
.sym 27015 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27017 basesoc_uart_eventmanager_status_w[0]
.sym 27021 array_muxed0[9]
.sym 27023 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 27024 $abc$40744$n128
.sym 27025 $abc$40744$n3983
.sym 27027 basesoc_uart_tx_fifo_consume[0]
.sym 27028 array_muxed1[27]
.sym 27030 $abc$40744$n6495_1
.sym 27036 array_muxed0[7]
.sym 27074 basesoc_uart_phy_rx_reg[4]
.sym 27075 basesoc_uart_phy_rx_reg[6]
.sym 27076 basesoc_uart_phy_rx_reg[3]
.sym 27077 array_muxed0[10]
.sym 27078 basesoc_uart_phy_rx_reg[7]
.sym 27079 array_muxed0[3]
.sym 27080 basesoc_uart_phy_rx_reg[1]
.sym 27111 basesoc_timer0_reload_storage[31]
.sym 27112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 27113 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 27114 basesoc_timer0_reload_storage[31]
.sym 27115 spiflash_bus_dat_r[1]
.sym 27116 basesoc_dat_w[6]
.sym 27117 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 27118 basesoc_timer0_reload_storage[31]
.sym 27120 $abc$40744$n3867
.sym 27122 basesoc_dat_w[7]
.sym 27123 $abc$40744$n2436
.sym 27124 basesoc_dat_w[1]
.sym 27125 basesoc_timer0_eventmanager_status_w
.sym 27126 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 27128 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 27130 $PACKER_VCC_NET
.sym 27131 VexRiscv._zz_130_[0]
.sym 27132 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27133 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27135 basesoc_uart_phy_rx_reg[2]
.sym 27136 spiflash_bus_dat_r[13]
.sym 27137 basesoc_timer0_load_storage[4]
.sym 27175 basesoc_vexriscv_dbus_adr[3]
.sym 27176 array_muxed1[27]
.sym 27177 array_muxed1[23]
.sym 27178 $abc$40744$n5849
.sym 27179 basesoc_vexriscv_dbus_adr[10]
.sym 27180 array_muxed0[5]
.sym 27181 array_muxed1[31]
.sym 27182 basesoc_vexriscv_dbus_adr[5]
.sym 27213 basesoc_bus_wishbone_dat_r[4]
.sym 27214 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 27215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 27217 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 27218 basesoc_timer0_reload_storage[30]
.sym 27219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 27220 basesoc_uart_phy_rx_reg[3]
.sym 27221 basesoc_uart_phy_rx_reg[5]
.sym 27222 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 27224 sys_rst
.sym 27225 $abc$40744$n2338
.sym 27226 $abc$40744$n2296
.sym 27228 basesoc_uart_phy_rx_reg[6]
.sym 27229 basesoc_uart_phy_rx_reg[6]
.sym 27230 eventmanager_status_w[1]
.sym 27231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 27234 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 27236 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27237 VexRiscv._zz_171_[1]
.sym 27239 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 27277 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 27279 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 27280 VexRiscv._zz_16_
.sym 27281 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 27316 $abc$40744$n3812
.sym 27317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 27319 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27320 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27321 $abc$40744$n2296
.sym 27322 VexRiscv._zz_130_[6]
.sym 27323 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27324 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27325 $abc$40744$n6511_1
.sym 27326 $abc$40744$n3988
.sym 27327 spiflash_bus_dat_r[3]
.sym 27328 VexRiscv._zz_191_
.sym 27331 VexRiscv._zz_171_[0]
.sym 27332 basesoc_adr[0]
.sym 27334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 27335 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27337 array_muxed0[5]
.sym 27338 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 27339 VexRiscv.decode_to_execute_RS2[18]
.sym 27340 VexRiscv._zz_35_[21]
.sym 27341 $abc$40744$n233
.sym 27379 $abc$40744$n5540
.sym 27380 $abc$40744$n5544
.sym 27381 eventsourceprocess1_old_trigger
.sym 27382 $abc$40744$n5568
.sym 27383 $abc$40744$n5590
.sym 27384 $abc$40744$n6072_1
.sym 27385 $abc$40744$n5546
.sym 27386 slave_sel_r[0]
.sym 27417 basesoc_we
.sym 27418 csrbankarray_csrbank2_dat0_w[3]
.sym 27419 csrbankarray_csrbank2_dat0_w[3]
.sym 27421 slave_sel_r[2]
.sym 27423 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 27424 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 27426 VexRiscv._zz_41_[18]
.sym 27427 basesoc_timer0_reload_storage[25]
.sym 27428 basesoc_we
.sym 27429 $PACKER_VCC_NET
.sym 27430 VexRiscv.decode_to_execute_RS2[19]
.sym 27431 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 27432 $abc$40744$n6013
.sym 27433 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 27434 VexRiscv._zz_18_
.sym 27435 $abc$40744$n3815
.sym 27439 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27440 $abc$40744$n5182
.sym 27441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 27444 basesoc_vexriscv_ibus_adr[9]
.sym 27482 $abc$40744$n5152
.sym 27483 $abc$40744$n5155
.sym 27484 $abc$40744$n5158
.sym 27485 $abc$40744$n5161
.sym 27486 $abc$40744$n5164
.sym 27487 $abc$40744$n5167
.sym 27488 $abc$40744$n5170
.sym 27519 $abc$40744$n3610_1
.sym 27520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 27521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 27523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 27524 VexRiscv._zz_171_[1]
.sym 27525 VexRiscv._zz_191_
.sym 27526 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 27527 $abc$40744$n3719_1
.sym 27528 slave_sel_r[0]
.sym 27529 VexRiscv._zz_130_[6]
.sym 27531 basesoc_dat_w[2]
.sym 27532 basesoc_counter[0]
.sym 27533 basesoc_uart_phy_storage[9]
.sym 27534 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 27535 VexRiscv.decode_to_execute_RS2[21]
.sym 27536 $abc$40744$n5558
.sym 27537 $abc$40744$n5568
.sym 27538 VexRiscv.decode_to_execute_RS2[29]
.sym 27539 $PACKER_VCC_NET
.sym 27541 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27542 $abc$40744$n5532
.sym 27543 $abc$40744$n5179
.sym 27544 spiflash_bus_dat_r[13]
.sym 27545 basesoc_timer0_load_storage[4]
.sym 27546 $abc$40744$n5152
.sym 27583 $abc$40744$n5173
.sym 27584 $abc$40744$n5176
.sym 27585 $abc$40744$n5179
.sym 27586 $abc$40744$n5182
.sym 27587 $abc$40744$n5185
.sym 27588 $abc$40744$n5188
.sym 27589 $abc$40744$n5191
.sym 27590 $abc$40744$n5194
.sym 27624 basesoc_vexriscv_dbus_adr[19]
.sym 27625 VexRiscv.CsrPlugin_mtval[4]
.sym 27626 grant
.sym 27627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 27628 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 27629 sys_rst
.sym 27630 VexRiscv._zz_193_
.sym 27634 VexRiscv._zz_191_
.sym 27635 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 27636 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 27638 $abc$40744$n5185
.sym 27639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 27640 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27641 $abc$40744$n5594
.sym 27643 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 27644 VexRiscv._zz_171_[1]
.sym 27646 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 27647 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27648 VexRiscv.decode_to_execute_RS2[31]
.sym 27685 $abc$40744$n5197
.sym 27686 $abc$40744$n5200
.sym 27687 $abc$40744$n5203
.sym 27688 $abc$40744$n5206
.sym 27689 $abc$40744$n5209
.sym 27690 $abc$40744$n5212
.sym 27691 $abc$40744$n5215
.sym 27692 $abc$40744$n5218
.sym 27723 VexRiscv._zz_50_[7]
.sym 27724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 27725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 27727 basesoc_vexriscv_dbus_cyc
.sym 27728 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 27729 $abc$40744$n3815
.sym 27730 $abc$40744$n5552
.sym 27731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 27732 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 27735 $abc$40744$n233
.sym 27736 $abc$40744$n6681_1
.sym 27737 $abc$40744$n4479_1
.sym 27738 VexRiscv._zz_255_[1]
.sym 27739 VexRiscv._zz_171_[0]
.sym 27740 VexRiscv._zz_35_[21]
.sym 27741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 27742 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27743 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27744 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 27745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 27746 VexRiscv.decode_to_execute_RS2[18]
.sym 27747 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27748 $abc$40744$n5588
.sym 27749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 27750 VexRiscv._zz_79_[21]
.sym 27787 $abc$40744$n5221
.sym 27788 $abc$40744$n5224
.sym 27789 $abc$40744$n5227
.sym 27790 $abc$40744$n5230
.sym 27791 $abc$40744$n5233
.sym 27792 $abc$40744$n5236
.sym 27793 $abc$40744$n5239
.sym 27794 VexRiscv._zz_323_[31]
.sym 27825 basesoc_ctrl_bus_errors[20]
.sym 27826 $abc$40744$n6928
.sym 27830 VexRiscv._zz_323_[27]
.sym 27831 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 27832 $abc$40744$n5576
.sym 27833 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 27834 $abc$40744$n5218
.sym 27835 basesoc_uart_phy_storage[15]
.sym 27836 $abc$40744$n5197
.sym 27838 $abc$40744$n7
.sym 27839 VexRiscv._zz_323_[24]
.sym 27840 basesoc_uart_phy_storage[11]
.sym 27841 $abc$40744$n5203
.sym 27842 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27843 $abc$40744$n5578
.sym 27844 $abc$40744$n5182
.sym 27845 VexRiscv.lastStagePc[9]
.sym 27846 $abc$40744$n5239
.sym 27847 $abc$40744$n5212
.sym 27848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 27849 VexRiscv._zz_257_[3]
.sym 27850 $abc$40744$n5221
.sym 27851 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27852 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27857 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27858 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27859 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27861 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27866 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27868 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27870 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27876 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27877 $PACKER_VCC_NET
.sym 27879 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27880 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27882 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27885 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27887 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27888 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27889 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 27890 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 27891 $abc$40744$n5149
.sym 27892 $abc$40744$n5586
.sym 27893 $abc$40744$n5584
.sym 27894 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 27895 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 27896 $abc$40744$n5578
.sym 27905 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27906 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27908 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27909 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27911 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27912 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27913 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27914 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27916 clk12_$glb_clk
.sym 27917 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27918 $PACKER_VCC_NET
.sym 27919 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27921 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27923 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27925 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27927 VexRiscv._zz_90_
.sym 27928 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 27929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 27931 VexRiscv._zz_79_[7]
.sym 27932 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27933 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27934 $abc$40744$n3722_1
.sym 27935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27936 $abc$40744$n5582
.sym 27937 VexRiscv._zz_191_
.sym 27938 VexRiscv.decode_to_execute_RS2[30]
.sym 27939 VexRiscv._zz_35_[2]
.sym 27940 $abc$40744$n235
.sym 27941 basesoc_ctrl_storage[23]
.sym 27942 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27943 $PACKER_VCC_NET
.sym 27944 VexRiscv.decode_to_execute_RS2[26]
.sym 27945 $abc$40744$n5179
.sym 27946 VexRiscv.decode_to_execute_RS2[29]
.sym 27947 $abc$40744$n5532
.sym 27948 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 27949 VexRiscv._zz_323_[21]
.sym 27950 $abc$40744$n5152
.sym 27951 VexRiscv._zz_323_[19]
.sym 27952 VexRiscv._zz_323_[23]
.sym 27953 basesoc_timer0_load_storage[4]
.sym 27954 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27959 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27961 VexRiscv._zz_204_
.sym 27963 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27964 basesoc_vexriscv_ibus_adr[6]
.sym 27967 basesoc_vexriscv_ibus_adr[8]
.sym 27972 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27975 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27977 basesoc_vexriscv_ibus_adr[5]
.sym 27979 $PACKER_VCC_NET
.sym 27980 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27981 basesoc_vexriscv_ibus_adr[7]
.sym 27985 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27987 basesoc_vexriscv_ibus_adr[4]
.sym 27988 basesoc_vexriscv_ibus_adr[3]
.sym 27990 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27991 VexRiscv._zz_323_[18]
.sym 27992 VexRiscv._zz_323_[21]
.sym 27993 VexRiscv._zz_323_[22]
.sym 27994 VexRiscv._zz_323_[17]
.sym 27995 VexRiscv._zz_323_[30]
.sym 27996 VexRiscv._zz_323_[11]
.sym 27997 VexRiscv._zz_323_[10]
.sym 27998 VexRiscv._zz_323_[25]
.sym 28007 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28008 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28010 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28011 basesoc_vexriscv_ibus_adr[3]
.sym 28012 basesoc_vexriscv_ibus_adr[4]
.sym 28013 basesoc_vexriscv_ibus_adr[5]
.sym 28014 basesoc_vexriscv_ibus_adr[6]
.sym 28015 basesoc_vexriscv_ibus_adr[7]
.sym 28016 basesoc_vexriscv_ibus_adr[8]
.sym 28018 clk12_$glb_clk
.sym 28019 VexRiscv._zz_204_
.sym 28020 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 28022 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28024 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 28026 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28028 $PACKER_VCC_NET
.sym 28029 $abc$40744$n118
.sym 28030 VexRiscv._zz_79_[14]
.sym 28033 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 28034 $abc$40744$n5939
.sym 28035 VexRiscv._zz_204_
.sym 28036 VexRiscv._zz_321_
.sym 28037 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 28038 VexRiscv._zz_171_[0]
.sym 28039 VexRiscv._zz_79_[2]
.sym 28040 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 28041 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 28044 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28045 basesoc_vexriscv_ibus_adr[5]
.sym 28046 $abc$40744$n5185
.sym 28047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 28048 VexRiscv._zz_323_[11]
.sym 28049 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28050 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 28051 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28052 VexRiscv._zz_201_[27]
.sym 28053 VexRiscv._zz_323_[0]
.sym 28054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 28055 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28056 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28061 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28064 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28070 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28073 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28075 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28077 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 28079 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28081 $PACKER_VCC_NET
.sym 28082 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28083 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28085 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28086 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28088 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28090 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28093 VexRiscv._zz_323_[12]
.sym 28095 VexRiscv._zz_323_[0]
.sym 28096 $abc$40744$n5013
.sym 28097 VexRiscv._zz_323_[1]
.sym 28098 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28099 $abc$40744$n5370_1
.sym 28100 VexRiscv._zz_323_[2]
.sym 28109 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28113 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28114 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28116 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28117 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28118 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28120 clk12_$glb_clk
.sym 28121 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28122 $PACKER_VCC_NET
.sym 28123 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28125 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 28127 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28129 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28131 $abc$40744$n3727_1
.sym 28132 VexRiscv._zz_200_[1]
.sym 28135 VexRiscv._zz_255_[1]
.sym 28136 VexRiscv._zz_323_[10]
.sym 28138 VexRiscv._zz_323_[17]
.sym 28139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 28140 VexRiscv._zz_323_[25]
.sym 28141 VexRiscv._zz_191_
.sym 28142 basesoc_vexriscv_ibus_adr[8]
.sym 28143 $abc$40744$n162
.sym 28144 VexRiscv._zz_323_[21]
.sym 28145 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 28146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 28147 $abc$40744$n233
.sym 28148 basesoc_vexriscv_ibus_adr[4]
.sym 28149 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28150 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28151 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28152 VexRiscv._zz_35_[21]
.sym 28153 $abc$40744$n2598
.sym 28154 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 28155 $abc$40744$n5049_1
.sym 28156 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28157 basesoc_vexriscv_ibus_adr[7]
.sym 28158 VexRiscv._zz_79_[21]
.sym 28163 basesoc_vexriscv_ibus_adr[7]
.sym 28167 $PACKER_VCC_NET
.sym 28171 basesoc_vexriscv_ibus_adr[4]
.sym 28176 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28177 basesoc_vexriscv_ibus_adr[6]
.sym 28178 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28181 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28183 basesoc_vexriscv_ibus_adr[5]
.sym 28184 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28186 basesoc_vexriscv_ibus_adr[8]
.sym 28188 basesoc_vexriscv_ibus_adr[3]
.sym 28189 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28190 VexRiscv._zz_204_
.sym 28192 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28194 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28195 array_muxed0[7]
.sym 28196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 28197 $abc$40744$n5049_1
.sym 28198 $abc$40744$n6717_1
.sym 28199 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 28200 $abc$40744$n5002
.sym 28201 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 28202 $abc$40744$n5007
.sym 28211 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28212 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28214 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28215 basesoc_vexriscv_ibus_adr[3]
.sym 28216 basesoc_vexriscv_ibus_adr[4]
.sym 28217 basesoc_vexriscv_ibus_adr[5]
.sym 28218 basesoc_vexriscv_ibus_adr[6]
.sym 28219 basesoc_vexriscv_ibus_adr[7]
.sym 28220 basesoc_vexriscv_ibus_adr[8]
.sym 28222 clk12_$glb_clk
.sym 28223 VexRiscv._zz_204_
.sym 28224 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28226 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28228 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28230 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28232 $PACKER_VCC_NET
.sym 28233 VexRiscv.CsrPlugin_mepc[27]
.sym 28235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 28236 VexRiscv.decode_to_execute_RS2[26]
.sym 28237 VexRiscv._zz_41_[27]
.sym 28238 VexRiscv.lastStagePc[27]
.sym 28239 $abc$40744$n5032_1
.sym 28240 $abc$40744$n5013
.sym 28241 VexRiscv._zz_41_[23]
.sym 28242 $abc$40744$n4228
.sym 28243 VexRiscv.CsrPlugin_mepc[12]
.sym 28244 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28246 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28247 VexRiscv._zz_79_[2]
.sym 28249 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 28250 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28251 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28252 $abc$40744$n5002
.sym 28253 $abc$40744$n5011
.sym 28254 VexRiscv._zz_79_[24]
.sym 28255 $abc$40744$n5146
.sym 28256 $abc$40744$n5007
.sym 28257 VexRiscv._zz_257_[3]
.sym 28258 VexRiscv.lastStagePc[9]
.sym 28259 VexRiscv._zz_323_[2]
.sym 28260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 28265 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28267 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28269 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28270 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28271 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28273 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28274 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28276 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28280 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28285 $PACKER_VCC_NET
.sym 28286 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28290 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28291 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28295 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28296 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28297 VexRiscv.lastStagePc[8]
.sym 28298 $abc$40744$n5146
.sym 28299 $abc$40744$n5039_1
.sym 28300 $abc$40744$n6735_1
.sym 28301 $abc$40744$n5006
.sym 28302 $abc$40744$n5044_1
.sym 28303 $abc$40744$n5027_1
.sym 28304 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28313 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28314 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28316 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28317 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28318 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28319 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28320 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28321 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28322 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28324 clk12_$glb_clk
.sym 28325 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28326 $PACKER_VCC_NET
.sym 28327 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28329 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28331 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28333 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28335 VexRiscv._zz_288_[8]
.sym 28336 VexRiscv._zz_200_[20]
.sym 28338 basesoc_timer0_reload_storage[31]
.sym 28339 $abc$40744$n4291
.sym 28340 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 28342 basesoc_vexriscv_dbus_adr[7]
.sym 28345 $abc$40744$n4297
.sym 28346 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 28347 VexRiscv._zz_200_[9]
.sym 28348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 28349 $abc$40744$n4192
.sym 28351 basesoc_vexriscv_ibus_adr[16]
.sym 28352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 28353 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28354 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 28355 $abc$40744$n3999
.sym 28356 VexRiscv.decode_to_execute_RS2[26]
.sym 28357 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28358 VexRiscv.decode_to_execute_RS2[29]
.sym 28359 basesoc_vexriscv_ibus_adr[10]
.sym 28360 basesoc_timer0_load_storage[4]
.sym 28361 $abc$40744$n8241
.sym 28362 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28367 basesoc_vexriscv_ibus_adr[7]
.sym 28369 VexRiscv._zz_204_
.sym 28373 basesoc_vexriscv_ibus_adr[5]
.sym 28375 basesoc_vexriscv_ibus_adr[4]
.sym 28376 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 28378 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 28379 basesoc_vexriscv_ibus_adr[6]
.sym 28382 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28387 $PACKER_VCC_NET
.sym 28388 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28389 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28391 basesoc_vexriscv_ibus_adr[8]
.sym 28394 basesoc_vexriscv_ibus_adr[3]
.sym 28397 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28398 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28399 basesoc_vexriscv_ibus_adr[8]
.sym 28400 basesoc_vexriscv_ibus_adr[22]
.sym 28401 basesoc_vexriscv_ibus_adr[10]
.sym 28402 $abc$40744$n5119
.sym 28403 $abc$40744$n5124_1
.sym 28404 $abc$40744$n6719_1
.sym 28405 basesoc_vexriscv_ibus_adr[16]
.sym 28406 basesoc_vexriscv_ibus_adr[15]
.sym 28415 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28416 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28418 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28419 basesoc_vexriscv_ibus_adr[3]
.sym 28420 basesoc_vexriscv_ibus_adr[4]
.sym 28421 basesoc_vexriscv_ibus_adr[5]
.sym 28422 basesoc_vexriscv_ibus_adr[6]
.sym 28423 basesoc_vexriscv_ibus_adr[7]
.sym 28424 basesoc_vexriscv_ibus_adr[8]
.sym 28426 clk12_$glb_clk
.sym 28427 VexRiscv._zz_204_
.sym 28428 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28430 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28432 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 28434 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 28436 $PACKER_VCC_NET
.sym 28438 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 28441 basesoc_vexriscv_ibus_adr[7]
.sym 28442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 28443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 28444 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 28445 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 28446 $abc$40744$n4816
.sym 28447 VexRiscv._zz_161_
.sym 28448 spiflash_bus_dat_r[6]
.sym 28449 $abc$40744$n4324
.sym 28450 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 28451 $abc$40744$n4303
.sym 28452 $abc$40744$n5039_1
.sym 28453 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28454 VexRiscv._zz_323_[0]
.sym 28455 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28456 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 28457 VexRiscv._zz_323_[11]
.sym 28458 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 28460 VexRiscv._zz_201_[27]
.sym 28461 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 28462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 28463 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 28469 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28471 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28473 $PACKER_VCC_NET
.sym 28475 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28480 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28483 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28484 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28490 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28491 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28492 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28494 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28495 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28496 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28499 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28500 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28501 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 28502 $abc$40744$n5131
.sym 28503 $abc$40744$n5107
.sym 28504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 28505 $abc$40744$n5095
.sym 28506 $abc$40744$n5158_1
.sym 28507 $abc$40744$n5114
.sym 28508 $abc$40744$n5102
.sym 28517 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28518 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28520 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28521 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28522 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28523 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28524 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28525 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28526 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28528 clk12_$glb_clk
.sym 28529 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28530 $PACKER_VCC_NET
.sym 28531 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28533 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28535 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28537 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28540 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 28541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 28543 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 28544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 28545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 28546 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 28547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 28548 basesoc_vexriscv_ibus_adr[15]
.sym 28549 VexRiscv._zz_130_[6]
.sym 28550 basesoc_vexriscv_ibus_adr[8]
.sym 28551 $abc$40744$n4348
.sym 28552 basesoc_vexriscv_ibus_adr[22]
.sym 28553 $abc$40744$n4327
.sym 28554 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 28555 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28556 VexRiscv.lastStagePc[8]
.sym 28557 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28558 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 28560 VexRiscv._zz_35_[21]
.sym 28561 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28562 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 28563 basesoc_vexriscv_ibus_adr[16]
.sym 28564 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 28565 basesoc_vexriscv_ibus_adr[7]
.sym 28571 basesoc_vexriscv_ibus_adr[7]
.sym 28572 basesoc_vexriscv_ibus_adr[4]
.sym 28573 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28575 $PACKER_VCC_NET
.sym 28577 basesoc_vexriscv_ibus_adr[5]
.sym 28579 basesoc_vexriscv_ibus_adr[8]
.sym 28585 basesoc_vexriscv_ibus_adr[6]
.sym 28586 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28587 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28589 basesoc_vexriscv_ibus_adr[3]
.sym 28591 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28592 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28598 VexRiscv._zz_204_
.sym 28600 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 28601 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28603 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 28604 $abc$40744$n5081
.sym 28605 $abc$40744$n5374
.sym 28606 VexRiscv._zz_79_[29]
.sym 28607 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 28608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 28609 $abc$40744$n4719_1
.sym 28610 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28619 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28620 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28622 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28623 basesoc_vexriscv_ibus_adr[3]
.sym 28624 basesoc_vexriscv_ibus_adr[4]
.sym 28625 basesoc_vexriscv_ibus_adr[5]
.sym 28626 basesoc_vexriscv_ibus_adr[6]
.sym 28627 basesoc_vexriscv_ibus_adr[7]
.sym 28628 basesoc_vexriscv_ibus_adr[8]
.sym 28630 clk12_$glb_clk
.sym 28631 VexRiscv._zz_204_
.sym 28632 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 28634 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28636 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28638 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28640 $PACKER_VCC_NET
.sym 28645 $abc$40744$n2644
.sym 28646 $abc$40744$n5114
.sym 28647 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28648 $abc$40744$n2424
.sym 28650 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 28651 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 28652 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 28653 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 28654 VexRiscv._zz_41_[18]
.sym 28655 $abc$40744$n5283_1
.sym 28656 $abc$40744$n5107
.sym 28657 $abc$40744$n5122
.sym 28658 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28659 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28661 $abc$40744$n5095
.sym 28662 $abc$40744$n5112_1
.sym 28663 VexRiscv.CsrPlugin_mepc[29]
.sym 28664 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28665 $abc$40744$n5011
.sym 28666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 28667 VexRiscv.lastStagePc[9]
.sym 28668 basesoc_vexriscv_ibus_adr[19]
.sym 28673 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28676 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28677 $abc$40744$n7856
.sym 28680 basesoc_vexriscv_ibus_adr[18]
.sym 28682 basesoc_vexriscv_ibus_adr[21]
.sym 28684 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28686 basesoc_vexriscv_ibus_adr[17]
.sym 28687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28689 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28690 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28691 basesoc_vexriscv_ibus_adr[19]
.sym 28693 $PACKER_VCC_NET
.sym 28696 basesoc_vexriscv_ibus_adr[22]
.sym 28697 $abc$40744$n7856
.sym 28700 basesoc_vexriscv_ibus_adr[15]
.sym 28701 basesoc_vexriscv_ibus_adr[16]
.sym 28702 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28703 basesoc_vexriscv_ibus_adr[20]
.sym 28705 VexRiscv._zz_41_[22]
.sym 28706 VexRiscv._zz_41_[25]
.sym 28707 VexRiscv._zz_41_[21]
.sym 28708 $abc$40744$n6200
.sym 28709 VexRiscv._zz_41_[16]
.sym 28710 $abc$40744$n5042_1
.sym 28711 $abc$40744$n5332_1
.sym 28712 array_muxed0[11]
.sym 28713 $abc$40744$n7856
.sym 28714 $abc$40744$n7856
.sym 28715 $abc$40744$n7856
.sym 28716 $abc$40744$n7856
.sym 28717 $abc$40744$n7856
.sym 28718 $abc$40744$n7856
.sym 28719 $abc$40744$n7856
.sym 28720 $abc$40744$n7856
.sym 28721 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28722 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28724 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28725 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28726 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28727 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28732 clk12_$glb_clk
.sym 28733 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28734 $PACKER_VCC_NET
.sym 28735 basesoc_vexriscv_ibus_adr[17]
.sym 28736 basesoc_vexriscv_ibus_adr[18]
.sym 28737 basesoc_vexriscv_ibus_adr[19]
.sym 28738 basesoc_vexriscv_ibus_adr[20]
.sym 28739 basesoc_vexriscv_ibus_adr[21]
.sym 28740 basesoc_vexriscv_ibus_adr[22]
.sym 28741 basesoc_vexriscv_ibus_adr[15]
.sym 28742 basesoc_vexriscv_ibus_adr[16]
.sym 28743 VexRiscv._zz_152_[29]
.sym 28747 $abc$40744$n5859
.sym 28749 VexRiscv._zz_200_[27]
.sym 28751 $abc$40744$n4192
.sym 28752 $abc$40744$n3719_1
.sym 28753 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 28754 VexRiscv._zz_32_[1]
.sym 28756 VexRiscv._zz_255_[1]
.sym 28757 $abc$40744$n5461
.sym 28758 $abc$40744$n5374
.sym 28761 $abc$40744$n4228
.sym 28762 $abc$40744$n5042_1
.sym 28763 $abc$40744$n3999
.sym 28764 VexRiscv.decode_to_execute_RS2[26]
.sym 28766 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28767 basesoc_vexriscv_ibus_adr[10]
.sym 28768 VexRiscv._zz_288_[0]
.sym 28769 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28770 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 28775 basesoc_vexriscv_ibus_adr[9]
.sym 28777 basesoc_vexriscv_ibus_adr[13]
.sym 28780 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28781 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28782 basesoc_vexriscv_ibus_adr[12]
.sym 28783 $abc$40744$n7856
.sym 28784 $abc$40744$n7856
.sym 28787 basesoc_vexriscv_ibus_adr[14]
.sym 28792 basesoc_vexriscv_ibus_adr[10]
.sym 28795 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28796 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28797 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28799 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28800 basesoc_vexriscv_ibus_adr[11]
.sym 28802 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28804 $PACKER_VCC_NET
.sym 28805 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28806 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28807 VexRiscv.CsrPlugin_mepc[26]
.sym 28808 $abc$40744$n4690
.sym 28809 VexRiscv.CsrPlugin_mepc[16]
.sym 28810 VexRiscv.CsrPlugin_mepc[24]
.sym 28811 VexRiscv.CsrPlugin_mepc[8]
.sym 28812 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28813 $abc$40744$n5086
.sym 28814 $abc$40744$n5348
.sym 28815 $abc$40744$n7856
.sym 28816 $abc$40744$n7856
.sym 28817 $abc$40744$n7856
.sym 28818 $abc$40744$n7856
.sym 28819 $abc$40744$n7856
.sym 28820 $abc$40744$n7856
.sym 28821 $abc$40744$n7856
.sym 28822 $abc$40744$n7856
.sym 28823 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28824 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28826 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28827 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28828 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28829 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28834 clk12_$glb_clk
.sym 28835 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28836 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28837 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28838 basesoc_vexriscv_ibus_adr[9]
.sym 28839 basesoc_vexriscv_ibus_adr[10]
.sym 28840 basesoc_vexriscv_ibus_adr[11]
.sym 28841 basesoc_vexriscv_ibus_adr[12]
.sym 28842 basesoc_vexriscv_ibus_adr[13]
.sym 28843 basesoc_vexriscv_ibus_adr[14]
.sym 28844 $PACKER_VCC_NET
.sym 28845 basesoc_vexriscv_dbus_adr[19]
.sym 28849 basesoc_vexriscv_ibus_adr[11]
.sym 28851 basesoc_vexriscv_ibus_adr[13]
.sym 28852 $abc$40744$n142
.sym 28853 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 28854 VexRiscv._zz_204_
.sym 28855 VexRiscv._zz_321_
.sym 28856 VexRiscv._zz_41_[22]
.sym 28857 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28858 VexRiscv._zz_41_[25]
.sym 28859 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 28860 VexRiscv._zz_41_[21]
.sym 28861 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28862 VexRiscv._zz_323_[0]
.sym 28863 VexRiscv._zz_171_[1]
.sym 28865 VexRiscv._zz_323_[11]
.sym 28866 sys_rst
.sym 28868 VexRiscv._zz_201_[27]
.sym 28870 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 28871 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28877 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28878 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28881 $PACKER_VCC_NET
.sym 28889 $PACKER_VCC_NET
.sym 28890 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28893 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28898 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28904 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28907 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28909 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 28910 $abc$40744$n5037_1
.sym 28911 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 28912 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 28913 $abc$40744$n5122
.sym 28914 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 28915 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 28916 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 28917 $PACKER_VCC_NET
.sym 28918 $PACKER_VCC_NET
.sym 28919 $PACKER_VCC_NET
.sym 28920 $PACKER_VCC_NET
.sym 28921 $PACKER_VCC_NET
.sym 28922 $PACKER_VCC_NET
.sym 28923 $PACKER_VCC_NET
.sym 28924 $PACKER_VCC_NET
.sym 28925 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28926 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28928 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28929 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28930 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28931 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28936 clk12_$glb_clk
.sym 28937 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28938 $PACKER_VCC_NET
.sym 28948 VexRiscv._zz_318_[4]
.sym 28951 $abc$40744$n4025
.sym 28953 VexRiscv.CsrPlugin_mtval[27]
.sym 28954 VexRiscv.CsrPlugin_mepc[24]
.sym 28955 $abc$40744$n4635_1
.sym 28956 basesoc_ctrl_storage[15]
.sym 28957 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28958 $abc$40744$n4025
.sym 28959 basesoc_ctrl_storage[11]
.sym 28960 VexRiscv.lastStagePc[14]
.sym 28961 VexRiscv._zz_152_[8]
.sym 28963 basesoc_dat_w[5]
.sym 28964 VexRiscv._zz_323_[0]
.sym 28965 VexRiscv.CsrPlugin_mepc[24]
.sym 28968 VexRiscv._zz_195_[12]
.sym 28971 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28972 VexRiscv._zz_35_[21]
.sym 28980 basesoc_vexriscv_ibus_adr[26]
.sym 28981 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28984 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28985 basesoc_vexriscv_ibus_adr[29]
.sym 28986 $abc$40744$n7856
.sym 28989 basesoc_vexriscv_ibus_adr[24]
.sym 28990 basesoc_vexriscv_ibus_adr[27]
.sym 28991 $PACKER_VCC_NET
.sym 28992 $PACKER_VCC_NET
.sym 28994 $abc$40744$n7856
.sym 28996 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28999 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 29001 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 29002 basesoc_vexriscv_ibus_adr[28]
.sym 29003 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 29006 basesoc_vexriscv_ibus_adr[23]
.sym 29008 basesoc_vexriscv_ibus_adr[25]
.sym 29010 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 29011 VexRiscv.CsrPlugin_mtval[23]
.sym 29012 VexRiscv.CsrPlugin_mtval[25]
.sym 29013 $abc$40744$n4653
.sym 29014 $abc$40744$n7822
.sym 29015 $abc$40744$n4631_1
.sym 29016 $abc$40744$n5576_1
.sym 29017 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 29018 $abc$40744$n4632_1
.sym 29019 $abc$40744$n7856
.sym 29020 $abc$40744$n7856
.sym 29021 $abc$40744$n7856
.sym 29022 $abc$40744$n7856
.sym 29023 $abc$40744$n7856
.sym 29024 $abc$40744$n7856
.sym 29025 $abc$40744$n7856
.sym 29026 $PACKER_VCC_NET
.sym 29027 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 29028 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 29030 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 29031 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 29032 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 29033 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 29038 clk12_$glb_clk
.sym 29039 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 29040 basesoc_vexriscv_ibus_adr[23]
.sym 29041 basesoc_vexriscv_ibus_adr[24]
.sym 29042 basesoc_vexriscv_ibus_adr[25]
.sym 29043 basesoc_vexriscv_ibus_adr[26]
.sym 29044 basesoc_vexriscv_ibus_adr[27]
.sym 29045 basesoc_vexriscv_ibus_adr[28]
.sym 29046 basesoc_vexriscv_ibus_adr[29]
.sym 29048 $PACKER_VCC_NET
.sym 29050 $abc$40744$n4809_1
.sym 29053 VexRiscv._zz_152_[24]
.sym 29054 $abc$40744$n4577_1
.sym 29055 VexRiscv._zz_195_[7]
.sym 29056 VexRiscv._zz_315_[0]
.sym 29057 $abc$40744$n2647
.sym 29058 $abc$40744$n4635_1
.sym 29061 $abc$40744$n3647
.sym 29062 $abc$40744$n5037_1
.sym 29063 $abc$40744$n4633_1
.sym 29064 $abc$40744$n4524
.sym 29066 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 29067 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 29069 $abc$40744$n5122
.sym 29071 VexRiscv.lastStagePc[9]
.sym 29072 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 29073 $abc$40744$n5011
.sym 29074 $abc$40744$n5112_1
.sym 29113 $abc$40744$n4613_1
.sym 29114 $abc$40744$n5025_1
.sym 29115 $abc$40744$n5011
.sym 29116 $abc$40744$n4614_1
.sym 29117 $abc$40744$n7828
.sym 29118 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 29119 $abc$40744$n5030_1
.sym 29120 VexRiscv._zz_201_[23]
.sym 29151 $abc$40744$n7766
.sym 29152 VexRiscv.CsrPlugin_mtval[24]
.sym 29155 $abc$40744$n2632
.sym 29156 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 29157 VexRiscv._zz_195_[6]
.sym 29158 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 29159 $abc$40744$n8241
.sym 29160 $abc$40744$n4384
.sym 29162 VexRiscv._zz_195_[10]
.sym 29166 VexRiscv._zz_201_[24]
.sym 29168 $abc$40744$n3999
.sym 29169 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 29170 $abc$40744$n4230_1
.sym 29173 $abc$40744$n6200
.sym 29174 $abc$40744$n3999
.sym 29175 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 29176 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 29178 $abc$40744$n4228
.sym 29215 $abc$40744$n5156_1
.sym 29216 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 29217 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 29218 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 29219 $abc$40744$n5112_1
.sym 29220 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 29221 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 29222 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 29257 VexRiscv._zz_321_
.sym 29258 $abc$40744$n5030_1
.sym 29259 VexRiscv._zz_79_[18]
.sym 29261 basesoc_we
.sym 29265 basesoc_vexriscv_dbus_adr[6]
.sym 29266 VexRiscv._zz_321_
.sym 29268 VexRiscv._zz_195_[19]
.sym 29270 VexRiscv.CsrPlugin_mepc[28]
.sym 29274 VexRiscv.CsrPlugin_mepc[20]
.sym 29275 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 29276 user_btn0
.sym 29279 VexRiscv._zz_171_[1]
.sym 29318 $abc$40744$n6073_1
.sym 29320 $abc$40744$n4542
.sym 29323 VexRiscv._zz_201_[19]
.sym 29356 $abc$40744$n6801_1
.sym 29359 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 29361 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 29362 VexRiscv._zz_195_[21]
.sym 29364 VexRiscv._zz_313_
.sym 29365 VexRiscv._zz_195_[20]
.sym 29366 $abc$40744$n5156_1
.sym 29367 VexRiscv._zz_195_[22]
.sym 29368 $abc$40744$n4607_1
.sym 29370 VexRiscv._zz_195_[14]
.sym 29381 $abc$40744$n2565
.sym 29421 waittimer0_count[9]
.sym 29422 waittimer0_count[0]
.sym 29423 waittimer0_count[2]
.sym 29425 waittimer0_count[13]
.sym 29426 $abc$40744$n6670
.sym 29457 VexRiscv.decode_to_execute_RS2[26]
.sym 29462 $abc$40744$n235
.sym 29463 $abc$40744$n2530
.sym 29468 basesoc_we
.sym 29471 VexRiscv.CsrPlugin_mtval[6]
.sym 29522 $abc$40744$n146
.sym 29526 $abc$40744$n158
.sym 29527 $abc$40744$n154
.sym 29564 waittimer0_count[13]
.sym 29565 $abc$40744$n2530
.sym 29566 waittimer0_count[0]
.sym 29571 VexRiscv._zz_195_[27]
.sym 29661 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 29663 $abc$40744$n6682
.sym 29681 $abc$40744$n154
.sym 29684 $abc$40744$n6698
.sym 29697 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 29719 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 29757 basesoc_timer0_load_storage[2]
.sym 29769 basesoc_vexriscv_ibus_adr[10]
.sym 29881 $abc$40744$n2446
.sym 29883 basesoc_timer0_eventmanager_pending_w
.sym 29890 basesoc_dat_w[5]
.sym 29891 basesoc_dat_w[5]
.sym 29892 $abc$40744$n5590
.sym 29894 basesoc_timer0_value[30]
.sym 29896 basesoc_uart_tx_fifo_consume[3]
.sym 29899 basesoc_dat_w[2]
.sym 29904 basesoc_adr[4]
.sym 29922 basesoc_adr[4]
.sym 29942 spiflash_bus_dat_r[9]
.sym 29945 spiflash_bus_dat_r[14]
.sym 29989 array_muxed0[4]
.sym 30029 array_muxed0[4]
.sym 30038 clk12_$glb_clk
.sym 30039 sys_rst_$glb_sr
.sym 30041 $abc$40744$n2503
.sym 30044 csrbankarray_csrbank3_bitbang0_w[1]
.sym 30045 csrbankarray_csrbank3_bitbang0_w[3]
.sym 30047 csrbankarray_csrbank3_bitbang0_w[2]
.sym 30050 basesoc_vexriscv_ibus_adr[15]
.sym 30052 array_muxed1[5]
.sym 30053 array_muxed0[10]
.sym 30054 $abc$40744$n6517
.sym 30057 array_muxed0[5]
.sym 30060 array_muxed0[2]
.sym 30061 basesoc_uart_phy_rx
.sym 30063 basesoc_timer0_eventmanager_pending_w
.sym 30066 array_muxed1[0]
.sym 30069 basesoc_dat_w[1]
.sym 30070 $abc$40744$n8240
.sym 30071 $abc$40744$n2251
.sym 30072 array_muxed1[4]
.sym 30073 basesoc_adr[4]
.sym 30074 spiflash_bus_dat_r[28]
.sym 30075 array_muxed0[4]
.sym 30082 spiflash_bus_dat_r[12]
.sym 30083 array_muxed0[8]
.sym 30093 $abc$40744$n3983
.sym 30097 spiflash_bus_dat_r[13]
.sym 30099 $abc$40744$n2511
.sym 30100 $abc$40744$n3983
.sym 30104 array_muxed0[12]
.sym 30107 spiflash_bus_dat_r[9]
.sym 30108 array_muxed0[11]
.sym 30114 array_muxed0[11]
.sym 30115 spiflash_bus_dat_r[12]
.sym 30117 $abc$40744$n3983
.sym 30126 spiflash_bus_dat_r[13]
.sym 30127 $abc$40744$n3983
.sym 30129 array_muxed0[12]
.sym 30138 array_muxed0[8]
.sym 30139 spiflash_bus_dat_r[9]
.sym 30141 $abc$40744$n3983
.sym 30160 $abc$40744$n2511
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30164 $abc$40744$n5851
.sym 30166 array_muxed1[20]
.sym 30168 array_muxed1[16]
.sym 30169 array_muxed1[28]
.sym 30170 array_muxed1[0]
.sym 30171 spiflash_bus_dat_r[10]
.sym 30174 VexRiscv._zz_323_[18]
.sym 30175 $abc$40744$n3910_1
.sym 30176 spiflash_bus_dat_r[12]
.sym 30177 array_muxed0[8]
.sym 30178 $abc$40744$n2290
.sym 30179 basesoc_uart_phy_tx_bitcount[0]
.sym 30180 array_muxed0[7]
.sym 30182 spram_wren0
.sym 30183 basesoc_uart_tx_fifo_consume[0]
.sym 30184 $abc$40744$n2503
.sym 30187 VexRiscv.dBus_cmd_payload_wr
.sym 30188 array_muxed1[30]
.sym 30189 basesoc_uart_phy_rx_reg[4]
.sym 30190 slave_sel_r[0]
.sym 30191 spiflash_bus_dat_r[9]
.sym 30192 spiflash_bus_dat_r[10]
.sym 30193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 30194 sys_rst
.sym 30195 array_muxed0[10]
.sym 30197 csrbankarray_csrbank3_bitbang0_w[2]
.sym 30198 grant
.sym 30205 basesoc_vexriscv_dbus_adr[15]
.sym 30213 basesoc_uart_tx_fifo_do_read
.sym 30218 sys_rst
.sym 30222 grant
.sym 30229 basesoc_dat_w[1]
.sym 30231 $abc$40744$n2251
.sym 30233 basesoc_vexriscv_ibus_adr[15]
.sym 30249 basesoc_uart_tx_fifo_do_read
.sym 30250 sys_rst
.sym 30256 basesoc_dat_w[1]
.sym 30279 basesoc_vexriscv_dbus_adr[15]
.sym 30280 basesoc_vexriscv_ibus_adr[15]
.sym 30282 grant
.sym 30283 $abc$40744$n2251
.sym 30284 clk12_$glb_clk
.sym 30285 sys_rst_$glb_sr
.sym 30286 $abc$40744$n6471_1
.sym 30287 $abc$40744$n6459_1
.sym 30289 $abc$40744$n2308
.sym 30290 basesoc_timer0_load_storage[28]
.sym 30291 basesoc_timer0_load_storage[27]
.sym 30292 basesoc_timer0_load_storage[31]
.sym 30294 $abc$40744$n3900_1
.sym 30295 basesoc_vexriscv_dbus_adr[15]
.sym 30296 VexRiscv._zz_41_[23]
.sym 30297 $abc$40744$n5149
.sym 30298 basesoc_adr[2]
.sym 30299 basesoc_timer0_value[29]
.sym 30300 basesoc_adr[4]
.sym 30301 basesoc_timer0_load_storage[4]
.sym 30302 $PACKER_VCC_NET
.sym 30303 basesoc_timer0_value_status[20]
.sym 30304 basesoc_uart_tx_fifo_do_read
.sym 30305 VexRiscv._zz_130_[0]
.sym 30306 basesoc_timer0_value[27]
.sym 30307 $abc$40744$n3812
.sym 30309 basesoc_uart_tx_fifo_do_read
.sym 30310 basesoc_vexriscv_dbus_we
.sym 30311 basesoc_timer0_load_storage[28]
.sym 30312 basesoc_adr[4]
.sym 30313 basesoc_ctrl_storage[17]
.sym 30315 VexRiscv.decode_to_execute_RS2[12]
.sym 30316 array_muxed1[10]
.sym 30317 $abc$40744$n8240
.sym 30318 basesoc_vexriscv_ibus_adr[3]
.sym 30319 VexRiscv._zz_130_[4]
.sym 30320 array_muxed1[0]
.sym 30321 basesoc_uart_phy_rx_reg[3]
.sym 30327 basesoc_uart_tx_fifo_consume[1]
.sym 30329 $abc$40744$n2367
.sym 30338 basesoc_uart_tx_fifo_consume[3]
.sym 30346 basesoc_uart_tx_fifo_consume[0]
.sym 30353 basesoc_uart_tx_fifo_consume[2]
.sym 30359 $nextpnr_ICESTORM_LC_16$O
.sym 30361 basesoc_uart_tx_fifo_consume[0]
.sym 30365 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 30367 basesoc_uart_tx_fifo_consume[1]
.sym 30371 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 30373 basesoc_uart_tx_fifo_consume[2]
.sym 30375 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 30379 basesoc_uart_tx_fifo_consume[3]
.sym 30381 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 30406 $abc$40744$n2367
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 array_muxed1[30]
.sym 30410 array_muxed1[10]
.sym 30411 array_muxed1[11]
.sym 30412 $abc$40744$n5845
.sym 30413 array_muxed1[13]
.sym 30414 array_muxed1[25]
.sym 30415 basesoc_vexriscv_dbus_we
.sym 30416 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 30419 $abc$40744$n6073_1
.sym 30420 array_muxed0[7]
.sym 30424 $abc$40744$n5988_1
.sym 30425 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 30426 basesoc_adr[4]
.sym 30428 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 30429 basesoc_uart_phy_rx_reg[6]
.sym 30430 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 30431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 30432 basesoc_adr[4]
.sym 30433 slave_sel[2]
.sym 30434 spiflash_bus_dat_r[8]
.sym 30436 $abc$40744$n6479_1
.sym 30437 array_muxed0[3]
.sym 30440 VexRiscv.decode_to_execute_RS2[14]
.sym 30441 $abc$40744$n6470_1
.sym 30442 VexRiscv.decode_to_execute_RS2[20]
.sym 30443 $abc$40744$n2565
.sym 30444 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 30450 basesoc_vexriscv_dbus_adr[3]
.sym 30451 basesoc_uart_phy_rx_reg[4]
.sym 30459 basesoc_uart_phy_rx
.sym 30461 $abc$40744$n2338
.sym 30462 basesoc_vexriscv_dbus_adr[10]
.sym 30465 basesoc_uart_phy_rx_reg[5]
.sym 30468 grant
.sym 30475 basesoc_uart_phy_rx_reg[2]
.sym 30478 basesoc_vexriscv_ibus_adr[3]
.sym 30479 basesoc_uart_phy_rx_reg[7]
.sym 30481 basesoc_vexriscv_ibus_adr[10]
.sym 30490 basesoc_uart_phy_rx_reg[5]
.sym 30497 basesoc_uart_phy_rx_reg[7]
.sym 30503 basesoc_uart_phy_rx_reg[4]
.sym 30507 grant
.sym 30508 basesoc_vexriscv_dbus_adr[10]
.sym 30509 basesoc_vexriscv_ibus_adr[10]
.sym 30516 basesoc_uart_phy_rx
.sym 30519 basesoc_vexriscv_dbus_adr[3]
.sym 30521 grant
.sym 30522 basesoc_vexriscv_ibus_adr[3]
.sym 30528 basesoc_uart_phy_rx_reg[2]
.sym 30529 $abc$40744$n2338
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30532 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 30533 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30534 $abc$40744$n6465_1
.sym 30535 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 30536 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30537 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 30538 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 30539 $abc$40744$n5855
.sym 30540 $abc$40744$n3792
.sym 30541 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 30542 basesoc_vexriscv_ibus_adr[5]
.sym 30543 $abc$40744$n5215
.sym 30544 spiflash_bus_dat_r[0]
.sym 30545 VexRiscv.decode_to_execute_RS2[30]
.sym 30547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 30549 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 30550 $abc$40744$n5923_1
.sym 30551 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 30552 basesoc_adr[0]
.sym 30553 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 30554 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 30555 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 30556 $abc$40744$n6464_1
.sym 30557 array_muxed1[4]
.sym 30558 VexRiscv._zz_171_[0]
.sym 30559 $abc$40744$n8240
.sym 30560 array_muxed1[13]
.sym 30561 VexRiscv.decode_to_execute_RS2[27]
.sym 30562 VexRiscv._zz_130_[7]
.sym 30563 basesoc_uart_phy_rx_reg[7]
.sym 30564 spiflash_bus_dat_r[25]
.sym 30565 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 30566 $abc$40744$n5621
.sym 30567 array_muxed0[4]
.sym 30575 $abc$40744$n8240
.sym 30578 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 30580 VexRiscv._zz_130_[7]
.sym 30584 VexRiscv.decode_to_execute_RS2[31]
.sym 30585 VexRiscv.decode_to_execute_RS2[27]
.sym 30586 VexRiscv.decode_to_execute_RS2[23]
.sym 30592 $abc$40744$n5849
.sym 30593 VexRiscv._zz_130_[3]
.sym 30594 $abc$40744$n5857
.sym 30595 basesoc_vexriscv_ibus_adr[5]
.sym 30597 VexRiscv.decode_to_execute_RS2[11]
.sym 30598 VexRiscv._zz_171_[1]
.sym 30599 grant
.sym 30600 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30601 VexRiscv._zz_171_[0]
.sym 30602 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 30604 basesoc_vexriscv_dbus_adr[5]
.sym 30609 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 30612 $abc$40744$n5849
.sym 30613 VexRiscv._zz_171_[1]
.sym 30614 VexRiscv.decode_to_execute_RS2[27]
.sym 30618 VexRiscv._zz_171_[1]
.sym 30620 VexRiscv.decode_to_execute_RS2[23]
.sym 30621 VexRiscv._zz_130_[7]
.sym 30624 VexRiscv._zz_171_[0]
.sym 30625 VexRiscv._zz_130_[3]
.sym 30626 VexRiscv.decode_to_execute_RS2[11]
.sym 30627 VexRiscv._zz_171_[1]
.sym 30630 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30637 basesoc_vexriscv_dbus_adr[5]
.sym 30638 grant
.sym 30639 basesoc_vexriscv_ibus_adr[5]
.sym 30642 VexRiscv.decode_to_execute_RS2[31]
.sym 30643 $abc$40744$n5857
.sym 30644 VexRiscv._zz_171_[1]
.sym 30651 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 30652 $abc$40744$n8240
.sym 30653 clk12_$glb_clk
.sym 30655 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 30656 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 30657 $abc$40744$n6477_1
.sym 30658 basesoc_dat_w[4]
.sym 30659 slave_sel_r[2]
.sym 30660 $abc$40744$n5857
.sym 30661 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 30662 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 30663 basesoc_vexriscv_ibus_adr[8]
.sym 30665 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 30666 basesoc_vexriscv_ibus_adr[8]
.sym 30667 spiflash_bus_dat_r[16]
.sym 30668 basesoc_uart_eventmanager_pending_w[0]
.sym 30669 array_muxed0[5]
.sym 30670 VexRiscv.decode_to_execute_RS2[31]
.sym 30671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 30672 basesoc_vexriscv_ibus_adr[9]
.sym 30673 $abc$40744$n6495_1
.sym 30675 VexRiscv._zz_18_
.sym 30676 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30677 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 30678 $abc$40744$n3815
.sym 30679 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 30680 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 30681 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 30682 slave_sel_r[0]
.sym 30683 VexRiscv._zz_198_
.sym 30685 grant
.sym 30686 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30687 $abc$40744$n2565
.sym 30688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 30690 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 30697 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 30710 VexRiscv._zz_41_[18]
.sym 30717 VexRiscv._zz_18_
.sym 30721 VexRiscv._zz_41_[23]
.sym 30723 $abc$40744$n233
.sym 30731 VexRiscv._zz_41_[23]
.sym 30742 VexRiscv._zz_41_[18]
.sym 30747 VexRiscv._zz_18_
.sym 30754 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 30775 $abc$40744$n233
.sym 30776 clk12_$glb_clk
.sym 30778 $abc$40744$n5594
.sym 30779 $abc$40744$n8240
.sym 30780 $abc$40744$n122
.sym 30781 $abc$40744$n2274
.sym 30782 $abc$40744$n5542
.sym 30783 $abc$40744$n5534
.sym 30784 $abc$40744$n124
.sym 30785 $abc$40744$n4012
.sym 30787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 30788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 30789 $abc$40744$n5155
.sym 30790 basesoc_uart_phy_storage[14]
.sym 30791 VexRiscv.decode_to_execute_RS2[21]
.sym 30792 slave_sel_r[1]
.sym 30793 basesoc_dat_w[4]
.sym 30794 $PACKER_VCC_NET
.sym 30795 eventmanager_status_w[1]
.sym 30796 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30797 VexRiscv._zz_130_[0]
.sym 30799 $PACKER_GND_NET
.sym 30800 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 30801 basesoc_uart_phy_rx_reg[2]
.sym 30802 $abc$40744$n5173
.sym 30803 VexRiscv._zz_130_[4]
.sym 30804 VexRiscv._zz_164_[21]
.sym 30805 $abc$40744$n5170
.sym 30806 VexRiscv._zz_323_[14]
.sym 30807 VexRiscv._zz_29_
.sym 30808 VexRiscv._zz_323_[7]
.sym 30809 $abc$40744$n4012
.sym 30810 basesoc_vexriscv_ibus_adr[3]
.sym 30811 VexRiscv.decode_to_execute_RS2[12]
.sym 30812 $abc$40744$n9
.sym 30813 $abc$40744$n8240
.sym 30819 VexRiscv._zz_130_[4]
.sym 30827 eventmanager_status_w[1]
.sym 30828 VexRiscv._zz_130_[6]
.sym 30831 VexRiscv.decode_to_execute_RS2[18]
.sym 30836 $abc$40744$n6073_1
.sym 30838 $abc$40744$n3815
.sym 30842 VexRiscv.decode_to_execute_RS2[29]
.sym 30843 VexRiscv._zz_198_
.sym 30844 slave_sel[0]
.sym 30849 VexRiscv._zz_130_[7]
.sym 30850 eventmanager_pending_w[1]
.sym 30852 VexRiscv._zz_130_[4]
.sym 30855 VexRiscv._zz_198_
.sym 30858 VexRiscv._zz_198_
.sym 30859 VexRiscv._zz_130_[6]
.sym 30867 eventmanager_status_w[1]
.sym 30870 VexRiscv.decode_to_execute_RS2[18]
.sym 30872 VexRiscv._zz_198_
.sym 30877 VexRiscv.decode_to_execute_RS2[29]
.sym 30879 VexRiscv._zz_198_
.sym 30882 $abc$40744$n6073_1
.sym 30883 eventmanager_pending_w[1]
.sym 30884 $abc$40744$n3815
.sym 30889 VexRiscv._zz_198_
.sym 30891 VexRiscv._zz_130_[7]
.sym 30895 slave_sel[0]
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 VexRiscv._zz_323_[13]
.sym 30902 $abc$40744$n5560
.sym 30903 VexRiscv._zz_323_[3]
.sym 30904 VexRiscv._zz_323_[6]
.sym 30905 $abc$40744$n5550
.sym 30906 $abc$40744$n3771
.sym 30907 $abc$40744$n5562
.sym 30908 $abc$40744$n5556
.sym 30910 $abc$40744$n4872
.sym 30911 $abc$40744$n5200
.sym 30912 basesoc_vexriscv_ibus_adr[10]
.sym 30913 VexRiscv.decode_to_execute_RS2[22]
.sym 30914 $abc$40744$n124
.sym 30915 VexRiscv.CsrPlugin_mtval[13]
.sym 30917 basesoc_adr[1]
.sym 30918 VexRiscv.decode_to_execute_RS2[31]
.sym 30919 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 30920 $abc$40744$n5594
.sym 30922 $abc$40744$n8240
.sym 30923 basesoc_vexriscv_dbus_adr[28]
.sym 30924 $abc$40744$n3840_1
.sym 30926 VexRiscv.decode_to_execute_RS2[16]
.sym 30927 VexRiscv._zz_16_
.sym 30928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 30929 $abc$40744$n11
.sym 30930 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 30932 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 30933 VexRiscv.decode_to_execute_RS2[20]
.sym 30934 VexRiscv._zz_323_[13]
.sym 30935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 30936 VexRiscv.decode_to_execute_RS2[14]
.sym 30942 $abc$40744$n5540
.sym 30951 $abc$40744$n5544
.sym 30954 $abc$40744$n5542
.sym 30955 $abc$40744$n5534
.sym 30956 $abc$40744$n5546
.sym 30964 $abc$40744$n5532
.sym 30966 VexRiscv._zz_198_
.sym 30968 $abc$40744$n5538
.sym 30970 $abc$40744$n5536
.sym 30974 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 30976 VexRiscv._zz_198_
.sym 30977 $abc$40744$n5532
.sym 30980 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 30982 $abc$40744$n5534
.sym 30984 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 30986 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 30988 $abc$40744$n5536
.sym 30990 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 30992 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 30995 $abc$40744$n5538
.sym 30996 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 30998 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 31001 $abc$40744$n5540
.sym 31002 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 31004 $auto$alumacc.cc:474:replace_alu$4066.C[6]
.sym 31007 $abc$40744$n5542
.sym 31008 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 31010 $auto$alumacc.cc:474:replace_alu$4066.C[7]
.sym 31013 $abc$40744$n5544
.sym 31014 $auto$alumacc.cc:474:replace_alu$4066.C[6]
.sym 31016 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 31019 $abc$40744$n5546
.sym 31020 $auto$alumacc.cc:474:replace_alu$4066.C[7]
.sym 31024 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 31025 $abc$40744$n5572
.sym 31026 $abc$40744$n5564
.sym 31027 VexRiscv.lastStageIsFiring
.sym 31028 basesoc_vexriscv_dbus_cyc
.sym 31029 VexRiscv._zz_162_
.sym 31030 VexRiscv._zz_50_[7]
.sym 31031 $abc$40744$n5570
.sym 31034 $abc$40744$n5224
.sym 31035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31036 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 31037 VexRiscv._zz_161_
.sym 31038 $abc$40744$n2633
.sym 31039 $abc$40744$n233
.sym 31041 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 31042 VexRiscv.decode_to_execute_RS2[12]
.sym 31043 $abc$40744$n4261_1
.sym 31044 $abc$40744$n3722_1
.sym 31045 $abc$40744$n233
.sym 31046 VexRiscv._zz_79_[15]
.sym 31047 $abc$40744$n4261_1
.sym 31048 VexRiscv._zz_323_[3]
.sym 31049 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31050 VexRiscv._zz_124_
.sym 31051 array_muxed0[4]
.sym 31052 VexRiscv.CsrPlugin_mtval[8]
.sym 31053 VexRiscv._zz_50_[7]
.sym 31054 VexRiscv._zz_130_[7]
.sym 31055 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 31057 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 31058 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31060 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 31066 $abc$40744$n5560
.sym 31067 $abc$40744$n5554
.sym 31069 $abc$40744$n5550
.sym 31071 $abc$40744$n5562
.sym 31072 $abc$40744$n5556
.sym 31077 $abc$40744$n5548
.sym 31078 $abc$40744$n5558
.sym 31079 $abc$40744$n5552
.sym 31097 $auto$alumacc.cc:474:replace_alu$4066.C[9]
.sym 31099 $abc$40744$n5548
.sym 31101 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 31103 $auto$alumacc.cc:474:replace_alu$4066.C[10]
.sym 31105 $abc$40744$n5550
.sym 31107 $auto$alumacc.cc:474:replace_alu$4066.C[9]
.sym 31109 $auto$alumacc.cc:474:replace_alu$4066.C[11]
.sym 31111 $abc$40744$n5552
.sym 31113 $auto$alumacc.cc:474:replace_alu$4066.C[10]
.sym 31115 $auto$alumacc.cc:474:replace_alu$4066.C[12]
.sym 31117 $abc$40744$n5554
.sym 31119 $auto$alumacc.cc:474:replace_alu$4066.C[11]
.sym 31121 $auto$alumacc.cc:474:replace_alu$4066.C[13]
.sym 31123 $abc$40744$n5556
.sym 31125 $auto$alumacc.cc:474:replace_alu$4066.C[12]
.sym 31127 $auto$alumacc.cc:474:replace_alu$4066.C[14]
.sym 31129 $abc$40744$n5558
.sym 31131 $auto$alumacc.cc:474:replace_alu$4066.C[13]
.sym 31133 $auto$alumacc.cc:474:replace_alu$4066.C[15]
.sym 31135 $abc$40744$n5560
.sym 31137 $auto$alumacc.cc:474:replace_alu$4066.C[14]
.sym 31139 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 31141 $abc$40744$n5562
.sym 31143 $auto$alumacc.cc:474:replace_alu$4066.C[15]
.sym 31148 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 31149 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 31150 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31151 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 31152 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 31153 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 31154 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 31156 VexRiscv._zz_162_
.sym 31157 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31159 $abc$40744$n3774
.sym 31160 VexRiscv._zz_79_[6]
.sym 31161 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 31162 VexRiscv.lastStageIsFiring
.sym 31163 $abc$40744$n5554
.sym 31165 $abc$40744$n5548
.sym 31166 VexRiscv.CsrPlugin_interrupt_valid
.sym 31167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 31169 $abc$40744$n4369
.sym 31171 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31172 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 31173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31174 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 31175 VexRiscv._zz_198_
.sym 31176 $abc$40744$n4261_1
.sym 31177 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 31178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 31179 $abc$40744$n4003
.sym 31180 grant
.sym 31181 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 31182 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 31183 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 31189 $abc$40744$n5572
.sym 31190 $abc$40744$n5564
.sym 31199 $abc$40744$n5568
.sym 31202 $abc$40744$n5576
.sym 31203 $abc$40744$n5570
.sym 31210 $abc$40744$n5578
.sym 31216 $abc$40744$n5574
.sym 31218 $abc$40744$n5566
.sym 31220 $auto$alumacc.cc:474:replace_alu$4066.C[17]
.sym 31223 $abc$40744$n5564
.sym 31224 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 31226 $auto$alumacc.cc:474:replace_alu$4066.C[18]
.sym 31229 $abc$40744$n5566
.sym 31230 $auto$alumacc.cc:474:replace_alu$4066.C[17]
.sym 31232 $auto$alumacc.cc:474:replace_alu$4066.C[19]
.sym 31235 $abc$40744$n5568
.sym 31236 $auto$alumacc.cc:474:replace_alu$4066.C[18]
.sym 31238 $auto$alumacc.cc:474:replace_alu$4066.C[20]
.sym 31240 $abc$40744$n5570
.sym 31242 $auto$alumacc.cc:474:replace_alu$4066.C[19]
.sym 31244 $auto$alumacc.cc:474:replace_alu$4066.C[21]
.sym 31246 $abc$40744$n5572
.sym 31248 $auto$alumacc.cc:474:replace_alu$4066.C[20]
.sym 31250 $auto$alumacc.cc:474:replace_alu$4066.C[22]
.sym 31253 $abc$40744$n5574
.sym 31254 $auto$alumacc.cc:474:replace_alu$4066.C[21]
.sym 31256 $auto$alumacc.cc:474:replace_alu$4066.C[23]
.sym 31258 $abc$40744$n5576
.sym 31260 $auto$alumacc.cc:474:replace_alu$4066.C[22]
.sym 31262 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 31264 $abc$40744$n5578
.sym 31266 $auto$alumacc.cc:474:replace_alu$4066.C[23]
.sym 31270 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 31271 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 31272 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 31273 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 31274 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31275 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 31276 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 31277 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 31278 $abc$40744$n6926
.sym 31279 VexRiscv._zz_79_[0]
.sym 31280 $abc$40744$n5007
.sym 31281 VexRiscv._zz_323_[12]
.sym 31282 $abc$40744$n3721_1
.sym 31283 VexRiscv.decode_to_execute_RS2[21]
.sym 31285 VexRiscv._zz_194_[10]
.sym 31286 spiflash_bus_dat_r[13]
.sym 31287 $abc$40744$n2633
.sym 31288 $abc$40744$n6489_1
.sym 31289 $abc$40744$n2586
.sym 31290 VexRiscv._zz_130_[0]
.sym 31291 VexRiscv.decode_to_execute_RS2[21]
.sym 31292 VexRiscv._zz_323_[23]
.sym 31293 $abc$40744$n5179
.sym 31294 VexRiscv.decode_to_execute_RS2[27]
.sym 31295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 31296 $abc$40744$n9
.sym 31297 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 31298 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 31299 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31300 VexRiscv._zz_323_[31]
.sym 31301 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 31302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 31303 VexRiscv.decode_to_execute_RS2[12]
.sym 31304 VexRiscv._zz_164_[21]
.sym 31305 $abc$40744$n8240
.sym 31306 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 31311 $abc$40744$n5592
.sym 31312 $abc$40744$n5580
.sym 31314 $abc$40744$n5586
.sym 31315 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31316 $abc$40744$n5594
.sym 31323 $abc$40744$n5584
.sym 31324 $abc$40744$n5588
.sym 31325 $abc$40744$n5582
.sym 31327 $abc$40744$n5590
.sym 31343 $auto$alumacc.cc:474:replace_alu$4066.C[25]
.sym 31345 $abc$40744$n5580
.sym 31347 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 31349 $auto$alumacc.cc:474:replace_alu$4066.C[26]
.sym 31352 $abc$40744$n5582
.sym 31353 $auto$alumacc.cc:474:replace_alu$4066.C[25]
.sym 31355 $auto$alumacc.cc:474:replace_alu$4066.C[27]
.sym 31357 $abc$40744$n5584
.sym 31359 $auto$alumacc.cc:474:replace_alu$4066.C[26]
.sym 31361 $auto$alumacc.cc:474:replace_alu$4066.C[28]
.sym 31364 $abc$40744$n5586
.sym 31365 $auto$alumacc.cc:474:replace_alu$4066.C[27]
.sym 31367 $auto$alumacc.cc:474:replace_alu$4066.C[29]
.sym 31370 $abc$40744$n5588
.sym 31371 $auto$alumacc.cc:474:replace_alu$4066.C[28]
.sym 31373 $auto$alumacc.cc:474:replace_alu$4066.C[30]
.sym 31375 $abc$40744$n5590
.sym 31377 $auto$alumacc.cc:474:replace_alu$4066.C[29]
.sym 31379 $auto$alumacc.cc:474:replace_alu$4066.C[31]
.sym 31382 $abc$40744$n5592
.sym 31383 $auto$alumacc.cc:474:replace_alu$4066.C[30]
.sym 31388 $abc$40744$n5594
.sym 31389 $auto$alumacc.cc:474:replace_alu$4066.C[31]
.sym 31390 $abc$40744$n2621_$glb_ce
.sym 31391 clk12_$glb_clk
.sym 31392 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31393 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 31394 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 31395 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 31396 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 31397 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 31398 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 31399 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 31400 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 31402 $abc$40744$n5580
.sym 31403 basesoc_dat_w[5]
.sym 31405 $abc$40744$n5592
.sym 31406 VexRiscv._zz_79_[4]
.sym 31407 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 31408 VexRiscv.lastStagePc[2]
.sym 31409 $abc$40744$n235
.sym 31410 $abc$40744$n5932
.sym 31411 VexRiscv._zz_79_[4]
.sym 31412 VexRiscv.decode_to_execute_RS2[31]
.sym 31413 VexRiscv._zz_171_[1]
.sym 31414 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 31415 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 31416 $abc$40744$n2602
.sym 31417 VexRiscv._zz_323_[26]
.sym 31418 $abc$40744$n5227
.sym 31419 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 31420 $abc$40744$n5230
.sym 31421 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31422 $abc$40744$n5233
.sym 31423 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 31424 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 31425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 31426 VexRiscv.decode_to_execute_RS2[23]
.sym 31427 VexRiscv._zz_323_[13]
.sym 31428 VexRiscv._zz_323_[17]
.sym 31446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31447 VexRiscv._zz_198_
.sym 31450 VexRiscv.decode_to_execute_RS2[23]
.sym 31452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31454 VexRiscv.decode_to_execute_RS2[27]
.sym 31456 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 31458 VexRiscv.decode_to_execute_RS2[26]
.sym 31462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 31463 $abc$40744$n5532
.sym 31469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 31479 VexRiscv._zz_198_
.sym 31481 $abc$40744$n5532
.sym 31486 VexRiscv._zz_198_
.sym 31488 VexRiscv.decode_to_execute_RS2[27]
.sym 31491 VexRiscv._zz_198_
.sym 31492 VexRiscv.decode_to_execute_RS2[26]
.sym 31497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 31504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31510 VexRiscv.decode_to_execute_RS2[23]
.sym 31512 VexRiscv._zz_198_
.sym 31513 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 31514 clk12_$glb_clk
.sym 31516 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 31517 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 31518 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 31519 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 31520 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 31521 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 31522 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 31523 $abc$40744$n162
.sym 31526 basesoc_vexriscv_ibus_adr[15]
.sym 31527 VexRiscv._zz_323_[0]
.sym 31528 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31529 VexRiscv._zz_171_[0]
.sym 31530 VexRiscv._zz_79_[5]
.sym 31531 $abc$40744$n5937
.sym 31532 $abc$40744$n4330_1
.sym 31533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 31534 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 31536 VexRiscv.decode_to_execute_RS2[18]
.sym 31537 $abc$40744$n233
.sym 31538 $abc$40744$n5588
.sym 31539 $abc$40744$n6007
.sym 31540 VexRiscv._zz_323_[3]
.sym 31541 VexRiscv.CsrPlugin_hadException
.sym 31542 $abc$40744$n5576_1
.sym 31543 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31544 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 31545 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31546 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 31547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 31548 VexRiscv._zz_41_[9]
.sym 31549 VexRiscv.CsrPlugin_mtval[8]
.sym 31550 VexRiscv._zz_41_[26]
.sym 31551 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31559 $abc$40744$n5182
.sym 31561 VexRiscv._zz_323_[19]
.sym 31562 VexRiscv._zz_323_[23]
.sym 31563 $abc$40744$n5179
.sym 31564 $abc$40744$n5212
.sym 31565 VexRiscv._zz_323_[12]
.sym 31566 $abc$40744$n5203
.sym 31567 VexRiscv._zz_323_[22]
.sym 31569 $abc$40744$n5239
.sym 31572 VexRiscv._zz_323_[31]
.sym 31573 $abc$40744$n233
.sym 31577 VexRiscv._zz_323_[26]
.sym 31578 VexRiscv._zz_323_[11]
.sym 31579 $abc$40744$n5224
.sym 31581 VexRiscv._zz_323_[18]
.sym 31585 $abc$40744$n233
.sym 31586 $abc$40744$n5200
.sym 31588 $abc$40744$n5215
.sym 31590 VexRiscv._zz_323_[19]
.sym 31591 $abc$40744$n233
.sym 31592 $abc$40744$n5203
.sym 31596 $abc$40744$n5212
.sym 31598 VexRiscv._zz_323_[22]
.sym 31599 $abc$40744$n233
.sym 31602 $abc$40744$n5215
.sym 31603 VexRiscv._zz_323_[23]
.sym 31605 $abc$40744$n233
.sym 31608 $abc$40744$n233
.sym 31609 $abc$40744$n5200
.sym 31610 VexRiscv._zz_323_[18]
.sym 31614 $abc$40744$n233
.sym 31615 $abc$40744$n5239
.sym 31616 VexRiscv._zz_323_[31]
.sym 31620 VexRiscv._zz_323_[12]
.sym 31621 $abc$40744$n5182
.sym 31622 $abc$40744$n233
.sym 31627 $abc$40744$n233
.sym 31628 $abc$40744$n5179
.sym 31629 VexRiscv._zz_323_[11]
.sym 31633 VexRiscv._zz_323_[26]
.sym 31634 $abc$40744$n233
.sym 31635 $abc$40744$n5224
.sym 31636 $abc$40744$n2621_$glb_ce
.sym 31637 clk12_$glb_clk
.sym 31639 VexRiscv._zz_41_[8]
.sym 31640 $abc$40744$n5032_1
.sym 31641 VexRiscv._zz_41_[9]
.sym 31642 VexRiscv._zz_41_[26]
.sym 31643 VexRiscv._zz_41_[27]
.sym 31644 VexRiscv._zz_41_[23]
.sym 31645 $abc$40744$n5020_1
.sym 31646 $abc$40744$n5073_1
.sym 31648 VexRiscv._zz_41_[1]
.sym 31649 $abc$40744$n5025_1
.sym 31650 VexRiscv._zz_323_[18]
.sym 31652 $abc$40744$n4843
.sym 31653 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 31654 basesoc_uart_rx_fifo_level0[2]
.sym 31656 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 31657 VexRiscv._zz_79_[24]
.sym 31658 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 31659 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 31661 VexRiscv._zz_289_[1]
.sym 31662 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 31663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 31665 $abc$40744$n4300
.sym 31666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 31667 $abc$40744$n4003
.sym 31668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 31669 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 31670 $abc$40744$n4853
.sym 31671 $abc$40744$n5299_1
.sym 31672 grant
.sym 31673 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31674 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 31680 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31681 $abc$40744$n5020_1
.sym 31683 VexRiscv.CsrPlugin_mepc[27]
.sym 31684 VexRiscv.lastStagePc[27]
.sym 31685 $abc$40744$n5002
.sym 31686 $abc$40744$n5152
.sym 31691 $abc$40744$n6717_1
.sym 31692 VexRiscv._zz_323_[1]
.sym 31693 $abc$40744$n5185
.sym 31695 $abc$40744$n5007
.sym 31696 $abc$40744$n5149
.sym 31698 $abc$40744$n4853
.sym 31699 VexRiscv._zz_323_[13]
.sym 31700 VexRiscv._zz_323_[3]
.sym 31702 $abc$40744$n2644
.sym 31703 VexRiscv._zz_323_[2]
.sym 31704 $abc$40744$n5155
.sym 31705 $abc$40744$n233
.sym 31706 $abc$40744$n4285
.sym 31708 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31713 $abc$40744$n5185
.sym 31714 VexRiscv._zz_323_[13]
.sym 31715 $abc$40744$n233
.sym 31725 $abc$40744$n5149
.sym 31726 VexRiscv._zz_323_[1]
.sym 31727 $abc$40744$n233
.sym 31731 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31732 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31733 $abc$40744$n5002
.sym 31734 $abc$40744$n5007
.sym 31737 $abc$40744$n233
.sym 31738 VexRiscv._zz_323_[2]
.sym 31739 $abc$40744$n5152
.sym 31743 $abc$40744$n4285
.sym 31744 $abc$40744$n4853
.sym 31745 $abc$40744$n5020_1
.sym 31746 $abc$40744$n6717_1
.sym 31749 $abc$40744$n2644
.sym 31751 VexRiscv.lastStagePc[27]
.sym 31752 VexRiscv.CsrPlugin_mepc[27]
.sym 31756 $abc$40744$n233
.sym 31757 $abc$40744$n5155
.sym 31758 VexRiscv._zz_323_[3]
.sym 31759 $abc$40744$n2621_$glb_ce
.sym 31760 clk12_$glb_clk
.sym 31763 $abc$40744$n4282
.sym 31764 $abc$40744$n4285
.sym 31765 $abc$40744$n4288
.sym 31766 $abc$40744$n4291
.sym 31767 $abc$40744$n4294
.sym 31768 $abc$40744$n4297
.sym 31769 $abc$40744$n4300
.sym 31771 VexRiscv._zz_41_[23]
.sym 31773 $abc$40744$n5004
.sym 31774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 31775 $abc$40744$n5020_1
.sym 31778 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 31779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 31781 $abc$40744$n3999
.sym 31783 $abc$40744$n5004
.sym 31784 $abc$40744$n2586
.sym 31786 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 31787 VexRiscv._zz_323_[0]
.sym 31789 VexRiscv._zz_164_[21]
.sym 31790 VexRiscv._zz_41_[27]
.sym 31791 $abc$40744$n5001
.sym 31792 $abc$40744$n9
.sym 31793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 31794 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31795 $abc$40744$n5000
.sym 31796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 31797 $abc$40744$n8240
.sym 31805 $abc$40744$n2598
.sym 31806 $abc$40744$n6735_1
.sym 31807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 31808 $abc$40744$n5002
.sym 31809 basesoc_vexriscv_ibus_adr[7]
.sym 31810 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 31813 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31814 $abc$40744$n5018_1
.sym 31815 $abc$40744$n5001
.sym 31816 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 31817 basesoc_vexriscv_dbus_adr[7]
.sym 31818 $abc$40744$n5073_1
.sym 31819 $abc$40744$n5000
.sym 31820 VexRiscv._zz_257_[3]
.sym 31821 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31822 $abc$40744$n4312
.sym 31826 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 31828 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31830 $abc$40744$n4853
.sym 31831 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 31832 grant
.sym 31834 $abc$40744$n5007
.sym 31836 basesoc_vexriscv_ibus_adr[7]
.sym 31837 basesoc_vexriscv_dbus_adr[7]
.sym 31838 grant
.sym 31842 $abc$40744$n6735_1
.sym 31843 $abc$40744$n4853
.sym 31844 $abc$40744$n4312
.sym 31845 $abc$40744$n5073_1
.sym 31848 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 31849 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 31850 $abc$40744$n5007
.sym 31851 $abc$40744$n5002
.sym 31854 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31855 $abc$40744$n5000
.sym 31856 $abc$40744$n5001
.sym 31857 $abc$40744$n5018_1
.sym 31861 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 31866 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 31868 VexRiscv._zz_257_[3]
.sym 31874 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 31878 $abc$40744$n5002
.sym 31879 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31881 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31882 $abc$40744$n2598
.sym 31883 clk12_$glb_clk
.sym 31884 VexRiscv.reset_$glb_sr
.sym 31885 $abc$40744$n4303
.sym 31886 $abc$40744$n4306
.sym 31887 $abc$40744$n4309
.sym 31888 $abc$40744$n4312
.sym 31889 $abc$40744$n4315
.sym 31890 $abc$40744$n4318
.sym 31891 $abc$40744$n4321
.sym 31892 $abc$40744$n4324
.sym 31894 VexRiscv._zz_288_[2]
.sym 31895 $abc$40744$n6073_1
.sym 31897 array_muxed0[7]
.sym 31898 VexRiscv._zz_194_[11]
.sym 31900 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 31901 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 31902 $abc$40744$n5018_1
.sym 31903 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 31905 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 31906 $abc$40744$n235
.sym 31907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 31908 $abc$40744$n3814
.sym 31909 basesoc_dat_w[4]
.sym 31910 $abc$40744$n4351
.sym 31911 $abc$40744$n5044_1
.sym 31912 $abc$40744$n2485
.sym 31913 VexRiscv.decode_to_execute_RS2[23]
.sym 31914 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 31915 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 31916 $abc$40744$n5002
.sym 31917 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 31918 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31919 $abc$40744$n2633
.sym 31920 $abc$40744$n5007
.sym 31927 $abc$40744$n5007
.sym 31928 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31929 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31930 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 31931 $abc$40744$n6719_1
.sym 31932 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31933 $abc$40744$n5007
.sym 31934 $abc$40744$n5071
.sym 31937 $abc$40744$n4288
.sym 31938 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 31939 $abc$40744$n5002
.sym 31943 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 31946 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 31947 $abc$40744$n4853
.sym 31948 $abc$40744$n5027_1
.sym 31949 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 31951 $abc$40744$n5001
.sym 31952 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31953 $abc$40744$n8241
.sym 31954 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31955 $abc$40744$n5000
.sym 31957 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31959 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 31965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 31966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 31967 $abc$40744$n5007
.sym 31968 $abc$40744$n5002
.sym 31971 $abc$40744$n5002
.sym 31972 $abc$40744$n5007
.sym 31973 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31974 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31977 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31978 $abc$40744$n5001
.sym 31979 $abc$40744$n5071
.sym 31980 $abc$40744$n5000
.sym 31983 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 31984 $abc$40744$n5007
.sym 31985 $abc$40744$n5002
.sym 31986 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31989 $abc$40744$n5007
.sym 31990 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31991 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 31992 $abc$40744$n5002
.sym 31995 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31997 $abc$40744$n5002
.sym 31998 $abc$40744$n5007
.sym 32001 $abc$40744$n6719_1
.sym 32002 $abc$40744$n5027_1
.sym 32003 $abc$40744$n4853
.sym 32004 $abc$40744$n4288
.sym 32005 $abc$40744$n8241
.sym 32006 clk12_$glb_clk
.sym 32008 $abc$40744$n4327
.sym 32009 $abc$40744$n4330
.sym 32010 $abc$40744$n4333
.sym 32011 $abc$40744$n4336
.sym 32012 $abc$40744$n4339
.sym 32013 $abc$40744$n4342
.sym 32014 $abc$40744$n4345
.sym 32015 $abc$40744$n4348
.sym 32016 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 32017 VexRiscv._zz_41_[12]
.sym 32020 VexRiscv.lastStagePc[8]
.sym 32021 $abc$40744$n5283_1
.sym 32022 $abc$40744$n5003
.sym 32023 $abc$40744$n233
.sym 32026 VexRiscv._zz_79_[21]
.sym 32027 $abc$40744$n3722_1
.sym 32028 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 32029 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 32030 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 32031 $abc$40744$n4309
.sym 32032 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 32033 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32034 VexRiscv.CsrPlugin_hadException
.sym 32035 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 32036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32037 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 32038 $abc$40744$n5576_1
.sym 32039 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 32040 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32041 VexRiscv.CsrPlugin_mtval[8]
.sym 32042 VexRiscv._zz_41_[26]
.sym 32043 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 32051 $abc$40744$n5002
.sym 32052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 32054 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 32058 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 32062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32064 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 32065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 32067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 32068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 32070 $abc$40744$n5000
.sym 32072 $abc$40744$n5001
.sym 32073 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32074 $abc$40744$n5025_1
.sym 32075 $abc$40744$n5007
.sym 32076 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 32085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 32089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 32097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 32100 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 32101 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32102 $abc$40744$n5007
.sym 32103 $abc$40744$n5002
.sym 32106 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 32107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32108 $abc$40744$n5002
.sym 32109 $abc$40744$n5007
.sym 32112 $abc$40744$n5001
.sym 32113 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 32114 $abc$40744$n5000
.sym 32115 $abc$40744$n5025_1
.sym 32120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 32127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 32128 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32129 clk12_$glb_clk
.sym 32131 $abc$40744$n4351
.sym 32132 $abc$40744$n4354
.sym 32133 $abc$40744$n4357
.sym 32134 $abc$40744$n4360
.sym 32135 $abc$40744$n4363
.sym 32136 $abc$40744$n4366
.sym 32137 $abc$40744$n5136_1
.sym 32138 basesoc_timer0_load_storage[4]
.sym 32139 VexRiscv._zz_152_[18]
.sym 32143 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 32145 VexRiscv._zz_288_[9]
.sym 32147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 32149 VexRiscv._zz_79_[24]
.sym 32150 $abc$40744$n3722_1
.sym 32152 $abc$40744$n4330
.sym 32153 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 32154 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 32155 $abc$40744$n5299_1
.sym 32156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 32159 $abc$40744$n4843
.sym 32160 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32161 basesoc_ctrl_reset_reset_r
.sym 32162 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32163 VexRiscv.CsrPlugin_mepc[15]
.sym 32164 $abc$40744$n4003
.sym 32165 grant
.sym 32172 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 32174 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 32175 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 32176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32178 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 32180 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 32181 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32182 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 32184 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32186 $abc$40744$n5002
.sym 32187 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 32193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 32197 $abc$40744$n5007
.sym 32201 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 32207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 32211 $abc$40744$n5002
.sym 32212 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 32214 $abc$40744$n5007
.sym 32217 $abc$40744$n5007
.sym 32218 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 32219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32220 $abc$40744$n5002
.sym 32225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32229 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 32230 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 32231 $abc$40744$n5007
.sym 32232 $abc$40744$n5002
.sym 32235 $abc$40744$n5002
.sym 32236 $abc$40744$n5007
.sym 32237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 32238 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32241 $abc$40744$n5007
.sym 32242 $abc$40744$n5002
.sym 32243 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 32244 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32247 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 32248 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 32249 $abc$40744$n5002
.sym 32250 $abc$40744$n5007
.sym 32251 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 32252 clk12_$glb_clk
.sym 32254 $abc$40744$n5461
.sym 32255 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 32256 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 32257 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 32258 $abc$40744$n5859
.sym 32259 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 32260 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 32261 $abc$40744$n5224_1
.sym 32262 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 32263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 32267 VexRiscv.decode_to_execute_RS2[29]
.sym 32268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 32269 $abc$40744$n4360
.sym 32270 $abc$40744$n4267_1
.sym 32271 basesoc_timer0_load_storage[4]
.sym 32272 VexRiscv._zz_313_
.sym 32274 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32275 $abc$40744$n4354
.sym 32276 VexRiscv._zz_288_[0]
.sym 32277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 32278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 32279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 32280 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 32281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32282 VexRiscv._zz_41_[27]
.sym 32283 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 32284 $abc$40744$n9
.sym 32285 $abc$40744$n8240
.sym 32286 $abc$40744$n5136_1
.sym 32287 $abc$40744$n4316
.sym 32288 $abc$40744$n4479_1
.sym 32289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 32295 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 32297 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32299 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 32305 VexRiscv._zz_255_[1]
.sym 32306 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 32307 VexRiscv.lastStagePc[29]
.sym 32311 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32314 $abc$40744$n4479_1
.sym 32315 $abc$40744$n2644
.sym 32316 $abc$40744$n4261_1
.sym 32317 $abc$40744$n4719_1
.sym 32318 VexRiscv.CsrPlugin_mepc[29]
.sym 32323 VexRiscv.CsrPlugin_mepc[15]
.sym 32326 $abc$40744$n5004
.sym 32330 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32334 VexRiscv.CsrPlugin_mepc[15]
.sym 32335 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 32337 $abc$40744$n5004
.sym 32341 VexRiscv.lastStagePc[29]
.sym 32342 $abc$40744$n2644
.sym 32343 VexRiscv.CsrPlugin_mepc[29]
.sym 32346 $abc$40744$n4261_1
.sym 32347 $abc$40744$n4719_1
.sym 32348 $abc$40744$n4479_1
.sym 32349 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 32354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32360 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32364 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 32367 VexRiscv._zz_255_[1]
.sym 32370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32374 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 32375 clk12_$glb_clk
.sym 32377 basesoc_vexriscv_dbus_adr[11]
.sym 32378 $abc$40744$n9
.sym 32379 basesoc_vexriscv_dbus_adr[18]
.sym 32380 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 32381 $abc$40744$n4814
.sym 32382 $abc$40744$n5226_1
.sym 32383 basesoc_vexriscv_dbus_adr[19]
.sym 32384 basesoc_vexriscv_dbus_adr[14]
.sym 32385 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32386 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 32387 $abc$40744$n6200
.sym 32389 VexRiscv._zz_323_[0]
.sym 32390 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 32391 sys_rst
.sym 32392 $abc$40744$n235
.sym 32393 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 32395 VexRiscv.lastStagePc[29]
.sym 32397 VexRiscv._zz_79_[29]
.sym 32398 $abc$40744$n2617
.sym 32399 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 32400 VexRiscv._zz_171_[1]
.sym 32401 $abc$40744$n2644
.sym 32402 $abc$40744$n5086
.sym 32404 $abc$40744$n2485
.sym 32405 $abc$40744$n4488_1
.sym 32406 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32407 $abc$40744$n2633
.sym 32408 VexRiscv._zz_41_[19]
.sym 32409 VexRiscv.decode_to_execute_RS2[23]
.sym 32410 $abc$40744$n2644
.sym 32411 VexRiscv._zz_194_[6]
.sym 32412 $abc$40744$n2647
.sym 32418 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32422 VexRiscv.CsrPlugin_mepc[8]
.sym 32423 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 32426 VexRiscv.lastStagePc[8]
.sym 32427 $abc$40744$n2644
.sym 32430 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32431 basesoc_vexriscv_ibus_adr[11]
.sym 32434 basesoc_vexriscv_dbus_adr[11]
.sym 32436 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 32437 grant
.sym 32438 $abc$40744$n5004
.sym 32440 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32441 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 32442 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32443 VexRiscv._zz_204_
.sym 32444 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 32453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 32466 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32469 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 32470 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32471 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32472 VexRiscv._zz_204_
.sym 32476 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 32482 $abc$40744$n5004
.sym 32483 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 32484 VexRiscv.CsrPlugin_mepc[8]
.sym 32487 $abc$40744$n2644
.sym 32488 VexRiscv.lastStagePc[8]
.sym 32489 VexRiscv.CsrPlugin_mepc[8]
.sym 32493 grant
.sym 32494 basesoc_vexriscv_ibus_adr[11]
.sym 32496 basesoc_vexriscv_dbus_adr[11]
.sym 32497 $abc$40744$n2586_$glb_ce
.sym 32498 clk12_$glb_clk
.sym 32500 $abc$40744$n4488_1
.sym 32501 VexRiscv._zz_201_[8]
.sym 32502 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32503 $abc$40744$n4317_1
.sym 32504 $abc$40744$n4316
.sym 32505 $abc$40744$n4295
.sym 32506 VexRiscv._zz_201_[16]
.sym 32507 $abc$40744$n4689
.sym 32509 $abc$40744$n4459_1
.sym 32512 VexRiscv._zz_41_[22]
.sym 32513 VexRiscv._zz_200_[22]
.sym 32514 $abc$40744$n5283_1
.sym 32515 $abc$40744$n2282
.sym 32516 VexRiscv._zz_41_[25]
.sym 32517 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 32518 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 32520 $abc$40744$n2249
.sym 32521 VexRiscv._zz_200_[16]
.sym 32522 VexRiscv._zz_41_[16]
.sym 32523 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 32524 basesoc_vexriscv_dbus_adr[18]
.sym 32526 VexRiscv.CsrPlugin_hadException
.sym 32527 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 32528 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32529 VexRiscv._zz_171_[0]
.sym 32530 $abc$40744$n5576_1
.sym 32531 $abc$40744$n2565
.sym 32532 VexRiscv.CsrPlugin_mepc[26]
.sym 32533 $abc$40744$n2632
.sym 32534 VexRiscv.CsrPlugin_mtval[8]
.sym 32535 VexRiscv._zz_171_[0]
.sym 32543 VexRiscv.CsrPlugin_mepc[16]
.sym 32544 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 32547 $abc$40744$n5332_1
.sym 32548 VexRiscv.CsrPlugin_mtval[27]
.sym 32550 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32551 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 32552 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 32556 $abc$40744$n4635_1
.sym 32558 basesoc_vexriscv_ibus_adr[3]
.sym 32559 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 32560 $abc$40744$n5004
.sym 32561 $abc$40744$n2644
.sym 32562 $abc$40744$n5364_1
.sym 32563 VexRiscv._zz_201_[27]
.sym 32564 $abc$40744$n5348
.sym 32565 $abc$40744$n4633_1
.sym 32567 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32569 $abc$40744$n5368
.sym 32570 $abc$40744$n5315_1
.sym 32571 VexRiscv.lastStagePc[16]
.sym 32572 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32574 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 32575 $abc$40744$n5368
.sym 32576 $abc$40744$n5315_1
.sym 32580 VexRiscv.CsrPlugin_mtval[27]
.sym 32581 VexRiscv._zz_201_[27]
.sym 32582 $abc$40744$n4633_1
.sym 32583 $abc$40744$n4635_1
.sym 32586 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32587 $abc$40744$n5348
.sym 32588 $abc$40744$n5315_1
.sym 32592 $abc$40744$n5364_1
.sym 32594 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 32595 $abc$40744$n5315_1
.sym 32598 $abc$40744$n5315_1
.sym 32600 $abc$40744$n5332_1
.sym 32601 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32604 basesoc_vexriscv_ibus_adr[3]
.sym 32605 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32607 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 32610 VexRiscv.CsrPlugin_mepc[16]
.sym 32611 $abc$40744$n5004
.sym 32613 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 32616 VexRiscv.lastStagePc[16]
.sym 32617 VexRiscv.CsrPlugin_mepc[16]
.sym 32619 $abc$40744$n2644
.sym 32621 clk12_$glb_clk
.sym 32623 $abc$40744$n4633_1
.sym 32624 $abc$40744$n4035
.sym 32625 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32626 $abc$40744$n4634_1
.sym 32627 $abc$40744$n4005
.sym 32628 $abc$40744$n2647
.sym 32629 $abc$40744$n297
.sym 32630 $abc$40744$n4636_1
.sym 32631 user_btn0
.sym 32634 user_btn0
.sym 32635 VexRiscv.lastStagePc[9]
.sym 32637 VexRiscv._zz_195_[4]
.sym 32638 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 32639 $abc$40744$n3811
.sym 32641 $abc$40744$n4481_1
.sym 32642 VexRiscv._zz_195_[4]
.sym 32643 $abc$40744$n3794
.sym 32644 VexRiscv._zz_195_[3]
.sym 32646 VexRiscv.CsrPlugin_mepc[29]
.sym 32647 VexRiscv._zz_323_[31]
.sym 32649 VexRiscv._zz_152_[25]
.sym 32651 $abc$40744$n4843
.sym 32652 VexRiscv.CsrPlugin_mepc[3]
.sym 32653 $abc$40744$n4295
.sym 32654 $abc$40744$n2565
.sym 32656 $abc$40744$n4653
.sym 32657 $abc$40744$n4003
.sym 32658 $abc$40744$n5299_1
.sym 32664 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 32665 VexRiscv._zz_336_
.sym 32666 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 32668 $abc$40744$n4631_1
.sym 32669 VexRiscv._zz_152_[24]
.sym 32673 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32674 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32678 VexRiscv._zz_171_[1]
.sym 32682 $abc$40744$n2647
.sym 32683 VexRiscv.CsrPlugin_mepc[22]
.sym 32687 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32688 $abc$40744$n5004
.sym 32690 VexRiscv.CsrPlugin_mepc[7]
.sym 32694 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 32695 VexRiscv._zz_171_[0]
.sym 32698 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32703 $abc$40744$n5004
.sym 32705 VexRiscv.CsrPlugin_mepc[7]
.sym 32706 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 32710 VexRiscv._zz_336_
.sym 32716 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32721 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 32722 $abc$40744$n5004
.sym 32724 VexRiscv.CsrPlugin_mepc[22]
.sym 32727 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32736 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 32739 VexRiscv._zz_152_[24]
.sym 32740 VexRiscv._zz_171_[0]
.sym 32741 VexRiscv._zz_171_[1]
.sym 32742 $abc$40744$n4631_1
.sym 32743 $abc$40744$n2647
.sym 32744 clk12_$glb_clk
.sym 32746 $abc$40744$n2225
.sym 32747 $abc$40744$n4807_1
.sym 32748 $abc$40744$n4810_1
.sym 32749 VexRiscv.CsrPlugin_mepc[22]
.sym 32750 $abc$40744$n2632
.sym 32751 $abc$40744$n4811_1
.sym 32752 $abc$40744$n7766
.sym 32753 VexRiscv._zz_150_
.sym 32754 VexRiscv._zz_35_[13]
.sym 32755 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32757 VexRiscv._zz_323_[12]
.sym 32758 $abc$40744$n3999
.sym 32759 VexRiscv._zz_336_
.sym 32760 $abc$40744$n4228
.sym 32761 $abc$40744$n4383_1
.sym 32762 VexRiscv._zz_288_[0]
.sym 32764 VexRiscv.decode_to_execute_RS2[26]
.sym 32765 VexRiscv._zz_195_[1]
.sym 32767 VexRiscv._zz_195_[7]
.sym 32768 $abc$40744$n4230_1
.sym 32769 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32770 VexRiscv._zz_35_[29]
.sym 32771 $abc$40744$n2632
.sym 32772 $abc$40744$n4479_1
.sym 32773 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32774 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 32775 VexRiscv._zz_201_[3]
.sym 32776 $abc$40744$n2647
.sym 32777 $abc$40744$n5315_1
.sym 32778 user_btn0
.sym 32779 $abc$40744$n3649
.sym 32781 VexRiscv._zz_288_[1]
.sym 32787 $abc$40744$n4633_1
.sym 32789 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 32790 VexRiscv._zz_171_[1]
.sym 32791 VexRiscv._zz_201_[24]
.sym 32793 VexRiscv.CsrPlugin_mepc[24]
.sym 32796 VexRiscv._zz_195_[12]
.sym 32797 VexRiscv.CsrPlugin_mtval[24]
.sym 32798 VexRiscv.CsrPlugin_hadException
.sym 32799 VexRiscv._zz_171_[0]
.sym 32801 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 32802 $abc$40744$n4636_1
.sym 32803 $abc$40744$n4654_1
.sym 32804 VexRiscv._zz_196_[32]
.sym 32805 $abc$40744$n4653
.sym 32809 VexRiscv._zz_152_[25]
.sym 32810 $abc$40744$n4632_1
.sym 32815 $abc$40744$n4635_1
.sym 32816 VexRiscv._zz_196_[12]
.sym 32817 VexRiscv.CsrPlugin_mepc[25]
.sym 32818 VexRiscv._zz_323_[12]
.sym 32823 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 32829 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 32832 $abc$40744$n4636_1
.sym 32834 $abc$40744$n4654_1
.sym 32835 VexRiscv.CsrPlugin_mepc[25]
.sym 32841 VexRiscv._zz_323_[12]
.sym 32844 VexRiscv.CsrPlugin_mepc[24]
.sym 32846 $abc$40744$n4636_1
.sym 32847 $abc$40744$n4632_1
.sym 32851 VexRiscv._zz_195_[12]
.sym 32852 VexRiscv._zz_196_[32]
.sym 32853 VexRiscv._zz_196_[12]
.sym 32856 $abc$40744$n4653
.sym 32857 VexRiscv._zz_171_[0]
.sym 32858 VexRiscv._zz_152_[25]
.sym 32859 VexRiscv._zz_171_[1]
.sym 32862 VexRiscv.CsrPlugin_mtval[24]
.sym 32863 $abc$40744$n4633_1
.sym 32864 $abc$40744$n4635_1
.sym 32865 VexRiscv._zz_201_[24]
.sym 32866 VexRiscv.CsrPlugin_hadException
.sym 32867 clk12_$glb_clk
.sym 32869 $abc$40744$n4293_1
.sym 32870 VexRiscv._zz_79_[18]
.sym 32871 $abc$40744$n2497
.sym 32872 $abc$40744$n2565
.sym 32873 $abc$40744$n4517
.sym 32874 $abc$40744$n5299_1
.sym 32875 VexRiscv.CsrPlugin_mip_MSIP
.sym 32876 VexRiscv._zz_337_
.sym 32877 $abc$40744$n4631_1
.sym 32878 basesoc_dat_w[5]
.sym 32882 $abc$40744$n7766
.sym 32884 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32886 VexRiscv._zz_323_[0]
.sym 32889 VexRiscv._zz_323_[0]
.sym 32890 $abc$40744$n4523
.sym 32891 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32893 basesoc_ctrl_reset_reset_r
.sym 32895 VexRiscv.CsrPlugin_mepc[22]
.sym 32897 $abc$40744$n5360
.sym 32898 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 32899 $abc$40744$n4228
.sym 32900 VexRiscv._zz_196_[32]
.sym 32901 VexRiscv.decode_to_execute_RS2[23]
.sym 32903 $abc$40744$n2644
.sym 32904 $abc$40744$n2633
.sym 32910 VexRiscv.CsrPlugin_mtval[23]
.sym 32913 $abc$40744$n4614_1
.sym 32917 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 32919 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32922 VexRiscv._zz_152_[23]
.sym 32923 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 32925 VexRiscv._zz_201_[23]
.sym 32926 $abc$40744$n4613_1
.sym 32927 VexRiscv.CsrPlugin_mepc[3]
.sym 32928 $abc$40744$n4228
.sym 32929 VexRiscv._zz_323_[18]
.sym 32931 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 32933 VexRiscv.CsrPlugin_mepc[23]
.sym 32934 $abc$40744$n3999
.sym 32935 VexRiscv._zz_171_[0]
.sym 32936 $abc$40744$n4230_1
.sym 32937 $abc$40744$n2565
.sym 32938 $abc$40744$n5004
.sym 32939 VexRiscv.CsrPlugin_mepc[6]
.sym 32940 VexRiscv._zz_171_[1]
.sym 32941 VexRiscv.CsrPlugin_mepc[5]
.sym 32944 $abc$40744$n4614_1
.sym 32945 VexRiscv.CsrPlugin_mtval[23]
.sym 32946 $abc$40744$n4230_1
.sym 32949 $abc$40744$n5004
.sym 32950 VexRiscv.CsrPlugin_mepc[5]
.sym 32951 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 32956 $abc$40744$n5004
.sym 32957 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32958 VexRiscv.CsrPlugin_mepc[3]
.sym 32961 VexRiscv.CsrPlugin_mepc[23]
.sym 32962 $abc$40744$n4228
.sym 32963 $abc$40744$n3999
.sym 32964 VexRiscv._zz_201_[23]
.sym 32970 VexRiscv._zz_323_[18]
.sym 32973 VexRiscv._zz_171_[1]
.sym 32974 $abc$40744$n4613_1
.sym 32975 VexRiscv._zz_152_[23]
.sym 32976 VexRiscv._zz_171_[0]
.sym 32979 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 32980 $abc$40744$n5004
.sym 32981 VexRiscv.CsrPlugin_mepc[6]
.sym 32985 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 32989 $abc$40744$n2565
.sym 32990 clk12_$glb_clk
.sym 32991 VexRiscv.reset_$glb_sr
.sym 32992 VexRiscv._zz_201_[26]
.sym 32993 $abc$40744$n4672_1
.sym 32994 VexRiscv._zz_201_[3]
.sym 32995 $abc$40744$n5621
.sym 32996 VexRiscv._zz_201_[6]
.sym 32997 VexRiscv._zz_201_[7]
.sym 32998 $abc$40744$n5578_1
.sym 32999 VexRiscv._zz_201_[22]
.sym 33000 VexRiscv._zz_323_[0]
.sym 33001 VexRiscv._zz_336_
.sym 33004 VexRiscv._zz_195_[17]
.sym 33006 VexRiscv._zz_195_[8]
.sym 33007 $abc$40744$n2565
.sym 33009 VexRiscv._zz_35_[21]
.sym 33010 VexRiscv._zz_195_[12]
.sym 33011 VexRiscv._zz_195_[11]
.sym 33012 VexRiscv._zz_323_[0]
.sym 33013 VexRiscv._zz_79_[18]
.sym 33015 $abc$40744$n2497
.sym 33017 VexRiscv.CsrPlugin_mepc[26]
.sym 33018 $abc$40744$n2565
.sym 33019 VexRiscv._zz_195_[27]
.sym 33021 VexRiscv._zz_171_[0]
.sym 33023 VexRiscv.CsrPlugin_hadException
.sym 33024 $abc$40744$n4261_1
.sym 33025 VexRiscv.CsrPlugin_mepc[6]
.sym 33026 VexRiscv._zz_337_
.sym 33027 VexRiscv.CsrPlugin_mepc[5]
.sym 33033 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 33038 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33039 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 33040 VexRiscv._zz_337_
.sym 33046 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 33049 VexRiscv.CsrPlugin_mepc[28]
.sym 33051 $abc$40744$n2647
.sym 33053 VexRiscv.CsrPlugin_mepc[20]
.sym 33058 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 33059 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 33060 $abc$40744$n5004
.sym 33063 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 33066 $abc$40744$n5004
.sym 33068 VexRiscv.CsrPlugin_mepc[28]
.sym 33069 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 33072 VexRiscv._zz_337_
.sym 33078 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 33086 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33090 $abc$40744$n5004
.sym 33091 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 33092 VexRiscv.CsrPlugin_mepc[20]
.sym 33097 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 33104 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 33109 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 33112 $abc$40744$n2647
.sym 33113 clk12_$glb_clk
.sym 33115 $abc$40744$n5360
.sym 33116 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 33117 $abc$40744$n4596_1
.sym 33119 $abc$40744$n4270_1
.sym 33120 $abc$40744$n4271_1
.sym 33122 VexRiscv._zz_233_
.sym 33127 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 33128 VexRiscv._zz_195_[20]
.sym 33129 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 33130 $abc$40744$n5315_1
.sym 33131 VexRiscv._zz_195_[29]
.sym 33132 VexRiscv._zz_195_[18]
.sym 33133 VexRiscv._zz_194_[11]
.sym 33134 VexRiscv._zz_195_[17]
.sym 33135 VexRiscv._zz_194_[26]
.sym 33136 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 33137 VexRiscv._zz_318_[19]
.sym 33140 waittimer0_count[13]
.sym 33143 VexRiscv._zz_195_[15]
.sym 33144 basesoc_adr[0]
.sym 33147 eventmanager_status_w[0]
.sym 33148 waittimer0_count[9]
.sym 33149 basesoc_adr[1]
.sym 33150 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 33156 basesoc_adr[1]
.sym 33159 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33165 csrbankarray_csrbank0_leds_out0_w[1]
.sym 33166 $abc$40744$n4228
.sym 33168 basesoc_adr[0]
.sym 33170 $abc$40744$n3999
.sym 33171 VexRiscv.CsrPlugin_mepc[19]
.sym 33175 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 33178 VexRiscv._zz_201_[19]
.sym 33183 $abc$40744$n2565
.sym 33195 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 33196 basesoc_adr[1]
.sym 33197 basesoc_adr[0]
.sym 33198 csrbankarray_csrbank0_leds_out0_w[1]
.sym 33207 $abc$40744$n3999
.sym 33208 VexRiscv.CsrPlugin_mepc[19]
.sym 33209 $abc$40744$n4228
.sym 33210 VexRiscv._zz_201_[19]
.sym 33226 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33235 $abc$40744$n2565
.sym 33236 clk12_$glb_clk
.sym 33237 VexRiscv.reset_$glb_sr
.sym 33238 $abc$40744$n3942
.sym 33239 waittimer0_count[14]
.sym 33241 csrbankarray_csrbank2_dat0_w[2]
.sym 33242 csrbankarray_csrbank2_dat0_w[5]
.sym 33244 $abc$40744$n2467
.sym 33250 csrbankarray_csrbank2_dat0_w[6]
.sym 33251 csrbankarray_csrbank0_leds_out0_w[1]
.sym 33252 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 33254 $abc$40744$n5315_1
.sym 33255 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33257 $abc$40744$n3999
.sym 33258 $abc$40744$n4542
.sym 33259 VexRiscv.CsrPlugin_mepc[19]
.sym 33270 user_btn0
.sym 33281 $abc$40744$n6696
.sym 33288 $PACKER_VCC_NET
.sym 33289 $abc$40744$n6688
.sym 33298 waittimer0_count[0]
.sym 33302 $abc$40744$n6670
.sym 33305 $abc$40744$n6674
.sym 33306 $abc$40744$n2466
.sym 33307 user_btn0
.sym 33325 $abc$40744$n6688
.sym 33327 user_btn0
.sym 33330 $abc$40744$n6670
.sym 33332 user_btn0
.sym 33337 user_btn0
.sym 33339 $abc$40744$n6674
.sym 33349 user_btn0
.sym 33350 $abc$40744$n6696
.sym 33355 $PACKER_VCC_NET
.sym 33356 waittimer0_count[0]
.sym 33358 $abc$40744$n2466
.sym 33359 clk12_$glb_clk
.sym 33360 sys_rst_$glb_sr
.sym 33364 $abc$40744$n2466
.sym 33365 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 33367 waittimer0_count[16]
.sym 33373 $abc$40744$n5588_1
.sym 33374 waittimer0_count[11]
.sym 33375 $abc$40744$n6688
.sym 33376 VexRiscv.CsrPlugin_mepc[20]
.sym 33377 $abc$40744$n6696
.sym 33378 VexRiscv._zz_195_[27]
.sym 33379 $abc$40744$n6698
.sym 33380 waittimer0_count[12]
.sym 33382 VexRiscv.CsrPlugin_mepc[28]
.sym 33384 $abc$40744$n154
.sym 33395 $abc$40744$n2644
.sym 33409 $abc$40744$n6682
.sym 33410 $abc$40744$n6702
.sym 33421 user_btn0
.sym 33429 $abc$40744$n2466
.sym 33431 sys_rst
.sym 33433 $abc$40744$n6698
.sym 33441 $abc$40744$n6682
.sym 33443 user_btn0
.sym 33444 sys_rst
.sym 33465 $abc$40744$n6702
.sym 33467 user_btn0
.sym 33468 sys_rst
.sym 33471 sys_rst
.sym 33473 $abc$40744$n6698
.sym 33474 user_btn0
.sym 33481 $abc$40744$n2466
.sym 33482 clk12_$glb_clk
.sym 33496 $abc$40744$n146
.sym 33500 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 33502 $abc$40744$n6702
.sym 33503 $PACKER_VCC_NET
.sym 33506 $abc$40744$n2466
.sym 33512 VexRiscv.CsrPlugin_hadException
.sym 33585 basesoc_timer0_value_status[31]
.sym 33586 basesoc_timer0_value_status[2]
.sym 33587 basesoc_timer0_value_status[19]
.sym 33588 basesoc_timer0_value_status[30]
.sym 33589 basesoc_timer0_value_status[9]
.sym 33591 basesoc_timer0_value_status[4]
.sym 33600 csrbankarray_csrbank2_dat0_w[5]
.sym 33601 spiflash_bus_dat_r[9]
.sym 33602 $abc$40744$n8240
.sym 33608 VexRiscv.decode_to_execute_RS2[16]
.sym 33635 basesoc_dat_w[2]
.sym 33653 $abc$40744$n2424
.sym 33685 basesoc_dat_w[2]
.sym 33705 $abc$40744$n2424
.sym 33706 clk12_$glb_clk
.sym 33707 sys_rst_$glb_sr
.sym 33712 $abc$40744$n5960_1
.sym 33713 $abc$40744$n2430
.sym 33714 $abc$40744$n2428
.sym 33715 $abc$40744$n3931
.sym 33716 $abc$40744$n2445
.sym 33717 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 33718 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 33719 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 33723 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 33724 $abc$40744$n2251
.sym 33729 array_muxed1[0]
.sym 33730 $abc$40744$n2426
.sym 33731 basesoc_timer0_value[9]
.sym 33733 $PACKER_VCC_NET
.sym 33734 basesoc_adr[4]
.sym 33735 array_muxed1[4]
.sym 33755 basesoc_dat_w[3]
.sym 33756 $abc$40744$n2503
.sym 33761 $abc$40744$n6485_1
.sym 33762 basesoc_timer0_eventmanager_pending_w
.sym 33763 csrbankarray_csrbank3_bitbang0_w[1]
.sym 33764 basesoc_timer0_value_status[31]
.sym 33767 $abc$40744$n5959
.sym 33769 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 33771 basesoc_we
.sym 33774 $PACKER_VCC_NET
.sym 33775 $abc$40744$n2446
.sym 33778 $abc$40744$n2430
.sym 33781 $abc$40744$n6485_1
.sym 33791 $abc$40744$n2446
.sym 33809 $abc$40744$n2445
.sym 33816 $abc$40744$n3931
.sym 33822 $abc$40744$n3931
.sym 33824 $abc$40744$n2445
.sym 33834 $abc$40744$n2445
.sym 33868 $abc$40744$n2446
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 $abc$40744$n5997
.sym 33872 $abc$40744$n5953
.sym 33873 $abc$40744$n5958_1
.sym 33874 $abc$40744$n5955
.sym 33875 $abc$40744$n6970
.sym 33876 basesoc_uart_phy_tx_bitcount[0]
.sym 33877 $abc$40744$n5952_1
.sym 33878 basesoc_uart_phy_tx_bitcount[2]
.sym 33881 spiflash_bus_dat_r[28]
.sym 33882 VexRiscv._zz_171_[0]
.sym 33883 $abc$40744$n6327_1
.sym 33884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 33885 spiflash_bus_dat_r[9]
.sym 33887 basesoc_timer0_en_storage
.sym 33888 $abc$40744$n3895
.sym 33889 $abc$40744$n3900_1
.sym 33891 array_muxed0[10]
.sym 33893 basesoc_uart_phy_rx_reg[4]
.sym 33894 spiflash_bus_dat_r[10]
.sym 33895 $abc$40744$n3913
.sym 33896 VexRiscv.decode_to_execute_RS2[28]
.sym 33897 $abc$40744$n6523
.sym 33900 $abc$40744$n3895
.sym 33901 slave_sel_r[1]
.sym 33902 basesoc_dat_w[2]
.sym 33903 $abc$40744$n3973
.sym 33904 $abc$40744$n5997
.sym 33905 basesoc_timer0_load_storage[27]
.sym 33914 $abc$40744$n3973
.sym 33918 basesoc_dat_w[2]
.sym 33922 basesoc_dat_w[3]
.sym 33923 $abc$40744$n2503
.sym 33931 sys_rst
.sym 33936 basesoc_we
.sym 33940 basesoc_dat_w[1]
.sym 33941 $abc$40744$n3794
.sym 33951 sys_rst
.sym 33952 $abc$40744$n3973
.sym 33953 basesoc_we
.sym 33954 $abc$40744$n3794
.sym 33972 basesoc_dat_w[1]
.sym 33975 basesoc_dat_w[3]
.sym 33988 basesoc_dat_w[2]
.sym 33991 $abc$40744$n2503
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 33995 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 33996 basesoc_uart_tx_old_trigger
.sym 33997 basesoc_timer0_value[31]
.sym 33998 basesoc_adr[2]
.sym 33999 $abc$40744$n3932
.sym 34000 basesoc_uart_phy_sink_ready
.sym 34001 basesoc_timer0_value[27]
.sym 34002 spiflash_bus_dat_r[12]
.sym 34003 basesoc_ctrl_reset_reset_r
.sym 34004 basesoc_ctrl_reset_reset_r
.sym 34005 basesoc_vexriscv_dbus_cyc
.sym 34006 basesoc_adr[4]
.sym 34007 $abc$40744$n3904_1
.sym 34008 basesoc_uart_phy_rx_reg[3]
.sym 34009 $abc$40744$n2511
.sym 34012 array_muxed1[0]
.sym 34013 basesoc_timer0_load_storage[28]
.sym 34014 array_muxed0[12]
.sym 34015 array_muxed1[10]
.sym 34016 basesoc_timer0_eventmanager_status_w
.sym 34017 basesoc_uart_phy_tx_busy
.sym 34018 basesoc_timer0_reload_storage[20]
.sym 34019 basesoc_adr[2]
.sym 34020 array_muxed1[16]
.sym 34022 $abc$40744$n5995
.sym 34023 array_muxed0[3]
.sym 34025 $abc$40744$n6459_1
.sym 34026 basesoc_adr[4]
.sym 34027 $abc$40744$n3794
.sym 34028 array_muxed1[25]
.sym 34029 $abc$40744$n2428
.sym 34036 VexRiscv.decode_to_execute_RS2[20]
.sym 34037 $abc$40744$n8240
.sym 34043 VexRiscv._zz_130_[0]
.sym 34044 $abc$40744$n5851
.sym 34051 VexRiscv.decode_to_execute_RS2[16]
.sym 34052 VexRiscv.decode_to_execute_RS2[12]
.sym 34056 VexRiscv.decode_to_execute_RS2[28]
.sym 34062 VexRiscv._zz_171_[1]
.sym 34063 VexRiscv._zz_171_[0]
.sym 34064 VexRiscv._zz_130_[4]
.sym 34074 VexRiscv.decode_to_execute_RS2[12]
.sym 34075 VexRiscv._zz_171_[1]
.sym 34076 VexRiscv._zz_171_[0]
.sym 34077 VexRiscv._zz_130_[4]
.sym 34086 VexRiscv.decode_to_execute_RS2[20]
.sym 34087 VexRiscv._zz_171_[1]
.sym 34089 VexRiscv._zz_130_[4]
.sym 34098 VexRiscv._zz_130_[0]
.sym 34099 VexRiscv._zz_171_[1]
.sym 34101 VexRiscv.decode_to_execute_RS2[16]
.sym 34104 VexRiscv._zz_171_[1]
.sym 34106 $abc$40744$n5851
.sym 34107 VexRiscv.decode_to_execute_RS2[28]
.sym 34112 VexRiscv._zz_130_[0]
.sym 34114 $abc$40744$n8240
.sym 34115 clk12_$glb_clk
.sym 34117 $abc$40744$n5995
.sym 34118 $abc$40744$n5996_1
.sym 34119 $abc$40744$n6190
.sym 34120 $abc$40744$n3867
.sym 34121 basesoc_timer0_reload_storage[19]
.sym 34122 $abc$40744$n6198
.sym 34123 basesoc_timer0_reload_storage[20]
.sym 34124 basesoc_timer0_reload_storage[23]
.sym 34125 $abc$40744$n3924_1
.sym 34127 spiflash_bus_dat_r[25]
.sym 34128 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 34130 VexRiscv.decode_to_execute_RS2[20]
.sym 34132 $abc$40744$n2565
.sym 34133 $abc$40744$n6479_1
.sym 34134 $abc$40744$n6470_1
.sym 34135 $abc$40744$n3676
.sym 34136 array_muxed0[3]
.sym 34137 $abc$40744$n2296
.sym 34139 basesoc_adr[3]
.sym 34140 basesoc_uart_tx_old_trigger
.sym 34141 VexRiscv.decode_to_execute_RS2[11]
.sym 34142 csrbankarray_csrbank3_bitbang0_w[1]
.sym 34143 $abc$40744$n3812
.sym 34144 VexRiscv.decode_to_execute_RS2[10]
.sym 34145 basesoc_adr[2]
.sym 34148 VexRiscv._zz_171_[1]
.sym 34149 $abc$40744$n6471_1
.sym 34150 basesoc_dat_w[3]
.sym 34151 VexRiscv._zz_130_[3]
.sym 34152 basesoc_bus_wishbone_dat_r[1]
.sym 34161 $abc$40744$n6523
.sym 34163 basesoc_bus_wishbone_dat_r[5]
.sym 34165 slave_sel_r[0]
.sym 34173 slave_sel_r[1]
.sym 34174 basesoc_dat_w[3]
.sym 34176 basesoc_bus_wishbone_dat_r[1]
.sym 34179 basesoc_dat_w[7]
.sym 34180 spiflash_bus_dat_r[5]
.sym 34182 spiflash_bus_dat_r[1]
.sym 34184 basesoc_dat_w[4]
.sym 34185 $abc$40744$n2430
.sym 34186 $abc$40744$n3847_1
.sym 34191 slave_sel_r[1]
.sym 34192 basesoc_bus_wishbone_dat_r[5]
.sym 34193 spiflash_bus_dat_r[5]
.sym 34194 slave_sel_r[0]
.sym 34197 spiflash_bus_dat_r[1]
.sym 34198 basesoc_bus_wishbone_dat_r[1]
.sym 34199 slave_sel_r[0]
.sym 34200 slave_sel_r[1]
.sym 34209 $abc$40744$n6523
.sym 34211 $abc$40744$n3847_1
.sym 34216 basesoc_dat_w[4]
.sym 34222 basesoc_dat_w[3]
.sym 34230 basesoc_dat_w[7]
.sym 34237 $abc$40744$n2430
.sym 34238 clk12_$glb_clk
.sym 34239 sys_rst_$glb_sr
.sym 34240 basesoc_timer0_load_storage[21]
.sym 34241 basesoc_timer0_load_storage[17]
.sym 34242 basesoc_timer0_load_storage[20]
.sym 34243 $abc$40744$n6441
.sym 34244 $abc$40744$n3847_1
.sym 34245 $abc$40744$n6440_1
.sym 34246 $abc$40744$n5923_1
.sym 34247 basesoc_timer0_load_storage[23]
.sym 34248 $abc$40744$n2632
.sym 34249 $abc$40744$n3795
.sym 34250 $abc$40744$n2565
.sym 34251 $abc$40744$n2632
.sym 34252 basesoc_timer0_value[28]
.sym 34253 basesoc_uart_tx_fifo_consume[2]
.sym 34254 array_muxed1[13]
.sym 34255 basesoc_dat_w[1]
.sym 34256 $abc$40744$n8240
.sym 34257 $abc$40744$n6523
.sym 34258 $abc$40744$n5621
.sym 34259 basesoc_bus_wishbone_dat_r[5]
.sym 34260 basesoc_uart_phy_rx_reg[7]
.sym 34261 $abc$40744$n6464_1
.sym 34262 basesoc_timer0_load_storage[28]
.sym 34263 $PACKER_VCC_NET
.sym 34264 VexRiscv._zz_130_[2]
.sym 34265 VexRiscv.decode_to_execute_RS2[13]
.sym 34266 VexRiscv._zz_130_[1]
.sym 34267 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 34268 basesoc_we
.sym 34269 $abc$40744$n5923_1
.sym 34270 basesoc_dat_w[4]
.sym 34271 $abc$40744$n2430
.sym 34273 basesoc_timer0_load_storage[21]
.sym 34274 $abc$40744$n3936
.sym 34275 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 34281 VexRiscv._zz_130_[5]
.sym 34282 VexRiscv._zz_130_[2]
.sym 34284 VexRiscv._zz_130_[1]
.sym 34286 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 34289 VexRiscv.decode_to_execute_RS2[13]
.sym 34290 VexRiscv.dBus_cmd_payload_wr
.sym 34292 $abc$40744$n8240
.sym 34293 VexRiscv.decode_to_execute_RS2[30]
.sym 34296 $abc$40744$n5855
.sym 34297 VexRiscv._zz_171_[0]
.sym 34300 $abc$40744$n5845
.sym 34301 VexRiscv.decode_to_execute_RS2[11]
.sym 34303 VexRiscv.decode_to_execute_RS2[9]
.sym 34304 VexRiscv.decode_to_execute_RS2[10]
.sym 34305 VexRiscv._zz_171_[0]
.sym 34307 VexRiscv.decode_to_execute_RS2[25]
.sym 34308 VexRiscv._zz_171_[1]
.sym 34311 VexRiscv._zz_130_[3]
.sym 34314 $abc$40744$n5855
.sym 34315 VexRiscv.decode_to_execute_RS2[30]
.sym 34316 VexRiscv._zz_171_[1]
.sym 34320 VexRiscv.decode_to_execute_RS2[10]
.sym 34321 VexRiscv._zz_171_[0]
.sym 34322 VexRiscv._zz_130_[2]
.sym 34323 VexRiscv._zz_171_[1]
.sym 34326 VexRiscv._zz_171_[1]
.sym 34327 VexRiscv._zz_130_[3]
.sym 34328 VexRiscv.decode_to_execute_RS2[11]
.sym 34329 VexRiscv._zz_171_[0]
.sym 34332 VexRiscv._zz_130_[1]
.sym 34333 VexRiscv.decode_to_execute_RS2[9]
.sym 34334 VexRiscv._zz_171_[0]
.sym 34335 VexRiscv._zz_171_[1]
.sym 34338 VexRiscv._zz_130_[5]
.sym 34339 VexRiscv.decode_to_execute_RS2[13]
.sym 34340 VexRiscv._zz_171_[1]
.sym 34341 VexRiscv._zz_171_[0]
.sym 34344 VexRiscv.decode_to_execute_RS2[25]
.sym 34345 VexRiscv._zz_171_[1]
.sym 34346 $abc$40744$n5845
.sym 34352 VexRiscv.dBus_cmd_payload_wr
.sym 34358 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 34360 $abc$40744$n8240
.sym 34361 clk12_$glb_clk
.sym 34363 basesoc_bus_wishbone_dat_r[3]
.sym 34364 array_muxed0[9]
.sym 34365 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 34366 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 34367 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 34368 basesoc_bus_wishbone_dat_r[1]
.sym 34369 $abc$40744$n6433
.sym 34370 $abc$40744$n2438
.sym 34371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 34373 $abc$40744$n5621
.sym 34374 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 34375 VexRiscv._zz_130_[5]
.sym 34376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 34377 slave_sel_r[0]
.sym 34378 csrbankarray_csrbank3_bitbang0_w[2]
.sym 34379 $abc$40744$n2565
.sym 34380 basesoc_timer0_load_storage[23]
.sym 34381 array_muxed1[11]
.sym 34382 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 34383 sys_rst
.sym 34384 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 34385 VexRiscv.dBus_cmd_payload_wr
.sym 34386 $abc$40744$n3900_1
.sym 34387 $abc$40744$n3913
.sym 34388 spiflash_bus_dat_r[24]
.sym 34389 VexRiscv.decode_to_execute_RS2[9]
.sym 34390 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 34391 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 34392 csrbankarray_csrbank2_dat0_w[7]
.sym 34393 VexRiscv.decode_to_execute_RS2[25]
.sym 34394 VexRiscv.decode_to_execute_RS2[8]
.sym 34395 VexRiscv._zz_130_[7]
.sym 34396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 34397 slave_sel_r[1]
.sym 34398 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 34404 slave_sel_r[1]
.sym 34405 $abc$40744$n6476_1
.sym 34406 $abc$40744$n6477_1
.sym 34407 VexRiscv.decode_to_execute_RS2[14]
.sym 34408 $abc$40744$n6470_1
.sym 34409 spiflash_bus_dat_r[16]
.sym 34411 $abc$40744$n6479_1
.sym 34412 spiflash_bus_dat_r[24]
.sym 34413 $abc$40744$n6495_1
.sym 34417 spiflash_bus_dat_r[8]
.sym 34418 VexRiscv._zz_171_[1]
.sym 34421 $abc$40744$n6471_1
.sym 34423 slave_sel_r[1]
.sym 34426 spiflash_bus_dat_r[3]
.sym 34427 slave_sel_r[0]
.sym 34428 basesoc_bus_wishbone_dat_r[3]
.sym 34429 $abc$40744$n6464_1
.sym 34430 $abc$40744$n6465_1
.sym 34431 VexRiscv._zz_130_[6]
.sym 34432 $abc$40744$n6511_1
.sym 34435 VexRiscv._zz_171_[0]
.sym 34438 $abc$40744$n6476_1
.sym 34439 $abc$40744$n6477_1
.sym 34443 $abc$40744$n6465_1
.sym 34446 $abc$40744$n6464_1
.sym 34449 slave_sel_r[1]
.sym 34450 basesoc_bus_wishbone_dat_r[3]
.sym 34451 spiflash_bus_dat_r[3]
.sym 34452 slave_sel_r[0]
.sym 34455 slave_sel_r[1]
.sym 34457 $abc$40744$n6479_1
.sym 34458 spiflash_bus_dat_r[8]
.sym 34461 slave_sel_r[1]
.sym 34462 spiflash_bus_dat_r[24]
.sym 34464 $abc$40744$n6511_1
.sym 34467 slave_sel_r[1]
.sym 34468 $abc$40744$n6495_1
.sym 34469 spiflash_bus_dat_r[16]
.sym 34474 $abc$40744$n6471_1
.sym 34475 $abc$40744$n6470_1
.sym 34479 VexRiscv.decode_to_execute_RS2[14]
.sym 34480 VexRiscv._zz_130_[6]
.sym 34481 VexRiscv._zz_171_[1]
.sym 34482 VexRiscv._zz_171_[0]
.sym 34484 clk12_$glb_clk
.sym 34485 $abc$40744$n231_$glb_sr
.sym 34486 $abc$40744$n4054
.sym 34487 $abc$40744$n4050
.sym 34488 $abc$40744$n4051
.sym 34489 $abc$40744$n4048
.sym 34490 $abc$40744$n4052
.sym 34491 VexRiscv.CsrPlugin_mtval[14]
.sym 34492 $abc$40744$n4049
.sym 34493 $abc$40744$n4053
.sym 34495 basesoc_vexriscv_dbus_adr[9]
.sym 34496 basesoc_dat_w[4]
.sym 34498 basesoc_timer0_load_storage[14]
.sym 34499 csrbankarray_csrbank0_leds_out0_w[3]
.sym 34500 $abc$40744$n8240
.sym 34501 $abc$40744$n9
.sym 34502 basesoc_ctrl_storage[17]
.sym 34503 $abc$40744$n2438
.sym 34504 $abc$40744$n6431
.sym 34505 $abc$40744$n6437
.sym 34506 $abc$40744$n3840_1
.sym 34507 basesoc_vexriscv_dbus_we
.sym 34508 basesoc_vexriscv_ibus_adr[12]
.sym 34509 basesoc_adr[4]
.sym 34510 basesoc_uart_phy_storage[17]
.sym 34511 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 34512 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34513 VexRiscv.CsrPlugin_mtval[14]
.sym 34514 $abc$40744$n5879
.sym 34515 VexRiscv.decode_to_execute_RS2[15]
.sym 34516 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 34518 $abc$40744$n3794
.sym 34519 $abc$40744$n3988
.sym 34520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 34521 VexRiscv.CsrPlugin_hadException
.sym 34529 $abc$40744$n3794
.sym 34530 $abc$40744$n3988
.sym 34531 VexRiscv.decode_to_execute_RS2[15]
.sym 34532 csrbankarray_csrbank2_dat0_w[3]
.sym 34533 VexRiscv._zz_171_[0]
.sym 34535 basesoc_bus_wishbone_dat_r[7]
.sym 34536 slave_sel[2]
.sym 34540 array_muxed1[4]
.sym 34541 eventmanager_status_w[1]
.sym 34542 $abc$40744$n3818
.sym 34543 $abc$40744$n3988
.sym 34544 $abc$40744$n6013
.sym 34546 $abc$40744$n3936
.sym 34547 spiflash_bus_dat_r[7]
.sym 34548 VexRiscv._zz_171_[1]
.sym 34552 csrbankarray_csrbank2_dat0_w[7]
.sym 34554 csrbankarray_csrbank2_dat0_w[5]
.sym 34555 VexRiscv._zz_130_[7]
.sym 34556 $abc$40744$n6072_1
.sym 34557 slave_sel_r[1]
.sym 34558 slave_sel_r[0]
.sym 34560 $abc$40744$n3794
.sym 34562 csrbankarray_csrbank2_dat0_w[5]
.sym 34563 $abc$40744$n3988
.sym 34567 csrbankarray_csrbank2_dat0_w[7]
.sym 34568 $abc$40744$n3988
.sym 34569 $abc$40744$n3794
.sym 34572 spiflash_bus_dat_r[7]
.sym 34573 slave_sel_r[1]
.sym 34574 slave_sel_r[0]
.sym 34575 basesoc_bus_wishbone_dat_r[7]
.sym 34579 array_muxed1[4]
.sym 34584 slave_sel[2]
.sym 34590 VexRiscv._zz_171_[1]
.sym 34591 VexRiscv._zz_171_[0]
.sym 34592 VexRiscv._zz_130_[7]
.sym 34593 VexRiscv.decode_to_execute_RS2[15]
.sym 34596 $abc$40744$n3818
.sym 34597 eventmanager_status_w[1]
.sym 34598 $abc$40744$n6072_1
.sym 34599 $abc$40744$n3936
.sym 34602 $abc$40744$n6013
.sym 34603 $abc$40744$n3988
.sym 34604 csrbankarray_csrbank2_dat0_w[3]
.sym 34605 $abc$40744$n3794
.sym 34607 clk12_$glb_clk
.sym 34608 sys_rst_$glb_sr
.sym 34609 $abc$40744$n5879
.sym 34610 $abc$40744$n5418_1
.sym 34611 $abc$40744$n5878
.sym 34612 $abc$40744$n7
.sym 34613 $abc$40744$n2278
.sym 34614 basesoc_uart_phy_storage[1]
.sym 34615 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 34616 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34617 $abc$40744$n6540
.sym 34618 csrbankarray_csrbank2_dat0_w[0]
.sym 34619 csrbankarray_csrbank2_dat0_w[0]
.sym 34620 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 34621 VexRiscv.decode_to_execute_RS2[16]
.sym 34622 basesoc_uart_phy_storage[11]
.sym 34623 VexRiscv.decode_to_execute_RS2[14]
.sym 34624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 34625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 34626 VexRiscv.decode_to_execute_RS2[20]
.sym 34628 $abc$40744$n11
.sym 34629 VexRiscv._zz_130_[5]
.sym 34630 $abc$40744$n3818
.sym 34631 slave_sel_r[2]
.sym 34632 basesoc_uart_phy_storage[14]
.sym 34633 VexRiscv.execute_arbitration_isValid
.sym 34634 basesoc_adr[0]
.sym 34636 $abc$40744$n2276
.sym 34637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 34638 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 34639 VexRiscv._zz_18_
.sym 34640 VexRiscv.decode_to_execute_RS2[18]
.sym 34642 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 34643 VexRiscv.decode_to_execute_RS2[10]
.sym 34644 $abc$40744$n3812
.sym 34651 VexRiscv._zz_130_[5]
.sym 34652 $abc$40744$n2276
.sym 34653 $abc$40744$n2270
.sym 34654 $abc$40744$n3610_1
.sym 34656 VexRiscv.decode_to_execute_RS2[31]
.sym 34657 $abc$40744$n6653_1
.sym 34658 VexRiscv._zz_198_
.sym 34668 $abc$40744$n3719_1
.sym 34670 slave_sel[0]
.sym 34671 VexRiscv._zz_130_[1]
.sym 34673 basesoc_counter[0]
.sym 34674 $abc$40744$n11
.sym 34676 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34677 $abc$40744$n7
.sym 34678 basesoc_vexriscv_dbus_cyc
.sym 34679 $abc$40744$n3721_1
.sym 34683 VexRiscv.decode_to_execute_RS2[31]
.sym 34684 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34691 basesoc_vexriscv_dbus_cyc
.sym 34695 $abc$40744$n7
.sym 34701 basesoc_counter[0]
.sym 34702 slave_sel[0]
.sym 34703 $abc$40744$n2270
.sym 34704 $abc$40744$n3610_1
.sym 34708 VexRiscv._zz_130_[5]
.sym 34710 VexRiscv._zz_198_
.sym 34713 VexRiscv._zz_198_
.sym 34715 VexRiscv._zz_130_[1]
.sym 34720 $abc$40744$n11
.sym 34726 $abc$40744$n3719_1
.sym 34727 $abc$40744$n6653_1
.sym 34728 $abc$40744$n3721_1
.sym 34729 $abc$40744$n2276
.sym 34730 clk12_$glb_clk
.sym 34732 VexRiscv._zz_79_[15]
.sym 34733 $abc$40744$n4471_1
.sym 34734 $abc$40744$n3770
.sym 34735 $abc$40744$n5422
.sym 34736 $abc$40744$n4470_1
.sym 34737 $abc$40744$n5421_1
.sym 34738 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 34739 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 34741 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 34742 spiflash_bus_dat_r[9]
.sym 34743 csrbankarray_csrbank2_dat0_w[5]
.sym 34744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 34745 VexRiscv._zz_130_[5]
.sym 34746 VexRiscv._zz_171_[0]
.sym 34747 VexRiscv.decode_to_execute_RS2[27]
.sym 34748 $abc$40744$n8240
.sym 34749 $abc$40744$n2270
.sym 34750 VexRiscv._zz_50_[7]
.sym 34751 $abc$40744$n3675
.sym 34753 $abc$40744$n6653_1
.sym 34755 VexRiscv._zz_124_
.sym 34756 VexRiscv._zz_124_
.sym 34757 VexRiscv._zz_130_[1]
.sym 34758 $abc$40744$n235
.sym 34759 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 34760 $abc$40744$n2278
.sym 34761 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 34762 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 34763 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 34765 $abc$40744$n3721_1
.sym 34766 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 34767 VexRiscv.lastStageIsFiring
.sym 34774 VexRiscv.decode_to_execute_RS2[12]
.sym 34775 $abc$40744$n233
.sym 34776 $abc$40744$n5158
.sym 34778 VexRiscv._zz_198_
.sym 34779 $abc$40744$n5167
.sym 34781 VexRiscv._zz_323_[14]
.sym 34782 VexRiscv._zz_29_
.sym 34783 VexRiscv._zz_323_[7]
.sym 34784 VexRiscv.lastStageIsFiring
.sym 34785 VexRiscv.decode_to_execute_RS2[15]
.sym 34788 VexRiscv._zz_323_[4]
.sym 34792 VexRiscv._zz_16_
.sym 34794 VexRiscv.decode_to_execute_RS2[9]
.sym 34799 VexRiscv.decode_to_execute_RS2[14]
.sym 34801 VexRiscv.memory_arbitration_isValid
.sym 34802 $abc$40744$n5188
.sym 34806 $abc$40744$n233
.sym 34808 $abc$40744$n5188
.sym 34809 VexRiscv._zz_323_[14]
.sym 34812 VexRiscv.decode_to_execute_RS2[14]
.sym 34814 VexRiscv._zz_198_
.sym 34818 $abc$40744$n233
.sym 34819 $abc$40744$n5158
.sym 34820 VexRiscv._zz_323_[4]
.sym 34825 $abc$40744$n233
.sym 34826 VexRiscv._zz_323_[7]
.sym 34827 $abc$40744$n5167
.sym 34831 VexRiscv.decode_to_execute_RS2[9]
.sym 34833 VexRiscv._zz_198_
.sym 34836 VexRiscv.memory_arbitration_isValid
.sym 34837 VexRiscv._zz_29_
.sym 34838 VexRiscv._zz_16_
.sym 34839 VexRiscv.lastStageIsFiring
.sym 34843 VexRiscv._zz_198_
.sym 34845 VexRiscv.decode_to_execute_RS2[15]
.sym 34848 VexRiscv._zz_198_
.sym 34850 VexRiscv.decode_to_execute_RS2[12]
.sym 34852 $abc$40744$n2621_$glb_ce
.sym 34853 clk12_$glb_clk
.sym 34855 $abc$40744$n4369
.sym 34856 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 34857 $abc$40744$n6706
.sym 34858 $abc$40744$n4329_1
.sym 34859 $abc$40744$n6678_1
.sym 34860 $abc$40744$n5929
.sym 34861 $abc$40744$n5548
.sym 34862 $abc$40744$n4480
.sym 34863 $abc$40744$n3634_1
.sym 34865 $abc$40744$n8240
.sym 34867 VexRiscv._zz_79_[7]
.sym 34869 VexRiscv.CsrPlugin_hadException
.sym 34870 VexRiscv._zz_191_
.sym 34871 grant
.sym 34872 $abc$40744$n4003
.sym 34874 VexRiscv._zz_198_
.sym 34875 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 34876 $abc$40744$n4261_1
.sym 34877 $PACKER_VCC_NET
.sym 34878 VexRiscv._zz_79_[7]
.sym 34879 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34880 VexRiscv.decode_to_execute_RS2[9]
.sym 34881 $abc$40744$n5931
.sym 34882 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 34883 $abc$40744$n5930
.sym 34884 VexRiscv.decode_to_execute_RS2[28]
.sym 34885 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 34886 VexRiscv._zz_130_[7]
.sym 34887 VexRiscv.memory_arbitration_isValid
.sym 34888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 34889 VexRiscv.decode_to_execute_RS2[25]
.sym 34890 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 34897 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34900 VexRiscv.decode_to_execute_RS2[20]
.sym 34903 $abc$40744$n4886
.sym 34905 $abc$40744$n233
.sym 34906 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 34912 VexRiscv._zz_161_
.sym 34913 VexRiscv.memory_arbitration_isValid
.sym 34915 VexRiscv.decode_to_execute_RS2[16]
.sym 34918 $abc$40744$n235
.sym 34920 VexRiscv._zz_198_
.sym 34927 VexRiscv.decode_to_execute_RS2[19]
.sym 34932 $abc$40744$n4886
.sym 34935 VexRiscv._zz_198_
.sym 34936 VexRiscv.decode_to_execute_RS2[20]
.sym 34942 VexRiscv._zz_198_
.sym 34944 VexRiscv.decode_to_execute_RS2[16]
.sym 34947 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34948 $abc$40744$n235
.sym 34949 VexRiscv.memory_arbitration_isValid
.sym 34950 $abc$40744$n233
.sym 34954 $abc$40744$n4886
.sym 34960 VexRiscv._zz_161_
.sym 34966 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 34973 VexRiscv._zz_198_
.sym 34974 VexRiscv.decode_to_execute_RS2[19]
.sym 34976 clk12_$glb_clk
.sym 34977 VexRiscv.reset_$glb_sr
.sym 34978 VexRiscv._zz_323_[23]
.sym 34979 VexRiscv._zz_323_[26]
.sym 34980 $abc$40744$n3654
.sym 34981 $abc$40744$n5566
.sym 34982 $abc$40744$n3721_1
.sym 34983 VexRiscv._zz_193_
.sym 34984 $abc$40744$n5397_1
.sym 34985 $abc$40744$n5576
.sym 34986 basesoc_vexriscv_dbus_cyc
.sym 34987 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 34990 $abc$40744$n4479_1
.sym 34992 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 34993 $abc$40744$n4329_1
.sym 34994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 34995 VexRiscv.decode_to_execute_RS2[8]
.sym 34996 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 34997 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 34998 VexRiscv.lastStageIsFiring
.sym 34999 VexRiscv._zz_130_[4]
.sym 35000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 35002 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35003 VexRiscv._zz_198_
.sym 35004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 35005 VexRiscv._zz_79_[13]
.sym 35006 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35007 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 35008 $abc$40744$n5929
.sym 35009 VexRiscv._zz_198_
.sym 35010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 35011 VexRiscv._zz_41_[16]
.sym 35013 VexRiscv.decode_to_execute_RS2[19]
.sym 35020 $abc$40744$n5928
.sym 35023 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 35024 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35026 $abc$40744$n5929
.sym 35028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35032 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35033 VexRiscv._zz_124_
.sym 35036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 35041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35043 $abc$40744$n5930
.sym 35044 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35045 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35046 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 35051 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 35053 VexRiscv._zz_124_
.sym 35054 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 35057 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 35059 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35060 $abc$40744$n5928
.sym 35061 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 35063 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 35065 $abc$40744$n5929
.sym 35066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35067 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 35069 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 35071 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35072 $abc$40744$n5930
.sym 35073 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 35075 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 35077 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 35078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 35079 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 35081 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 35083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35084 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35085 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 35087 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 35089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35090 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35091 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 35093 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 35095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35097 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 35101 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 35102 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 35103 $abc$40744$n5933
.sym 35104 $abc$40744$n5582
.sym 35105 $abc$40744$n5592
.sym 35106 $abc$40744$n235
.sym 35107 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 35108 $abc$40744$n5934
.sym 35110 VexRiscv._zz_193_
.sym 35111 VexRiscv._zz_193_
.sym 35112 VexRiscv.decode_to_execute_RS2[16]
.sym 35113 VexRiscv._zz_79_[9]
.sym 35114 $abc$40744$n5928
.sym 35115 VexRiscv._zz_323_[17]
.sym 35116 $abc$40744$n5566
.sym 35117 VexRiscv.decode_to_execute_RS2[22]
.sym 35118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35119 $abc$40744$n2644
.sym 35120 $abc$40744$n5227
.sym 35121 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 35122 VexRiscv._zz_323_[26]
.sym 35124 $abc$40744$n3654
.sym 35125 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 35126 sys_rst
.sym 35127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35128 VexRiscv.execute_arbitration_isValid
.sym 35129 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 35130 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 35131 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35132 $abc$40744$n3812
.sym 35133 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 35135 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 35136 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 35137 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 35142 $abc$40744$n5935
.sym 35144 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 35149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 35150 $abc$40744$n5936
.sym 35153 $abc$40744$n5931
.sym 35155 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 35156 $abc$40744$n5932
.sym 35158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 35159 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 35161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 35165 $abc$40744$n5934
.sym 35168 $abc$40744$n5933
.sym 35169 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 35173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 35174 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 35176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 35177 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35178 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 35180 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 35182 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 35183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 35184 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 35186 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 35188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 35189 $abc$40744$n5931
.sym 35190 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 35192 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 35194 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 35195 $abc$40744$n5932
.sym 35196 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 35198 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 35200 $abc$40744$n5933
.sym 35201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35202 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 35204 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 35206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 35207 $abc$40744$n5934
.sym 35208 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 35210 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 35212 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 35213 $abc$40744$n5935
.sym 35214 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 35216 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 35218 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 35219 $abc$40744$n5936
.sym 35220 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 35224 $abc$40744$n5588
.sym 35225 VexRiscv._zz_79_[13]
.sym 35226 $abc$40744$n5939
.sym 35227 VexRiscv._zz_41_[14]
.sym 35228 $abc$40744$n4434_1
.sym 35229 $abc$40744$n5938
.sym 35230 $abc$40744$n4452_1
.sym 35231 VexRiscv._zz_79_[14]
.sym 35233 $abc$40744$n235
.sym 35234 VexRiscv._zz_323_[31]
.sym 35235 $abc$40744$n2225
.sym 35236 $abc$40744$n5935
.sym 35237 VexRiscv._zz_171_[0]
.sym 35238 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 35239 VexRiscv._zz_152_[10]
.sym 35240 VexRiscv._zz_130_[7]
.sym 35241 $abc$40744$n5576_1
.sym 35243 VexRiscv._zz_164_[13]
.sym 35244 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 35245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 35246 $abc$40744$n5936
.sym 35247 $abc$40744$n4356_1
.sym 35248 VexRiscv._zz_171_[2]
.sym 35249 $abc$40744$n5398
.sym 35250 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 35251 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35252 VexRiscv._zz_191_
.sym 35253 VexRiscv._zz_193_
.sym 35254 $abc$40744$n235
.sym 35255 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35256 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 35257 basesoc_dat_w[6]
.sym 35258 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35259 VexRiscv._zz_35_[13]
.sym 35260 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 35271 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 35274 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 35279 $abc$40744$n5937
.sym 35281 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 35282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35286 $abc$40744$n5938
.sym 35287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35290 $abc$40744$n5939
.sym 35292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 35296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35297 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 35299 $abc$40744$n5937
.sym 35300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35301 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 35303 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 35305 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 35306 $abc$40744$n5938
.sym 35307 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 35309 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 35311 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 35312 $abc$40744$n5939
.sym 35313 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 35315 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 35317 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 35318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35319 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 35321 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 35323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35325 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 35327 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 35329 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 35330 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35331 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 35333 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 35335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35337 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 35339 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 35341 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35342 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35343 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 35347 $abc$40744$n5419
.sym 35348 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 35349 VexRiscv._zz_50_[9]
.sym 35350 VexRiscv.execute_arbitration_isStuckByOthers
.sym 35351 $abc$40744$n5209_1
.sym 35352 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 35353 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 35354 $abc$40744$n5442
.sym 35355 VexRiscv._zz_171_[0]
.sym 35356 spiflash_bus_dat_r[28]
.sym 35358 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 35359 $abc$40744$n6867
.sym 35361 $abc$40744$n4261_1
.sym 35363 VexRiscv.CsrPlugin_mepc[4]
.sym 35364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35365 $abc$40744$n4261_1
.sym 35366 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 35367 spiflash_bus_dat_r[28]
.sym 35368 VexRiscv._zz_79_[13]
.sym 35369 $PACKER_VCC_NET
.sym 35370 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 35371 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35372 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 35373 $abc$40744$n2479
.sym 35374 user_btn1
.sym 35375 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 35376 VexRiscv.decode_to_execute_RS2[9]
.sym 35377 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35378 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35379 basesoc_ctrl_storage[22]
.sym 35380 VexRiscv._zz_161_
.sym 35381 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 35382 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35383 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 35390 user_btn1
.sym 35392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35393 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 35395 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 35396 sys_rst
.sym 35399 $abc$40744$n2479
.sym 35400 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 35405 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35407 $abc$40744$n6649
.sym 35409 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35412 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 35416 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 35420 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 35422 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 35423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35424 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 35426 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 35428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35429 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35430 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 35432 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 35434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35436 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 35438 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 35440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35441 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 35442 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 35444 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 35446 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 35447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35448 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 35450 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 35452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 35454 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 35457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 35460 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 35463 sys_rst
.sym 35465 $abc$40744$n6649
.sym 35466 user_btn1
.sym 35467 $abc$40744$n2479
.sym 35468 clk12_$glb_clk
.sym 35470 $abc$40744$n5398
.sym 35471 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 35472 basesoc_ctrl_storage[22]
.sym 35473 $abc$40744$n5392
.sym 35474 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 35475 $abc$40744$n5228_1
.sym 35476 $abc$40744$n5448
.sym 35477 $abc$40744$n5454
.sym 35478 $abc$40744$n4412_1
.sym 35480 basesoc_ctrl_reset_reset_r
.sym 35482 basesoc_uart_rx_fifo_level0[3]
.sym 35483 $abc$40744$n4479_1
.sym 35484 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 35485 VexRiscv.execute_arbitration_isStuckByOthers
.sym 35486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 35487 VexRiscv.decode_to_execute_RS2[12]
.sym 35488 VexRiscv._zz_288_[1]
.sym 35489 $abc$40744$n5253
.sym 35490 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 35491 VexRiscv._zz_130_[4]
.sym 35492 VexRiscv.decode_to_execute_RS2[27]
.sym 35493 VexRiscv._zz_50_[9]
.sym 35494 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35495 VexRiscv._zz_41_[16]
.sym 35496 VexRiscv._zz_41_[23]
.sym 35497 $abc$40744$n4192
.sym 35498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 35499 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 35500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35501 $abc$40744$n4282
.sym 35502 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35503 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35504 $abc$40744$n4318
.sym 35505 $abc$40744$n4228
.sym 35513 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35514 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35520 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35521 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35527 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35528 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35531 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35532 $abc$40744$n5002
.sym 35533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35534 $abc$40744$n5007
.sym 35539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35540 $abc$40744$n5002
.sym 35542 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35546 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35550 $abc$40744$n5007
.sym 35551 $abc$40744$n5002
.sym 35552 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35553 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35562 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35568 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35577 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35581 $abc$40744$n5007
.sym 35582 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35583 $abc$40744$n5002
.sym 35586 $abc$40744$n5007
.sym 35587 $abc$40744$n5002
.sym 35588 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35589 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35590 $abc$40744$n2586_$glb_ce
.sym 35591 clk12_$glb_clk
.sym 35593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 35594 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35595 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35597 $abc$40744$n5436
.sym 35598 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35599 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35600 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 35601 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 35602 spiflash_bus_dat_r[25]
.sym 35604 VexRiscv._zz_200_[19]
.sym 35605 VexRiscv._zz_41_[8]
.sym 35608 $abc$40744$n2633
.sym 35609 $abc$40744$n2485
.sym 35610 VexRiscv._zz_194_[11]
.sym 35611 VexRiscv._zz_199_
.sym 35613 VexRiscv._zz_194_[25]
.sym 35617 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35618 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35619 $abc$40744$n7
.sym 35620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35621 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 35622 VexRiscv._zz_153_
.sym 35623 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35624 $abc$40744$n3812
.sym 35625 VexRiscv._zz_171_[1]
.sym 35626 VexRiscv._zz_153_
.sym 35627 $abc$40744$n4295
.sym 35628 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35638 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 35640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35648 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35652 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 35655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35660 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35663 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35666 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 35668 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35669 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35672 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 35675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35676 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 35678 $auto$alumacc.cc:474:replace_alu$4045.C[5]
.sym 35680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35682 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 35684 $auto$alumacc.cc:474:replace_alu$4045.C[6]
.sym 35686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 35688 $auto$alumacc.cc:474:replace_alu$4045.C[5]
.sym 35690 $auto$alumacc.cc:474:replace_alu$4045.C[7]
.sym 35693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35694 $auto$alumacc.cc:474:replace_alu$4045.C[6]
.sym 35696 $auto$alumacc.cc:474:replace_alu$4045.C[8]
.sym 35699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35700 $auto$alumacc.cc:474:replace_alu$4045.C[7]
.sym 35702 $auto$alumacc.cc:474:replace_alu$4045.C[9]
.sym 35705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 35706 $auto$alumacc.cc:474:replace_alu$4045.C[8]
.sym 35708 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 35711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35712 $auto$alumacc.cc:474:replace_alu$4045.C[9]
.sym 35717 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35718 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35720 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35721 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 35722 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35723 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 35725 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35726 $abc$40744$n2565
.sym 35727 $abc$40744$n2632
.sym 35729 VexRiscv._zz_35_[14]
.sym 35730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35731 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35732 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35733 VexRiscv._zz_41_[9]
.sym 35735 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 35736 VexRiscv._zz_287_[4]
.sym 35737 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 35738 VexRiscv._zz_288_[8]
.sym 35739 VexRiscv._zz_41_[9]
.sym 35740 VexRiscv.CsrPlugin_mepc[27]
.sym 35741 $abc$40744$n4230_1
.sym 35742 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35743 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 35744 VexRiscv._zz_191_
.sym 35745 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 35746 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 35747 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 35748 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 35749 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35750 basesoc_dat_w[6]
.sym 35751 VexRiscv._zz_35_[13]
.sym 35752 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 35766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35778 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35789 $auto$alumacc.cc:474:replace_alu$4045.C[11]
.sym 35791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35793 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 35795 $auto$alumacc.cc:474:replace_alu$4045.C[12]
.sym 35797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35799 $auto$alumacc.cc:474:replace_alu$4045.C[11]
.sym 35801 $auto$alumacc.cc:474:replace_alu$4045.C[13]
.sym 35803 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35805 $auto$alumacc.cc:474:replace_alu$4045.C[12]
.sym 35807 $auto$alumacc.cc:474:replace_alu$4045.C[14]
.sym 35810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35811 $auto$alumacc.cc:474:replace_alu$4045.C[13]
.sym 35813 $auto$alumacc.cc:474:replace_alu$4045.C[15]
.sym 35816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35817 $auto$alumacc.cc:474:replace_alu$4045.C[14]
.sym 35819 $auto$alumacc.cc:474:replace_alu$4045.C[16]
.sym 35821 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35823 $auto$alumacc.cc:474:replace_alu$4045.C[15]
.sym 35825 $auto$alumacc.cc:474:replace_alu$4045.C[17]
.sym 35828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35829 $auto$alumacc.cc:474:replace_alu$4045.C[16]
.sym 35831 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 35833 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35835 $auto$alumacc.cc:474:replace_alu$4045.C[17]
.sym 35839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 35840 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 35842 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35843 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 35844 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35845 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 35846 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 35847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 35849 $abc$40744$n5621
.sym 35851 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35852 $abc$40744$n5319
.sym 35854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35855 $abc$40744$n4306
.sym 35857 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 35858 $abc$40744$n4843
.sym 35859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35860 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 35862 VexRiscv.CsrPlugin_mepc[15]
.sym 35863 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35864 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 35865 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 35866 $abc$40744$n5436
.sym 35867 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 35868 VexRiscv._zz_161_
.sym 35869 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 35870 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 35871 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 35872 $abc$40744$n4321
.sym 35873 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 35874 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35875 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 35883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 35884 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35885 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35894 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35896 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35905 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35912 $auto$alumacc.cc:474:replace_alu$4045.C[19]
.sym 35915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35916 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 35918 $auto$alumacc.cc:474:replace_alu$4045.C[20]
.sym 35921 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35922 $auto$alumacc.cc:474:replace_alu$4045.C[19]
.sym 35924 $auto$alumacc.cc:474:replace_alu$4045.C[21]
.sym 35927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35928 $auto$alumacc.cc:474:replace_alu$4045.C[20]
.sym 35930 $auto$alumacc.cc:474:replace_alu$4045.C[22]
.sym 35933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35934 $auto$alumacc.cc:474:replace_alu$4045.C[21]
.sym 35936 $auto$alumacc.cc:474:replace_alu$4045.C[23]
.sym 35938 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 35940 $auto$alumacc.cc:474:replace_alu$4045.C[22]
.sym 35942 $auto$alumacc.cc:474:replace_alu$4045.C[24]
.sym 35945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35946 $auto$alumacc.cc:474:replace_alu$4045.C[23]
.sym 35948 $auto$alumacc.cc:474:replace_alu$4045.C[25]
.sym 35951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35952 $auto$alumacc.cc:474:replace_alu$4045.C[24]
.sym 35954 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 35956 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35958 $auto$alumacc.cc:474:replace_alu$4045.C[25]
.sym 35962 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 35963 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35964 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 35965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 35966 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35967 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 35968 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 35969 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 35971 basesoc_dat_w[4]
.sym 35974 VexRiscv._zz_323_[0]
.sym 35975 $abc$40744$n4316
.sym 35976 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 35977 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35978 VexRiscv._zz_164_[21]
.sym 35979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 35980 VexRiscv._zz_41_[10]
.sym 35981 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 35982 VexRiscv._zz_330_
.sym 35983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35984 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 35986 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 35987 VexRiscv._zz_41_[16]
.sym 35988 VexRiscv._zz_41_[23]
.sym 35989 $abc$40744$n4192
.sym 35990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 35991 VexRiscv._zz_152_[3]
.sym 35992 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 35993 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 35994 VexRiscv._zz_255_[1]
.sym 35995 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 35997 $abc$40744$n4228
.sym 35998 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 36007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 36012 basesoc_dat_w[4]
.sym 36013 $abc$40744$n5007
.sym 36017 $abc$40744$n5002
.sym 36019 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 36025 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36026 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36030 $abc$40744$n2424
.sym 36031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 36032 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 36035 $auto$alumacc.cc:474:replace_alu$4045.C[27]
.sym 36037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 36039 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 36041 $auto$alumacc.cc:474:replace_alu$4045.C[28]
.sym 36043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 36045 $auto$alumacc.cc:474:replace_alu$4045.C[27]
.sym 36047 $auto$alumacc.cc:474:replace_alu$4045.C[29]
.sym 36049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36051 $auto$alumacc.cc:474:replace_alu$4045.C[28]
.sym 36053 $auto$alumacc.cc:474:replace_alu$4045.C[30]
.sym 36056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36057 $auto$alumacc.cc:474:replace_alu$4045.C[29]
.sym 36059 $auto$alumacc.cc:474:replace_alu$4045.C[31]
.sym 36061 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 36063 $auto$alumacc.cc:474:replace_alu$4045.C[30]
.sym 36067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 36069 $auto$alumacc.cc:474:replace_alu$4045.C[31]
.sym 36072 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36073 $abc$40744$n5002
.sym 36074 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36075 $abc$40744$n5007
.sym 36079 basesoc_dat_w[4]
.sym 36082 $abc$40744$n2424
.sym 36083 clk12_$glb_clk
.sym 36084 sys_rst_$glb_sr
.sym 36085 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36086 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 36087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36088 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36089 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 36090 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 36091 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 36092 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 36097 VexRiscv._zz_41_[19]
.sym 36098 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 36099 VexRiscv._zz_200_[21]
.sym 36100 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 36101 VexRiscv._zz_200_[29]
.sym 36102 $abc$40744$n2647
.sym 36104 VexRiscv._zz_194_[6]
.sym 36106 basesoc_dat_w[4]
.sym 36107 $abc$40744$n4363
.sym 36108 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 36109 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 36110 $abc$40744$n4357
.sym 36111 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36112 $abc$40744$n233
.sym 36113 VexRiscv._zz_171_[1]
.sym 36114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 36115 $abc$40744$n233
.sym 36116 $abc$40744$n3812
.sym 36118 VexRiscv._zz_153_
.sym 36119 $abc$40744$n4295
.sym 36120 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 36128 $abc$40744$n233
.sym 36129 VexRiscv._zz_153_
.sym 36130 VexRiscv._zz_171_[0]
.sym 36132 $abc$40744$n235
.sym 36133 basesoc_vexriscv_dbus_adr[14]
.sym 36134 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36135 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36140 grant
.sym 36141 $abc$40744$n5224_1
.sym 36143 VexRiscv._zz_41_[25]
.sym 36144 VexRiscv._zz_200_[27]
.sym 36145 VexRiscv._zz_41_[19]
.sym 36147 VexRiscv._zz_32_[1]
.sym 36148 basesoc_vexriscv_ibus_adr[14]
.sym 36152 $abc$40744$n4192
.sym 36153 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36155 VexRiscv._zz_41_[27]
.sym 36156 VexRiscv._zz_193_
.sym 36157 VexRiscv._zz_200_[19]
.sym 36159 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36160 VexRiscv._zz_193_
.sym 36161 $abc$40744$n235
.sym 36162 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36165 $abc$40744$n4192
.sym 36166 VexRiscv._zz_41_[27]
.sym 36168 VexRiscv._zz_200_[27]
.sym 36171 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36172 $abc$40744$n4192
.sym 36173 $abc$40744$n5224_1
.sym 36174 VexRiscv._zz_153_
.sym 36179 VexRiscv._zz_41_[19]
.sym 36183 basesoc_vexriscv_ibus_adr[14]
.sym 36184 basesoc_vexriscv_dbus_adr[14]
.sym 36186 grant
.sym 36189 VexRiscv._zz_41_[19]
.sym 36190 VexRiscv._zz_200_[19]
.sym 36191 $abc$40744$n4192
.sym 36196 VexRiscv._zz_41_[25]
.sym 36201 VexRiscv._zz_32_[1]
.sym 36203 VexRiscv._zz_153_
.sym 36204 VexRiscv._zz_171_[0]
.sym 36205 $abc$40744$n233
.sym 36206 clk12_$glb_clk
.sym 36208 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 36209 $abc$40744$n5238_1
.sym 36210 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 36211 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 36212 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 36213 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 36214 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 36215 $abc$40744$n142
.sym 36216 $abc$40744$n5859
.sym 36219 csrbankarray_csrbank2_dat0_w[5]
.sym 36220 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36221 basesoc_dat_w[2]
.sym 36222 VexRiscv._zz_194_[1]
.sym 36223 VexRiscv._zz_41_[26]
.sym 36224 $abc$40744$n3976
.sym 36225 VexRiscv._zz_194_[12]
.sym 36226 VexRiscv._zz_171_[0]
.sym 36227 VexRiscv._zz_194_[14]
.sym 36229 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 36230 $abc$40744$n5650
.sym 36231 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36232 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36233 $abc$40744$n4230_1
.sym 36234 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36235 basesoc_dat_w[6]
.sym 36236 VexRiscv._zz_191_
.sym 36237 VexRiscv.CsrPlugin_mepc[27]
.sym 36238 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 36240 $abc$40744$n4377_1
.sym 36241 VexRiscv._zz_288_[3]
.sym 36242 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 36243 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 36250 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 36251 basesoc_dat_w[6]
.sym 36252 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 36255 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 36259 $abc$40744$n4192
.sym 36260 $abc$40744$n8240
.sym 36261 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 36262 $abc$40744$n5226_1
.sym 36267 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 36269 VexRiscv._zz_321_
.sym 36270 sys_rst
.sym 36271 VexRiscv._zz_32_[1]
.sym 36273 VexRiscv._zz_171_[1]
.sym 36277 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36278 VexRiscv._zz_153_
.sym 36284 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 36288 sys_rst
.sym 36289 basesoc_dat_w[6]
.sym 36297 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 36300 $abc$40744$n4192
.sym 36301 VexRiscv._zz_153_
.sym 36302 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36303 $abc$40744$n5226_1
.sym 36306 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 36308 VexRiscv._zz_321_
.sym 36313 VexRiscv._zz_153_
.sym 36314 VexRiscv._zz_171_[1]
.sym 36315 VexRiscv._zz_32_[1]
.sym 36319 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 36326 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 36328 $abc$40744$n8240
.sym 36329 clk12_$glb_clk
.sym 36331 $abc$40744$n4376
.sym 36332 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 36333 $abc$40744$n3648
.sym 36334 $abc$40744$n5433_1
.sym 36335 $abc$40744$n3650
.sym 36336 $abc$40744$n4001
.sym 36337 $abc$40744$n4481_1
.sym 36338 $abc$40744$n4375_1
.sym 36339 $abc$40744$n4814
.sym 36340 $abc$40744$n8240
.sym 36343 VexRiscv._zz_152_[21]
.sym 36344 basesoc_vexriscv_dbus_adr[20]
.sym 36345 VexRiscv._zz_41_[24]
.sym 36346 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 36347 $abc$40744$n9
.sym 36349 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 36350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 36352 basesoc_ctrl_reset_reset_r
.sym 36354 VexRiscv._zz_152_[25]
.sym 36355 VexRiscv._zz_152_[26]
.sym 36356 sys_rst
.sym 36357 VexRiscv._zz_196_[32]
.sym 36358 $abc$40744$n4385_1
.sym 36359 $abc$40744$n5436
.sym 36360 VexRiscv._zz_161_
.sym 36361 $abc$40744$n4689
.sym 36362 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 36363 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 36364 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 36365 $abc$40744$n4635_1
.sym 36366 $abc$40744$n4003
.sym 36373 $abc$40744$n4690
.sym 36374 VexRiscv.CsrPlugin_mepc[16]
.sym 36376 VexRiscv.CsrPlugin_mepc[8]
.sym 36378 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 36379 $abc$40744$n4636_1
.sym 36381 VexRiscv._zz_201_[8]
.sym 36382 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 36383 $abc$40744$n4317_1
.sym 36384 $abc$40744$n4316
.sym 36385 VexRiscv._zz_171_[1]
.sym 36386 $abc$40744$n3649
.sym 36389 $abc$40744$n4228
.sym 36390 VexRiscv._zz_171_[0]
.sym 36391 VexRiscv.CsrPlugin_mtval[8]
.sym 36392 $abc$40744$n3650
.sym 36393 $abc$40744$n4230_1
.sym 36394 VexRiscv._zz_201_[16]
.sym 36396 VexRiscv._zz_152_[8]
.sym 36397 VexRiscv.CsrPlugin_mepc[27]
.sym 36398 $abc$40744$n4006
.sym 36399 $abc$40744$n2565
.sym 36400 $abc$40744$n3999
.sym 36401 $abc$40744$n4001
.sym 36405 VexRiscv.CsrPlugin_mepc[16]
.sym 36406 $abc$40744$n4228
.sym 36407 VexRiscv._zz_201_[16]
.sym 36408 $abc$40744$n3999
.sym 36411 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 36417 VexRiscv._zz_171_[1]
.sym 36418 VexRiscv._zz_152_[8]
.sym 36419 VexRiscv._zz_171_[0]
.sym 36420 $abc$40744$n4316
.sym 36423 $abc$40744$n4228
.sym 36424 VexRiscv._zz_201_[8]
.sym 36425 $abc$40744$n3999
.sym 36426 VexRiscv.CsrPlugin_mepc[8]
.sym 36429 $abc$40744$n4317_1
.sym 36430 $abc$40744$n4230_1
.sym 36432 VexRiscv.CsrPlugin_mtval[8]
.sym 36435 $abc$40744$n3649
.sym 36436 $abc$40744$n4001
.sym 36437 $abc$40744$n4006
.sym 36438 $abc$40744$n3650
.sym 36441 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 36447 $abc$40744$n4636_1
.sym 36448 VexRiscv.CsrPlugin_mepc[27]
.sym 36449 $abc$40744$n4690
.sym 36451 $abc$40744$n2565
.sym 36452 clk12_$glb_clk
.sym 36453 VexRiscv.reset_$glb_sr
.sym 36454 $abc$40744$n4230_1
.sym 36455 $abc$40744$n4228
.sym 36456 VexRiscv._zz_201_[11]
.sym 36457 $abc$40744$n4635_1
.sym 36458 $abc$40744$n3999
.sym 36459 $abc$40744$n4380
.sym 36460 $abc$40744$n4229
.sym 36461 $abc$40744$n4808_1
.sym 36466 $abc$40744$n4381
.sym 36467 $abc$40744$n2614
.sym 36468 VexRiscv._zz_288_[2]
.sym 36469 $abc$40744$n4381
.sym 36470 $abc$40744$n3649
.sym 36471 user_btn0
.sym 36472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 36473 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 36474 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 36475 VexRiscv._zz_288_[2]
.sym 36476 $abc$40744$n2614
.sym 36477 $abc$40744$n4479_1
.sym 36478 $abc$40744$n4005
.sym 36479 VexRiscv._zz_152_[3]
.sym 36480 $abc$40744$n2565
.sym 36481 VexRiscv._zz_204_
.sym 36482 $abc$40744$n297
.sym 36483 VexRiscv.reset
.sym 36484 $abc$40744$n4006
.sym 36485 $abc$40744$n4295
.sym 36486 VexRiscv._zz_255_[1]
.sym 36487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 36488 $abc$40744$n5299_1
.sym 36489 $abc$40744$n4228
.sym 36497 $abc$40744$n3648
.sym 36498 $abc$40744$n4634_1
.sym 36499 $abc$40744$n3646
.sym 36502 $abc$40744$n4006
.sym 36507 $abc$40744$n3650
.sym 36508 $abc$40744$n4001
.sym 36510 VexRiscv._zz_288_[0]
.sym 36514 $abc$40744$n4003
.sym 36516 $abc$40744$n3649
.sym 36518 VexRiscv._zz_288_[1]
.sym 36520 $abc$40744$n4035
.sym 36521 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 36522 $abc$40744$n2225
.sym 36529 $abc$40744$n4634_1
.sym 36530 VexRiscv._zz_288_[0]
.sym 36531 VexRiscv._zz_288_[1]
.sym 36534 $abc$40744$n4006
.sym 36535 VexRiscv._zz_288_[0]
.sym 36536 VexRiscv._zz_288_[1]
.sym 36537 $abc$40744$n3648
.sym 36541 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 36547 $abc$40744$n4001
.sym 36548 $abc$40744$n3649
.sym 36549 $abc$40744$n3646
.sym 36552 $abc$40744$n3648
.sym 36553 $abc$40744$n3650
.sym 36555 $abc$40744$n4006
.sym 36558 $abc$40744$n4003
.sym 36561 $abc$40744$n4035
.sym 36564 $abc$40744$n3646
.sym 36565 $abc$40744$n3650
.sym 36566 $abc$40744$n3648
.sym 36570 VexRiscv._zz_288_[1]
.sym 36571 VexRiscv._zz_288_[0]
.sym 36572 $abc$40744$n4634_1
.sym 36574 $abc$40744$n2225
.sym 36575 clk12_$glb_clk
.sym 36576 VexRiscv.reset_$glb_sr
.sym 36577 VexRiscv._zz_189_
.sym 36578 $abc$40744$n4385_1
.sym 36579 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 36580 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 36581 $abc$40744$n5443
.sym 36582 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 36583 $abc$40744$n5449
.sym 36584 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 36585 VexRiscv.decode_to_execute_RS2[16]
.sym 36590 basesoc_ctrl_reset_reset_r
.sym 36591 $abc$40744$n2647
.sym 36592 $abc$40744$n4488_1
.sym 36593 VexRiscv._zz_194_[31]
.sym 36594 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36595 $abc$40744$n3646
.sym 36596 VexRiscv._zz_194_[6]
.sym 36597 VexRiscv._zz_195_[2]
.sym 36598 $abc$40744$n4228
.sym 36599 $abc$40744$n2485
.sym 36600 VexRiscv._zz_323_[0]
.sym 36601 $abc$40744$n2438
.sym 36602 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 36603 $abc$40744$n5004
.sym 36604 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36605 $abc$40744$n3999
.sym 36606 $abc$40744$n4005
.sym 36608 $abc$40744$n3812
.sym 36609 $abc$40744$n3812
.sym 36610 VexRiscv._zz_171_[1]
.sym 36611 VexRiscv.CsrPlugin_mip_MEIP
.sym 36612 $abc$40744$n2644
.sym 36618 $abc$40744$n4843
.sym 36619 VexRiscv.CsrPlugin_mepc[3]
.sym 36622 $abc$40744$n4005
.sym 36623 $abc$40744$n4811_1
.sym 36624 VexRiscv.CsrPlugin_mip_MSIP
.sym 36628 $abc$40744$n4810_1
.sym 36630 VexRiscv._zz_161_
.sym 36631 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 36632 $abc$40744$n297
.sym 36633 $abc$40744$n4808_1
.sym 36634 $abc$40744$n5360
.sym 36636 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 36637 $abc$40744$n4384
.sym 36639 VexRiscv.CsrPlugin_mstatus_MIE
.sym 36640 VexRiscv.CsrPlugin_mie_MSIE
.sym 36641 VexRiscv._zz_204_
.sym 36642 VexRiscv._zz_189_
.sym 36643 VexRiscv.reset
.sym 36646 VexRiscv._zz_201_[3]
.sym 36647 $abc$40744$n4377_1
.sym 36648 $abc$40744$n5315_1
.sym 36649 VexRiscv._zz_150_
.sym 36651 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 36652 VexRiscv._zz_204_
.sym 36653 $abc$40744$n4843
.sym 36657 $abc$40744$n4811_1
.sym 36659 $abc$40744$n4810_1
.sym 36660 $abc$40744$n4808_1
.sym 36663 VexRiscv.CsrPlugin_mie_MSIE
.sym 36664 VexRiscv.CsrPlugin_mepc[3]
.sym 36665 $abc$40744$n4005
.sym 36666 $abc$40744$n4384
.sym 36670 $abc$40744$n5360
.sym 36671 $abc$40744$n5315_1
.sym 36672 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 36675 VexRiscv.CsrPlugin_mip_MSIP
.sym 36676 VexRiscv._zz_189_
.sym 36677 VexRiscv.CsrPlugin_mie_MSIE
.sym 36678 VexRiscv.CsrPlugin_mstatus_MIE
.sym 36681 $abc$40744$n297
.sym 36682 $abc$40744$n4377_1
.sym 36683 VexRiscv._zz_201_[3]
.sym 36684 VexRiscv.CsrPlugin_mip_MSIP
.sym 36689 VexRiscv._zz_150_
.sym 36690 VexRiscv._zz_161_
.sym 36694 VexRiscv.reset
.sym 36698 clk12_$glb_clk
.sym 36700 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 36701 $abc$40744$n5437
.sym 36702 $abc$40744$n4294_1
.sym 36703 $abc$40744$n5298_1
.sym 36704 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 36705 VexRiscv.CsrPlugin_mstatus_MIE
.sym 36706 $abc$40744$n5301_1
.sym 36707 $abc$40744$n4292
.sym 36708 VexRiscv._zz_316_[21]
.sym 36712 VexRiscv._zz_171_[0]
.sym 36713 VexRiscv._zz_195_[3]
.sym 36714 VexRiscv._zz_195_[6]
.sym 36716 $abc$40744$n4807_1
.sym 36717 VexRiscv._zz_195_[9]
.sym 36718 $abc$40744$n8241
.sym 36719 $abc$40744$n4261_1
.sym 36720 VexRiscv._zz_195_[1]
.sym 36721 $abc$40744$n8241
.sym 36724 VexRiscv._zz_191_
.sym 36725 $abc$40744$n4230_1
.sym 36726 VexRiscv.CsrPlugin_mie_MSIE
.sym 36727 VexRiscv.CsrPlugin_mepc[7]
.sym 36728 VexRiscv._zz_233_
.sym 36729 $abc$40744$n3936
.sym 36730 sys_rst
.sym 36733 $abc$40744$n4377_1
.sym 36735 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36741 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 36742 $abc$40744$n4807_1
.sym 36743 VexRiscv.CsrPlugin_mepc[7]
.sym 36744 $abc$40744$n4003
.sym 36745 $abc$40744$n3936
.sym 36746 VexRiscv._zz_201_[7]
.sym 36747 $abc$40744$n4479_1
.sym 36748 sys_rst
.sym 36749 VexRiscv._zz_152_[3]
.sym 36752 $abc$40744$n4843
.sym 36753 $abc$40744$n4517
.sym 36754 $abc$40744$n297
.sym 36756 $abc$40744$n4295
.sym 36758 VexRiscv._zz_255_[1]
.sym 36759 $abc$40744$n4228
.sym 36761 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 36765 $abc$40744$n3999
.sym 36766 VexRiscv._zz_171_[0]
.sym 36767 basesoc_we
.sym 36768 $abc$40744$n3812
.sym 36769 $abc$40744$n4261_1
.sym 36770 VexRiscv._zz_171_[1]
.sym 36772 VexRiscv._zz_337_
.sym 36774 $abc$40744$n4228
.sym 36775 $abc$40744$n3999
.sym 36776 VexRiscv.CsrPlugin_mepc[7]
.sym 36777 VexRiscv._zz_201_[7]
.sym 36780 $abc$40744$n4261_1
.sym 36781 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 36782 $abc$40744$n4517
.sym 36783 $abc$40744$n4479_1
.sym 36786 $abc$40744$n3812
.sym 36787 sys_rst
.sym 36788 $abc$40744$n3936
.sym 36789 basesoc_we
.sym 36792 $abc$40744$n3999
.sym 36794 $abc$40744$n4003
.sym 36795 $abc$40744$n4843
.sym 36800 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 36801 VexRiscv._zz_255_[1]
.sym 36804 $abc$40744$n4003
.sym 36807 $abc$40744$n4295
.sym 36812 VexRiscv._zz_337_
.sym 36813 $abc$40744$n4003
.sym 36816 VexRiscv._zz_152_[3]
.sym 36817 VexRiscv._zz_171_[1]
.sym 36818 $abc$40744$n4807_1
.sym 36819 VexRiscv._zz_171_[0]
.sym 36821 clk12_$glb_clk
.sym 36822 $abc$40744$n297
.sym 36823 $abc$40744$n4671
.sym 36824 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36825 $abc$40744$n2571
.sym 36826 $abc$40744$n5582_1
.sym 36827 VexRiscv.CsrPlugin_mie_MTIE
.sym 36828 $abc$40744$n4607_1
.sym 36829 VexRiscv.CsrPlugin_mie_MEIE
.sym 36830 VexRiscv.CsrPlugin_mie_MSIE
.sym 36831 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 36835 VexRiscv._zz_318_[21]
.sym 36836 VexRiscv._zz_41_[24]
.sym 36838 $abc$40744$n4843
.sym 36839 $abc$40744$n4653
.sym 36840 $abc$40744$n4292
.sym 36841 VexRiscv._zz_195_[12]
.sym 36842 basesoc_adr[1]
.sym 36843 $abc$40744$n2565
.sym 36844 VexRiscv.CsrPlugin_hadException
.sym 36845 VexRiscv._zz_195_[23]
.sym 36847 VexRiscv._zz_152_[26]
.sym 36848 waittimer0_count[1]
.sym 36850 $PACKER_VCC_NET
.sym 36851 VexRiscv.CsrPlugin_mepc[6]
.sym 36852 VexRiscv.CsrPlugin_mie_MEIE
.sym 36854 waittimer0_count[2]
.sym 36855 $abc$40744$n6674
.sym 36856 basesoc_dat_w[5]
.sym 36858 $abc$40744$n4003
.sym 36865 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 36867 VexRiscv._zz_196_[32]
.sym 36870 VexRiscv._zz_196_[27]
.sym 36871 VexRiscv._zz_195_[14]
.sym 36872 VexRiscv._zz_201_[26]
.sym 36874 $abc$40744$n4228
.sym 36875 $abc$40744$n2565
.sym 36877 $abc$40744$n3999
.sym 36879 VexRiscv._zz_337_
.sym 36880 VexRiscv.CsrPlugin_mepc[26]
.sym 36886 VexRiscv._zz_336_
.sym 36888 VexRiscv._zz_195_[15]
.sym 36889 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36890 VexRiscv._zz_195_[27]
.sym 36891 VexRiscv._zz_313_
.sym 36895 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36897 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36903 VexRiscv._zz_201_[26]
.sym 36904 VexRiscv.CsrPlugin_mepc[26]
.sym 36905 $abc$40744$n4228
.sym 36906 $abc$40744$n3999
.sym 36911 VexRiscv._zz_337_
.sym 36915 VexRiscv._zz_196_[32]
.sym 36916 VexRiscv._zz_196_[27]
.sym 36917 VexRiscv._zz_195_[27]
.sym 36921 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36930 VexRiscv._zz_336_
.sym 36934 VexRiscv._zz_195_[15]
.sym 36935 VexRiscv._zz_313_
.sym 36936 VexRiscv._zz_195_[14]
.sym 36939 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 36943 $abc$40744$n2565
.sym 36944 clk12_$glb_clk
.sym 36945 VexRiscv.reset_$glb_sr
.sym 36948 $abc$40744$n6674
.sym 36949 $abc$40744$n6676
.sym 36950 $abc$40744$n6678
.sym 36951 $abc$40744$n6680
.sym 36952 $abc$40744$n6682
.sym 36953 $abc$40744$n6684
.sym 36955 $abc$40744$n3818
.sym 36958 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 36959 $abc$40744$n6009
.sym 36960 VexRiscv._zz_288_[1]
.sym 36961 VexRiscv._zz_195_[21]
.sym 36963 $abc$40744$n4843
.sym 36964 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 36966 $abc$40744$n5315_1
.sym 36968 VexRiscv._zz_35_[29]
.sym 36969 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 36970 $abc$40744$n4270_1
.sym 36971 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 36972 VexRiscv._zz_336_
.sym 36973 VexRiscv._zz_196_[32]
.sym 36974 sys_rst
.sym 36975 waittimer0_count[6]
.sym 36976 $abc$40744$n2466
.sym 36978 VexRiscv._zz_255_[1]
.sym 36979 VexRiscv.reset
.sym 36987 $abc$40744$n3999
.sym 36989 $abc$40744$n2633
.sym 36990 VexRiscv.CsrPlugin_mepc[22]
.sym 36991 VexRiscv._zz_201_[6]
.sym 36992 $abc$40744$n4271_1
.sym 36994 $abc$40744$n4228
.sym 36995 $abc$40744$n4230_1
.sym 36996 VexRiscv._zz_191_
.sym 36998 $abc$40744$n2644
.sym 37000 VexRiscv._zz_233_
.sym 37002 VexRiscv._zz_201_[22]
.sym 37003 VexRiscv.CsrPlugin_mtval[6]
.sym 37005 VexRiscv.lastStagePc[22]
.sym 37007 $abc$40744$n3999
.sym 37011 VexRiscv.CsrPlugin_mepc[6]
.sym 37012 $abc$40744$n235
.sym 37020 VexRiscv.lastStagePc[22]
.sym 37022 $abc$40744$n2644
.sym 37023 VexRiscv.CsrPlugin_mepc[22]
.sym 37029 VexRiscv._zz_191_
.sym 37032 VexRiscv._zz_201_[22]
.sym 37033 VexRiscv.CsrPlugin_mepc[22]
.sym 37034 $abc$40744$n3999
.sym 37035 $abc$40744$n4228
.sym 37044 VexRiscv.CsrPlugin_mtval[6]
.sym 37045 $abc$40744$n4271_1
.sym 37047 $abc$40744$n4230_1
.sym 37050 $abc$40744$n4228
.sym 37051 $abc$40744$n3999
.sym 37052 VexRiscv.CsrPlugin_mepc[6]
.sym 37053 VexRiscv._zz_201_[6]
.sym 37065 $abc$40744$n235
.sym 37066 $abc$40744$n2633
.sym 37067 clk12_$glb_clk
.sym 37068 VexRiscv._zz_233_
.sym 37069 $abc$40744$n6686
.sym 37070 $abc$40744$n6688
.sym 37071 $abc$40744$n6690
.sym 37072 $abc$40744$n6692
.sym 37073 $abc$40744$n6694
.sym 37074 $abc$40744$n6696
.sym 37075 $abc$40744$n6698
.sym 37076 $abc$40744$n6700
.sym 37077 VexRiscv._zz_200_[19]
.sym 37081 $abc$40744$n5360
.sym 37082 VexRiscv._zz_195_[19]
.sym 37083 VexRiscv._zz_195_[30]
.sym 37084 $abc$40744$n2644
.sym 37086 VexRiscv.decode_to_execute_RS2[23]
.sym 37087 $abc$40744$n4596_1
.sym 37088 $abc$40744$n4707_1
.sym 37092 VexRiscv._zz_195_[31]
.sym 37093 $abc$40744$n3999
.sym 37096 basesoc_dat_w[2]
.sym 37099 VexRiscv.CsrPlugin_hadException
.sym 37112 basesoc_dat_w[2]
.sym 37113 waittimer0_count[0]
.sym 37114 eventmanager_status_w[0]
.sym 37121 waittimer0_count[0]
.sym 37122 waittimer0_count[2]
.sym 37126 basesoc_dat_w[5]
.sym 37127 user_btn0
.sym 37128 $abc$40744$n2530
.sym 37134 sys_rst
.sym 37137 waittimer0_count[1]
.sym 37139 $abc$40744$n158
.sym 37140 $abc$40744$n154
.sym 37143 waittimer0_count[1]
.sym 37144 waittimer0_count[2]
.sym 37145 $abc$40744$n158
.sym 37146 waittimer0_count[0]
.sym 37151 $abc$40744$n154
.sym 37162 basesoc_dat_w[2]
.sym 37167 basesoc_dat_w[5]
.sym 37179 eventmanager_status_w[0]
.sym 37180 sys_rst
.sym 37181 waittimer0_count[0]
.sym 37182 user_btn0
.sym 37189 $abc$40744$n2530
.sym 37190 clk12_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37192 $abc$40744$n6702
.sym 37194 waittimer0_count[6]
.sym 37195 VexRiscv.CsrPlugin_mtval[21]
.sym 37196 $abc$40744$n3940
.sym 37198 $abc$40744$n3939
.sym 37199 $abc$40744$n3941
.sym 37204 VexRiscv._zz_195_[23]
.sym 37205 VexRiscv._zz_195_[16]
.sym 37206 VexRiscv.CsrPlugin_mepc[5]
.sym 37207 $abc$40744$n6692
.sym 37208 VexRiscv._zz_195_[24]
.sym 37209 $abc$40744$n2466
.sym 37211 VexRiscv._zz_195_[18]
.sym 37212 VexRiscv._zz_195_[25]
.sym 37214 VexRiscv.CsrPlugin_mepc[6]
.sym 37215 waittimer0_count[9]
.sym 37236 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 37237 eventmanager_status_w[0]
.sym 37238 $abc$40744$n158
.sym 37243 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 37245 user_btn0
.sym 37246 sys_rst
.sym 37253 VexRiscv.CsrPlugin_hadException
.sym 37260 $abc$40744$n2644
.sym 37284 user_btn0
.sym 37285 sys_rst
.sym 37287 eventmanager_status_w[0]
.sym 37290 VexRiscv.CsrPlugin_hadException
.sym 37291 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 37293 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 37305 $abc$40744$n158
.sym 37312 $abc$40744$n2644
.sym 37313 clk12_$glb_clk
.sym 37319 eventmanager_status_w[0]
.sym 37323 waittimer0_count[13]
.sym 37324 waittimer0_count[11]
.sym 37326 VexRiscv.CsrPlugin_mtval[21]
.sym 37329 eventmanager_status_w[0]
.sym 37330 VexRiscv._zz_195_[15]
.sym 37331 $abc$40744$n2466
.sym 37333 waittimer0_count[9]
.sym 37416 regs0
.sym 37418 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37419 $abc$40744$n5935_1
.sym 37422 basesoc_uart_phy_rx
.sym 37431 basesoc_timer0_reload_storage[19]
.sym 37436 $abc$40744$n5878
.sym 37437 $abc$40744$n2430
.sym 37438 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 37439 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 37445 VexRiscv.decode_to_execute_RS2[28]
.sym 37449 $abc$40744$n5959
.sym 37459 $abc$40744$n2442
.sym 37465 basesoc_timer0_value[9]
.sym 37466 basesoc_timer0_value[31]
.sym 37477 basesoc_timer0_value[19]
.sym 37482 basesoc_timer0_value[30]
.sym 37484 basesoc_timer0_value[4]
.sym 37486 basesoc_timer0_value[2]
.sym 37497 basesoc_timer0_value[31]
.sym 37502 basesoc_timer0_value[2]
.sym 37509 basesoc_timer0_value[19]
.sym 37514 basesoc_timer0_value[30]
.sym 37520 basesoc_timer0_value[9]
.sym 37533 basesoc_timer0_value[4]
.sym 37536 $abc$40744$n2442
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 basesoc_timer0_zero_old_trigger
.sym 37544 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 37545 $abc$40744$n5941
.sym 37546 basesoc_timer0_value[4]
.sym 37547 basesoc_timer0_value[19]
.sym 37548 basesoc_timer0_value[2]
.sym 37549 $abc$40744$n6144_1
.sym 37550 $abc$40744$n6146
.sym 37551 basesoc_timer0_reload_storage[2]
.sym 37554 VexRiscv._zz_171_[1]
.sym 37555 basesoc_dat_w[2]
.sym 37556 $abc$40744$n2251
.sym 37557 $abc$40744$n2442
.sym 37558 $abc$40744$n3904_1
.sym 37559 basesoc_uart_eventmanager_status_w[0]
.sym 37560 basesoc_uart_phy_rx
.sym 37561 basesoc_timer0_load_storage[10]
.sym 37562 $abc$40744$n6467_1
.sym 37563 $abc$40744$n5920_1
.sym 37564 $abc$40744$n6485_1
.sym 37565 basesoc_timer0_value_status[30]
.sym 37566 $abc$40744$n3973
.sym 37568 basesoc_timer0_value[31]
.sym 37572 serial_rx
.sym 37573 basesoc_uart_phy_rx
.sym 37575 sys_rst
.sym 37584 $abc$40744$n5923_1
.sym 37586 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 37592 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 37594 basesoc_timer0_load_storage[17]
.sym 37595 basesoc_ctrl_reset_reset_r
.sym 37597 $abc$40744$n5932_1
.sym 37599 $abc$40744$n3894_1
.sym 37600 basesoc_uart_phy_tx_bitcount[2]
.sym 37602 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 37603 basesoc_timer0_reload_storage[18]
.sym 37604 $abc$40744$n3900_1
.sym 37606 $abc$40744$n3898_1
.sym 37607 basesoc_adr[3]
.sym 37608 $abc$40744$n3932
.sym 37609 basesoc_timer0_value_status[4]
.sym 37611 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37623 basesoc_timer0_value_status[19]
.sym 37627 spiflash_bus_dat_r[9]
.sym 37629 $abc$40744$n3900_1
.sym 37630 $abc$40744$n6485_1
.sym 37631 $abc$40744$n3894_1
.sym 37632 spiflash_bus_dat_r[10]
.sym 37633 sys_rst
.sym 37635 $abc$40744$n6483_1
.sym 37636 basesoc_timer0_eventmanager_status_w
.sym 37637 $abc$40744$n3902_1
.sym 37638 slave_sel_r[1]
.sym 37639 $abc$40744$n3932
.sym 37641 $abc$40744$n5923_1
.sym 37644 basesoc_timer0_zero_old_trigger
.sym 37645 spiflash_bus_dat_r[11]
.sym 37647 $abc$40744$n6481_1
.sym 37648 sys_rst
.sym 37651 basesoc_ctrl_reset_reset_r
.sym 37654 basesoc_timer0_value_status[19]
.sym 37656 $abc$40744$n5923_1
.sym 37659 $abc$40744$n3902_1
.sym 37660 $abc$40744$n3894_1
.sym 37662 sys_rst
.sym 37665 $abc$40744$n3900_1
.sym 37666 sys_rst
.sym 37667 $abc$40744$n3894_1
.sym 37671 sys_rst
.sym 37672 basesoc_ctrl_reset_reset_r
.sym 37673 $abc$40744$n3932
.sym 37674 $abc$40744$n3894_1
.sym 37677 basesoc_timer0_eventmanager_status_w
.sym 37678 basesoc_timer0_zero_old_trigger
.sym 37683 $abc$40744$n6485_1
.sym 37684 spiflash_bus_dat_r[11]
.sym 37686 slave_sel_r[1]
.sym 37689 slave_sel_r[1]
.sym 37691 $abc$40744$n6481_1
.sym 37692 spiflash_bus_dat_r[9]
.sym 37695 spiflash_bus_dat_r[10]
.sym 37696 slave_sel_r[1]
.sym 37698 $abc$40744$n6483_1
.sym 37700 clk12_$glb_clk
.sym 37701 $abc$40744$n231_$glb_sr
.sym 37702 basesoc_timer0_eventmanager_status_w
.sym 37703 $abc$40744$n3902_1
.sym 37704 $abc$40744$n5977
.sym 37705 $abc$40744$n5925_1
.sym 37706 $abc$40744$n5971
.sym 37707 $abc$40744$n5954_1
.sym 37708 basesoc_timer0_reload_storage[5]
.sym 37709 $abc$40744$n6174_1
.sym 37711 basesoc_timer0_load_storage[16]
.sym 37712 $abc$40744$n2438
.sym 37714 basesoc_adr[4]
.sym 37715 basesoc_timer0_value[6]
.sym 37717 basesoc_timer0_value[4]
.sym 37718 $abc$40744$n2430
.sym 37719 $abc$40744$n6146
.sym 37720 $abc$40744$n2428
.sym 37721 $abc$40744$n5995
.sym 37723 $abc$40744$n6483_1
.sym 37724 $abc$40744$n6459_1
.sym 37725 array_muxed0[3]
.sym 37726 basesoc_timer0_en_storage
.sym 37727 basesoc_timer0_load_storage[2]
.sym 37728 $abc$40744$n3973
.sym 37729 basesoc_timer0_value_status[1]
.sym 37730 $abc$40744$n2278
.sym 37731 spiflash_bus_dat_r[11]
.sym 37732 basesoc_timer0_value_status[12]
.sym 37733 $abc$40744$n6481_1
.sym 37734 basesoc_timer0_reload_storage[19]
.sym 37735 basesoc_timer0_eventmanager_status_w
.sym 37737 basesoc_timer0_value[31]
.sym 37743 $abc$40744$n5960_1
.sym 37744 $abc$40744$n5956_1
.sym 37746 $abc$40744$n5955
.sym 37747 $abc$40744$n6970
.sym 37748 $abc$40744$n5959
.sym 37749 basesoc_timer0_reload_storage[7]
.sym 37751 basesoc_timer0_value_status[27]
.sym 37752 $abc$40744$n5953
.sym 37753 basesoc_timer0_value_status[31]
.sym 37754 $PACKER_VCC_NET
.sym 37755 $abc$40744$n3904_1
.sym 37756 $abc$40744$n5957
.sym 37759 $abc$40744$n6974
.sym 37760 $abc$40744$n3913
.sym 37762 basesoc_timer0_load_storage[27]
.sym 37763 $abc$40744$n5932_1
.sym 37764 basesoc_uart_phy_tx_bitcount[0]
.sym 37765 basesoc_timer0_reload_storage[27]
.sym 37766 $abc$40744$n2296
.sym 37767 $abc$40744$n3910_1
.sym 37768 $abc$40744$n3902_1
.sym 37770 $abc$40744$n2290
.sym 37771 basesoc_timer0_reload_storage[19]
.sym 37772 $abc$40744$n5954_1
.sym 37776 basesoc_timer0_reload_storage[7]
.sym 37777 $abc$40744$n3904_1
.sym 37778 $abc$40744$n5932_1
.sym 37779 basesoc_timer0_value_status[31]
.sym 37782 basesoc_timer0_reload_storage[19]
.sym 37784 $abc$40744$n3910_1
.sym 37785 $abc$40744$n5954_1
.sym 37788 $abc$40744$n5960_1
.sym 37789 basesoc_timer0_load_storage[27]
.sym 37790 $abc$40744$n3902_1
.sym 37791 $abc$40744$n5959
.sym 37794 basesoc_timer0_value_status[27]
.sym 37795 basesoc_timer0_reload_storage[27]
.sym 37796 $abc$40744$n3913
.sym 37797 $abc$40744$n5932_1
.sym 37801 basesoc_uart_phy_tx_bitcount[0]
.sym 37802 $PACKER_VCC_NET
.sym 37807 $abc$40744$n6970
.sym 37808 $abc$40744$n2296
.sym 37812 $abc$40744$n5957
.sym 37813 $abc$40744$n5956_1
.sym 37814 $abc$40744$n5953
.sym 37815 $abc$40744$n5955
.sym 37818 $abc$40744$n2296
.sym 37819 $abc$40744$n6974
.sym 37822 $abc$40744$n2290
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 $abc$40744$n3920_1
.sym 37826 $abc$40744$n6786_1
.sym 37827 $abc$40744$n3921
.sym 37828 basesoc_timer0_value_status[20]
.sym 37829 $abc$40744$n3922_1
.sym 37830 basesoc_timer0_value_status[21]
.sym 37831 $abc$40744$n3923
.sym 37832 $abc$40744$n6787
.sym 37834 $abc$40744$n5956_1
.sym 37836 $abc$40744$n5419
.sym 37837 basesoc_timer0_value_status[27]
.sym 37838 $abc$40744$n3925
.sym 37839 $abc$40744$n5920_1
.sym 37840 $abc$40744$n5925_1
.sym 37841 basesoc_dat_w[3]
.sym 37842 $abc$40744$n3904_1
.sym 37843 $abc$40744$n3792
.sym 37844 array_muxed0[0]
.sym 37845 basesoc_timer0_reload_storage[7]
.sym 37846 $abc$40744$n3902_1
.sym 37847 basesoc_timer0_eventmanager_pending_w
.sym 37848 $abc$40744$n5977
.sym 37849 basesoc_timer0_reload_storage[30]
.sym 37850 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 37852 basesoc_timer0_load_storage[19]
.sym 37853 $abc$40744$n5971
.sym 37854 basesoc_timer0_reload_storage[21]
.sym 37855 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 37856 $abc$40744$n3818
.sym 37857 basesoc_dat_w[5]
.sym 37858 basesoc_timer0_value[17]
.sym 37859 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 37860 $abc$40744$n3910_1
.sym 37868 $abc$40744$n5958_1
.sym 37870 basesoc_adr[2]
.sym 37871 $abc$40744$n6198
.sym 37872 $abc$40744$n6523
.sym 37875 $abc$40744$n3895
.sym 37876 $abc$40744$n6190
.sym 37879 basesoc_adr[3]
.sym 37880 $abc$40744$n5952_1
.sym 37882 $abc$40744$n3794
.sym 37886 basesoc_timer0_en_storage
.sym 37887 csrbankarray_csrbank3_bitbang0_w[3]
.sym 37888 $abc$40744$n3973
.sym 37889 $abc$40744$n3812
.sym 37892 basesoc_adr[4]
.sym 37894 array_muxed0[2]
.sym 37895 basesoc_timer0_load_storage[27]
.sym 37896 basesoc_timer0_load_storage[31]
.sym 37897 basesoc_uart_eventmanager_status_w[0]
.sym 37899 $abc$40744$n5958_1
.sym 37900 $abc$40744$n5952_1
.sym 37901 $abc$40744$n3895
.sym 37906 $abc$40744$n3973
.sym 37907 csrbankarray_csrbank3_bitbang0_w[3]
.sym 37908 $abc$40744$n3794
.sym 37913 basesoc_uart_eventmanager_status_w[0]
.sym 37917 basesoc_timer0_load_storage[31]
.sym 37919 $abc$40744$n6198
.sym 37920 basesoc_timer0_en_storage
.sym 37924 array_muxed0[2]
.sym 37929 $abc$40744$n3812
.sym 37930 basesoc_adr[2]
.sym 37931 basesoc_adr[4]
.sym 37932 basesoc_adr[3]
.sym 37937 $abc$40744$n6523
.sym 37942 basesoc_timer0_load_storage[27]
.sym 37943 $abc$40744$n6190
.sym 37944 basesoc_timer0_en_storage
.sym 37946 clk12_$glb_clk
.sym 37947 sys_rst_$glb_sr
.sym 37948 basesoc_timer0_value[30]
.sym 37949 $abc$40744$n6182
.sym 37950 basesoc_timer0_value[23]
.sym 37951 basesoc_timer0_value[21]
.sym 37952 basesoc_timer0_value[28]
.sym 37953 $abc$40744$n6196
.sym 37954 $abc$40744$n6178
.sym 37955 $abc$40744$n5988_1
.sym 37956 basesoc_adr[2]
.sym 37958 VexRiscv._zz_130_[3]
.sym 37959 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 37960 spiflash_bus_dat_r[7]
.sym 37961 basesoc_timer0_load_storage[21]
.sym 37962 user_btn1
.sym 37963 $abc$40744$n3936
.sym 37964 array_muxed0[13]
.sym 37965 basesoc_timer0_value[16]
.sym 37967 array_muxed0[13]
.sym 37968 $PACKER_VCC_NET
.sym 37969 basesoc_timer0_value[18]
.sym 37970 basesoc_adr[2]
.sym 37971 $abc$40744$n5923_1
.sym 37972 basesoc_dat_w[7]
.sym 37973 $abc$40744$n5923_1
.sym 37974 array_muxed0[9]
.sym 37975 $abc$40744$n2426
.sym 37976 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 37977 basesoc_adr[2]
.sym 37978 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 37979 basesoc_timer0_load_storage[17]
.sym 37980 array_muxed0[2]
.sym 37981 basesoc_timer0_value[22]
.sym 37982 basesoc_timer0_reload_storage[27]
.sym 37983 basesoc_timer0_value_status[23]
.sym 37989 basesoc_timer0_reload_storage[27]
.sym 37990 $abc$40744$n5996_1
.sym 37993 basesoc_adr[2]
.sym 37994 $abc$40744$n3794
.sym 37995 $abc$40744$n6798
.sym 37996 basesoc_ctrl_reset_reset_r
.sym 37997 $abc$40744$n5997
.sym 37998 $abc$40744$n3913
.sym 37999 $abc$40744$n6786
.sym 38000 $abc$40744$n3868_1
.sym 38003 $abc$40744$n5923_1
.sym 38004 basesoc_timer0_reload_storage[31]
.sym 38005 basesoc_dat_w[7]
.sym 38007 basesoc_timer0_value_status[23]
.sym 38010 basesoc_timer0_eventmanager_status_w
.sym 38012 basesoc_timer0_reload_storage[23]
.sym 38013 basesoc_dat_w[3]
.sym 38015 basesoc_dat_w[4]
.sym 38016 $abc$40744$n2436
.sym 38019 basesoc_timer0_reload_storage[31]
.sym 38020 $abc$40744$n3910_1
.sym 38022 basesoc_timer0_reload_storage[31]
.sym 38023 $abc$40744$n5996_1
.sym 38024 $abc$40744$n3913
.sym 38025 $abc$40744$n5997
.sym 38028 $abc$40744$n5923_1
.sym 38029 basesoc_timer0_value_status[23]
.sym 38030 basesoc_timer0_reload_storage[23]
.sym 38031 $abc$40744$n3910_1
.sym 38035 basesoc_timer0_eventmanager_status_w
.sym 38036 basesoc_timer0_reload_storage[27]
.sym 38037 $abc$40744$n6786
.sym 38040 $abc$40744$n3794
.sym 38041 $abc$40744$n3868_1
.sym 38042 basesoc_ctrl_reset_reset_r
.sym 38043 basesoc_adr[2]
.sym 38049 basesoc_dat_w[3]
.sym 38052 basesoc_timer0_reload_storage[31]
.sym 38053 $abc$40744$n6798
.sym 38054 basesoc_timer0_eventmanager_status_w
.sym 38061 basesoc_dat_w[4]
.sym 38067 basesoc_dat_w[7]
.sym 38068 $abc$40744$n2436
.sym 38069 clk12_$glb_clk
.sym 38070 sys_rst_$glb_sr
.sym 38071 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 38072 $abc$40744$n5970_1
.sym 38073 $abc$40744$n6170
.sym 38074 $abc$40744$n6192_1
.sym 38075 basesoc_timer0_value[17]
.sym 38076 basesoc_timer0_value[20]
.sym 38077 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 38078 $abc$40744$n6176
.sym 38080 spiflash_bus_dat_r[24]
.sym 38081 $abc$40744$n142
.sym 38082 VexRiscv.decode_to_execute_RS2[28]
.sym 38083 spiflash_bus_dat_r[24]
.sym 38084 $abc$40744$n3913
.sym 38085 $abc$40744$n6523
.sym 38086 $abc$40744$n6493_1
.sym 38087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 38088 $abc$40744$n3868_1
.sym 38089 $abc$40744$n3895
.sym 38090 basesoc_timer0_load_storage[31]
.sym 38091 $abc$40744$n6798
.sym 38092 basesoc_ctrl_reset_reset_r
.sym 38093 array_muxed0[4]
.sym 38094 basesoc_adr[1]
.sym 38095 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 38096 basesoc_we
.sym 38097 basesoc_adr[3]
.sym 38098 $abc$40744$n128
.sym 38099 $abc$40744$n5932_1
.sym 38100 $abc$40744$n3894_1
.sym 38101 basesoc_timer0_reload_storage[22]
.sym 38102 array_muxed0[9]
.sym 38104 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 38106 basesoc_timer0_reload_storage[25]
.sym 38114 $abc$40744$n2428
.sym 38115 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 38116 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 38120 basesoc_adr[2]
.sym 38121 basesoc_adr[4]
.sym 38122 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 38123 basesoc_adr[3]
.sym 38126 $abc$40744$n3812
.sym 38128 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 38129 basesoc_dat_w[5]
.sym 38130 $abc$40744$n2296
.sym 38131 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 38132 basesoc_dat_w[7]
.sym 38135 basesoc_dat_w[4]
.sym 38136 sys_rst
.sym 38138 basesoc_dat_w[1]
.sym 38139 $abc$40744$n6441
.sym 38140 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 38143 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 38146 basesoc_dat_w[5]
.sym 38153 basesoc_dat_w[1]
.sym 38158 basesoc_dat_w[4]
.sym 38163 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 38164 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 38165 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 38166 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 38169 $abc$40744$n2296
.sym 38170 sys_rst
.sym 38175 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 38176 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 38177 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 38178 $abc$40744$n6441
.sym 38181 basesoc_adr[3]
.sym 38182 $abc$40744$n3812
.sym 38183 basesoc_adr[4]
.sym 38184 basesoc_adr[2]
.sym 38190 basesoc_dat_w[7]
.sym 38191 $abc$40744$n2428
.sym 38192 clk12_$glb_clk
.sym 38193 sys_rst_$glb_sr
.sym 38194 $abc$40744$n5932_1
.sym 38195 $abc$40744$n6080_1
.sym 38196 $abc$40744$n5939_1
.sym 38197 $abc$40744$n2276
.sym 38198 basesoc_timer0_load_storage[14]
.sym 38199 $abc$40744$n6436_1
.sym 38200 basesoc_timer0_load_storage[11]
.sym 38201 $abc$40744$n2436
.sym 38202 $abc$40744$n3847_1
.sym 38204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 38207 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 38208 basesoc_uart_phy_tx_busy
.sym 38209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 38210 $abc$40744$n2509
.sym 38211 $abc$40744$n3794
.sym 38212 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 38213 basesoc_vexriscv_dbus_we
.sym 38214 basesoc_uart_phy_rx_reg[1]
.sym 38215 basesoc_timer0_reload_storage[20]
.sym 38216 $abc$40744$n3988
.sym 38217 $abc$40744$n3895
.sym 38218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38219 VexRiscv._zz_130_[6]
.sym 38220 slave_sel_r[0]
.sym 38221 $abc$40744$n2251
.sym 38222 $abc$40744$n3973
.sym 38223 basesoc_timer0_value_status[12]
.sym 38224 basesoc_dat_w[1]
.sym 38225 $abc$40744$n2436
.sym 38226 $abc$40744$n2278
.sym 38227 basesoc_timer0_eventmanager_status_w
.sym 38228 $abc$40744$n235
.sym 38229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38235 csrbankarray_csrbank3_bitbang0_w[1]
.sym 38236 $abc$40744$n6431
.sym 38239 csrbankarray_csrbank0_leds_out0_w[3]
.sym 38240 $abc$40744$n3973
.sym 38241 $abc$40744$n6433
.sym 38243 $abc$40744$n6437
.sym 38245 basesoc_vexriscv_dbus_adr[9]
.sym 38246 $abc$40744$n3840_1
.sym 38247 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 38248 $abc$40744$n6440_1
.sym 38249 $abc$40744$n3936
.sym 38250 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 38251 $abc$40744$n5879
.sym 38252 $abc$40744$n3913
.sym 38255 grant
.sym 38257 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 38259 $abc$40744$n5878
.sym 38260 $abc$40744$n3894_1
.sym 38261 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 38262 basesoc_vexriscv_ibus_adr[9]
.sym 38263 $abc$40744$n3794
.sym 38265 sys_rst
.sym 38268 $abc$40744$n6440_1
.sym 38271 $abc$40744$n6437
.sym 38275 basesoc_vexriscv_ibus_adr[9]
.sym 38276 basesoc_vexriscv_dbus_adr[9]
.sym 38277 grant
.sym 38280 csrbankarray_csrbank3_bitbang0_w[1]
.sym 38281 $abc$40744$n3794
.sym 38283 $abc$40744$n3973
.sym 38286 $abc$40744$n3936
.sym 38287 csrbankarray_csrbank0_leds_out0_w[3]
.sym 38288 $abc$40744$n3794
.sym 38292 $abc$40744$n5879
.sym 38293 $abc$40744$n5878
.sym 38294 $abc$40744$n3840_1
.sym 38298 $abc$40744$n6431
.sym 38301 $abc$40744$n6433
.sym 38304 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 38305 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 38306 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 38307 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 38310 $abc$40744$n3913
.sym 38312 sys_rst
.sym 38313 $abc$40744$n3894_1
.sym 38315 clk12_$glb_clk
.sym 38316 sys_rst_$glb_sr
.sym 38317 basesoc_we
.sym 38318 $abc$40744$n5881
.sym 38319 basesoc_bus_wishbone_dat_r[7]
.sym 38320 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 38321 $abc$40744$n5893_1
.sym 38322 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 38323 $abc$40744$n5894_1
.sym 38324 basesoc_uart_phy_storage[6]
.sym 38325 user_btn1
.sym 38326 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 38327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 38328 user_btn1
.sym 38329 basesoc_adr[0]
.sym 38330 basesoc_bus_wishbone_dat_r[2]
.sym 38331 $abc$40744$n3812
.sym 38332 $abc$40744$n2276
.sym 38333 basesoc_uart_tx_fifo_consume[1]
.sym 38334 basesoc_dat_w[6]
.sym 38335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 38336 basesoc_adr[2]
.sym 38337 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 38338 VexRiscv._zz_18_
.sym 38339 VexRiscv.decode_to_execute_RS2[11]
.sym 38341 grant
.sym 38342 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38343 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 38344 spiflash_bus_dat_r[6]
.sym 38345 basesoc_dat_w[5]
.sym 38346 basesoc_timer0_reload_storage[21]
.sym 38347 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 38348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38350 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 38351 sys_rst
.sym 38352 basesoc_timer0_reload_storage[18]
.sym 38359 $abc$40744$n4050
.sym 38360 VexRiscv.decode_to_execute_RS2[11]
.sym 38361 VexRiscv._zz_130_[5]
.sym 38362 $abc$40744$n4052
.sym 38363 VexRiscv.decode_to_execute_RS2[16]
.sym 38364 VexRiscv.decode_to_execute_RS2[9]
.sym 38365 VexRiscv.decode_to_execute_RS2[13]
.sym 38366 VexRiscv._zz_130_[1]
.sym 38367 VexRiscv._zz_130_[2]
.sym 38368 $abc$40744$n4051
.sym 38369 VexRiscv.decode_to_execute_RS2[8]
.sym 38370 VexRiscv._zz_130_[7]
.sym 38371 VexRiscv._zz_130_[4]
.sym 38372 VexRiscv.decode_to_execute_RS2[20]
.sym 38373 VexRiscv.decode_to_execute_RS2[14]
.sym 38374 $abc$40744$n4054
.sym 38375 VexRiscv._zz_130_[3]
.sym 38376 VexRiscv.CsrPlugin_hadException
.sym 38378 VexRiscv.decode_to_execute_RS2[15]
.sym 38379 VexRiscv._zz_130_[6]
.sym 38380 VexRiscv.decode_to_execute_RS2[10]
.sym 38381 VexRiscv.decode_to_execute_RS2[12]
.sym 38382 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 38383 VexRiscv.decode_to_execute_RS2[21]
.sym 38384 VexRiscv.decode_to_execute_RS2[19]
.sym 38385 VexRiscv.decode_to_execute_RS2[18]
.sym 38386 VexRiscv.decode_to_execute_RS2[17]
.sym 38387 VexRiscv._zz_130_[0]
.sym 38388 $abc$40744$n4049
.sym 38389 $abc$40744$n4053
.sym 38391 VexRiscv._zz_130_[4]
.sym 38392 VexRiscv._zz_130_[3]
.sym 38393 VexRiscv._zz_130_[2]
.sym 38394 VexRiscv._zz_130_[5]
.sym 38397 VexRiscv.decode_to_execute_RS2[19]
.sym 38398 VexRiscv.decode_to_execute_RS2[18]
.sym 38399 VexRiscv.decode_to_execute_RS2[20]
.sym 38400 VexRiscv.decode_to_execute_RS2[21]
.sym 38403 VexRiscv.decode_to_execute_RS2[14]
.sym 38404 VexRiscv.decode_to_execute_RS2[17]
.sym 38405 VexRiscv.decode_to_execute_RS2[15]
.sym 38406 VexRiscv.decode_to_execute_RS2[16]
.sym 38409 VexRiscv._zz_130_[1]
.sym 38410 VexRiscv._zz_130_[0]
.sym 38411 $abc$40744$n4049
.sym 38412 $abc$40744$n4054
.sym 38415 VexRiscv.decode_to_execute_RS2[11]
.sym 38416 VexRiscv.decode_to_execute_RS2[13]
.sym 38417 VexRiscv.decode_to_execute_RS2[10]
.sym 38418 VexRiscv.decode_to_execute_RS2[12]
.sym 38423 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 38427 $abc$40744$n4052
.sym 38428 $abc$40744$n4050
.sym 38429 $abc$40744$n4053
.sym 38430 $abc$40744$n4051
.sym 38433 VexRiscv._zz_130_[7]
.sym 38434 VexRiscv.decode_to_execute_RS2[9]
.sym 38435 VexRiscv._zz_130_[6]
.sym 38436 VexRiscv.decode_to_execute_RS2[8]
.sym 38437 VexRiscv.CsrPlugin_hadException
.sym 38438 clk12_$glb_clk
.sym 38440 $abc$40744$n4057
.sym 38441 basesoc_timer0_value_status[23]
.sym 38442 basesoc_timer0_value_status[12]
.sym 38443 $abc$40744$n4056
.sym 38444 $abc$40744$n4830_1
.sym 38445 $abc$40744$n4055
.sym 38446 $abc$40744$n6474_1
.sym 38447 $abc$40744$n4047
.sym 38448 basesoc_counter[0]
.sym 38450 $abc$40744$n7
.sym 38451 VexRiscv._zz_50_[14]
.sym 38452 VexRiscv._zz_130_[1]
.sym 38453 VexRiscv._zz_124_
.sym 38454 $abc$40744$n2278
.sym 38455 basesoc_uart_phy_storage[12]
.sym 38456 VexRiscv.decode_to_execute_RS2[11]
.sym 38457 basesoc_dat_w[4]
.sym 38458 basesoc_uart_phy_storage[9]
.sym 38459 basesoc_we
.sym 38460 $abc$40744$n2530
.sym 38461 VexRiscv.decode_to_execute_RS2[13]
.sym 38462 $abc$40744$n3721_1
.sym 38463 basesoc_uart_phy_storage[26]
.sym 38464 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 38465 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 38466 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38467 VexRiscv.decode_to_execute_RS2[12]
.sym 38468 $abc$40744$n3815
.sym 38469 VexRiscv.decode_to_execute_RS2[25]
.sym 38470 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 38471 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 38472 VexRiscv.decode_to_execute_RS2[17]
.sym 38473 $abc$40744$n4479_1
.sym 38474 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 38475 basesoc_timer0_value_status[23]
.sym 38481 basesoc_we
.sym 38483 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 38484 $abc$40744$n4843
.sym 38490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38491 $abc$40744$n122
.sym 38493 basesoc_uart_phy_storage[17]
.sym 38494 $abc$40744$n3815
.sym 38496 basesoc_dat_w[1]
.sym 38497 basesoc_adr[0]
.sym 38498 $abc$40744$n3840_1
.sym 38499 basesoc_adr[1]
.sym 38500 $abc$40744$n235
.sym 38502 basesoc_uart_phy_storage[9]
.sym 38503 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 38504 VexRiscv._zz_191_
.sym 38505 basesoc_adr[0]
.sym 38506 $abc$40744$n142
.sym 38511 sys_rst
.sym 38514 $abc$40744$n142
.sym 38515 basesoc_uart_phy_storage[9]
.sym 38516 basesoc_adr[1]
.sym 38517 basesoc_adr[0]
.sym 38520 $abc$40744$n235
.sym 38521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38522 VexRiscv._zz_191_
.sym 38523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 38526 basesoc_adr[1]
.sym 38527 $abc$40744$n122
.sym 38528 basesoc_adr[0]
.sym 38529 basesoc_uart_phy_storage[17]
.sym 38532 sys_rst
.sym 38535 basesoc_dat_w[1]
.sym 38538 basesoc_we
.sym 38539 $abc$40744$n3840_1
.sym 38540 $abc$40744$n3815
.sym 38541 sys_rst
.sym 38546 $abc$40744$n122
.sym 38551 $abc$40744$n4843
.sym 38559 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 38561 clk12_$glb_clk
.sym 38563 basesoc_ctrl_storage[24]
.sym 38564 $abc$40744$n4831_1
.sym 38565 $abc$40744$n4286
.sym 38566 $abc$40744$n4767
.sym 38567 VexRiscv._zz_79_[1]
.sym 38568 $abc$40744$n4308_1
.sym 38569 VexRiscv._zz_79_[31]
.sym 38570 basesoc_ctrl_storage[29]
.sym 38571 basesoc_dat_w[2]
.sym 38573 VexRiscv._zz_323_[26]
.sym 38574 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 38575 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 38576 basesoc_counter[1]
.sym 38577 basesoc_uart_phy_storage[1]
.sym 38578 $abc$40744$n5930
.sym 38579 slave_sel_r[1]
.sym 38580 $abc$40744$n5931
.sym 38581 VexRiscv.decode_to_execute_RS2[28]
.sym 38582 basesoc_timer0_value[12]
.sym 38583 VexRiscv.decode_to_execute_RS2[8]
.sym 38584 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 38585 slave_sel[1]
.sym 38586 basesoc_uart_phy_storage[20]
.sym 38587 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 38588 $abc$40744$n3301
.sym 38589 basesoc_uart_phy_rx_busy
.sym 38590 $abc$40744$n7
.sym 38591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38592 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38593 VexRiscv.decode_to_execute_RS2[29]
.sym 38594 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38595 $abc$40744$n6474_1
.sym 38596 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 38597 basesoc_timer0_reload_storage[22]
.sym 38598 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38604 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 38605 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38606 $abc$40744$n4261_1
.sym 38607 $abc$40744$n4329_1
.sym 38608 VexRiscv.execute_arbitration_isValid
.sym 38609 $abc$40744$n3771
.sym 38610 VexRiscv._zz_191_
.sym 38612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 38613 $abc$40744$n5418_1
.sym 38614 VexRiscv._zz_18_
.sym 38615 $abc$40744$n5422
.sym 38616 $abc$40744$n4470_1
.sym 38617 $abc$40744$n5421_1
.sym 38620 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 38621 $abc$40744$n4471_1
.sym 38622 $abc$40744$n2633
.sym 38623 $abc$40744$n5419
.sym 38624 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38625 $abc$40744$n4308_1
.sym 38626 VexRiscv._zz_193_
.sym 38631 $abc$40744$n4330_1
.sym 38632 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 38634 $abc$40744$n235
.sym 38635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38637 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 38638 $abc$40744$n4329_1
.sym 38639 $abc$40744$n4261_1
.sym 38640 $abc$40744$n4470_1
.sym 38643 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 38645 $abc$40744$n4308_1
.sym 38646 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 38650 $abc$40744$n3771
.sym 38651 VexRiscv.execute_arbitration_isValid
.sym 38652 VexRiscv._zz_18_
.sym 38655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38656 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38657 $abc$40744$n235
.sym 38658 VexRiscv._zz_193_
.sym 38661 $abc$40744$n4330_1
.sym 38664 $abc$40744$n4471_1
.sym 38667 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 38668 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38669 $abc$40744$n235
.sym 38670 VexRiscv._zz_191_
.sym 38673 $abc$40744$n5421_1
.sym 38675 $abc$40744$n5422
.sym 38679 $abc$40744$n5419
.sym 38682 $abc$40744$n5418_1
.sym 38683 $abc$40744$n2633
.sym 38684 clk12_$glb_clk
.sym 38686 $abc$40744$n4350_1
.sym 38687 $abc$40744$n5463
.sym 38688 VexRiscv._zz_79_[6]
.sym 38689 $abc$40744$n4330_1
.sym 38690 $abc$40744$n4479_1
.sym 38691 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 38692 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 38693 $abc$40744$n5406_1
.sym 38695 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38696 $abc$40744$n5442
.sym 38697 $abc$40744$n5448
.sym 38698 VexRiscv._zz_198_
.sym 38699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 38700 $abc$40744$n3600
.sym 38701 VexRiscv.decode_to_execute_RS2[15]
.sym 38702 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 38703 VexRiscv._zz_255_[1]
.sym 38704 $abc$40744$n3770
.sym 38705 basesoc_ctrl_storage[24]
.sym 38707 $abc$40744$n2253
.sym 38708 basesoc_uart_phy_storage[17]
.sym 38710 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 38712 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 38713 $abc$40744$n3719_1
.sym 38714 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 38715 $abc$40744$n5407
.sym 38716 $abc$40744$n4308_1
.sym 38717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38719 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 38720 $abc$40744$n235
.sym 38721 $abc$40744$n2251
.sym 38728 $abc$40744$n4471_1
.sym 38731 VexRiscv._zz_124_
.sym 38732 $abc$40744$n4308_1
.sym 38733 VexRiscv.decode_to_execute_RS2[8]
.sym 38734 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38736 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 38737 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38738 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 38743 $abc$40744$n3774
.sym 38745 $abc$40744$n6681_1
.sym 38746 $abc$40744$n4330_1
.sym 38747 VexRiscv._zz_255_[1]
.sym 38748 $abc$40744$n3301
.sym 38751 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 38752 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38753 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 38754 VexRiscv._zz_50_[14]
.sym 38755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 38756 VexRiscv._zz_198_
.sym 38758 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38760 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 38761 $abc$40744$n4308_1
.sym 38762 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38763 $abc$40744$n4330_1
.sym 38766 $abc$40744$n3301
.sym 38772 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38773 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 38774 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38775 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38778 $abc$40744$n4330_1
.sym 38779 $abc$40744$n6681_1
.sym 38781 VexRiscv._zz_50_[14]
.sym 38784 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38785 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38786 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38787 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 38790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 38791 $abc$40744$n3774
.sym 38793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 38796 VexRiscv._zz_198_
.sym 38798 VexRiscv.decode_to_execute_RS2[8]
.sym 38802 $abc$40744$n4471_1
.sym 38803 VexRiscv._zz_255_[1]
.sym 38805 VexRiscv._zz_50_[14]
.sym 38806 $abc$40744$n2586_$glb_ce
.sym 38807 clk12_$glb_clk
.sym 38808 VexRiscv._zz_124_
.sym 38809 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 38810 VexRiscv._zz_79_[3]
.sym 38811 $abc$40744$n4839
.sym 38812 $abc$40744$n6702_1
.sym 38813 VexRiscv._zz_79_[9]
.sym 38814 $abc$40744$n4827_1
.sym 38815 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 38816 VexRiscv._zz_79_[0]
.sym 38817 user_btn1
.sym 38818 $abc$40744$n2430
.sym 38819 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 38821 sys_rst
.sym 38822 VexRiscv.decode_to_execute_RS2[18]
.sym 38823 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 38824 VexRiscv.decode_to_execute_RS2[10]
.sym 38826 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 38827 $abc$40744$n3772
.sym 38828 basesoc_uart_phy_storage[15]
.sym 38830 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 38831 VexRiscv.execute_arbitration_isValid
.sym 38832 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 38833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38834 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38835 VexRiscv._zz_193_
.sym 38836 $abc$40744$n4329_1
.sym 38837 VexRiscv.CsrPlugin_mtval[4]
.sym 38838 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 38839 VexRiscv._zz_191_
.sym 38840 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 38841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38842 basesoc_timer0_reload_storage[21]
.sym 38843 spiflash_bus_dat_r[6]
.sym 38844 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 38856 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 38857 VexRiscv._zz_191_
.sym 38858 $abc$40744$n5227
.sym 38862 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38863 $abc$40744$n235
.sym 38864 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 38865 VexRiscv.decode_to_execute_RS2[22]
.sym 38868 VexRiscv.memory_arbitration_isValid
.sym 38869 VexRiscv.lastStageIsFiring
.sym 38870 VexRiscv.decode_to_execute_RS2[17]
.sym 38871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38872 $abc$40744$n233
.sym 38873 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 38874 VexRiscv._zz_198_
.sym 38875 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38878 VexRiscv._zz_323_[27]
.sym 38879 VexRiscv._zz_323_[24]
.sym 38880 $abc$40744$n5218
.sym 38881 VexRiscv.execute_arbitration_isValid
.sym 38883 VexRiscv._zz_323_[24]
.sym 38885 $abc$40744$n233
.sym 38886 $abc$40744$n5218
.sym 38889 $abc$40744$n5227
.sym 38890 $abc$40744$n233
.sym 38891 VexRiscv._zz_323_[27]
.sym 38895 VexRiscv.memory_arbitration_isValid
.sym 38896 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 38897 VexRiscv.execute_arbitration_isValid
.sym 38898 VexRiscv.lastStageIsFiring
.sym 38902 VexRiscv.decode_to_execute_RS2[17]
.sym 38903 VexRiscv._zz_198_
.sym 38907 $abc$40744$n235
.sym 38909 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38910 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38913 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 38914 VexRiscv.memory_arbitration_isValid
.sym 38916 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 38919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38920 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38921 $abc$40744$n235
.sym 38922 VexRiscv._zz_191_
.sym 38925 VexRiscv._zz_198_
.sym 38926 VexRiscv.decode_to_execute_RS2[22]
.sym 38929 $abc$40744$n2621_$glb_ce
.sym 38930 clk12_$glb_clk
.sym 38932 $abc$40744$n5936
.sym 38933 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38934 VexRiscv.memory_arbitration_isValid
.sym 38935 $abc$40744$n5932
.sym 38936 $abc$40744$n5935
.sym 38937 $abc$40744$n4416_1
.sym 38938 $abc$40744$n2602
.sym 38939 $abc$40744$n5580
.sym 38940 $abc$40744$n4230_1
.sym 38942 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38943 $abc$40744$n4230_1
.sym 38944 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 38945 VexRiscv._zz_171_[2]
.sym 38946 VexRiscv._zz_193_
.sym 38947 VexRiscv._zz_171_[1]
.sym 38948 basesoc_dat_w[6]
.sym 38949 VexRiscv._zz_79_[0]
.sym 38950 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 38951 VexRiscv._zz_171_[2]
.sym 38952 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 38953 VexRiscv._zz_130_[1]
.sym 38954 VexRiscv._zz_191_
.sym 38955 VexRiscv._zz_35_[7]
.sym 38956 VexRiscv.decode_to_execute_RS2[17]
.sym 38957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 38958 $abc$40744$n233
.sym 38959 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 38960 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 38961 $abc$40744$n3774
.sym 38962 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 38963 VexRiscv._zz_193_
.sym 38964 VexRiscv._zz_255_[1]
.sym 38965 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 38966 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 38967 VexRiscv._zz_41_[14]
.sym 38976 VexRiscv._zz_198_
.sym 38977 $abc$40744$n3774
.sym 38978 VexRiscv._zz_193_
.sym 38980 VexRiscv._zz_90_
.sym 38984 $abc$40744$n233
.sym 38986 VexRiscv._zz_41_[16]
.sym 38988 VexRiscv.decode_to_execute_RS2[25]
.sym 38990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38997 VexRiscv.decode_to_execute_RS2[30]
.sym 38998 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 39000 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 39001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39004 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 39006 VexRiscv._zz_41_[16]
.sym 39015 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 39019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39020 $abc$40744$n3774
.sym 39021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 39024 VexRiscv._zz_198_
.sym 39027 VexRiscv.decode_to_execute_RS2[25]
.sym 39031 VexRiscv.decode_to_execute_RS2[30]
.sym 39033 VexRiscv._zz_198_
.sym 39037 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 39038 VexRiscv._zz_193_
.sym 39039 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 39045 VexRiscv._zz_90_
.sym 39048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39049 $abc$40744$n3774
.sym 39051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 39052 $abc$40744$n233
.sym 39053 clk12_$glb_clk
.sym 39055 $abc$40744$n118
.sym 39056 $abc$40744$n4331
.sym 39057 VexRiscv._zz_79_[8]
.sym 39058 $abc$40744$n3804
.sym 39059 $abc$40744$n6867
.sym 39060 $abc$40744$n4397_1
.sym 39061 $abc$40744$n5415_1
.sym 39062 $abc$40744$n5937
.sym 39063 VexRiscv._zz_171_[1]
.sym 39064 $abc$40744$n4416_1
.sym 39065 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 39066 VexRiscv._zz_171_[1]
.sym 39067 $abc$40744$n4261_1
.sym 39069 VexRiscv._zz_164_[18]
.sym 39070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 39071 VexRiscv._zz_79_[2]
.sym 39072 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 39074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 39075 VexRiscv._zz_130_[7]
.sym 39076 VexRiscv._zz_164_[4]
.sym 39077 VexRiscv._zz_161_
.sym 39078 VexRiscv.memory_arbitration_isValid
.sym 39079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 39080 $abc$40744$n7
.sym 39081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 39082 VexRiscv._zz_41_[13]
.sym 39083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 39084 VexRiscv.decode_to_execute_RS2[29]
.sym 39085 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 39086 $abc$40744$n235
.sym 39087 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39088 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 39089 $abc$40744$n4228
.sym 39096 VexRiscv._zz_198_
.sym 39100 $abc$40744$n4434_1
.sym 39101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39102 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 39103 $abc$40744$n4261_1
.sym 39104 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 39105 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 39106 $abc$40744$n4329_1
.sym 39108 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 39110 $abc$40744$n4452_1
.sym 39111 $abc$40744$n4261_1
.sym 39112 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 39113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39114 $abc$40744$n4330_1
.sym 39115 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 39117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39118 $abc$40744$n4308_1
.sym 39119 VexRiscv.decode_to_execute_RS2[28]
.sym 39121 $abc$40744$n3774
.sym 39122 $abc$40744$n4330_1
.sym 39124 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 39129 VexRiscv._zz_198_
.sym 39130 VexRiscv.decode_to_execute_RS2[28]
.sym 39135 $abc$40744$n4261_1
.sym 39136 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 39137 $abc$40744$n4329_1
.sym 39138 $abc$40744$n4434_1
.sym 39142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39143 $abc$40744$n3774
.sym 39144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39149 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 39153 $abc$40744$n4308_1
.sym 39154 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 39155 $abc$40744$n4330_1
.sym 39156 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 39159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39160 $abc$40744$n3774
.sym 39161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39165 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 39166 $abc$40744$n4330_1
.sym 39167 $abc$40744$n4308_1
.sym 39168 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 39171 $abc$40744$n4329_1
.sym 39172 $abc$40744$n4261_1
.sym 39173 $abc$40744$n4452_1
.sym 39174 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 39175 $abc$40744$n2586_$glb_ce
.sym 39176 clk12_$glb_clk
.sym 39180 $abc$40744$n6869
.sym 39181 $abc$40744$n6872
.sym 39182 $abc$40744$n6875
.sym 39183 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39184 $abc$40744$n5242
.sym 39185 basesoc_ctrl_storage[27]
.sym 39186 basesoc_uart_phy_storage[25]
.sym 39187 $abc$40744$n4397_1
.sym 39188 $abc$40744$n2438
.sym 39189 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39190 csrbankarray_csrbank2_addr0_w[0]
.sym 39191 $abc$40744$n5415_1
.sym 39192 VexRiscv._zz_200_[7]
.sym 39193 $abc$40744$n3804
.sym 39194 $abc$40744$n4192
.sym 39195 $abc$40744$n4228
.sym 39197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39198 VexRiscv._zz_79_[5]
.sym 39199 $abc$40744$n2253
.sym 39200 basesoc_uart_phy_storage[25]
.sym 39201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 39202 basesoc_ctrl_storage[23]
.sym 39203 VexRiscv._zz_200_[9]
.sym 39204 $abc$40744$n4308_1
.sym 39205 VexRiscv._zz_41_[14]
.sym 39206 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 39207 $abc$40744$n5242
.sym 39208 VexRiscv._zz_32_[1]
.sym 39209 $abc$40744$n2251
.sym 39210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 39211 $abc$40744$n5407
.sym 39212 $abc$40744$n3719_1
.sym 39213 $abc$40744$n2627
.sym 39221 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39223 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 39226 VexRiscv._zz_32_[1]
.sym 39228 VexRiscv._zz_288_[1]
.sym 39229 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39230 $abc$40744$n233
.sym 39231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 39233 VexRiscv._zz_193_
.sym 39234 VexRiscv._zz_35_[13]
.sym 39236 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39241 VexRiscv._zz_35_[1]
.sym 39243 VexRiscv._zz_289_[1]
.sym 39244 VexRiscv._zz_191_
.sym 39246 $abc$40744$n235
.sym 39247 $abc$40744$n5209_1
.sym 39249 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 39250 $abc$40744$n4192
.sym 39252 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39253 VexRiscv._zz_193_
.sym 39254 $abc$40744$n235
.sym 39255 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39259 VexRiscv._zz_35_[13]
.sym 39266 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 39273 $abc$40744$n233
.sym 39276 VexRiscv._zz_288_[1]
.sym 39277 VexRiscv._zz_32_[1]
.sym 39279 VexRiscv._zz_289_[1]
.sym 39285 VexRiscv._zz_35_[1]
.sym 39289 $abc$40744$n5209_1
.sym 39290 $abc$40744$n4192
.sym 39291 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39294 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 39295 $abc$40744$n235
.sym 39296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 39297 VexRiscv._zz_191_
.sym 39299 clk12_$glb_clk
.sym 39300 VexRiscv.reset_$glb_sr
.sym 39301 $abc$40744$n5624
.sym 39302 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 39303 $abc$40744$n5391_1
.sym 39304 $abc$40744$n5614
.sym 39305 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 39306 $abc$40744$n5622
.sym 39307 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39308 $abc$40744$n5616
.sym 39310 VexRiscv._zz_152_[14]
.sym 39311 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 39313 $abc$40744$n4404_1
.sym 39314 $abc$40744$n5596
.sym 39315 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39316 $abc$40744$n6872
.sym 39317 basesoc_uart_rx_fifo_level0[4]
.sym 39318 VexRiscv._zz_171_[1]
.sym 39319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 39320 $abc$40744$n233
.sym 39321 VexRiscv._zz_152_[12]
.sym 39322 $abc$40744$n2253
.sym 39323 basesoc_uart_rx_fifo_level0[1]
.sym 39324 basesoc_uart_rx_fifo_level0[0]
.sym 39325 $abc$40744$n4230_1
.sym 39326 VexRiscv._zz_50_[9]
.sym 39327 VexRiscv._zz_35_[1]
.sym 39328 VexRiscv.execute_arbitration_isStuckByOthers
.sym 39329 basesoc_timer0_reload_storage[21]
.sym 39330 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39331 VexRiscv._zz_191_
.sym 39332 VexRiscv._zz_193_
.sym 39333 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 39334 VexRiscv._zz_321_
.sym 39335 spiflash_bus_dat_r[6]
.sym 39336 VexRiscv._zz_200_[14]
.sym 39342 basesoc_dat_w[6]
.sym 39343 VexRiscv._zz_200_[14]
.sym 39346 VexRiscv._zz_193_
.sym 39347 VexRiscv._zz_191_
.sym 39348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 39349 $abc$40744$n235
.sym 39350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 39351 VexRiscv._zz_171_[2]
.sym 39354 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39355 VexRiscv._zz_191_
.sym 39356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39357 $abc$40744$n235
.sym 39358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 39359 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 39360 $abc$40744$n4192
.sym 39361 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 39362 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 39363 VexRiscv._zz_153_
.sym 39365 VexRiscv._zz_41_[14]
.sym 39366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 39367 VexRiscv._zz_153_
.sym 39368 VexRiscv._zz_32_[1]
.sym 39369 $abc$40744$n2251
.sym 39371 $abc$40744$n5228_1
.sym 39375 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 39376 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 39377 VexRiscv._zz_193_
.sym 39378 $abc$40744$n235
.sym 39381 VexRiscv._zz_200_[14]
.sym 39382 $abc$40744$n4192
.sym 39383 VexRiscv._zz_41_[14]
.sym 39387 basesoc_dat_w[6]
.sym 39393 $abc$40744$n235
.sym 39394 VexRiscv._zz_193_
.sym 39395 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 39396 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 39399 $abc$40744$n5228_1
.sym 39400 VexRiscv._zz_153_
.sym 39401 $abc$40744$n4192
.sym 39402 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39405 VexRiscv._zz_32_[1]
.sym 39406 VexRiscv._zz_153_
.sym 39408 VexRiscv._zz_171_[2]
.sym 39411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 39412 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 39413 $abc$40744$n235
.sym 39414 VexRiscv._zz_191_
.sym 39417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39418 $abc$40744$n235
.sym 39419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 39420 VexRiscv._zz_191_
.sym 39421 $abc$40744$n2251
.sym 39422 clk12_$glb_clk
.sym 39423 sys_rst_$glb_sr
.sym 39424 VexRiscv._zz_288_[8]
.sym 39425 $abc$40744$n5628
.sym 39426 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39427 VexRiscv._zz_288_[7]
.sym 39428 $abc$40744$n5407
.sym 39429 $abc$40744$n6066_1
.sym 39430 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39431 VexRiscv._zz_287_[4]
.sym 39433 VexRiscv._zz_130_[3]
.sym 39435 $abc$40744$n3999
.sym 39436 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 39437 VexRiscv.CsrPlugin_mepc[27]
.sym 39438 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39439 VexRiscv._zz_191_
.sym 39440 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 39442 VexRiscv._zz_238_[1]
.sym 39443 $abc$40744$n4853
.sym 39444 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39445 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39446 $abc$40744$n5346_1
.sym 39447 VexRiscv.CsrPlugin_mepc[15]
.sym 39448 VexRiscv._zz_41_[14]
.sym 39449 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39451 $abc$40744$n6066_1
.sym 39452 basesoc_vexriscv_ibus_adr[8]
.sym 39453 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39454 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39455 VexRiscv._zz_287_[4]
.sym 39456 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39457 VexRiscv._zz_288_[8]
.sym 39458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 39459 VexRiscv._zz_288_[0]
.sym 39465 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 39468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39471 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 39480 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39481 VexRiscv._zz_191_
.sym 39483 VexRiscv._zz_288_[0]
.sym 39486 $abc$40744$n4192
.sym 39490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39493 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 39494 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 39496 $abc$40744$n235
.sym 39500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 39512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 39519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39522 $abc$40744$n235
.sym 39523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 39524 VexRiscv._zz_191_
.sym 39525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 39542 $abc$40744$n4192
.sym 39543 VexRiscv._zz_288_[0]
.sym 39544 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 39545 clk12_$glb_clk
.sym 39547 $abc$40744$n5457
.sym 39548 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39549 $abc$40744$n4535
.sym 39550 $abc$40744$n5211_1
.sym 39551 $abc$40744$n5386
.sym 39552 VexRiscv._zz_41_[6]
.sym 39553 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39554 VexRiscv._zz_41_[12]
.sym 39555 VexRiscv.decode_to_execute_RS2[28]
.sym 39557 $abc$40744$n142
.sym 39558 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 39559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 39560 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39561 VexRiscv._zz_289_[2]
.sym 39562 VexRiscv.decode_to_execute_RS2[9]
.sym 39563 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 39564 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39565 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 39566 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 39568 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39569 $abc$40744$n5436
.sym 39570 basesoc_ctrl_storage[22]
.sym 39571 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39572 $abc$40744$n2644
.sym 39573 $abc$40744$n4228
.sym 39574 $abc$40744$n235
.sym 39575 VexRiscv._zz_41_[27]
.sym 39576 VexRiscv.decode_to_execute_RS2[29]
.sym 39577 VexRiscv._zz_41_[23]
.sym 39578 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 39579 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39580 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 39581 $abc$40744$n4228
.sym 39582 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 39589 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 39592 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39594 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39595 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39599 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39600 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39601 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39603 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 39605 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39606 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39610 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39611 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 39612 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39613 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39615 $abc$40744$n233
.sym 39616 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39618 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39620 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 39622 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39623 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 39626 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 39628 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39629 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 39630 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 39632 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 39634 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39635 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39636 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 39638 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 39640 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39641 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 39642 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 39644 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 39646 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39647 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39648 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 39650 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 39652 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39653 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39654 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 39656 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 39658 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39659 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39660 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 39662 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39664 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39665 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39666 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 39667 $abc$40744$n233
.sym 39668 clk12_$glb_clk
.sym 39670 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39671 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39672 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39673 $abc$40744$n5236_1
.sym 39674 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 39675 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39676 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39677 VexRiscv._zz_330_
.sym 39679 $abc$40744$n4375_1
.sym 39680 $abc$40744$n4375_1
.sym 39681 waittimer0_count[4]
.sym 39682 $abc$40744$n5047_1
.sym 39683 VexRiscv._zz_288_[6]
.sym 39684 VexRiscv._zz_152_[3]
.sym 39685 $abc$40744$n5061_1
.sym 39686 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 39687 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39688 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39689 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39690 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 39691 $abc$40744$n5166_1
.sym 39692 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 39693 VexRiscv._zz_255_[1]
.sym 39694 VexRiscv._zz_153_
.sym 39695 $abc$40744$n5242
.sym 39696 $abc$40744$n3719_1
.sym 39697 VexRiscv._zz_41_[14]
.sym 39698 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 39699 VexRiscv._zz_32_[1]
.sym 39700 VexRiscv._zz_288_[1]
.sym 39701 VexRiscv._zz_330_
.sym 39702 $abc$40744$n4192
.sym 39703 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39704 VexRiscv._zz_199_
.sym 39705 $abc$40744$n2627
.sym 39706 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39711 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39712 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 39713 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39714 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39716 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39718 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39722 $abc$40744$n233
.sym 39724 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39726 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39728 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39729 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39731 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39732 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39736 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39737 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39740 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39741 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39743 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 39745 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39746 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39747 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39749 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 39751 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39752 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39753 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 39755 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 39757 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39758 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39759 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 39761 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 39763 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39764 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39765 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 39767 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 39769 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39770 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39771 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 39773 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 39775 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39776 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39777 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 39779 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 39781 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39782 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39783 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 39785 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39787 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39788 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 39789 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 39790 $abc$40744$n233
.sym 39791 clk12_$glb_clk
.sym 39793 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39794 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39795 VexRiscv.decode_to_execute_RS2[29]
.sym 39796 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39797 VexRiscv._zz_41_[19]
.sym 39798 VexRiscv._zz_200_[29]
.sym 39799 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39800 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39802 VexRiscv._zz_41_[31]
.sym 39803 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 39805 VexRiscv._zz_171_[1]
.sym 39806 VexRiscv._zz_200_[10]
.sym 39807 $abc$40744$n4239_1
.sym 39808 $abc$40744$n233
.sym 39809 $abc$40744$n233
.sym 39810 $abc$40744$n7
.sym 39811 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39812 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39813 $abc$40744$n233
.sym 39814 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 39815 VexRiscv._zz_153_
.sym 39816 $abc$40744$n5004
.sym 39817 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 39818 VexRiscv._zz_35_[1]
.sym 39819 VexRiscv._zz_41_[21]
.sym 39820 basesoc_timer0_reload_storage[21]
.sym 39821 $abc$40744$n4230_1
.sym 39822 VexRiscv._zz_321_
.sym 39823 VexRiscv._zz_255_[1]
.sym 39824 VexRiscv._zz_193_
.sym 39825 VexRiscv._zz_193_
.sym 39826 VexRiscv._zz_288_[10]
.sym 39827 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39829 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39834 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39840 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39843 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39848 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39850 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39851 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39852 $abc$40744$n233
.sym 39854 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39855 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39856 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39857 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39861 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39862 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39864 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39865 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39866 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 39868 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39869 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39870 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39872 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 39874 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39875 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39876 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 39878 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 39880 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39881 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39882 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 39884 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 39886 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39887 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39888 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 39890 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 39892 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39893 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39894 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 39896 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 39898 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39899 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39900 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 39902 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 39904 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39905 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39906 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 39908 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39910 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39911 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39912 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 39913 $abc$40744$n233
.sym 39914 clk12_$glb_clk
.sym 39916 $abc$40744$n5650
.sym 39917 VexRiscv._zz_194_[1]
.sym 39918 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39919 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 39920 $abc$40744$n5464
.sym 39921 $abc$40744$n2617
.sym 39922 $abc$40744$n5634
.sym 39923 VexRiscv._zz_194_[0]
.sym 39926 $abc$40744$n7
.sym 39927 $abc$40744$n4230_1
.sym 39928 $abc$40744$n4230_1
.sym 39929 $abc$40744$n3749
.sym 39930 VexRiscv._zz_35_[13]
.sym 39932 VexRiscv._zz_288_[3]
.sym 39934 $abc$40744$n2644
.sym 39935 VexRiscv._zz_200_[23]
.sym 39938 $abc$40744$n5093
.sym 39939 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39940 $abc$40744$n2633
.sym 39941 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39942 VexRiscv._zz_200_[18]
.sym 39943 VexRiscv._zz_287_[4]
.sym 39944 $abc$40744$n6066_1
.sym 39945 VexRiscv._zz_288_[0]
.sym 39946 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 39947 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 39948 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 39949 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 39950 $abc$40744$n4025
.sym 39951 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39952 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39958 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 39960 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 39962 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 39965 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39967 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39972 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39974 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39975 $abc$40744$n233
.sym 39976 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 39983 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39989 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 39991 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39992 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39993 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39995 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 39997 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39998 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39999 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 40001 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 40003 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 40004 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40005 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 40007 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 40009 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40010 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 40011 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 40013 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 40015 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 40016 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40017 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 40019 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 40021 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40022 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 40023 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 40025 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 40027 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 40028 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40029 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 40033 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40034 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 40035 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 40036 $abc$40744$n233
.sym 40037 clk12_$glb_clk
.sym 40039 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 40040 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 40041 $abc$40744$n5303_1
.sym 40042 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 40043 $abc$40744$n5455
.sym 40044 $abc$40744$n4716_1
.sym 40045 $abc$40744$n4987
.sym 40046 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 40047 basesoc_dat_w[2]
.sym 40048 sys_rst
.sym 40049 sys_rst
.sym 40050 basesoc_dat_w[2]
.sym 40051 sys_rst
.sym 40052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 40053 $abc$40744$n4003
.sym 40054 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 40055 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 40056 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 40057 VexRiscv._zz_161_
.sym 40058 VexRiscv._zz_200_[28]
.sym 40059 VexRiscv._zz_194_[13]
.sym 40060 VexRiscv._zz_152_[26]
.sym 40061 VexRiscv._zz_196_[32]
.sym 40062 $abc$40744$n4689
.sym 40063 VexRiscv._zz_41_[18]
.sym 40064 $abc$40744$n2644
.sym 40065 $abc$40744$n4228
.sym 40066 $abc$40744$n4375_1
.sym 40067 $abc$40744$n2614
.sym 40068 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 40069 VexRiscv._zz_339_
.sym 40070 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 40072 $abc$40744$n4265_1
.sym 40073 VexRiscv._zz_194_[0]
.sym 40074 $abc$40744$n235
.sym 40082 $abc$40744$n4192
.sym 40083 VexRiscv._zz_32_[1]
.sym 40085 $abc$40744$n5234_1
.sym 40089 $abc$40744$n5238_1
.sym 40090 $abc$40744$n4192
.sym 40093 VexRiscv._zz_153_
.sym 40095 VexRiscv._zz_41_[24]
.sym 40096 VexRiscv._zz_41_[22]
.sym 40097 VexRiscv._zz_200_[22]
.sym 40098 VexRiscv._zz_41_[25]
.sym 40101 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40103 VexRiscv._zz_287_[4]
.sym 40104 VexRiscv._zz_41_[16]
.sym 40107 $abc$40744$n2282
.sym 40108 VexRiscv._zz_200_[24]
.sym 40109 $abc$40744$n7
.sym 40110 VexRiscv._zz_200_[25]
.sym 40111 VexRiscv._zz_200_[16]
.sym 40113 VexRiscv._zz_41_[24]
.sym 40114 $abc$40744$n4192
.sym 40116 VexRiscv._zz_200_[24]
.sym 40119 VexRiscv._zz_287_[4]
.sym 40120 VexRiscv._zz_153_
.sym 40121 VexRiscv._zz_32_[1]
.sym 40126 VexRiscv._zz_200_[25]
.sym 40127 VexRiscv._zz_41_[25]
.sym 40128 $abc$40744$n4192
.sym 40131 $abc$40744$n4192
.sym 40132 VexRiscv._zz_153_
.sym 40133 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40134 $abc$40744$n5238_1
.sym 40138 $abc$40744$n4192
.sym 40139 VexRiscv._zz_200_[16]
.sym 40140 VexRiscv._zz_41_[16]
.sym 40143 $abc$40744$n5234_1
.sym 40144 VexRiscv._zz_153_
.sym 40145 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40146 $abc$40744$n4192
.sym 40149 VexRiscv._zz_41_[22]
.sym 40150 VexRiscv._zz_200_[22]
.sym 40152 $abc$40744$n4192
.sym 40158 $abc$40744$n7
.sym 40159 $abc$40744$n2282
.sym 40160 clk12_$glb_clk
.sym 40162 $abc$40744$n2614
.sym 40163 $abc$40744$n4858
.sym 40164 $abc$40744$n2249
.sym 40165 $abc$40744$n6802_1
.sym 40166 $abc$40744$n4857_1
.sym 40167 $abc$40744$n3649
.sym 40168 VexRiscv._zz_41_[18]
.sym 40169 VexRiscv._zz_35_[4]
.sym 40170 basesoc_vexriscv_dbus_adr[20]
.sym 40171 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 40172 $abc$40744$n5442
.sym 40173 $abc$40744$n5448
.sym 40175 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 40176 $abc$40744$n5171_1
.sym 40177 $abc$40744$n5299_1
.sym 40178 $abc$40744$n4192
.sym 40179 VexRiscv._zz_32_[1]
.sym 40180 VexRiscv._zz_199_
.sym 40182 VexRiscv._zz_204_
.sym 40183 $abc$40744$n4006
.sym 40184 basesoc_vexriscv_dbus_adr[21]
.sym 40185 VexRiscv._zz_41_[23]
.sym 40186 VexRiscv._zz_153_
.sym 40187 $abc$40744$n6067
.sym 40188 basesoc_dat_w[2]
.sym 40189 sys_rst
.sym 40191 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40192 VexRiscv._zz_288_[1]
.sym 40193 VexRiscv._zz_330_
.sym 40194 VexRiscv._zz_200_[24]
.sym 40195 $abc$40744$n2614
.sym 40196 VexRiscv._zz_200_[25]
.sym 40197 VexRiscv._zz_41_[14]
.sym 40203 VexRiscv._zz_191_
.sym 40204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 40205 VexRiscv._zz_201_[11]
.sym 40207 $abc$40744$n4377_1
.sym 40208 $abc$40744$n4380
.sym 40209 $abc$40744$n4381
.sym 40210 VexRiscv._zz_288_[1]
.sym 40211 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 40213 VexRiscv._zz_288_[2]
.sym 40215 VexRiscv._zz_288_[0]
.sym 40216 VexRiscv._zz_288_[3]
.sym 40218 VexRiscv._zz_288_[2]
.sym 40219 $abc$40744$n4376
.sym 40221 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 40223 VexRiscv._zz_255_[1]
.sym 40224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40229 $abc$40744$n4385_1
.sym 40232 $abc$40744$n3649
.sym 40233 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40234 $abc$40744$n235
.sym 40236 VexRiscv._zz_201_[11]
.sym 40237 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 40238 $abc$40744$n4377_1
.sym 40239 $abc$40744$n4380
.sym 40242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 40248 $abc$40744$n3649
.sym 40250 VexRiscv._zz_288_[3]
.sym 40251 VexRiscv._zz_288_[2]
.sym 40254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40255 VexRiscv._zz_191_
.sym 40256 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40257 $abc$40744$n235
.sym 40261 VexRiscv._zz_288_[1]
.sym 40263 VexRiscv._zz_288_[0]
.sym 40267 VexRiscv._zz_288_[3]
.sym 40269 VexRiscv._zz_288_[2]
.sym 40272 VexRiscv._zz_255_[1]
.sym 40274 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 40279 $abc$40744$n4381
.sym 40280 $abc$40744$n4385_1
.sym 40281 $abc$40744$n4376
.sym 40282 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 40283 clk12_$glb_clk
.sym 40285 $abc$40744$n4002
.sym 40286 VexRiscv._zz_316_[0]
.sym 40287 $abc$40744$n4379_1
.sym 40288 $abc$40744$n6006
.sym 40289 $abc$40744$n4378
.sym 40290 $abc$40744$n4000
.sym 40291 $abc$40744$n3646
.sym 40292 $abc$40744$n4383_1
.sym 40294 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 40298 $abc$40744$n3795
.sym 40300 VexRiscv.CsrPlugin_mip_MEIP
.sym 40301 VexRiscv._zz_41_[17]
.sym 40302 VexRiscv._zz_35_[4]
.sym 40303 $abc$40744$n2644
.sym 40304 $abc$40744$n2614
.sym 40305 $abc$40744$n5433_1
.sym 40307 VexRiscv.CsrPlugin_hadException
.sym 40308 $abc$40744$n2249
.sym 40309 $abc$40744$n3999
.sym 40310 VexRiscv._zz_193_
.sym 40311 VexRiscv._zz_255_[1]
.sym 40312 basesoc_we
.sym 40313 VexRiscv._zz_152_[18]
.sym 40314 VexRiscv._zz_288_[10]
.sym 40315 VexRiscv._zz_321_
.sym 40316 basesoc_timer0_reload_storage[21]
.sym 40317 $abc$40744$n4230_1
.sym 40318 VexRiscv._zz_171_[0]
.sym 40319 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40320 VexRiscv._zz_41_[22]
.sym 40326 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40330 $abc$40744$n3650
.sym 40331 $abc$40744$n3649
.sym 40332 $abc$40744$n4809_1
.sym 40338 VexRiscv._zz_288_[10]
.sym 40339 $abc$40744$n4001
.sym 40340 $abc$40744$n4229
.sym 40341 VexRiscv._zz_339_
.sym 40342 $abc$40744$n4002
.sym 40345 $abc$40744$n3647
.sym 40347 $abc$40744$n4380
.sym 40348 $abc$40744$n3646
.sym 40349 $abc$40744$n4006
.sym 40352 VexRiscv._zz_288_[1]
.sym 40353 $abc$40744$n2565
.sym 40355 $abc$40744$n4000
.sym 40357 VexRiscv._zz_288_[0]
.sym 40360 VexRiscv._zz_288_[1]
.sym 40361 VexRiscv._zz_288_[0]
.sym 40362 $abc$40744$n4229
.sym 40365 VexRiscv._zz_288_[1]
.sym 40366 VexRiscv._zz_288_[0]
.sym 40367 $abc$40744$n4229
.sym 40371 VexRiscv._zz_339_
.sym 40377 VexRiscv._zz_288_[10]
.sym 40378 $abc$40744$n4002
.sym 40379 $abc$40744$n3647
.sym 40380 $abc$40744$n4000
.sym 40383 $abc$40744$n4002
.sym 40384 VexRiscv._zz_288_[10]
.sym 40385 $abc$40744$n4000
.sym 40386 $abc$40744$n3647
.sym 40389 $abc$40744$n3649
.sym 40390 $abc$40744$n3650
.sym 40391 $abc$40744$n4006
.sym 40392 $abc$40744$n4001
.sym 40395 $abc$40744$n3646
.sym 40397 $abc$40744$n4001
.sym 40398 $abc$40744$n3649
.sym 40402 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40403 $abc$40744$n4380
.sym 40404 $abc$40744$n4809_1
.sym 40405 $abc$40744$n2565
.sym 40406 clk12_$glb_clk
.sym 40407 VexRiscv.reset_$glb_sr
.sym 40408 $abc$40744$n4647
.sym 40409 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 40410 $abc$40744$n4845_1
.sym 40411 $abc$40744$n4846_1
.sym 40412 VexRiscv._zz_315_[0]
.sym 40413 $abc$40744$n4523
.sym 40414 VexRiscv._zz_316_[21]
.sym 40415 VexRiscv._zz_35_[0]
.sym 40416 $abc$40744$n4265_1
.sym 40418 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 40420 $abc$40744$n4230_1
.sym 40421 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 40422 $abc$40744$n3936
.sym 40423 $abc$40744$n6006
.sym 40424 VexRiscv.CsrPlugin_mepc[7]
.sym 40426 $abc$40744$n4377_1
.sym 40427 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 40429 $abc$40744$n2647
.sym 40430 $abc$40744$n4377_1
.sym 40431 VexRiscv._zz_35_[24]
.sym 40432 VexRiscv.lastStagePc[14]
.sym 40433 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 40434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 40435 $abc$40744$n4635_1
.sym 40436 user_btn0
.sym 40437 VexRiscv._zz_195_[20]
.sym 40438 VexRiscv._zz_318_[0]
.sym 40439 VexRiscv._zz_195_[22]
.sym 40440 $abc$40744$n2633
.sym 40441 VexRiscv.execute_to_memory_IS_DIV
.sym 40443 VexRiscv._zz_288_[0]
.sym 40450 VexRiscv.CsrPlugin_mie_MEIE
.sym 40451 $abc$40744$n2633
.sym 40452 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 40453 $abc$40744$n5443
.sym 40454 $abc$40744$n5436
.sym 40457 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 40458 $abc$40744$n5437
.sym 40462 VexRiscv._zz_171_[0]
.sym 40463 $abc$40744$n5449
.sym 40465 VexRiscv._zz_171_[1]
.sym 40467 $abc$40744$n5442
.sym 40468 $abc$40744$n5448
.sym 40469 $abc$40744$n235
.sym 40470 VexRiscv._zz_193_
.sym 40471 $abc$40744$n297
.sym 40472 $abc$40744$n4523
.sym 40473 VexRiscv._zz_152_[18]
.sym 40474 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 40476 VexRiscv.CsrPlugin_mip_MEIP
.sym 40477 $abc$40744$n4005
.sym 40478 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 40483 VexRiscv.CsrPlugin_mie_MEIE
.sym 40484 VexRiscv.CsrPlugin_mip_MEIP
.sym 40488 VexRiscv.CsrPlugin_mie_MEIE
.sym 40489 VexRiscv.CsrPlugin_mip_MEIP
.sym 40490 $abc$40744$n4005
.sym 40491 $abc$40744$n297
.sym 40494 VexRiscv._zz_171_[1]
.sym 40495 VexRiscv._zz_152_[18]
.sym 40496 VexRiscv._zz_171_[0]
.sym 40497 $abc$40744$n4523
.sym 40501 $abc$40744$n5443
.sym 40503 $abc$40744$n5442
.sym 40506 $abc$40744$n235
.sym 40507 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 40508 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 40509 VexRiscv._zz_193_
.sym 40514 $abc$40744$n5436
.sym 40515 $abc$40744$n5437
.sym 40518 $abc$40744$n235
.sym 40519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 40520 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 40521 VexRiscv._zz_193_
.sym 40524 $abc$40744$n5449
.sym 40526 $abc$40744$n5448
.sym 40528 $abc$40744$n2633
.sym 40529 clk12_$glb_clk
.sym 40531 $abc$40744$n6044
.sym 40532 $abc$40744$n4575_1
.sym 40533 $abc$40744$n4574_1
.sym 40534 VexRiscv._zz_35_[21]
.sym 40535 $abc$40744$n6048
.sym 40536 $abc$40744$n5434
.sym 40537 VexRiscv.lastStagePc[14]
.sym 40538 VexRiscv._zz_336_
.sym 40542 VexRiscv._zz_171_[1]
.sym 40543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 40545 VexRiscv._zz_161_
.sym 40546 VexRiscv._zz_195_[8]
.sym 40547 basesoc_dat_w[5]
.sym 40548 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 40550 VexRiscv.memory_arbitration_isValid
.sym 40552 VexRiscv._zz_195_[16]
.sym 40553 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 40554 VexRiscv.CsrPlugin_mie_MEIE
.sym 40555 $abc$40744$n235
.sym 40556 basesoc_we
.sym 40557 VexRiscv._zz_339_
.sym 40558 $abc$40744$n4524
.sym 40559 VexRiscv._zz_315_[0]
.sym 40560 $abc$40744$n4671
.sym 40561 $abc$40744$n6076_1
.sym 40562 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 40563 VexRiscv._zz_35_[18]
.sym 40564 $abc$40744$n4265_1
.sym 40565 $abc$40744$n4228
.sym 40566 $abc$40744$n235
.sym 40572 $abc$40744$n4293_1
.sym 40574 VexRiscv._zz_35_[18]
.sym 40575 $abc$40744$n5298_1
.sym 40576 VexRiscv.CsrPlugin_mtval[7]
.sym 40577 $abc$40744$n5299_1
.sym 40578 $abc$40744$n4295
.sym 40579 $abc$40744$n2644
.sym 40580 VexRiscv._zz_193_
.sym 40581 $abc$40744$n4005
.sym 40582 $abc$40744$n4294_1
.sym 40584 VexRiscv.CsrPlugin_mie_MTIE
.sym 40585 $abc$40744$n5299_1
.sym 40586 $abc$40744$n5004
.sym 40587 VexRiscv._zz_337_
.sym 40588 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40590 $abc$40744$n235
.sym 40594 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 40596 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40598 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 40600 $abc$40744$n4230_1
.sym 40601 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40602 $abc$40744$n5301_1
.sym 40603 VexRiscv._zz_336_
.sym 40605 VexRiscv._zz_336_
.sym 40606 $abc$40744$n5004
.sym 40607 $abc$40744$n5299_1
.sym 40608 $abc$40744$n5301_1
.sym 40611 VexRiscv._zz_193_
.sym 40612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 40613 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 40614 $abc$40744$n235
.sym 40617 $abc$40744$n4295
.sym 40618 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40619 $abc$40744$n4005
.sym 40620 VexRiscv.CsrPlugin_mie_MTIE
.sym 40623 $abc$40744$n2644
.sym 40624 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40625 $abc$40744$n5004
.sym 40626 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40631 VexRiscv._zz_35_[18]
.sym 40635 $abc$40744$n5299_1
.sym 40636 VexRiscv._zz_337_
.sym 40637 $abc$40744$n5298_1
.sym 40641 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40642 $abc$40744$n2644
.sym 40644 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40647 $abc$40744$n4294_1
.sym 40648 $abc$40744$n4293_1
.sym 40649 $abc$40744$n4230_1
.sym 40650 VexRiscv.CsrPlugin_mtval[7]
.sym 40652 clk12_$glb_clk
.sym 40653 VexRiscv.reset_$glb_sr
.sym 40654 VexRiscv._zz_35_[29]
.sym 40655 $abc$40744$n4539
.sym 40656 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 40657 $abc$40744$n6075_1
.sym 40658 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 40659 VexRiscv._zz_316_[26]
.sym 40660 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 40661 $abc$40744$n5315_1
.sym 40663 $abc$40744$n5434
.sym 40666 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 40669 $abc$40744$n3638
.sym 40670 VexRiscv._zz_152_[7]
.sym 40671 VexRiscv._zz_336_
.sym 40672 VexRiscv.CsrPlugin_mtval[7]
.sym 40673 $abc$40744$n6044
.sym 40674 VexRiscv._zz_195_[11]
.sym 40675 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 40676 $abc$40744$n4613_1
.sym 40677 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 40678 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 40679 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 40681 eventmanager_status_w[2]
.sym 40682 waittimer0_count[0]
.sym 40683 basesoc_dat_w[6]
.sym 40684 $abc$40744$n8241
.sym 40685 VexRiscv._zz_41_[14]
.sym 40688 basesoc_dat_w[2]
.sym 40689 basesoc_dat_w[5]
.sym 40695 VexRiscv._zz_195_[14]
.sym 40697 $abc$40744$n2571
.sym 40701 $abc$40744$n4843
.sym 40703 $abc$40744$n4671
.sym 40704 $abc$40744$n4672_1
.sym 40705 VexRiscv._zz_196_[14]
.sym 40707 $abc$40744$n4005
.sym 40710 VexRiscv._zz_336_
.sym 40712 VexRiscv._zz_152_[26]
.sym 40713 $abc$40744$n4003
.sym 40714 $abc$40744$n4230_1
.sym 40715 VexRiscv._zz_171_[1]
.sym 40716 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 40717 VexRiscv._zz_339_
.sym 40718 VexRiscv._zz_337_
.sym 40720 VexRiscv.CsrPlugin_mtval[26]
.sym 40723 VexRiscv._zz_255_[1]
.sym 40724 VexRiscv._zz_171_[0]
.sym 40726 VexRiscv._zz_196_[32]
.sym 40728 VexRiscv.CsrPlugin_mtval[26]
.sym 40730 $abc$40744$n4672_1
.sym 40731 $abc$40744$n4230_1
.sym 40734 VexRiscv._zz_152_[26]
.sym 40735 VexRiscv._zz_171_[0]
.sym 40736 $abc$40744$n4671
.sym 40737 VexRiscv._zz_171_[1]
.sym 40740 $abc$40744$n4003
.sym 40742 $abc$40744$n4843
.sym 40743 $abc$40744$n4005
.sym 40746 VexRiscv._zz_196_[14]
.sym 40747 VexRiscv._zz_195_[14]
.sym 40749 VexRiscv._zz_196_[32]
.sym 40752 VexRiscv._zz_336_
.sym 40758 VexRiscv._zz_255_[1]
.sym 40760 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 40764 VexRiscv._zz_339_
.sym 40772 VexRiscv._zz_337_
.sym 40774 $abc$40744$n2571
.sym 40775 clk12_$glb_clk
.sym 40776 VexRiscv.reset_$glb_sr
.sym 40777 waittimer0_count[7]
.sym 40778 $abc$40744$n4541
.sym 40779 $abc$40744$n4538
.sym 40780 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 40781 basesoc_timer0_reload_storage[18]
.sym 40782 basesoc_timer0_reload_storage[22]
.sym 40783 basesoc_timer0_reload_storage[17]
.sym 40784 basesoc_timer0_reload_storage[21]
.sym 40785 VexRiscv.execute_to_memory_IS_DIV
.sym 40789 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 40790 VexRiscv.CsrPlugin_hadException
.sym 40791 VexRiscv._zz_195_[26]
.sym 40792 VexRiscv._zz_195_[14]
.sym 40793 VexRiscv._zz_196_[14]
.sym 40794 $abc$40744$n4261_1
.sym 40795 $abc$40744$n3988
.sym 40796 VexRiscv._zz_195_[32]
.sym 40797 $abc$40744$n3795
.sym 40798 $abc$40744$n2438
.sym 40799 $abc$40744$n2644
.sym 40800 $abc$40744$n3812
.sym 40801 $abc$40744$n6678
.sym 40803 VexRiscv._zz_321_
.sym 40804 $abc$40744$n5582_1
.sym 40805 $abc$40744$n6682
.sym 40806 VexRiscv.CsrPlugin_mtval[26]
.sym 40807 VexRiscv._zz_316_[26]
.sym 40808 basesoc_timer0_reload_storage[21]
.sym 40809 $abc$40744$n4230_1
.sym 40810 VexRiscv._zz_171_[0]
.sym 40821 waittimer0_count[2]
.sym 40823 waittimer0_count[1]
.sym 40825 $PACKER_VCC_NET
.sym 40833 $PACKER_VCC_NET
.sym 40834 waittimer0_count[7]
.sym 40838 waittimer0_count[6]
.sym 40840 waittimer0_count[3]
.sym 40842 waittimer0_count[0]
.sym 40846 waittimer0_count[4]
.sym 40848 waittimer0_count[5]
.sym 40850 $nextpnr_ICESTORM_LC_7$O
.sym 40852 waittimer0_count[0]
.sym 40856 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 40858 $PACKER_VCC_NET
.sym 40859 waittimer0_count[1]
.sym 40862 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 40864 waittimer0_count[2]
.sym 40865 $PACKER_VCC_NET
.sym 40866 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 40868 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 40870 waittimer0_count[3]
.sym 40871 $PACKER_VCC_NET
.sym 40872 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 40874 $auto$alumacc.cc:474:replace_alu$4024.C[5]
.sym 40876 waittimer0_count[4]
.sym 40877 $PACKER_VCC_NET
.sym 40878 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 40880 $auto$alumacc.cc:474:replace_alu$4024.C[6]
.sym 40882 $PACKER_VCC_NET
.sym 40883 waittimer0_count[5]
.sym 40884 $auto$alumacc.cc:474:replace_alu$4024.C[5]
.sym 40886 $auto$alumacc.cc:474:replace_alu$4024.C[7]
.sym 40888 $PACKER_VCC_NET
.sym 40889 waittimer0_count[6]
.sym 40890 $auto$alumacc.cc:474:replace_alu$4024.C[6]
.sym 40892 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 40894 waittimer0_count[7]
.sym 40895 $PACKER_VCC_NET
.sym 40896 $auto$alumacc.cc:474:replace_alu$4024.C[7]
.sym 40900 waittimer0_count[15]
.sym 40901 $abc$40744$n156
.sym 40902 waittimer0_count[10]
.sym 40903 $abc$40744$n148
.sym 40904 waittimer0_count[12]
.sym 40905 $abc$40744$n150
.sym 40906 $abc$40744$n3943
.sym 40907 $abc$40744$n152
.sym 40909 basesoc_dat_w[1]
.sym 40912 csrbankarray_csrbank0_leds_out0_w[2]
.sym 40913 $abc$40744$n4270_1
.sym 40914 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 40915 VexRiscv.lastStagePc[22]
.sym 40920 VexRiscv._zz_313_
.sym 40921 $abc$40744$n4541
.sym 40922 VexRiscv._zz_35_[19]
.sym 40924 user_btn0
.sym 40926 waittimer0_count[3]
.sym 40927 $abc$40744$n6676
.sym 40928 user_btn0
.sym 40931 $abc$40744$n6680
.sym 40934 waittimer0_count[5]
.sym 40936 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 40945 waittimer0_count[9]
.sym 40946 $PACKER_VCC_NET
.sym 40950 waittimer0_count[14]
.sym 40954 $PACKER_VCC_NET
.sym 40957 waittimer0_count[8]
.sym 40959 waittimer0_count[10]
.sym 40961 waittimer0_count[13]
.sym 40965 waittimer0_count[15]
.sym 40966 waittimer0_count[11]
.sym 40970 waittimer0_count[12]
.sym 40973 $auto$alumacc.cc:474:replace_alu$4024.C[9]
.sym 40975 $PACKER_VCC_NET
.sym 40976 waittimer0_count[8]
.sym 40977 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 40979 $auto$alumacc.cc:474:replace_alu$4024.C[10]
.sym 40981 waittimer0_count[9]
.sym 40982 $PACKER_VCC_NET
.sym 40983 $auto$alumacc.cc:474:replace_alu$4024.C[9]
.sym 40985 $auto$alumacc.cc:474:replace_alu$4024.C[11]
.sym 40987 $PACKER_VCC_NET
.sym 40988 waittimer0_count[10]
.sym 40989 $auto$alumacc.cc:474:replace_alu$4024.C[10]
.sym 40991 $auto$alumacc.cc:474:replace_alu$4024.C[12]
.sym 40993 waittimer0_count[11]
.sym 40994 $PACKER_VCC_NET
.sym 40995 $auto$alumacc.cc:474:replace_alu$4024.C[11]
.sym 40997 $auto$alumacc.cc:474:replace_alu$4024.C[13]
.sym 40999 $PACKER_VCC_NET
.sym 41000 waittimer0_count[12]
.sym 41001 $auto$alumacc.cc:474:replace_alu$4024.C[12]
.sym 41003 $auto$alumacc.cc:474:replace_alu$4024.C[14]
.sym 41005 waittimer0_count[13]
.sym 41006 $PACKER_VCC_NET
.sym 41007 $auto$alumacc.cc:474:replace_alu$4024.C[13]
.sym 41009 $auto$alumacc.cc:474:replace_alu$4024.C[15]
.sym 41011 $PACKER_VCC_NET
.sym 41012 waittimer0_count[14]
.sym 41013 $auto$alumacc.cc:474:replace_alu$4024.C[14]
.sym 41015 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 41017 $PACKER_VCC_NET
.sym 41018 waittimer0_count[15]
.sym 41019 $auto$alumacc.cc:474:replace_alu$4024.C[15]
.sym 41023 waittimer0_count[8]
.sym 41026 waittimer0_count[5]
.sym 41029 eventmanager_status_w[0]
.sym 41030 waittimer0_count[3]
.sym 41035 $abc$40744$n4560_1
.sym 41036 $abc$40744$n3983
.sym 41042 VexRiscv.CsrPlugin_mepc[6]
.sym 41044 VexRiscv._zz_195_[25]
.sym 41059 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 41064 waittimer0_count[4]
.sym 41066 VexRiscv.CsrPlugin_hadException
.sym 41068 waittimer0_count[11]
.sym 41069 waittimer0_count[13]
.sym 41071 $abc$40744$n3941
.sym 41076 $abc$40744$n3940
.sym 41077 waittimer0_count[9]
.sym 41078 waittimer0_count[16]
.sym 41080 $abc$40744$n3942
.sym 41087 waittimer0_count[3]
.sym 41088 waittimer0_count[8]
.sym 41089 $PACKER_VCC_NET
.sym 41090 $abc$40744$n146
.sym 41091 waittimer0_count[5]
.sym 41093 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 41097 $PACKER_VCC_NET
.sym 41098 waittimer0_count[16]
.sym 41100 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 41110 $abc$40744$n146
.sym 41118 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 41121 waittimer0_count[9]
.sym 41123 waittimer0_count[11]
.sym 41124 waittimer0_count[13]
.sym 41133 $abc$40744$n3942
.sym 41134 $abc$40744$n3941
.sym 41136 $abc$40744$n3940
.sym 41139 waittimer0_count[3]
.sym 41140 waittimer0_count[4]
.sym 41141 waittimer0_count[8]
.sym 41142 waittimer0_count[5]
.sym 41143 VexRiscv.CsrPlugin_hadException
.sym 41144 clk12_$glb_clk
.sym 41150 waittimer0_count[4]
.sym 41155 $abc$40744$n4270_1
.sym 41159 VexRiscv.reset
.sym 41161 csrbankarray_csrbank2_dat0_w[6]
.sym 41163 $abc$40744$n2466
.sym 41164 VexRiscv._zz_195_[17]
.sym 41246 $abc$40744$n6148
.sym 41247 $abc$40744$n6140
.sym 41249 $abc$40744$n3927
.sym 41250 $abc$40744$n5987
.sym 41252 basesoc_timer0_load_storage[10]
.sym 41258 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 41261 basesoc_timer0_reload_storage[18]
.sym 41262 $abc$40744$n5939_1
.sym 41263 basesoc_timer0_reload_storage[22]
.sym 41265 basesoc_timer0_reload_storage[17]
.sym 41269 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 41280 serial_rx
.sym 41291 $abc$40744$n5920_1
.sym 41293 basesoc_timer0_value_status[9]
.sym 41294 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41301 serial_rx
.sym 41303 $abc$40744$n5936_1
.sym 41304 $abc$40744$n5939_1
.sym 41305 regs0
.sym 41328 serial_rx
.sym 41342 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41345 $abc$40744$n5936_1
.sym 41346 basesoc_timer0_value_status[9]
.sym 41347 $abc$40744$n5939_1
.sym 41348 $abc$40744$n5920_1
.sym 41363 regs0
.sym 41368 clk12_$glb_clk
.sym 41376 $abc$40744$n6711
.sym 41377 $abc$40744$n6714
.sym 41378 $abc$40744$n6717
.sym 41379 $abc$40744$n6720
.sym 41380 $abc$40744$n6723
.sym 41381 $abc$40744$n6726
.sym 41383 basesoc_timer0_reload_storage[1]
.sym 41385 basesoc_timer0_load_storage[11]
.sym 41386 $abc$40744$n6481_1
.sym 41387 basesoc_timer0_en_storage
.sym 41388 $abc$40744$n2278
.sym 41389 $abc$40744$n2424
.sym 41390 basesoc_timer0_value_status[1]
.sym 41391 basesoc_timer0_load_storage[2]
.sym 41392 spiflash_bus_dat_r[11]
.sym 41393 $abc$40744$n6148
.sym 41394 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41395 $abc$40744$n5936_1
.sym 41396 array_muxed1[24]
.sym 41397 basesoc_timer0_value_status[2]
.sym 41405 basesoc_uart_phy_rx
.sym 41419 $abc$40744$n5932_1
.sym 41423 $abc$40744$n3910_1
.sym 41428 basesoc_timer0_value[19]
.sym 41430 basesoc_timer0_reload_storage[6]
.sym 41431 $PACKER_VCC_NET
.sym 41434 basesoc_timer0_eventmanager_status_w
.sym 41436 basesoc_timer0_value[27]
.sym 41438 $PACKER_VCC_NET
.sym 41439 basesoc_timer0_load_storage[4]
.sym 41451 basesoc_timer0_load_storage[4]
.sym 41452 $abc$40744$n6140
.sym 41453 basesoc_timer0_reload_storage[4]
.sym 41454 $abc$40744$n5925_1
.sym 41455 basesoc_timer0_load_storage[17]
.sym 41457 basesoc_timer0_reload_storage[5]
.sym 41458 $abc$40744$n6174_1
.sym 41459 basesoc_timer0_eventmanager_status_w
.sym 41460 basesoc_timer0_en_storage
.sym 41462 $abc$40744$n5940_1
.sym 41463 $abc$40744$n5935_1
.sym 41465 basesoc_timer0_load_storage[19]
.sym 41471 $abc$40744$n3900_1
.sym 41472 $abc$40744$n6720
.sym 41474 basesoc_timer0_value_status[1]
.sym 41477 $abc$40744$n5941
.sym 41478 $abc$40744$n3895
.sym 41479 $abc$40744$n6717
.sym 41480 basesoc_timer0_load_storage[2]
.sym 41481 $abc$40744$n6144_1
.sym 41487 basesoc_timer0_eventmanager_status_w
.sym 41490 $abc$40744$n5941
.sym 41491 $abc$40744$n3895
.sym 41492 $abc$40744$n5935_1
.sym 41493 $abc$40744$n5940_1
.sym 41496 $abc$40744$n3900_1
.sym 41497 basesoc_timer0_value_status[1]
.sym 41498 basesoc_timer0_load_storage[17]
.sym 41499 $abc$40744$n5925_1
.sym 41502 $abc$40744$n6144_1
.sym 41503 basesoc_timer0_load_storage[4]
.sym 41505 basesoc_timer0_en_storage
.sym 41509 $abc$40744$n6174_1
.sym 41510 basesoc_timer0_en_storage
.sym 41511 basesoc_timer0_load_storage[19]
.sym 41514 $abc$40744$n6140
.sym 41515 basesoc_timer0_en_storage
.sym 41517 basesoc_timer0_load_storage[2]
.sym 41520 basesoc_timer0_reload_storage[4]
.sym 41521 $abc$40744$n6717
.sym 41523 basesoc_timer0_eventmanager_status_w
.sym 41526 $abc$40744$n6720
.sym 41528 basesoc_timer0_eventmanager_status_w
.sym 41529 basesoc_timer0_reload_storage[5]
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41533 $abc$40744$n6729
.sym 41534 $abc$40744$n6732
.sym 41535 $abc$40744$n6735
.sym 41536 $abc$40744$n6738
.sym 41537 $abc$40744$n6741
.sym 41538 $abc$40744$n6744
.sym 41539 $abc$40744$n6747
.sym 41540 $abc$40744$n6750
.sym 41543 $abc$40744$n4330_1
.sym 41544 VexRiscv._zz_79_[1]
.sym 41546 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 41547 basesoc_timer0_reload_storage[4]
.sym 41548 $abc$40744$n5940_1
.sym 41549 $abc$40744$n6491_1
.sym 41550 basesoc_dat_w[5]
.sym 41551 basesoc_timer0_load_storage[5]
.sym 41552 sys_rst
.sym 41553 basesoc_timer0_load_storage[19]
.sym 41554 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 41555 $abc$40744$n6461_1
.sym 41556 basesoc_uart_phy_rx
.sym 41557 basesoc_timer0_value[30]
.sym 41558 basesoc_timer0_value[3]
.sym 41560 basesoc_dat_w[5]
.sym 41564 $abc$40744$n6473_1
.sym 41565 basesoc_timer0_eventmanager_status_w
.sym 41566 basesoc_dat_w[2]
.sym 41567 $abc$40744$n5988_1
.sym 41568 $abc$40744$n6732
.sym 41574 $abc$40744$n5923_1
.sym 41575 $abc$40744$n3792
.sym 41576 $abc$40744$n3900_1
.sym 41577 $abc$40744$n5925_1
.sym 41578 $abc$40744$n3925
.sym 41579 basesoc_adr[3]
.sym 41581 $abc$40744$n5920_1
.sym 41582 $abc$40744$n3920_1
.sym 41584 basesoc_dat_w[5]
.sym 41585 $abc$40744$n2432
.sym 41586 $abc$40744$n3898_1
.sym 41587 basesoc_timer0_value_status[21]
.sym 41588 $abc$40744$n3904_1
.sym 41589 basesoc_timer0_value_status[4]
.sym 41590 basesoc_adr[4]
.sym 41593 $abc$40744$n6762
.sym 41594 basesoc_timer0_load_storage[11]
.sym 41597 basesoc_timer0_load_storage[19]
.sym 41598 basesoc_timer0_eventmanager_status_w
.sym 41599 basesoc_timer0_reload_storage[19]
.sym 41601 $abc$40744$n3818
.sym 41602 basesoc_adr[2]
.sym 41604 basesoc_timer0_reload_storage[5]
.sym 41605 basesoc_timer0_value_status[12]
.sym 41608 $abc$40744$n3920_1
.sym 41609 $abc$40744$n3925
.sym 41613 $abc$40744$n3792
.sym 41616 basesoc_adr[4]
.sym 41619 basesoc_timer0_value_status[21]
.sym 41620 $abc$40744$n3904_1
.sym 41621 $abc$40744$n5923_1
.sym 41622 basesoc_timer0_reload_storage[5]
.sym 41625 basesoc_adr[3]
.sym 41626 basesoc_adr[4]
.sym 41627 basesoc_adr[2]
.sym 41628 $abc$40744$n3818
.sym 41631 basesoc_timer0_value_status[4]
.sym 41632 $abc$40744$n5920_1
.sym 41633 basesoc_timer0_value_status[12]
.sym 41634 $abc$40744$n5925_1
.sym 41637 $abc$40744$n3898_1
.sym 41638 basesoc_timer0_load_storage[11]
.sym 41639 basesoc_timer0_load_storage[19]
.sym 41640 $abc$40744$n3900_1
.sym 41646 basesoc_dat_w[5]
.sym 41649 $abc$40744$n6762
.sym 41651 basesoc_timer0_eventmanager_status_w
.sym 41652 basesoc_timer0_reload_storage[19]
.sym 41653 $abc$40744$n2432
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 $abc$40744$n6753
.sym 41657 $abc$40744$n6756
.sym 41658 $abc$40744$n6759
.sym 41659 $abc$40744$n6762
.sym 41660 $abc$40744$n6765
.sym 41661 $abc$40744$n6768
.sym 41662 $abc$40744$n6771
.sym 41663 $abc$40744$n6774
.sym 41665 $abc$40744$n6744
.sym 41666 $abc$40744$n4308_1
.sym 41667 basesoc_timer0_value[23]
.sym 41668 basesoc_timer0_eventmanager_status_w
.sym 41669 basesoc_dat_w[7]
.sym 41670 basesoc_ctrl_reset_reset_r
.sym 41671 $abc$40744$n2426
.sym 41672 basesoc_timer0_value[22]
.sym 41673 $abc$40744$n2432
.sym 41674 basesoc_adr[2]
.sym 41675 $abc$40744$n6974
.sym 41676 array_muxed0[6]
.sym 41677 basesoc_uart_phy_tx_busy
.sym 41678 array_muxed0[9]
.sym 41679 basesoc_uart_tx_fifo_wrport_we
.sym 41681 $abc$40744$n6765
.sym 41682 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 41683 $abc$40744$n5925_1
.sym 41684 basesoc_timer0_value[8]
.sym 41686 $abc$40744$n2282
.sym 41687 $abc$40744$n6774
.sym 41688 basesoc_timer0_value[17]
.sym 41690 basesoc_timer0_value[20]
.sym 41691 $abc$40744$n6756
.sym 41698 $abc$40744$n3811
.sym 41699 basesoc_timer0_value[23]
.sym 41700 basesoc_timer0_value[21]
.sym 41701 $abc$40744$n3924_1
.sym 41703 basesoc_timer0_value[16]
.sym 41705 basesoc_timer0_value[30]
.sym 41706 basesoc_timer0_value[19]
.sym 41707 basesoc_timer0_value[18]
.sym 41708 basesoc_timer0_value[31]
.sym 41709 basesoc_timer0_value[28]
.sym 41711 $abc$40744$n3923
.sym 41712 basesoc_timer0_reload_storage[4]
.sym 41714 $abc$40744$n6786_1
.sym 41715 $abc$40744$n3921
.sym 41716 basesoc_timer0_value[20]
.sym 41717 basesoc_timer0_value[29]
.sym 41718 $abc$40744$n5923_1
.sym 41719 basesoc_timer0_value_status[20]
.sym 41721 basesoc_timer0_value[17]
.sym 41722 $abc$40744$n3905
.sym 41724 $abc$40744$n2442
.sym 41725 $abc$40744$n3922_1
.sym 41726 basesoc_timer0_value[22]
.sym 41727 basesoc_timer0_load_storage[4]
.sym 41728 basesoc_adr[4]
.sym 41730 $abc$40744$n3921
.sym 41731 $abc$40744$n3922_1
.sym 41732 $abc$40744$n3924_1
.sym 41733 $abc$40744$n3923
.sym 41736 basesoc_timer0_load_storage[4]
.sym 41737 $abc$40744$n3905
.sym 41738 $abc$40744$n3811
.sym 41739 basesoc_timer0_reload_storage[4]
.sym 41742 basesoc_timer0_value[23]
.sym 41743 basesoc_timer0_value[21]
.sym 41744 basesoc_timer0_value[22]
.sym 41745 basesoc_timer0_value[20]
.sym 41750 basesoc_timer0_value[20]
.sym 41754 basesoc_timer0_value[16]
.sym 41755 basesoc_timer0_value[17]
.sym 41756 basesoc_timer0_value[19]
.sym 41757 basesoc_timer0_value[18]
.sym 41760 basesoc_timer0_value[21]
.sym 41766 basesoc_timer0_value[29]
.sym 41767 basesoc_timer0_value[28]
.sym 41768 basesoc_timer0_value[31]
.sym 41769 basesoc_timer0_value[30]
.sym 41772 $abc$40744$n6786_1
.sym 41773 basesoc_adr[4]
.sym 41774 $abc$40744$n5923_1
.sym 41775 basesoc_timer0_value_status[20]
.sym 41776 $abc$40744$n2442
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 $abc$40744$n6777
.sym 41780 $abc$40744$n6780
.sym 41781 $abc$40744$n6783
.sym 41782 $abc$40744$n6786
.sym 41783 $abc$40744$n6789
.sym 41784 $abc$40744$n6792
.sym 41785 $abc$40744$n6795
.sym 41786 $abc$40744$n6798
.sym 41787 basesoc_timer0_value[24]
.sym 41788 $PACKER_VCC_NET
.sym 41789 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 41790 basesoc_we
.sym 41791 basesoc_timer0_reload_storage[22]
.sym 41792 $abc$40744$n3811
.sym 41793 $abc$40744$n3894_1
.sym 41794 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 41795 basesoc_uart_phy_tx_bitcount[2]
.sym 41796 basesoc_adr[3]
.sym 41797 basesoc_timer0_reload_storage[18]
.sym 41798 $abc$40744$n5932_1
.sym 41799 array_muxed0[9]
.sym 41800 basesoc_timer0_reload_storage[4]
.sym 41801 basesoc_timer0_reload_storage[29]
.sym 41802 $abc$40744$n3898_1
.sym 41803 $abc$40744$n5932_1
.sym 41806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 41808 $abc$40744$n3905
.sym 41809 $abc$40744$n3907
.sym 41810 $abc$40744$n2442
.sym 41812 basesoc_timer0_en_storage
.sym 41813 $abc$40744$n3910_1
.sym 41814 $abc$40744$n6787
.sym 41821 $abc$40744$n6182
.sym 41823 basesoc_timer0_en_storage
.sym 41824 $abc$40744$n3913
.sym 41825 $abc$40744$n6768
.sym 41828 basesoc_timer0_load_storage[30]
.sym 41829 basesoc_timer0_reload_storage[21]
.sym 41831 $abc$40744$n6192_1
.sym 41832 basesoc_timer0_reload_storage[30]
.sym 41833 $abc$40744$n6196
.sym 41835 basesoc_timer0_reload_storage[23]
.sym 41836 basesoc_timer0_load_storage[21]
.sym 41837 basesoc_timer0_eventmanager_status_w
.sym 41839 $abc$40744$n3910_1
.sym 41842 $abc$40744$n6795
.sym 41844 basesoc_timer0_load_storage[28]
.sym 41845 basesoc_timer0_reload_storage[22]
.sym 41847 $abc$40744$n6774
.sym 41850 $abc$40744$n6178
.sym 41851 basesoc_timer0_load_storage[23]
.sym 41854 basesoc_timer0_load_storage[30]
.sym 41855 $abc$40744$n6196
.sym 41856 basesoc_timer0_en_storage
.sym 41860 basesoc_timer0_reload_storage[23]
.sym 41861 basesoc_timer0_eventmanager_status_w
.sym 41862 $abc$40744$n6774
.sym 41865 basesoc_timer0_load_storage[23]
.sym 41866 $abc$40744$n6182
.sym 41868 basesoc_timer0_en_storage
.sym 41871 $abc$40744$n6178
.sym 41873 basesoc_timer0_en_storage
.sym 41874 basesoc_timer0_load_storage[21]
.sym 41878 basesoc_timer0_load_storage[28]
.sym 41879 $abc$40744$n6192_1
.sym 41880 basesoc_timer0_en_storage
.sym 41883 basesoc_timer0_eventmanager_status_w
.sym 41885 basesoc_timer0_reload_storage[30]
.sym 41886 $abc$40744$n6795
.sym 41890 $abc$40744$n6768
.sym 41891 basesoc_timer0_reload_storage[21]
.sym 41892 basesoc_timer0_eventmanager_status_w
.sym 41895 basesoc_timer0_reload_storage[30]
.sym 41896 $abc$40744$n3913
.sym 41897 $abc$40744$n3910_1
.sym 41898 basesoc_timer0_reload_storage[22]
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 $abc$40744$n6790
.sym 41903 $abc$40744$n5966_1
.sym 41904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 41905 $abc$40744$n6789_1
.sym 41906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 41907 $abc$40744$n6160
.sym 41908 $abc$40744$n6791_1
.sym 41909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 41910 basesoc_uart_tx_fifo_wrport_we
.sym 41911 VexRiscv._zz_195_[5]
.sym 41912 VexRiscv._zz_195_[5]
.sym 41913 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 41914 basesoc_timer0_load_storage[30]
.sym 41915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 41916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 41917 $abc$40744$n3973
.sym 41918 basesoc_dat_w[7]
.sym 41919 $abc$40744$n3973
.sym 41920 basesoc_timer0_value[31]
.sym 41921 basesoc_dat_w[6]
.sym 41922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 41923 basesoc_dat_w[1]
.sym 41924 $abc$40744$n2251
.sym 41925 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 41926 basesoc_timer0_value[17]
.sym 41927 $abc$40744$n3814
.sym 41928 basesoc_timer0_value[24]
.sym 41929 basesoc_timer0_value[27]
.sym 41930 basesoc_adr[2]
.sym 41931 $abc$40744$n3913
.sym 41932 $abc$40744$n3812
.sym 41933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 41936 basesoc_timer0_reload_storage[16]
.sym 41937 $abc$40744$n2276
.sym 41943 basesoc_timer0_reload_storage[28]
.sym 41944 $abc$40744$n5970_1
.sym 41945 basesoc_timer0_load_storage[20]
.sym 41947 $abc$40744$n3895
.sym 41948 $abc$40744$n5971
.sym 41949 $abc$40744$n3794
.sym 41951 $abc$40744$n6765
.sym 41952 basesoc_timer0_load_storage[17]
.sym 41953 $abc$40744$n6170
.sym 41955 $abc$40744$n6789
.sym 41959 basesoc_timer0_reload_storage[17]
.sym 41961 $abc$40744$n6756
.sym 41962 csrbankarray_csrbank3_bitbang0_w[2]
.sym 41964 basesoc_timer0_eventmanager_status_w
.sym 41965 basesoc_timer0_reload_storage[20]
.sym 41966 $abc$40744$n6176
.sym 41967 $abc$40744$n3973
.sym 41968 $abc$40744$n3900_1
.sym 41972 basesoc_timer0_en_storage
.sym 41973 $abc$40744$n6791_1
.sym 41974 $abc$40744$n6787
.sym 41976 $abc$40744$n3794
.sym 41977 $abc$40744$n3973
.sym 41979 csrbankarray_csrbank3_bitbang0_w[2]
.sym 41983 basesoc_timer0_load_storage[20]
.sym 41984 $abc$40744$n5971
.sym 41985 $abc$40744$n3900_1
.sym 41988 $abc$40744$n6756
.sym 41990 basesoc_timer0_reload_storage[17]
.sym 41991 basesoc_timer0_eventmanager_status_w
.sym 41994 basesoc_timer0_eventmanager_status_w
.sym 41995 basesoc_timer0_reload_storage[28]
.sym 41996 $abc$40744$n6789
.sym 42000 basesoc_timer0_en_storage
.sym 42002 basesoc_timer0_load_storage[17]
.sym 42003 $abc$40744$n6170
.sym 42007 basesoc_timer0_load_storage[20]
.sym 42008 $abc$40744$n6176
.sym 42009 basesoc_timer0_en_storage
.sym 42012 $abc$40744$n3895
.sym 42013 $abc$40744$n5970_1
.sym 42014 $abc$40744$n6787
.sym 42015 $abc$40744$n6791_1
.sym 42018 $abc$40744$n6765
.sym 42020 basesoc_timer0_eventmanager_status_w
.sym 42021 basesoc_timer0_reload_storage[20]
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$40744$n3676
.sym 42026 $abc$40744$n3812
.sym 42027 $abc$40744$n3905
.sym 42028 $abc$40744$n3815
.sym 42029 $abc$40744$n140
.sym 42030 $abc$40744$n134
.sym 42031 $abc$40744$n144
.sym 42032 $abc$40744$n6449_1
.sym 42033 VexRiscv._zz_313_
.sym 42034 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 42035 $abc$40744$n2276
.sym 42036 VexRiscv.decode_to_execute_RS2[29]
.sym 42037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42038 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 42039 basesoc_timer0_reload_storage[18]
.sym 42040 basesoc_uart_phy_rx_reg[5]
.sym 42041 basesoc_uart_phy_rx_reg[3]
.sym 42042 $abc$40744$n2338
.sym 42043 basesoc_timer0_reload_storage[21]
.sym 42044 $abc$40744$n3910_1
.sym 42045 $abc$40744$n3818
.sym 42046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 42047 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 42048 basesoc_uart_phy_rx_reg[6]
.sym 42049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42051 basesoc_adr[4]
.sym 42052 basesoc_adr[1]
.sym 42053 $abc$40744$n3814
.sym 42054 basesoc_dat_w[2]
.sym 42055 $abc$40744$n124
.sym 42056 $abc$40744$n6473_1
.sym 42057 $abc$40744$n3840_1
.sym 42058 basesoc_adr[1]
.sym 42059 $abc$40744$n6080_1
.sym 42060 $abc$40744$n3988
.sym 42066 basesoc_we
.sym 42068 $abc$40744$n2426
.sym 42069 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 42070 basesoc_adr[2]
.sym 42072 basesoc_dat_w[6]
.sym 42073 $abc$40744$n3812
.sym 42074 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 42075 $abc$40744$n3894_1
.sym 42077 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 42079 basesoc_dat_w[3]
.sym 42080 basesoc_adr[3]
.sym 42081 basesoc_timer0_reload_storage[25]
.sym 42082 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 42083 basesoc_adr[4]
.sym 42085 $abc$40744$n3910_1
.sym 42086 grant
.sym 42088 $abc$40744$n3840_1
.sym 42089 basesoc_timer0_reload_storage[17]
.sym 42091 $abc$40744$n3913
.sym 42093 $abc$40744$n3815
.sym 42096 sys_rst
.sym 42097 basesoc_vexriscv_dbus_we
.sym 42099 basesoc_adr[2]
.sym 42100 basesoc_adr[3]
.sym 42101 $abc$40744$n3815
.sym 42102 basesoc_adr[4]
.sym 42106 basesoc_vexriscv_dbus_we
.sym 42108 grant
.sym 42111 basesoc_timer0_reload_storage[25]
.sym 42112 $abc$40744$n3910_1
.sym 42113 $abc$40744$n3913
.sym 42114 basesoc_timer0_reload_storage[17]
.sym 42117 sys_rst
.sym 42118 basesoc_we
.sym 42119 $abc$40744$n3812
.sym 42120 $abc$40744$n3840_1
.sym 42123 basesoc_dat_w[6]
.sym 42129 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 42130 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 42131 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 42132 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 42135 basesoc_dat_w[3]
.sym 42141 sys_rst
.sym 42143 $abc$40744$n3910_1
.sym 42144 $abc$40744$n3894_1
.sym 42145 $abc$40744$n2426
.sym 42146 clk12_$glb_clk
.sym 42147 sys_rst_$glb_sr
.sym 42148 $abc$40744$n3814
.sym 42149 basesoc_uart_phy_storage[18]
.sym 42150 basesoc_uart_phy_storage[22]
.sym 42151 $abc$40744$n132
.sym 42152 $abc$40744$n11
.sym 42153 $abc$40744$n5882
.sym 42154 $abc$40744$n2282
.sym 42155 basesoc_uart_phy_storage[10]
.sym 42159 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 42160 $abc$40744$n5932_1
.sym 42161 $abc$40744$n2296
.sym 42162 $abc$40744$n6436_1
.sym 42163 $abc$40744$n3815
.sym 42164 $abc$40744$n3988
.sym 42165 VexRiscv._zz_191_
.sym 42166 array_muxed0[2]
.sym 42167 basesoc_dat_w[3]
.sym 42168 $abc$40744$n5923_1
.sym 42169 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 42170 VexRiscv._zz_130_[6]
.sym 42171 $abc$40744$n3905
.sym 42172 $abc$40744$n3905
.sym 42173 $abc$40744$n3
.sym 42174 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42175 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 42176 basesoc_uart_phy_rx_busy
.sym 42177 $abc$40744$n2282
.sym 42178 basesoc_uart_phy_storage[6]
.sym 42179 basesoc_adr[0]
.sym 42181 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 42183 $abc$40744$n2436
.sym 42190 $abc$40744$n6080_1
.sym 42191 $abc$40744$n128
.sym 42193 basesoc_counter[1]
.sym 42195 basesoc_adr[0]
.sym 42197 $abc$40744$n6527
.sym 42198 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 42199 $abc$40744$n128
.sym 42200 basesoc_counter[0]
.sym 42202 $abc$40744$n134
.sym 42203 $abc$40744$n144
.sym 42206 basesoc_uart_phy_storage[14]
.sym 42209 $abc$40744$n5893_1
.sym 42210 $abc$40744$n5882
.sym 42211 basesoc_uart_phy_storage[30]
.sym 42212 basesoc_adr[1]
.sym 42214 $abc$40744$n5881
.sym 42215 $abc$40744$n124
.sym 42216 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 42217 $abc$40744$n3840_1
.sym 42219 $abc$40744$n5894_1
.sym 42222 basesoc_counter[1]
.sym 42223 $abc$40744$n6080_1
.sym 42224 basesoc_counter[0]
.sym 42228 $abc$40744$n124
.sym 42229 basesoc_adr[0]
.sym 42230 basesoc_adr[1]
.sym 42231 $abc$40744$n134
.sym 42234 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 42235 $abc$40744$n6527
.sym 42236 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 42240 $abc$40744$n5882
.sym 42241 $abc$40744$n5881
.sym 42242 $abc$40744$n3840_1
.sym 42246 basesoc_adr[0]
.sym 42247 $abc$40744$n144
.sym 42248 $abc$40744$n128
.sym 42249 basesoc_adr[1]
.sym 42252 $abc$40744$n5894_1
.sym 42253 $abc$40744$n5893_1
.sym 42254 $abc$40744$n3840_1
.sym 42258 basesoc_adr[0]
.sym 42259 basesoc_adr[1]
.sym 42260 basesoc_uart_phy_storage[30]
.sym 42261 basesoc_uart_phy_storage[14]
.sym 42264 $abc$40744$n128
.sym 42269 clk12_$glb_clk
.sym 42270 sys_rst_$glb_sr
.sym 42271 basesoc_bus_wishbone_dat_r[6]
.sym 42272 basesoc_uart_phy_storage[2]
.sym 42274 $abc$40744$n2270
.sym 42275 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42276 slave_sel_r[1]
.sym 42277 $abc$40744$n5885
.sym 42278 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 42280 csrbankarray_csrbank2_dat0_w[1]
.sym 42281 csrbankarray_csrbank2_dat0_w[1]
.sym 42282 basesoc_timer0_reload_storage[18]
.sym 42283 $abc$40744$n3301
.sym 42284 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 42285 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 42286 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 42287 $PACKER_VCC_NET
.sym 42288 basesoc_uart_phy_storage[10]
.sym 42289 VexRiscv.decode_to_execute_RS2[19]
.sym 42290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 42291 $abc$40744$n2627
.sym 42293 $abc$40744$n6527
.sym 42294 basesoc_uart_phy_rx_busy
.sym 42296 VexRiscv._zz_79_[31]
.sym 42297 basesoc_uart_phy_storage[30]
.sym 42298 $abc$40744$n2442
.sym 42299 $abc$40744$n4843
.sym 42300 basesoc_uart_phy_tx_busy
.sym 42301 $abc$40744$n4047
.sym 42302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42303 $abc$40744$n3811
.sym 42304 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 42305 VexRiscv.decode_to_execute_RS2[31]
.sym 42306 basesoc_uart_phy_storage[6]
.sym 42312 VexRiscv.decode_to_execute_RS2[31]
.sym 42313 VexRiscv.decode_to_execute_RS2[28]
.sym 42314 $abc$40744$n2442
.sym 42315 $abc$40744$n4056
.sym 42317 VexRiscv._zz_171_[1]
.sym 42318 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 42319 spiflash_bus_dat_r[6]
.sym 42320 basesoc_timer0_value[12]
.sym 42321 VexRiscv.decode_to_execute_RS2[23]
.sym 42322 VexRiscv.decode_to_execute_RS2[30]
.sym 42323 slave_sel_r[0]
.sym 42325 $abc$40744$n4055
.sym 42326 VexRiscv.decode_to_execute_RS2[24]
.sym 42327 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42328 $abc$40744$n4057
.sym 42331 $abc$40744$n4048
.sym 42332 VexRiscv.decode_to_execute_RS2[25]
.sym 42333 VexRiscv.decode_to_execute_RS2[22]
.sym 42334 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42335 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 42336 basesoc_bus_wishbone_dat_r[6]
.sym 42337 VexRiscv.decode_to_execute_RS2[26]
.sym 42338 VexRiscv.decode_to_execute_RS2[29]
.sym 42339 VexRiscv.decode_to_execute_RS2[27]
.sym 42340 basesoc_timer0_value[23]
.sym 42341 slave_sel_r[1]
.sym 42342 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42345 VexRiscv.decode_to_execute_RS2[23]
.sym 42346 VexRiscv.decode_to_execute_RS2[24]
.sym 42347 VexRiscv.decode_to_execute_RS2[25]
.sym 42348 VexRiscv.decode_to_execute_RS2[22]
.sym 42353 basesoc_timer0_value[23]
.sym 42360 basesoc_timer0_value[12]
.sym 42363 VexRiscv.decode_to_execute_RS2[28]
.sym 42364 VexRiscv.decode_to_execute_RS2[26]
.sym 42365 VexRiscv.decode_to_execute_RS2[29]
.sym 42366 VexRiscv.decode_to_execute_RS2[27]
.sym 42369 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42370 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 42371 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42372 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42375 VexRiscv.decode_to_execute_RS2[30]
.sym 42376 VexRiscv.decode_to_execute_RS2[31]
.sym 42377 VexRiscv._zz_171_[1]
.sym 42378 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 42381 slave_sel_r[0]
.sym 42382 spiflash_bus_dat_r[6]
.sym 42383 slave_sel_r[1]
.sym 42384 basesoc_bus_wishbone_dat_r[6]
.sym 42387 $abc$40744$n4056
.sym 42388 $abc$40744$n4057
.sym 42389 $abc$40744$n4048
.sym 42390 $abc$40744$n4055
.sym 42391 $abc$40744$n2442
.sym 42392 clk12_$glb_clk
.sym 42393 sys_rst_$glb_sr
.sym 42394 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 42395 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 42396 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 42397 $abc$40744$n4003
.sym 42398 VexRiscv._zz_198_
.sym 42399 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 42400 $abc$40744$n5884
.sym 42401 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 42404 basesoc_timer0_reload_storage[22]
.sym 42405 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 42406 VexRiscv._zz_130_[6]
.sym 42407 VexRiscv.decode_to_execute_RS2[23]
.sym 42408 VexRiscv.decode_to_execute_RS2[30]
.sym 42409 $abc$40744$n235
.sym 42410 $abc$40744$n3719_1
.sym 42411 basesoc_dat_w[2]
.sym 42412 VexRiscv._zz_130_[6]
.sym 42413 VexRiscv._zz_171_[1]
.sym 42414 VexRiscv.decode_to_execute_RS2[24]
.sym 42415 basesoc_counter[0]
.sym 42416 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 42417 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42418 $abc$40744$n2276
.sym 42419 VexRiscv._zz_198_
.sym 42420 VexRiscv.memory_arbitration_isValid
.sym 42421 $PACKER_VCC_NET
.sym 42422 basesoc_uart_phy_storage[14]
.sym 42423 VexRiscv.decode_to_execute_RS2[26]
.sym 42424 slave_sel_r[1]
.sym 42425 VexRiscv._zz_194_[10]
.sym 42426 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42427 VexRiscv._zz_79_[6]
.sym 42428 VexRiscv._zz_130_[0]
.sym 42429 $abc$40744$n2633
.sym 42436 $abc$40744$n4831_1
.sym 42437 $abc$40744$n2253
.sym 42439 $abc$40744$n4830_1
.sym 42440 basesoc_dat_w[5]
.sym 42441 VexRiscv._zz_255_[1]
.sym 42443 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 42444 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 42446 $abc$40744$n4767
.sym 42447 $abc$40744$n4479_1
.sym 42448 basesoc_ctrl_reset_reset_r
.sym 42449 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 42451 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 42452 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42455 $abc$40744$n4261_1
.sym 42456 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42457 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 42458 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42460 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 42463 $abc$40744$n4261_1
.sym 42464 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42466 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42468 basesoc_ctrl_reset_reset_r
.sym 42474 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42475 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 42476 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42477 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 42480 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 42481 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42482 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42483 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42486 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 42489 VexRiscv._zz_255_[1]
.sym 42492 $abc$40744$n4261_1
.sym 42493 $abc$40744$n4831_1
.sym 42494 $abc$40744$n4830_1
.sym 42495 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 42498 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42501 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42504 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 42505 $abc$40744$n4261_1
.sym 42506 $abc$40744$n4767
.sym 42507 $abc$40744$n4479_1
.sym 42512 basesoc_dat_w[5]
.sym 42514 $abc$40744$n2253
.sym 42515 clk12_$glb_clk
.sym 42516 sys_rst_$glb_sr
.sym 42517 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 42518 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 42519 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 42520 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 42521 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 42522 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 42523 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 42524 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 42525 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 42526 $abc$40744$n4267_1
.sym 42527 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42528 basesoc_timer0_reload_storage[17]
.sym 42529 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 42530 grant
.sym 42531 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 42535 basesoc_uart_phy_storage[7]
.sym 42536 basesoc_ctrl_reset_reset_r
.sym 42537 sys_rst
.sym 42538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 42540 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 42541 $abc$40744$n3814
.sym 42542 $abc$40744$n5464
.sym 42543 $abc$40744$n2602
.sym 42544 $abc$40744$n6473_1
.sym 42545 VexRiscv.memory_arbitration_isValid
.sym 42546 VexRiscv._zz_79_[1]
.sym 42547 $abc$40744$n8240
.sym 42548 VexRiscv._zz_79_[3]
.sym 42549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42550 $abc$40744$n235
.sym 42551 basesoc_adr[1]
.sym 42552 basesoc_ctrl_storage[29]
.sym 42558 $abc$40744$n5464
.sym 42559 VexRiscv._zz_255_[1]
.sym 42560 $abc$40744$n4286
.sym 42561 $abc$40744$n4329_1
.sym 42562 $abc$40744$n6678_1
.sym 42563 $abc$40744$n4308_1
.sym 42564 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42565 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 42566 VexRiscv._zz_255_[0]
.sym 42568 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42569 $abc$40744$n2633
.sym 42571 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 42573 $abc$40744$n4480
.sym 42574 $abc$40744$n235
.sym 42575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42577 $abc$40744$n4330_1
.sym 42578 $abc$40744$n5407
.sym 42581 $abc$40744$n5406_1
.sym 42582 $abc$40744$n4261_1
.sym 42583 $abc$40744$n5463
.sym 42584 VexRiscv._zz_191_
.sym 42585 $abc$40744$n235
.sym 42587 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42591 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42592 $abc$40744$n4330_1
.sym 42593 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 42594 $abc$40744$n4308_1
.sym 42597 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42599 VexRiscv._zz_191_
.sym 42600 $abc$40744$n235
.sym 42603 $abc$40744$n4286
.sym 42604 $abc$40744$n4261_1
.sym 42605 $abc$40744$n6678_1
.sym 42606 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 42609 VexRiscv._zz_255_[0]
.sym 42611 VexRiscv._zz_255_[1]
.sym 42616 VexRiscv._zz_255_[0]
.sym 42617 $abc$40744$n4480
.sym 42618 $abc$40744$n4329_1
.sym 42622 $abc$40744$n5464
.sym 42624 $abc$40744$n5463
.sym 42627 $abc$40744$n5407
.sym 42630 $abc$40744$n5406_1
.sym 42633 VexRiscv._zz_191_
.sym 42634 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42636 $abc$40744$n235
.sym 42637 $abc$40744$n2633
.sym 42638 clk12_$glb_clk
.sym 42640 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 42641 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 42642 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 42643 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 42644 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 42645 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 42646 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 42647 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 42648 $abc$40744$n4479_1
.sym 42650 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 42651 VexRiscv.memory_arbitration_isValid
.sym 42652 basesoc_vexriscv_dbus_cyc
.sym 42653 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 42654 $abc$40744$n3774
.sym 42655 $abc$40744$n2633
.sym 42656 VexRiscv.decode_to_execute_RS2[12]
.sym 42657 $abc$40744$n233
.sym 42658 VexRiscv.decode_to_execute_RS2[25]
.sym 42659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 42660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 42661 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42662 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 42663 VexRiscv._zz_255_[1]
.sym 42664 $abc$40744$n3905
.sym 42665 $abc$40744$n2282
.sym 42666 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42667 $abc$40744$n4330_1
.sym 42668 $abc$40744$n4261_1
.sym 42669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42670 VexRiscv._zz_79_[0]
.sym 42671 $abc$40744$n2436
.sym 42672 $abc$40744$n3722_1
.sym 42673 basesoc_uart_phy_rx_busy
.sym 42674 $abc$40744$n233
.sym 42675 VexRiscv.decode_to_execute_RS2[12]
.sym 42681 $abc$40744$n4350_1
.sym 42683 $abc$40744$n4839
.sym 42684 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42685 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 42686 $abc$40744$n4261_1
.sym 42690 $abc$40744$n6474_1
.sym 42691 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42694 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42695 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42696 slave_sel_r[1]
.sym 42697 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 42698 $abc$40744$n6489_1
.sym 42699 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 42700 $abc$40744$n6702_1
.sym 42702 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42703 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 42704 $abc$40744$n6473_1
.sym 42705 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 42706 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42707 $abc$40744$n6706
.sym 42708 $abc$40744$n4329_1
.sym 42710 $abc$40744$n4827_1
.sym 42712 spiflash_bus_dat_r[13]
.sym 42716 $abc$40744$n6474_1
.sym 42717 $abc$40744$n6473_1
.sym 42720 $abc$40744$n6706
.sym 42721 $abc$40744$n4839
.sym 42722 $abc$40744$n4261_1
.sym 42723 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 42726 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 42727 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42728 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42729 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42732 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42733 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42734 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42735 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 42738 $abc$40744$n4329_1
.sym 42739 $abc$40744$n4261_1
.sym 42740 $abc$40744$n4350_1
.sym 42741 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 42744 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42745 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42746 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42747 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42750 spiflash_bus_dat_r[13]
.sym 42751 $abc$40744$n6489_1
.sym 42752 slave_sel_r[1]
.sym 42756 $abc$40744$n6702_1
.sym 42757 $abc$40744$n4827_1
.sym 42758 $abc$40744$n4261_1
.sym 42759 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 42761 clk12_$glb_clk
.sym 42762 $abc$40744$n231_$glb_sr
.sym 42763 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42764 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 42765 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 42766 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 42767 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 42768 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 42769 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 42770 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 42771 VexRiscv._zz_321_
.sym 42772 basesoc_dat_w[7]
.sym 42773 basesoc_dat_w[7]
.sym 42774 VexRiscv._zz_321_
.sym 42775 basesoc_uart_phy_storage[15]
.sym 42776 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 42778 $abc$40744$n4228
.sym 42779 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 42780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 42781 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 42782 basesoc_uart_phy_storage[11]
.sym 42783 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 42784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42785 VexRiscv._zz_41_[13]
.sym 42786 basesoc_uart_phy_rx_busy
.sym 42787 $abc$40744$n4843
.sym 42788 VexRiscv._zz_200_[4]
.sym 42789 $abc$40744$n3774
.sym 42790 VexRiscv.execute_arbitration_isValid
.sym 42791 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 42792 $abc$40744$n3722_1
.sym 42793 basesoc_uart_phy_storage[30]
.sym 42794 basesoc_uart_rx_fifo_level0[0]
.sym 42795 $abc$40744$n3811
.sym 42796 VexRiscv._zz_79_[8]
.sym 42797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42798 $abc$40744$n4047
.sym 42806 VexRiscv.decode_to_execute_RS2[24]
.sym 42807 $abc$40744$n3774
.sym 42808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42809 VexRiscv.execute_to_memory_BRANCH_DO
.sym 42811 $abc$40744$n4308_1
.sym 42813 $abc$40744$n4843
.sym 42814 VexRiscv.execute_arbitration_isValid
.sym 42815 $abc$40744$n2602
.sym 42816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42817 $abc$40744$n235
.sym 42818 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42819 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 42822 VexRiscv.memory_arbitration_isValid
.sym 42824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42826 VexRiscv._zz_198_
.sym 42828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 42829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42830 $abc$40744$n4330_1
.sym 42832 $abc$40744$n3721_1
.sym 42833 $abc$40744$n2586
.sym 42834 $abc$40744$n233
.sym 42835 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 42838 $abc$40744$n3774
.sym 42839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 42844 VexRiscv.memory_arbitration_isValid
.sym 42845 VexRiscv.execute_to_memory_BRANCH_DO
.sym 42849 $abc$40744$n2586
.sym 42850 VexRiscv.execute_arbitration_isValid
.sym 42852 $abc$40744$n3721_1
.sym 42855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42857 $abc$40744$n3774
.sym 42858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42861 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42862 $abc$40744$n3774
.sym 42864 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42867 $abc$40744$n4330_1
.sym 42868 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 42869 $abc$40744$n4308_1
.sym 42870 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 42873 $abc$40744$n235
.sym 42874 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42875 $abc$40744$n4843
.sym 42876 $abc$40744$n233
.sym 42880 VexRiscv.decode_to_execute_RS2[24]
.sym 42882 VexRiscv._zz_198_
.sym 42883 $abc$40744$n2602
.sym 42884 clk12_$glb_clk
.sym 42885 VexRiscv.reset_$glb_sr
.sym 42886 $abc$40744$n2485
.sym 42887 $abc$40744$n4818_1
.sym 42888 eventsourceprocess2_old_trigger
.sym 42889 $abc$40744$n5604
.sym 42890 $abc$40744$n4819
.sym 42891 $abc$40744$n5598
.sym 42892 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 42893 $abc$40744$n5610
.sym 42895 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 42896 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 42897 VexRiscv._zz_288_[8]
.sym 42898 VexRiscv._zz_79_[7]
.sym 42899 VexRiscv._zz_32_[1]
.sym 42900 VexRiscv.decode_to_execute_RS2[24]
.sym 42901 $abc$40744$n2251
.sym 42902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 42903 VexRiscv._zz_35_[2]
.sym 42904 $abc$40744$n2627
.sym 42905 VexRiscv.execute_to_memory_BRANCH_DO
.sym 42906 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 42907 VexRiscv._zz_191_
.sym 42908 $abc$40744$n3722_1
.sym 42909 VexRiscv.decode_to_execute_RS2[30]
.sym 42910 VexRiscv.decode_to_execute_RS2[26]
.sym 42911 VexRiscv.memory_arbitration_isValid
.sym 42912 VexRiscv._zz_198_
.sym 42913 $abc$40744$n3749
.sym 42914 $abc$40744$n3999
.sym 42915 $abc$40744$n2276
.sym 42916 VexRiscv.decode_to_execute_RS2[21]
.sym 42917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 42918 VexRiscv._zz_194_[10]
.sym 42919 $abc$40744$n2586
.sym 42920 VexRiscv._zz_79_[6]
.sym 42921 $PACKER_VCC_NET
.sym 42927 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 42928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42929 $abc$40744$n2253
.sym 42931 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42936 $abc$40744$n3774
.sym 42937 $abc$40744$n4329_1
.sym 42938 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42940 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42942 VexRiscv._zz_191_
.sym 42943 $abc$40744$n7
.sym 42944 $abc$40744$n4330_1
.sym 42945 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 42946 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 42947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42948 $abc$40744$n235
.sym 42949 $abc$40744$n3719_1
.sym 42951 $PACKER_VCC_NET
.sym 42952 $abc$40744$n4331
.sym 42953 $abc$40744$n4308_1
.sym 42954 basesoc_uart_rx_fifo_level0[0]
.sym 42955 $abc$40744$n4261_1
.sym 42956 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42960 $abc$40744$n7
.sym 42966 $abc$40744$n4330_1
.sym 42967 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42968 $abc$40744$n4308_1
.sym 42969 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42972 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 42973 $abc$40744$n4329_1
.sym 42974 $abc$40744$n4331
.sym 42975 $abc$40744$n4261_1
.sym 42978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42979 $abc$40744$n3719_1
.sym 42980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42985 $PACKER_VCC_NET
.sym 42986 basesoc_uart_rx_fifo_level0[0]
.sym 42990 $abc$40744$n4330_1
.sym 42991 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 42992 $abc$40744$n4308_1
.sym 42993 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42996 VexRiscv._zz_191_
.sym 42997 $abc$40744$n235
.sym 42998 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 43002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 43004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 43005 $abc$40744$n3774
.sym 43006 $abc$40744$n2253
.sym 43007 clk12_$glb_clk
.sym 43010 $abc$40744$n5244
.sym 43011 $abc$40744$n5247
.sym 43012 $abc$40744$n5250
.sym 43013 $abc$40744$n5253
.sym 43014 $abc$40744$n5256
.sym 43015 $abc$40744$n5259
.sym 43016 $abc$40744$n5262
.sym 43017 VexRiscv._zz_79_[1]
.sym 43018 basesoc_dat_w[3]
.sym 43019 VexRiscv._zz_330_
.sym 43020 $abc$40744$n5457
.sym 43021 VexRiscv._zz_50_[9]
.sym 43022 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 43023 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 43025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 43026 VexRiscv._zz_171_[0]
.sym 43027 VexRiscv._zz_200_[14]
.sym 43028 VexRiscv.CsrPlugin_mtval[4]
.sym 43029 $abc$40744$n4230_1
.sym 43030 VexRiscv._zz_79_[2]
.sym 43031 VexRiscv._zz_321_
.sym 43032 VexRiscv._zz_193_
.sym 43034 $abc$40744$n5464
.sym 43035 $abc$40744$n5018_1
.sym 43036 $abc$40744$n235
.sym 43037 VexRiscv.decode_to_execute_RS2[31]
.sym 43038 $abc$40744$n5295
.sym 43039 basesoc_ctrl_storage[27]
.sym 43040 basesoc_ctrl_storage[29]
.sym 43041 $abc$40744$n3814
.sym 43042 $abc$40744$n4873_1
.sym 43043 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 43044 $abc$40744$n5244
.sym 43050 VexRiscv._zz_199_
.sym 43052 $abc$40744$n2253
.sym 43054 $abc$40744$n5596
.sym 43055 basesoc_uart_rx_fifo_level0[1]
.sym 43056 basesoc_dat_w[3]
.sym 43059 VexRiscv._zz_200_[1]
.sym 43062 basesoc_uart_rx_fifo_level0[0]
.sym 43064 VexRiscv._zz_41_[1]
.sym 43065 basesoc_uart_rx_fifo_level0[4]
.sym 43074 basesoc_uart_rx_fifo_level0[3]
.sym 43078 $abc$40744$n4192
.sym 43080 basesoc_uart_rx_fifo_level0[2]
.sym 43081 $PACKER_VCC_NET
.sym 43082 $nextpnr_ICESTORM_LC_5$O
.sym 43084 basesoc_uart_rx_fifo_level0[0]
.sym 43088 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 43090 $PACKER_VCC_NET
.sym 43091 basesoc_uart_rx_fifo_level0[1]
.sym 43094 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 43096 basesoc_uart_rx_fifo_level0[2]
.sym 43097 $PACKER_VCC_NET
.sym 43098 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 43100 $auto$alumacc.cc:474:replace_alu$4018.C[4]
.sym 43102 $PACKER_VCC_NET
.sym 43103 basesoc_uart_rx_fifo_level0[3]
.sym 43104 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 43107 $PACKER_VCC_NET
.sym 43109 basesoc_uart_rx_fifo_level0[4]
.sym 43110 $auto$alumacc.cc:474:replace_alu$4018.C[4]
.sym 43113 VexRiscv._zz_41_[1]
.sym 43115 $abc$40744$n4192
.sym 43116 VexRiscv._zz_200_[1]
.sym 43119 VexRiscv._zz_199_
.sym 43121 $abc$40744$n5596
.sym 43126 basesoc_dat_w[3]
.sym 43129 $abc$40744$n2253
.sym 43130 clk12_$glb_clk
.sym 43131 sys_rst_$glb_sr
.sym 43132 $abc$40744$n5265
.sym 43133 $abc$40744$n5268
.sym 43134 $abc$40744$n5271
.sym 43135 $abc$40744$n5274
.sym 43136 $abc$40744$n5277
.sym 43137 $abc$40744$n5280
.sym 43138 $abc$40744$n5283
.sym 43139 $abc$40744$n5286
.sym 43140 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 43141 array_muxed0[6]
.sym 43142 $abc$40744$n4716_1
.sym 43143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 43144 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43145 VexRiscv.decode_to_execute_RS2[17]
.sym 43146 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 43147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 43148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 43149 $abc$40744$n5606
.sym 43150 $abc$40744$n6869
.sym 43151 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 43152 VexRiscv._zz_193_
.sym 43153 $abc$40744$n5600
.sym 43154 VexRiscv._zz_199_
.sym 43155 VexRiscv._zz_255_[1]
.sym 43156 $abc$40744$n3905
.sym 43157 $abc$40744$n5455
.sym 43158 $abc$40744$n2282
.sym 43159 $abc$40744$n2436
.sym 43160 $abc$40744$n3722_1
.sym 43161 $abc$40744$n5640
.sym 43162 $abc$40744$n5256
.sym 43163 $abc$40744$n5630
.sym 43164 $abc$40744$n4192
.sym 43165 $abc$40744$n5634
.sym 43166 $abc$40744$n5262
.sym 43167 VexRiscv._zz_288_[7]
.sym 43173 $abc$40744$n235
.sym 43175 VexRiscv._zz_200_[10]
.sym 43180 $abc$40744$n5454
.sym 43181 $abc$40744$n5455
.sym 43183 VexRiscv._zz_41_[13]
.sym 43184 $abc$40744$n5392
.sym 43186 VexRiscv._zz_200_[9]
.sym 43187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43188 VexRiscv._zz_200_[13]
.sym 43190 $abc$40744$n4192
.sym 43191 VexRiscv._zz_200_[14]
.sym 43199 $abc$40744$n5391_1
.sym 43200 $abc$40744$n2633
.sym 43201 VexRiscv._zz_199_
.sym 43203 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 43204 VexRiscv._zz_191_
.sym 43208 VexRiscv._zz_200_[14]
.sym 43209 VexRiscv._zz_199_
.sym 43212 $abc$40744$n5455
.sym 43214 $abc$40744$n5454
.sym 43218 VexRiscv._zz_191_
.sym 43219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43220 $abc$40744$n235
.sym 43221 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 43224 VexRiscv._zz_199_
.sym 43227 VexRiscv._zz_200_[9]
.sym 43230 $abc$40744$n5392
.sym 43231 $abc$40744$n5391_1
.sym 43237 VexRiscv._zz_200_[13]
.sym 43238 VexRiscv._zz_199_
.sym 43243 VexRiscv._zz_41_[13]
.sym 43244 VexRiscv._zz_200_[13]
.sym 43245 $abc$40744$n4192
.sym 43249 VexRiscv._zz_200_[10]
.sym 43250 VexRiscv._zz_199_
.sym 43252 $abc$40744$n2633
.sym 43253 clk12_$glb_clk
.sym 43255 $abc$40744$n5289
.sym 43256 $abc$40744$n5292
.sym 43257 $abc$40744$n5295
.sym 43258 $abc$40744$n5298
.sym 43259 $abc$40744$n5301
.sym 43260 $abc$40744$n5304
.sym 43261 $abc$40744$n5307
.sym 43262 $abc$40744$n5310
.sym 43263 VexRiscv._zz_200_[3]
.sym 43264 $PACKER_VCC_NET
.sym 43265 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 43266 basesoc_we
.sym 43267 $abc$40744$n235
.sym 43268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 43269 VexRiscv._zz_200_[10]
.sym 43272 VexRiscv._zz_41_[11]
.sym 43273 VexRiscv._zz_79_[2]
.sym 43274 $abc$40744$n2644
.sym 43275 $abc$40744$n235
.sym 43276 VexRiscv._zz_200_[13]
.sym 43277 VexRiscv.CsrPlugin_mepc[12]
.sym 43279 $abc$40744$n3794
.sym 43280 $abc$40744$n3722_1
.sym 43281 VexRiscv._zz_35_[0]
.sym 43282 VexRiscv._zz_41_[12]
.sym 43283 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 43284 $abc$40744$n5632
.sym 43285 basesoc_ctrl_bus_errors[15]
.sym 43286 $abc$40744$n4047
.sym 43287 $abc$40744$n3811
.sym 43288 $abc$40744$n4535
.sym 43289 basesoc_uart_phy_storage[30]
.sym 43290 $abc$40744$n5644
.sym 43296 $abc$40744$n4192
.sym 43298 VexRiscv._zz_200_[9]
.sym 43299 $abc$40744$n5211_1
.sym 43301 VexRiscv._zz_199_
.sym 43302 VexRiscv._zz_288_[2]
.sym 43303 basesoc_ctrl_bus_errors[15]
.sym 43304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 43305 basesoc_ctrl_storage[23]
.sym 43306 $abc$40744$n235
.sym 43307 VexRiscv._zz_193_
.sym 43308 VexRiscv._zz_32_[1]
.sym 43311 VexRiscv._zz_289_[2]
.sym 43313 VexRiscv._zz_41_[9]
.sym 43315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43316 $abc$40744$n3905
.sym 43319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 43321 VexRiscv._zz_200_[16]
.sym 43322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 43323 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 43324 $abc$40744$n3814
.sym 43332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 43336 VexRiscv._zz_200_[16]
.sym 43337 VexRiscv._zz_199_
.sym 43341 $abc$40744$n4192
.sym 43343 VexRiscv._zz_200_[9]
.sym 43344 VexRiscv._zz_41_[9]
.sym 43349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 43353 VexRiscv._zz_193_
.sym 43354 $abc$40744$n235
.sym 43355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 43356 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 43359 $abc$40744$n3814
.sym 43360 $abc$40744$n3905
.sym 43361 basesoc_ctrl_bus_errors[15]
.sym 43362 basesoc_ctrl_storage[23]
.sym 43365 VexRiscv._zz_289_[2]
.sym 43366 VexRiscv._zz_32_[1]
.sym 43367 VexRiscv._zz_288_[2]
.sym 43368 $abc$40744$n5211_1
.sym 43371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43375 $abc$40744$n2586_$glb_ce
.sym 43376 clk12_$glb_clk
.sym 43378 $abc$40744$n5313
.sym 43379 $abc$40744$n5316
.sym 43380 $abc$40744$n5319
.sym 43381 $abc$40744$n5322
.sym 43382 $abc$40744$n5325
.sym 43383 $abc$40744$n5328
.sym 43384 $abc$40744$n5331
.sym 43385 $abc$40744$n5334
.sym 43388 VexRiscv._zz_195_[5]
.sym 43389 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 43391 VexRiscv._zz_288_[1]
.sym 43392 VexRiscv._zz_200_[9]
.sym 43393 basesoc_vexriscv_dbus_adr[7]
.sym 43394 VexRiscv._zz_153_
.sym 43395 $abc$40744$n4192
.sym 43396 VexRiscv._zz_32_[1]
.sym 43397 VexRiscv._zz_199_
.sym 43398 VexRiscv._zz_288_[7]
.sym 43399 VexRiscv._zz_200_[4]
.sym 43400 $abc$40744$n4192
.sym 43402 VexRiscv.decode_to_execute_RS2[26]
.sym 43403 VexRiscv._zz_194_[10]
.sym 43404 VexRiscv.memory_arbitration_isValid
.sym 43405 $abc$40744$n3749
.sym 43406 $abc$40744$n5315_1
.sym 43407 VexRiscv._zz_200_[16]
.sym 43408 $abc$40744$n2276
.sym 43409 VexRiscv._zz_198_
.sym 43410 $abc$40744$n5307
.sym 43411 VexRiscv._zz_288_[0]
.sym 43412 VexRiscv.decode_to_execute_RS2[21]
.sym 43413 VexRiscv._zz_199_
.sym 43422 VexRiscv._zz_288_[7]
.sym 43423 VexRiscv._zz_288_[6]
.sym 43428 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43429 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43431 VexRiscv._zz_255_[1]
.sym 43432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 43433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 43434 VexRiscv._zz_191_
.sym 43435 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43436 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43437 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 43438 $abc$40744$n5211_1
.sym 43439 $abc$40744$n4192
.sym 43444 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43445 $abc$40744$n235
.sym 43449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 43452 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43453 $abc$40744$n235
.sym 43454 VexRiscv._zz_191_
.sym 43455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 43458 $abc$40744$n5211_1
.sym 43461 VexRiscv._zz_288_[6]
.sym 43464 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 43465 VexRiscv._zz_255_[1]
.sym 43471 $abc$40744$n4192
.sym 43473 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43476 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43477 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43479 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43482 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 43489 VexRiscv._zz_288_[7]
.sym 43491 $abc$40744$n5211_1
.sym 43495 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 43498 $abc$40744$n2586_$glb_ce
.sym 43499 clk12_$glb_clk
.sym 43501 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 43502 $abc$40744$n5654
.sym 43503 $abc$40744$n5632
.sym 43504 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43505 $abc$40744$n5638
.sym 43506 $abc$40744$n5658
.sym 43507 $abc$40744$n5648
.sym 43508 $abc$40744$n5646
.sym 43509 $abc$40744$n5386
.sym 43510 $abc$40744$n2276
.sym 43512 VexRiscv.decode_to_execute_RS2[29]
.sym 43513 VexRiscv._zz_194_[25]
.sym 43514 VexRiscv._zz_255_[1]
.sym 43515 VexRiscv._zz_41_[6]
.sym 43517 VexRiscv._zz_288_[10]
.sym 43518 $abc$40744$n4816
.sym 43519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 43520 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 43521 $abc$40744$n5211_1
.sym 43522 VexRiscv._zz_161_
.sym 43523 VexRiscv.execute_arbitration_isStuckByOthers
.sym 43525 VexRiscv._zz_194_[11]
.sym 43526 $abc$40744$n5295
.sym 43527 VexRiscv._zz_35_[4]
.sym 43528 $abc$40744$n5211_1
.sym 43529 $abc$40744$n235
.sym 43530 $abc$40744$n4873_1
.sym 43531 VexRiscv._zz_194_[21]
.sym 43532 $abc$40744$n5244
.sym 43533 $abc$40744$n5464
.sym 43534 $abc$40744$n5656
.sym 43535 $abc$40744$n4725
.sym 43536 VexRiscv._zz_41_[12]
.sym 43542 VexRiscv._zz_288_[8]
.sym 43545 $abc$40744$n5211_1
.sym 43547 VexRiscv._zz_171_[1]
.sym 43550 VexRiscv._zz_153_
.sym 43553 $abc$40744$n233
.sym 43554 VexRiscv._zz_200_[10]
.sym 43555 VexRiscv._zz_287_[3]
.sym 43556 $abc$40744$n4047
.sym 43562 VexRiscv._zz_32_[1]
.sym 43565 VexRiscv._zz_288_[9]
.sym 43567 $abc$40744$n4192
.sym 43569 VexRiscv._zz_198_
.sym 43570 VexRiscv._zz_41_[10]
.sym 43571 VexRiscv._zz_288_[10]
.sym 43573 VexRiscv._zz_199_
.sym 43576 VexRiscv._zz_171_[1]
.sym 43581 $abc$40744$n5211_1
.sym 43583 VexRiscv._zz_288_[9]
.sym 43587 VexRiscv._zz_288_[8]
.sym 43590 $abc$40744$n5211_1
.sym 43594 VexRiscv._zz_287_[3]
.sym 43595 VexRiscv._zz_153_
.sym 43596 VexRiscv._zz_32_[1]
.sym 43602 VexRiscv._zz_41_[10]
.sym 43605 VexRiscv._zz_200_[10]
.sym 43606 $abc$40744$n4192
.sym 43607 VexRiscv._zz_41_[10]
.sym 43613 VexRiscv._zz_288_[10]
.sym 43614 $abc$40744$n5211_1
.sym 43617 VexRiscv._zz_171_[1]
.sym 43618 VexRiscv._zz_199_
.sym 43619 $abc$40744$n4047
.sym 43620 VexRiscv._zz_198_
.sym 43621 $abc$40744$n233
.sym 43622 clk12_$glb_clk
.sym 43624 VexRiscv._zz_194_[20]
.sym 43625 VexRiscv._zz_194_[21]
.sym 43626 VexRiscv._zz_194_[8]
.sym 43627 VexRiscv._zz_36_[29]
.sym 43628 VexRiscv._zz_194_[6]
.sym 43629 VexRiscv._zz_194_[5]
.sym 43630 VexRiscv._zz_194_[22]
.sym 43631 VexRiscv._zz_194_[7]
.sym 43632 VexRiscv._zz_153_
.sym 43633 $abc$40744$n3638
.sym 43634 $abc$40744$n3638
.sym 43635 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 43636 VexRiscv._zz_287_[4]
.sym 43637 $abc$40744$n2633
.sym 43638 VexRiscv._zz_288_[0]
.sym 43639 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43640 $abc$40744$n2627
.sym 43642 VexRiscv._zz_130_[6]
.sym 43643 VexRiscv._zz_287_[3]
.sym 43644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 43645 VexRiscv._zz_41_[14]
.sym 43646 VexRiscv._zz_199_
.sym 43647 VexRiscv._zz_200_[18]
.sym 43648 VexRiscv._zz_194_[17]
.sym 43649 $abc$40744$n5634
.sym 43650 $abc$40744$n5256
.sym 43651 $abc$40744$n2436
.sym 43652 $abc$40744$n233
.sym 43653 $abc$40744$n5640
.sym 43654 $abc$40744$n5262
.sym 43655 VexRiscv._zz_288_[7]
.sym 43656 $abc$40744$n5455
.sym 43657 VexRiscv._zz_194_[20]
.sym 43658 $abc$40744$n2282
.sym 43659 $abc$40744$n5630
.sym 43666 VexRiscv._zz_41_[18]
.sym 43668 $abc$40744$n5236_1
.sym 43669 $abc$40744$n4192
.sym 43673 VexRiscv._zz_200_[23]
.sym 43674 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43676 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 43677 VexRiscv._zz_153_
.sym 43680 VexRiscv._zz_41_[23]
.sym 43684 VexRiscv._zz_36_[29]
.sym 43686 $abc$40744$n4987
.sym 43687 $abc$40744$n4716_1
.sym 43688 $abc$40744$n5211_1
.sym 43690 $abc$40744$n4873_1
.sym 43691 VexRiscv._zz_200_[21]
.sym 43692 VexRiscv._zz_41_[21]
.sym 43695 VexRiscv._zz_200_[18]
.sym 43696 $abc$40744$n4267_1
.sym 43698 $abc$40744$n4192
.sym 43699 VexRiscv._zz_200_[23]
.sym 43700 VexRiscv._zz_41_[23]
.sym 43704 VexRiscv._zz_200_[21]
.sym 43705 $abc$40744$n4192
.sym 43707 VexRiscv._zz_41_[21]
.sym 43710 $abc$40744$n4716_1
.sym 43712 $abc$40744$n4267_1
.sym 43713 VexRiscv._zz_36_[29]
.sym 43716 VexRiscv._zz_200_[18]
.sym 43717 $abc$40744$n4192
.sym 43718 VexRiscv._zz_41_[18]
.sym 43724 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 43728 $abc$40744$n4987
.sym 43730 VexRiscv._zz_36_[29]
.sym 43731 $abc$40744$n4873_1
.sym 43734 $abc$40744$n4192
.sym 43735 VexRiscv._zz_153_
.sym 43736 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43737 $abc$40744$n5236_1
.sym 43740 $abc$40744$n5211_1
.sym 43742 VexRiscv._zz_153_
.sym 43744 $abc$40744$n2586_$glb_ce
.sym 43745 clk12_$glb_clk
.sym 43747 VexRiscv._zz_194_[18]
.sym 43748 VexRiscv._zz_194_[19]
.sym 43749 VexRiscv._zz_194_[15]
.sym 43750 VexRiscv._zz_194_[12]
.sym 43751 VexRiscv._zz_194_[14]
.sym 43752 VexRiscv._zz_194_[16]
.sym 43753 VexRiscv._zz_194_[17]
.sym 43754 VexRiscv._zz_194_[13]
.sym 43755 VexRiscv._zz_41_[19]
.sym 43756 $abc$40744$n4732_1
.sym 43757 csrbankarray_csrbank2_dat0_w[1]
.sym 43758 basesoc_timer0_reload_storage[18]
.sym 43759 $abc$40744$n2644
.sym 43760 VexRiscv._zz_41_[18]
.sym 43762 VexRiscv._zz_41_[27]
.sym 43763 $abc$40744$n4375_1
.sym 43764 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 43765 VexRiscv.decode_to_execute_RS2[29]
.sym 43766 $abc$40744$n4239_1
.sym 43767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 43768 VexRiscv._zz_339_
.sym 43769 $abc$40744$n2424
.sym 43770 VexRiscv._zz_194_[8]
.sym 43771 $abc$40744$n3794
.sym 43772 $abc$40744$n4987
.sym 43773 VexRiscv._zz_35_[0]
.sym 43774 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 43776 VexRiscv._zz_288_[9]
.sym 43777 $abc$40744$n5644
.sym 43778 $abc$40744$n3638
.sym 43779 $abc$40744$n3811
.sym 43780 $abc$40744$n4535
.sym 43781 basesoc_uart_phy_storage[30]
.sym 43782 VexRiscv._zz_194_[19]
.sym 43788 VexRiscv._zz_200_[26]
.sym 43789 $abc$40744$n4192
.sym 43790 $abc$40744$n2627
.sym 43791 VexRiscv._zz_199_
.sym 43792 VexRiscv._zz_193_
.sym 43795 VexRiscv._zz_200_[27]
.sym 43796 $abc$40744$n5242
.sym 43797 VexRiscv._zz_200_[31]
.sym 43798 VexRiscv._zz_41_[31]
.sym 43799 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 43801 VexRiscv._zz_196_[32]
.sym 43802 $abc$40744$n5244
.sym 43803 VexRiscv._zz_194_[0]
.sym 43805 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 43807 VexRiscv._zz_41_[26]
.sym 43812 $abc$40744$n233
.sym 43815 $abc$40744$n4025
.sym 43816 VexRiscv._zz_200_[19]
.sym 43819 $abc$40744$n235
.sym 43822 VexRiscv._zz_200_[27]
.sym 43824 VexRiscv._zz_199_
.sym 43827 $abc$40744$n233
.sym 43829 $abc$40744$n5244
.sym 43830 VexRiscv._zz_194_[0]
.sym 43833 VexRiscv._zz_200_[26]
.sym 43834 $abc$40744$n4192
.sym 43836 VexRiscv._zz_41_[26]
.sym 43839 $abc$40744$n4192
.sym 43840 VexRiscv._zz_200_[31]
.sym 43841 VexRiscv._zz_41_[31]
.sym 43845 $abc$40744$n235
.sym 43846 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 43847 VexRiscv._zz_193_
.sym 43848 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 43851 $abc$40744$n233
.sym 43852 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43854 $abc$40744$n4025
.sym 43858 VexRiscv._zz_199_
.sym 43860 VexRiscv._zz_200_[19]
.sym 43863 $abc$40744$n5242
.sym 43864 VexRiscv._zz_196_[32]
.sym 43865 $abc$40744$n233
.sym 43867 $abc$40744$n2627
.sym 43868 clk12_$glb_clk
.sym 43870 $abc$40744$n4717_1
.sym 43871 $abc$40744$n5644
.sym 43872 $abc$40744$n5640
.sym 43873 $abc$40744$n4988
.sym 43874 $abc$40744$n5467
.sym 43875 $abc$40744$n5630
.sym 43876 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 43877 VexRiscv._zz_204_
.sym 43879 VexRiscv._zz_200_[31]
.sym 43880 basesoc_timer0_reload_storage[22]
.sym 43881 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 43882 VexRiscv._zz_200_[26]
.sym 43883 VexRiscv._zz_153_
.sym 43884 VexRiscv._zz_41_[31]
.sym 43886 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43887 basesoc_dat_w[2]
.sym 43888 basesoc_dat_w[3]
.sym 43889 VexRiscv._zz_32_[1]
.sym 43890 $abc$40744$n6067
.sym 43891 VexRiscv._zz_200_[27]
.sym 43892 sys_rst
.sym 43893 VexRiscv._zz_194_[15]
.sym 43894 VexRiscv.decode_to_execute_RS2[26]
.sym 43895 VexRiscv._zz_194_[10]
.sym 43896 VexRiscv.decode_to_execute_RS2[21]
.sym 43897 $abc$40744$n4266_1
.sym 43898 $abc$40744$n5315_1
.sym 43899 VexRiscv._zz_35_[29]
.sym 43900 VexRiscv._zz_194_[16]
.sym 43901 VexRiscv._zz_200_[24]
.sym 43902 VexRiscv._zz_200_[19]
.sym 43903 $abc$40744$n2249
.sym 43904 $abc$40744$n4872
.sym 43905 $abc$40744$n3749
.sym 43911 $abc$40744$n4872
.sym 43913 $abc$40744$n4266_1
.sym 43914 $abc$40744$n5004
.sym 43915 $abc$40744$n4814
.sym 43917 $abc$40744$n5299_1
.sym 43919 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 43921 $abc$40744$n5303_1
.sym 43923 VexRiscv._zz_35_[29]
.sym 43924 $abc$40744$n233
.sym 43925 VexRiscv._zz_193_
.sym 43927 $abc$40744$n2644
.sym 43929 $abc$40744$n235
.sym 43930 $abc$40744$n4988
.sym 43932 VexRiscv._zz_35_[9]
.sym 43934 $abc$40744$n5283_1
.sym 43935 $abc$40744$n4717_1
.sym 43936 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43938 VexRiscv._zz_35_[8]
.sym 43939 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43942 VexRiscv._zz_339_
.sym 43944 $abc$40744$n5299_1
.sym 43945 $abc$40744$n5004
.sym 43946 VexRiscv._zz_339_
.sym 43947 $abc$40744$n5303_1
.sym 43953 VexRiscv._zz_35_[8]
.sym 43956 $abc$40744$n2644
.sym 43959 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 43962 $abc$40744$n5283_1
.sym 43963 $abc$40744$n233
.sym 43965 $abc$40744$n4814
.sym 43968 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43969 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43970 $abc$40744$n235
.sym 43971 VexRiscv._zz_193_
.sym 43974 VexRiscv._zz_35_[29]
.sym 43976 $abc$40744$n4717_1
.sym 43977 $abc$40744$n4266_1
.sym 43981 VexRiscv._zz_35_[29]
.sym 43982 $abc$40744$n4872
.sym 43983 $abc$40744$n4988
.sym 43988 VexRiscv._zz_35_[9]
.sym 43991 clk12_$glb_clk
.sym 43992 VexRiscv.reset_$glb_sr
.sym 43993 VexRiscv._zz_200_[21]
.sym 43994 VexRiscv._zz_316_[5]
.sym 43995 VexRiscv._zz_316_[7]
.sym 43996 $abc$40744$n4955
.sym 43997 $abc$40744$n4568_1
.sym 43998 VexRiscv._zz_41_[17]
.sym 43999 $abc$40744$n4569_1
.sym 44000 VexRiscv.decode_to_execute_RS2[21]
.sym 44002 $abc$40744$n4129
.sym 44003 $abc$40744$n6802_1
.sym 44004 basesoc_timer0_reload_storage[17]
.sym 44005 VexRiscv._zz_35_[1]
.sym 44006 $abc$40744$n3999
.sym 44007 $abc$40744$n3228
.sym 44008 $abc$40744$n4720_1
.sym 44009 VexRiscv._zz_171_[0]
.sym 44010 VexRiscv._zz_204_
.sym 44013 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 44014 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 44015 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 44016 VexRiscv._zz_193_
.sym 44017 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 44018 VexRiscv._zz_35_[9]
.sym 44019 VexRiscv._zz_194_[21]
.sym 44020 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 44021 VexRiscv._zz_323_[0]
.sym 44022 $abc$40744$n4873_1
.sym 44023 VexRiscv._zz_35_[4]
.sym 44024 VexRiscv._zz_35_[8]
.sym 44025 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 44026 $abc$40744$n235
.sym 44027 VexRiscv._zz_79_[29]
.sym 44028 VexRiscv._zz_41_[12]
.sym 44034 $abc$40744$n4025
.sym 44035 $abc$40744$n4858
.sym 44036 VexRiscv.execute_to_memory_IS_DIV
.sym 44037 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 44038 $abc$40744$n3795
.sym 44039 $abc$40744$n4265_1
.sym 44040 basesoc_ctrl_storage[15]
.sym 44043 VexRiscv._zz_318_[4]
.sym 44045 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 44046 VexRiscv._zz_288_[9]
.sym 44047 $abc$40744$n6066_1
.sym 44048 $abc$40744$n3638
.sym 44050 VexRiscv.memory_arbitration_isValid
.sym 44051 VexRiscv._zz_153_
.sym 44053 VexRiscv._zz_321_
.sym 44054 VexRiscv._zz_288_[8]
.sym 44055 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 44056 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 44057 $abc$40744$n3811
.sym 44058 $abc$40744$n6067
.sym 44059 VexRiscv._zz_288_[10]
.sym 44060 sys_rst
.sym 44061 basesoc_we
.sym 44062 $abc$40744$n4857_1
.sym 44063 VexRiscv._zz_195_[5]
.sym 44068 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 44069 $abc$40744$n4025
.sym 44070 VexRiscv._zz_321_
.sym 44074 VexRiscv._zz_195_[5]
.sym 44075 $abc$40744$n4265_1
.sym 44076 VexRiscv._zz_318_[4]
.sym 44079 basesoc_we
.sym 44080 $abc$40744$n3811
.sym 44081 $abc$40744$n3795
.sym 44082 sys_rst
.sym 44085 $abc$40744$n6067
.sym 44086 $abc$40744$n6066_1
.sym 44087 $abc$40744$n3811
.sym 44088 basesoc_ctrl_storage[15]
.sym 44092 $abc$40744$n4858
.sym 44093 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 44094 $abc$40744$n3638
.sym 44097 VexRiscv._zz_288_[9]
.sym 44098 VexRiscv._zz_288_[8]
.sym 44099 VexRiscv._zz_153_
.sym 44100 VexRiscv._zz_288_[10]
.sym 44105 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 44109 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 44110 VexRiscv.memory_arbitration_isValid
.sym 44111 $abc$40744$n4857_1
.sym 44112 VexRiscv.execute_to_memory_IS_DIV
.sym 44113 $abc$40744$n2586_$glb_ce
.sym 44114 clk12_$glb_clk
.sym 44116 $abc$40744$n6020
.sym 44117 VexRiscv._zz_36_[21]
.sym 44118 VexRiscv._zz_316_[12]
.sym 44119 $abc$40744$n6018
.sym 44120 $abc$40744$n6016
.sym 44121 basesoc_timer0_reload_storage[16]
.sym 44122 $abc$40744$n6008
.sym 44123 $abc$40744$n6030
.sym 44124 VexRiscv.memory_arbitration_isValid
.sym 44125 $abc$40744$n6672
.sym 44127 VexRiscv.memory_arbitration_isValid
.sym 44128 $abc$40744$n4025
.sym 44129 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 44130 $abc$40744$n4956_1
.sym 44131 $abc$40744$n4572_1
.sym 44132 VexRiscv.execute_to_memory_IS_DIV
.sym 44133 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 44134 VexRiscv._zz_288_[0]
.sym 44135 user_btn0
.sym 44136 basesoc_ctrl_storage[15]
.sym 44137 VexRiscv._zz_318_[0]
.sym 44138 VexRiscv._zz_152_[8]
.sym 44139 basesoc_ctrl_storage[11]
.sym 44140 VexRiscv._zz_194_[17]
.sym 44141 $abc$40744$n2249
.sym 44142 VexRiscv._zz_195_[17]
.sym 44143 $abc$40744$n2436
.sym 44144 VexRiscv._zz_195_[11]
.sym 44145 VexRiscv._zz_195_[8]
.sym 44146 VexRiscv._zz_35_[21]
.sym 44147 $abc$40744$n233
.sym 44148 VexRiscv._zz_288_[7]
.sym 44149 VexRiscv._zz_194_[20]
.sym 44150 VexRiscv._zz_316_[0]
.sym 44151 VexRiscv._zz_195_[12]
.sym 44158 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44160 VexRiscv._zz_194_[0]
.sym 44161 VexRiscv._zz_153_
.sym 44162 $abc$40744$n4000
.sym 44163 $abc$40744$n3647
.sym 44168 VexRiscv._zz_330_
.sym 44170 $abc$40744$n3649
.sym 44173 VexRiscv._zz_195_[1]
.sym 44174 VexRiscv._zz_288_[7]
.sym 44175 $abc$40744$n4379_1
.sym 44177 $abc$40744$n3650
.sym 44178 VexRiscv._zz_288_[9]
.sym 44181 VexRiscv._zz_323_[0]
.sym 44184 VexRiscv._zz_288_[8]
.sym 44185 $abc$40744$n3650
.sym 44186 $abc$40744$n4001
.sym 44187 $abc$40744$n3646
.sym 44190 $abc$40744$n3650
.sym 44192 VexRiscv._zz_153_
.sym 44193 VexRiscv._zz_288_[7]
.sym 44196 VexRiscv._zz_194_[0]
.sym 44198 VexRiscv._zz_323_[0]
.sym 44202 $abc$40744$n3647
.sym 44203 VexRiscv._zz_288_[7]
.sym 44205 $abc$40744$n3650
.sym 44208 VexRiscv._zz_194_[0]
.sym 44209 VexRiscv._zz_195_[1]
.sym 44210 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44211 VexRiscv._zz_330_
.sym 44214 $abc$40744$n4379_1
.sym 44216 VexRiscv._zz_153_
.sym 44217 $abc$40744$n4000
.sym 44220 VexRiscv._zz_288_[9]
.sym 44221 VexRiscv._zz_288_[8]
.sym 44223 $abc$40744$n4001
.sym 44226 $abc$40744$n3647
.sym 44229 VexRiscv._zz_288_[7]
.sym 44232 $abc$40744$n3646
.sym 44233 $abc$40744$n4001
.sym 44235 $abc$40744$n3649
.sym 44239 VexRiscv._zz_35_[14]
.sym 44240 $abc$40744$n6034
.sym 44241 $abc$40744$n6028
.sym 44242 $abc$40744$n4454_1
.sym 44243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44244 $abc$40744$n6026
.sym 44245 $abc$40744$n4455_1
.sym 44246 $abc$40744$n6036
.sym 44247 $abc$40744$n4378
.sym 44248 VexRiscv._zz_217_[18]
.sym 44251 $abc$40744$n2644
.sym 44252 $abc$40744$n4577_1
.sym 44253 VexRiscv._zz_195_[7]
.sym 44254 $abc$40744$n2614
.sym 44255 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 44256 $abc$40744$n4228
.sym 44257 $abc$40744$n4579_1
.sym 44259 $abc$40744$n3647
.sym 44261 $abc$40744$n4265_1
.sym 44262 VexRiscv._zz_152_[24]
.sym 44263 VexRiscv._zz_194_[19]
.sym 44264 VexRiscv._zz_288_[9]
.sym 44265 VexRiscv._zz_195_[18]
.sym 44266 $abc$40744$n3638
.sym 44268 $abc$40744$n3794
.sym 44269 VexRiscv._zz_35_[0]
.sym 44270 $abc$40744$n3638
.sym 44271 VexRiscv.execute_to_memory_IS_DIV
.sym 44272 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44273 $abc$40744$n4535
.sym 44274 VexRiscv._zz_194_[11]
.sym 44281 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 44282 $abc$40744$n2614
.sym 44283 $abc$40744$n6006
.sym 44286 VexRiscv._zz_255_[1]
.sym 44288 VexRiscv.memory_arbitration_isValid
.sym 44289 VexRiscv._zz_316_[0]
.sym 44290 $abc$40744$n3638
.sym 44291 VexRiscv._zz_194_[21]
.sym 44294 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 44296 VexRiscv.execute_to_memory_IS_DIV
.sym 44298 $abc$40744$n4845_1
.sym 44299 $abc$40744$n4846_1
.sym 44300 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 44301 $abc$40744$n4265_1
.sym 44302 VexRiscv._zz_323_[0]
.sym 44303 $abc$40744$n4524
.sym 44304 $abc$40744$n4230_1
.sym 44306 VexRiscv._zz_330_
.sym 44307 VexRiscv.CsrPlugin_mtval[18]
.sym 44310 VexRiscv._zz_195_[1]
.sym 44311 VexRiscv._zz_318_[0]
.sym 44315 VexRiscv._zz_255_[1]
.sym 44316 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 44319 $abc$40744$n6006
.sym 44321 VexRiscv._zz_330_
.sym 44325 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 44326 $abc$40744$n3638
.sym 44328 $abc$40744$n4846_1
.sym 44331 VexRiscv._zz_195_[1]
.sym 44333 $abc$40744$n4265_1
.sym 44334 VexRiscv._zz_318_[0]
.sym 44337 VexRiscv._zz_316_[0]
.sym 44339 VexRiscv._zz_318_[0]
.sym 44343 $abc$40744$n4524
.sym 44345 $abc$40744$n4230_1
.sym 44346 VexRiscv.CsrPlugin_mtval[18]
.sym 44349 VexRiscv._zz_323_[0]
.sym 44351 VexRiscv._zz_194_[21]
.sym 44355 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 44356 VexRiscv.execute_to_memory_IS_DIV
.sym 44357 VexRiscv.memory_arbitration_isValid
.sym 44358 $abc$40744$n4845_1
.sym 44359 $abc$40744$n2614
.sym 44360 clk12_$glb_clk
.sym 44362 $abc$40744$n6042
.sym 44363 VexRiscv._zz_316_[19]
.sym 44364 $abc$40744$n6050
.sym 44365 VexRiscv.CsrPlugin_mtval[18]
.sym 44366 $abc$40744$n6046
.sym 44367 $abc$40744$n6040
.sym 44368 VexRiscv.CsrPlugin_mtval[7]
.sym 44369 $abc$40744$n6038
.sym 44374 $abc$40744$n4647
.sym 44375 VexRiscv._zz_195_[6]
.sym 44376 $abc$40744$n4523
.sym 44377 VexRiscv._zz_200_[25]
.sym 44378 $abc$40744$n2614
.sym 44380 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44381 VexRiscv._zz_195_[10]
.sym 44382 VexRiscv._zz_330_
.sym 44383 $abc$40744$n4384
.sym 44385 VexRiscv._zz_200_[24]
.sym 44386 VexRiscv._zz_200_[19]
.sym 44387 VexRiscv._zz_194_[10]
.sym 44388 VexRiscv._zz_194_[16]
.sym 44389 $abc$40744$n5315_1
.sym 44390 $abc$40744$n3999
.sym 44391 VexRiscv._zz_35_[29]
.sym 44392 VexRiscv._zz_336_
.sym 44393 $abc$40744$n4265_1
.sym 44396 $abc$40744$n4230_1
.sym 44397 VexRiscv.decode_to_execute_RS2[26]
.sym 44403 VexRiscv._zz_171_[0]
.sym 44404 $abc$40744$n4575_1
.sym 44405 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 44408 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44409 $abc$40744$n3638
.sym 44410 VexRiscv._zz_152_[7]
.sym 44411 VexRiscv._zz_193_
.sym 44412 VexRiscv._zz_195_[20]
.sym 44413 $abc$40744$n4574_1
.sym 44414 VexRiscv._zz_195_[22]
.sym 44415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44416 VexRiscv.execute_to_memory_IS_DIV
.sym 44417 $abc$40744$n4265_1
.sym 44418 $abc$40744$n4292
.sym 44419 VexRiscv._zz_318_[21]
.sym 44420 VexRiscv._zz_330_
.sym 44421 $abc$40744$n8241
.sym 44422 VexRiscv.memory_arbitration_isValid
.sym 44423 VexRiscv._zz_194_[19]
.sym 44424 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44427 VexRiscv._zz_171_[1]
.sym 44428 $abc$40744$n235
.sym 44430 VexRiscv._zz_194_[21]
.sym 44431 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 44432 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44436 VexRiscv._zz_195_[20]
.sym 44437 VexRiscv._zz_330_
.sym 44438 VexRiscv._zz_194_[19]
.sym 44439 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44442 $abc$40744$n4265_1
.sym 44443 VexRiscv._zz_195_[22]
.sym 44445 VexRiscv._zz_318_[21]
.sym 44448 $abc$40744$n3638
.sym 44449 $abc$40744$n4575_1
.sym 44451 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44454 VexRiscv.memory_arbitration_isValid
.sym 44455 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 44456 $abc$40744$n4574_1
.sym 44457 VexRiscv.execute_to_memory_IS_DIV
.sym 44460 VexRiscv._zz_194_[21]
.sym 44461 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44462 VexRiscv._zz_195_[22]
.sym 44463 VexRiscv._zz_330_
.sym 44466 VexRiscv._zz_193_
.sym 44467 $abc$40744$n235
.sym 44468 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44469 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44473 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 44478 VexRiscv._zz_171_[1]
.sym 44479 VexRiscv._zz_171_[0]
.sym 44480 VexRiscv._zz_152_[7]
.sym 44481 $abc$40744$n4292
.sym 44482 $abc$40744$n8241
.sym 44483 clk12_$glb_clk
.sym 44485 $abc$40744$n6058
.sym 44486 VexRiscv._zz_316_[32]
.sym 44487 $abc$40744$n4723_1
.sym 44488 $abc$40744$n6064
.sym 44489 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 44490 $abc$40744$n6056
.sym 44491 VexRiscv._zz_79_[19]
.sym 44492 $abc$40744$n4722_1
.sym 44493 $abc$40744$n5457
.sym 44494 basesoc_dat_w[3]
.sym 44497 VexRiscv._zz_316_[26]
.sym 44498 $abc$40744$n3999
.sym 44499 VexRiscv.CsrPlugin_mtval[26]
.sym 44501 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 44502 $abc$40744$n4230_1
.sym 44503 VexRiscv._zz_41_[22]
.sym 44504 VexRiscv._zz_152_[18]
.sym 44505 basesoc_vexriscv_dbus_adr[6]
.sym 44506 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 44507 $abc$40744$n6048
.sym 44508 VexRiscv._zz_195_[19]
.sym 44511 VexRiscv._zz_195_[27]
.sym 44513 VexRiscv._zz_171_[1]
.sym 44515 $abc$40744$n5315_1
.sym 44516 VexRiscv._zz_194_[21]
.sym 44517 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 44519 VexRiscv._zz_171_[1]
.sym 44520 VexRiscv._zz_41_[12]
.sym 44526 $abc$40744$n3936
.sym 44527 $abc$40744$n3988
.sym 44528 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44529 $abc$40744$n3795
.sym 44530 $abc$40744$n3812
.sym 44531 $abc$40744$n3818
.sym 44532 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 44535 $abc$40744$n6801_1
.sym 44536 $abc$40744$n6076_1
.sym 44537 $abc$40744$n6075_1
.sym 44538 $abc$40744$n3794
.sym 44540 $abc$40744$n4228
.sym 44542 VexRiscv.memory_arbitration_isValid
.sym 44543 VexRiscv.execute_to_memory_IS_DIV
.sym 44544 csrbankarray_csrbank2_dat0_w[1]
.sym 44545 VexRiscv._zz_194_[26]
.sym 44546 VexRiscv._zz_195_[20]
.sym 44547 VexRiscv._zz_318_[19]
.sym 44548 $abc$40744$n6802_1
.sym 44549 $abc$40744$n4722_1
.sym 44550 $abc$40744$n4003
.sym 44551 $abc$40744$n6009
.sym 44552 eventmanager_status_w[2]
.sym 44553 $abc$40744$n4265_1
.sym 44556 VexRiscv._zz_323_[0]
.sym 44559 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44560 $abc$40744$n4722_1
.sym 44561 VexRiscv.memory_arbitration_isValid
.sym 44562 VexRiscv.execute_to_memory_IS_DIV
.sym 44566 VexRiscv._zz_195_[20]
.sym 44567 VexRiscv._zz_318_[19]
.sym 44568 $abc$40744$n4265_1
.sym 44571 $abc$40744$n6801_1
.sym 44573 $abc$40744$n6802_1
.sym 44574 $abc$40744$n3795
.sym 44577 $abc$40744$n6076_1
.sym 44578 $abc$40744$n3812
.sym 44580 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 44583 $abc$40744$n6075_1
.sym 44584 $abc$40744$n3818
.sym 44585 $abc$40744$n3936
.sym 44586 eventmanager_status_w[2]
.sym 44589 VexRiscv._zz_323_[0]
.sym 44591 VexRiscv._zz_194_[26]
.sym 44595 $abc$40744$n6009
.sym 44596 $abc$40744$n3988
.sym 44597 csrbankarray_csrbank2_dat0_w[1]
.sym 44598 $abc$40744$n3794
.sym 44601 $abc$40744$n4003
.sym 44603 $abc$40744$n4228
.sym 44606 clk12_$glb_clk
.sym 44607 sys_rst_$glb_sr
.sym 44608 VexRiscv._zz_35_[19]
.sym 44609 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 44610 VexRiscv._zz_35_[18]
.sym 44611 VexRiscv.CsrPlugin_mtval[19]
.sym 44612 $abc$40744$n4707_1
.sym 44613 $abc$40744$n4520
.sym 44614 VexRiscv.CsrPlugin_mtval[28]
.sym 44615 $abc$40744$n4521
.sym 44616 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 44620 VexRiscv._zz_313_
.sym 44621 VexRiscv._zz_79_[19]
.sym 44622 $abc$40744$n4607_1
.sym 44624 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44625 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 44626 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 44627 VexRiscv._zz_195_[14]
.sym 44628 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 44629 VexRiscv._zz_195_[21]
.sym 44630 $abc$40744$n3936
.sym 44633 VexRiscv._zz_195_[17]
.sym 44634 $abc$40744$n2436
.sym 44636 $abc$40744$n4003
.sym 44638 $abc$40744$n233
.sym 44641 VexRiscv._zz_313_
.sym 44642 VexRiscv._zz_323_[0]
.sym 44643 $abc$40744$n5315_1
.sym 44650 basesoc_dat_w[6]
.sym 44652 $abc$40744$n148
.sym 44655 basesoc_dat_w[2]
.sym 44658 $abc$40744$n4539
.sym 44659 basesoc_dat_w[1]
.sym 44660 $abc$40744$n2436
.sym 44662 VexRiscv._zz_152_[19]
.sym 44663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 44664 basesoc_dat_w[5]
.sym 44666 $abc$40744$n4230_1
.sym 44668 $abc$40744$n4542
.sym 44671 $abc$40744$n3638
.sym 44673 VexRiscv._zz_171_[0]
.sym 44674 $abc$40744$n4541
.sym 44676 VexRiscv.CsrPlugin_mtval[19]
.sym 44679 VexRiscv._zz_171_[1]
.sym 44683 $abc$40744$n148
.sym 44688 $abc$40744$n4230_1
.sym 44689 VexRiscv.CsrPlugin_mtval[19]
.sym 44690 $abc$40744$n4542
.sym 44694 $abc$40744$n4539
.sym 44695 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 44696 $abc$40744$n3638
.sym 44700 VexRiscv._zz_171_[1]
.sym 44701 VexRiscv._zz_152_[19]
.sym 44702 VexRiscv._zz_171_[0]
.sym 44703 $abc$40744$n4541
.sym 44706 basesoc_dat_w[2]
.sym 44712 basesoc_dat_w[6]
.sym 44721 basesoc_dat_w[1]
.sym 44727 basesoc_dat_w[5]
.sym 44728 $abc$40744$n2436
.sym 44729 clk12_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 $abc$40744$n5587
.sym 44732 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 44733 $abc$40744$n5581
.sym 44734 $abc$40744$n4708
.sym 44735 $abc$40744$n4560_1
.sym 44737 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 44740 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 44743 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 44745 $abc$40744$n4671
.sym 44747 $abc$40744$n6076_1
.sym 44749 $abc$40744$n4265_1
.sym 44750 VexRiscv._zz_152_[19]
.sym 44751 $abc$40744$n2530
.sym 44754 VexRiscv._zz_35_[18]
.sym 44756 VexRiscv.execute_to_memory_IS_DIV
.sym 44757 VexRiscv._zz_195_[18]
.sym 44758 $abc$40744$n3638
.sym 44759 VexRiscv._zz_195_[17]
.sym 44764 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44775 sys_rst
.sym 44779 $abc$40744$n152
.sym 44782 $abc$40744$n6690
.sym 44784 $abc$40744$n6694
.sym 44787 $abc$40744$n6700
.sym 44789 user_btn0
.sym 44792 $abc$40744$n154
.sym 44793 $abc$40744$n150
.sym 44795 $abc$40744$n6684
.sym 44797 $abc$40744$n156
.sym 44799 $abc$40744$n2466
.sym 44801 user_btn0
.sym 44807 $abc$40744$n156
.sym 44811 sys_rst
.sym 44813 user_btn0
.sym 44814 $abc$40744$n6700
.sym 44820 $abc$40744$n150
.sym 44823 sys_rst
.sym 44824 user_btn0
.sym 44825 $abc$40744$n6684
.sym 44830 $abc$40744$n152
.sym 44835 $abc$40744$n6690
.sym 44837 sys_rst
.sym 44838 user_btn0
.sym 44841 $abc$40744$n154
.sym 44842 $abc$40744$n150
.sym 44843 $abc$40744$n156
.sym 44844 $abc$40744$n152
.sym 44847 sys_rst
.sym 44849 $abc$40744$n6694
.sym 44850 user_btn0
.sym 44851 $abc$40744$n2466
.sym 44852 clk12_$glb_clk
.sym 44854 VexRiscv._zz_195_[17]
.sym 44856 csrbankarray_csrbank2_dat0_w[6]
.sym 44858 VexRiscv._zz_195_[15]
.sym 44866 VexRiscv._zz_41_[14]
.sym 44867 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 44868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 44869 basesoc_dat_w[6]
.sym 44870 VexRiscv._zz_195_[27]
.sym 44871 sys_rst
.sym 44873 basesoc_dat_w[5]
.sym 44875 $abc$40744$n8241
.sym 44877 eventmanager_status_w[2]
.sym 44887 $abc$40744$n3999
.sym 44897 $abc$40744$n2466
.sym 44898 $abc$40744$n6680
.sym 44899 user_btn0
.sym 44901 $abc$40744$n3943
.sym 44902 $abc$40744$n6676
.sym 44906 $abc$40744$n148
.sym 44909 $abc$40744$n3939
.sym 44911 $abc$40744$n6686
.sym 44918 $abc$40744$n146
.sym 44928 $abc$40744$n6686
.sym 44930 user_btn0
.sym 44946 $abc$40744$n6680
.sym 44949 user_btn0
.sym 44964 $abc$40744$n3943
.sym 44965 $abc$40744$n146
.sym 44966 $abc$40744$n148
.sym 44967 $abc$40744$n3939
.sym 44971 user_btn0
.sym 44972 $abc$40744$n6676
.sym 44974 $abc$40744$n2466
.sym 44975 clk12_$glb_clk
.sym 44976 sys_rst_$glb_sr
.sym 44981 VexRiscv._zz_313_
.sym 44986 $abc$40744$n6678
.sym 44989 $abc$40744$n5582_1
.sym 44990 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 44996 VexRiscv._zz_321_
.sym 44998 $abc$40744$n5588_1
.sym 45077 $abc$40744$n5984_1
.sym 45078 $abc$40744$n5946_1
.sym 45079 $abc$40744$n5985
.sym 45080 basesoc_timer0_value_status[14]
.sym 45081 basesoc_timer0_value_status[22]
.sym 45082 basesoc_timer0_value_status[1]
.sym 45083 basesoc_timer0_value_status[16]
.sym 45084 basesoc_timer0_value_status[10]
.sym 45089 $abc$40744$n6741
.sym 45090 basesoc_timer0_load_storage[12]
.sym 45111 $abc$40744$n2586
.sym 45119 basesoc_timer0_value[3]
.sym 45120 basesoc_timer0_value[1]
.sym 45121 $abc$40744$n6711
.sym 45123 basesoc_timer0_reload_storage[2]
.sym 45125 $abc$40744$n6723
.sym 45127 basesoc_dat_w[2]
.sym 45135 basesoc_timer0_value_status[30]
.sym 45136 basesoc_timer0_eventmanager_status_w
.sym 45137 $abc$40744$n2426
.sym 45138 $abc$40744$n3904_1
.sym 45139 $abc$40744$n5932_1
.sym 45143 basesoc_timer0_value[0]
.sym 45148 basesoc_timer0_value[2]
.sym 45149 basesoc_timer0_reload_storage[6]
.sym 45152 $abc$40744$n6723
.sym 45153 basesoc_timer0_eventmanager_status_w
.sym 45155 basesoc_timer0_reload_storage[6]
.sym 45159 $abc$40744$n6711
.sym 45160 basesoc_timer0_eventmanager_status_w
.sym 45161 basesoc_timer0_reload_storage[2]
.sym 45170 basesoc_timer0_value[1]
.sym 45171 basesoc_timer0_value[3]
.sym 45172 basesoc_timer0_value[0]
.sym 45173 basesoc_timer0_value[2]
.sym 45176 $abc$40744$n5932_1
.sym 45177 basesoc_timer0_reload_storage[6]
.sym 45178 basesoc_timer0_value_status[30]
.sym 45179 $abc$40744$n3904_1
.sym 45191 basesoc_dat_w[2]
.sym 45198 $abc$40744$n2426
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45205 basesoc_timer0_value[10]
.sym 45206 $abc$40744$n5989
.sym 45207 basesoc_timer0_value[7]
.sym 45208 $abc$40744$n3926
.sym 45209 basesoc_timer0_value[5]
.sym 45210 basesoc_timer0_value[16]
.sym 45211 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 45212 $abc$40744$n6150_1
.sym 45217 basesoc_timer0_value[3]
.sym 45218 basesoc_timer0_value_status[16]
.sym 45219 $abc$40744$n6732
.sym 45220 $abc$40744$n5988_1
.sym 45221 basesoc_dat_w[5]
.sym 45223 basesoc_timer0_value[6]
.sym 45224 basesoc_adr[4]
.sym 45225 $abc$40744$n6473_1
.sym 45226 basesoc_uart_tx_fifo_consume[3]
.sym 45227 basesoc_dat_w[2]
.sym 45228 basesoc_timer0_value[1]
.sym 45231 $abc$40744$n2426
.sym 45234 basesoc_timer0_load_storage[10]
.sym 45237 basesoc_timer0_value[0]
.sym 45243 basesoc_timer0_en_storage
.sym 45246 basesoc_timer0_load_storage[14]
.sym 45247 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 45248 basesoc_timer0_eventmanager_status_w
.sym 45249 basesoc_timer0_load_storage[14]
.sym 45250 basesoc_timer0_eventmanager_status_w
.sym 45255 $abc$40744$n5990_1
.sym 45257 basesoc_timer0_value[22]
.sym 45260 basesoc_timer0_value[5]
.sym 45262 $abc$40744$n3927
.sym 45264 basesoc_timer0_value[11]
.sym 45265 basesoc_timer0_value[25]
.sym 45266 basesoc_timer0_value[14]
.sym 45268 basesoc_timer0_value[12]
.sym 45269 basesoc_timer0_reload_storage[14]
.sym 45287 basesoc_timer0_value[2]
.sym 45291 basesoc_timer0_value[1]
.sym 45293 basesoc_timer0_value[4]
.sym 45295 basesoc_timer0_value[0]
.sym 45298 $PACKER_VCC_NET
.sym 45302 basesoc_timer0_value[5]
.sym 45306 $PACKER_VCC_NET
.sym 45307 basesoc_timer0_value[6]
.sym 45308 basesoc_timer0_value[7]
.sym 45311 basesoc_timer0_value[3]
.sym 45314 $nextpnr_ICESTORM_LC_6$O
.sym 45317 basesoc_timer0_value[0]
.sym 45320 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 45322 basesoc_timer0_value[1]
.sym 45323 $PACKER_VCC_NET
.sym 45326 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 45328 basesoc_timer0_value[2]
.sym 45329 $PACKER_VCC_NET
.sym 45330 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 45332 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 45334 basesoc_timer0_value[3]
.sym 45335 $PACKER_VCC_NET
.sym 45336 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 45338 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 45340 $PACKER_VCC_NET
.sym 45341 basesoc_timer0_value[4]
.sym 45342 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 45344 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 45346 basesoc_timer0_value[5]
.sym 45347 $PACKER_VCC_NET
.sym 45348 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 45350 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 45352 $PACKER_VCC_NET
.sym 45353 basesoc_timer0_value[6]
.sym 45354 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 45356 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 45358 $PACKER_VCC_NET
.sym 45359 basesoc_timer0_value[7]
.sym 45360 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 45364 basesoc_timer0_value[11]
.sym 45365 basesoc_timer0_value[14]
.sym 45366 $abc$40744$n3925
.sym 45367 $abc$40744$n3928
.sym 45368 $abc$40744$n6156_1
.sym 45369 basesoc_timer0_value[22]
.sym 45370 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 45371 $abc$40744$n6164
.sym 45372 basesoc_timer0_load_storage[30]
.sym 45374 $abc$40744$n6449_1
.sym 45375 $abc$40744$n2282
.sym 45376 basesoc_timer0_load_storage[26]
.sym 45377 $abc$40744$n6517
.sym 45378 $abc$40744$n3898_1
.sym 45379 array_muxed0[5]
.sym 45380 $abc$40744$n5925_1
.sym 45381 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 45382 array_muxed0[10]
.sym 45383 basesoc_timer0_eventmanager_pending_w
.sym 45384 array_muxed0[2]
.sym 45385 $abc$40744$n2282
.sym 45386 array_muxed1[5]
.sym 45387 basesoc_timer0_value[1]
.sym 45389 $abc$40744$n2251
.sym 45390 basesoc_timer0_value_status[25]
.sym 45391 $abc$40744$n6714
.sym 45392 basesoc_timer0_value[9]
.sym 45394 basesoc_timer0_value[16]
.sym 45395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 45396 basesoc_timer0_value[13]
.sym 45398 $abc$40744$n6792
.sym 45399 array_muxed1[13]
.sym 45400 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 45405 basesoc_timer0_value[10]
.sym 45407 basesoc_timer0_value[13]
.sym 45410 basesoc_timer0_value[9]
.sym 45412 $PACKER_VCC_NET
.sym 45420 $PACKER_VCC_NET
.sym 45421 basesoc_timer0_value[8]
.sym 45422 basesoc_timer0_value[14]
.sym 45425 basesoc_timer0_value[15]
.sym 45429 basesoc_timer0_value[11]
.sym 45433 basesoc_timer0_value[12]
.sym 45437 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 45439 $PACKER_VCC_NET
.sym 45440 basesoc_timer0_value[8]
.sym 45441 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 45443 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 45445 $PACKER_VCC_NET
.sym 45446 basesoc_timer0_value[9]
.sym 45447 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 45449 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 45451 $PACKER_VCC_NET
.sym 45452 basesoc_timer0_value[10]
.sym 45453 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 45455 $auto$alumacc.cc:474:replace_alu$4021.C[12]
.sym 45457 $PACKER_VCC_NET
.sym 45458 basesoc_timer0_value[11]
.sym 45459 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 45461 $auto$alumacc.cc:474:replace_alu$4021.C[13]
.sym 45463 basesoc_timer0_value[12]
.sym 45464 $PACKER_VCC_NET
.sym 45465 $auto$alumacc.cc:474:replace_alu$4021.C[12]
.sym 45467 $auto$alumacc.cc:474:replace_alu$4021.C[14]
.sym 45469 basesoc_timer0_value[13]
.sym 45470 $PACKER_VCC_NET
.sym 45471 $auto$alumacc.cc:474:replace_alu$4021.C[13]
.sym 45473 $auto$alumacc.cc:474:replace_alu$4021.C[15]
.sym 45475 basesoc_timer0_value[14]
.sym 45476 $PACKER_VCC_NET
.sym 45477 $auto$alumacc.cc:474:replace_alu$4021.C[14]
.sym 45479 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 45481 basesoc_timer0_value[15]
.sym 45482 $PACKER_VCC_NET
.sym 45483 $auto$alumacc.cc:474:replace_alu$4021.C[15]
.sym 45487 $abc$40744$n3924_1
.sym 45488 $abc$40744$n6180_1
.sym 45489 basesoc_timer0_value[25]
.sym 45490 $abc$40744$n6168_1
.sym 45491 $abc$40744$n6172
.sym 45492 basesoc_timer0_value[18]
.sym 45493 basesoc_timer0_value[29]
.sym 45494 basesoc_timer0_value[26]
.sym 45498 basesoc_uart_phy_tx_busy
.sym 45499 $abc$40744$n6729
.sym 45500 $abc$40744$n3907
.sym 45501 basesoc_timer0_reload_storage[11]
.sym 45502 array_muxed0[7]
.sym 45503 spram_wren0
.sym 45504 $abc$40744$n2503
.sym 45506 basesoc_uart_phy_tx_bitcount[0]
.sym 45507 $abc$40744$n2442
.sym 45508 array_muxed0[8]
.sym 45509 $abc$40744$n2290
.sym 45510 basesoc_uart_tx_fifo_consume[0]
.sym 45511 basesoc_timer0_value[15]
.sym 45512 basesoc_timer0_load_storage[22]
.sym 45513 sys_rst
.sym 45514 basesoc_uart_phy_storage[31]
.sym 45515 $abc$40744$n3814
.sym 45516 basesoc_uart_phy_storage[29]
.sym 45517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 45519 basesoc_timer0_load_storage[23]
.sym 45520 basesoc_timer0_en_storage
.sym 45522 $abc$40744$n6750
.sym 45523 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 45529 basesoc_timer0_value[19]
.sym 45530 $PACKER_VCC_NET
.sym 45533 basesoc_timer0_value[22]
.sym 45538 $PACKER_VCC_NET
.sym 45545 basesoc_timer0_value[17]
.sym 45546 basesoc_timer0_value[23]
.sym 45547 basesoc_timer0_value[21]
.sym 45554 basesoc_timer0_value[16]
.sym 45555 basesoc_timer0_value[20]
.sym 45557 basesoc_timer0_value[18]
.sym 45560 $auto$alumacc.cc:474:replace_alu$4021.C[17]
.sym 45562 basesoc_timer0_value[16]
.sym 45563 $PACKER_VCC_NET
.sym 45564 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 45566 $auto$alumacc.cc:474:replace_alu$4021.C[18]
.sym 45568 $PACKER_VCC_NET
.sym 45569 basesoc_timer0_value[17]
.sym 45570 $auto$alumacc.cc:474:replace_alu$4021.C[17]
.sym 45572 $auto$alumacc.cc:474:replace_alu$4021.C[19]
.sym 45574 $PACKER_VCC_NET
.sym 45575 basesoc_timer0_value[18]
.sym 45576 $auto$alumacc.cc:474:replace_alu$4021.C[18]
.sym 45578 $auto$alumacc.cc:474:replace_alu$4021.C[20]
.sym 45580 $PACKER_VCC_NET
.sym 45581 basesoc_timer0_value[19]
.sym 45582 $auto$alumacc.cc:474:replace_alu$4021.C[19]
.sym 45584 $auto$alumacc.cc:474:replace_alu$4021.C[21]
.sym 45586 $PACKER_VCC_NET
.sym 45587 basesoc_timer0_value[20]
.sym 45588 $auto$alumacc.cc:474:replace_alu$4021.C[20]
.sym 45590 $auto$alumacc.cc:474:replace_alu$4021.C[22]
.sym 45592 $PACKER_VCC_NET
.sym 45593 basesoc_timer0_value[21]
.sym 45594 $auto$alumacc.cc:474:replace_alu$4021.C[21]
.sym 45596 $auto$alumacc.cc:474:replace_alu$4021.C[23]
.sym 45598 basesoc_timer0_value[22]
.sym 45599 $PACKER_VCC_NET
.sym 45600 $auto$alumacc.cc:474:replace_alu$4021.C[22]
.sym 45602 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 45604 basesoc_timer0_value[23]
.sym 45605 $PACKER_VCC_NET
.sym 45606 $auto$alumacc.cc:474:replace_alu$4021.C[23]
.sym 45610 $abc$40744$n2251
.sym 45611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 45612 $abc$40744$n6194_1
.sym 45613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 45614 $abc$40744$n6188
.sym 45615 $abc$40744$n6186_1
.sym 45616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 45617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45622 $abc$40744$n3812
.sym 45623 basesoc_timer0_value[29]
.sym 45624 basesoc_timer0_eventmanager_status_w
.sym 45625 basesoc_timer0_reload_storage[16]
.sym 45626 $PACKER_VCC_NET
.sym 45627 basesoc_timer0_reload_storage[6]
.sym 45628 $abc$40744$n3913
.sym 45629 $abc$40744$n3814
.sym 45630 basesoc_timer0_value[27]
.sym 45631 basesoc_uart_tx_fifo_do_read
.sym 45632 basesoc_adr[2]
.sym 45633 basesoc_timer0_value[24]
.sym 45634 basesoc_timer0_reload_storage[12]
.sym 45635 basesoc_timer0_load_storage[14]
.sym 45636 basesoc_timer0_value_status[28]
.sym 45638 $abc$40744$n3905
.sym 45639 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 45640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 45641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45642 basesoc_uart_phy_tx_busy
.sym 45643 basesoc_timer0_eventmanager_status_w
.sym 45644 $abc$40744$n3840_1
.sym 45645 basesoc_timer0_load_storage[28]
.sym 45646 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 45653 basesoc_timer0_value[25]
.sym 45659 basesoc_timer0_value[30]
.sym 45660 basesoc_timer0_value[31]
.sym 45663 basesoc_timer0_value[28]
.sym 45665 basesoc_timer0_value[29]
.sym 45666 basesoc_timer0_value[26]
.sym 45671 $PACKER_VCC_NET
.sym 45679 $PACKER_VCC_NET
.sym 45681 basesoc_timer0_value[24]
.sym 45682 basesoc_timer0_value[27]
.sym 45683 $auto$alumacc.cc:474:replace_alu$4021.C[25]
.sym 45685 basesoc_timer0_value[24]
.sym 45686 $PACKER_VCC_NET
.sym 45687 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 45689 $auto$alumacc.cc:474:replace_alu$4021.C[26]
.sym 45691 basesoc_timer0_value[25]
.sym 45692 $PACKER_VCC_NET
.sym 45693 $auto$alumacc.cc:474:replace_alu$4021.C[25]
.sym 45695 $auto$alumacc.cc:474:replace_alu$4021.C[27]
.sym 45697 $PACKER_VCC_NET
.sym 45698 basesoc_timer0_value[26]
.sym 45699 $auto$alumacc.cc:474:replace_alu$4021.C[26]
.sym 45701 $auto$alumacc.cc:474:replace_alu$4021.C[28]
.sym 45703 basesoc_timer0_value[27]
.sym 45704 $PACKER_VCC_NET
.sym 45705 $auto$alumacc.cc:474:replace_alu$4021.C[27]
.sym 45707 $auto$alumacc.cc:474:replace_alu$4021.C[29]
.sym 45709 basesoc_timer0_value[28]
.sym 45710 $PACKER_VCC_NET
.sym 45711 $auto$alumacc.cc:474:replace_alu$4021.C[28]
.sym 45713 $auto$alumacc.cc:474:replace_alu$4021.C[30]
.sym 45715 $PACKER_VCC_NET
.sym 45716 basesoc_timer0_value[29]
.sym 45717 $auto$alumacc.cc:474:replace_alu$4021.C[29]
.sym 45719 $auto$alumacc.cc:474:replace_alu$4021.C[31]
.sym 45721 basesoc_timer0_value[30]
.sym 45722 $PACKER_VCC_NET
.sym 45723 $auto$alumacc.cc:474:replace_alu$4021.C[30]
.sym 45727 basesoc_timer0_value[31]
.sym 45728 $PACKER_VCC_NET
.sym 45729 $auto$alumacc.cc:474:replace_alu$4021.C[31]
.sym 45733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 45734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 45735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 45736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 45737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 45738 $abc$40744$n6653_1
.sym 45739 $abc$40744$n5949
.sym 45740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 45743 basesoc_timer0_reload_storage[16]
.sym 45744 $abc$40744$n3905
.sym 45745 $abc$40744$n6777
.sym 45746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 45747 $abc$40744$n3988
.sym 45748 $abc$40744$n6080_1
.sym 45749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 45750 $abc$40744$n3840_1
.sym 45751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 45752 $abc$40744$n2251
.sym 45753 basesoc_uart_phy_rx_reg[6]
.sym 45754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 45755 basesoc_adr[1]
.sym 45756 basesoc_adr[4]
.sym 45757 basesoc_timer0_value[12]
.sym 45758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 45759 $abc$40744$n3794
.sym 45760 basesoc_adr[3]
.sym 45761 basesoc_timer0_reload_storage[14]
.sym 45762 $abc$40744$n3676
.sym 45763 basesoc_timer0_value[25]
.sym 45764 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 45765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 45766 $abc$40744$n3905
.sym 45767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45768 $abc$40744$n3815
.sym 45774 $abc$40744$n6790
.sym 45776 $abc$40744$n3907
.sym 45779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 45782 $abc$40744$n3792
.sym 45784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 45785 basesoc_timer0_reload_storage[28]
.sym 45788 $abc$40744$n3910_1
.sym 45789 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 45790 $abc$40744$n3814
.sym 45791 $abc$40744$n5966_1
.sym 45793 $abc$40744$n6741
.sym 45794 basesoc_timer0_reload_storage[12]
.sym 45796 basesoc_timer0_value_status[28]
.sym 45797 basesoc_timer0_reload_storage[20]
.sym 45798 $abc$40744$n5932_1
.sym 45800 basesoc_timer0_load_storage[12]
.sym 45801 $abc$40744$n6789_1
.sym 45802 $abc$40744$n3913
.sym 45803 basesoc_timer0_eventmanager_status_w
.sym 45804 basesoc_adr[4]
.sym 45805 basesoc_timer0_load_storage[28]
.sym 45807 basesoc_timer0_load_storage[28]
.sym 45808 basesoc_timer0_load_storage[12]
.sym 45809 $abc$40744$n3814
.sym 45810 $abc$40744$n3792
.sym 45813 basesoc_timer0_reload_storage[20]
.sym 45814 basesoc_timer0_reload_storage[12]
.sym 45815 $abc$40744$n3910_1
.sym 45816 $abc$40744$n3907
.sym 45822 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 45825 $abc$40744$n3913
.sym 45826 basesoc_timer0_value_status[28]
.sym 45827 $abc$40744$n5932_1
.sym 45828 basesoc_timer0_reload_storage[28]
.sym 45831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 45838 basesoc_timer0_eventmanager_status_w
.sym 45839 $abc$40744$n6741
.sym 45840 basesoc_timer0_reload_storage[12]
.sym 45843 $abc$40744$n6789_1
.sym 45844 $abc$40744$n5966_1
.sym 45845 $abc$40744$n6790
.sym 45846 basesoc_adr[4]
.sym 45851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 45853 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 45854 clk12_$glb_clk
.sym 45856 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 45857 $abc$40744$n3632_1
.sym 45858 basesoc_bus_wishbone_dat_r[2]
.sym 45859 $abc$40744$n5950_1
.sym 45860 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 45861 $abc$40744$n5948_1
.sym 45862 basesoc_timer0_value[12]
.sym 45863 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 45864 $abc$40744$n6444_1
.sym 45865 $abc$40744$n3794
.sym 45866 $abc$40744$n3794
.sym 45868 $abc$40744$n3
.sym 45869 VexRiscv.decode_to_execute_RS2[30]
.sym 45870 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 45871 basesoc_uart_phy_rx_busy
.sym 45872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 45873 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 45874 $abc$40744$n5923_1
.sym 45875 basesoc_timer0_value[8]
.sym 45876 basesoc_adr[0]
.sym 45877 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 45878 spiflash_bus_dat_r[0]
.sym 45879 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 45880 $abc$40744$n140
.sym 45881 $abc$40744$n5888_1
.sym 45882 basesoc_timer0_value_status[25]
.sym 45883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 45884 $abc$40744$n3675
.sym 45885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 45886 $abc$40744$n6653_1
.sym 45887 basesoc_uart_phy_storage[18]
.sym 45888 $abc$40744$n5576_1
.sym 45889 basesoc_uart_phy_storage[22]
.sym 45890 $abc$40744$n3812
.sym 45891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 45899 $abc$40744$n2280
.sym 45901 $abc$40744$n11
.sym 45902 $abc$40744$n6653_1
.sym 45903 VexRiscv._zz_191_
.sym 45905 basesoc_adr[2]
.sym 45909 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 45913 basesoc_adr[1]
.sym 45916 basesoc_adr[0]
.sym 45918 $abc$40744$n3
.sym 45920 basesoc_adr[3]
.sym 45922 $abc$40744$n3812
.sym 45924 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 45926 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 45927 $abc$40744$n9
.sym 45932 VexRiscv._zz_191_
.sym 45933 $abc$40744$n6653_1
.sym 45937 basesoc_adr[1]
.sym 45938 basesoc_adr[0]
.sym 45943 basesoc_adr[3]
.sym 45944 $abc$40744$n3812
.sym 45945 basesoc_adr[2]
.sym 45950 basesoc_adr[0]
.sym 45951 basesoc_adr[1]
.sym 45955 $abc$40744$n3
.sym 45963 $abc$40744$n11
.sym 45967 $abc$40744$n9
.sym 45972 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 45973 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 45975 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 45976 $abc$40744$n2280
.sym 45977 clk12_$glb_clk
.sym 45979 $abc$40744$n3675
.sym 45980 basesoc_timer0_value_status[7]
.sym 45981 basesoc_timer0_value_status[18]
.sym 45982 basesoc_timer0_value_status[29]
.sym 45983 basesoc_timer0_value_status[26]
.sym 45984 basesoc_timer0_value_status[17]
.sym 45985 $abc$40744$n5897_1
.sym 45986 basesoc_timer0_value_status[25]
.sym 45987 array_muxed0[8]
.sym 45988 basesoc_timer0_load_storage[12]
.sym 45989 $abc$40744$n2436
.sym 45991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 45992 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 45993 array_muxed0[5]
.sym 45994 $abc$40744$n3910_1
.sym 45995 $abc$40744$n2280
.sym 45996 VexRiscv._zz_18_
.sym 45997 basesoc_uart_eventmanager_pending_w[0]
.sym 45998 $abc$40744$n4843
.sym 45999 $abc$40744$n3815
.sym 46000 $abc$40744$n3911
.sym 46001 basesoc_timer0_en_storage
.sym 46002 $abc$40744$n3811
.sym 46003 $abc$40744$n11
.sym 46004 sys_rst
.sym 46005 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 46006 basesoc_uart_phy_storage[31]
.sym 46008 basesoc_uart_phy_storage[29]
.sym 46009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 46010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 46011 $abc$40744$n3814
.sym 46012 basesoc_uart_phy_storage[27]
.sym 46013 basesoc_uart_phy_storage[28]
.sym 46014 $abc$40744$n7011
.sym 46020 sys_rst
.sym 46023 $abc$40744$n3815
.sym 46025 $abc$40744$n134
.sym 46026 $abc$40744$n144
.sym 46027 basesoc_adr[1]
.sym 46028 basesoc_we
.sym 46029 basesoc_dat_w[2]
.sym 46030 basesoc_adr[3]
.sym 46031 $abc$40744$n3794
.sym 46032 $abc$40744$n3840_1
.sym 46033 basesoc_adr[2]
.sym 46038 $abc$40744$n2278
.sym 46039 $abc$40744$n132
.sym 46042 basesoc_adr[0]
.sym 46045 basesoc_uart_phy_storage[26]
.sym 46048 $abc$40744$n11
.sym 46054 basesoc_adr[3]
.sym 46055 basesoc_adr[2]
.sym 46056 $abc$40744$n3815
.sym 46059 $abc$40744$n134
.sym 46067 $abc$40744$n144
.sym 46071 $abc$40744$n11
.sym 46077 sys_rst
.sym 46079 basesoc_dat_w[2]
.sym 46083 basesoc_adr[1]
.sym 46084 basesoc_adr[0]
.sym 46085 $abc$40744$n132
.sym 46086 basesoc_uart_phy_storage[26]
.sym 46089 $abc$40744$n3794
.sym 46090 $abc$40744$n3840_1
.sym 46091 sys_rst
.sym 46092 basesoc_we
.sym 46095 $abc$40744$n132
.sym 46099 $abc$40744$n2278
.sym 46100 clk12_$glb_clk
.sym 46102 $abc$40744$n5888_1
.sym 46103 $abc$40744$n5896_1
.sym 46104 basesoc_uart_eventmanager_storage[0]
.sym 46105 $abc$40744$n2359
.sym 46106 basesoc_uart_eventmanager_storage[1]
.sym 46107 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 46108 basesoc_uart_phy_storage[20]
.sym 46109 $abc$40744$n5887
.sym 46110 $abc$40744$n5403_1
.sym 46111 array_muxed0[1]
.sym 46112 VexRiscv.decode_to_execute_RS2[31]
.sym 46113 csrbankarray_csrbank2_dat0_w[6]
.sym 46114 VexRiscv._zz_194_[10]
.sym 46115 basesoc_timer0_value[17]
.sym 46116 $PACKER_VCC_NET
.sym 46117 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 46118 basesoc_dat_w[4]
.sym 46119 $PACKER_GND_NET
.sym 46120 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 46121 basesoc_adr[2]
.sym 46122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 46123 slave_sel_r[1]
.sym 46124 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 46125 basesoc_uart_phy_rx_reg[2]
.sym 46126 csrbankarray_csrbank0_leds_out0_w[3]
.sym 46127 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 46128 $abc$40744$n2438
.sym 46129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 46130 basesoc_uart_phy_tx_busy
.sym 46131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 46133 VexRiscv.lastStageIsFiring
.sym 46134 $abc$40744$n6448
.sym 46135 $abc$40744$n2282
.sym 46136 basesoc_uart_phy_storage[2]
.sym 46137 basesoc_uart_phy_storage[10]
.sym 46146 basesoc_adr[0]
.sym 46149 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 46151 basesoc_adr[1]
.sym 46152 $abc$40744$n3840_1
.sym 46153 $abc$40744$n3988
.sym 46155 $abc$40744$n124
.sym 46157 $abc$40744$n5884
.sym 46159 slave_sel[1]
.sym 46160 $abc$40744$n6448
.sym 46161 $abc$40744$n3794
.sym 46163 VexRiscv._zz_124_
.sym 46164 sys_rst
.sym 46166 csrbankarray_csrbank2_dat0_w[6]
.sym 46167 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 46168 basesoc_counter[1]
.sym 46169 $abc$40744$n6449_1
.sym 46170 basesoc_uart_phy_storage[11]
.sym 46172 basesoc_uart_phy_storage[27]
.sym 46173 $abc$40744$n5885
.sym 46174 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 46176 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 46177 $abc$40744$n6448
.sym 46178 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 46179 $abc$40744$n6449_1
.sym 46184 $abc$40744$n124
.sym 46188 VexRiscv._zz_124_
.sym 46189 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 46195 basesoc_counter[1]
.sym 46196 sys_rst
.sym 46200 $abc$40744$n3840_1
.sym 46201 $abc$40744$n5885
.sym 46203 $abc$40744$n5884
.sym 46207 slave_sel[1]
.sym 46212 basesoc_uart_phy_storage[11]
.sym 46213 basesoc_adr[0]
.sym 46214 basesoc_uart_phy_storage[27]
.sym 46215 basesoc_adr[1]
.sym 46218 csrbankarray_csrbank2_dat0_w[6]
.sym 46219 $abc$40744$n3794
.sym 46220 $abc$40744$n3988
.sym 46223 clk12_$glb_clk
.sym 46224 sys_rst_$glb_sr
.sym 46226 $abc$40744$n7003
.sym 46227 $abc$40744$n7005
.sym 46228 $abc$40744$n7007
.sym 46229 $abc$40744$n7009
.sym 46230 $abc$40744$n7011
.sym 46231 $abc$40744$n7013
.sym 46232 $abc$40744$n7015
.sym 46233 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 46234 $abc$40744$n3599
.sym 46235 $abc$40744$n4003
.sym 46236 $abc$40744$n5259
.sym 46237 VexRiscv.decode_to_execute_RS2[22]
.sym 46238 VexRiscv.CsrPlugin_mtval[13]
.sym 46239 VexRiscv.memory_arbitration_isValid
.sym 46240 $abc$40744$n3599
.sym 46241 basesoc_uart_phy_uart_clk_txen
.sym 46242 $abc$40744$n8240
.sym 46243 $abc$40744$n124
.sym 46244 basesoc_vexriscv_dbus_adr[28]
.sym 46245 $abc$40744$n2270
.sym 46246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 46247 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 46248 basesoc_uart_eventmanager_storage[0]
.sym 46249 $abc$40744$n3815
.sym 46250 $abc$40744$n3676
.sym 46251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 46252 basesoc_uart_phy_storage[14]
.sym 46253 $abc$40744$n5271
.sym 46254 $abc$40744$n3905
.sym 46255 $abc$40744$n3818
.sym 46256 basesoc_uart_phy_storage[11]
.sym 46257 VexRiscv._zz_194_[9]
.sym 46258 basesoc_uart_phy_storage[3]
.sym 46259 basesoc_uart_phy_storage[5]
.sym 46260 $abc$40744$n5250
.sym 46269 basesoc_uart_phy_storage[3]
.sym 46272 basesoc_adr[0]
.sym 46273 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 46275 basesoc_uart_phy_tx_busy
.sym 46277 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 46280 $abc$40744$n3749
.sym 46283 $abc$40744$n7003
.sym 46284 $abc$40744$n7011
.sym 46285 $abc$40744$n7007
.sym 46287 VexRiscv.decode_to_execute_RS2[31]
.sym 46290 VexRiscv.memory_arbitration_isValid
.sym 46292 $abc$40744$n7005
.sym 46293 VexRiscv.lastStageIsFiring
.sym 46295 basesoc_uart_phy_storage[19]
.sym 46296 basesoc_adr[1]
.sym 46297 $abc$40744$n7015
.sym 46300 $abc$40744$n7007
.sym 46301 basesoc_uart_phy_tx_busy
.sym 46306 basesoc_uart_phy_tx_busy
.sym 46308 $abc$40744$n7011
.sym 46311 basesoc_uart_phy_tx_busy
.sym 46314 $abc$40744$n7005
.sym 46317 VexRiscv.memory_arbitration_isValid
.sym 46318 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 46319 $abc$40744$n3749
.sym 46320 VexRiscv.lastStageIsFiring
.sym 46324 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 46326 VexRiscv.decode_to_execute_RS2[31]
.sym 46330 basesoc_uart_phy_tx_busy
.sym 46332 $abc$40744$n7015
.sym 46335 basesoc_adr[0]
.sym 46336 basesoc_uart_phy_storage[3]
.sym 46337 basesoc_uart_phy_storage[19]
.sym 46338 basesoc_adr[1]
.sym 46343 $abc$40744$n7003
.sym 46344 basesoc_uart_phy_tx_busy
.sym 46346 clk12_$glb_clk
.sym 46347 sys_rst_$glb_sr
.sym 46348 $abc$40744$n7017
.sym 46349 $abc$40744$n7019
.sym 46350 $abc$40744$n7021
.sym 46351 $abc$40744$n7023
.sym 46352 $abc$40744$n7025
.sym 46353 $abc$40744$n7027
.sym 46354 $abc$40744$n7029
.sym 46355 $abc$40744$n7031
.sym 46357 $abc$40744$n2627
.sym 46358 $abc$40744$n2627
.sym 46359 $abc$40744$n5283
.sym 46360 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 46361 basesoc_uart_phy_storage[6]
.sym 46362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 46363 $abc$40744$n233
.sym 46365 $abc$40744$n3722_1
.sym 46366 VexRiscv._zz_79_[15]
.sym 46367 $abc$40744$n233
.sym 46368 $abc$40744$n3749
.sym 46369 $abc$40744$n2633
.sym 46371 VexRiscv._zz_161_
.sym 46372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 46373 $abc$40744$n2251
.sym 46374 $abc$40744$n6873
.sym 46375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 46376 VexRiscv.decode_to_execute_RS2[27]
.sym 46377 basesoc_uart_phy_storage[22]
.sym 46378 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 46379 basesoc_uart_phy_storage[18]
.sym 46380 $abc$40744$n5576_1
.sym 46381 basesoc_uart_phy_storage[19]
.sym 46382 $abc$40744$n7039
.sym 46383 VexRiscv._zz_171_[0]
.sym 46402 basesoc_uart_phy_tx_busy
.sym 46407 $abc$40744$n7021
.sym 46410 $abc$40744$n7043
.sym 46411 $abc$40744$n7029
.sym 46412 $abc$40744$n7031
.sym 46413 $abc$40744$n7017
.sym 46414 $abc$40744$n7019
.sym 46417 $abc$40744$n7025
.sym 46418 $abc$40744$n7027
.sym 46422 $abc$40744$n7027
.sym 46424 basesoc_uart_phy_tx_busy
.sym 46429 basesoc_uart_phy_tx_busy
.sym 46430 $abc$40744$n7043
.sym 46436 basesoc_uart_phy_tx_busy
.sym 46437 $abc$40744$n7031
.sym 46441 basesoc_uart_phy_tx_busy
.sym 46443 $abc$40744$n7029
.sym 46448 basesoc_uart_phy_tx_busy
.sym 46449 $abc$40744$n7025
.sym 46453 $abc$40744$n7019
.sym 46455 basesoc_uart_phy_tx_busy
.sym 46458 basesoc_uart_phy_tx_busy
.sym 46460 $abc$40744$n7021
.sym 46466 $abc$40744$n7017
.sym 46467 basesoc_uart_phy_tx_busy
.sym 46469 clk12_$glb_clk
.sym 46470 sys_rst_$glb_sr
.sym 46471 $abc$40744$n7033
.sym 46472 $abc$40744$n7035
.sym 46473 $abc$40744$n7037
.sym 46474 $abc$40744$n7039
.sym 46475 $abc$40744$n7041
.sym 46476 $abc$40744$n7043
.sym 46477 $abc$40744$n7045
.sym 46478 $abc$40744$n7047
.sym 46479 $abc$40744$n6712
.sym 46480 VexRiscv._zz_162_
.sym 46481 $abc$40744$n5286
.sym 46482 $abc$40744$n6712
.sym 46484 VexRiscv._zz_79_[6]
.sym 46485 $abc$40744$n3722_1
.sym 46486 $abc$40744$n4369
.sym 46487 $abc$40744$n2430
.sym 46489 basesoc_uart_phy_storage[6]
.sym 46490 VexRiscv.CsrPlugin_interrupt_valid
.sym 46491 VexRiscv._zz_79_[31]
.sym 46492 VexRiscv.lastStageIsFiring
.sym 46493 VexRiscv.execute_arbitration_isValid
.sym 46494 $abc$40744$n3774
.sym 46495 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 46496 basesoc_uart_phy_storage[27]
.sym 46497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 46498 VexRiscv.CsrPlugin_mepc[4]
.sym 46499 basesoc_uart_phy_storage[31]
.sym 46500 VexRiscv._zz_191_
.sym 46501 basesoc_uart_phy_storage[29]
.sym 46502 $abc$40744$n2627
.sym 46503 $abc$40744$n11
.sym 46504 $PACKER_VCC_NET
.sym 46505 basesoc_uart_phy_storage[28]
.sym 46506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 46514 $abc$40744$n6928
.sym 46516 basesoc_uart_phy_rx_busy
.sym 46528 $abc$40744$n7049
.sym 46532 $abc$40744$n7041
.sym 46535 $abc$40744$n7047
.sym 46536 $abc$40744$n7033
.sym 46537 $abc$40744$n7035
.sym 46538 $abc$40744$n7037
.sym 46542 $abc$40744$n7045
.sym 46543 basesoc_uart_phy_tx_busy
.sym 46545 basesoc_uart_phy_tx_busy
.sym 46547 $abc$40744$n7035
.sym 46552 basesoc_uart_phy_tx_busy
.sym 46553 $abc$40744$n7045
.sym 46557 basesoc_uart_phy_tx_busy
.sym 46559 $abc$40744$n7041
.sym 46564 basesoc_uart_phy_tx_busy
.sym 46566 $abc$40744$n7049
.sym 46569 basesoc_uart_phy_tx_busy
.sym 46572 $abc$40744$n7037
.sym 46576 basesoc_uart_phy_tx_busy
.sym 46577 $abc$40744$n7047
.sym 46581 $abc$40744$n6928
.sym 46583 basesoc_uart_phy_rx_busy
.sym 46587 $abc$40744$n7033
.sym 46590 basesoc_uart_phy_tx_busy
.sym 46592 clk12_$glb_clk
.sym 46593 sys_rst_$glb_sr
.sym 46594 $abc$40744$n7049
.sym 46595 $abc$40744$n7051
.sym 46596 $abc$40744$n7053
.sym 46597 $abc$40744$n7055
.sym 46598 $abc$40744$n7057
.sym 46599 $abc$40744$n7059
.sym 46600 $abc$40744$n7061
.sym 46601 $abc$40744$n7063
.sym 46602 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 46604 VexRiscv._zz_194_[12]
.sym 46605 $abc$40744$n5265
.sym 46606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 46607 $abc$40744$n6489_1
.sym 46608 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 46609 basesoc_uart_phy_storage[14]
.sym 46610 $abc$40744$n2586
.sym 46611 $abc$40744$n3721_1
.sym 46613 $abc$40744$n2633
.sym 46614 VexRiscv._zz_130_[0]
.sym 46616 $abc$40744$n3749
.sym 46617 VexRiscv.memory_arbitration_isValid
.sym 46618 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 46619 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 46621 $abc$40744$n2407
.sym 46622 $abc$40744$n4479_1
.sym 46623 $abc$40744$n2282
.sym 46624 VexRiscv._zz_130_[4]
.sym 46625 $abc$40744$n4818_1
.sym 46627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 46628 VexRiscv._zz_200_[1]
.sym 46629 basesoc_uart_rx_fifo_level0[3]
.sym 46637 $abc$40744$n6940
.sym 46640 basesoc_uart_phy_rx_busy
.sym 46652 $abc$40744$n7051
.sym 46655 basesoc_uart_phy_tx_busy
.sym 46656 $abc$40744$n7059
.sym 46657 $abc$40744$n7061
.sym 46658 $abc$40744$n7063
.sym 46661 $abc$40744$n7053
.sym 46662 $abc$40744$n7055
.sym 46663 $abc$40744$n7057
.sym 46668 basesoc_uart_phy_tx_busy
.sym 46669 $abc$40744$n7059
.sym 46674 $abc$40744$n7063
.sym 46675 basesoc_uart_phy_tx_busy
.sym 46680 $abc$40744$n7061
.sym 46682 basesoc_uart_phy_tx_busy
.sym 46687 $abc$40744$n7055
.sym 46689 basesoc_uart_phy_tx_busy
.sym 46694 basesoc_uart_phy_tx_busy
.sym 46695 $abc$40744$n7053
.sym 46699 $abc$40744$n6940
.sym 46700 basesoc_uart_phy_rx_busy
.sym 46705 $abc$40744$n7057
.sym 46706 basesoc_uart_phy_tx_busy
.sym 46710 $abc$40744$n7051
.sym 46713 basesoc_uart_phy_tx_busy
.sym 46715 clk12_$glb_clk
.sym 46716 sys_rst_$glb_sr
.sym 46717 $abc$40744$n6904
.sym 46718 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 46719 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 46720 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 46721 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 46722 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 46723 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 46724 $abc$40744$n6866
.sym 46727 VexRiscv._zz_194_[5]
.sym 46728 $abc$40744$n5289
.sym 46730 $abc$40744$n8240
.sym 46731 $abc$40744$n6940
.sym 46732 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 46733 VexRiscv.lastStagePc[2]
.sym 46734 VexRiscv._zz_171_[1]
.sym 46735 VexRiscv._zz_79_[1]
.sym 46736 $abc$40744$n235
.sym 46737 VexRiscv._zz_79_[3]
.sym 46738 VexRiscv._zz_79_[4]
.sym 46739 $abc$40744$n4873_1
.sym 46740 VexRiscv._zz_79_[4]
.sym 46741 VexRiscv._zz_199_
.sym 46743 $abc$40744$n2647
.sym 46744 VexRiscv.decode_to_execute_RS2[22]
.sym 46745 $abc$40744$n5271
.sym 46746 $abc$40744$n3905
.sym 46748 $abc$40744$n2633
.sym 46749 $abc$40744$n2485
.sym 46750 basesoc_uart_phy_storage[5]
.sym 46751 VexRiscv._zz_200_[11]
.sym 46752 $abc$40744$n5250
.sym 46758 VexRiscv.CsrPlugin_mtval[4]
.sym 46759 VexRiscv._zz_199_
.sym 46760 eventsourceprocess2_old_trigger
.sym 46761 $abc$40744$n4230_1
.sym 46763 VexRiscv._zz_200_[4]
.sym 46766 $abc$40744$n3818
.sym 46767 $abc$40744$n6007
.sym 46768 eventmanager_status_w[2]
.sym 46770 VexRiscv._zz_201_[4]
.sym 46771 $abc$40744$n3988
.sym 46776 VexRiscv._zz_200_[7]
.sym 46779 $abc$40744$n3999
.sym 46782 csrbankarray_csrbank2_addr0_w[0]
.sym 46785 $abc$40744$n4228
.sym 46786 $abc$40744$n4819
.sym 46788 VexRiscv._zz_200_[1]
.sym 46789 VexRiscv.CsrPlugin_mepc[4]
.sym 46792 eventmanager_status_w[2]
.sym 46793 eventsourceprocess2_old_trigger
.sym 46797 $abc$40744$n4230_1
.sym 46798 VexRiscv.CsrPlugin_mtval[4]
.sym 46799 $abc$40744$n4819
.sym 46804 eventmanager_status_w[2]
.sym 46809 VexRiscv._zz_199_
.sym 46811 VexRiscv._zz_200_[4]
.sym 46815 $abc$40744$n4228
.sym 46816 $abc$40744$n3999
.sym 46817 VexRiscv.CsrPlugin_mepc[4]
.sym 46818 VexRiscv._zz_201_[4]
.sym 46821 VexRiscv._zz_199_
.sym 46823 VexRiscv._zz_200_[1]
.sym 46827 $abc$40744$n3988
.sym 46828 $abc$40744$n3818
.sym 46829 $abc$40744$n6007
.sym 46830 csrbankarray_csrbank2_addr0_w[0]
.sym 46833 VexRiscv._zz_199_
.sym 46836 VexRiscv._zz_200_[7]
.sym 46838 clk12_$glb_clk
.sym 46839 sys_rst_$glb_sr
.sym 46840 $abc$40744$n4403_1
.sym 46841 $abc$40744$n5608
.sym 46842 $abc$40744$n5596
.sym 46843 basesoc_uart_rx_fifo_level0[2]
.sym 46844 basesoc_uart_rx_fifo_level0[4]
.sym 46845 basesoc_uart_rx_fifo_level0[3]
.sym 46846 basesoc_uart_rx_fifo_level0[0]
.sym 46847 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 46848 $abc$40744$n2282
.sym 46850 $abc$40744$n5292
.sym 46851 VexRiscv._zz_194_[22]
.sym 46852 $abc$40744$n3818
.sym 46853 VexRiscv._zz_79_[0]
.sym 46854 VexRiscv.decode_to_execute_RS2[12]
.sym 46856 eventmanager_status_w[2]
.sym 46857 $abc$40744$n4192
.sym 46858 $abc$40744$n233
.sym 46859 $abc$40744$n4261_1
.sym 46860 VexRiscv._zz_79_[5]
.sym 46861 basesoc_uart_phy_rx_busy
.sym 46862 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 46863 $abc$40744$n6007
.sym 46864 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 46866 $abc$40744$n2251
.sym 46868 VexRiscv.decode_to_execute_RS2[27]
.sym 46869 $abc$40744$n6870
.sym 46870 $abc$40744$n7039
.sym 46871 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 46872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 46873 basesoc_uart_phy_storage[19]
.sym 46874 $abc$40744$n6873
.sym 46875 VexRiscv._zz_171_[0]
.sym 46883 $abc$40744$n5600
.sym 46886 $abc$40744$n5598
.sym 46888 $abc$40744$n5610
.sym 46892 $abc$40744$n5604
.sym 46895 $abc$40744$n5606
.sym 46898 $abc$40744$n5608
.sym 46901 VexRiscv._zz_199_
.sym 46906 $abc$40744$n5602
.sym 46907 $abc$40744$n5596
.sym 46913 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 46915 $abc$40744$n5596
.sym 46916 VexRiscv._zz_199_
.sym 46919 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 46922 $abc$40744$n5598
.sym 46923 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 46925 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 46928 $abc$40744$n5600
.sym 46929 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 46931 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 46933 $abc$40744$n5602
.sym 46935 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 46937 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 46940 $abc$40744$n5604
.sym 46941 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 46943 $auto$alumacc.cc:474:replace_alu$4063.C[6]
.sym 46946 $abc$40744$n5606
.sym 46947 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 46949 $auto$alumacc.cc:474:replace_alu$4063.C[7]
.sym 46951 $abc$40744$n5608
.sym 46953 $auto$alumacc.cc:474:replace_alu$4063.C[6]
.sym 46955 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 46958 $abc$40744$n5610
.sym 46959 $auto$alumacc.cc:474:replace_alu$4063.C[7]
.sym 46963 VexRiscv.CsrPlugin_mepc[12]
.sym 46964 $abc$40744$n5602
.sym 46965 VexRiscv.CsrPlugin_mepc[27]
.sym 46966 $abc$40744$n5620
.sym 46967 $abc$40744$n5618
.sym 46968 $abc$40744$n5340_1
.sym 46969 VexRiscv.CsrPlugin_mepc[15]
.sym 46970 $abc$40744$n5626
.sym 46972 $abc$40744$n6695
.sym 46973 VexRiscv._zz_194_[7]
.sym 46974 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 46975 VexRiscv.CsrPlugin_mtval[12]
.sym 46976 basesoc_uart_rx_fifo_level0[0]
.sym 46977 $abc$40744$n3749
.sym 46978 basesoc_uart_rx_fifo_level0[2]
.sym 46979 VexRiscv._zz_79_[8]
.sym 46980 VexRiscv._zz_35_[0]
.sym 46981 VexRiscv._zz_79_[24]
.sym 46982 VexRiscv._zz_289_[1]
.sym 46983 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 46984 VexRiscv._zz_200_[4]
.sym 46985 $abc$40744$n6596
.sym 46986 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 46987 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 46988 $abc$40744$n5247
.sym 46989 $abc$40744$n4292
.sym 46990 $abc$40744$n2627
.sym 46991 $abc$40744$n6867
.sym 46992 VexRiscv.CsrPlugin_mepc[15]
.sym 46993 VexRiscv._zz_288_[4]
.sym 46994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 46995 $abc$40744$n11
.sym 46996 basesoc_dat_w[3]
.sym 46997 $abc$40744$n5268
.sym 46998 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 46999 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 47009 $abc$40744$n5622
.sym 47012 $abc$40744$n5624
.sym 47015 $abc$40744$n5614
.sym 47019 $abc$40744$n5616
.sym 47020 $abc$40744$n5612
.sym 47027 $abc$40744$n5626
.sym 47031 $abc$40744$n5620
.sym 47032 $abc$40744$n5618
.sym 47036 $auto$alumacc.cc:474:replace_alu$4063.C[9]
.sym 47039 $abc$40744$n5612
.sym 47040 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 47042 $auto$alumacc.cc:474:replace_alu$4063.C[10]
.sym 47044 $abc$40744$n5614
.sym 47046 $auto$alumacc.cc:474:replace_alu$4063.C[9]
.sym 47048 $auto$alumacc.cc:474:replace_alu$4063.C[11]
.sym 47051 $abc$40744$n5616
.sym 47052 $auto$alumacc.cc:474:replace_alu$4063.C[10]
.sym 47054 $auto$alumacc.cc:474:replace_alu$4063.C[12]
.sym 47057 $abc$40744$n5618
.sym 47058 $auto$alumacc.cc:474:replace_alu$4063.C[11]
.sym 47060 $auto$alumacc.cc:474:replace_alu$4063.C[13]
.sym 47063 $abc$40744$n5620
.sym 47064 $auto$alumacc.cc:474:replace_alu$4063.C[12]
.sym 47066 $auto$alumacc.cc:474:replace_alu$4063.C[14]
.sym 47069 $abc$40744$n5622
.sym 47070 $auto$alumacc.cc:474:replace_alu$4063.C[13]
.sym 47072 $auto$alumacc.cc:474:replace_alu$4063.C[15]
.sym 47074 $abc$40744$n5624
.sym 47076 $auto$alumacc.cc:474:replace_alu$4063.C[14]
.sym 47078 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 47081 $abc$40744$n5626
.sym 47082 $auto$alumacc.cc:474:replace_alu$4063.C[15]
.sym 47086 $abc$40744$n5612
.sym 47087 $abc$40744$n5642
.sym 47088 $abc$40744$n116
.sym 47089 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 47090 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 47091 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 47092 $abc$40744$n5636
.sym 47093 $abc$40744$n112
.sym 47094 $abc$40744$n5277
.sym 47095 $abc$40744$n4239_1
.sym 47096 $abc$40744$n5298
.sym 47097 $abc$40744$n5277
.sym 47098 $abc$40744$n4820_1
.sym 47099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 47101 VexRiscv._zz_79_[6]
.sym 47102 VexRiscv._zz_164_[6]
.sym 47103 $abc$40744$n5004
.sym 47104 VexRiscv._zz_199_
.sym 47105 $abc$40744$n5315_1
.sym 47106 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 47107 $abc$40744$n2276
.sym 47108 VexRiscv._zz_288_[0]
.sym 47109 VexRiscv._zz_198_
.sym 47110 $abc$40744$n4479_1
.sym 47111 $abc$40744$n5652
.sym 47112 VexRiscv._zz_200_[8]
.sym 47113 VexRiscv._zz_288_[1]
.sym 47114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 47115 VexRiscv._zz_200_[12]
.sym 47116 $abc$40744$n2282
.sym 47117 $abc$40744$n5280
.sym 47118 $abc$40744$n5638
.sym 47119 VexRiscv.decode_to_execute_RS2[27]
.sym 47120 VexRiscv._zz_200_[6]
.sym 47121 $abc$40744$n5253
.sym 47122 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 47128 $abc$40744$n5640
.sym 47132 $abc$40744$n5634
.sym 47136 $abc$40744$n5628
.sym 47138 $abc$40744$n5630
.sym 47144 $abc$40744$n5638
.sym 47147 $abc$40744$n5632
.sym 47149 $abc$40744$n5636
.sym 47152 $abc$40744$n5642
.sym 47159 $auto$alumacc.cc:474:replace_alu$4063.C[17]
.sym 47162 $abc$40744$n5628
.sym 47163 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 47165 $auto$alumacc.cc:474:replace_alu$4063.C[18]
.sym 47167 $abc$40744$n5630
.sym 47169 $auto$alumacc.cc:474:replace_alu$4063.C[17]
.sym 47171 $auto$alumacc.cc:474:replace_alu$4063.C[19]
.sym 47174 $abc$40744$n5632
.sym 47175 $auto$alumacc.cc:474:replace_alu$4063.C[18]
.sym 47177 $auto$alumacc.cc:474:replace_alu$4063.C[20]
.sym 47180 $abc$40744$n5634
.sym 47181 $auto$alumacc.cc:474:replace_alu$4063.C[19]
.sym 47183 $auto$alumacc.cc:474:replace_alu$4063.C[21]
.sym 47186 $abc$40744$n5636
.sym 47187 $auto$alumacc.cc:474:replace_alu$4063.C[20]
.sym 47189 $auto$alumacc.cc:474:replace_alu$4063.C[22]
.sym 47192 $abc$40744$n5638
.sym 47193 $auto$alumacc.cc:474:replace_alu$4063.C[21]
.sym 47195 $auto$alumacc.cc:474:replace_alu$4063.C[23]
.sym 47197 $abc$40744$n5640
.sym 47199 $auto$alumacc.cc:474:replace_alu$4063.C[22]
.sym 47201 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 47203 $abc$40744$n5642
.sym 47205 $auto$alumacc.cc:474:replace_alu$4063.C[23]
.sym 47209 VexRiscv._zz_194_[23]
.sym 47210 VexRiscv._zz_194_[9]
.sym 47211 VexRiscv._zz_194_[24]
.sym 47212 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 47213 VexRiscv._zz_194_[25]
.sym 47214 VexRiscv._zz_194_[4]
.sym 47215 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 47216 VexRiscv._zz_194_[2]
.sym 47217 $abc$40744$n3905
.sym 47219 basesoc_timer0_reload_storage[16]
.sym 47220 VexRiscv._zz_194_[18]
.sym 47221 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 47222 basesoc_ctrl_storage[27]
.sym 47223 $abc$40744$n5018_1
.sym 47225 $abc$40744$n5656
.sym 47226 $abc$40744$n112
.sym 47227 VexRiscv._zz_41_[15]
.sym 47228 basesoc_ctrl_bus_errors[13]
.sym 47229 basesoc_ctrl_storage[29]
.sym 47230 $abc$40744$n5211_1
.sym 47231 VexRiscv._zz_35_[4]
.sym 47232 $abc$40744$n3814
.sym 47233 $abc$40744$n5660
.sym 47234 VexRiscv._zz_194_[25]
.sym 47235 $abc$40744$n2647
.sym 47236 VexRiscv._zz_200_[26]
.sym 47237 VexRiscv._zz_41_[8]
.sym 47238 $abc$40744$n5301
.sym 47239 VexRiscv._zz_200_[21]
.sym 47240 $abc$40744$n5304
.sym 47241 VexRiscv._zz_194_[31]
.sym 47242 VexRiscv._zz_200_[15]
.sym 47243 VexRiscv.decode_to_execute_RS2[22]
.sym 47244 VexRiscv._zz_200_[31]
.sym 47245 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 47255 $abc$40744$n5658
.sym 47257 $abc$40744$n5646
.sym 47259 $abc$40744$n5654
.sym 47264 $abc$40744$n5648
.sym 47265 $abc$40744$n5644
.sym 47271 $abc$40744$n5652
.sym 47273 $abc$40744$n5650
.sym 47279 $abc$40744$n5656
.sym 47282 $auto$alumacc.cc:474:replace_alu$4063.C[25]
.sym 47285 $abc$40744$n5644
.sym 47286 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 47288 $auto$alumacc.cc:474:replace_alu$4063.C[26]
.sym 47291 $abc$40744$n5646
.sym 47292 $auto$alumacc.cc:474:replace_alu$4063.C[25]
.sym 47294 $auto$alumacc.cc:474:replace_alu$4063.C[27]
.sym 47296 $abc$40744$n5648
.sym 47298 $auto$alumacc.cc:474:replace_alu$4063.C[26]
.sym 47300 $auto$alumacc.cc:474:replace_alu$4063.C[28]
.sym 47303 $abc$40744$n5650
.sym 47304 $auto$alumacc.cc:474:replace_alu$4063.C[27]
.sym 47306 $auto$alumacc.cc:474:replace_alu$4063.C[29]
.sym 47308 $abc$40744$n5652
.sym 47310 $auto$alumacc.cc:474:replace_alu$4063.C[28]
.sym 47312 $auto$alumacc.cc:474:replace_alu$4063.C[30]
.sym 47314 $abc$40744$n5654
.sym 47316 $auto$alumacc.cc:474:replace_alu$4063.C[29]
.sym 47318 $auto$alumacc.cc:474:replace_alu$4063.C[31]
.sym 47321 $abc$40744$n5656
.sym 47322 $auto$alumacc.cc:474:replace_alu$4063.C[30]
.sym 47324 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 47327 $abc$40744$n5658
.sym 47328 $auto$alumacc.cc:474:replace_alu$4063.C[31]
.sym 47332 VexRiscv._zz_194_[29]
.sym 47333 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 47334 VexRiscv._zz_194_[31]
.sym 47335 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 47336 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 47337 VexRiscv._zz_194_[30]
.sym 47338 VexRiscv._zz_194_[28]
.sym 47339 VexRiscv._zz_194_[27]
.sym 47340 VexRiscv._zz_152_[6]
.sym 47341 VexRiscv._zz_152_[7]
.sym 47342 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 47343 VexRiscv._zz_152_[6]
.sym 47345 $abc$40744$n5283_1
.sym 47346 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 47347 $abc$40744$n233
.sym 47348 $abc$40744$n5003
.sym 47351 VexRiscv._zz_194_[23]
.sym 47352 VexRiscv._zz_200_[5]
.sym 47353 VexRiscv._zz_79_[21]
.sym 47354 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 47355 VexRiscv._zz_200_[3]
.sym 47356 VexRiscv._zz_35_[14]
.sym 47357 VexRiscv._zz_194_[22]
.sym 47358 VexRiscv._zz_200_[25]
.sym 47359 $abc$40744$n5650
.sym 47360 basesoc_uart_phy_storage[19]
.sym 47361 VexRiscv._zz_171_[0]
.sym 47362 VexRiscv._zz_194_[4]
.sym 47363 VexRiscv._zz_194_[1]
.sym 47364 $abc$40744$n3727_1
.sym 47365 VexRiscv._zz_194_[8]
.sym 47366 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 47367 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 47368 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 47376 VexRiscv._zz_200_[25]
.sym 47377 VexRiscv._zz_200_[18]
.sym 47384 VexRiscv._zz_36_[29]
.sym 47386 VexRiscv._zz_199_
.sym 47393 $abc$40744$n5660
.sym 47396 VexRiscv._zz_200_[26]
.sym 47399 VexRiscv._zz_200_[21]
.sym 47400 $abc$40744$n233
.sym 47402 VexRiscv._zz_200_[29]
.sym 47404 VexRiscv._zz_200_[31]
.sym 47406 $abc$40744$n5660
.sym 47409 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 47413 VexRiscv._zz_199_
.sym 47415 VexRiscv._zz_200_[29]
.sym 47418 VexRiscv._zz_199_
.sym 47420 VexRiscv._zz_200_[18]
.sym 47427 VexRiscv._zz_36_[29]
.sym 47430 VexRiscv._zz_199_
.sym 47433 VexRiscv._zz_200_[21]
.sym 47437 VexRiscv._zz_200_[31]
.sym 47439 VexRiscv._zz_199_
.sym 47443 VexRiscv._zz_200_[26]
.sym 47444 VexRiscv._zz_199_
.sym 47449 VexRiscv._zz_199_
.sym 47450 VexRiscv._zz_200_[25]
.sym 47452 $abc$40744$n233
.sym 47453 clk12_$glb_clk
.sym 47455 basesoc_uart_phy_storage[3]
.sym 47456 $abc$40744$n4730
.sym 47457 $abc$40744$n5232_1
.sym 47458 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 47459 basesoc_uart_phy_storage[4]
.sym 47460 basesoc_uart_phy_storage[0]
.sym 47461 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 47462 $abc$40744$n4727
.sym 47463 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 47464 VexRiscv._zz_200_[8]
.sym 47465 $abc$40744$n2436
.sym 47466 VexRiscv._zz_194_[15]
.sym 47467 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 47468 VexRiscv._zz_194_[28]
.sym 47469 VexRiscv._zz_288_[9]
.sym 47470 $abc$40744$n5472_1
.sym 47471 VexRiscv._zz_41_[12]
.sym 47473 VexRiscv._zz_79_[24]
.sym 47474 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 47475 $abc$40744$n3638
.sym 47476 basesoc_ctrl_bus_errors[15]
.sym 47477 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 47478 VexRiscv._zz_194_[31]
.sym 47479 basesoc_ctrl_reset_reset_r
.sym 47480 $abc$40744$n6672
.sym 47481 $abc$40744$n4292
.sym 47482 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 47483 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 47484 VexRiscv._zz_288_[5]
.sym 47485 VexRiscv.CsrPlugin_mepc[15]
.sym 47486 VexRiscv._zz_44_[0]
.sym 47487 $abc$40744$n11
.sym 47488 VexRiscv._zz_288_[4]
.sym 47489 basesoc_dat_w[3]
.sym 47490 $abc$40744$n2627
.sym 47497 $abc$40744$n5307
.sym 47500 VexRiscv._zz_194_[6]
.sym 47502 $abc$40744$n4725
.sym 47505 VexRiscv._zz_194_[19]
.sym 47508 $abc$40744$n5301
.sym 47509 VexRiscv._zz_194_[5]
.sym 47510 $abc$40744$n5304
.sym 47511 VexRiscv._zz_194_[7]
.sym 47512 VexRiscv._zz_194_[20]
.sym 47513 $abc$40744$n3749
.sym 47514 $abc$40744$n2627
.sym 47515 $abc$40744$n5256
.sym 47517 $abc$40744$n233
.sym 47519 $abc$40744$n5262
.sym 47520 $abc$40744$n5265
.sym 47521 VexRiscv._zz_194_[21]
.sym 47522 VexRiscv._zz_194_[4]
.sym 47523 $abc$40744$n5259
.sym 47525 $abc$40744$n233
.sym 47527 $abc$40744$n4727
.sym 47530 $abc$40744$n233
.sym 47531 VexRiscv._zz_194_[19]
.sym 47532 $abc$40744$n5301
.sym 47535 $abc$40744$n233
.sym 47537 $abc$40744$n5304
.sym 47538 VexRiscv._zz_194_[20]
.sym 47542 $abc$40744$n233
.sym 47543 VexRiscv._zz_194_[7]
.sym 47544 $abc$40744$n5265
.sym 47548 $abc$40744$n4725
.sym 47549 $abc$40744$n3749
.sym 47550 $abc$40744$n4727
.sym 47553 $abc$40744$n5259
.sym 47555 VexRiscv._zz_194_[5]
.sym 47556 $abc$40744$n233
.sym 47559 VexRiscv._zz_194_[4]
.sym 47560 $abc$40744$n233
.sym 47561 $abc$40744$n5256
.sym 47565 $abc$40744$n233
.sym 47566 $abc$40744$n5307
.sym 47567 VexRiscv._zz_194_[21]
.sym 47571 $abc$40744$n233
.sym 47573 $abc$40744$n5262
.sym 47574 VexRiscv._zz_194_[6]
.sym 47575 $abc$40744$n2627
.sym 47576 clk12_$glb_clk
.sym 47578 basesoc_uart_phy_storage[19]
.sym 47579 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 47580 VexRiscv._zz_152_[29]
.sym 47581 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 47582 $abc$40744$n5652
.sym 47583 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 47584 basesoc_uart_phy_storage[17]
.sym 47585 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 47587 VexRiscv.decode_to_execute_RS2[31]
.sym 47589 csrbankarray_csrbank2_dat0_w[6]
.sym 47590 basesoc_ctrl_bus_errors[22]
.sym 47591 $abc$40744$n2249
.sym 47592 $abc$40744$n4236_1
.sym 47593 VexRiscv._zz_200_[16]
.sym 47594 VexRiscv._zz_339_
.sym 47595 VexRiscv.memory_arbitration_isValid
.sym 47596 VexRiscv._zz_313_
.sym 47597 $abc$40744$n4872
.sym 47598 $abc$40744$n4267_1
.sym 47599 $abc$40744$n2276
.sym 47600 $abc$40744$n4266_1
.sym 47602 VexRiscv._zz_79_[21]
.sym 47603 $abc$40744$n5652
.sym 47604 $abc$40744$n2282
.sym 47605 VexRiscv._zz_153_
.sym 47606 VexRiscv._zz_323_[0]
.sym 47607 $abc$40744$n4479_1
.sym 47608 VexRiscv._zz_164_[21]
.sym 47609 VexRiscv._zz_330_
.sym 47610 $abc$40744$n5280
.sym 47611 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 47612 $abc$40744$n4267_1
.sym 47613 VexRiscv._zz_288_[1]
.sym 47619 $abc$40744$n233
.sym 47620 VexRiscv._zz_194_[11]
.sym 47622 VexRiscv._zz_194_[12]
.sym 47624 VexRiscv._zz_194_[16]
.sym 47625 VexRiscv._zz_194_[17]
.sym 47627 $abc$40744$n5295
.sym 47629 VexRiscv._zz_194_[15]
.sym 47635 $abc$40744$n5289
.sym 47636 $abc$40744$n5280
.sym 47637 $abc$40744$n2627
.sym 47638 $abc$40744$n5283
.sym 47642 $abc$40744$n5277
.sym 47643 VexRiscv._zz_194_[18]
.sym 47645 $abc$40744$n5292
.sym 47647 VexRiscv._zz_194_[14]
.sym 47648 $abc$40744$n5286
.sym 47649 $abc$40744$n5298
.sym 47650 VexRiscv._zz_194_[13]
.sym 47652 VexRiscv._zz_194_[17]
.sym 47653 $abc$40744$n5295
.sym 47654 $abc$40744$n233
.sym 47658 VexRiscv._zz_194_[18]
.sym 47659 $abc$40744$n233
.sym 47660 $abc$40744$n5298
.sym 47664 $abc$40744$n5286
.sym 47666 $abc$40744$n233
.sym 47667 VexRiscv._zz_194_[14]
.sym 47670 VexRiscv._zz_194_[11]
.sym 47671 $abc$40744$n233
.sym 47672 $abc$40744$n5277
.sym 47676 VexRiscv._zz_194_[13]
.sym 47677 $abc$40744$n5283
.sym 47678 $abc$40744$n233
.sym 47683 $abc$40744$n233
.sym 47684 VexRiscv._zz_194_[15]
.sym 47685 $abc$40744$n5289
.sym 47689 VexRiscv._zz_194_[16]
.sym 47690 $abc$40744$n233
.sym 47691 $abc$40744$n5292
.sym 47694 VexRiscv._zz_194_[12]
.sym 47695 $abc$40744$n233
.sym 47696 $abc$40744$n5280
.sym 47698 $abc$40744$n2627
.sym 47699 clk12_$glb_clk
.sym 47701 VexRiscv._zz_152_[21]
.sym 47702 $abc$40744$n102
.sym 47703 $abc$40744$n110
.sym 47704 VexRiscv._zz_152_[25]
.sym 47705 $abc$40744$n4583_1
.sym 47706 $abc$40744$n4006
.sym 47707 $abc$40744$n106
.sym 47708 VexRiscv._zz_152_[27]
.sym 47711 $abc$40744$n4003
.sym 47713 VexRiscv._zz_194_[18]
.sym 47714 VexRiscv._zz_171_[1]
.sym 47715 VexRiscv._zz_194_[16]
.sym 47716 $abc$40744$n235
.sym 47717 sys_rst
.sym 47718 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 47719 VexRiscv.lastStagePc[29]
.sym 47720 $abc$40744$n4192
.sym 47721 $abc$40744$n4725
.sym 47722 $abc$40744$n2617
.sym 47723 VexRiscv._zz_194_[14]
.sym 47724 VexRiscv._zz_79_[29]
.sym 47725 VexRiscv._zz_152_[29]
.sym 47726 VexRiscv._zz_194_[25]
.sym 47727 VexRiscv._zz_200_[20]
.sym 47728 VexRiscv.decode_to_execute_RS2[21]
.sym 47729 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 47730 VexRiscv._zz_200_[21]
.sym 47731 VexRiscv._zz_200_[29]
.sym 47732 VexRiscv._zz_195_[13]
.sym 47733 VexRiscv._zz_194_[31]
.sym 47734 VexRiscv._zz_194_[17]
.sym 47735 VexRiscv.decode_to_execute_RS2[22]
.sym 47736 VexRiscv._zz_194_[13]
.sym 47743 $abc$40744$n4989
.sym 47744 VexRiscv._zz_200_[22]
.sym 47746 VexRiscv._zz_193_
.sym 47747 VexRiscv._zz_41_[17]
.sym 47750 $abc$40744$n6672
.sym 47751 VexRiscv._zz_200_[17]
.sym 47752 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 47756 $abc$40744$n4720_1
.sym 47757 $abc$40744$n3228
.sym 47760 $abc$40744$n4266_1
.sym 47762 VexRiscv._zz_199_
.sym 47763 $abc$40744$n235
.sym 47764 VexRiscv._zz_79_[29]
.sym 47768 $abc$40744$n4192
.sym 47769 $abc$40744$n6712
.sym 47772 VexRiscv._zz_200_[24]
.sym 47773 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 47775 $abc$40744$n4266_1
.sym 47776 $abc$40744$n4720_1
.sym 47777 VexRiscv._zz_79_[29]
.sym 47778 $abc$40744$n6672
.sym 47783 VexRiscv._zz_200_[24]
.sym 47784 VexRiscv._zz_199_
.sym 47787 VexRiscv._zz_199_
.sym 47789 VexRiscv._zz_200_[22]
.sym 47793 $abc$40744$n4989
.sym 47794 $abc$40744$n6712
.sym 47796 VexRiscv._zz_79_[29]
.sym 47799 VexRiscv._zz_193_
.sym 47800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 47801 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 47802 $abc$40744$n235
.sym 47806 VexRiscv._zz_200_[17]
.sym 47808 VexRiscv._zz_199_
.sym 47811 VexRiscv._zz_200_[17]
.sym 47812 $abc$40744$n4192
.sym 47814 VexRiscv._zz_41_[17]
.sym 47818 $abc$40744$n3228
.sym 47822 clk12_$glb_clk
.sym 47823 VexRiscv.reset_$glb_sr
.sym 47824 $abc$40744$n6012
.sym 47825 $abc$40744$n4956_1
.sym 47826 $abc$40744$n4581_1
.sym 47827 basesoc_uart_phy_storage[30]
.sym 47828 $abc$40744$n6010
.sym 47829 VexRiscv._zz_316_[4]
.sym 47830 basesoc_uart_phy_storage[26]
.sym 47831 $abc$40744$n6014
.sym 47832 $abc$40744$n3612_1
.sym 47833 $abc$40744$n4989
.sym 47835 VexRiscv._zz_195_[15]
.sym 47836 VexRiscv._zz_288_[7]
.sym 47837 VexRiscv._zz_200_[17]
.sym 47838 VexRiscv._zz_200_[22]
.sym 47839 VexRiscv._zz_200_[16]
.sym 47840 VexRiscv._zz_41_[25]
.sym 47841 VexRiscv._zz_152_[27]
.sym 47842 VexRiscv._zz_41_[16]
.sym 47843 VexRiscv._zz_200_[27]
.sym 47844 $abc$40744$n2249
.sym 47845 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 47846 $abc$40744$n5467
.sym 47847 $abc$40744$n110
.sym 47848 VexRiscv._zz_35_[14]
.sym 47849 VexRiscv._zz_200_[25]
.sym 47850 VexRiscv._zz_194_[1]
.sym 47851 $abc$40744$n3976
.sym 47852 VexRiscv._zz_194_[14]
.sym 47853 VexRiscv._zz_194_[8]
.sym 47854 VexRiscv._zz_171_[0]
.sym 47855 basesoc_dat_w[2]
.sym 47856 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 47857 VexRiscv._zz_194_[12]
.sym 47858 VexRiscv._zz_152_[27]
.sym 47859 VexRiscv._zz_195_[6]
.sym 47866 VexRiscv._zz_36_[21]
.sym 47867 $abc$40744$n6672
.sym 47868 $abc$40744$n4955
.sym 47869 $abc$40744$n4568_1
.sym 47871 $abc$40744$n4872
.sym 47872 $abc$40744$n4266_1
.sym 47874 VexRiscv._zz_79_[21]
.sym 47878 VexRiscv._zz_323_[0]
.sym 47879 $abc$40744$n4572_1
.sym 47880 $abc$40744$n4956_1
.sym 47882 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47884 $abc$40744$n4267_1
.sym 47885 $abc$40744$n4873_1
.sym 47886 VexRiscv._zz_194_[5]
.sym 47887 $abc$40744$n4569_1
.sym 47890 VexRiscv._zz_194_[7]
.sym 47891 VexRiscv._zz_35_[21]
.sym 47899 VexRiscv._zz_36_[21]
.sym 47900 $abc$40744$n4873_1
.sym 47901 $abc$40744$n4955
.sym 47905 VexRiscv._zz_323_[0]
.sym 47906 VexRiscv._zz_194_[5]
.sym 47910 VexRiscv._zz_323_[0]
.sym 47912 VexRiscv._zz_194_[7]
.sym 47916 VexRiscv._zz_35_[21]
.sym 47917 $abc$40744$n4872
.sym 47919 $abc$40744$n4956_1
.sym 47923 $abc$40744$n4266_1
.sym 47924 $abc$40744$n4569_1
.sym 47925 VexRiscv._zz_35_[21]
.sym 47930 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47934 $abc$40744$n6672
.sym 47935 $abc$40744$n4572_1
.sym 47936 VexRiscv._zz_79_[21]
.sym 47937 $abc$40744$n4266_1
.sym 47940 $abc$40744$n4267_1
.sym 47942 VexRiscv._zz_36_[21]
.sym 47943 $abc$40744$n4568_1
.sym 47944 $abc$40744$n2586_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47948 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 47949 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 47950 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 47951 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 47952 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 47953 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 47954 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 47955 $abc$40744$n6712
.sym 47956 VexRiscv._zz_316_[4]
.sym 47959 VexRiscv.CsrPlugin_mepc[29]
.sym 47961 VexRiscv._zz_195_[5]
.sym 47962 basesoc_uart_phy_storage[30]
.sym 47963 VexRiscv._zz_316_[5]
.sym 47964 VexRiscv.lastStagePc[9]
.sym 47965 $abc$40744$n4481_1
.sym 47967 VexRiscv._zz_195_[4]
.sym 47968 VexRiscv._zz_195_[3]
.sym 47969 VexRiscv._zz_195_[4]
.sym 47970 VexRiscv.execute_to_memory_IS_DIV
.sym 47973 $abc$40744$n4292
.sym 47975 basesoc_adr[1]
.sym 47976 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 47978 $abc$40744$n2565
.sym 47980 VexRiscv._zz_41_[24]
.sym 47990 $abc$40744$n3749
.sym 47996 VexRiscv._zz_323_[0]
.sym 47997 $abc$40744$n4579_1
.sym 47998 $abc$40744$n4581_1
.sym 48000 $abc$40744$n4577_1
.sym 48002 VexRiscv._zz_195_[13]
.sym 48003 VexRiscv._zz_195_[7]
.sym 48005 VexRiscv._zz_194_[12]
.sym 48006 $abc$40744$n2436
.sym 48007 VexRiscv._zz_195_[2]
.sym 48008 VexRiscv._zz_195_[8]
.sym 48010 VexRiscv._zz_194_[1]
.sym 48011 VexRiscv._zz_330_
.sym 48012 VexRiscv._zz_194_[6]
.sym 48013 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48014 VexRiscv._zz_194_[5]
.sym 48016 basesoc_ctrl_reset_reset_r
.sym 48017 VexRiscv._zz_194_[12]
.sym 48018 VexRiscv._zz_194_[7]
.sym 48019 VexRiscv._zz_195_[6]
.sym 48021 VexRiscv._zz_195_[8]
.sym 48022 VexRiscv._zz_194_[7]
.sym 48023 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48024 VexRiscv._zz_330_
.sym 48027 $abc$40744$n4581_1
.sym 48028 $abc$40744$n3749
.sym 48029 $abc$40744$n4577_1
.sym 48030 $abc$40744$n4579_1
.sym 48034 VexRiscv._zz_323_[0]
.sym 48036 VexRiscv._zz_194_[12]
.sym 48039 VexRiscv._zz_194_[6]
.sym 48040 VexRiscv._zz_195_[7]
.sym 48041 VexRiscv._zz_330_
.sym 48042 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48045 VexRiscv._zz_195_[6]
.sym 48046 VexRiscv._zz_194_[5]
.sym 48047 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48048 VexRiscv._zz_330_
.sym 48053 basesoc_ctrl_reset_reset_r
.sym 48057 VexRiscv._zz_194_[1]
.sym 48058 VexRiscv._zz_330_
.sym 48059 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48060 VexRiscv._zz_195_[2]
.sym 48063 VexRiscv._zz_195_[13]
.sym 48064 VexRiscv._zz_194_[12]
.sym 48065 VexRiscv._zz_330_
.sym 48066 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48067 $abc$40744$n2436
.sym 48068 clk12_$glb_clk
.sym 48069 sys_rst_$glb_sr
.sym 48070 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 48071 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 48072 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 48073 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 48074 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 48075 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 48076 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 48077 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 48078 VexRiscv._zz_318_[7]
.sym 48079 $abc$40744$n4848_1
.sym 48082 $abc$40744$n4265_1
.sym 48083 VexRiscv._zz_200_[24]
.sym 48084 VexRiscv._zz_195_[7]
.sym 48085 $abc$40744$n4230_1
.sym 48086 $abc$40744$n4383_1
.sym 48087 VexRiscv._zz_216_[18]
.sym 48088 $abc$40744$n4868
.sym 48090 VexRiscv._zz_194_[10]
.sym 48092 $abc$40744$n3999
.sym 48094 $abc$40744$n2614
.sym 48095 VexRiscv._zz_194_[29]
.sym 48096 VexRiscv._zz_316_[32]
.sym 48097 VexRiscv._zz_330_
.sym 48098 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 48099 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48100 $abc$40744$n4479_1
.sym 48101 $abc$40744$n2614
.sym 48102 VexRiscv._zz_330_
.sym 48103 VexRiscv._zz_323_[0]
.sym 48104 VexRiscv._zz_195_[21]
.sym 48105 VexRiscv._zz_288_[1]
.sym 48111 VexRiscv._zz_195_[11]
.sym 48112 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48113 VexRiscv._zz_330_
.sym 48114 $abc$40744$n4454_1
.sym 48120 VexRiscv._zz_36_[21]
.sym 48122 $abc$40744$n233
.sym 48124 VexRiscv._zz_194_[14]
.sym 48125 $abc$40744$n4455_1
.sym 48126 VexRiscv._zz_195_[12]
.sym 48128 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 48130 VexRiscv._zz_195_[15]
.sym 48132 VexRiscv._zz_194_[10]
.sym 48133 $abc$40744$n3638
.sym 48135 VexRiscv._zz_318_[14]
.sym 48136 VexRiscv.execute_to_memory_IS_DIV
.sym 48137 VexRiscv._zz_194_[11]
.sym 48138 $abc$40744$n4265_1
.sym 48139 VexRiscv._zz_194_[15]
.sym 48140 VexRiscv.memory_arbitration_isValid
.sym 48141 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 48142 VexRiscv._zz_195_[16]
.sym 48144 VexRiscv.memory_arbitration_isValid
.sym 48145 $abc$40744$n4454_1
.sym 48146 VexRiscv.execute_to_memory_IS_DIV
.sym 48147 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 48150 VexRiscv._zz_195_[15]
.sym 48151 VexRiscv._zz_330_
.sym 48152 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48153 VexRiscv._zz_194_[14]
.sym 48156 VexRiscv._zz_330_
.sym 48157 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48158 VexRiscv._zz_195_[12]
.sym 48159 VexRiscv._zz_194_[11]
.sym 48162 $abc$40744$n4455_1
.sym 48164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 48165 $abc$40744$n3638
.sym 48168 VexRiscv._zz_36_[21]
.sym 48174 VexRiscv._zz_194_[10]
.sym 48175 VexRiscv._zz_195_[11]
.sym 48176 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48177 VexRiscv._zz_330_
.sym 48181 VexRiscv._zz_195_[15]
.sym 48182 $abc$40744$n4265_1
.sym 48183 VexRiscv._zz_318_[14]
.sym 48186 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48187 VexRiscv._zz_330_
.sym 48188 VexRiscv._zz_194_[15]
.sym 48189 VexRiscv._zz_195_[16]
.sym 48190 $abc$40744$n233
.sym 48191 clk12_$glb_clk
.sym 48193 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 48194 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 48195 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 48196 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48197 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 48198 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 48199 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 48200 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 48202 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 48205 VexRiscv._zz_35_[9]
.sym 48206 $abc$40744$n7766
.sym 48208 VexRiscv._zz_171_[1]
.sym 48209 VexRiscv._zz_323_[0]
.sym 48210 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 48211 $abc$40744$n3979
.sym 48212 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 48213 VexRiscv._zz_35_[8]
.sym 48214 $abc$40744$n4873_1
.sym 48215 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 48216 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 48217 $abc$40744$n2485
.sym 48218 VexRiscv._zz_79_[19]
.sym 48219 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 48221 VexRiscv._zz_318_[14]
.sym 48222 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 48223 $abc$40744$n4228
.sym 48225 VexRiscv._zz_194_[31]
.sym 48226 VexRiscv._zz_194_[25]
.sym 48227 VexRiscv.decode_to_execute_RS2[22]
.sym 48228 VexRiscv._zz_195_[30]
.sym 48234 VexRiscv._zz_194_[20]
.sym 48235 VexRiscv._zz_194_[17]
.sym 48237 VexRiscv._zz_195_[17]
.sym 48238 VexRiscv._zz_194_[19]
.sym 48240 VexRiscv._zz_195_[18]
.sym 48242 VexRiscv._zz_323_[0]
.sym 48244 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 48246 VexRiscv._zz_195_[19]
.sym 48250 VexRiscv._zz_194_[22]
.sym 48251 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 48252 VexRiscv.CsrPlugin_hadException
.sym 48255 VexRiscv._zz_195_[23]
.sym 48257 VexRiscv._zz_330_
.sym 48259 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48261 VexRiscv._zz_194_[16]
.sym 48264 VexRiscv._zz_195_[21]
.sym 48265 VexRiscv._zz_194_[18]
.sym 48267 VexRiscv._zz_194_[18]
.sym 48268 VexRiscv._zz_195_[19]
.sym 48269 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48270 VexRiscv._zz_330_
.sym 48273 VexRiscv._zz_323_[0]
.sym 48274 VexRiscv._zz_194_[19]
.sym 48279 VexRiscv._zz_194_[22]
.sym 48280 VexRiscv._zz_330_
.sym 48281 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48282 VexRiscv._zz_195_[23]
.sym 48287 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 48291 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48292 VexRiscv._zz_195_[21]
.sym 48293 VexRiscv._zz_194_[20]
.sym 48294 VexRiscv._zz_330_
.sym 48297 VexRiscv._zz_330_
.sym 48298 VexRiscv._zz_195_[18]
.sym 48299 VexRiscv._zz_194_[17]
.sym 48300 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48306 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 48309 VexRiscv._zz_330_
.sym 48310 VexRiscv._zz_194_[16]
.sym 48311 VexRiscv._zz_195_[17]
.sym 48312 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48313 VexRiscv.CsrPlugin_hadException
.sym 48314 clk12_$glb_clk
.sym 48316 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 48317 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 48318 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 48319 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 48320 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 48321 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 48322 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 48323 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 48324 VexRiscv._zz_194_[22]
.sym 48329 $abc$40744$n233
.sym 48330 $abc$40744$n5315_1
.sym 48331 $abc$40744$n2565
.sym 48332 VexRiscv._zz_316_[19]
.sym 48333 VexRiscv._zz_79_[18]
.sym 48334 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 48335 VexRiscv._zz_316_[0]
.sym 48338 VexRiscv._zz_194_[20]
.sym 48340 VexRiscv._zz_194_[26]
.sym 48341 $abc$40744$n8241
.sym 48342 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48343 basesoc_dat_w[2]
.sym 48344 $abc$40744$n4261_1
.sym 48345 $abc$40744$n8241
.sym 48346 VexRiscv._zz_171_[0]
.sym 48347 VexRiscv._zz_195_[25]
.sym 48348 VexRiscv._zz_195_[28]
.sym 48349 VexRiscv._zz_195_[24]
.sym 48357 VexRiscv._zz_35_[19]
.sym 48359 $abc$40744$n4723_1
.sym 48360 $abc$40744$n4265_1
.sym 48362 $abc$40744$n4261_1
.sym 48365 VexRiscv._zz_194_[29]
.sym 48366 VexRiscv._zz_194_[26]
.sym 48367 VexRiscv._zz_330_
.sym 48368 $abc$40744$n4535
.sym 48369 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 48371 $abc$40744$n3638
.sym 48372 $abc$40744$n4479_1
.sym 48373 VexRiscv._zz_323_[0]
.sym 48376 VexRiscv._zz_195_[27]
.sym 48379 VexRiscv._zz_318_[29]
.sym 48381 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 48382 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48383 VexRiscv._zz_195_[26]
.sym 48386 VexRiscv._zz_194_[25]
.sym 48387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 48388 VexRiscv._zz_195_[30]
.sym 48390 VexRiscv._zz_194_[26]
.sym 48391 VexRiscv._zz_195_[27]
.sym 48392 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48393 VexRiscv._zz_330_
.sym 48396 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 48397 VexRiscv._zz_323_[0]
.sym 48402 VexRiscv._zz_195_[30]
.sym 48404 VexRiscv._zz_318_[29]
.sym 48405 $abc$40744$n4265_1
.sym 48408 VexRiscv._zz_330_
.sym 48409 VexRiscv._zz_195_[30]
.sym 48410 VexRiscv._zz_194_[29]
.sym 48411 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48416 VexRiscv._zz_35_[19]
.sym 48420 VexRiscv._zz_195_[26]
.sym 48421 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48422 VexRiscv._zz_330_
.sym 48423 VexRiscv._zz_194_[25]
.sym 48426 $abc$40744$n4479_1
.sym 48427 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 48428 $abc$40744$n4535
.sym 48429 $abc$40744$n4261_1
.sym 48432 $abc$40744$n3638
.sym 48433 $abc$40744$n4723_1
.sym 48434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 48437 clk12_$glb_clk
.sym 48438 VexRiscv.reset_$glb_sr
.sym 48439 eventmanager_pending_w[2]
.sym 48440 $abc$40744$n2486
.sym 48441 $abc$40744$n6066
.sym 48442 $abc$40744$n6068
.sym 48443 $abc$40744$n6054
.sym 48444 $abc$40744$n6076_1
.sym 48445 $abc$40744$n6052
.sym 48446 $abc$40744$n6060
.sym 48451 VexRiscv._zz_318_[19]
.sym 48455 VexRiscv._zz_195_[29]
.sym 48457 VexRiscv._zz_194_[28]
.sym 48458 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 48460 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 48461 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 48462 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 48463 VexRiscv._zz_195_[17]
.sym 48465 VexRiscv._zz_318_[29]
.sym 48468 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 48471 VexRiscv._zz_195_[12]
.sym 48472 VexRiscv._zz_79_[19]
.sym 48473 $abc$40744$n2565
.sym 48480 VexRiscv._zz_318_[18]
.sym 48482 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 48483 $abc$40744$n4708
.sym 48484 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 48485 $abc$40744$n4520
.sym 48486 $abc$40744$n4265_1
.sym 48488 VexRiscv._zz_171_[1]
.sym 48490 $abc$40744$n4538
.sym 48491 $abc$40744$n4230_1
.sym 48493 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 48494 VexRiscv.memory_arbitration_isValid
.sym 48495 $abc$40744$n4521
.sym 48500 VexRiscv._zz_152_[6]
.sym 48501 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 48502 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48503 $abc$40744$n3638
.sym 48505 $abc$40744$n4270_1
.sym 48506 VexRiscv._zz_171_[0]
.sym 48507 VexRiscv.CsrPlugin_hadException
.sym 48508 VexRiscv._zz_195_[19]
.sym 48509 VexRiscv.execute_to_memory_IS_DIV
.sym 48510 VexRiscv.CsrPlugin_mtval[28]
.sym 48513 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48514 VexRiscv.memory_arbitration_isValid
.sym 48515 VexRiscv.execute_to_memory_IS_DIV
.sym 48516 $abc$40744$n4538
.sym 48519 VexRiscv._zz_171_[0]
.sym 48520 VexRiscv._zz_152_[6]
.sym 48521 VexRiscv._zz_171_[1]
.sym 48522 $abc$40744$n4270_1
.sym 48525 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 48526 VexRiscv.memory_arbitration_isValid
.sym 48527 VexRiscv.execute_to_memory_IS_DIV
.sym 48528 $abc$40744$n4520
.sym 48534 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 48538 $abc$40744$n4708
.sym 48539 $abc$40744$n4230_1
.sym 48540 VexRiscv.CsrPlugin_mtval[28]
.sym 48543 $abc$40744$n3638
.sym 48544 $abc$40744$n4521
.sym 48545 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 48551 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 48556 VexRiscv._zz_318_[18]
.sym 48557 VexRiscv._zz_195_[19]
.sym 48558 $abc$40744$n4265_1
.sym 48559 VexRiscv.CsrPlugin_hadException
.sym 48560 clk12_$glb_clk
.sym 48562 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 48563 VexRiscv.CsrPlugin_mepc[28]
.sym 48564 $abc$40744$n5328_1
.sym 48565 VexRiscv.CsrPlugin_mepc[20]
.sym 48566 VexRiscv.CsrPlugin_mepc[6]
.sym 48567 VexRiscv.CsrPlugin_mepc[5]
.sym 48568 $abc$40744$n5372
.sym 48569 $abc$40744$n5356
.sym 48570 $abc$40744$n4707_1
.sym 48574 csrbankarray_csrbank2_dat0_w[6]
.sym 48575 VexRiscv._zz_200_[19]
.sym 48576 csrbankarray_csrbank0_leds_out0_w[1]
.sym 48578 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 48580 VexRiscv._zz_35_[26]
.sym 48581 VexRiscv.decode_to_execute_RS2[26]
.sym 48582 VexRiscv.memory_arbitration_isValid
.sym 48583 $abc$40744$n2486
.sym 48584 VexRiscv._zz_318_[18]
.sym 48590 VexRiscv._zz_330_
.sym 48591 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48592 $abc$40744$n4843
.sym 48593 VexRiscv.CsrPlugin_hadException
.sym 48597 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 48603 VexRiscv._zz_195_[17]
.sym 48605 $abc$40744$n233
.sym 48608 VexRiscv._zz_313_
.sym 48613 VexRiscv._zz_41_[12]
.sym 48615 VexRiscv._zz_195_[15]
.sym 48616 VexRiscv._zz_41_[14]
.sym 48622 VexRiscv._zz_195_[18]
.sym 48623 VexRiscv._zz_195_[16]
.sym 48624 $abc$40744$n3999
.sym 48625 VexRiscv._zz_201_[20]
.sym 48627 VexRiscv._zz_201_[28]
.sym 48628 VexRiscv.CsrPlugin_mepc[28]
.sym 48629 $abc$40744$n4228
.sym 48630 VexRiscv.CsrPlugin_mepc[20]
.sym 48632 $abc$40744$n3999
.sym 48636 VexRiscv._zz_195_[17]
.sym 48637 VexRiscv._zz_313_
.sym 48639 VexRiscv._zz_195_[18]
.sym 48644 VexRiscv._zz_41_[12]
.sym 48649 VexRiscv._zz_313_
.sym 48650 VexRiscv._zz_195_[16]
.sym 48651 VexRiscv._zz_195_[15]
.sym 48654 VexRiscv._zz_201_[28]
.sym 48655 $abc$40744$n3999
.sym 48656 $abc$40744$n4228
.sym 48657 VexRiscv.CsrPlugin_mepc[28]
.sym 48660 VexRiscv.CsrPlugin_mepc[20]
.sym 48661 $abc$40744$n4228
.sym 48662 VexRiscv._zz_201_[20]
.sym 48663 $abc$40744$n3999
.sym 48672 VexRiscv._zz_41_[14]
.sym 48682 $abc$40744$n233
.sym 48683 clk12_$glb_clk
.sym 48685 VexRiscv._zz_201_[28]
.sym 48688 VexRiscv.reset
.sym 48691 VexRiscv._zz_201_[20]
.sym 48698 $abc$40744$n5315_1
.sym 48699 VexRiscv.lastStagePc[20]
.sym 48700 VexRiscv.CsrPlugin_mepc[20]
.sym 48701 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 48703 VexRiscv.lastStagePc[28]
.sym 48704 waittimer0_count[11]
.sym 48706 VexRiscv.CsrPlugin_mepc[28]
.sym 48708 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 48715 $abc$40744$n4228
.sym 48719 $abc$40744$n2644
.sym 48730 VexRiscv._zz_321_
.sym 48734 $abc$40744$n5587
.sym 48736 $abc$40744$n5581
.sym 48741 $abc$40744$n5582_1
.sym 48747 $abc$40744$n5588_1
.sym 48755 csrbankarray_csrbank2_dat0_w[6]
.sym 48760 $abc$40744$n5588_1
.sym 48761 VexRiscv._zz_321_
.sym 48762 $abc$40744$n5587
.sym 48773 csrbankarray_csrbank2_dat0_w[6]
.sym 48783 VexRiscv._zz_321_
.sym 48785 $abc$40744$n5582_1
.sym 48786 $abc$40744$n5581
.sym 48806 clk12_$glb_clk
.sym 48807 $abc$40744$n233_$glb_sr
.sym 48810 clk12
.sym 48819 $abc$40744$n233
.sym 48821 VexRiscv._zz_313_
.sym 48822 $abc$40744$n5315_1
.sym 48882 $abc$40744$n2586
.sym 48906 $abc$40744$n2586
.sym 48908 basesoc_timer0_value[9]
.sym 48909 $abc$40744$n5938_1
.sym 48910 $abc$40744$n6154
.sym 48911 $abc$40744$n6142
.sym 48912 basesoc_timer0_value[3]
.sym 48913 $abc$40744$n5936_1
.sym 48914 basesoc_timer0_value[6]
.sym 48915 $abc$40744$n5986_1
.sym 48920 basesoc_timer0_load_storage[11]
.sym 48925 basesoc_timer0_value[18]
.sym 48927 basesoc_timer0_value[29]
.sym 48930 basesoc_timer0_value[26]
.sym 48931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 48932 basesoc_timer0_value[7]
.sym 48940 $abc$40744$n231
.sym 48942 basesoc_timer0_value[5]
.sym 48950 $abc$40744$n5925_1
.sym 48951 $abc$40744$n5920_1
.sym 48952 $abc$40744$n3907
.sym 48954 $abc$40744$n5987
.sym 48955 basesoc_timer0_value[16]
.sym 48956 $abc$40744$n5988_1
.sym 48957 basesoc_timer0_value_status[10]
.sym 48958 basesoc_timer0_value[10]
.sym 48959 basesoc_timer0_value[1]
.sym 48960 $abc$40744$n5985
.sym 48961 $abc$40744$n2442
.sym 48968 basesoc_timer0_value[22]
.sym 48969 $abc$40744$n5920_1
.sym 48971 basesoc_timer0_reload_storage[14]
.sym 48973 $abc$40744$n5986_1
.sym 48975 basesoc_timer0_value_status[2]
.sym 48976 basesoc_timer0_value[14]
.sym 48977 basesoc_timer0_value_status[14]
.sym 48983 basesoc_timer0_value_status[14]
.sym 48984 $abc$40744$n5985
.sym 48985 $abc$40744$n5988_1
.sym 48986 $abc$40744$n5920_1
.sym 48989 $abc$40744$n5920_1
.sym 48990 $abc$40744$n5925_1
.sym 48991 basesoc_timer0_value_status[10]
.sym 48992 basesoc_timer0_value_status[2]
.sym 48995 $abc$40744$n3907
.sym 48996 $abc$40744$n5986_1
.sym 48997 $abc$40744$n5987
.sym 48998 basesoc_timer0_reload_storage[14]
.sym 49001 basesoc_timer0_value[14]
.sym 49009 basesoc_timer0_value[22]
.sym 49014 basesoc_timer0_value[1]
.sym 49022 basesoc_timer0_value[16]
.sym 49027 basesoc_timer0_value[10]
.sym 49029 $abc$40744$n2442
.sym 49030 clk12_$glb_clk
.sym 49031 sys_rst_$glb_sr
.sym 49034 serial_rx
.sym 49036 $abc$40744$n5959
.sym 49037 $abc$40744$n5945
.sym 49038 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 49039 $abc$40744$n5944_1
.sym 49040 $abc$40744$n5943
.sym 49041 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 49042 $abc$40744$n5947
.sym 49043 $abc$40744$n5940_1
.sym 49047 $abc$40744$n2251
.sym 49048 array_muxed1[4]
.sym 49049 basesoc_timer0_value[1]
.sym 49050 array_muxed1[13]
.sym 49051 $abc$40744$n2442
.sym 49052 $abc$40744$n6714
.sym 49053 basesoc_timer0_value_status[25]
.sym 49054 basesoc_adr[4]
.sym 49055 basesoc_timer0_value[9]
.sym 49056 array_muxed1[0]
.sym 49057 $PACKER_VCC_NET
.sym 49058 $abc$40744$n2426
.sym 49059 basesoc_timer0_value[13]
.sym 49064 basesoc_timer0_value[6]
.sym 49065 $abc$40744$n5959
.sym 49070 basesoc_timer0_load_storage[29]
.sym 49074 $abc$40744$n6459_1
.sym 49077 basesoc_timer0_reload_storage[7]
.sym 49078 $abc$40744$n3902_1
.sym 49079 $abc$40744$n3907
.sym 49080 $abc$40744$n3904_1
.sym 49085 $abc$40744$n3902_1
.sym 49086 basesoc_timer0_value[9]
.sym 49088 $abc$40744$n5920_1
.sym 49089 $abc$40744$n5925_1
.sym 49090 basesoc_timer0_load_storage[21]
.sym 49091 $abc$40744$n5943
.sym 49092 basesoc_timer0_value[16]
.sym 49093 basesoc_timer0_value[13]
.sym 49095 basesoc_timer0_load_storage[25]
.sym 49097 basesoc_timer0_value_status[17]
.sym 49098 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 49099 $abc$40744$n5923_1
.sym 49101 basesoc_timer0_en_storage
.sym 49102 basesoc_timer0_value_status[29]
.sym 49113 $abc$40744$n5984_1
.sym 49114 basesoc_timer0_eventmanager_status_w
.sym 49117 $abc$40744$n6156_1
.sym 49118 $abc$40744$n5990_1
.sym 49119 basesoc_timer0_load_storage[14]
.sym 49120 $abc$40744$n3898_1
.sym 49121 basesoc_timer0_load_storage[10]
.sym 49122 basesoc_timer0_value[6]
.sym 49123 basesoc_timer0_value[7]
.sym 49124 basesoc_timer0_load_storage[30]
.sym 49126 basesoc_timer0_en_storage
.sym 49127 basesoc_timer0_load_storage[16]
.sym 49128 $abc$40744$n6726
.sym 49130 $abc$40744$n5989
.sym 49133 basesoc_timer0_load_storage[5]
.sym 49134 basesoc_timer0_reload_storage[7]
.sym 49135 basesoc_timer0_value[4]
.sym 49136 $abc$40744$n6150_1
.sym 49138 basesoc_timer0_load_storage[7]
.sym 49139 $abc$40744$n3902_1
.sym 49140 $abc$40744$n3895
.sym 49141 basesoc_timer0_value[5]
.sym 49143 $abc$40744$n6146
.sym 49144 $abc$40744$n6168_1
.sym 49146 basesoc_timer0_en_storage
.sym 49148 $abc$40744$n6156_1
.sym 49149 basesoc_timer0_load_storage[10]
.sym 49152 $abc$40744$n3898_1
.sym 49153 basesoc_timer0_load_storage[30]
.sym 49154 $abc$40744$n3902_1
.sym 49155 basesoc_timer0_load_storage[14]
.sym 49158 basesoc_timer0_load_storage[7]
.sym 49159 $abc$40744$n6150_1
.sym 49160 basesoc_timer0_en_storage
.sym 49164 basesoc_timer0_value[7]
.sym 49165 basesoc_timer0_value[4]
.sym 49166 basesoc_timer0_value[5]
.sym 49167 basesoc_timer0_value[6]
.sym 49170 basesoc_timer0_en_storage
.sym 49171 $abc$40744$n6146
.sym 49172 basesoc_timer0_load_storage[5]
.sym 49176 basesoc_timer0_load_storage[16]
.sym 49177 $abc$40744$n6168_1
.sym 49179 basesoc_timer0_en_storage
.sym 49182 $abc$40744$n5984_1
.sym 49183 $abc$40744$n5989
.sym 49184 $abc$40744$n3895
.sym 49185 $abc$40744$n5990_1
.sym 49188 basesoc_timer0_reload_storage[7]
.sym 49190 basesoc_timer0_eventmanager_status_w
.sym 49191 $abc$40744$n6726
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 $abc$40744$n3929
.sym 49196 $abc$40744$n5980_1
.sym 49197 $abc$40744$n6830_1
.sym 49198 $abc$40744$n6158
.sym 49199 $abc$40744$n6794_1
.sym 49200 $abc$40744$n6831_1
.sym 49201 $abc$40744$n5993
.sym 49202 csrbankarray_csrbank3_bitbang0_w[0]
.sym 49205 basesoc_uart_phy_storage[30]
.sym 49206 basesoc_timer0_reload_storage[25]
.sym 49207 $abc$40744$n6327_1
.sym 49208 $abc$40744$n3900_1
.sym 49209 $abc$40744$n6750
.sym 49210 basesoc_uart_phy_rx_reg[4]
.sym 49211 basesoc_timer0_load_storage[23]
.sym 49212 $abc$40744$n3895
.sym 49213 basesoc_uart_phy_storage[29]
.sym 49214 basesoc_timer0_value[0]
.sym 49215 basesoc_timer0_load_storage[22]
.sym 49216 basesoc_timer0_value[15]
.sym 49217 basesoc_uart_phy_storage[31]
.sym 49218 array_muxed0[10]
.sym 49219 $abc$40744$n2251
.sym 49221 $abc$40744$n3913
.sym 49222 basesoc_timer0_load_storage[26]
.sym 49223 basesoc_timer0_load_storage[31]
.sym 49224 basesoc_timer0_load_storage[7]
.sym 49225 basesoc_timer0_reload_storage[26]
.sym 49226 $abc$40744$n3895
.sym 49227 basesoc_timer0_load_storage[10]
.sym 49229 slave_sel_r[1]
.sym 49230 $abc$40744$n6168_1
.sym 49237 $abc$40744$n6180_1
.sym 49238 $abc$40744$n6735
.sym 49240 basesoc_timer0_value[12]
.sym 49241 basesoc_timer0_reload_storage[14]
.sym 49242 $abc$40744$n6747
.sym 49243 $abc$40744$n3927
.sym 49244 basesoc_timer0_load_storage[14]
.sym 49245 basesoc_timer0_value[14]
.sym 49246 basesoc_timer0_eventmanager_status_w
.sym 49247 $abc$40744$n3926
.sym 49250 $abc$40744$n3895
.sym 49252 basesoc_timer0_load_storage[11]
.sym 49254 $abc$40744$n6830_1
.sym 49255 $abc$40744$n6158
.sym 49256 $abc$40744$n5977
.sym 49257 $abc$40744$n6831_1
.sym 49259 basesoc_timer0_value[13]
.sym 49260 $abc$40744$n3929
.sym 49261 basesoc_timer0_reload_storage[10]
.sym 49263 $abc$40744$n3928
.sym 49264 basesoc_timer0_value[15]
.sym 49265 basesoc_timer0_load_storage[22]
.sym 49266 basesoc_timer0_en_storage
.sym 49267 $abc$40744$n6164
.sym 49270 basesoc_timer0_en_storage
.sym 49271 basesoc_timer0_load_storage[11]
.sym 49272 $abc$40744$n6158
.sym 49275 basesoc_timer0_load_storage[14]
.sym 49276 $abc$40744$n6164
.sym 49277 basesoc_timer0_en_storage
.sym 49281 $abc$40744$n3926
.sym 49282 $abc$40744$n3929
.sym 49283 $abc$40744$n3928
.sym 49284 $abc$40744$n3927
.sym 49287 basesoc_timer0_value[15]
.sym 49288 basesoc_timer0_value[14]
.sym 49289 basesoc_timer0_value[13]
.sym 49290 basesoc_timer0_value[12]
.sym 49293 basesoc_timer0_reload_storage[10]
.sym 49294 basesoc_timer0_eventmanager_status_w
.sym 49295 $abc$40744$n6735
.sym 49299 basesoc_timer0_en_storage
.sym 49300 basesoc_timer0_load_storage[22]
.sym 49301 $abc$40744$n6180_1
.sym 49305 $abc$40744$n6830_1
.sym 49306 $abc$40744$n3895
.sym 49307 $abc$40744$n5977
.sym 49308 $abc$40744$n6831_1
.sym 49311 basesoc_timer0_eventmanager_status_w
.sym 49312 $abc$40744$n6747
.sym 49313 basesoc_timer0_reload_storage[14]
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 $abc$40744$n3689
.sym 49319 $abc$40744$n6807_1
.sym 49320 VexRiscv._zz_201_[4]
.sym 49321 $abc$40744$n6805_1
.sym 49322 $abc$40744$n6806_1
.sym 49323 VexRiscv._zz_201_[29]
.sym 49324 $abc$40744$n6829_1
.sym 49325 $abc$40744$n6804_1
.sym 49326 csrbankarray_csrbank3_bitbang0_w[1]
.sym 49327 $abc$40744$n5920_1
.sym 49329 basesoc_uart_phy_storage[20]
.sym 49330 basesoc_uart_phy_tx_busy
.sym 49331 $abc$40744$n3904_1
.sym 49332 array_muxed0[12]
.sym 49333 basesoc_timer0_eventmanager_status_w
.sym 49334 $abc$40744$n2511
.sym 49335 csrbankarray_csrbank3_bitbang0_w[0]
.sym 49336 array_muxed1[0]
.sym 49337 $abc$40744$n3905
.sym 49338 basesoc_uart_phy_rx_reg[3]
.sym 49339 array_muxed1[10]
.sym 49340 $abc$40744$n5990_1
.sym 49341 basesoc_timer0_value_status[28]
.sym 49342 basesoc_timer0_load_storage[18]
.sym 49343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 49344 basesoc_timer0_load_storage[29]
.sym 49345 basesoc_timer0_value_status[7]
.sym 49346 basesoc_adr[4]
.sym 49347 basesoc_timer0_reload_storage[10]
.sym 49348 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 49349 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 49350 basesoc_uart_phy_storage[24]
.sym 49351 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49353 $abc$40744$n2280
.sym 49360 basesoc_timer0_load_storage[18]
.sym 49361 $abc$40744$n6759
.sym 49362 basesoc_timer0_value[27]
.sym 49363 $abc$40744$n6188
.sym 49364 $abc$40744$n6186_1
.sym 49365 basesoc_timer0_reload_storage[16]
.sym 49366 basesoc_timer0_eventmanager_status_w
.sym 49367 $abc$40744$n6753
.sym 49369 $abc$40744$n6194_1
.sym 49370 basesoc_timer0_load_storage[29]
.sym 49371 basesoc_timer0_value[24]
.sym 49372 basesoc_timer0_load_storage[25]
.sym 49373 $abc$40744$n6771
.sym 49374 basesoc_timer0_value[26]
.sym 49375 basesoc_timer0_reload_storage[22]
.sym 49377 basesoc_timer0_value[25]
.sym 49379 $abc$40744$n6172
.sym 49382 basesoc_timer0_load_storage[26]
.sym 49383 basesoc_timer0_en_storage
.sym 49387 basesoc_timer0_reload_storage[18]
.sym 49392 basesoc_timer0_value[26]
.sym 49393 basesoc_timer0_value[24]
.sym 49394 basesoc_timer0_value[25]
.sym 49395 basesoc_timer0_value[27]
.sym 49398 basesoc_timer0_eventmanager_status_w
.sym 49399 basesoc_timer0_reload_storage[22]
.sym 49400 $abc$40744$n6771
.sym 49405 basesoc_timer0_en_storage
.sym 49406 basesoc_timer0_load_storage[25]
.sym 49407 $abc$40744$n6186_1
.sym 49410 $abc$40744$n6753
.sym 49412 basesoc_timer0_eventmanager_status_w
.sym 49413 basesoc_timer0_reload_storage[16]
.sym 49416 $abc$40744$n6759
.sym 49417 basesoc_timer0_reload_storage[18]
.sym 49419 basesoc_timer0_eventmanager_status_w
.sym 49422 basesoc_timer0_load_storage[18]
.sym 49424 basesoc_timer0_en_storage
.sym 49425 $abc$40744$n6172
.sym 49429 basesoc_timer0_en_storage
.sym 49430 basesoc_timer0_load_storage[29]
.sym 49431 $abc$40744$n6194_1
.sym 49434 basesoc_timer0_load_storage[26]
.sym 49436 basesoc_timer0_en_storage
.sym 49437 $abc$40744$n6188
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 basesoc_bus_wishbone_dat_r[5]
.sym 49442 $abc$40744$n3702_1
.sym 49443 $abc$40744$n3703_1
.sym 49444 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 49445 $abc$40744$n6654_1
.sym 49446 $abc$40744$n6808_1
.sym 49447 $abc$40744$n3697
.sym 49448 $abc$40744$n3698
.sym 49449 array_muxed1[17]
.sym 49453 $abc$40744$n6470_1
.sym 49454 array_muxed0[3]
.sym 49455 $abc$40744$n3815
.sym 49456 basesoc_timer0_value[11]
.sym 49457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 49458 $abc$40744$n3794
.sym 49459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 49460 $abc$40744$n3817
.sym 49461 $abc$40744$n6479_1
.sym 49462 $abc$40744$n2565
.sym 49463 basesoc_adr[3]
.sym 49464 $abc$40744$n2296
.sym 49465 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 49466 basesoc_timer0_reload_storage[7]
.sym 49467 $abc$40744$n3907
.sym 49470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 49472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 49474 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 49475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 49476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 49482 $abc$40744$n3814
.sym 49483 $abc$40744$n6780
.sym 49485 $abc$40744$n6792
.sym 49487 basesoc_timer0_reload_storage[29]
.sym 49489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 49491 $abc$40744$n3795
.sym 49492 $abc$40744$n6783
.sym 49495 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 49496 sys_rst
.sym 49497 basesoc_timer0_reload_storage[26]
.sym 49498 basesoc_timer0_eventmanager_status_w
.sym 49506 basesoc_we
.sym 49509 basesoc_timer0_reload_storage[25]
.sym 49512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 49513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 49515 $abc$40744$n3814
.sym 49516 sys_rst
.sym 49517 $abc$40744$n3795
.sym 49518 basesoc_we
.sym 49521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 49528 basesoc_timer0_reload_storage[29]
.sym 49529 basesoc_timer0_eventmanager_status_w
.sym 49530 $abc$40744$n6792
.sym 49533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 49539 basesoc_timer0_reload_storage[26]
.sym 49541 basesoc_timer0_eventmanager_status_w
.sym 49542 $abc$40744$n6783
.sym 49545 $abc$40744$n6780
.sym 49546 basesoc_timer0_eventmanager_status_w
.sym 49548 basesoc_timer0_reload_storage[25]
.sym 49551 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 49558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 49561 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 49562 clk12_$glb_clk
.sym 49564 $abc$40744$n3695
.sym 49565 $abc$40744$n6456
.sym 49566 $abc$40744$n3720_1
.sym 49567 $abc$40744$n3710_1
.sym 49568 $abc$40744$n136
.sym 49569 $abc$40744$n5875
.sym 49570 $abc$40744$n6444_1
.sym 49571 $abc$40744$n138
.sym 49572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 49573 basesoc_adr[1]
.sym 49574 basesoc_adr[1]
.sym 49576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 49577 basesoc_uart_tx_fifo_consume[2]
.sym 49578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 49579 $abc$40744$n6464_1
.sym 49580 $abc$40744$n5576_1
.sym 49581 basesoc_dat_w[1]
.sym 49582 $abc$40744$n5621
.sym 49583 basesoc_bus_wishbone_dat_r[5]
.sym 49584 basesoc_uart_phy_rx_reg[7]
.sym 49585 $abc$40744$n6523
.sym 49586 basesoc_timer0_value[28]
.sym 49587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 49588 basesoc_uart_phy_storage[16]
.sym 49589 $abc$40744$n5943
.sym 49590 $abc$40744$n3913
.sym 49591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 49592 basesoc_we
.sym 49593 basesoc_uart_phy_storage[9]
.sym 49594 basesoc_timer0_value_status[29]
.sym 49595 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 49596 basesoc_timer0_load_storage[25]
.sym 49597 VexRiscv._zz_191_
.sym 49598 basesoc_timer0_value_status[17]
.sym 49599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 49610 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 49612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 49615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 49617 basesoc_timer0_reload_storage[10]
.sym 49618 $abc$40744$n6808_1
.sym 49620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 49623 $abc$40744$n3720_1
.sym 49624 $abc$40744$n3710_1
.sym 49627 $abc$40744$n3907
.sym 49630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 49631 basesoc_timer0_reload_storage[18]
.sym 49634 $abc$40744$n3910_1
.sym 49635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 49636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 49639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 49647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 49653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 49656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 49664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 49668 $abc$40744$n3710_1
.sym 49669 $abc$40744$n6808_1
.sym 49670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 49671 $abc$40744$n3720_1
.sym 49674 $abc$40744$n3910_1
.sym 49675 basesoc_timer0_reload_storage[18]
.sym 49676 $abc$40744$n3907
.sym 49677 basesoc_timer0_reload_storage[10]
.sym 49683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 49684 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 49685 clk12_$glb_clk
.sym 49687 basesoc_timer0_reload_storage[7]
.sym 49688 $abc$40744$n5890_1
.sym 49689 $abc$40744$n6527
.sym 49690 $abc$40744$n5891_1
.sym 49691 basesoc_uart_phy_storage[21]
.sym 49692 $abc$40744$n2280
.sym 49693 basesoc_uart_phy_storage[16]
.sym 49694 $abc$40744$n229
.sym 49695 $abc$40744$n6041
.sym 49696 basesoc_adr[0]
.sym 49697 basesoc_adr[0]
.sym 49698 VexRiscv._zz_194_[23]
.sym 49699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 49700 $abc$40744$n3900_1
.sym 49701 slave_sel_r[0]
.sym 49702 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 49703 $abc$40744$n2565
.sym 49704 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 49706 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 49707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 49708 array_muxed1[11]
.sym 49709 VexRiscv.dBus_cmd_payload_wr
.sym 49710 VexRiscv._zz_130_[5]
.sym 49711 $abc$40744$n3895
.sym 49712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 49713 $abc$40744$n5931
.sym 49714 $abc$40744$n2280
.sym 49715 basesoc_timer0_value[12]
.sym 49716 basesoc_timer0_load_storage[7]
.sym 49717 basesoc_timer0_reload_storage[26]
.sym 49718 basesoc_adr[1]
.sym 49719 $abc$40744$n3868_1
.sym 49720 slave_sel_r[1]
.sym 49721 $abc$40744$n6435
.sym 49722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 49728 $abc$40744$n6435
.sym 49729 $abc$40744$n6437
.sym 49730 basesoc_timer0_value_status[18]
.sym 49731 $abc$40744$n6438_1
.sym 49733 basesoc_timer0_en_storage
.sym 49734 $abc$40744$n5949
.sym 49735 basesoc_timer0_reload_storage[26]
.sym 49737 $abc$40744$n3895
.sym 49738 basesoc_timer0_load_storage[12]
.sym 49739 $abc$40744$n3840_1
.sym 49740 basesoc_timer0_value_status[26]
.sym 49741 $abc$40744$n5948_1
.sym 49742 $abc$40744$n5897_1
.sym 49744 $abc$40744$n5932_1
.sym 49746 $abc$40744$n6436_1
.sym 49747 $abc$40744$n5950_1
.sym 49749 $abc$40744$n5943
.sym 49750 $abc$40744$n3913
.sym 49751 $abc$40744$n5887
.sym 49752 $abc$40744$n5888_1
.sym 49754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 49755 $abc$40744$n5896_1
.sym 49756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 49757 $abc$40744$n6160
.sym 49758 $abc$40744$n5923_1
.sym 49759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 49761 $abc$40744$n3895
.sym 49763 $abc$40744$n5948_1
.sym 49764 $abc$40744$n5943
.sym 49767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 49769 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 49770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 49773 $abc$40744$n6436_1
.sym 49774 $abc$40744$n6437
.sym 49775 $abc$40744$n6435
.sym 49776 $abc$40744$n6438_1
.sym 49779 basesoc_timer0_value_status[26]
.sym 49780 basesoc_timer0_value_status[18]
.sym 49781 $abc$40744$n5923_1
.sym 49782 $abc$40744$n5932_1
.sym 49785 $abc$40744$n3840_1
.sym 49786 $abc$40744$n5887
.sym 49788 $abc$40744$n5888_1
.sym 49791 $abc$40744$n5950_1
.sym 49792 $abc$40744$n5949
.sym 49793 basesoc_timer0_reload_storage[26]
.sym 49794 $abc$40744$n3913
.sym 49798 basesoc_timer0_load_storage[12]
.sym 49799 $abc$40744$n6160
.sym 49800 basesoc_timer0_en_storage
.sym 49803 $abc$40744$n5897_1
.sym 49804 $abc$40744$n5896_1
.sym 49806 $abc$40744$n3840_1
.sym 49808 clk12_$glb_clk
.sym 49809 sys_rst_$glb_sr
.sym 49810 basesoc_uart_phy_storage[8]
.sym 49814 VexRiscv._zz_194_[10]
.sym 49815 VexRiscv._zz_194_[3]
.sym 49816 $abc$40744$n5403_1
.sym 49817 $abc$40744$n5931
.sym 49818 $abc$40744$n3811
.sym 49819 $abc$40744$n6476_1
.sym 49820 VexRiscv._zz_194_[9]
.sym 49822 $abc$40744$n3818
.sym 49823 basesoc_timer0_reload_storage[12]
.sym 49824 $abc$40744$n8240
.sym 49825 $abc$40744$n6438_1
.sym 49826 basesoc_ctrl_storage[17]
.sym 49827 $abc$40744$n6448
.sym 49828 basesoc_vexriscv_ibus_adr[12]
.sym 49829 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 49830 $abc$40744$n3840_1
.sym 49831 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 49832 $abc$40744$n6431
.sym 49833 $abc$40744$n6437
.sym 49834 $abc$40744$n6904
.sym 49835 basesoc_uart_phy_storage[24]
.sym 49836 basesoc_uart_phy_tx_busy
.sym 49837 $abc$40744$n5887
.sym 49838 basesoc_uart_phy_storage[21]
.sym 49839 basesoc_uart_phy_storage[7]
.sym 49840 $abc$40744$n2280
.sym 49841 $abc$40744$n5896_1
.sym 49842 basesoc_uart_phy_storage[0]
.sym 49843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 49844 basesoc_timer0_value_status[7]
.sym 49845 basesoc_vexriscv_dbus_we
.sym 49852 basesoc_uart_phy_storage[15]
.sym 49855 basesoc_timer0_value[17]
.sym 49862 $abc$40744$n2442
.sym 49866 basesoc_timer0_value[25]
.sym 49867 $abc$40744$n3676
.sym 49869 basesoc_uart_phy_storage[31]
.sym 49872 basesoc_adr[0]
.sym 49873 basesoc_timer0_value[26]
.sym 49875 basesoc_timer0_value[7]
.sym 49877 basesoc_timer0_value[18]
.sym 49878 basesoc_adr[1]
.sym 49879 basesoc_timer0_value[29]
.sym 49880 $abc$40744$n3721_1
.sym 49884 $abc$40744$n3676
.sym 49886 $abc$40744$n3721_1
.sym 49892 basesoc_timer0_value[7]
.sym 49899 basesoc_timer0_value[18]
.sym 49904 basesoc_timer0_value[29]
.sym 49908 basesoc_timer0_value[26]
.sym 49915 basesoc_timer0_value[17]
.sym 49920 basesoc_adr[1]
.sym 49921 basesoc_uart_phy_storage[15]
.sym 49922 basesoc_uart_phy_storage[31]
.sym 49923 basesoc_adr[0]
.sym 49929 basesoc_timer0_value[25]
.sym 49930 $abc$40744$n2442
.sym 49931 clk12_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49933 $abc$40744$n7001
.sym 49934 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 49935 VexRiscv._zz_124_
.sym 49936 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 49937 $abc$40744$n5930
.sym 49938 basesoc_uart_phy_uart_clk_txen
.sym 49939 $abc$40744$n3772
.sym 49940 $abc$40744$n4840
.sym 49941 $abc$40744$n192
.sym 49944 basesoc_uart_phy_storage[3]
.sym 49945 basesoc_timer0_reload_storage[14]
.sym 49946 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 49947 $abc$40744$n5250
.sym 49948 $abc$40744$n3818
.sym 49949 VexRiscv.decode_to_execute_RS2[14]
.sym 49950 $abc$40744$n2442
.sym 49951 slave_sel_r[2]
.sym 49952 $abc$40744$n5271
.sym 49953 VexRiscv._zz_130_[5]
.sym 49954 VexRiscv.decode_to_execute_RS2[20]
.sym 49956 VexRiscv._zz_194_[9]
.sym 49957 basesoc_ctrl_reset_reset_r
.sym 49958 basesoc_adr[0]
.sym 49959 basesoc_uart_phy_storage[23]
.sym 49960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 49961 basesoc_adr[2]
.sym 49962 $abc$40744$n3772
.sym 49963 VexRiscv._zz_194_[3]
.sym 49964 $abc$40744$n233
.sym 49965 basesoc_dat_w[6]
.sym 49966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 49967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 49968 VexRiscv._zz_194_[2]
.sym 49974 basesoc_adr[0]
.sym 49975 $abc$40744$n140
.sym 49977 basesoc_uart_phy_storage[23]
.sym 49978 $abc$40744$n3772
.sym 49979 basesoc_adr[2]
.sym 49980 basesoc_uart_phy_storage[28]
.sym 49983 basesoc_ctrl_reset_reset_r
.sym 49984 basesoc_dat_w[1]
.sym 49987 sys_rst
.sym 49988 basesoc_adr[1]
.sym 49991 $abc$40744$n3868_1
.sym 49992 $abc$40744$n3818
.sym 49996 basesoc_uart_phy_storage[4]
.sym 49997 $abc$40744$n4840
.sym 49999 basesoc_uart_phy_storage[7]
.sym 50001 $abc$40744$n2359
.sym 50004 basesoc_uart_phy_storage[12]
.sym 50007 basesoc_uart_phy_storage[28]
.sym 50008 basesoc_adr[1]
.sym 50009 basesoc_adr[0]
.sym 50010 basesoc_uart_phy_storage[12]
.sym 50013 basesoc_adr[1]
.sym 50014 basesoc_adr[0]
.sym 50015 basesoc_uart_phy_storage[23]
.sym 50016 basesoc_uart_phy_storage[7]
.sym 50021 basesoc_ctrl_reset_reset_r
.sym 50025 $abc$40744$n3868_1
.sym 50026 $abc$40744$n3818
.sym 50027 basesoc_adr[2]
.sym 50028 sys_rst
.sym 50032 basesoc_dat_w[1]
.sym 50039 $abc$40744$n4840
.sym 50040 $abc$40744$n3772
.sym 50044 $abc$40744$n140
.sym 50049 $abc$40744$n140
.sym 50050 basesoc_adr[0]
.sym 50051 basesoc_adr[1]
.sym 50052 basesoc_uart_phy_storage[4]
.sym 50053 $abc$40744$n2359
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50056 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 50057 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 50058 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 50059 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 50060 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 50061 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 50062 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 50063 basesoc_uart_phy_storage[13]
.sym 50064 VexRiscv._zz_32_[1]
.sym 50065 $abc$40744$n3945
.sym 50066 $abc$40744$n3945
.sym 50067 VexRiscv._zz_32_[1]
.sym 50068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 50069 VexRiscv._zz_130_[5]
.sym 50070 $abc$40744$n8240
.sym 50071 $abc$40744$n3812
.sym 50072 basesoc_dat_w[1]
.sym 50073 $abc$40744$n6060_1
.sym 50074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 50075 $abc$40744$n3764
.sym 50076 $abc$40744$n3599
.sym 50077 VexRiscv._zz_50_[7]
.sym 50078 basesoc_uart_eventmanager_storage[1]
.sym 50079 VexRiscv._zz_124_
.sym 50080 VexRiscv._zz_124_
.sym 50081 basesoc_uart_phy_storage[9]
.sym 50082 basesoc_uart_phy_storage[4]
.sym 50083 basesoc_dat_w[6]
.sym 50084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50085 basesoc_uart_phy_storage[16]
.sym 50086 basesoc_uart_phy_storage[3]
.sym 50087 basesoc_uart_phy_storage[8]
.sym 50088 basesoc_uart_phy_storage[26]
.sym 50089 VexRiscv._zz_191_
.sym 50090 basesoc_uart_phy_storage[12]
.sym 50091 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 50098 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 50100 basesoc_uart_phy_storage[4]
.sym 50101 basesoc_uart_phy_storage[6]
.sym 50104 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 50105 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 50107 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 50108 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 50110 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 50114 basesoc_uart_phy_storage[0]
.sym 50117 basesoc_uart_phy_storage[3]
.sym 50119 basesoc_uart_phy_storage[1]
.sym 50122 basesoc_uart_phy_storage[2]
.sym 50123 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 50124 basesoc_uart_phy_storage[5]
.sym 50125 basesoc_uart_phy_storage[7]
.sym 50126 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 50129 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 50131 basesoc_uart_phy_storage[0]
.sym 50132 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 50135 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 50137 basesoc_uart_phy_storage[1]
.sym 50138 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 50139 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 50141 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 50143 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 50144 basesoc_uart_phy_storage[2]
.sym 50145 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 50147 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 50149 basesoc_uart_phy_storage[3]
.sym 50150 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 50151 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 50153 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 50155 basesoc_uart_phy_storage[4]
.sym 50156 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 50157 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 50159 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 50161 basesoc_uart_phy_storage[5]
.sym 50162 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 50163 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 50165 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 50167 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 50168 basesoc_uart_phy_storage[6]
.sym 50169 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 50171 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 50173 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 50174 basesoc_uart_phy_storage[7]
.sym 50175 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 50180 $abc$40744$n6908
.sym 50181 $abc$40744$n6910
.sym 50182 $abc$40744$n6912
.sym 50183 $abc$40744$n6914
.sym 50184 $abc$40744$n6916
.sym 50185 $abc$40744$n6918
.sym 50186 $abc$40744$n6920
.sym 50187 $abc$40744$n130
.sym 50189 VexRiscv._zz_79_[21]
.sym 50191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50192 VexRiscv.CsrPlugin_hadException
.sym 50193 $abc$40744$n4261_1
.sym 50194 VexRiscv._zz_191_
.sym 50195 grant
.sym 50196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 50197 $abc$40744$n233
.sym 50198 VexRiscv._zz_79_[7]
.sym 50199 $abc$40744$n2627
.sym 50200 sys_rst
.sym 50201 VexRiscv._zz_79_[7]
.sym 50202 $abc$40744$n3814
.sym 50203 basesoc_timer0_load_storage[7]
.sym 50204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50205 basesoc_uart_phy_storage[1]
.sym 50206 $abc$40744$n2280
.sym 50208 $abc$40744$n5
.sym 50209 basesoc_timer0_reload_storage[26]
.sym 50210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50211 VexRiscv._zz_289_[3]
.sym 50213 basesoc_uart_phy_storage[20]
.sym 50215 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 50221 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 50222 basesoc_uart_phy_storage[10]
.sym 50223 basesoc_uart_phy_storage[11]
.sym 50224 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 50226 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 50227 basesoc_uart_phy_storage[14]
.sym 50228 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 50230 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 50231 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 50233 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 50234 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 50235 basesoc_uart_phy_storage[13]
.sym 50236 basesoc_uart_phy_storage[15]
.sym 50241 basesoc_uart_phy_storage[9]
.sym 50247 basesoc_uart_phy_storage[8]
.sym 50250 basesoc_uart_phy_storage[12]
.sym 50252 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 50254 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 50255 basesoc_uart_phy_storage[8]
.sym 50256 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 50258 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 50260 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 50261 basesoc_uart_phy_storage[9]
.sym 50262 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 50264 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 50266 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 50267 basesoc_uart_phy_storage[10]
.sym 50268 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 50270 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 50272 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 50273 basesoc_uart_phy_storage[11]
.sym 50274 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 50276 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 50278 basesoc_uart_phy_storage[12]
.sym 50279 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 50280 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 50282 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 50284 basesoc_uart_phy_storage[13]
.sym 50285 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 50286 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 50288 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 50290 basesoc_uart_phy_storage[14]
.sym 50291 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 50292 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 50294 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 50296 basesoc_uart_phy_storage[15]
.sym 50297 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 50298 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 50302 $abc$40744$n6922
.sym 50303 $abc$40744$n6924
.sym 50304 $abc$40744$n6926
.sym 50305 $abc$40744$n6928
.sym 50306 $abc$40744$n6930
.sym 50307 $abc$40744$n6932
.sym 50308 $abc$40744$n6934
.sym 50309 $abc$40744$n6936
.sym 50310 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 50311 $abc$40744$n4868
.sym 50312 VexRiscv._zz_194_[4]
.sym 50314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 50315 csrbankarray_csrbank0_leds_out0_w[3]
.sym 50316 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 50317 basesoc_uart_phy_storage[2]
.sym 50318 $abc$40744$n4329_1
.sym 50319 VexRiscv.decode_to_execute_RS2[8]
.sym 50320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 50321 basesoc_uart_phy_tx_busy
.sym 50322 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 50323 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 50324 $abc$40744$n2407
.sym 50325 $abc$40744$n2438
.sym 50326 $abc$40744$n6904
.sym 50327 basesoc_uart_phy_storage[17]
.sym 50328 basesoc_uart_phy_storage[24]
.sym 50329 basesoc_uart_phy_storage[25]
.sym 50330 basesoc_uart_phy_storage[21]
.sym 50331 basesoc_uart_phy_storage[7]
.sym 50332 $abc$40744$n2253
.sym 50333 basesoc_uart_phy_storage[0]
.sym 50334 VexRiscv._zz_255_[1]
.sym 50335 basesoc_uart_phy_storage[17]
.sym 50337 $abc$40744$n4267_1
.sym 50338 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 50343 basesoc_uart_phy_storage[17]
.sym 50344 basesoc_uart_phy_storage[22]
.sym 50346 basesoc_uart_phy_storage[18]
.sym 50347 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 50348 basesoc_uart_phy_storage[19]
.sym 50350 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 50351 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 50352 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 50353 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 50355 basesoc_uart_phy_storage[16]
.sym 50356 basesoc_uart_phy_storage[21]
.sym 50358 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 50360 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 50365 basesoc_uart_phy_storage[23]
.sym 50368 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 50374 basesoc_uart_phy_storage[20]
.sym 50375 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 50377 basesoc_uart_phy_storage[16]
.sym 50378 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 50379 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 50381 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 50383 basesoc_uart_phy_storage[17]
.sym 50384 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 50385 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 50387 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 50389 basesoc_uart_phy_storage[18]
.sym 50390 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 50391 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 50393 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 50395 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 50396 basesoc_uart_phy_storage[19]
.sym 50397 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 50399 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 50401 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 50402 basesoc_uart_phy_storage[20]
.sym 50403 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 50405 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 50407 basesoc_uart_phy_storage[21]
.sym 50408 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 50409 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 50411 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 50413 basesoc_uart_phy_storage[22]
.sym 50414 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 50415 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 50417 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 50419 basesoc_uart_phy_storage[23]
.sym 50420 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 50421 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 50425 $abc$40744$n6938
.sym 50426 $abc$40744$n6940
.sym 50427 $abc$40744$n6942
.sym 50428 $abc$40744$n6944
.sym 50429 $abc$40744$n6946
.sym 50430 $abc$40744$n6948
.sym 50431 $abc$40744$n6950
.sym 50432 $abc$40744$n6952
.sym 50434 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 50435 $abc$40744$n4234
.sym 50437 $abc$40744$n2633
.sym 50438 $abc$40744$n6023
.sym 50439 $abc$40744$n5928
.sym 50440 VexRiscv._zz_200_[11]
.sym 50441 count[0]
.sym 50442 $abc$40744$n2647
.sym 50443 $abc$40744$n2644
.sym 50444 $abc$40744$n6922
.sym 50445 $abc$40744$n3676
.sym 50446 $abc$40744$n3815
.sym 50447 VexRiscv._zz_79_[9]
.sym 50449 VexRiscv.decode_to_execute_RS2[18]
.sym 50450 $abc$40744$n233
.sym 50451 basesoc_uart_phy_storage[23]
.sym 50452 VexRiscv._zz_194_[2]
.sym 50453 basesoc_dat_w[6]
.sym 50454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 50455 VexRiscv._zz_194_[3]
.sym 50456 $abc$40744$n233
.sym 50457 basesoc_uart_rx_fifo_level0[4]
.sym 50458 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 50459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 50460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 50461 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 50466 basesoc_uart_phy_storage[31]
.sym 50467 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 50468 basesoc_uart_phy_storage[29]
.sym 50469 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 50472 basesoc_uart_phy_storage[28]
.sym 50474 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 50476 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 50478 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 50479 basesoc_uart_phy_storage[27]
.sym 50480 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 50481 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 50484 basesoc_uart_phy_storage[30]
.sym 50485 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 50488 basesoc_uart_phy_storage[24]
.sym 50489 basesoc_uart_phy_storage[25]
.sym 50493 basesoc_uart_phy_storage[26]
.sym 50498 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 50500 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 50501 basesoc_uart_phy_storage[24]
.sym 50502 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 50504 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 50506 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 50507 basesoc_uart_phy_storage[25]
.sym 50508 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 50510 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 50512 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 50513 basesoc_uart_phy_storage[26]
.sym 50514 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 50516 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 50518 basesoc_uart_phy_storage[27]
.sym 50519 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 50520 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 50522 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 50524 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 50525 basesoc_uart_phy_storage[28]
.sym 50526 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 50528 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 50530 basesoc_uart_phy_storage[29]
.sym 50531 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 50532 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 50534 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 50536 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 50537 basesoc_uart_phy_storage[30]
.sym 50538 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 50540 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 50542 basesoc_uart_phy_storage[31]
.sym 50543 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 50544 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 50548 $abc$40744$n6954
.sym 50549 $abc$40744$n6956
.sym 50550 $abc$40744$n6958
.sym 50551 $abc$40744$n6960
.sym 50552 $abc$40744$n6962
.sym 50553 $abc$40744$n6964
.sym 50554 $abc$40744$n6966
.sym 50555 $abc$40744$n6968
.sym 50556 VexRiscv.CsrPlugin_hadException
.sym 50557 $abc$40744$n8241
.sym 50558 VexRiscv._zz_194_[2]
.sym 50559 VexRiscv.CsrPlugin_hadException
.sym 50561 VexRiscv._zz_164_[13]
.sym 50562 $abc$40744$n6870
.sym 50563 VexRiscv._zz_130_[7]
.sym 50564 basesoc_uart_phy_storage[19]
.sym 50565 $abc$40744$n6873
.sym 50566 basesoc_uart_phy_storage[22]
.sym 50567 VexRiscv._zz_171_[0]
.sym 50568 basesoc_uart_phy_storage[18]
.sym 50569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 50570 VexRiscv._zz_152_[10]
.sym 50571 $abc$40744$n4356_1
.sym 50572 VexRiscv._zz_35_[7]
.sym 50573 basesoc_uart_phy_storage[4]
.sym 50574 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 50575 $abc$40744$n4230_1
.sym 50576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50577 basesoc_uart_phy_storage[3]
.sym 50578 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 50579 basesoc_uart_phy_storage[26]
.sym 50580 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 50581 VexRiscv._zz_79_[0]
.sym 50582 $abc$40744$n4853
.sym 50583 basesoc_uart_rx_fifo_wrport_we
.sym 50584 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 50589 $PACKER_VCC_NET
.sym 50593 $abc$40744$n6946
.sym 50595 basesoc_uart_rx_fifo_level0[0]
.sym 50597 $abc$40744$n6938
.sym 50599 basesoc_uart_phy_rx_busy
.sym 50613 $abc$40744$n6954
.sym 50615 $abc$40744$n6958
.sym 50616 $abc$40744$n6960
.sym 50618 $abc$40744$n6964
.sym 50625 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 50628 $abc$40744$n6954
.sym 50630 basesoc_uart_phy_rx_busy
.sym 50635 $abc$40744$n6958
.sym 50637 basesoc_uart_phy_rx_busy
.sym 50640 basesoc_uart_phy_rx_busy
.sym 50643 $abc$40744$n6964
.sym 50646 $abc$40744$n6946
.sym 50649 basesoc_uart_phy_rx_busy
.sym 50652 basesoc_uart_phy_rx_busy
.sym 50655 $abc$40744$n6960
.sym 50659 $abc$40744$n6938
.sym 50661 basesoc_uart_phy_rx_busy
.sym 50665 $PACKER_VCC_NET
.sym 50667 basesoc_uart_rx_fifo_level0[0]
.sym 50669 clk12_$glb_clk
.sym 50670 sys_rst_$glb_sr
.sym 50671 $abc$40744$n6596
.sym 50672 VexRiscv._zz_36_[12]
.sym 50673 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 50674 $abc$40744$n5606
.sym 50675 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 50676 $abc$40744$n5600
.sym 50677 VexRiscv._zz_255_[1]
.sym 50678 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 50680 basesoc_uart_phy_storage[30]
.sym 50681 basesoc_uart_phy_storage[30]
.sym 50682 basesoc_timer0_reload_storage[25]
.sym 50683 basesoc_uart_phy_storage[27]
.sym 50684 $abc$40744$n2580
.sym 50685 VexRiscv._zz_191_
.sym 50686 basesoc_uart_phy_storage[28]
.sym 50687 basesoc_dat_w[3]
.sym 50688 spiflash_bus_dat_r[28]
.sym 50690 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 50691 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 50692 VexRiscv._zz_79_[13]
.sym 50693 $abc$40744$n4292
.sym 50694 VexRiscv.CsrPlugin_mepc[4]
.sym 50695 basesoc_uart_rx_fifo_level0[4]
.sym 50696 $abc$40744$n5
.sym 50697 VexRiscv._zz_164_[18]
.sym 50698 $abc$40744$n2280
.sym 50699 VexRiscv._zz_289_[3]
.sym 50700 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50701 VexRiscv.lastStagePc[12]
.sym 50702 VexRiscv._zz_200_[5]
.sym 50703 VexRiscv.memory_arbitration_isValid
.sym 50704 VexRiscv.CsrPlugin_mepc[11]
.sym 50705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50706 basesoc_timer0_load_storage[7]
.sym 50713 VexRiscv._zz_200_[0]
.sym 50714 $abc$40744$n2407
.sym 50716 VexRiscv._zz_199_
.sym 50717 VexRiscv.CsrPlugin_mtval[12]
.sym 50719 $abc$40744$n6866
.sym 50720 $abc$40744$n4403_1
.sym 50721 $abc$40744$n6876
.sym 50722 VexRiscv._zz_200_[6]
.sym 50724 $abc$40744$n6875
.sym 50728 $abc$40744$n6867
.sym 50730 VexRiscv._zz_171_[0]
.sym 50731 $abc$40744$n6873
.sym 50732 $abc$40744$n6870
.sym 50734 $abc$40744$n6872
.sym 50735 $abc$40744$n4230_1
.sym 50739 VexRiscv._zz_152_[12]
.sym 50740 $abc$40744$n6869
.sym 50741 $abc$40744$n4404_1
.sym 50742 VexRiscv._zz_171_[1]
.sym 50743 basesoc_uart_rx_fifo_wrport_we
.sym 50745 $abc$40744$n4404_1
.sym 50746 VexRiscv.CsrPlugin_mtval[12]
.sym 50748 $abc$40744$n4230_1
.sym 50753 VexRiscv._zz_200_[6]
.sym 50754 VexRiscv._zz_199_
.sym 50758 VexRiscv._zz_200_[0]
.sym 50759 VexRiscv._zz_199_
.sym 50763 $abc$40744$n6869
.sym 50764 $abc$40744$n6870
.sym 50766 basesoc_uart_rx_fifo_wrport_we
.sym 50769 $abc$40744$n6876
.sym 50771 basesoc_uart_rx_fifo_wrport_we
.sym 50772 $abc$40744$n6875
.sym 50776 basesoc_uart_rx_fifo_wrport_we
.sym 50777 $abc$40744$n6873
.sym 50778 $abc$40744$n6872
.sym 50781 basesoc_uart_rx_fifo_wrport_we
.sym 50782 $abc$40744$n6866
.sym 50783 $abc$40744$n6867
.sym 50787 VexRiscv._zz_171_[1]
.sym 50788 VexRiscv._zz_171_[0]
.sym 50789 $abc$40744$n4403_1
.sym 50790 VexRiscv._zz_152_[12]
.sym 50791 $abc$40744$n2407
.sym 50792 clk12_$glb_clk
.sym 50793 sys_rst_$glb_sr
.sym 50794 VexRiscv._zz_164_[0]
.sym 50795 $abc$40744$n5660
.sym 50796 $abc$40744$n4408_1
.sym 50797 $abc$40744$n4410_1
.sym 50798 $abc$40744$n4059
.sym 50799 VexRiscv._zz_164_[6]
.sym 50800 VexRiscv._zz_199_
.sym 50801 $abc$40744$n5400_1
.sym 50803 VexRiscv._zz_200_[0]
.sym 50804 csrbankarray_csrbank2_ctrl0_w[1]
.sym 50805 VexRiscv._zz_194_[29]
.sym 50806 VexRiscv.decode_to_execute_RS2[12]
.sym 50807 $abc$40744$n6876
.sym 50808 VexRiscv._zz_200_[12]
.sym 50809 VexRiscv._zz_200_[1]
.sym 50810 VexRiscv._zz_200_[6]
.sym 50811 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 50812 basesoc_uart_rx_fifo_level0[3]
.sym 50813 VexRiscv._zz_50_[9]
.sym 50814 $abc$40744$n4818_1
.sym 50815 VexRiscv._zz_130_[4]
.sym 50816 VexRiscv._zz_288_[1]
.sym 50817 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50818 $abc$40744$n5415_1
.sym 50819 basesoc_uart_phy_storage[17]
.sym 50820 VexRiscv._zz_44_[1]
.sym 50821 basesoc_dat_w[1]
.sym 50822 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 50823 VexRiscv._zz_199_
.sym 50824 $abc$40744$n4192
.sym 50825 basesoc_uart_phy_storage[0]
.sym 50826 VexRiscv._zz_255_[1]
.sym 50827 VexRiscv._zz_164_[0]
.sym 50828 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 50829 $abc$40744$n4267_1
.sym 50835 VexRiscv.CsrPlugin_mepc[12]
.sym 50837 VexRiscv._zz_200_[15]
.sym 50838 VexRiscv._zz_200_[11]
.sym 50839 VexRiscv._zz_200_[3]
.sym 50842 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 50843 $abc$40744$n5315_1
.sym 50847 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 50848 $abc$40744$n5340_1
.sym 50850 $abc$40744$n5370_1
.sym 50852 VexRiscv._zz_200_[12]
.sym 50856 $abc$40744$n2644
.sym 50857 VexRiscv._zz_199_
.sym 50860 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 50861 VexRiscv.lastStagePc[12]
.sym 50864 $abc$40744$n5346_1
.sym 50869 $abc$40744$n5315_1
.sym 50870 $abc$40744$n5340_1
.sym 50871 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 50875 VexRiscv._zz_200_[3]
.sym 50877 VexRiscv._zz_199_
.sym 50880 $abc$40744$n5370_1
.sym 50881 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 50883 $abc$40744$n5315_1
.sym 50888 VexRiscv._zz_200_[12]
.sym 50889 VexRiscv._zz_199_
.sym 50894 VexRiscv._zz_199_
.sym 50895 VexRiscv._zz_200_[11]
.sym 50898 VexRiscv.lastStagePc[12]
.sym 50899 VexRiscv.CsrPlugin_mepc[12]
.sym 50900 $abc$40744$n2644
.sym 50904 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 50905 $abc$40744$n5315_1
.sym 50906 $abc$40744$n5346_1
.sym 50911 VexRiscv._zz_200_[15]
.sym 50913 VexRiscv._zz_199_
.sym 50915 clk12_$glb_clk
.sym 50917 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 50918 $abc$40744$n6052_1
.sym 50919 VexRiscv._zz_152_[4]
.sym 50920 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 50921 basesoc_uart_phy_storage[23]
.sym 50922 $abc$40744$n5656
.sym 50923 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 50924 $abc$40744$n6051
.sym 50926 VexRiscv._zz_164_[6]
.sym 50927 VexRiscv._zz_194_[26]
.sym 50928 VexRiscv._zz_194_[24]
.sym 50929 VexRiscv._zz_41_[8]
.sym 50930 VexRiscv._zz_199_
.sym 50931 VexRiscv._zz_200_[31]
.sym 50932 VexRiscv._zz_289_[0]
.sym 50933 VexRiscv._zz_200_[15]
.sym 50934 VexRiscv._zz_194_[11]
.sym 50935 $abc$40744$n3905
.sym 50936 VexRiscv._zz_41_[0]
.sym 50937 VexRiscv.decode_to_execute_IS_MUL
.sym 50938 $abc$40744$n5660
.sym 50939 basesoc_uart_phy_storage[5]
.sym 50940 VexRiscv.decode_to_execute_IS_DIV
.sym 50941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 50942 basesoc_uart_phy_storage[23]
.sym 50943 $abc$40744$n3727_1
.sym 50944 VexRiscv._zz_194_[2]
.sym 50945 basesoc_dat_w[6]
.sym 50946 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 50947 VexRiscv.decode_to_execute_IS_MUL
.sym 50948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 50949 $abc$40744$n233
.sym 50950 VexRiscv._zz_194_[24]
.sym 50951 $abc$40744$n5400_1
.sym 50952 VexRiscv._zz_194_[3]
.sym 50960 VexRiscv._zz_288_[4]
.sym 50961 VexRiscv._zz_289_[4]
.sym 50963 VexRiscv._zz_200_[20]
.sym 50964 VexRiscv._zz_199_
.sym 50966 $abc$40744$n5
.sym 50967 VexRiscv._zz_41_[15]
.sym 50968 $abc$40744$n5211_1
.sym 50969 $abc$40744$n2251
.sym 50970 $abc$40744$n11
.sym 50971 VexRiscv._zz_289_[3]
.sym 50972 VexRiscv._zz_200_[23]
.sym 50978 VexRiscv._zz_32_[1]
.sym 50979 VexRiscv._zz_200_[15]
.sym 50981 VexRiscv._zz_288_[3]
.sym 50982 $abc$40744$n4192
.sym 50985 VexRiscv._zz_200_[8]
.sym 50991 VexRiscv._zz_200_[8]
.sym 50993 VexRiscv._zz_199_
.sym 50999 VexRiscv._zz_200_[23]
.sym 51000 VexRiscv._zz_199_
.sym 51004 $abc$40744$n5
.sym 51009 $abc$40744$n4192
.sym 51010 VexRiscv._zz_41_[15]
.sym 51011 VexRiscv._zz_200_[15]
.sym 51015 VexRiscv._zz_289_[3]
.sym 51016 $abc$40744$n5211_1
.sym 51017 VexRiscv._zz_32_[1]
.sym 51018 VexRiscv._zz_288_[3]
.sym 51021 $abc$40744$n5211_1
.sym 51022 VexRiscv._zz_32_[1]
.sym 51023 VexRiscv._zz_289_[4]
.sym 51024 VexRiscv._zz_288_[4]
.sym 51029 VexRiscv._zz_199_
.sym 51030 VexRiscv._zz_200_[20]
.sym 51035 $abc$40744$n11
.sym 51037 $abc$40744$n2251
.sym 51038 clk12_$glb_clk
.sym 51040 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 51041 VexRiscv.execute_to_memory_IS_MUL
.sym 51042 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 51043 $abc$40744$n5401
.sym 51044 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 51045 VexRiscv._zz_152_[3]
.sym 51046 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 51047 $abc$40744$n5469
.sym 51048 VexRiscv._zz_200_[30]
.sym 51049 $abc$40744$n214
.sym 51050 basesoc_adr[1]
.sym 51051 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 51053 VexRiscv._zz_35_[14]
.sym 51054 VexRiscv._zz_171_[0]
.sym 51055 VexRiscv._zz_288_[8]
.sym 51056 VexRiscv._zz_287_[4]
.sym 51057 VexRiscv._zz_289_[4]
.sym 51058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 51059 VexRiscv.decode_to_execute_RS2[27]
.sym 51060 VexRiscv._zz_41_[9]
.sym 51061 $abc$40744$n7039
.sym 51062 $abc$40744$n3817
.sym 51063 $abc$40744$n3727_1
.sym 51064 basesoc_uart_phy_storage[3]
.sym 51065 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 51066 basesoc_uart_phy_storage[26]
.sym 51067 VexRiscv._zz_288_[3]
.sym 51068 VexRiscv._zz_171_[1]
.sym 51069 VexRiscv._zz_191_
.sym 51070 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 51071 $abc$40744$n4230_1
.sym 51072 basesoc_uart_phy_storage[4]
.sym 51073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 51074 VexRiscv._zz_194_[9]
.sym 51075 VexRiscv._zz_35_[7]
.sym 51081 $abc$40744$n5313
.sym 51082 $abc$40744$n5316
.sym 51083 $abc$40744$n2627
.sym 51084 $abc$40744$n5268
.sym 51087 $abc$40744$n233
.sym 51088 $abc$40744$n5253
.sym 51089 $abc$40744$n5247
.sym 51091 VexRiscv._zz_288_[5]
.sym 51095 VexRiscv._zz_200_[6]
.sym 51096 $abc$40744$n4192
.sym 51099 VexRiscv._zz_41_[6]
.sym 51100 VexRiscv._zz_194_[1]
.sym 51102 VexRiscv._zz_194_[22]
.sym 51104 $abc$40744$n5310
.sym 51105 VexRiscv._zz_194_[23]
.sym 51107 VexRiscv._zz_194_[24]
.sym 51110 VexRiscv._zz_194_[8]
.sym 51111 $abc$40744$n5211_1
.sym 51112 VexRiscv._zz_194_[3]
.sym 51114 $abc$40744$n233
.sym 51115 $abc$40744$n5310
.sym 51117 VexRiscv._zz_194_[22]
.sym 51121 $abc$40744$n233
.sym 51122 $abc$40744$n5268
.sym 51123 VexRiscv._zz_194_[8]
.sym 51126 $abc$40744$n233
.sym 51128 $abc$40744$n5313
.sym 51129 VexRiscv._zz_194_[23]
.sym 51132 VexRiscv._zz_200_[6]
.sym 51133 VexRiscv._zz_41_[6]
.sym 51135 $abc$40744$n4192
.sym 51139 $abc$40744$n5316
.sym 51140 $abc$40744$n233
.sym 51141 VexRiscv._zz_194_[24]
.sym 51144 $abc$40744$n5253
.sym 51145 $abc$40744$n233
.sym 51147 VexRiscv._zz_194_[3]
.sym 51151 VexRiscv._zz_288_[5]
.sym 51153 $abc$40744$n5211_1
.sym 51156 $abc$40744$n5247
.sym 51158 VexRiscv._zz_194_[1]
.sym 51159 $abc$40744$n233
.sym 51160 $abc$40744$n2627
.sym 51161 clk12_$glb_clk
.sym 51163 $abc$40744$n5416
.sym 51164 VexRiscv._zz_288_[9]
.sym 51165 VexRiscv._zz_152_[18]
.sym 51166 $abc$40744$n3647
.sym 51167 VexRiscv._zz_287_[3]
.sym 51168 VexRiscv._zz_288_[6]
.sym 51169 $abc$40744$n5230_1
.sym 51170 $abc$40744$n3638
.sym 51173 basesoc_adr[0]
.sym 51174 VexRiscv._zz_194_[23]
.sym 51175 VexRiscv._zz_44_[0]
.sym 51176 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 51177 VexRiscv._zz_288_[5]
.sym 51178 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 51179 VexRiscv._zz_288_[4]
.sym 51182 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 51183 $abc$40744$n6672
.sym 51184 VexRiscv._zz_41_[3]
.sym 51185 VexRiscv._zz_130_[5]
.sym 51186 $abc$40744$n4843
.sym 51187 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51188 VexRiscv.memory_arbitration_isValid
.sym 51189 VexRiscv._zz_194_[30]
.sym 51191 VexRiscv._zz_287_[0]
.sym 51192 VexRiscv.CsrPlugin_mepc[11]
.sym 51193 basesoc_timer0_load_storage[7]
.sym 51194 VexRiscv._zz_164_[18]
.sym 51195 VexRiscv._zz_194_[29]
.sym 51197 VexRiscv._zz_287_[1]
.sym 51198 $abc$40744$n2280
.sym 51204 VexRiscv._zz_153_
.sym 51205 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51206 VexRiscv._zz_200_[8]
.sym 51208 VexRiscv._zz_200_[12]
.sym 51210 VexRiscv._zz_194_[28]
.sym 51211 VexRiscv._zz_41_[12]
.sym 51212 VexRiscv._zz_41_[8]
.sym 51217 VexRiscv._zz_194_[30]
.sym 51220 VexRiscv._zz_194_[29]
.sym 51221 $abc$40744$n233
.sym 51222 $abc$40744$n2627
.sym 51224 $abc$40744$n4192
.sym 51225 $abc$40744$n5328
.sym 51226 $abc$40744$n5331
.sym 51227 $abc$40744$n5334
.sym 51230 VexRiscv._zz_194_[26]
.sym 51231 $abc$40744$n5322
.sym 51232 $abc$40744$n5325
.sym 51234 $abc$40744$n5230_1
.sym 51235 VexRiscv._zz_194_[27]
.sym 51237 VexRiscv._zz_194_[28]
.sym 51238 $abc$40744$n5328
.sym 51240 $abc$40744$n233
.sym 51244 $abc$40744$n4192
.sym 51245 VexRiscv._zz_41_[8]
.sym 51246 VexRiscv._zz_200_[8]
.sym 51250 $abc$40744$n5334
.sym 51251 VexRiscv._zz_194_[30]
.sym 51252 $abc$40744$n233
.sym 51255 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51256 VexRiscv._zz_153_
.sym 51257 $abc$40744$n5230_1
.sym 51258 $abc$40744$n4192
.sym 51261 VexRiscv._zz_200_[12]
.sym 51262 VexRiscv._zz_41_[12]
.sym 51263 $abc$40744$n4192
.sym 51267 $abc$40744$n233
.sym 51268 VexRiscv._zz_194_[29]
.sym 51270 $abc$40744$n5331
.sym 51273 VexRiscv._zz_194_[27]
.sym 51274 $abc$40744$n5325
.sym 51276 $abc$40744$n233
.sym 51279 VexRiscv._zz_194_[26]
.sym 51281 $abc$40744$n233
.sym 51282 $abc$40744$n5322
.sym 51283 $abc$40744$n2627
.sym 51284 clk12_$glb_clk
.sym 51286 $abc$40744$n4156
.sym 51287 basesoc_timer0_load_storage[7]
.sym 51288 $abc$40744$n4728
.sym 51289 basesoc_timer0_load_storage[6]
.sym 51290 $abc$40744$n4155
.sym 51291 VexRiscv._zz_339_
.sym 51292 $abc$40744$n4181
.sym 51293 $abc$40744$n4729
.sym 51298 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 51299 $abc$40744$n4479_1
.sym 51300 VexRiscv._zz_200_[8]
.sym 51302 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 51303 VexRiscv.decode_to_execute_RS2[27]
.sym 51304 VexRiscv._zz_41_[10]
.sym 51305 $abc$40744$n4267_1
.sym 51306 VexRiscv._zz_200_[6]
.sym 51307 VexRiscv._zz_288_[9]
.sym 51308 VexRiscv._zz_153_
.sym 51309 $abc$40744$n4316
.sym 51310 $abc$40744$n4192
.sym 51311 basesoc_uart_phy_storage[17]
.sym 51312 basesoc_uart_phy_storage[0]
.sym 51313 basesoc_dat_w[1]
.sym 51314 $abc$40744$n5061_1
.sym 51315 VexRiscv._zz_199_
.sym 51316 VexRiscv._zz_288_[6]
.sym 51317 $abc$40744$n4267_1
.sym 51318 $abc$40744$n5415_1
.sym 51319 VexRiscv._zz_44_[1]
.sym 51320 $abc$40744$n3638
.sym 51321 VexRiscv._zz_194_[27]
.sym 51328 $abc$40744$n4192
.sym 51329 $abc$40744$n2276
.sym 51330 basesoc_dat_w[4]
.sym 51332 $abc$40744$n4732_1
.sym 51336 VexRiscv._zz_171_[0]
.sym 51337 VexRiscv._zz_152_[29]
.sym 51339 $abc$40744$n3727_1
.sym 51340 VexRiscv._zz_171_[1]
.sym 51344 basesoc_ctrl_reset_reset_r
.sym 51345 $abc$40744$n4728
.sym 51346 basesoc_dat_w[3]
.sym 51347 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51348 $abc$40744$n5232_1
.sym 51350 $abc$40744$n4725
.sym 51352 $abc$40744$n4730
.sym 51353 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 51354 VexRiscv._zz_32_[1]
.sym 51356 $abc$40744$n4239_1
.sym 51357 VexRiscv._zz_287_[1]
.sym 51358 VexRiscv._zz_153_
.sym 51361 basesoc_dat_w[3]
.sym 51368 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 51369 $abc$40744$n4239_1
.sym 51372 VexRiscv._zz_153_
.sym 51373 VexRiscv._zz_287_[1]
.sym 51374 VexRiscv._zz_32_[1]
.sym 51378 VexRiscv._zz_152_[29]
.sym 51379 VexRiscv._zz_171_[1]
.sym 51380 $abc$40744$n4725
.sym 51381 VexRiscv._zz_171_[0]
.sym 51385 basesoc_dat_w[4]
.sym 51392 basesoc_ctrl_reset_reset_r
.sym 51396 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51397 $abc$40744$n4192
.sym 51398 VexRiscv._zz_153_
.sym 51399 $abc$40744$n5232_1
.sym 51402 $abc$40744$n3727_1
.sym 51403 $abc$40744$n4728
.sym 51404 $abc$40744$n4732_1
.sym 51405 $abc$40744$n4730
.sym 51406 $abc$40744$n2276
.sym 51407 clk12_$glb_clk
.sym 51408 sys_rst_$glb_sr
.sym 51409 $abc$40744$n5061_1
.sym 51410 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 51411 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 51412 VexRiscv._zz_152_[19]
.sym 51413 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 51414 $abc$40744$n4180
.sym 51415 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 51416 $abc$40744$n4725
.sym 51417 VexRiscv._zz_290_[15]
.sym 51418 VexRiscv._zz_152_[2]
.sym 51421 VexRiscv._zz_195_[13]
.sym 51422 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 51423 VexRiscv._zz_200_[31]
.sym 51424 $abc$40744$n4234
.sym 51425 VexRiscv.decode_to_execute_RS2[21]
.sym 51426 basesoc_dat_w[4]
.sym 51427 VexRiscv._zz_152_[10]
.sym 51429 VexRiscv._zz_152_[29]
.sym 51430 VexRiscv._zz_152_[11]
.sym 51431 VexRiscv._zz_194_[6]
.sym 51432 VexRiscv._zz_200_[26]
.sym 51433 VexRiscv._zz_194_[3]
.sym 51434 $abc$40744$n5232_1
.sym 51435 $abc$40744$n7
.sym 51436 VexRiscv._zz_288_[9]
.sym 51437 VexRiscv._zz_194_[2]
.sym 51438 VexRiscv._zz_152_[21]
.sym 51439 $abc$40744$n5400_1
.sym 51440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 51441 $abc$40744$n5004
.sym 51442 VexRiscv._zz_194_[24]
.sym 51443 $abc$40744$n3727_1
.sym 51444 $abc$40744$n4239_1
.sym 51451 VexRiscv._zz_41_[20]
.sym 51452 VexRiscv._zz_288_[9]
.sym 51453 VexRiscv._zz_44_[0]
.sym 51454 VexRiscv._zz_171_[1]
.sym 51457 VexRiscv._zz_152_[27]
.sym 51458 $abc$40744$n4192
.sym 51459 VexRiscv._zz_41_[28]
.sym 51462 VexRiscv._zz_171_[0]
.sym 51465 VexRiscv._zz_41_[29]
.sym 51468 $abc$40744$n2280
.sym 51470 $abc$40744$n4689
.sym 51472 VexRiscv._zz_200_[20]
.sym 51473 basesoc_dat_w[1]
.sym 51474 VexRiscv._zz_200_[28]
.sym 51475 VexRiscv._zz_199_
.sym 51476 VexRiscv._zz_200_[29]
.sym 51478 basesoc_dat_w[3]
.sym 51479 VexRiscv._zz_44_[1]
.sym 51484 basesoc_dat_w[3]
.sym 51489 $abc$40744$n4192
.sym 51491 VexRiscv._zz_200_[29]
.sym 51492 VexRiscv._zz_41_[29]
.sym 51495 VexRiscv._zz_44_[1]
.sym 51496 VexRiscv._zz_44_[0]
.sym 51497 VexRiscv._zz_288_[9]
.sym 51498 VexRiscv._zz_200_[29]
.sym 51501 $abc$40744$n4192
.sym 51502 VexRiscv._zz_200_[20]
.sym 51503 VexRiscv._zz_41_[20]
.sym 51508 VexRiscv._zz_200_[28]
.sym 51509 VexRiscv._zz_199_
.sym 51513 VexRiscv._zz_171_[0]
.sym 51514 $abc$40744$n4689
.sym 51515 VexRiscv._zz_152_[27]
.sym 51516 VexRiscv._zz_171_[1]
.sym 51520 basesoc_dat_w[1]
.sym 51525 VexRiscv._zz_200_[28]
.sym 51527 $abc$40744$n4192
.sym 51528 VexRiscv._zz_41_[28]
.sym 51529 $abc$40744$n2280
.sym 51530 clk12_$glb_clk
.sym 51531 sys_rst_$glb_sr
.sym 51532 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 51533 $abc$40744$n5466_1
.sym 51534 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 51535 $abc$40744$n5470_1
.sym 51536 $abc$40744$n4130_1
.sym 51537 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 51538 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 51539 $abc$40744$n4129
.sym 51541 $abc$40744$n4180
.sym 51542 $abc$40744$n3945
.sym 51544 basesoc_uart_phy_storage[19]
.sym 51545 VexRiscv._zz_41_[28]
.sym 51546 VexRiscv._zz_194_[1]
.sym 51547 VexRiscv._zz_152_[27]
.sym 51548 VexRiscv._zz_41_[26]
.sym 51549 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 51550 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 51551 VexRiscv.decode_to_execute_RS2[27]
.sym 51552 VexRiscv._zz_290_[21]
.sym 51554 VexRiscv._zz_171_[0]
.sym 51555 VexRiscv._zz_41_[20]
.sym 51556 $abc$40744$n4377_1
.sym 51557 basesoc_uart_phy_storage[26]
.sym 51559 VexRiscv._zz_194_[9]
.sym 51560 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 51561 VexRiscv._zz_35_[13]
.sym 51562 $abc$40744$n2647
.sym 51563 $abc$40744$n4382_1
.sym 51564 VexRiscv._zz_42_[0]
.sym 51565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 51566 $abc$40744$n102
.sym 51567 VexRiscv._zz_35_[7]
.sym 51573 VexRiscv._zz_288_[4]
.sym 51574 $abc$40744$n11
.sym 51575 $abc$40744$n9
.sym 51577 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 51578 VexRiscv._zz_288_[7]
.sym 51579 VexRiscv._zz_44_[0]
.sym 51580 VexRiscv._zz_288_[1]
.sym 51581 VexRiscv._zz_200_[27]
.sym 51584 $abc$40744$n2249
.sym 51585 VexRiscv._zz_288_[5]
.sym 51588 VexRiscv._zz_288_[6]
.sym 51589 VexRiscv._zz_44_[1]
.sym 51594 VexRiscv._zz_200_[25]
.sym 51595 $abc$40744$n7
.sym 51597 VexRiscv._zz_200_[21]
.sym 51604 $abc$40744$n4239_1
.sym 51606 VexRiscv._zz_44_[0]
.sym 51607 VexRiscv._zz_200_[21]
.sym 51608 VexRiscv._zz_44_[1]
.sym 51609 VexRiscv._zz_288_[1]
.sym 51615 $abc$40744$n7
.sym 51618 $abc$40744$n9
.sym 51624 VexRiscv._zz_200_[25]
.sym 51625 VexRiscv._zz_44_[1]
.sym 51626 VexRiscv._zz_288_[5]
.sym 51627 VexRiscv._zz_44_[0]
.sym 51630 $abc$40744$n4239_1
.sym 51632 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 51636 VexRiscv._zz_288_[7]
.sym 51637 VexRiscv._zz_288_[4]
.sym 51638 VexRiscv._zz_288_[5]
.sym 51639 VexRiscv._zz_288_[6]
.sym 51643 $abc$40744$n11
.sym 51648 VexRiscv._zz_288_[7]
.sym 51649 VexRiscv._zz_44_[1]
.sym 51650 VexRiscv._zz_200_[27]
.sym 51651 VexRiscv._zz_44_[0]
.sym 51652 $abc$40744$n2249
.sym 51653 clk12_$glb_clk
.sym 51655 VexRiscv.CsrPlugin_mtval[29]
.sym 51656 VexRiscv._zz_316_[3]
.sym 51657 VexRiscv._zz_316_[2]
.sym 51658 $abc$40744$n5473
.sym 51659 $abc$40744$n5452
.sym 51660 $abc$40744$n4726
.sym 51661 $abc$40744$n4957
.sym 51662 $abc$40744$n4572_1
.sym 51663 VexRiscv._zz_152_[24]
.sym 51667 VexRiscv._zz_152_[21]
.sym 51668 VexRiscv.CsrPlugin_mepc[15]
.sym 51669 $abc$40744$n9
.sym 51670 $abc$40744$n2565
.sym 51671 VexRiscv._zz_41_[24]
.sym 51672 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 51673 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 51674 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 51675 VexRiscv._zz_152_[25]
.sym 51676 VexRiscv._zz_42_[1]
.sym 51677 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 51678 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 51679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 51680 VexRiscv.memory_arbitration_isValid
.sym 51681 VexRiscv._zz_194_[30]
.sym 51682 VexRiscv._zz_152_[25]
.sym 51683 VexRiscv._zz_195_[8]
.sym 51684 basesoc_dat_w[6]
.sym 51685 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 51686 VexRiscv._zz_164_[18]
.sym 51687 VexRiscv._zz_194_[29]
.sym 51688 $abc$40744$n106
.sym 51689 VexRiscv._zz_194_[13]
.sym 51690 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 51697 VexRiscv._zz_79_[21]
.sym 51698 VexRiscv._zz_195_[3]
.sym 51699 $abc$40744$n6712
.sym 51700 basesoc_dat_w[6]
.sym 51701 VexRiscv._zz_323_[0]
.sym 51702 $abc$40744$n4582_1
.sym 51704 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51705 VexRiscv._zz_194_[3]
.sym 51707 $abc$40744$n2282
.sym 51708 $abc$40744$n4583_1
.sym 51709 VexRiscv._zz_195_[4]
.sym 51710 VexRiscv._zz_330_
.sym 51711 VexRiscv._zz_195_[5]
.sym 51714 $abc$40744$n4234
.sym 51715 $abc$40744$n3727_1
.sym 51718 $abc$40744$n4957
.sym 51721 VexRiscv._zz_194_[4]
.sym 51725 VexRiscv._zz_194_[2]
.sym 51726 basesoc_dat_w[2]
.sym 51729 VexRiscv._zz_195_[4]
.sym 51730 VexRiscv._zz_330_
.sym 51731 VexRiscv._zz_194_[3]
.sym 51732 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51735 VexRiscv._zz_79_[21]
.sym 51736 $abc$40744$n4957
.sym 51737 $abc$40744$n6712
.sym 51741 $abc$40744$n4234
.sym 51742 $abc$40744$n4583_1
.sym 51743 $abc$40744$n4582_1
.sym 51744 $abc$40744$n3727_1
.sym 51748 basesoc_dat_w[6]
.sym 51753 VexRiscv._zz_194_[2]
.sym 51754 VexRiscv._zz_330_
.sym 51755 VexRiscv._zz_195_[3]
.sym 51756 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51761 VexRiscv._zz_323_[0]
.sym 51762 VexRiscv._zz_194_[4]
.sym 51766 basesoc_dat_w[2]
.sym 51771 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51772 VexRiscv._zz_195_[5]
.sym 51773 VexRiscv._zz_330_
.sym 51774 VexRiscv._zz_194_[4]
.sym 51775 $abc$40744$n2282
.sym 51776 clk12_$glb_clk
.sym 51777 sys_rst_$glb_sr
.sym 51778 $abc$40744$n4518
.sym 51779 $abc$40744$n4436_1
.sym 51780 VexRiscv._zz_35_[13]
.sym 51781 $abc$40744$n4312_1
.sym 51782 $abc$40744$n4945
.sym 51783 VexRiscv._zz_35_[7]
.sym 51784 VexRiscv._zz_316_[15]
.sym 51785 $abc$40744$n4313
.sym 51787 $abc$40744$n4868
.sym 51790 $abc$40744$n4381
.sym 51791 VexRiscv._zz_164_[21]
.sym 51792 VexRiscv._zz_35_[5]
.sym 51793 VexRiscv._zz_216_[21]
.sym 51794 VexRiscv._zz_217_[21]
.sym 51795 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 51796 VexRiscv._zz_49_[0]
.sym 51797 VexRiscv._zz_323_[0]
.sym 51798 $abc$40744$n4582_1
.sym 51799 VexRiscv._zz_288_[2]
.sym 51801 VexRiscv._zz_316_[2]
.sym 51803 $abc$40744$n4945
.sym 51804 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 51805 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 51807 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 51808 $abc$40744$n3638
.sym 51809 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 51810 $abc$40744$n4267_1
.sym 51812 $abc$40744$n3638
.sym 51813 VexRiscv._zz_194_[27]
.sym 51819 $abc$40744$n6020
.sym 51823 $abc$40744$n6016
.sym 51825 $abc$40744$n6008
.sym 51826 $abc$40744$n6014
.sym 51827 $abc$40744$n6012
.sym 51830 $abc$40744$n6018
.sym 51831 $abc$40744$n6010
.sym 51841 $abc$40744$n6006
.sym 51842 VexRiscv._zz_330_
.sym 51846 $abc$40744$n2614
.sym 51851 $auto$alumacc.cc:474:replace_alu$4042.C[1]
.sym 51853 VexRiscv._zz_330_
.sym 51854 $abc$40744$n6006
.sym 51857 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 51859 $abc$40744$n6008
.sym 51861 $auto$alumacc.cc:474:replace_alu$4042.C[1]
.sym 51863 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 51865 $abc$40744$n6010
.sym 51867 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 51869 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 51872 $abc$40744$n6012
.sym 51873 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 51875 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 51877 $abc$40744$n6014
.sym 51879 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 51881 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 51883 $abc$40744$n6016
.sym 51885 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 51887 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 51890 $abc$40744$n6018
.sym 51891 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 51893 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 51895 $abc$40744$n6020
.sym 51897 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 51898 $abc$40744$n2614
.sym 51899 clk12_$glb_clk
.sym 51901 VexRiscv._zz_200_[18]
.sym 51902 VexRiscv.decode_to_execute_RS2[18]
.sym 51903 $abc$40744$n6024
.sym 51904 $abc$40744$n4353_1
.sym 51905 VexRiscv._zz_35_[9]
.sym 51906 $abc$40744$n6032
.sym 51907 $abc$40744$n6022
.sym 51908 $abc$40744$n4352
.sym 51909 VexRiscv._zz_50_[11]
.sym 51910 $abc$40744$n4234
.sym 51913 VexRiscv._zz_79_[19]
.sym 51914 VexRiscv._zz_316_[15]
.sym 51915 VexRiscv._zz_200_[20]
.sym 51916 VexRiscv._zz_318_[14]
.sym 51917 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 51918 $abc$40744$n4228
.sym 51919 VexRiscv._zz_194_[13]
.sym 51920 VexRiscv._zz_323_[0]
.sym 51921 $abc$40744$n2647
.sym 51922 $abc$40744$n4488_1
.sym 51923 VexRiscv._zz_194_[17]
.sym 51924 VexRiscv._zz_195_[2]
.sym 51925 $abc$40744$n3795
.sym 51926 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 51929 VexRiscv._zz_195_[14]
.sym 51930 VexRiscv._zz_194_[24]
.sym 51932 $abc$40744$n6712
.sym 51933 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 51934 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 51935 $abc$40744$n5433_1
.sym 51936 $abc$40744$n2614
.sym 51937 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 51951 $abc$40744$n6034
.sym 51952 $abc$40744$n6028
.sym 51955 $abc$40744$n6026
.sym 51957 $abc$40744$n6036
.sym 51960 $abc$40744$n2614
.sym 51963 $abc$40744$n6032
.sym 51965 $abc$40744$n6030
.sym 51968 $abc$40744$n6024
.sym 51972 $abc$40744$n6022
.sym 51974 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 51976 $abc$40744$n6022
.sym 51978 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 51980 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 51983 $abc$40744$n6024
.sym 51984 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 51986 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 51989 $abc$40744$n6026
.sym 51990 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 51992 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 51995 $abc$40744$n6028
.sym 51996 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 51998 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 52000 $abc$40744$n6030
.sym 52002 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 52004 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 52007 $abc$40744$n6032
.sym 52008 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 52010 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 52013 $abc$40744$n6034
.sym 52014 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 52016 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 52018 $abc$40744$n6036
.sym 52020 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 52021 $abc$40744$n2614
.sym 52022 clk12_$glb_clk
.sym 52024 $abc$40744$n4514
.sym 52025 VexRiscv._zz_316_[29]
.sym 52026 $abc$40744$n5458
.sym 52027 $abc$40744$n4515
.sym 52028 $abc$40744$n4943
.sym 52029 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 52030 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 52031 $abc$40744$n4944_1
.sym 52032 VexRiscv.CsrPlugin_hadException
.sym 52035 VexRiscv.CsrPlugin_hadException
.sym 52036 VexRiscv._zz_200_[25]
.sym 52038 VexRiscv._zz_194_[8]
.sym 52039 VexRiscv._zz_195_[9]
.sym 52040 $abc$40744$n3976
.sym 52041 VexRiscv._zz_195_[28]
.sym 52042 $abc$40744$n4657
.sym 52043 $abc$40744$n4807_1
.sym 52044 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 52045 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 52046 VexRiscv._zz_318_[9]
.sym 52047 VexRiscv._zz_195_[3]
.sym 52048 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 52049 sys_rst
.sym 52050 VexRiscv._zz_35_[24]
.sym 52051 VexRiscv._zz_194_[9]
.sym 52052 $abc$40744$n4230_1
.sym 52053 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 52054 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 52055 $abc$40744$n4944_1
.sym 52060 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 52070 $abc$40744$n6040
.sym 52073 $abc$40744$n6042
.sym 52075 $abc$40744$n6050
.sym 52076 $abc$40744$n2614
.sym 52077 $abc$40744$n6046
.sym 52080 $abc$40744$n6038
.sym 52081 $abc$40744$n6044
.sym 52086 $abc$40744$n6052
.sym 52089 $abc$40744$n6048
.sym 52097 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 52100 $abc$40744$n6038
.sym 52101 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 52103 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 52106 $abc$40744$n6040
.sym 52107 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 52109 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 52111 $abc$40744$n6042
.sym 52113 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 52115 $auto$alumacc.cc:474:replace_alu$4042.C[20]
.sym 52117 $abc$40744$n6044
.sym 52119 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 52121 $auto$alumacc.cc:474:replace_alu$4042.C[21]
.sym 52123 $abc$40744$n6046
.sym 52125 $auto$alumacc.cc:474:replace_alu$4042.C[20]
.sym 52127 $auto$alumacc.cc:474:replace_alu$4042.C[22]
.sym 52130 $abc$40744$n6048
.sym 52131 $auto$alumacc.cc:474:replace_alu$4042.C[21]
.sym 52133 $auto$alumacc.cc:474:replace_alu$4042.C[23]
.sym 52135 $abc$40744$n6050
.sym 52137 $auto$alumacc.cc:474:replace_alu$4042.C[22]
.sym 52139 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 52142 $abc$40744$n6052
.sym 52143 $auto$alumacc.cc:474:replace_alu$4042.C[23]
.sym 52144 $abc$40744$n2614
.sym 52145 clk12_$glb_clk
.sym 52147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 52148 $abc$40744$n6062
.sym 52149 $abc$40744$n4771
.sym 52150 VexRiscv._zz_35_[31]
.sym 52151 $abc$40744$n4770_1
.sym 52152 $abc$40744$n4628_1
.sym 52153 $abc$40744$n4629_1
.sym 52154 VexRiscv._zz_35_[24]
.sym 52159 VexRiscv._zz_318_[21]
.sym 52160 VexRiscv._zz_79_[19]
.sym 52161 VexRiscv.CsrPlugin_hadException
.sym 52163 VexRiscv._zz_195_[12]
.sym 52165 VexRiscv._zz_290_[26]
.sym 52166 $abc$40744$n4653
.sym 52167 VexRiscv._zz_195_[17]
.sym 52168 VexRiscv._zz_316_[29]
.sym 52169 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 52170 VexRiscv._zz_318_[29]
.sym 52171 VexRiscv._zz_195_[25]
.sym 52172 $abc$40744$n6052
.sym 52173 VexRiscv._zz_194_[30]
.sym 52176 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 52177 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 52179 VexRiscv._zz_194_[29]
.sym 52180 VexRiscv.memory_arbitration_isValid
.sym 52181 VexRiscv._zz_194_[30]
.sym 52183 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 52188 $abc$40744$n6058
.sym 52191 $abc$40744$n6068
.sym 52192 $abc$40744$n6054
.sym 52193 $abc$40744$n6056
.sym 52195 $abc$40744$n6060
.sym 52198 $abc$40744$n6066
.sym 52199 $abc$40744$n6064
.sym 52206 $abc$40744$n2614
.sym 52213 $abc$40744$n6062
.sym 52220 $auto$alumacc.cc:474:replace_alu$4042.C[25]
.sym 52223 $abc$40744$n6054
.sym 52224 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 52226 $auto$alumacc.cc:474:replace_alu$4042.C[26]
.sym 52229 $abc$40744$n6056
.sym 52230 $auto$alumacc.cc:474:replace_alu$4042.C[25]
.sym 52232 $auto$alumacc.cc:474:replace_alu$4042.C[27]
.sym 52235 $abc$40744$n6058
.sym 52236 $auto$alumacc.cc:474:replace_alu$4042.C[26]
.sym 52238 $auto$alumacc.cc:474:replace_alu$4042.C[28]
.sym 52241 $abc$40744$n6060
.sym 52242 $auto$alumacc.cc:474:replace_alu$4042.C[27]
.sym 52244 $auto$alumacc.cc:474:replace_alu$4042.C[29]
.sym 52247 $abc$40744$n6062
.sym 52248 $auto$alumacc.cc:474:replace_alu$4042.C[28]
.sym 52250 $auto$alumacc.cc:474:replace_alu$4042.C[30]
.sym 52252 $abc$40744$n6064
.sym 52254 $auto$alumacc.cc:474:replace_alu$4042.C[29]
.sym 52256 $auto$alumacc.cc:474:replace_alu$4042.C[31]
.sym 52258 $abc$40744$n6066
.sym 52260 $auto$alumacc.cc:474:replace_alu$4042.C[30]
.sym 52265 $abc$40744$n6068
.sym 52266 $auto$alumacc.cc:474:replace_alu$4042.C[31]
.sym 52267 $abc$40744$n2614
.sym 52268 clk12_$glb_clk
.sym 52270 VexRiscv._zz_316_[27]
.sym 52271 $abc$40744$n4669
.sym 52272 VexRiscv._zz_316_[30]
.sym 52273 $abc$40744$n4668_1
.sym 52274 csrbankarray_csrbank2_dat0_w[6]
.sym 52275 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52276 VexRiscv._zz_35_[26]
.sym 52277 VexRiscv._zz_35_[23]
.sym 52279 csrbankarray_csrbank2_ctrl0_w[1]
.sym 52282 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 52283 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 52284 $abc$40744$n4226
.sym 52285 VexRiscv._zz_49_[0]
.sym 52286 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 52287 VexRiscv._zz_316_[32]
.sym 52288 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52289 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 52290 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 52291 $abc$40744$n4843
.sym 52292 VexRiscv._zz_323_[0]
.sym 52293 $abc$40744$n5315_1
.sym 52294 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52295 csrbankarray_csrbank2_dat0_w[6]
.sym 52297 VexRiscv._zz_318_[23]
.sym 52298 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52299 VexRiscv._zz_318_[24]
.sym 52300 $abc$40744$n3638
.sym 52301 VexRiscv._zz_194_[27]
.sym 52303 VexRiscv._zz_316_[27]
.sym 52304 $abc$40744$n4265_1
.sym 52305 $abc$40744$n3638
.sym 52311 eventmanager_pending_w[2]
.sym 52312 VexRiscv._zz_194_[31]
.sym 52313 $abc$40744$n2486
.sym 52314 VexRiscv._zz_195_[31]
.sym 52315 VexRiscv._zz_195_[28]
.sym 52316 VexRiscv._zz_195_[24]
.sym 52318 basesoc_dat_w[2]
.sym 52319 sys_rst
.sym 52320 $abc$40744$n2485
.sym 52322 VexRiscv._zz_195_[25]
.sym 52325 VexRiscv._zz_194_[27]
.sym 52327 VexRiscv._zz_330_
.sym 52328 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52329 $abc$40744$n3945
.sym 52332 csrbankarray_csrbank0_leds_out0_w[2]
.sym 52335 VexRiscv._zz_194_[24]
.sym 52336 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52337 basesoc_adr[1]
.sym 52339 VexRiscv._zz_194_[23]
.sym 52340 basesoc_adr[0]
.sym 52341 VexRiscv._zz_194_[30]
.sym 52342 VexRiscv._zz_195_[32]
.sym 52344 $abc$40744$n2485
.sym 52350 basesoc_dat_w[2]
.sym 52351 $abc$40744$n2485
.sym 52352 sys_rst
.sym 52353 $abc$40744$n3945
.sym 52356 VexRiscv._zz_330_
.sym 52357 VexRiscv._zz_195_[31]
.sym 52358 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52359 VexRiscv._zz_194_[30]
.sym 52362 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52363 VexRiscv._zz_330_
.sym 52364 VexRiscv._zz_194_[31]
.sym 52365 VexRiscv._zz_195_[32]
.sym 52368 VexRiscv._zz_195_[25]
.sym 52369 VexRiscv._zz_194_[24]
.sym 52370 VexRiscv._zz_330_
.sym 52371 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52374 basesoc_adr[1]
.sym 52375 eventmanager_pending_w[2]
.sym 52376 csrbankarray_csrbank0_leds_out0_w[2]
.sym 52377 basesoc_adr[0]
.sym 52380 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52381 VexRiscv._zz_195_[24]
.sym 52382 VexRiscv._zz_330_
.sym 52383 VexRiscv._zz_194_[23]
.sym 52386 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52387 VexRiscv._zz_195_[28]
.sym 52388 VexRiscv._zz_194_[27]
.sym 52389 VexRiscv._zz_330_
.sym 52390 $abc$40744$n2486
.sym 52391 clk12_$glb_clk
.sym 52392 sys_rst_$glb_sr
.sym 52393 VexRiscv.lastStagePc[5]
.sym 52394 VexRiscv.lastStagePc[6]
.sym 52395 $abc$40744$n4611_1
.sym 52396 $abc$40744$n4610_1
.sym 52397 VexRiscv.lastStagePc[22]
.sym 52398 VexRiscv.lastStagePc[12]
.sym 52399 $abc$40744$n5326_1
.sym 52405 VexRiscv._zz_195_[31]
.sym 52406 VexRiscv._zz_35_[26]
.sym 52407 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 52408 VexRiscv.decode_to_execute_RS2[22]
.sym 52409 VexRiscv.decode_to_execute_RS2[23]
.sym 52410 VexRiscv._zz_35_[23]
.sym 52411 $abc$40744$n4596_1
.sym 52412 $abc$40744$n4707_1
.sym 52413 VexRiscv._zz_200_[26]
.sym 52414 VexRiscv.decode_to_execute_RS2[23]
.sym 52416 VexRiscv._zz_316_[30]
.sym 52417 $abc$40744$n2644
.sym 52423 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52428 VexRiscv._zz_195_[32]
.sym 52435 VexRiscv.CsrPlugin_mepc[28]
.sym 52438 $abc$40744$n5315_1
.sym 52441 VexRiscv.lastStagePc[20]
.sym 52443 VexRiscv.lastStagePc[28]
.sym 52444 $abc$40744$n5328_1
.sym 52445 VexRiscv.CsrPlugin_mepc[20]
.sym 52447 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52448 $abc$40744$n5372
.sym 52451 VexRiscv.lastStagePc[6]
.sym 52452 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52454 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52456 $abc$40744$n2644
.sym 52457 $abc$40744$n5356
.sym 52458 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52459 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 52462 VexRiscv.CsrPlugin_mepc[6]
.sym 52464 $abc$40744$n5326_1
.sym 52470 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52473 $abc$40744$n5372
.sym 52474 $abc$40744$n5315_1
.sym 52476 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52479 $abc$40744$n2644
.sym 52480 VexRiscv.lastStagePc[6]
.sym 52482 VexRiscv.CsrPlugin_mepc[6]
.sym 52485 $abc$40744$n5356
.sym 52486 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52488 $abc$40744$n5315_1
.sym 52491 $abc$40744$n5315_1
.sym 52492 $abc$40744$n5328_1
.sym 52493 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 52498 $abc$40744$n5315_1
.sym 52499 $abc$40744$n5326_1
.sym 52500 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52503 VexRiscv.lastStagePc[28]
.sym 52504 VexRiscv.CsrPlugin_mepc[28]
.sym 52505 $abc$40744$n2644
.sym 52510 $abc$40744$n2644
.sym 52511 VexRiscv.lastStagePc[20]
.sym 52512 VexRiscv.CsrPlugin_mepc[20]
.sym 52514 clk12_$glb_clk
.sym 52520 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 52523 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 52527 clk12
.sym 52528 VexRiscv._zz_195_[23]
.sym 52529 VexRiscv._zz_195_[18]
.sym 52530 VexRiscv.CsrPlugin_mepc[5]
.sym 52532 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 52534 $abc$40744$n8241
.sym 52535 VexRiscv._zz_195_[24]
.sym 52536 $abc$40744$n8241
.sym 52537 $abc$40744$n6692
.sym 52538 VexRiscv.CsrPlugin_mepc[6]
.sym 52544 VexRiscv.lastStagePc[22]
.sym 52559 $abc$40744$n4843
.sym 52566 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52568 $abc$40744$n2565
.sym 52583 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52591 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52609 $abc$40744$n4843
.sym 52626 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52636 $abc$40744$n2565
.sym 52637 clk12_$glb_clk
.sym 52638 VexRiscv.reset_$glb_sr
.sym 52650 $abc$40744$n2565
.sym 52651 VexRiscv._zz_79_[19]
.sym 52653 VexRiscv._zz_41_[3]
.sym 52654 waittimer0_count[11]
.sym 52655 $abc$40744$n2466
.sym 52683 VexRiscv.reset
.sym 52696 VexRiscv.reset
.sym 52711 clk12
.sym 52713 $abc$40744$n231
.sym 52735 $abc$40744$n231
.sym 52740 basesoc_timer0_load_storage[1]
.sym 52742 basesoc_timer0_load_storage[5]
.sym 52744 $abc$40744$n5937_1
.sym 52745 basesoc_timer0_load_storage[3]
.sym 52752 basesoc_timer0_load_storage[6]
.sym 52753 $abc$40744$n5890_1
.sym 52756 VexRiscv._zz_201_[29]
.sym 52757 $abc$40744$n5891_1
.sym 52781 $abc$40744$n3904_1
.sym 52784 $abc$40744$n3896_1
.sym 52787 basesoc_timer0_value_status[25]
.sym 52788 $abc$40744$n6714
.sym 52789 basesoc_timer0_eventmanager_status_w
.sym 52790 basesoc_timer0_reload_storage[3]
.sym 52791 $abc$40744$n6154
.sym 52792 basesoc_timer0_load_storage[9]
.sym 52793 basesoc_timer0_value_status[22]
.sym 52794 basesoc_timer0_reload_storage[9]
.sym 52795 basesoc_timer0_reload_storage[1]
.sym 52797 $abc$40744$n6148
.sym 52799 $abc$40744$n6732
.sym 52801 $abc$40744$n5923_1
.sym 52802 $abc$40744$n5937_1
.sym 52805 $abc$40744$n5932_1
.sym 52806 $abc$40744$n5938_1
.sym 52807 basesoc_timer0_value_status[17]
.sym 52808 $abc$40744$n6142
.sym 52809 basesoc_timer0_en_storage
.sym 52810 basesoc_timer0_load_storage[6]
.sym 52811 basesoc_timer0_load_storage[3]
.sym 52814 basesoc_timer0_load_storage[9]
.sym 52815 $abc$40744$n6154
.sym 52817 basesoc_timer0_en_storage
.sym 52820 basesoc_timer0_reload_storage[1]
.sym 52821 $abc$40744$n3904_1
.sym 52822 $abc$40744$n5932_1
.sym 52823 basesoc_timer0_value_status[25]
.sym 52826 basesoc_timer0_reload_storage[9]
.sym 52827 basesoc_timer0_eventmanager_status_w
.sym 52828 $abc$40744$n6732
.sym 52832 basesoc_timer0_eventmanager_status_w
.sym 52833 basesoc_timer0_reload_storage[3]
.sym 52834 $abc$40744$n6714
.sym 52838 $abc$40744$n6142
.sym 52839 basesoc_timer0_en_storage
.sym 52841 basesoc_timer0_load_storage[3]
.sym 52844 basesoc_timer0_value_status[17]
.sym 52845 $abc$40744$n5923_1
.sym 52846 $abc$40744$n5937_1
.sym 52847 $abc$40744$n5938_1
.sym 52850 $abc$40744$n6148
.sym 52852 basesoc_timer0_load_storage[6]
.sym 52853 basesoc_timer0_en_storage
.sym 52856 basesoc_timer0_value_status[22]
.sym 52857 $abc$40744$n5923_1
.sym 52858 $abc$40744$n3896_1
.sym 52859 basesoc_timer0_load_storage[6]
.sym 52861 clk12_$glb_clk
.sym 52862 sys_rst_$glb_sr
.sym 52867 basesoc_uart_phy_storage[31]
.sym 52868 $abc$40744$n5994_1
.sym 52869 basesoc_uart_phy_storage[24]
.sym 52870 $abc$40744$n5992_1
.sym 52871 $abc$40744$n2424
.sym 52873 basesoc_uart_phy_storage[29]
.sym 52874 spram_wren0
.sym 52877 basesoc_timer0_en_storage
.sym 52878 basesoc_uart_phy_storage[16]
.sym 52879 basesoc_dat_w[2]
.sym 52880 basesoc_timer0_reload_storage[3]
.sym 52881 $abc$40744$n5920_1
.sym 52882 basesoc_uart_phy_rx
.sym 52883 basesoc_uart_eventmanager_status_w[0]
.sym 52884 basesoc_dat_w[5]
.sym 52885 $abc$40744$n6485_1
.sym 52886 basesoc_timer0_reload_storage[9]
.sym 52887 $abc$40744$n3973
.sym 52888 $abc$40744$n2442
.sym 52889 $abc$40744$n3904_1
.sym 52890 $abc$40744$n6467_1
.sym 52896 basesoc_uart_phy_storage[31]
.sym 52902 $abc$40744$n6455_1
.sym 52906 basesoc_timer0_load_storage[5]
.sym 52908 basesoc_timer0_eventmanager_status_w
.sym 52909 basesoc_uart_phy_storage[29]
.sym 52911 basesoc_timer0_load_storage[9]
.sym 52912 $abc$40744$n3907
.sym 52913 basesoc_dat_w[7]
.sym 52915 $abc$40744$n13
.sym 52916 basesoc_ctrl_reset_reset_r
.sym 52917 $abc$40744$n3896_1
.sym 52919 basesoc_timer0_load_storage[9]
.sym 52920 basesoc_dat_w[3]
.sym 52921 $abc$40744$n3811
.sym 52922 $abc$40744$n2424
.sym 52923 basesoc_timer0_load_storage[5]
.sym 52924 basesoc_timer0_reload_storage[29]
.sym 52926 $abc$40744$n5932_1
.sym 52927 basesoc_uart_phy_storage[29]
.sym 52928 $abc$40744$n3894_1
.sym 52930 basesoc_timer0_reload_storage[3]
.sym 52931 $abc$40744$n3908_1
.sym 52932 $abc$40744$n5932_1
.sym 52945 $abc$40744$n5945
.sym 52946 basesoc_timer0_reload_storage[3]
.sym 52947 $abc$40744$n5944_1
.sym 52949 $abc$40744$n6458
.sym 52950 $abc$40744$n3904_1
.sym 52952 $abc$40744$n6459_1
.sym 52953 basesoc_timer0_load_storage[18]
.sym 52954 $abc$40744$n3902_1
.sym 52956 $abc$40744$n3900_1
.sym 52958 basesoc_timer0_load_storage[3]
.sym 52960 basesoc_timer0_load_storage[26]
.sym 52961 $abc$40744$n5946_1
.sym 52962 $abc$40744$n3898_1
.sym 52964 basesoc_timer0_load_storage[10]
.sym 52965 basesoc_timer0_load_storage[25]
.sym 52966 $abc$40744$n5947
.sym 52967 basesoc_timer0_reload_storage[2]
.sym 52969 spiflash_bus_dat_r[12]
.sym 52970 $abc$40744$n6487_1
.sym 52972 $abc$40744$n3896_1
.sym 52973 basesoc_timer0_load_storage[2]
.sym 52974 slave_sel_r[1]
.sym 52975 basesoc_timer0_load_storage[9]
.sym 52977 $abc$40744$n3904_1
.sym 52978 basesoc_timer0_load_storage[3]
.sym 52979 basesoc_timer0_reload_storage[3]
.sym 52980 $abc$40744$n3896_1
.sym 52984 basesoc_timer0_load_storage[2]
.sym 52985 $abc$40744$n3896_1
.sym 52990 $abc$40744$n6459_1
.sym 52992 $abc$40744$n6458
.sym 52995 $abc$40744$n5945
.sym 52996 basesoc_timer0_load_storage[10]
.sym 52997 $abc$40744$n5946_1
.sym 52998 $abc$40744$n3898_1
.sym 53001 basesoc_timer0_load_storage[26]
.sym 53002 $abc$40744$n5944_1
.sym 53003 $abc$40744$n5947
.sym 53004 $abc$40744$n3902_1
.sym 53007 $abc$40744$n6487_1
.sym 53008 spiflash_bus_dat_r[12]
.sym 53009 slave_sel_r[1]
.sym 53013 $abc$40744$n3904_1
.sym 53014 basesoc_timer0_reload_storage[2]
.sym 53015 basesoc_timer0_load_storage[18]
.sym 53016 $abc$40744$n3900_1
.sym 53019 basesoc_timer0_load_storage[25]
.sym 53020 basesoc_timer0_load_storage[9]
.sym 53021 $abc$40744$n3902_1
.sym 53022 $abc$40744$n3898_1
.sym 53024 clk12_$glb_clk
.sym 53025 $abc$40744$n231_$glb_sr
.sym 53026 $abc$40744$n5990_1
.sym 53027 $abc$40744$n5956_1
.sym 53028 $abc$40744$n3907
.sym 53029 $abc$40744$n13
.sym 53030 $abc$40744$n3896_1
.sym 53031 $abc$40744$n126
.sym 53033 $abc$40744$n5957
.sym 53036 VexRiscv.decode_to_execute_RS2[18]
.sym 53037 VexRiscv._zz_201_[4]
.sym 53038 array_muxed0[3]
.sym 53039 basesoc_timer0_load_storage[18]
.sym 53040 $abc$40744$n2430
.sym 53042 basesoc_timer0_load_storage[29]
.sym 53043 basesoc_adr[4]
.sym 53044 $abc$40744$n6483_1
.sym 53045 $abc$40744$n6458
.sym 53046 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 53047 $abc$40744$n2428
.sym 53048 $abc$40744$n5995
.sym 53049 basesoc_uart_phy_storage[24]
.sym 53050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 53053 basesoc_timer0_reload_storage[2]
.sym 53054 $abc$40744$n2424
.sym 53055 spiflash_bus_dat_r[12]
.sym 53056 $abc$40744$n6487_1
.sym 53057 basesoc_timer0_load_storage[7]
.sym 53058 $abc$40744$n3910_1
.sym 53059 basesoc_timer0_load_storage[2]
.sym 53060 basesoc_dat_w[1]
.sym 53061 $abc$40744$n2278
.sym 53067 basesoc_timer0_value[11]
.sym 53068 $abc$40744$n3902_1
.sym 53069 basesoc_ctrl_reset_reset_r
.sym 53070 $abc$40744$n5925_1
.sym 53073 $abc$40744$n6829_1
.sym 53074 basesoc_timer0_value_status[29]
.sym 53075 basesoc_timer0_value[9]
.sym 53076 $abc$40744$n5980_1
.sym 53077 $abc$40744$n6738
.sym 53079 $abc$40744$n6794_1
.sym 53080 $abc$40744$n6792_1
.sym 53081 $abc$40744$n5982_1
.sym 53083 basesoc_timer0_value[10]
.sym 53084 $abc$40744$n3910_1
.sym 53085 basesoc_timer0_reload_storage[11]
.sym 53086 $abc$40744$n3913
.sym 53087 $abc$40744$n3896_1
.sym 53088 basesoc_timer0_eventmanager_status_w
.sym 53089 basesoc_timer0_load_storage[5]
.sym 53090 basesoc_timer0_reload_storage[29]
.sym 53091 basesoc_adr[4]
.sym 53092 basesoc_timer0_reload_storage[21]
.sym 53094 $abc$40744$n2503
.sym 53095 basesoc_timer0_value[8]
.sym 53096 basesoc_timer0_load_storage[31]
.sym 53097 $abc$40744$n5932_1
.sym 53098 basesoc_timer0_value_status[7]
.sym 53100 basesoc_timer0_value[11]
.sym 53101 basesoc_timer0_value[9]
.sym 53102 basesoc_timer0_value[10]
.sym 53103 basesoc_timer0_value[8]
.sym 53106 basesoc_timer0_value_status[29]
.sym 53108 $abc$40744$n5932_1
.sym 53112 $abc$40744$n6792_1
.sym 53113 basesoc_adr[4]
.sym 53114 $abc$40744$n6829_1
.sym 53115 $abc$40744$n6794_1
.sym 53118 basesoc_timer0_eventmanager_status_w
.sym 53120 $abc$40744$n6738
.sym 53121 basesoc_timer0_reload_storage[11]
.sym 53124 basesoc_timer0_load_storage[5]
.sym 53125 $abc$40744$n3913
.sym 53126 $abc$40744$n3896_1
.sym 53127 basesoc_timer0_reload_storage[29]
.sym 53130 $abc$40744$n3910_1
.sym 53131 basesoc_timer0_reload_storage[21]
.sym 53132 $abc$40744$n5982_1
.sym 53133 $abc$40744$n5980_1
.sym 53136 basesoc_timer0_value_status[7]
.sym 53137 $abc$40744$n3902_1
.sym 53138 basesoc_timer0_load_storage[31]
.sym 53139 $abc$40744$n5925_1
.sym 53143 basesoc_ctrl_reset_reset_r
.sym 53146 $abc$40744$n2503
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53151 $abc$40744$n3715_1
.sym 53152 $abc$40744$n3685
.sym 53153 $abc$40744$n3688
.sym 53154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53156 $abc$40744$n6650
.sym 53161 basesoc_timer0_value_status[27]
.sym 53162 $abc$40744$n3792
.sym 53163 $abc$40744$n5920_1
.sym 53164 basesoc_dat_w[3]
.sym 53165 array_muxed0[0]
.sym 53166 $abc$40744$n3904_1
.sym 53167 sys_rst
.sym 53168 $abc$40744$n6792_1
.sym 53169 $abc$40744$n5982_1
.sym 53170 $abc$40744$n5925_1
.sym 53171 basesoc_timer0_eventmanager_pending_w
.sym 53172 $abc$40744$n3907
.sym 53173 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 53174 basesoc_uart_phy_storage[31]
.sym 53176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53177 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53178 basesoc_timer0_reload_storage[21]
.sym 53179 $abc$40744$n126
.sym 53180 $abc$40744$n6455_1
.sym 53181 basesoc_timer0_value[8]
.sym 53182 basesoc_timer0_load_storage[22]
.sym 53183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53184 basesoc_uart_phy_storage[24]
.sym 53190 $abc$40744$n3817
.sym 53191 $abc$40744$n3702_1
.sym 53192 $abc$40744$n2565
.sym 53194 $abc$40744$n6654_1
.sym 53196 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 53197 $abc$40744$n6804_1
.sym 53199 basesoc_timer0_load_storage[21]
.sym 53200 $abc$40744$n3703_1
.sym 53201 $abc$40744$n6805_1
.sym 53202 basesoc_timer0_load_storage[13]
.sym 53203 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53206 $abc$40744$n3689
.sym 53207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53210 $abc$40744$n3688
.sym 53211 $abc$40744$n3814
.sym 53212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53217 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53221 $abc$40744$n6650
.sym 53223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53229 $abc$40744$n3702_1
.sym 53230 $abc$40744$n6650
.sym 53231 $abc$40744$n3703_1
.sym 53232 $abc$40744$n3688
.sym 53235 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53241 $abc$40744$n6804_1
.sym 53242 $abc$40744$n3689
.sym 53243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53247 $abc$40744$n6805_1
.sym 53248 $abc$40744$n3702_1
.sym 53249 $abc$40744$n6654_1
.sym 53250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53254 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 53259 basesoc_timer0_load_storage[21]
.sym 53260 basesoc_timer0_load_storage[13]
.sym 53261 $abc$40744$n3817
.sym 53262 $abc$40744$n3814
.sym 53265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53268 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53269 $abc$40744$n2565
.sym 53270 clk12_$glb_clk
.sym 53271 VexRiscv.reset_$glb_sr
.sym 53272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53274 $abc$40744$n3712_1
.sym 53275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53277 $abc$40744$n6658_1
.sym 53278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 53283 basesoc_uart_phy_storage[8]
.sym 53284 spiflash_bus_dat_r[7]
.sym 53285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53286 user_btn1
.sym 53287 $abc$40744$n3936
.sym 53288 array_muxed0[13]
.sym 53289 $abc$40744$n3913
.sym 53290 basesoc_timer0_load_storage[13]
.sym 53291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53292 $PACKER_VCC_NET
.sym 53293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53294 basesoc_adr[2]
.sym 53295 basesoc_timer0_value[13]
.sym 53296 basesoc_uart_phy_storage[29]
.sym 53297 basesoc_uart_phy_tx_busy
.sym 53298 $abc$40744$n2432
.sym 53299 $abc$40744$n6428
.sym 53300 basesoc_dat_w[3]
.sym 53301 $abc$40744$n6446
.sym 53302 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 53303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53304 $abc$40744$n13
.sym 53306 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 53307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53315 $abc$40744$n6428
.sym 53316 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 53317 $abc$40744$n6806_1
.sym 53318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 53320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53322 $abc$40744$n6807_1
.sym 53324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 53325 $abc$40744$n6446
.sym 53326 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 53327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53330 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 53333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53335 $abc$40744$n5890_1
.sym 53336 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53339 $abc$40744$n5891_1
.sym 53340 $abc$40744$n3840_1
.sym 53341 $abc$40744$n3690
.sym 53344 $abc$40744$n3698
.sym 53346 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 53347 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 53348 $abc$40744$n6428
.sym 53349 $abc$40744$n6446
.sym 53352 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 53353 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 53354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 53358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53365 $abc$40744$n5890_1
.sym 53366 $abc$40744$n5891_1
.sym 53367 $abc$40744$n3840_1
.sym 53370 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53377 $abc$40744$n6807_1
.sym 53378 $abc$40744$n3690
.sym 53379 $abc$40744$n6806_1
.sym 53382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 53383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53384 $abc$40744$n3698
.sym 53385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 53389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 VexRiscv._zz_136_[6]
.sym 53396 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 53397 $abc$40744$n5876
.sym 53398 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 53399 $abc$40744$n3690
.sym 53400 $abc$40744$n3694
.sym 53401 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 53402 $abc$40744$n2290
.sym 53403 basesoc_dat_w[6]
.sym 53405 $abc$40744$n4234
.sym 53406 basesoc_dat_w[6]
.sym 53407 VexRiscv._zz_136_[25]
.sym 53408 $abc$40744$n3895
.sym 53409 $abc$40744$n3913
.sym 53410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53411 $abc$40744$n6523
.sym 53412 $abc$40744$n3868_1
.sym 53413 array_muxed0[4]
.sym 53414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53415 basesoc_adr[1]
.sym 53416 basesoc_ctrl_reset_reset_r
.sym 53417 $abc$40744$n6493_1
.sym 53418 basesoc_timer0_load_storage[26]
.sym 53419 $abc$40744$n3811
.sym 53420 $abc$40744$n2424
.sym 53421 $abc$40744$n3908_1
.sym 53422 basesoc_dat_w[5]
.sym 53423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 53424 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 53425 basesoc_uart_phy_storage[29]
.sym 53426 basesoc_adr[3]
.sym 53427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53428 $abc$40744$n6527
.sym 53429 basesoc_uart_phy_storage[5]
.sym 53430 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 53436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53437 basesoc_uart_phy_storage[0]
.sym 53438 $abc$40744$n2280
.sym 53439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 53442 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 53443 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 53445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53446 basesoc_bus_wishbone_dat_r[0]
.sym 53447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53448 $abc$40744$n136
.sym 53449 $abc$40744$n6658_1
.sym 53450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53451 slave_sel_r[0]
.sym 53456 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 53457 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 53458 basesoc_adr[0]
.sym 53459 $abc$40744$n3719_1
.sym 53460 spiflash_bus_dat_r[0]
.sym 53461 basesoc_adr[1]
.sym 53462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53464 $abc$40744$n13
.sym 53465 slave_sel_r[1]
.sym 53467 $abc$40744$n5
.sym 53469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53475 spiflash_bus_dat_r[0]
.sym 53476 slave_sel_r[0]
.sym 53477 basesoc_bus_wishbone_dat_r[0]
.sym 53478 slave_sel_r[1]
.sym 53481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 53487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 53488 $abc$40744$n6658_1
.sym 53489 $abc$40744$n3719_1
.sym 53490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53494 $abc$40744$n13
.sym 53499 $abc$40744$n136
.sym 53500 basesoc_adr[0]
.sym 53501 basesoc_uart_phy_storage[0]
.sym 53502 basesoc_adr[1]
.sym 53505 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 53506 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 53507 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 53508 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 53512 $abc$40744$n5
.sym 53515 $abc$40744$n2280
.sym 53516 clk12_$glb_clk
.sym 53518 $abc$40744$n6431
.sym 53519 $abc$40744$n5575
.sym 53520 $abc$40744$n6446
.sym 53521 VexRiscv._zz_18_
.sym 53523 VexRiscv._zz_136_[5]
.sym 53524 $abc$40744$n3811
.sym 53525 $abc$40744$n3910_1
.sym 53526 basesoc_uart_phy_rx_busy
.sym 53528 VexRiscv._zz_35_[31]
.sym 53529 basesoc_uart_phy_rx_busy
.sym 53530 $abc$40744$n3988
.sym 53531 $abc$40744$n3895
.sym 53532 basesoc_bus_wishbone_dat_r[0]
.sym 53533 $abc$40744$n2509
.sym 53534 basesoc_uart_phy_rx_reg[1]
.sym 53535 $abc$40744$n2290
.sym 53536 basesoc_timer0_reload_storage[10]
.sym 53537 VexRiscv._zz_136_[6]
.sym 53538 spiflash_bus_dat_r[26]
.sym 53539 $abc$40744$n3794
.sym 53540 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 53541 basesoc_uart_phy_storage[0]
.sym 53542 $abc$40744$n3795
.sym 53544 basesoc_timer0_load_storage[7]
.sym 53545 $abc$40744$n3719_1
.sym 53546 $abc$40744$n235
.sym 53547 basesoc_adr[1]
.sym 53548 $abc$40744$n229
.sym 53549 $abc$40744$n3910_1
.sym 53550 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 53551 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 53552 basesoc_uart_phy_uart_clk_txen
.sym 53553 $abc$40744$n5
.sym 53559 basesoc_we
.sym 53560 basesoc_dat_w[7]
.sym 53561 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 53562 $abc$40744$n3840_1
.sym 53563 basesoc_adr[1]
.sym 53566 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 53567 basesoc_adr[0]
.sym 53568 $abc$40744$n3632_1
.sym 53569 sys_rst
.sym 53570 $abc$40744$n2432
.sym 53571 $abc$40744$n136
.sym 53572 $abc$40744$n3818
.sym 53574 $abc$40744$n138
.sym 53576 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 53585 basesoc_uart_phy_storage[29]
.sym 53588 $abc$40744$n130
.sym 53589 basesoc_uart_phy_storage[5]
.sym 53593 basesoc_dat_w[7]
.sym 53598 basesoc_uart_phy_storage[5]
.sym 53599 $abc$40744$n138
.sym 53600 basesoc_adr[0]
.sym 53601 basesoc_adr[1]
.sym 53605 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53606 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 53607 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 53610 basesoc_uart_phy_storage[29]
.sym 53611 $abc$40744$n130
.sym 53612 basesoc_adr[0]
.sym 53613 basesoc_adr[1]
.sym 53616 $abc$40744$n138
.sym 53622 sys_rst
.sym 53623 basesoc_we
.sym 53624 $abc$40744$n3840_1
.sym 53625 $abc$40744$n3818
.sym 53629 $abc$40744$n136
.sym 53635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 53637 $abc$40744$n3632_1
.sym 53638 $abc$40744$n2432
.sym 53639 clk12_$glb_clk
.sym 53640 sys_rst_$glb_sr
.sym 53641 $abc$40744$n3301
.sym 53642 $abc$40744$n3759
.sym 53643 $abc$40744$n5551
.sym 53644 $abc$40744$n202
.sym 53645 $abc$40744$n3774
.sym 53646 $abc$40744$n200
.sym 53647 $abc$40744$n192
.sym 53648 $abc$40744$n190
.sym 53651 basesoc_timer0_load_storage[6]
.sym 53652 VexRiscv._zz_152_[4]
.sym 53653 basesoc_adr[0]
.sym 53654 $abc$40744$n3811
.sym 53655 sys_rst
.sym 53656 VexRiscv._zz_18_
.sym 53657 basesoc_uart_tx_fifo_consume[1]
.sym 53658 basesoc_dat_w[6]
.sym 53659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53660 VexRiscv.decode_to_execute_RS2[11]
.sym 53661 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53662 basesoc_ctrl_reset_reset_r
.sym 53663 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 53664 basesoc_dat_w[7]
.sym 53665 $abc$40744$n3611_1
.sym 53666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53667 basesoc_uart_phy_storage[31]
.sym 53668 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53669 basesoc_ctrl_reset_reset_r
.sym 53670 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 53671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53673 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53674 $abc$40744$n130
.sym 53675 $abc$40744$n3910_1
.sym 53676 $abc$40744$n126
.sym 53682 $abc$40744$n5271
.sym 53683 $abc$40744$n126
.sym 53689 $abc$40744$n5250
.sym 53690 VexRiscv._zz_191_
.sym 53694 VexRiscv._zz_194_[9]
.sym 53695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 53699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53701 $abc$40744$n233
.sym 53702 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 53705 VexRiscv._zz_194_[2]
.sym 53706 $abc$40744$n235
.sym 53709 $abc$40744$n2627
.sym 53710 $abc$40744$n3774
.sym 53711 $abc$40744$n233
.sym 53716 $abc$40744$n126
.sym 53740 $abc$40744$n233
.sym 53741 $abc$40744$n5271
.sym 53742 VexRiscv._zz_194_[9]
.sym 53745 $abc$40744$n5250
.sym 53747 VexRiscv._zz_194_[2]
.sym 53748 $abc$40744$n233
.sym 53751 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 53752 VexRiscv._zz_191_
.sym 53753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53754 $abc$40744$n235
.sym 53757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 53759 $abc$40744$n3774
.sym 53761 $abc$40744$n2627
.sym 53762 clk12_$glb_clk
.sym 53764 $abc$40744$n6453_1
.sym 53765 basesoc_bus_wishbone_ack
.sym 53766 $abc$40744$n4266_1
.sym 53767 $abc$40744$n4872
.sym 53768 $abc$40744$n3610_1
.sym 53769 $abc$40744$n3977
.sym 53770 $abc$40744$n3750
.sym 53771 $abc$40744$n3599
.sym 53772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 53773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 53774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 53775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 53776 basesoc_uart_phy_storage[8]
.sym 53777 VexRiscv._zz_313_
.sym 53778 $abc$40744$n2278
.sym 53779 basesoc_dat_w[4]
.sym 53780 $abc$40744$n2530
.sym 53781 $abc$40744$n190
.sym 53783 basesoc_we
.sym 53784 VexRiscv.decode_to_execute_RS2[11]
.sym 53785 VexRiscv.decode_to_execute_RS2[13]
.sym 53786 basesoc_dat_w[6]
.sym 53787 basesoc_timer0_load_storage[25]
.sym 53788 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 53789 basesoc_uart_phy_tx_busy
.sym 53790 $abc$40744$n2627
.sym 53791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 53792 $abc$40744$n3774
.sym 53793 basesoc_uart_phy_storage[29]
.sym 53794 $abc$40744$n4840
.sym 53795 basesoc_vexriscv_dbus_cyc
.sym 53796 $abc$40744$n6056_1
.sym 53797 $abc$40744$n233
.sym 53798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 53799 $abc$40744$n6546
.sym 53805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 53807 VexRiscv._zz_124_
.sym 53809 $abc$40744$n6904
.sym 53810 $abc$40744$n3774
.sym 53811 $abc$40744$n6060_1
.sym 53813 $abc$40744$n3301
.sym 53814 $abc$40744$n3795
.sym 53816 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 53817 basesoc_uart_phy_storage[0]
.sym 53819 basesoc_uart_phy_tx_busy
.sym 53820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 53821 $abc$40744$n7001
.sym 53822 $abc$40744$n6056_1
.sym 53824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 53829 $abc$40744$n3675
.sym 53832 $abc$40744$n3722_1
.sym 53836 $abc$40744$n3719_1
.sym 53840 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 53841 basesoc_uart_phy_storage[0]
.sym 53845 $abc$40744$n6060_1
.sym 53846 $abc$40744$n6056_1
.sym 53847 $abc$40744$n3795
.sym 53850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53851 $abc$40744$n3774
.sym 53853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 53856 basesoc_uart_phy_tx_busy
.sym 53857 $abc$40744$n7001
.sym 53863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 53864 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 53865 $abc$40744$n3774
.sym 53870 basesoc_uart_phy_tx_busy
.sym 53871 $abc$40744$n6904
.sym 53876 VexRiscv._zz_124_
.sym 53877 $abc$40744$n3301
.sym 53880 $abc$40744$n3675
.sym 53881 $abc$40744$n3719_1
.sym 53883 $abc$40744$n3722_1
.sym 53885 clk12_$glb_clk
.sym 53886 sys_rst_$glb_sr
.sym 53887 spram_bus_ack
.sym 53888 $abc$40744$n3600
.sym 53889 $abc$40744$n5445
.sym 53890 $abc$40744$n3722_1
.sym 53891 $abc$40744$n3636
.sym 53892 grant
.sym 53893 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 53894 $abc$40744$n2627
.sym 53896 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 53897 VexRiscv._zz_201_[29]
.sym 53898 VexRiscv._zz_255_[1]
.sym 53899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 53900 basesoc_counter[1]
.sym 53901 $abc$40744$n5
.sym 53902 $abc$40744$n4872
.sym 53903 $abc$40744$n3753
.sym 53904 VexRiscv.decode_to_execute_RS2[8]
.sym 53905 slave_sel[1]
.sym 53906 basesoc_uart_phy_storage[20]
.sym 53907 $abc$40744$n6435
.sym 53908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 53909 $abc$40744$n5930
.sym 53910 VexRiscv._zz_289_[3]
.sym 53911 $abc$40744$n3811
.sym 53912 $abc$40744$n2424
.sym 53913 $abc$40744$n3908_1
.sym 53914 $PACKER_VCC_NET
.sym 53915 basesoc_dat_w[5]
.sym 53916 basesoc_dat_w[3]
.sym 53917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53918 $abc$40744$n2627
.sym 53919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 53920 basesoc_uart_phy_storage[5]
.sym 53921 basesoc_uart_phy_storage[10]
.sym 53922 VexRiscv.decode_to_execute_RS2[19]
.sym 53929 $abc$40744$n6908
.sym 53931 $abc$40744$n130
.sym 53932 $abc$40744$n6914
.sym 53933 $abc$40744$n6916
.sym 53934 $abc$40744$n7013
.sym 53939 basesoc_uart_phy_rx_busy
.sym 53940 $abc$40744$n7009
.sym 53943 $abc$40744$n6920
.sym 53949 basesoc_uart_phy_tx_busy
.sym 53955 $abc$40744$n7023
.sym 53961 basesoc_uart_phy_rx_busy
.sym 53962 $abc$40744$n6908
.sym 53968 basesoc_uart_phy_rx_busy
.sym 53970 $abc$40744$n6920
.sym 53975 $abc$40744$n7013
.sym 53976 basesoc_uart_phy_tx_busy
.sym 53980 basesoc_uart_phy_rx_busy
.sym 53982 $abc$40744$n6914
.sym 53985 basesoc_uart_phy_rx_busy
.sym 53986 $abc$40744$n6916
.sym 53991 $abc$40744$n7009
.sym 53993 basesoc_uart_phy_tx_busy
.sym 53997 $abc$40744$n7023
.sym 54000 basesoc_uart_phy_tx_busy
.sym 54003 $abc$40744$n130
.sym 54008 clk12_$glb_clk
.sym 54009 sys_rst_$glb_sr
.sym 54010 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 54011 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 54012 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54013 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 54014 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 54015 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 54016 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 54017 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 54019 grant
.sym 54020 VexRiscv.lastStagePc[12]
.sym 54021 VexRiscv._zz_41_[21]
.sym 54022 $abc$40744$n3770
.sym 54023 $abc$40744$n2253
.sym 54024 $abc$40744$n4267_1
.sym 54025 basesoc_uart_phy_rx_busy
.sym 54026 $abc$40744$n6025
.sym 54027 VexRiscv.decode_to_execute_RS2[15]
.sym 54028 basesoc_vexriscv_dbus_we
.sym 54030 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 54031 $abc$40744$n3600
.sym 54032 basesoc_ctrl_storage[24]
.sym 54033 $abc$40744$n5445
.sym 54034 VexRiscv.decode_to_execute_RS2[23]
.sym 54035 basesoc_timer0_load_storage[7]
.sym 54036 $abc$40744$n3722_1
.sym 54037 basesoc_dat_w[7]
.sym 54038 VexRiscv._zz_171_[1]
.sym 54039 $abc$40744$n235
.sym 54040 $abc$40744$n229
.sym 54041 VexRiscv.decode_to_execute_RS2[24]
.sym 54042 $abc$40744$n3795
.sym 54043 VexRiscv._zz_32_[1]
.sym 54044 $abc$40744$n2627
.sym 54045 basesoc_uart_phy_storage[13]
.sym 54051 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 54052 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 54053 basesoc_uart_phy_storage[3]
.sym 54054 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 54057 basesoc_uart_phy_storage[4]
.sym 54058 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54063 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 54065 basesoc_uart_phy_storage[2]
.sym 54068 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 54069 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54070 basesoc_uart_phy_storage[1]
.sym 54071 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 54076 basesoc_uart_phy_storage[7]
.sym 54078 basesoc_uart_phy_storage[0]
.sym 54079 basesoc_uart_phy_storage[6]
.sym 54080 basesoc_uart_phy_storage[5]
.sym 54083 $auto$alumacc.cc:474:replace_alu$4084.C[1]
.sym 54085 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54086 basesoc_uart_phy_storage[0]
.sym 54089 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 54091 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 54092 basesoc_uart_phy_storage[1]
.sym 54093 $auto$alumacc.cc:474:replace_alu$4084.C[1]
.sym 54095 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 54097 basesoc_uart_phy_storage[2]
.sym 54098 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 54099 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 54101 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 54103 basesoc_uart_phy_storage[3]
.sym 54104 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 54105 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 54107 $auto$alumacc.cc:474:replace_alu$4084.C[5]
.sym 54109 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 54110 basesoc_uart_phy_storage[4]
.sym 54111 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 54113 $auto$alumacc.cc:474:replace_alu$4084.C[6]
.sym 54115 basesoc_uart_phy_storage[5]
.sym 54116 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 54117 $auto$alumacc.cc:474:replace_alu$4084.C[5]
.sym 54119 $auto$alumacc.cc:474:replace_alu$4084.C[7]
.sym 54121 basesoc_uart_phy_storage[6]
.sym 54122 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54123 $auto$alumacc.cc:474:replace_alu$4084.C[6]
.sym 54125 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 54127 basesoc_uart_phy_storage[7]
.sym 54128 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 54129 $auto$alumacc.cc:474:replace_alu$4084.C[7]
.sym 54133 VexRiscv._zz_321_
.sym 54134 $abc$40744$n5928
.sym 54135 count[15]
.sym 54136 count[11]
.sym 54137 $abc$40744$n2633
.sym 54138 count[0]
.sym 54139 $abc$40744$n6528
.sym 54140 count[12]
.sym 54142 $abc$40744$n6675_1
.sym 54143 $abc$40744$n6675_1
.sym 54144 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 54145 VexRiscv.execute_arbitration_isValid
.sym 54146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 54147 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 54148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54149 basesoc_uart_rx_fifo_level0[4]
.sym 54150 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 54151 sys_rst
.sym 54153 $abc$40744$n233
.sym 54154 VexRiscv._zz_289_[0]
.sym 54155 VexRiscv.decode_to_execute_RS2[10]
.sym 54156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 54157 $abc$40744$n3911
.sym 54158 $abc$40744$n2633
.sym 54159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 54161 $abc$40744$n3611_1
.sym 54162 basesoc_uart_phy_storage[7]
.sym 54164 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 54166 VexRiscv._zz_321_
.sym 54167 basesoc_uart_phy_storage[31]
.sym 54168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 54169 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 54174 basesoc_uart_phy_storage[9]
.sym 54176 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 54177 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 54178 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 54179 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 54181 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 54182 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 54185 basesoc_uart_phy_storage[12]
.sym 54188 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 54190 basesoc_uart_phy_storage[11]
.sym 54193 basesoc_uart_phy_storage[10]
.sym 54198 basesoc_uart_phy_storage[8]
.sym 54201 basesoc_uart_phy_storage[14]
.sym 54202 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 54203 basesoc_uart_phy_storage[15]
.sym 54205 basesoc_uart_phy_storage[13]
.sym 54206 $auto$alumacc.cc:474:replace_alu$4084.C[9]
.sym 54208 basesoc_uart_phy_storage[8]
.sym 54209 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 54210 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 54212 $auto$alumacc.cc:474:replace_alu$4084.C[10]
.sym 54214 basesoc_uart_phy_storage[9]
.sym 54215 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 54216 $auto$alumacc.cc:474:replace_alu$4084.C[9]
.sym 54218 $auto$alumacc.cc:474:replace_alu$4084.C[11]
.sym 54220 basesoc_uart_phy_storage[10]
.sym 54221 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 54222 $auto$alumacc.cc:474:replace_alu$4084.C[10]
.sym 54224 $auto$alumacc.cc:474:replace_alu$4084.C[12]
.sym 54226 basesoc_uart_phy_storage[11]
.sym 54227 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 54228 $auto$alumacc.cc:474:replace_alu$4084.C[11]
.sym 54230 $auto$alumacc.cc:474:replace_alu$4084.C[13]
.sym 54232 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 54233 basesoc_uart_phy_storage[12]
.sym 54234 $auto$alumacc.cc:474:replace_alu$4084.C[12]
.sym 54236 $auto$alumacc.cc:474:replace_alu$4084.C[14]
.sym 54238 basesoc_uart_phy_storage[13]
.sym 54239 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 54240 $auto$alumacc.cc:474:replace_alu$4084.C[13]
.sym 54242 $auto$alumacc.cc:474:replace_alu$4084.C[15]
.sym 54244 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 54245 basesoc_uart_phy_storage[14]
.sym 54246 $auto$alumacc.cc:474:replace_alu$4084.C[14]
.sym 54248 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 54250 basesoc_uart_phy_storage[15]
.sym 54251 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 54252 $auto$alumacc.cc:474:replace_alu$4084.C[15]
.sym 54256 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 54257 $abc$40744$n5003
.sym 54258 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 54259 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 54260 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 54261 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 54262 $abc$40744$n3748
.sym 54263 $abc$40744$n5320_1
.sym 54264 $abc$40744$n3999
.sym 54266 VexRiscv._zz_36_[12]
.sym 54267 $abc$40744$n3999
.sym 54268 $abc$40744$n3749
.sym 54269 VexRiscv._zz_35_[7]
.sym 54270 basesoc_uart_rx_fifo_wrport_we
.sym 54271 VexRiscv._zz_171_[1]
.sym 54272 $PACKER_VCC_NET
.sym 54273 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 54274 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 54275 VexRiscv._zz_171_[2]
.sym 54276 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 54277 VexRiscv._zz_130_[1]
.sym 54278 VexRiscv._zz_191_
.sym 54279 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54280 $abc$40744$n6056_1
.sym 54281 basesoc_uart_phy_storage[29]
.sym 54282 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 54283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 54284 $abc$40744$n2633
.sym 54285 $abc$40744$n3936
.sym 54286 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 54287 $abc$40744$n2627
.sym 54288 $abc$40744$n4406_1
.sym 54289 VexRiscv.decode_to_execute_RS2[12]
.sym 54290 VexRiscv._zz_200_[1]
.sym 54291 VexRiscv.decode_to_execute_RS2[25]
.sym 54292 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 54297 basesoc_uart_phy_storage[21]
.sym 54298 basesoc_uart_phy_storage[22]
.sym 54300 basesoc_uart_phy_storage[18]
.sym 54304 basesoc_uart_phy_storage[19]
.sym 54308 basesoc_uart_phy_storage[20]
.sym 54310 basesoc_uart_phy_storage[17]
.sym 54311 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 54313 basesoc_uart_phy_storage[16]
.sym 54315 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 54316 basesoc_uart_phy_storage[23]
.sym 54317 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 54321 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 54324 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 54325 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 54326 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 54327 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 54329 $auto$alumacc.cc:474:replace_alu$4084.C[17]
.sym 54331 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 54332 basesoc_uart_phy_storage[16]
.sym 54333 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 54335 $auto$alumacc.cc:474:replace_alu$4084.C[18]
.sym 54337 basesoc_uart_phy_storage[17]
.sym 54338 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 54339 $auto$alumacc.cc:474:replace_alu$4084.C[17]
.sym 54341 $auto$alumacc.cc:474:replace_alu$4084.C[19]
.sym 54343 basesoc_uart_phy_storage[18]
.sym 54344 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 54345 $auto$alumacc.cc:474:replace_alu$4084.C[18]
.sym 54347 $auto$alumacc.cc:474:replace_alu$4084.C[20]
.sym 54349 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 54350 basesoc_uart_phy_storage[19]
.sym 54351 $auto$alumacc.cc:474:replace_alu$4084.C[19]
.sym 54353 $auto$alumacc.cc:474:replace_alu$4084.C[21]
.sym 54355 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 54356 basesoc_uart_phy_storage[20]
.sym 54357 $auto$alumacc.cc:474:replace_alu$4084.C[20]
.sym 54359 $auto$alumacc.cc:474:replace_alu$4084.C[22]
.sym 54361 basesoc_uart_phy_storage[21]
.sym 54362 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 54363 $auto$alumacc.cc:474:replace_alu$4084.C[21]
.sym 54365 $auto$alumacc.cc:474:replace_alu$4084.C[23]
.sym 54367 basesoc_uart_phy_storage[22]
.sym 54368 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 54369 $auto$alumacc.cc:474:replace_alu$4084.C[22]
.sym 54371 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 54373 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 54374 basesoc_uart_phy_storage[23]
.sym 54375 $auto$alumacc.cc:474:replace_alu$4084.C[23]
.sym 54379 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 54380 $abc$40744$n6811_1
.sym 54381 $abc$40744$n6661_1
.sym 54382 $abc$40744$n4192
.sym 54383 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 54384 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 54385 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 54386 $abc$40744$n5018_1
.sym 54388 basesoc_timer0_en_storage
.sym 54389 $abc$40744$n5469
.sym 54390 VexRiscv._zz_200_[18]
.sym 54391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 54392 basesoc_uart_rx_fifo_level0[4]
.sym 54393 VexRiscv._zz_79_[2]
.sym 54394 VexRiscv._zz_161_
.sym 54395 VexRiscv.CsrPlugin_mepc[11]
.sym 54396 VexRiscv._zz_164_[4]
.sym 54397 VexRiscv.CsrPlugin_mepc[2]
.sym 54398 VexRiscv.memory_arbitration_isValid
.sym 54399 VexRiscv._zz_130_[7]
.sym 54400 basesoc_timer0_reload_storage[26]
.sym 54401 $abc$40744$n4261_1
.sym 54402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 54403 basesoc_dat_w[5]
.sym 54404 basesoc_uart_phy_storage[5]
.sym 54405 $abc$40744$n2424
.sym 54406 VexRiscv._zz_49_[0]
.sym 54407 $abc$40744$n2644
.sym 54408 basesoc_dat_w[3]
.sym 54409 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 54410 $abc$40744$n3908_1
.sym 54411 $abc$40744$n3811
.sym 54412 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 54413 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 54414 basesoc_ctrl_bus_errors[8]
.sym 54415 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 54422 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 54423 basesoc_uart_phy_storage[24]
.sym 54425 basesoc_uart_phy_storage[27]
.sym 54428 basesoc_uart_phy_storage[25]
.sym 54429 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 54430 basesoc_uart_phy_storage[30]
.sym 54431 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 54433 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 54434 basesoc_uart_phy_storage[28]
.sym 54436 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 54439 basesoc_uart_phy_storage[31]
.sym 54440 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 54441 basesoc_uart_phy_storage[29]
.sym 54442 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 54449 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 54450 basesoc_uart_phy_storage[26]
.sym 54452 $auto$alumacc.cc:474:replace_alu$4084.C[25]
.sym 54454 basesoc_uart_phy_storage[24]
.sym 54455 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 54456 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 54458 $auto$alumacc.cc:474:replace_alu$4084.C[26]
.sym 54460 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 54461 basesoc_uart_phy_storage[25]
.sym 54462 $auto$alumacc.cc:474:replace_alu$4084.C[25]
.sym 54464 $auto$alumacc.cc:474:replace_alu$4084.C[27]
.sym 54466 basesoc_uart_phy_storage[26]
.sym 54467 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 54468 $auto$alumacc.cc:474:replace_alu$4084.C[26]
.sym 54470 $auto$alumacc.cc:474:replace_alu$4084.C[28]
.sym 54472 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 54473 basesoc_uart_phy_storage[27]
.sym 54474 $auto$alumacc.cc:474:replace_alu$4084.C[27]
.sym 54476 $auto$alumacc.cc:474:replace_alu$4084.C[29]
.sym 54478 basesoc_uart_phy_storage[28]
.sym 54479 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 54480 $auto$alumacc.cc:474:replace_alu$4084.C[28]
.sym 54482 $auto$alumacc.cc:474:replace_alu$4084.C[30]
.sym 54484 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 54485 basesoc_uart_phy_storage[29]
.sym 54486 $auto$alumacc.cc:474:replace_alu$4084.C[29]
.sym 54488 $auto$alumacc.cc:474:replace_alu$4084.C[31]
.sym 54490 basesoc_uart_phy_storage[30]
.sym 54491 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 54492 $auto$alumacc.cc:474:replace_alu$4084.C[30]
.sym 54494 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 54496 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 54497 basesoc_uart_phy_storage[31]
.sym 54498 $auto$alumacc.cc:474:replace_alu$4084.C[31]
.sym 54502 VexRiscv._zz_288_[1]
.sym 54503 VexRiscv._zz_200_[12]
.sym 54504 VexRiscv._zz_36_[4]
.sym 54505 VexRiscv._zz_41_[1]
.sym 54506 VexRiscv.decode_to_execute_RS2[12]
.sym 54507 VexRiscv._zz_200_[4]
.sym 54508 VexRiscv._zz_41_[30]
.sym 54509 VexRiscv._zz_152_[12]
.sym 54512 VexRiscv.decode_to_execute_RS2[18]
.sym 54514 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 54515 VexRiscv._zz_164_[0]
.sym 54516 spiflash_bus_dat_r[26]
.sym 54517 $abc$40744$n4192
.sym 54518 VexRiscv._zz_200_[7]
.sym 54519 VexRiscv._zz_44_[1]
.sym 54520 basesoc_uart_phy_storage[7]
.sym 54521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 54522 VexRiscv._zz_79_[5]
.sym 54523 VexRiscv._zz_32_[1]
.sym 54524 basesoc_dat_w[1]
.sym 54525 VexRiscv.decode_to_execute_IS_DIV
.sym 54526 VexRiscv._zz_200_[7]
.sym 54527 VexRiscv._zz_199_
.sym 54528 $abc$40744$n4192
.sym 54529 VexRiscv._zz_200_[4]
.sym 54530 basesoc_dat_w[7]
.sym 54531 VexRiscv._zz_32_[1]
.sym 54532 VexRiscv._zz_191_
.sym 54533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 54534 basesoc_timer0_load_storage[7]
.sym 54535 VexRiscv._zz_288_[1]
.sym 54536 $abc$40744$n2251
.sym 54537 VexRiscv.decode_to_execute_RS2[24]
.sym 54538 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 54543 $abc$40744$n4403_1
.sym 54545 $abc$40744$n4408_1
.sym 54546 $abc$40744$n4818_1
.sym 54549 VexRiscv._zz_199_
.sym 54551 VexRiscv._zz_171_[1]
.sym 54554 VexRiscv._zz_200_[2]
.sym 54557 $abc$40744$n4853
.sym 54559 VexRiscv._zz_152_[4]
.sym 54560 $abc$40744$n4406_1
.sym 54562 VexRiscv._zz_35_[0]
.sym 54564 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54565 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 54569 $abc$40744$n3749
.sym 54570 VexRiscv._zz_171_[0]
.sym 54573 VexRiscv._zz_200_[5]
.sym 54579 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 54582 $abc$40744$n4406_1
.sym 54583 $abc$40744$n4403_1
.sym 54584 $abc$40744$n3749
.sym 54585 $abc$40744$n4408_1
.sym 54590 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 54591 $abc$40744$n4853
.sym 54594 VexRiscv._zz_200_[5]
.sym 54595 VexRiscv._zz_199_
.sym 54601 VexRiscv._zz_35_[0]
.sym 54607 VexRiscv._zz_199_
.sym 54609 VexRiscv._zz_200_[2]
.sym 54613 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54618 $abc$40744$n4818_1
.sym 54619 VexRiscv._zz_152_[4]
.sym 54620 VexRiscv._zz_171_[1]
.sym 54621 VexRiscv._zz_171_[0]
.sym 54623 clk12_$glb_clk
.sym 54624 VexRiscv.reset_$glb_sr
.sym 54625 basesoc_uart_phy_storage[5]
.sym 54626 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 54627 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 54628 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 54629 $abc$40744$n6773_1
.sym 54630 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 54631 $abc$40744$n4409_1
.sym 54632 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 54634 VexRiscv._zz_152_[0]
.sym 54636 $abc$40744$n5416
.sym 54637 VexRiscv._zz_171_[1]
.sym 54638 VexRiscv._zz_41_[30]
.sym 54639 $abc$40744$n4919
.sym 54640 VexRiscv._zz_200_[2]
.sym 54641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 54642 VexRiscv._zz_152_[12]
.sym 54643 $abc$40744$n2253
.sym 54644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 54646 VexRiscv.decode_to_execute_IS_MUL
.sym 54647 basesoc_uart_rx_fifo_level0[1]
.sym 54648 $abc$40744$n3727_1
.sym 54649 VexRiscv._zz_36_[4]
.sym 54650 $abc$40744$n2633
.sym 54651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 54652 $abc$40744$n6051
.sym 54653 $abc$40744$n3611_1
.sym 54654 $abc$40744$n3911
.sym 54655 $abc$40744$n2649
.sym 54656 VexRiscv._zz_171_[0]
.sym 54657 VexRiscv._zz_41_[30]
.sym 54658 VexRiscv._zz_255_[1]
.sym 54659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54660 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 54667 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54669 VexRiscv.decode_to_execute_IS_MUL
.sym 54671 $abc$40744$n4239_1
.sym 54672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 54673 VexRiscv._zz_200_[31]
.sym 54674 VexRiscv._zz_79_[0]
.sym 54675 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54677 VexRiscv._zz_161_
.sym 54678 VexRiscv.decode_to_execute_IS_DIV
.sym 54681 VexRiscv._zz_200_[31]
.sym 54683 VexRiscv._zz_198_
.sym 54684 $abc$40744$n4234
.sym 54685 $abc$40744$n4410_1
.sym 54686 $abc$40744$n4059
.sym 54688 $abc$40744$n4409_1
.sym 54691 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 54692 VexRiscv._zz_191_
.sym 54693 VexRiscv._zz_79_[6]
.sym 54694 $abc$40744$n4059
.sym 54695 $abc$40744$n235
.sym 54696 $abc$40744$n3727_1
.sym 54700 VexRiscv._zz_79_[0]
.sym 54705 VexRiscv.decode_to_execute_IS_DIV
.sym 54706 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54707 VexRiscv._zz_200_[31]
.sym 54708 $abc$40744$n4059
.sym 54711 $abc$40744$n4409_1
.sym 54712 $abc$40744$n4410_1
.sym 54713 $abc$40744$n4234
.sym 54714 $abc$40744$n3727_1
.sym 54717 $abc$40744$n4239_1
.sym 54718 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 54724 VexRiscv.decode_to_execute_IS_MUL
.sym 54726 VexRiscv._zz_198_
.sym 54730 VexRiscv._zz_79_[6]
.sym 54735 VexRiscv._zz_200_[31]
.sym 54736 $abc$40744$n4059
.sym 54737 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54738 VexRiscv.decode_to_execute_IS_DIV
.sym 54741 VexRiscv._zz_191_
.sym 54742 $abc$40744$n235
.sym 54743 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 54745 VexRiscv._zz_161_
.sym 54746 clk12_$glb_clk
.sym 54748 $abc$40744$n6058_1
.sym 54749 $abc$40744$n6056_1
.sym 54750 $abc$40744$n6038_1
.sym 54751 $abc$40744$n6037
.sym 54752 $abc$40744$n5394_1
.sym 54753 $abc$40744$n6039
.sym 54754 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 54755 $abc$40744$n6057
.sym 54757 VexRiscv._zz_130_[0]
.sym 54758 $abc$40744$n4726
.sym 54759 VexRiscv._zz_323_[0]
.sym 54760 VexRiscv._zz_200_[0]
.sym 54761 VexRiscv._zz_200_[11]
.sym 54762 VexRiscv._zz_35_[7]
.sym 54763 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 54764 VexRiscv._zz_288_[3]
.sym 54765 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 54766 VexRiscv._zz_238_[1]
.sym 54767 VexRiscv._zz_171_[1]
.sym 54768 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 54769 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 54771 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54772 $abc$40744$n2633
.sym 54773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 54774 VexRiscv._zz_44_[0]
.sym 54775 $abc$40744$n2627
.sym 54776 VexRiscv._zz_41_[2]
.sym 54777 $abc$40744$n3936
.sym 54778 VexRiscv._zz_290_[12]
.sym 54780 VexRiscv._zz_44_[1]
.sym 54781 VexRiscv._zz_199_
.sym 54782 VexRiscv._zz_193_
.sym 54783 $abc$40744$n6056_1
.sym 54790 VexRiscv._zz_41_[7]
.sym 54791 $abc$40744$n2280
.sym 54792 VexRiscv._zz_200_[30]
.sym 54793 $abc$40744$n3905
.sym 54794 $abc$40744$n3817
.sym 54795 VexRiscv._zz_199_
.sym 54796 VexRiscv._zz_287_[4]
.sym 54798 VexRiscv._zz_200_[7]
.sym 54799 $abc$40744$n116
.sym 54800 VexRiscv._zz_44_[0]
.sym 54802 basesoc_dat_w[7]
.sym 54803 VexRiscv._zz_44_[1]
.sym 54806 $abc$40744$n6052_1
.sym 54807 VexRiscv._zz_200_[4]
.sym 54810 basesoc_ctrl_bus_errors[13]
.sym 54811 basesoc_ctrl_storage[29]
.sym 54813 VexRiscv._zz_41_[4]
.sym 54814 $abc$40744$n3814
.sym 54817 VexRiscv._zz_41_[30]
.sym 54818 $abc$40744$n4192
.sym 54822 $abc$40744$n4192
.sym 54823 VexRiscv._zz_41_[7]
.sym 54824 VexRiscv._zz_200_[7]
.sym 54828 $abc$40744$n116
.sym 54829 $abc$40744$n3814
.sym 54830 basesoc_ctrl_bus_errors[13]
.sym 54831 $abc$40744$n3905
.sym 54834 VexRiscv._zz_200_[4]
.sym 54835 VexRiscv._zz_44_[1]
.sym 54836 VexRiscv._zz_44_[0]
.sym 54837 VexRiscv._zz_287_[4]
.sym 54840 VexRiscv._zz_41_[4]
.sym 54841 $abc$40744$n4192
.sym 54843 VexRiscv._zz_200_[4]
.sym 54848 basesoc_dat_w[7]
.sym 54854 VexRiscv._zz_200_[30]
.sym 54855 VexRiscv._zz_199_
.sym 54859 VexRiscv._zz_41_[30]
.sym 54860 $abc$40744$n4192
.sym 54861 VexRiscv._zz_200_[30]
.sym 54864 $abc$40744$n6052_1
.sym 54865 basesoc_ctrl_storage[29]
.sym 54866 $abc$40744$n3817
.sym 54868 $abc$40744$n2280
.sym 54869 clk12_$glb_clk
.sym 54870 sys_rst_$glb_sr
.sym 54871 VexRiscv._zz_41_[4]
.sym 54872 VexRiscv._zz_288_[5]
.sym 54873 $abc$40744$n4073
.sym 54874 VexRiscv._zz_288_[10]
.sym 54875 VexRiscv._zz_41_[5]
.sym 54876 VexRiscv._zz_288_[4]
.sym 54877 $abc$40744$n4121
.sym 54878 $abc$40744$n4120_1
.sym 54880 $abc$40744$n4234
.sym 54881 $abc$40744$n5401
.sym 54882 basesoc_dat_w[6]
.sym 54883 basesoc_ctrl_bus_errors[30]
.sym 54884 VexRiscv._zz_41_[7]
.sym 54886 VexRiscv._zz_287_[0]
.sym 54888 VexRiscv.decode_to_execute_RS2[9]
.sym 54889 VexRiscv._zz_152_[4]
.sym 54890 VexRiscv._zz_287_[1]
.sym 54891 VexRiscv._zz_200_[5]
.sym 54892 VexRiscv._zz_289_[2]
.sym 54893 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 54894 basesoc_ctrl_storage[22]
.sym 54895 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 54896 VexRiscv._zz_152_[4]
.sym 54897 $abc$40744$n2424
.sym 54898 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 54899 $abc$40744$n3811
.sym 54900 basesoc_dat_w[3]
.sym 54901 VexRiscv._zz_41_[18]
.sym 54902 $abc$40744$n6040_1
.sym 54903 $abc$40744$n3908_1
.sym 54904 VexRiscv._zz_152_[18]
.sym 54905 $abc$40744$n235
.sym 54906 $abc$40744$n3647
.sym 54912 $abc$40744$n235
.sym 54914 VexRiscv._zz_41_[3]
.sym 54915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 54916 VexRiscv._zz_287_[3]
.sym 54917 VexRiscv._zz_44_[0]
.sym 54918 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 54919 $abc$40744$n4192
.sym 54920 VexRiscv._zz_44_[1]
.sym 54921 VexRiscv._zz_36_[4]
.sym 54922 VexRiscv.decode_to_execute_IS_MUL
.sym 54925 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 54928 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 54931 $abc$40744$n235
.sym 54932 VexRiscv._zz_41_[5]
.sym 54933 VexRiscv._zz_36_[12]
.sym 54934 VexRiscv._zz_200_[5]
.sym 54937 VexRiscv._zz_200_[3]
.sym 54939 $abc$40744$n233
.sym 54940 VexRiscv._zz_191_
.sym 54942 VexRiscv._zz_193_
.sym 54946 VexRiscv._zz_36_[12]
.sym 54951 VexRiscv.decode_to_execute_IS_MUL
.sym 54957 VexRiscv._zz_41_[5]
.sym 54958 $abc$40744$n4192
.sym 54959 VexRiscv._zz_200_[5]
.sym 54963 $abc$40744$n235
.sym 54964 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 54965 VexRiscv._zz_193_
.sym 54966 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 54971 VexRiscv._zz_36_[4]
.sym 54975 VexRiscv._zz_44_[1]
.sym 54976 VexRiscv._zz_287_[3]
.sym 54977 VexRiscv._zz_44_[0]
.sym 54978 VexRiscv._zz_200_[3]
.sym 54981 VexRiscv._zz_200_[3]
.sym 54983 VexRiscv._zz_41_[3]
.sym 54984 $abc$40744$n4192
.sym 54987 VexRiscv._zz_191_
.sym 54988 $abc$40744$n235
.sym 54989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 54990 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 54991 $abc$40744$n233
.sym 54992 clk12_$glb_clk
.sym 54994 VexRiscv._zz_153_
.sym 54995 VexRiscv._zz_41_[31]
.sym 54996 $abc$40744$n5446
.sym 54997 $abc$40744$n4083
.sym 54998 $abc$40744$n4142_1
.sym 54999 $abc$40744$n4084
.sym 55000 $abc$40744$n4141
.sym 55001 $abc$40744$n5472_1
.sym 55002 basesoc_uart_phy_rx_busy
.sym 55003 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 55004 VexRiscv._zz_35_[31]
.sym 55005 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 55006 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 55007 $abc$40744$n4192
.sym 55008 VexRiscv._zz_152_[3]
.sym 55009 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 55010 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 55011 VexRiscv._zz_255_[1]
.sym 55012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 55013 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55014 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 55015 $abc$40744$n5166_1
.sym 55016 VexRiscv._zz_44_[1]
.sym 55017 $abc$40744$n5047_1
.sym 55018 basesoc_dat_w[7]
.sym 55019 VexRiscv._zz_32_[1]
.sym 55020 VexRiscv._zz_288_[6]
.sym 55021 VexRiscv.decode_to_execute_RS2[24]
.sym 55022 VexRiscv._zz_41_[5]
.sym 55023 VexRiscv._zz_42_[1]
.sym 55024 $abc$40744$n2251
.sym 55025 basesoc_timer0_load_storage[7]
.sym 55026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 55027 VexRiscv._zz_153_
.sym 55028 VexRiscv.decode_to_execute_RS2[18]
.sym 55029 VexRiscv._zz_41_[31]
.sym 55035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 55036 VexRiscv.execute_to_memory_IS_MUL
.sym 55039 VexRiscv._zz_287_[3]
.sym 55040 VexRiscv._zz_288_[4]
.sym 55041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 55043 VexRiscv._zz_32_[1]
.sym 55044 VexRiscv._zz_288_[5]
.sym 55046 VexRiscv._zz_44_[0]
.sym 55048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55050 VexRiscv._zz_153_
.sym 55051 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 55052 VexRiscv._zz_44_[1]
.sym 55054 VexRiscv._zz_193_
.sym 55056 VexRiscv._zz_287_[0]
.sym 55059 VexRiscv.memory_arbitration_isValid
.sym 55062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 55063 VexRiscv._zz_200_[18]
.sym 55064 VexRiscv._zz_288_[6]
.sym 55065 $abc$40744$n235
.sym 55068 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 55069 $abc$40744$n235
.sym 55070 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 55071 VexRiscv._zz_193_
.sym 55075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55080 VexRiscv._zz_44_[0]
.sym 55081 VexRiscv._zz_200_[18]
.sym 55082 VexRiscv._zz_287_[3]
.sym 55083 VexRiscv._zz_44_[1]
.sym 55086 VexRiscv._zz_288_[4]
.sym 55087 VexRiscv._zz_288_[6]
.sym 55089 VexRiscv._zz_288_[5]
.sym 55094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 55099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 55104 VexRiscv._zz_153_
.sym 55105 VexRiscv._zz_32_[1]
.sym 55107 VexRiscv._zz_287_[0]
.sym 55110 VexRiscv.execute_to_memory_IS_MUL
.sym 55112 VexRiscv.memory_arbitration_isValid
.sym 55114 $abc$40744$n2586_$glb_ce
.sym 55115 clk12_$glb_clk
.sym 55117 $abc$40744$n6059
.sym 55118 $abc$40744$n4069
.sym 55119 $abc$40744$n4527
.sym 55120 $abc$40744$n6040_1
.sym 55121 $abc$40744$n4526
.sym 55122 basesoc_ctrl_storage[19]
.sym 55123 $abc$40744$n4070
.sym 55124 $abc$40744$n4525
.sym 55127 basesoc_timer0_load_storage[6]
.sym 55129 VexRiscv._zz_171_[1]
.sym 55130 VexRiscv._zz_200_[10]
.sym 55132 basesoc_dat_w[6]
.sym 55133 VexRiscv._zz_288_[9]
.sym 55134 $abc$40744$n233
.sym 55135 $abc$40744$n4110_1
.sym 55136 VexRiscv._zz_153_
.sym 55137 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 55138 $abc$40744$n4239_1
.sym 55140 VexRiscv._zz_152_[12]
.sym 55141 $abc$40744$n3729_1
.sym 55142 VexRiscv._zz_152_[18]
.sym 55143 $abc$40744$n2633
.sym 55144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 55145 VexRiscv._zz_194_[25]
.sym 55146 $abc$40744$n4235
.sym 55147 VexRiscv._zz_44_[1]
.sym 55148 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55149 VexRiscv._zz_171_[0]
.sym 55150 VexRiscv.execute_arbitration_isStuckByOthers
.sym 55151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 55152 VexRiscv._zz_41_[6]
.sym 55158 VexRiscv._zz_153_
.sym 55160 VexRiscv._zz_171_[0]
.sym 55161 VexRiscv._zz_42_[0]
.sym 55163 $abc$40744$n4180
.sym 55164 $abc$40744$n4234
.sym 55165 VexRiscv.decode_to_execute_RS2[21]
.sym 55166 $abc$40744$n4236_1
.sym 55167 $abc$40744$n3729_1
.sym 55168 VexRiscv._zz_152_[11]
.sym 55169 $abc$40744$n2424
.sym 55170 $abc$40744$n4235
.sym 55171 VexRiscv._zz_171_[1]
.sym 55174 $abc$40744$n4156
.sym 55175 VexRiscv.decode_to_execute_RS2[29]
.sym 55176 VexRiscv._zz_152_[29]
.sym 55178 basesoc_dat_w[7]
.sym 55181 $abc$40744$n4375_1
.sym 55183 VexRiscv._zz_42_[1]
.sym 55185 basesoc_dat_w[6]
.sym 55186 VexRiscv._zz_41_[21]
.sym 55189 $abc$40744$n4729
.sym 55191 VexRiscv._zz_153_
.sym 55192 VexRiscv.decode_to_execute_RS2[21]
.sym 55193 VexRiscv._zz_42_[1]
.sym 55194 VexRiscv._zz_42_[0]
.sym 55200 basesoc_dat_w[7]
.sym 55203 $abc$40744$n4729
.sym 55204 $abc$40744$n4236_1
.sym 55205 VexRiscv._zz_152_[29]
.sym 55206 $abc$40744$n4180
.sym 55210 basesoc_dat_w[6]
.sym 55215 $abc$40744$n4156
.sym 55216 VexRiscv._zz_41_[21]
.sym 55217 $abc$40744$n3729_1
.sym 55221 $abc$40744$n4375_1
.sym 55222 VexRiscv._zz_171_[0]
.sym 55223 VexRiscv._zz_152_[11]
.sym 55224 VexRiscv._zz_171_[1]
.sym 55227 VexRiscv._zz_153_
.sym 55228 VexRiscv.decode_to_execute_RS2[29]
.sym 55229 VexRiscv._zz_42_[1]
.sym 55230 VexRiscv._zz_42_[0]
.sym 55233 $abc$40744$n4235
.sym 55234 $abc$40744$n4234
.sym 55235 $abc$40744$n4180
.sym 55236 VexRiscv._zz_152_[29]
.sym 55237 $abc$40744$n2424
.sym 55238 clk12_$glb_clk
.sym 55239 sys_rst_$glb_sr
.sym 55240 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 55241 $abc$40744$n4124_1
.sym 55242 $abc$40744$n4152
.sym 55243 VexRiscv._zz_152_[26]
.sym 55244 $abc$40744$n4153
.sym 55245 $abc$40744$n4123
.sym 55246 $abc$40744$n4171
.sym 55247 $abc$40744$n4170_1
.sym 55248 $abc$40744$n4132_1
.sym 55251 $abc$40744$n4518
.sym 55252 $abc$40744$n4236_1
.sym 55253 $abc$40744$n3749
.sym 55254 VexRiscv._zz_42_[0]
.sym 55255 $abc$40744$n102
.sym 55256 VexRiscv._zz_200_[23]
.sym 55257 VexRiscv._zz_42_[0]
.sym 55258 $abc$40744$n2644
.sym 55259 $abc$40744$n5093
.sym 55260 $abc$40744$n114
.sym 55262 $abc$40744$n4155
.sym 55263 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55265 $abc$40744$n3936
.sym 55266 basesoc_ctrl_storage[11]
.sym 55267 VexRiscv._zz_193_
.sym 55268 VexRiscv._zz_287_[4]
.sym 55269 $abc$40744$n4155
.sym 55270 VexRiscv._zz_193_
.sym 55271 VexRiscv._zz_44_[0]
.sym 55272 VexRiscv._zz_200_[18]
.sym 55273 VexRiscv._zz_152_[8]
.sym 55274 $abc$40744$n4525
.sym 55275 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 55282 VexRiscv._zz_290_[29]
.sym 55283 VexRiscv._zz_152_[29]
.sym 55284 VexRiscv._zz_290_[21]
.sym 55285 VexRiscv.CsrPlugin_mepc[11]
.sym 55286 VexRiscv._zz_339_
.sym 55287 VexRiscv._zz_44_[0]
.sym 55290 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 55293 VexRiscv._zz_41_[29]
.sym 55294 VexRiscv._zz_287_[4]
.sym 55295 $abc$40744$n4181
.sym 55298 $abc$40744$n5004
.sym 55299 $abc$40744$n2647
.sym 55300 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 55301 $abc$40744$n3729_1
.sym 55302 VexRiscv._zz_200_[19]
.sym 55305 VexRiscv._zz_152_[21]
.sym 55306 VexRiscv._zz_201_[29]
.sym 55307 VexRiscv._zz_44_[1]
.sym 55308 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55309 $abc$40744$n4377_1
.sym 55311 $abc$40744$n4726
.sym 55314 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 55316 VexRiscv.CsrPlugin_mepc[11]
.sym 55317 $abc$40744$n5004
.sym 55322 VexRiscv._zz_339_
.sym 55326 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55327 VexRiscv._zz_290_[29]
.sym 55328 VexRiscv._zz_152_[29]
.sym 55332 VexRiscv._zz_200_[19]
.sym 55333 VexRiscv._zz_44_[0]
.sym 55334 VexRiscv._zz_44_[1]
.sym 55335 VexRiscv._zz_287_[4]
.sym 55339 VexRiscv._zz_290_[21]
.sym 55340 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55341 VexRiscv._zz_152_[21]
.sym 55344 VexRiscv._zz_41_[29]
.sym 55346 $abc$40744$n4181
.sym 55347 $abc$40744$n3729_1
.sym 55353 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 55356 $abc$40744$n4726
.sym 55358 $abc$40744$n4377_1
.sym 55359 VexRiscv._zz_201_[29]
.sym 55360 $abc$40744$n2647
.sym 55361 clk12_$glb_clk
.sym 55363 VexRiscv._zz_201_[15]
.sym 55364 $abc$40744$n3228
.sym 55365 $abc$40744$n4134_1
.sym 55366 $abc$40744$n4459_1
.sym 55367 VexRiscv._zz_201_[2]
.sym 55368 $abc$40744$n4135
.sym 55369 VexRiscv._zz_152_[24]
.sym 55370 $abc$40744$n5234_1
.sym 55375 VexRiscv._zz_161_
.sym 55377 $abc$40744$n4180
.sym 55378 VexRiscv._zz_152_[26]
.sym 55379 VexRiscv._zz_200_[28]
.sym 55380 $abc$40744$n4170_1
.sym 55381 VexRiscv._zz_41_[29]
.sym 55382 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 55383 VexRiscv._zz_152_[19]
.sym 55384 VexRiscv._zz_152_[25]
.sym 55385 $abc$40744$n106
.sym 55386 VexRiscv._zz_290_[29]
.sym 55387 $abc$40744$n3647
.sym 55388 VexRiscv._zz_200_[19]
.sym 55389 $abc$40744$n4228
.sym 55390 VexRiscv._zz_152_[19]
.sym 55391 $abc$40744$n4239_1
.sym 55392 VexRiscv._zz_152_[24]
.sym 55393 $abc$40744$n235
.sym 55394 $abc$40744$n4384
.sym 55395 VexRiscv._zz_194_[8]
.sym 55396 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 55397 VexRiscv._zz_41_[27]
.sym 55398 $abc$40744$n4265_1
.sym 55405 $abc$40744$n5415_1
.sym 55406 VexRiscv._zz_42_[1]
.sym 55407 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 55408 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 55409 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55410 VexRiscv._zz_191_
.sym 55411 $abc$40744$n235
.sym 55413 $abc$40744$n3729_1
.sym 55414 $abc$40744$n5400_1
.sym 55415 $abc$40744$n2633
.sym 55419 $abc$40744$n235
.sym 55420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55421 VexRiscv._zz_42_[0]
.sym 55423 $abc$40744$n5470_1
.sym 55424 $abc$40744$n4130_1
.sym 55425 VexRiscv.decode_to_execute_RS2[25]
.sym 55426 $abc$40744$n5401
.sym 55427 VexRiscv._zz_193_
.sym 55428 $abc$40744$n5467
.sym 55429 $abc$40744$n5466_1
.sym 55430 VexRiscv._zz_41_[25]
.sym 55431 $abc$40744$n5416
.sym 55433 VexRiscv._zz_153_
.sym 55434 $abc$40744$n5469
.sym 55437 $abc$40744$n5401
.sym 55440 $abc$40744$n5400_1
.sym 55443 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55445 $abc$40744$n235
.sym 55446 VexRiscv._zz_191_
.sym 55450 $abc$40744$n5469
.sym 55452 $abc$40744$n5470_1
.sym 55455 VexRiscv._zz_193_
.sym 55456 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 55457 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 55458 $abc$40744$n235
.sym 55461 VexRiscv._zz_153_
.sym 55462 VexRiscv._zz_42_[0]
.sym 55463 VexRiscv._zz_42_[1]
.sym 55464 VexRiscv.decode_to_execute_RS2[25]
.sym 55468 $abc$40744$n5416
.sym 55469 $abc$40744$n5415_1
.sym 55475 $abc$40744$n5466_1
.sym 55476 $abc$40744$n5467
.sym 55480 $abc$40744$n3729_1
.sym 55481 VexRiscv._zz_41_[25]
.sym 55482 $abc$40744$n4130_1
.sym 55483 $abc$40744$n2633
.sym 55484 clk12_$glb_clk
.sym 55486 $abc$40744$n4264_1
.sym 55487 VexRiscv._zz_35_[5]
.sym 55488 $abc$40744$n5395
.sym 55489 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 55490 $abc$40744$n4381
.sym 55491 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 55492 $abc$40744$n4263_1
.sym 55493 $abc$40744$n4582_1
.sym 55495 grant
.sym 55496 VexRiscv.lastStagePc[12]
.sym 55498 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55499 VexRiscv._zz_152_[24]
.sym 55500 $abc$40744$n4117
.sym 55501 $abc$40744$n3638
.sym 55502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55503 VexRiscv._zz_32_[1]
.sym 55504 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 55506 VexRiscv._zz_44_[1]
.sym 55507 $abc$40744$n5171_1
.sym 55508 basesoc_vexriscv_dbus_adr[21]
.sym 55509 VexRiscv._zz_41_[23]
.sym 55510 VexRiscv._zz_41_[5]
.sym 55511 VexRiscv.decode_to_execute_RS2[25]
.sym 55512 VexRiscv.decode_to_execute_RS2[18]
.sym 55513 VexRiscv._zz_194_[15]
.sym 55514 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 55515 VexRiscv._zz_287_[2]
.sym 55516 VexRiscv._zz_195_[6]
.sym 55517 VexRiscv._zz_200_[26]
.sym 55518 VexRiscv._zz_200_[24]
.sym 55519 VexRiscv._zz_153_
.sym 55520 VexRiscv.decode_to_execute_RS2[24]
.sym 55521 $abc$40744$n4129
.sym 55527 VexRiscv._zz_323_[0]
.sym 55528 VexRiscv._zz_194_[3]
.sym 55529 $abc$40744$n4868
.sym 55530 $abc$40744$n4382_1
.sym 55531 VexRiscv._zz_164_[21]
.sym 55532 VexRiscv._zz_194_[2]
.sym 55533 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 55534 VexRiscv._zz_217_[21]
.sym 55538 VexRiscv.CsrPlugin_hadException
.sym 55541 VexRiscv._zz_216_[21]
.sym 55542 VexRiscv._zz_193_
.sym 55543 VexRiscv.CsrPlugin_mepc[29]
.sym 55544 $abc$40744$n6675_1
.sym 55545 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 55546 VexRiscv._zz_323_[0]
.sym 55547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 55551 VexRiscv.CsrPlugin_mtval[29]
.sym 55552 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55553 $abc$40744$n235
.sym 55554 $abc$40744$n4384
.sym 55555 VexRiscv._zz_193_
.sym 55557 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 55562 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 55566 VexRiscv._zz_194_[3]
.sym 55568 VexRiscv._zz_323_[0]
.sym 55572 VexRiscv._zz_323_[0]
.sym 55573 VexRiscv._zz_194_[2]
.sym 55578 $abc$40744$n235
.sym 55579 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 55580 VexRiscv._zz_193_
.sym 55581 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 55584 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55585 $abc$40744$n235
.sym 55586 VexRiscv._zz_193_
.sym 55587 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 55590 VexRiscv.CsrPlugin_mtval[29]
.sym 55591 VexRiscv.CsrPlugin_mepc[29]
.sym 55592 $abc$40744$n4382_1
.sym 55593 $abc$40744$n4384
.sym 55596 $abc$40744$n4868
.sym 55597 VexRiscv._zz_216_[21]
.sym 55598 VexRiscv._zz_164_[21]
.sym 55602 VexRiscv._zz_217_[21]
.sym 55604 $abc$40744$n6675_1
.sym 55605 VexRiscv._zz_164_[21]
.sym 55606 VexRiscv.CsrPlugin_hadException
.sym 55607 clk12_$glb_clk
.sym 55609 $abc$40744$n4437_1
.sym 55610 VexRiscv._zz_316_[13]
.sym 55611 VexRiscv._zz_200_[24]
.sym 55612 VexRiscv.decode_to_execute_RS2[24]
.sym 55613 $abc$40744$n4622_1
.sym 55614 $abc$40744$n4849_1
.sym 55615 VexRiscv._zz_316_[8]
.sym 55616 VexRiscv._zz_35_[1]
.sym 55617 $abc$40744$n5452
.sym 55619 $abc$40744$n6675_1
.sym 55621 $abc$40744$n6712
.sym 55622 $abc$40744$n3795
.sym 55623 VexRiscv._zz_41_[17]
.sym 55624 VexRiscv.CsrPlugin_hadException
.sym 55625 VexRiscv._zz_316_[3]
.sym 55626 VexRiscv.CsrPlugin_mip_MEIP
.sym 55627 VexRiscv._zz_152_[21]
.sym 55628 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 55629 $abc$40744$n233
.sym 55630 $abc$40744$n2644
.sym 55631 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55632 $abc$40744$n2249
.sym 55633 VexRiscv._zz_41_[6]
.sym 55635 $abc$40744$n2633
.sym 55636 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55637 VexRiscv._zz_194_[25]
.sym 55639 VexRiscv._zz_171_[0]
.sym 55640 VexRiscv._zz_35_[1]
.sym 55641 VexRiscv._zz_193_
.sym 55642 VexRiscv._zz_152_[18]
.sym 55643 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 55644 $abc$40744$n4235
.sym 55650 $abc$40744$n4265_1
.sym 55653 $abc$40744$n4312_1
.sym 55655 VexRiscv.memory_arbitration_isValid
.sym 55656 VexRiscv._zz_217_[18]
.sym 55657 $abc$40744$n4313
.sym 55658 VexRiscv._zz_195_[8]
.sym 55661 VexRiscv._zz_164_[18]
.sym 55662 VexRiscv._zz_318_[7]
.sym 55663 VexRiscv.memory_arbitration_isValid
.sym 55665 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 55666 VexRiscv._zz_323_[0]
.sym 55667 $abc$40744$n4436_1
.sym 55668 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55669 VexRiscv._zz_216_[18]
.sym 55670 $abc$40744$n4868
.sym 55671 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55672 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55673 VexRiscv._zz_194_[15]
.sym 55674 $abc$40744$n4437_1
.sym 55677 $abc$40744$n3638
.sym 55679 VexRiscv.execute_to_memory_IS_DIV
.sym 55680 $abc$40744$n6675_1
.sym 55683 VexRiscv._zz_164_[18]
.sym 55684 $abc$40744$n6675_1
.sym 55685 VexRiscv._zz_217_[18]
.sym 55690 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55691 $abc$40744$n4437_1
.sym 55692 $abc$40744$n3638
.sym 55695 VexRiscv.execute_to_memory_IS_DIV
.sym 55696 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55697 VexRiscv.memory_arbitration_isValid
.sym 55698 $abc$40744$n4436_1
.sym 55701 $abc$40744$n4313
.sym 55702 $abc$40744$n3638
.sym 55704 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55707 $abc$40744$n4868
.sym 55709 VexRiscv._zz_164_[18]
.sym 55710 VexRiscv._zz_216_[18]
.sym 55713 $abc$40744$n4312_1
.sym 55714 VexRiscv.execute_to_memory_IS_DIV
.sym 55715 VexRiscv.memory_arbitration_isValid
.sym 55716 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 55721 VexRiscv._zz_323_[0]
.sym 55722 VexRiscv._zz_194_[15]
.sym 55725 VexRiscv._zz_318_[7]
.sym 55726 $abc$40744$n4265_1
.sym 55727 VexRiscv._zz_195_[8]
.sym 55732 VexRiscv.decode_to_execute_RS2[25]
.sym 55733 VexRiscv._zz_36_[18]
.sym 55734 VexRiscv._zz_316_[20]
.sym 55735 $abc$40744$n4644_1
.sym 55736 VexRiscv._zz_200_[25]
.sym 55737 $abc$40744$n3976
.sym 55738 $abc$40744$n4657
.sym 55739 $abc$40744$n6687_1
.sym 55744 $abc$40744$n4230_1
.sym 55745 $abc$40744$n4382_1
.sym 55746 VexRiscv._zz_36_[24]
.sym 55747 VexRiscv.decode_to_execute_RS2[24]
.sym 55748 VexRiscv._zz_194_[9]
.sym 55750 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 55752 VexRiscv.CsrPlugin_mepc[7]
.sym 55753 $abc$40744$n3936
.sym 55754 $abc$40744$n4377_1
.sym 55755 $abc$40744$n4967
.sym 55756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 55758 $abc$40744$n3936
.sym 55759 $abc$40744$n4525
.sym 55760 VexRiscv._zz_193_
.sym 55761 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 55762 $abc$40744$n4872
.sym 55763 $abc$40744$n6687_1
.sym 55764 VexRiscv._zz_200_[18]
.sym 55765 VexRiscv.execute_to_memory_IS_DIV
.sym 55766 VexRiscv._zz_195_[14]
.sym 55767 VexRiscv._zz_36_[18]
.sym 55773 $abc$40744$n4514
.sym 55775 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 55777 $abc$40744$n4943
.sym 55780 $abc$40744$n4352
.sym 55781 VexRiscv.memory_arbitration_isValid
.sym 55782 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 55783 $abc$40744$n3638
.sym 55784 VexRiscv._zz_194_[13]
.sym 55785 $abc$40744$n4267_1
.sym 55786 VexRiscv._zz_318_[9]
.sym 55787 VexRiscv._zz_195_[9]
.sym 55788 VexRiscv._zz_194_[8]
.sym 55789 VexRiscv.execute_to_memory_IS_DIV
.sym 55790 VexRiscv._zz_36_[18]
.sym 55792 VexRiscv._zz_330_
.sym 55794 VexRiscv._zz_195_[14]
.sym 55796 $abc$40744$n4873_1
.sym 55797 VexRiscv._zz_195_[10]
.sym 55798 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55800 $abc$40744$n4353_1
.sym 55803 $abc$40744$n4265_1
.sym 55804 VexRiscv._zz_194_[9]
.sym 55806 $abc$40744$n4943
.sym 55807 VexRiscv._zz_36_[18]
.sym 55809 $abc$40744$n4873_1
.sym 55812 VexRiscv._zz_36_[18]
.sym 55813 $abc$40744$n4514
.sym 55814 $abc$40744$n4267_1
.sym 55818 VexRiscv._zz_194_[9]
.sym 55819 VexRiscv._zz_330_
.sym 55820 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55821 VexRiscv._zz_195_[10]
.sym 55824 VexRiscv._zz_195_[10]
.sym 55826 $abc$40744$n4265_1
.sym 55827 VexRiscv._zz_318_[9]
.sym 55830 VexRiscv.execute_to_memory_IS_DIV
.sym 55831 VexRiscv.memory_arbitration_isValid
.sym 55832 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 55833 $abc$40744$n4352
.sym 55836 VexRiscv._zz_195_[14]
.sym 55837 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55838 VexRiscv._zz_330_
.sym 55839 VexRiscv._zz_194_[13]
.sym 55842 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55843 VexRiscv._zz_330_
.sym 55844 VexRiscv._zz_194_[8]
.sym 55845 VexRiscv._zz_195_[9]
.sym 55849 $abc$40744$n4353_1
.sym 55850 $abc$40744$n3638
.sym 55851 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 55852 $abc$40744$n2586_$glb_ce
.sym 55853 clk12_$glb_clk
.sym 55855 VexRiscv._zz_36_[25]
.sym 55856 $abc$40744$n4676_1
.sym 55857 VexRiscv._zz_316_[23]
.sym 55858 VexRiscv.CsrPlugin_mtval[12]
.sym 55859 VexRiscv.CsrPlugin_mtval[5]
.sym 55860 VexRiscv._zz_316_[22]
.sym 55861 VexRiscv._zz_316_[25]
.sym 55862 VexRiscv._zz_316_[16]
.sym 55864 $abc$40744$n3976
.sym 55867 VexRiscv.memory_arbitration_isValid
.sym 55868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55869 $PACKER_VCC_NET
.sym 55870 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 55871 VexRiscv._zz_318_[20]
.sym 55872 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 55873 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 55874 $abc$40744$n4234
.sym 55875 VexRiscv._zz_161_
.sym 55876 VexRiscv._zz_195_[16]
.sym 55877 VexRiscv._zz_152_[25]
.sym 55878 $abc$40744$n4236_1
.sym 55879 $abc$40744$n4239_1
.sym 55880 $abc$40744$n2644
.sym 55881 $abc$40744$n4228
.sym 55882 VexRiscv._zz_35_[24]
.sym 55883 VexRiscv._zz_152_[19]
.sym 55884 VexRiscv._zz_200_[19]
.sym 55885 $abc$40744$n235
.sym 55886 $abc$40744$n6672
.sym 55887 VexRiscv._zz_35_[18]
.sym 55888 VexRiscv._zz_36_[25]
.sym 55889 $abc$40744$n4265_1
.sym 55890 VexRiscv._zz_35_[31]
.sym 55896 $abc$40744$n4945
.sym 55897 $abc$40744$n5434
.sym 55898 $abc$40744$n5458
.sym 55899 $abc$40744$n6712
.sym 55902 $abc$40744$n6672
.sym 55903 $abc$40744$n235
.sym 55907 $abc$40744$n2633
.sym 55908 VexRiscv._zz_323_[0]
.sym 55910 $abc$40744$n5433_1
.sym 55911 $abc$40744$n5457
.sym 55913 VexRiscv._zz_35_[18]
.sym 55915 VexRiscv._zz_79_[18]
.sym 55916 $abc$40744$n4518
.sym 55918 $abc$40744$n4944_1
.sym 55919 $abc$40744$n4266_1
.sym 55920 VexRiscv._zz_193_
.sym 55921 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 55922 $abc$40744$n4872
.sym 55923 $abc$40744$n4515
.sym 55924 VexRiscv._zz_194_[29]
.sym 55927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 55929 $abc$40744$n4515
.sym 55930 $abc$40744$n4266_1
.sym 55932 VexRiscv._zz_35_[18]
.sym 55935 VexRiscv._zz_323_[0]
.sym 55937 VexRiscv._zz_194_[29]
.sym 55941 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 55942 VexRiscv._zz_193_
.sym 55943 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 55944 $abc$40744$n235
.sym 55947 VexRiscv._zz_79_[18]
.sym 55948 $abc$40744$n4518
.sym 55949 $abc$40744$n4266_1
.sym 55950 $abc$40744$n6672
.sym 55954 $abc$40744$n4872
.sym 55955 $abc$40744$n4944_1
.sym 55956 VexRiscv._zz_35_[18]
.sym 55959 $abc$40744$n5433_1
.sym 55961 $abc$40744$n5434
.sym 55965 $abc$40744$n5457
.sym 55967 $abc$40744$n5458
.sym 55971 $abc$40744$n6712
.sym 55972 $abc$40744$n4945
.sym 55973 VexRiscv._zz_79_[18]
.sym 55975 $abc$40744$n2633
.sym 55976 clk12_$glb_clk
.sym 55978 $abc$40744$n6688_1
.sym 55979 $abc$40744$n4226
.sym 55980 VexRiscv._zz_316_[24]
.sym 55981 VexRiscv._zz_316_[31]
.sym 55982 VexRiscv._zz_35_[25]
.sym 55983 basesoc_timer0_reload_storage[24]
.sym 55984 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 55985 $abc$40744$n4546
.sym 55991 VexRiscv._zz_316_[27]
.sym 55992 VexRiscv._zz_318_[24]
.sym 55993 $abc$40744$n3638
.sym 55994 VexRiscv._zz_195_[11]
.sym 55995 $abc$40744$n4512
.sym 55996 $abc$40744$n4613_1
.sym 55997 $abc$40744$n4265_1
.sym 55998 VexRiscv._zz_152_[7]
.sym 55999 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 56000 VexRiscv._zz_318_[23]
.sym 56001 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 56002 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 56003 VexRiscv._zz_35_[25]
.sym 56004 VexRiscv._zz_200_[26]
.sym 56005 $abc$40744$n4266_1
.sym 56006 $abc$40744$n4872
.sym 56007 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 56010 VexRiscv._zz_41_[5]
.sym 56011 VexRiscv._zz_195_[27]
.sym 56012 VexRiscv._zz_330_
.sym 56013 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56019 VexRiscv._zz_318_[31]
.sym 56021 $abc$40744$n233
.sym 56023 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 56025 $abc$40744$n4629_1
.sym 56027 VexRiscv.execute_to_memory_IS_DIV
.sym 56028 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 56029 $abc$40744$n4771
.sym 56032 VexRiscv._zz_195_[32]
.sym 56034 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 56035 VexRiscv.memory_arbitration_isValid
.sym 56036 VexRiscv._zz_195_[25]
.sym 56037 VexRiscv._zz_36_[18]
.sym 56038 VexRiscv._zz_330_
.sym 56039 VexRiscv._zz_194_[28]
.sym 56040 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 56042 $abc$40744$n3638
.sym 56044 VexRiscv._zz_318_[24]
.sym 56045 VexRiscv._zz_195_[29]
.sym 56047 $abc$40744$n4770_1
.sym 56048 $abc$40744$n4628_1
.sym 56049 $abc$40744$n4265_1
.sym 56050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56052 VexRiscv._zz_36_[18]
.sym 56058 VexRiscv._zz_330_
.sym 56059 VexRiscv._zz_194_[28]
.sym 56060 VexRiscv._zz_195_[29]
.sym 56061 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 56064 VexRiscv._zz_318_[31]
.sym 56065 $abc$40744$n4265_1
.sym 56066 VexRiscv._zz_195_[32]
.sym 56070 VexRiscv.execute_to_memory_IS_DIV
.sym 56071 VexRiscv.memory_arbitration_isValid
.sym 56072 $abc$40744$n4770_1
.sym 56073 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 56076 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 56077 $abc$40744$n4771
.sym 56079 $abc$40744$n3638
.sym 56082 $abc$40744$n3638
.sym 56083 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56085 $abc$40744$n4629_1
.sym 56088 VexRiscv._zz_318_[24]
.sym 56089 VexRiscv._zz_195_[25]
.sym 56091 $abc$40744$n4265_1
.sym 56094 VexRiscv.execute_to_memory_IS_DIV
.sym 56095 $abc$40744$n4628_1
.sym 56096 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 56097 VexRiscv.memory_arbitration_isValid
.sym 56098 $abc$40744$n233
.sym 56099 clk12_$glb_clk
.sym 56101 VexRiscv._zz_36_[19]
.sym 56102 $abc$40744$n4532
.sym 56103 VexRiscv._zz_200_[19]
.sym 56104 $abc$40744$n4947_1
.sym 56105 VexRiscv.decode_to_execute_RS2[26]
.sym 56106 VexRiscv._zz_36_[26]
.sym 56107 VexRiscv.decode_to_execute_RS2[19]
.sym 56108 VexRiscv._zz_200_[26]
.sym 56113 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 56114 $abc$40744$n3988
.sym 56115 VexRiscv._zz_194_[24]
.sym 56116 $abc$40744$n4261_1
.sym 56117 $abc$40744$n233
.sym 56118 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 56119 $abc$40744$n2644
.sym 56120 VexRiscv._zz_195_[32]
.sym 56121 $abc$40744$n4234
.sym 56122 $abc$40744$n2438
.sym 56123 VexRiscv._zz_318_[31]
.sym 56124 VexRiscv.CsrPlugin_hadException
.sym 56125 VexRiscv._zz_41_[6]
.sym 56127 $abc$40744$n3999
.sym 56129 VexRiscv._zz_318_[26]
.sym 56133 VexRiscv._zz_41_[22]
.sym 56134 $abc$40744$n4230_1
.sym 56136 VexRiscv._zz_171_[0]
.sym 56143 VexRiscv._zz_171_[1]
.sym 56144 VexRiscv._zz_152_[28]
.sym 56145 $abc$40744$n4610_1
.sym 56147 VexRiscv._zz_318_[26]
.sym 56148 VexRiscv._zz_194_[30]
.sym 56150 $abc$40744$n4707_1
.sym 56153 $abc$40744$n4668_1
.sym 56155 VexRiscv.memory_arbitration_isValid
.sym 56157 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 56159 $abc$40744$n4669
.sym 56160 VexRiscv._zz_171_[0]
.sym 56161 basesoc_dat_w[6]
.sym 56163 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56164 VexRiscv._zz_194_[27]
.sym 56166 VexRiscv._zz_323_[0]
.sym 56167 $abc$40744$n4265_1
.sym 56168 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 56169 $abc$40744$n2530
.sym 56171 VexRiscv._zz_195_[27]
.sym 56172 VexRiscv.execute_to_memory_IS_DIV
.sym 56173 $abc$40744$n3638
.sym 56177 VexRiscv._zz_194_[27]
.sym 56178 VexRiscv._zz_323_[0]
.sym 56182 $abc$40744$n4265_1
.sym 56183 VexRiscv._zz_318_[26]
.sym 56184 VexRiscv._zz_195_[27]
.sym 56187 VexRiscv._zz_194_[30]
.sym 56190 VexRiscv._zz_323_[0]
.sym 56193 $abc$40744$n4669
.sym 56194 $abc$40744$n3638
.sym 56195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56202 basesoc_dat_w[6]
.sym 56205 VexRiscv._zz_171_[1]
.sym 56206 VexRiscv._zz_152_[28]
.sym 56207 $abc$40744$n4707_1
.sym 56208 VexRiscv._zz_171_[0]
.sym 56211 $abc$40744$n4668_1
.sym 56212 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 56213 VexRiscv.memory_arbitration_isValid
.sym 56214 VexRiscv.execute_to_memory_IS_DIV
.sym 56217 $abc$40744$n4610_1
.sym 56218 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 56219 VexRiscv.execute_to_memory_IS_DIV
.sym 56220 VexRiscv.memory_arbitration_isValid
.sym 56221 $abc$40744$n2530
.sym 56222 clk12_$glb_clk
.sym 56223 sys_rst_$glb_sr
.sym 56224 $abc$40744$n4547
.sym 56225 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 56226 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56227 $abc$40744$n4227_1
.sym 56228 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 56229 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56230 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 56231 $abc$40744$n4545
.sym 56238 VexRiscv._zz_313_
.sym 56239 $abc$40744$n3749
.sym 56240 VexRiscv._zz_152_[28]
.sym 56241 $abc$40744$n4541
.sym 56242 csrbankarray_csrbank0_leds_out0_w[2]
.sym 56243 $abc$40744$n4230_1
.sym 56245 sys_rst
.sym 56246 VexRiscv._zz_35_[19]
.sym 56247 VexRiscv._zz_171_[1]
.sym 56258 VexRiscv.execute_to_memory_IS_DIV
.sym 56265 VexRiscv.lastStagePc[5]
.sym 56267 $abc$40744$n4611_1
.sym 56269 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 56271 $abc$40744$n4265_1
.sym 56272 $abc$40744$n3638
.sym 56273 VexRiscv._zz_195_[24]
.sym 56275 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56276 $abc$40744$n8241
.sym 56278 VexRiscv.CsrPlugin_mepc[5]
.sym 56280 VexRiscv._zz_318_[23]
.sym 56282 $abc$40744$n2644
.sym 56283 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 56291 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56293 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 56298 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 56304 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56310 VexRiscv._zz_318_[23]
.sym 56312 $abc$40744$n4265_1
.sym 56313 VexRiscv._zz_195_[24]
.sym 56316 $abc$40744$n3638
.sym 56317 $abc$40744$n4611_1
.sym 56318 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56323 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 56329 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 56334 VexRiscv.CsrPlugin_mepc[5]
.sym 56336 VexRiscv.lastStagePc[5]
.sym 56337 $abc$40744$n2644
.sym 56344 $abc$40744$n8241
.sym 56345 clk12_$glb_clk
.sym 56352 VexRiscv._zz_201_[5]
.sym 56356 $abc$40744$n4234
.sym 56359 $abc$40744$n4560_1
.sym 56360 $abc$40744$n3983
.sym 56361 $PACKER_VCC_NET
.sym 56362 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 56363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56367 $abc$40744$n4234
.sym 56368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 56373 $abc$40744$n4228
.sym 56381 VexRiscv._zz_36_[25]
.sym 56389 VexRiscv._zz_41_[3]
.sym 56412 VexRiscv._zz_41_[5]
.sym 56415 $abc$40744$n233
.sym 56446 VexRiscv._zz_41_[5]
.sym 56463 VexRiscv._zz_41_[3]
.sym 56467 $abc$40744$n233
.sym 56468 clk12_$glb_clk
.sym 56479 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 56489 $abc$40744$n4270_1
.sym 56494 VexRiscv._zz_41_[5]
.sym 56514 clk12
.sym 56538 clk12
.sym 56569 $abc$40744$n6138_1
.sym 56571 basesoc_timer0_value[1]
.sym 56576 $abc$40744$n2454
.sym 56580 $abc$40744$n2424
.sym 56585 $abc$40744$n6453_1
.sym 56593 $abc$40744$n3774
.sym 56599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 56600 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 56604 $abc$40744$n6455_1
.sym 56614 basesoc_dat_w[1]
.sym 56619 basesoc_timer0_reload_storage[9]
.sym 56620 basesoc_timer0_load_storage[1]
.sym 56625 basesoc_dat_w[5]
.sym 56630 basesoc_dat_w[3]
.sym 56631 $abc$40744$n3907
.sym 56635 $abc$40744$n3896_1
.sym 56638 $abc$40744$n2424
.sym 56650 basesoc_dat_w[1]
.sym 56662 basesoc_dat_w[5]
.sym 56674 basesoc_timer0_reload_storage[9]
.sym 56675 $abc$40744$n3907
.sym 56676 $abc$40744$n3896_1
.sym 56677 basesoc_timer0_load_storage[1]
.sym 56681 basesoc_dat_w[3]
.sym 56690 $abc$40744$n2424
.sym 56691 clk12_$glb_clk
.sym 56692 sys_rst_$glb_sr
.sym 56697 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 56698 $abc$40744$n5998_1
.sym 56699 $abc$40744$n5999
.sym 56700 $abc$40744$n5922_1
.sym 56701 basesoc_timer0_value[0]
.sym 56702 basesoc_timer0_value[15]
.sym 56703 $abc$40744$n6166
.sym 56704 $abc$40744$n5924_1
.sym 56708 $abc$40744$n6515_1
.sym 56709 array_muxed1[24]
.sym 56710 $abc$40744$n6487_1
.sym 56711 spiflash_bus_dat_r[12]
.sym 56712 basesoc_dat_w[1]
.sym 56713 basesoc_timer0_reload_storage[2]
.sym 56714 basesoc_timer0_reload_storage[1]
.sym 56715 spiflash_bus_dat_r[11]
.sym 56716 basesoc_timer0_en_storage
.sym 56717 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 56719 basesoc_dat_w[1]
.sym 56720 $abc$40744$n6481_1
.sym 56730 $abc$40744$n3898_1
.sym 56732 $abc$40744$n5923_1
.sym 56734 basesoc_timer0_value[1]
.sym 56735 $abc$40744$n5925_1
.sym 56740 spram_wren0
.sym 56743 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 56749 $abc$40744$n5920_1
.sym 56752 $abc$40744$n2586
.sym 56755 basesoc_timer0_value[1]
.sym 56756 $abc$40744$n3814
.sym 56757 basesoc_timer0_eventmanager_status_w
.sym 56759 basesoc_timer0_value[27]
.sym 56762 basesoc_timer0_reload_storage[16]
.sym 56763 VexRiscv.decode_to_execute_IS_CSR
.sym 56774 basesoc_dat_w[7]
.sym 56776 basesoc_ctrl_reset_reset_r
.sym 56777 basesoc_timer0_load_storage[15]
.sym 56778 $abc$40744$n3896_1
.sym 56783 sys_rst
.sym 56785 basesoc_dat_w[5]
.sym 56786 $abc$40744$n3898_1
.sym 56792 $abc$40744$n2282
.sym 56793 basesoc_timer0_load_storage[7]
.sym 56796 $abc$40744$n5993
.sym 56797 $abc$40744$n3894_1
.sym 56798 $abc$40744$n6080_1
.sym 56799 $abc$40744$n5994_1
.sym 56805 $abc$40744$n6453_1
.sym 56809 basesoc_dat_w[7]
.sym 56813 basesoc_timer0_load_storage[7]
.sym 56814 $abc$40744$n3896_1
.sym 56819 basesoc_ctrl_reset_reset_r
.sym 56825 $abc$40744$n3898_1
.sym 56826 $abc$40744$n5993
.sym 56827 basesoc_timer0_load_storage[15]
.sym 56828 $abc$40744$n5994_1
.sym 56831 sys_rst
.sym 56833 $abc$40744$n3896_1
.sym 56834 $abc$40744$n3894_1
.sym 56845 basesoc_dat_w[5]
.sym 56849 $abc$40744$n6080_1
.sym 56852 $abc$40744$n6453_1
.sym 56853 $abc$40744$n2282
.sym 56854 clk12_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 basesoc_timer0_value_status[6]
.sym 56857 basesoc_timer0_value_status[5]
.sym 56858 basesoc_timer0_value_status[15]
.sym 56859 basesoc_timer0_value_status[11]
.sym 56860 basesoc_timer0_value_status[27]
.sym 56861 basesoc_timer0_value_status[3]
.sym 56862 basesoc_timer0_value_status[28]
.sym 56863 $abc$40744$n5982_1
.sym 56866 $abc$40744$n3977
.sym 56867 VexRiscv._zz_136_[6]
.sym 56868 $abc$40744$n6461_1
.sym 56869 basesoc_timer0_value_status[0]
.sym 56870 basesoc_timer0_load_storage[19]
.sym 56871 basesoc_timer0_load_storage[15]
.sym 56872 basesoc_timer0_load_storage[22]
.sym 56873 basesoc_dat_w[5]
.sym 56874 basesoc_uart_phy_storage[24]
.sym 56875 basesoc_uart_phy_rx
.sym 56876 $abc$40744$n6491_1
.sym 56877 basesoc_timer0_reload_storage[4]
.sym 56878 $abc$40744$n2424
.sym 56879 sys_rst
.sym 56881 basesoc_timer0_value[3]
.sym 56882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 56883 VexRiscv._zz_195_[5]
.sym 56884 $abc$40744$n6080_1
.sym 56886 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 56887 basesoc_timer0_value_status[16]
.sym 56888 basesoc_timer0_value[6]
.sym 56889 $abc$40744$n6777
.sym 56891 basesoc_adr[4]
.sym 56898 basesoc_adr[4]
.sym 56899 $abc$40744$n3907
.sym 56900 $abc$40744$n13
.sym 56901 $abc$40744$n3811
.sym 56902 $abc$40744$n5920_1
.sym 56906 sys_rst
.sym 56907 $abc$40744$n5925_1
.sym 56910 $abc$40744$n3908_1
.sym 56912 basesoc_ctrl_reset_reset_r
.sym 56913 basesoc_timer0_value_status[6]
.sym 56915 $abc$40744$n2278
.sym 56918 basesoc_timer0_value_status[3]
.sym 56920 basesoc_timer0_reload_storage[11]
.sym 56924 basesoc_timer0_value_status[11]
.sym 56925 $abc$40744$n3900_1
.sym 56926 basesoc_timer0_load_storage[22]
.sym 56930 basesoc_timer0_value_status[6]
.sym 56931 $abc$40744$n5925_1
.sym 56932 basesoc_timer0_load_storage[22]
.sym 56933 $abc$40744$n3900_1
.sym 56936 $abc$40744$n5920_1
.sym 56937 $abc$40744$n3907
.sym 56938 basesoc_timer0_reload_storage[11]
.sym 56939 basesoc_timer0_value_status[11]
.sym 56942 $abc$40744$n3908_1
.sym 56943 basesoc_adr[4]
.sym 56949 sys_rst
.sym 56951 basesoc_ctrl_reset_reset_r
.sym 56955 basesoc_adr[4]
.sym 56956 $abc$40744$n3811
.sym 56960 $abc$40744$n13
.sym 56972 basesoc_timer0_value_status[3]
.sym 56974 $abc$40744$n5925_1
.sym 56976 $abc$40744$n2278
.sym 56977 clk12_$glb_clk
.sym 56979 $abc$40744$n6656
.sym 56980 VexRiscv._zz_136_[15]
.sym 56981 $abc$40744$n6657_1
.sym 56982 $abc$40744$n6822_1
.sym 56983 $abc$40744$n3900_1
.sym 56984 VexRiscv.decode_to_execute_IS_CSR
.sym 56985 $abc$40744$n3898_1
.sym 56986 $abc$40744$n6184
.sym 56989 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 56991 basesoc_adr[2]
.sym 56993 basesoc_timer0_load_storage[9]
.sym 56994 basesoc_dat_w[3]
.sym 56995 array_muxed0[6]
.sym 56996 $abc$40744$n2432
.sym 56997 array_muxed0[9]
.sym 56998 basesoc_dat_w[7]
.sym 56999 basesoc_uart_tx_fifo_wrport_we
.sym 57000 basesoc_ctrl_reset_reset_r
.sym 57001 $abc$40744$n2426
.sym 57002 $abc$40744$n6974
.sym 57003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 57006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57007 spiflash_bus_dat_r[27]
.sym 57008 $abc$40744$n3898_1
.sym 57010 $abc$40744$n6517
.sym 57011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 57013 $abc$40744$n3850_1
.sym 57014 $abc$40744$n5923_1
.sym 57021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57029 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 57032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 57035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57040 $abc$40744$n3688
.sym 57045 VexRiscv._zz_136_[15]
.sym 57046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 57047 $abc$40744$n3685
.sym 57050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 57054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 57059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 57065 $abc$40744$n3688
.sym 57066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57084 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 57090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 57095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57096 $abc$40744$n3685
.sym 57097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57098 VexRiscv._zz_136_[15]
.sym 57099 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 57100 clk12_$glb_clk
.sym 57102 VexRiscv._zz_195_[28]
.sym 57103 VexRiscv._zz_195_[5]
.sym 57104 $abc$40744$n3696
.sym 57105 VexRiscv._zz_195_[13]
.sym 57106 VexRiscv._zz_136_[25]
.sym 57107 $abc$40744$n6523
.sym 57108 $abc$40744$n3761
.sym 57109 $abc$40744$n3714_1
.sym 57111 $abc$40744$n2296
.sym 57112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 57113 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57114 basesoc_adr[3]
.sym 57115 $abc$40744$n3898_1
.sym 57116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57117 basesoc_timer0_reload_storage[4]
.sym 57118 basesoc_uart_phy_tx_bitcount[2]
.sym 57119 $abc$40744$n3908_1
.sym 57121 $abc$40744$n5932_1
.sym 57122 array_muxed0[9]
.sym 57123 $abc$40744$n3894_1
.sym 57124 basesoc_dat_w[5]
.sym 57125 basesoc_timer0_reload_storage[3]
.sym 57126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57127 basesoc_timer0_reload_storage[24]
.sym 57128 $abc$40744$n5575
.sym 57129 $abc$40744$n2290
.sym 57130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 57131 basesoc_timer0_reload_storage[11]
.sym 57132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57135 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 57136 $abc$40744$n3910_1
.sym 57137 basesoc_uart_phy_tx_bitcount[0]
.sym 57145 $abc$40744$n6657_1
.sym 57148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57153 $abc$40744$n3715_1
.sym 57159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 57160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57161 $abc$40744$n3712_1
.sym 57163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 57166 $abc$40744$n3714_1
.sym 57168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 57171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 57172 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 57174 $abc$40744$n3713_1
.sym 57176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 57183 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 57188 $abc$40744$n3713_1
.sym 57189 $abc$40744$n3714_1
.sym 57190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57197 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 57203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 57206 $abc$40744$n3715_1
.sym 57207 $abc$40744$n3712_1
.sym 57208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57209 $abc$40744$n6657_1
.sym 57212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 57219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57222 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 57223 clk12_$glb_clk
.sym 57225 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 57226 basesoc_bus_wishbone_dat_r[0]
.sym 57227 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 57228 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 57229 $abc$40744$n6906
.sym 57230 $abc$40744$n5620_1
.sym 57231 $abc$40744$n2299
.sym 57232 $abc$40744$n3713_1
.sym 57235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57237 basesoc_timer0_load_storage[30]
.sym 57238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57239 basesoc_adr[1]
.sym 57240 basesoc_dat_w[1]
.sym 57241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57242 $abc$40744$n3973
.sym 57243 basesoc_uart_phy_uart_clk_txen
.sym 57244 basesoc_dat_w[6]
.sym 57245 basesoc_dat_w[7]
.sym 57246 $abc$40744$n3795
.sym 57247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57248 array_muxed0[13]
.sym 57249 basesoc_adr[2]
.sym 57250 $abc$40744$n2586
.sym 57251 VexRiscv._zz_195_[13]
.sym 57252 VexRiscv._zz_313_
.sym 57253 $abc$40744$n5551
.sym 57254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57255 slave_sel_r[1]
.sym 57256 VexRiscv.decode_to_execute_IS_CSR
.sym 57257 VexRiscv._zz_321_
.sym 57258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 57259 $abc$40744$n3714_1
.sym 57260 $PACKER_VCC_NET
.sym 57266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57268 $abc$40744$n3696
.sym 57269 spiflash_bus_dat_r[26]
.sym 57270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57271 basesoc_uart_phy_tx_busy
.sym 57272 $abc$40744$n6455_1
.sym 57273 slave_sel_r[1]
.sym 57274 $abc$40744$n3695
.sym 57275 $abc$40744$n6456
.sym 57276 basesoc_uart_phy_storage[24]
.sym 57277 $abc$40744$n3847_1
.sym 57279 spiflash_bus_dat_r[27]
.sym 57280 $abc$40744$n6517
.sym 57281 $abc$40744$n126
.sym 57285 basesoc_adr[0]
.sym 57286 $abc$40744$n3691
.sym 57288 basesoc_uart_phy_uart_clk_txen
.sym 57289 $abc$40744$n229
.sym 57291 basesoc_adr[1]
.sym 57292 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57295 $abc$40744$n3694
.sym 57296 $abc$40744$n3697
.sym 57297 $abc$40744$n6515_1
.sym 57299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57305 slave_sel_r[1]
.sym 57306 $abc$40744$n6515_1
.sym 57307 spiflash_bus_dat_r[26]
.sym 57311 basesoc_adr[1]
.sym 57312 basesoc_adr[0]
.sym 57313 $abc$40744$n126
.sym 57314 basesoc_uart_phy_storage[24]
.sym 57317 slave_sel_r[1]
.sym 57318 spiflash_bus_dat_r[27]
.sym 57319 $abc$40744$n6517
.sym 57323 $abc$40744$n3694
.sym 57324 $abc$40744$n229
.sym 57325 $abc$40744$n3691
.sym 57326 $abc$40744$n3697
.sym 57329 $abc$40744$n3695
.sym 57332 $abc$40744$n3696
.sym 57335 $abc$40744$n6456
.sym 57337 $abc$40744$n6455_1
.sym 57342 basesoc_uart_phy_uart_clk_txen
.sym 57343 basesoc_uart_phy_tx_busy
.sym 57344 $abc$40744$n3847_1
.sym 57346 clk12_$glb_clk
.sym 57347 $abc$40744$n231_$glb_sr
.sym 57348 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 57349 $abc$40744$n6426
.sym 57350 $abc$40744$n6428
.sym 57351 $abc$40744$n6448
.sym 57352 $abc$40744$n6432_1
.sym 57353 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57354 $abc$40744$n6437
.sym 57355 $abc$40744$n6438_1
.sym 57358 VexRiscv._zz_195_[6]
.sym 57360 basesoc_uart_phy_rx_reg[6]
.sym 57361 $abc$40744$n2299
.sym 57362 $abc$40744$n3818
.sym 57363 basesoc_ctrl_reset_reset_r
.sym 57365 basesoc_uart_phy_rx_reg[5]
.sym 57366 basesoc_timer0_value[8]
.sym 57367 basesoc_uart_phy_rx_reg[3]
.sym 57369 $abc$40744$n2338
.sym 57372 $abc$40744$n3691
.sym 57374 $abc$40744$n6037
.sym 57375 basesoc_uart_phy_uart_clk_txen
.sym 57376 $abc$40744$n2251
.sym 57377 $abc$40744$n6437
.sym 57378 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57379 VexRiscv.memory_arbitration_isValid
.sym 57380 basesoc_adr[4]
.sym 57381 $abc$40744$n3795
.sym 57382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57383 VexRiscv._zz_195_[5]
.sym 57390 $abc$40744$n3812
.sym 57391 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57392 VexRiscv._zz_195_[14]
.sym 57393 $abc$40744$n6437
.sym 57394 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 57396 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57398 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 57399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57400 basesoc_adr[3]
.sym 57404 $abc$40744$n3713_1
.sym 57405 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 57406 basesoc_adr[4]
.sym 57407 $abc$40744$n3911
.sym 57408 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57409 basesoc_adr[2]
.sym 57411 VexRiscv._zz_195_[13]
.sym 57412 VexRiscv._zz_313_
.sym 57414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57417 $abc$40744$n6432_1
.sym 57419 $abc$40744$n3714_1
.sym 57422 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 57423 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57424 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57425 $abc$40744$n6432_1
.sym 57428 VexRiscv._zz_313_
.sym 57429 VexRiscv._zz_195_[13]
.sym 57430 VexRiscv._zz_195_[14]
.sym 57434 $abc$40744$n6437
.sym 57435 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57436 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 57437 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 57440 $abc$40744$n3714_1
.sym 57442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57455 $abc$40744$n3713_1
.sym 57458 basesoc_adr[3]
.sym 57459 $abc$40744$n3812
.sym 57460 basesoc_adr[2]
.sym 57464 basesoc_adr[4]
.sym 57467 $abc$40744$n3911
.sym 57468 $abc$40744$n2586_$glb_ce
.sym 57469 clk12_$glb_clk
.sym 57471 $abc$40744$n3762
.sym 57472 csrbankarray_csrbank2_dat0_w[1]
.sym 57473 $abc$40744$n3783
.sym 57474 csrbankarray_csrbank2_dat0_w[0]
.sym 57475 $abc$40744$n3598_1
.sym 57476 csrbankarray_csrbank2_dat0_w[3]
.sym 57477 $abc$40744$n3751
.sym 57478 $abc$40744$n3604_1
.sym 57480 array_muxed0[0]
.sym 57481 array_muxed0[0]
.sym 57482 $abc$40744$n4266_1
.sym 57483 VexRiscv._zz_130_[6]
.sym 57484 $abc$40744$n2296
.sym 57485 VexRiscv._zz_136_[5]
.sym 57486 $abc$40744$n3988
.sym 57487 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57488 VexRiscv._zz_191_
.sym 57489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57490 $abc$40744$n3905
.sym 57491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 57492 $abc$40744$n3815
.sym 57493 array_muxed0[2]
.sym 57494 $abc$40744$n6428
.sym 57496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 57497 $abc$40744$n6566
.sym 57498 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 57499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57500 basesoc_uart_phy_rx_busy
.sym 57501 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57502 $abc$40744$n6564
.sym 57503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57504 $abc$40744$n4266_1
.sym 57506 $abc$40744$n4872
.sym 57516 $abc$40744$n6540
.sym 57517 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57518 $abc$40744$n6564
.sym 57523 $abc$40744$n6566
.sym 57524 VexRiscv._zz_313_
.sym 57525 VexRiscv._zz_136_[5]
.sym 57530 $PACKER_VCC_NET
.sym 57532 $abc$40744$n3598_1
.sym 57534 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57535 $abc$40744$n6546
.sym 57536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 57539 VexRiscv.memory_arbitration_isValid
.sym 57540 VexRiscv._zz_136_[6]
.sym 57541 VexRiscv._zz_195_[6]
.sym 57543 VexRiscv._zz_195_[5]
.sym 57546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 57547 VexRiscv._zz_136_[5]
.sym 57548 VexRiscv._zz_136_[6]
.sym 57551 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57552 VexRiscv.memory_arbitration_isValid
.sym 57554 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57557 VexRiscv._zz_195_[5]
.sym 57558 VexRiscv._zz_313_
.sym 57559 VexRiscv._zz_195_[6]
.sym 57564 $abc$40744$n3598_1
.sym 57566 $abc$40744$n6566
.sym 57569 VexRiscv._zz_136_[5]
.sym 57570 VexRiscv._zz_136_[6]
.sym 57576 $abc$40744$n3598_1
.sym 57578 $abc$40744$n6564
.sym 57581 $abc$40744$n3598_1
.sym 57584 $abc$40744$n6546
.sym 57588 $abc$40744$n3598_1
.sym 57590 $abc$40744$n6540
.sym 57591 $PACKER_VCC_NET
.sym 57592 clk12_$glb_clk
.sym 57594 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 57595 $abc$40744$n3602
.sym 57596 $abc$40744$n3763
.sym 57597 $abc$40744$n231
.sym 57598 $abc$40744$n3691
.sym 57599 $abc$40744$n3752
.sym 57600 $abc$40744$n3603
.sym 57601 count[19]
.sym 57602 basesoc_vexriscv_ibus_adr[13]
.sym 57604 $abc$40744$n4872
.sym 57605 VexRiscv._zz_321_
.sym 57606 $abc$40744$n3301
.sym 57607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 57608 $abc$40744$n200
.sym 57609 basesoc_uart_phy_storage[10]
.sym 57610 basesoc_dat_w[3]
.sym 57611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 57612 basesoc_dat_w[3]
.sym 57613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 57615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 57617 basesoc_uart_phy_rx_busy
.sym 57618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57620 $abc$40744$n4843
.sym 57621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 57623 $abc$40744$n3774
.sym 57624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57625 $abc$40744$n3600
.sym 57626 basesoc_timer0_reload_storage[24]
.sym 57627 VexRiscv.execute_arbitration_isValid
.sym 57628 VexRiscv.CsrPlugin_interrupt_valid
.sym 57629 $abc$40744$n3722_1
.sym 57635 VexRiscv.CsrPlugin_interrupt_valid
.sym 57636 slave_sel[1]
.sym 57638 basesoc_counter[0]
.sym 57639 $abc$40744$n3611_1
.sym 57640 grant
.sym 57641 $abc$40744$n3751
.sym 57643 $abc$40744$n3762
.sym 57644 $abc$40744$n3600
.sym 57645 $abc$40744$n3719_1
.sym 57647 basesoc_counter[1]
.sym 57648 spiflash_i
.sym 57649 slave_sel[2]
.sym 57650 $abc$40744$n3753
.sym 57656 $abc$40744$n3764
.sym 57657 basesoc_vexriscv_dbus_cyc
.sym 57658 VexRiscv.memory_arbitration_isValid
.sym 57661 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57662 $abc$40744$n2270
.sym 57663 $abc$40744$n3610_1
.sym 57664 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57666 VexRiscv.memory_arbitration_isValid
.sym 57669 slave_sel[2]
.sym 57671 $abc$40744$n3610_1
.sym 57674 basesoc_counter[1]
.sym 57676 basesoc_counter[0]
.sym 57680 VexRiscv.memory_arbitration_isValid
.sym 57681 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57682 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57683 $abc$40744$n3764
.sym 57686 VexRiscv.memory_arbitration_isValid
.sym 57687 $abc$40744$n3753
.sym 57688 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57689 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57692 $abc$40744$n3611_1
.sym 57693 grant
.sym 57694 basesoc_vexriscv_dbus_cyc
.sym 57698 slave_sel[1]
.sym 57700 $abc$40744$n3610_1
.sym 57701 spiflash_i
.sym 57704 $abc$40744$n3751
.sym 57705 $abc$40744$n3719_1
.sym 57706 VexRiscv.CsrPlugin_interrupt_valid
.sym 57707 $abc$40744$n3762
.sym 57712 $abc$40744$n3610_1
.sym 57713 $abc$40744$n3600
.sym 57714 $abc$40744$n2270
.sym 57715 clk12_$glb_clk
.sym 57716 sys_rst_$glb_sr
.sym 57717 $abc$40744$n3693
.sym 57718 $abc$40744$n4267_1
.sym 57719 $abc$40744$n3635_1
.sym 57720 $abc$40744$n4873_1
.sym 57721 $abc$40744$n3609_1
.sym 57722 $abc$40744$n4723
.sym 57723 VexRiscv.CsrPlugin_mepc[13]
.sym 57724 $abc$40744$n3760
.sym 57728 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 57729 $abc$40744$n229
.sym 57730 VexRiscv._zz_130_[6]
.sym 57731 $abc$40744$n5
.sym 57732 $abc$40744$n231
.sym 57733 basesoc_dat_w[7]
.sym 57734 basesoc_counter[0]
.sym 57735 $abc$40744$n4266_1
.sym 57736 spiflash_i
.sym 57737 VexRiscv.decode_to_execute_RS2[24]
.sym 57738 VexRiscv.decode_to_execute_RS2[30]
.sym 57739 VexRiscv._zz_32_[1]
.sym 57740 VexRiscv._zz_130_[6]
.sym 57741 VexRiscv._zz_321_
.sym 57742 $abc$40744$n4266_1
.sym 57743 $abc$40744$n3721_1
.sym 57744 $abc$40744$n4872
.sym 57745 basesoc_adr[2]
.sym 57746 VexRiscv.CsrPlugin_mepc[13]
.sym 57747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57748 VexRiscv.decode_to_execute_IS_CSR
.sym 57749 $abc$40744$n2586
.sym 57750 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57751 $abc$40744$n5315_1
.sym 57752 $abc$40744$n4267_1
.sym 57758 $abc$40744$n6453_1
.sym 57759 VexRiscv._zz_321_
.sym 57761 $abc$40744$n231
.sym 57762 $abc$40744$n3634_1
.sym 57763 $abc$40744$n3770
.sym 57764 $abc$40744$n3750
.sym 57765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 57769 basesoc_vexriscv_dbus_cyc
.sym 57771 $abc$40744$n3611_1
.sym 57773 $abc$40744$n6025
.sym 57777 VexRiscv._zz_191_
.sym 57778 $abc$40744$n3609_1
.sym 57779 grant
.sym 57782 spram_bus_ack
.sym 57783 $abc$40744$n235
.sym 57784 $abc$40744$n2586
.sym 57785 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 57786 $abc$40744$n3795
.sym 57787 grant
.sym 57792 spram_bus_ack
.sym 57793 $abc$40744$n6453_1
.sym 57797 $abc$40744$n231
.sym 57800 $abc$40744$n3609_1
.sym 57803 $abc$40744$n235
.sym 57804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 57805 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 57806 VexRiscv._zz_191_
.sym 57809 $abc$40744$n3770
.sym 57810 $abc$40744$n3750
.sym 57811 $abc$40744$n2586
.sym 57815 grant
.sym 57817 basesoc_vexriscv_dbus_cyc
.sym 57822 basesoc_vexriscv_dbus_cyc
.sym 57823 grant
.sym 57824 $abc$40744$n3611_1
.sym 57827 $abc$40744$n6025
.sym 57828 $abc$40744$n3795
.sym 57833 VexRiscv._zz_321_
.sym 57834 $abc$40744$n3634_1
.sym 57838 clk12_$glb_clk
.sym 57839 sys_rst_$glb_sr
.sym 57840 VexRiscv._zz_94_[20]
.sym 57841 $abc$40744$n5313_1
.sym 57842 $abc$40744$n2586
.sym 57843 $abc$40744$n2606
.sym 57844 VexRiscv.execute_arbitration_isValid
.sym 57845 $abc$40744$n3606_1
.sym 57846 $abc$40744$n4886
.sym 57847 $abc$40744$n233
.sym 57848 $abc$40744$n3636
.sym 57849 $abc$40744$n7126
.sym 57850 VexRiscv._zz_191_
.sym 57851 VexRiscv.decode_to_execute_RS2[19]
.sym 57852 $abc$40744$n3640
.sym 57853 $abc$40744$n3911
.sym 57854 grant
.sym 57855 $abc$40744$n4873_1
.sym 57857 sys_rst
.sym 57858 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 57859 $abc$40744$n3611_1
.sym 57860 $abc$40744$n3722_1
.sym 57861 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 57862 $abc$40744$n130
.sym 57863 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 57865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 57866 $abc$40744$n4873_1
.sym 57867 count[12]
.sym 57868 $abc$40744$n6558
.sym 57869 $abc$40744$n3599
.sym 57870 $abc$40744$n6037
.sym 57871 VexRiscv.decode_to_execute_RS2[22]
.sym 57872 $abc$40744$n6550
.sym 57873 $abc$40744$n2251
.sym 57874 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57875 count[11]
.sym 57884 $abc$40744$n6912
.sym 57891 $abc$40744$n6910
.sym 57895 $abc$40744$n6918
.sym 57898 $abc$40744$n6924
.sym 57903 $abc$40744$n6934
.sym 57904 $abc$40744$n6936
.sym 57907 basesoc_uart_phy_rx_busy
.sym 57909 $abc$40744$n6930
.sym 57910 $abc$40744$n6932
.sym 57915 $abc$40744$n6930
.sym 57917 basesoc_uart_phy_rx_busy
.sym 57920 basesoc_uart_phy_rx_busy
.sym 57922 $abc$40744$n6912
.sym 57927 basesoc_uart_phy_rx_busy
.sym 57929 $abc$40744$n6918
.sym 57932 basesoc_uart_phy_rx_busy
.sym 57933 $abc$40744$n6934
.sym 57939 $abc$40744$n6910
.sym 57941 basesoc_uart_phy_rx_busy
.sym 57944 basesoc_uart_phy_rx_busy
.sym 57946 $abc$40744$n6924
.sym 57951 basesoc_uart_phy_rx_busy
.sym 57952 $abc$40744$n6932
.sym 57956 $abc$40744$n6936
.sym 57958 basesoc_uart_phy_rx_busy
.sym 57961 clk12_$glb_clk
.sym 57962 sys_rst_$glb_sr
.sym 57963 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 57964 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 57965 $abc$40744$n3724_1
.sym 57966 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57967 $abc$40744$n3749
.sym 57968 $abc$40744$n5338
.sym 57969 $abc$40744$n5071
.sym 57970 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 57971 VexRiscv._zz_255_[0]
.sym 57973 VexRiscv._zz_288_[4]
.sym 57974 VexRiscv._zz_288_[1]
.sym 57975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 57976 $abc$40744$n4840
.sym 57977 $abc$40744$n6546
.sym 57978 $abc$40744$n2633
.sym 57979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 57980 $abc$40744$n233
.sym 57981 $abc$40744$n3936
.sym 57982 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 57983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 57984 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 57985 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 57986 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 57987 $abc$40744$n2633
.sym 57988 $abc$40744$n3749
.sym 57989 $abc$40744$n4872
.sym 57992 VexRiscv._zz_32_[0]
.sym 57993 basesoc_uart_phy_rx_busy
.sym 57994 $abc$40744$n5003
.sym 57995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57996 $abc$40744$n4266_1
.sym 57997 $abc$40744$n233
.sym 57998 $abc$40744$n4872
.sym 58006 $PACKER_VCC_NET
.sym 58009 $abc$40744$n6552
.sym 58010 $abc$40744$n6528
.sym 58013 $abc$40744$n235
.sym 58017 count[0]
.sym 58019 $PACKER_VCC_NET
.sym 58020 $abc$40744$n3774
.sym 58023 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 58024 VexRiscv.memory_arbitration_isValid
.sym 58025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 58026 $abc$40744$n3676
.sym 58028 $abc$40744$n6558
.sym 58029 $abc$40744$n3599
.sym 58032 $abc$40744$n6550
.sym 58033 VexRiscv.execute_to_memory_IS_DIV
.sym 58035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 58037 VexRiscv.execute_to_memory_IS_DIV
.sym 58039 VexRiscv.memory_arbitration_isValid
.sym 58040 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 58044 $abc$40744$n3774
.sym 58045 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 58046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 58051 $abc$40744$n3599
.sym 58052 $abc$40744$n6558
.sym 58055 $abc$40744$n6550
.sym 58058 $abc$40744$n3599
.sym 58061 $abc$40744$n235
.sym 58063 $abc$40744$n3676
.sym 58068 $abc$40744$n3599
.sym 58070 $abc$40744$n6528
.sym 58073 $PACKER_VCC_NET
.sym 58075 count[0]
.sym 58079 $abc$40744$n6552
.sym 58080 $abc$40744$n3599
.sym 58083 $PACKER_VCC_NET
.sym 58084 clk12_$glb_clk
.sym 58085 sys_rst_$glb_sr
.sym 58088 $abc$40744$n6870
.sym 58089 $abc$40744$n6873
.sym 58090 $abc$40744$n6876
.sym 58091 VexRiscv.CsrPlugin_mepc[11]
.sym 58092 VexRiscv.CsrPlugin_mepc[2]
.sym 58093 $abc$40744$n3884_1
.sym 58096 VexRiscv._zz_35_[5]
.sym 58098 VexRiscv._zz_41_[13]
.sym 58099 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 58100 basesoc_ctrl_bus_errors[8]
.sym 58101 $abc$40744$n4228
.sym 58102 VexRiscv._zz_49_[0]
.sym 58103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 58104 count[15]
.sym 58105 $abc$40744$n6552
.sym 58107 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 58108 $abc$40744$n2633
.sym 58109 $abc$40744$n3795
.sym 58110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 58111 VexRiscv.lastStageIsFiring
.sym 58112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 58113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 58114 $abc$40744$n3749
.sym 58115 $abc$40744$n2633
.sym 58116 basesoc_uart_rx_fifo_level0[0]
.sym 58117 basesoc_timer0_reload_storage[24]
.sym 58118 $abc$40744$n3600
.sym 58119 VexRiscv.execute_to_memory_IS_DIV
.sym 58120 basesoc_uart_rx_fifo_level0[2]
.sym 58121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 58127 VexRiscv.memory_arbitration_isValid
.sym 58129 $abc$40744$n6942
.sym 58130 $abc$40744$n6944
.sym 58132 $abc$40744$n6948
.sym 58133 $abc$40744$n6950
.sym 58135 VexRiscv.lastStageIsFiring
.sym 58139 $abc$40744$n3749
.sym 58142 $abc$40744$n6952
.sym 58143 $abc$40744$n2644
.sym 58145 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 58150 VexRiscv.lastStagePc[2]
.sym 58153 basesoc_uart_phy_rx_busy
.sym 58155 $abc$40744$n5004
.sym 58157 VexRiscv.CsrPlugin_mepc[2]
.sym 58161 basesoc_uart_phy_rx_busy
.sym 58163 $abc$40744$n6948
.sym 58166 $abc$40744$n5004
.sym 58167 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 58168 VexRiscv.CsrPlugin_mepc[2]
.sym 58173 $abc$40744$n6944
.sym 58175 basesoc_uart_phy_rx_busy
.sym 58178 basesoc_uart_phy_rx_busy
.sym 58179 $abc$40744$n6952
.sym 58184 $abc$40744$n6942
.sym 58185 basesoc_uart_phy_rx_busy
.sym 58190 basesoc_uart_phy_rx_busy
.sym 58191 $abc$40744$n6950
.sym 58197 VexRiscv.lastStageIsFiring
.sym 58198 VexRiscv.memory_arbitration_isValid
.sym 58199 $abc$40744$n3749
.sym 58202 VexRiscv.lastStagePc[2]
.sym 58204 VexRiscv.CsrPlugin_mepc[2]
.sym 58205 $abc$40744$n2644
.sym 58207 clk12_$glb_clk
.sym 58208 sys_rst_$glb_sr
.sym 58209 $abc$40744$n3726_1
.sym 58210 $abc$40744$n2649
.sym 58211 $abc$40744$n2580
.sym 58212 spiflash_bus_dat_r[28]
.sym 58213 $abc$40744$n4887_1
.sym 58214 $abc$40744$n5388_1
.sym 58215 $abc$40744$n6419
.sym 58216 spiflash_bus_dat_r[27]
.sym 58218 VexRiscv._zz_164_[7]
.sym 58220 VexRiscv.decode_to_execute_RS2[25]
.sym 58221 VexRiscv._zz_79_[7]
.sym 58222 VexRiscv._zz_200_[7]
.sym 58223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 58224 basesoc_uart_rx_fifo_level0[1]
.sym 58225 VexRiscv.execute_to_memory_BRANCH_DO
.sym 58226 $abc$40744$n3884_1
.sym 58228 VexRiscv._zz_171_[1]
.sym 58229 $abc$40744$n235
.sym 58230 VexRiscv._zz_35_[2]
.sym 58231 VexRiscv.decode_to_execute_RS2[23]
.sym 58232 VexRiscv.decode_to_execute_RS2[30]
.sym 58233 $abc$40744$n4267_1
.sym 58234 $abc$40744$n4266_1
.sym 58235 $abc$40744$n3721_1
.sym 58236 VexRiscv._zz_339_
.sym 58237 $abc$40744$n4872
.sym 58238 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 58239 VexRiscv.CsrPlugin_mepc[11]
.sym 58240 $abc$40744$n4820_1
.sym 58241 $abc$40744$n5004
.sym 58242 $abc$40744$n3721_1
.sym 58243 $abc$40744$n5315_1
.sym 58244 $abc$40744$n2649
.sym 58251 $abc$40744$n6956
.sym 58252 $abc$40744$n5004
.sym 58254 $abc$40744$n6962
.sym 58255 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 58256 VexRiscv._zz_200_[1]
.sym 58257 $abc$40744$n6968
.sym 58258 VexRiscv._zz_288_[1]
.sym 58260 VexRiscv._zz_32_[1]
.sym 58262 VexRiscv._zz_32_[0]
.sym 58264 $abc$40744$n6966
.sym 58265 basesoc_uart_phy_rx_busy
.sym 58267 VexRiscv._zz_32_[1]
.sym 58268 $abc$40744$n6661_1
.sym 58275 VexRiscv.CsrPlugin_mepc[4]
.sym 58277 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58283 $abc$40744$n6962
.sym 58285 basesoc_uart_phy_rx_busy
.sym 58290 $abc$40744$n6661_1
.sym 58291 VexRiscv._zz_32_[1]
.sym 58292 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58296 VexRiscv._zz_32_[0]
.sym 58297 VexRiscv._zz_200_[1]
.sym 58298 VexRiscv._zz_288_[1]
.sym 58301 VexRiscv._zz_32_[0]
.sym 58303 VexRiscv._zz_32_[1]
.sym 58308 $abc$40744$n6966
.sym 58309 basesoc_uart_phy_rx_busy
.sym 58313 $abc$40744$n6968
.sym 58316 basesoc_uart_phy_rx_busy
.sym 58320 $abc$40744$n6956
.sym 58321 basesoc_uart_phy_rx_busy
.sym 58326 $abc$40744$n5004
.sym 58327 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 58328 VexRiscv.CsrPlugin_mepc[4]
.sym 58330 clk12_$glb_clk
.sym 58331 sys_rst_$glb_sr
.sym 58332 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 58333 $abc$40744$n3746
.sym 58334 VexRiscv._zz_44_[0]
.sym 58335 VexRiscv._zz_41_[3]
.sym 58336 $abc$40744$n4299_1
.sym 58337 VexRiscv._zz_130_[4]
.sym 58338 VexRiscv._zz_41_[15]
.sym 58339 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 58341 $abc$40744$n6029
.sym 58342 $abc$40744$n3977
.sym 58344 VexRiscv._zz_171_[0]
.sym 58345 VexRiscv._zz_200_[14]
.sym 58346 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 58347 basesoc_uart_phy_storage[7]
.sym 58348 $abc$40744$n6811_1
.sym 58349 VexRiscv._zz_79_[2]
.sym 58350 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 58351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 58352 $abc$40744$n2633
.sym 58353 $abc$40744$n2649
.sym 58354 VexRiscv._zz_50_[9]
.sym 58355 VexRiscv._zz_193_
.sym 58356 $abc$40744$n8240
.sym 58357 VexRiscv._zz_171_[1]
.sym 58358 $abc$40744$n4873_1
.sym 58359 $abc$40744$n4192
.sym 58360 $abc$40744$n235
.sym 58361 VexRiscv._zz_41_[15]
.sym 58362 $abc$40744$n6037
.sym 58363 VexRiscv.decode_to_execute_RS2[22]
.sym 58364 $abc$40744$n112
.sym 58365 VexRiscv._zz_35_[4]
.sym 58366 $abc$40744$n2251
.sym 58367 $abc$40744$n5018_1
.sym 58376 VexRiscv._zz_44_[1]
.sym 58377 $abc$40744$n4887_1
.sym 58380 $abc$40744$n4919
.sym 58381 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 58382 VexRiscv._zz_36_[12]
.sym 58384 $abc$40744$n4873_1
.sym 58385 $abc$40744$n4412_1
.sym 58386 $abc$40744$n3749
.sym 58388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 58391 VexRiscv._zz_44_[0]
.sym 58392 VexRiscv._zz_171_[0]
.sym 58393 $abc$40744$n4267_1
.sym 58398 VexRiscv._zz_200_[12]
.sym 58399 VexRiscv._zz_36_[4]
.sym 58400 $abc$40744$n4820_1
.sym 58401 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 58403 $abc$40744$n4818_1
.sym 58409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 58413 $abc$40744$n4873_1
.sym 58414 $abc$40744$n4919
.sym 58415 VexRiscv._zz_36_[12]
.sym 58418 $abc$40744$n3749
.sym 58419 $abc$40744$n4818_1
.sym 58420 $abc$40744$n4820_1
.sym 58424 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 58430 $abc$40744$n4267_1
.sym 58431 $abc$40744$n4412_1
.sym 58432 VexRiscv._zz_36_[12]
.sym 58437 $abc$40744$n4887_1
.sym 58438 VexRiscv._zz_36_[4]
.sym 58439 $abc$40744$n4873_1
.sym 58444 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 58448 VexRiscv._zz_44_[1]
.sym 58449 VexRiscv._zz_44_[0]
.sym 58450 VexRiscv._zz_171_[0]
.sym 58451 VexRiscv._zz_200_[12]
.sym 58452 $abc$40744$n2586_$glb_ce
.sym 58453 clk12_$glb_clk
.sym 58457 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 58458 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 58459 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 58460 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 58461 $abc$40744$n6659_1
.sym 58462 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 58463 $abc$40744$n3727_1
.sym 58465 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 58466 $abc$40744$n3727_1
.sym 58467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 58468 VexRiscv.decode_to_execute_RS2[17]
.sym 58470 VexRiscv._zz_200_[1]
.sym 58471 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 58472 VexRiscv._zz_44_[1]
.sym 58473 $abc$40744$n4406_1
.sym 58474 VexRiscv._zz_41_[2]
.sym 58475 VexRiscv._zz_41_[1]
.sym 58476 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 58477 VexRiscv.decode_to_execute_RS2[12]
.sym 58478 VexRiscv._zz_44_[0]
.sym 58479 VexRiscv._zz_44_[0]
.sym 58480 VexRiscv._zz_32_[0]
.sym 58481 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 58482 eventmanager_status_w[2]
.sym 58483 $abc$40744$n4073
.sym 58484 VexRiscv.decode_to_execute_RS2[12]
.sym 58485 VexRiscv.decode_to_execute_RS2[15]
.sym 58486 VexRiscv._zz_35_[1]
.sym 58487 $abc$40744$n5003
.sym 58488 $abc$40744$n3749
.sym 58489 $abc$40744$n233
.sym 58490 $abc$40744$n4261_1
.sym 58496 VexRiscv._zz_288_[0]
.sym 58497 basesoc_dat_w[5]
.sym 58499 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58500 VexRiscv._zz_200_[11]
.sym 58501 VexRiscv._zz_200_[0]
.sym 58502 $abc$40744$n4192
.sym 58503 VexRiscv._zz_152_[12]
.sym 58504 VexRiscv._zz_32_[0]
.sym 58505 VexRiscv._zz_32_[1]
.sym 58506 VexRiscv._zz_49_[0]
.sym 58507 VexRiscv._zz_49_[1]
.sym 58508 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58509 $abc$40744$n4073
.sym 58510 VexRiscv._zz_41_[11]
.sym 58511 VexRiscv._zz_152_[12]
.sym 58512 VexRiscv._zz_41_[2]
.sym 58514 $abc$40744$n2276
.sym 58515 VexRiscv._zz_289_[0]
.sym 58516 VexRiscv._zz_153_
.sym 58517 VexRiscv._zz_41_[0]
.sym 58522 VexRiscv._zz_290_[12]
.sym 58524 $abc$40744$n6773_1
.sym 58526 VexRiscv._zz_200_[2]
.sym 58530 basesoc_dat_w[5]
.sym 58535 VexRiscv._zz_200_[2]
.sym 58536 VexRiscv._zz_41_[2]
.sym 58538 $abc$40744$n4192
.sym 58541 VexRiscv._zz_152_[12]
.sym 58542 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58544 VexRiscv._zz_290_[12]
.sym 58547 $abc$40744$n6773_1
.sym 58548 VexRiscv._zz_153_
.sym 58549 VexRiscv._zz_32_[0]
.sym 58550 VexRiscv._zz_32_[1]
.sym 58553 VexRiscv._zz_32_[1]
.sym 58554 VexRiscv._zz_289_[0]
.sym 58555 VexRiscv._zz_288_[0]
.sym 58556 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58559 VexRiscv._zz_200_[0]
.sym 58560 $abc$40744$n4192
.sym 58561 VexRiscv._zz_41_[0]
.sym 58565 VexRiscv._zz_49_[1]
.sym 58566 VexRiscv._zz_49_[0]
.sym 58567 $abc$40744$n4073
.sym 58568 VexRiscv._zz_152_[12]
.sym 58571 VexRiscv._zz_41_[11]
.sym 58572 VexRiscv._zz_200_[11]
.sym 58574 $abc$40744$n4192
.sym 58575 $abc$40744$n2276
.sym 58576 clk12_$glb_clk
.sym 58577 sys_rst_$glb_sr
.sym 58578 $abc$40744$n4126_1
.sym 58579 $abc$40744$n3735
.sym 58580 $abc$40744$n4125
.sym 58581 $abc$40744$n6034_1
.sym 58582 $abc$40744$n208
.sym 58583 $abc$40744$n216
.sym 58584 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58585 $abc$40744$n214
.sym 58588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 58589 $abc$40744$n6059
.sym 58590 $abc$40744$n235
.sym 58591 $abc$40744$n4388_1
.sym 58592 VexRiscv._zz_200_[10]
.sym 58593 VexRiscv._zz_200_[13]
.sym 58594 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58595 VexRiscv._zz_49_[1]
.sym 58596 VexRiscv._zz_79_[2]
.sym 58597 basesoc_ctrl_bus_errors[8]
.sym 58598 VexRiscv._zz_41_[11]
.sym 58599 VexRiscv._zz_41_[11]
.sym 58600 VexRiscv._zz_288_[0]
.sym 58601 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 58602 VexRiscv._zz_153_
.sym 58603 $abc$40744$n3600
.sym 58604 basesoc_ctrl_bus_errors[11]
.sym 58605 basesoc_ctrl_bus_errors[14]
.sym 58606 $abc$40744$n5446
.sym 58607 basesoc_ctrl_storage[30]
.sym 58608 $abc$40744$n2633
.sym 58609 VexRiscv.CsrPlugin_mtval[12]
.sym 58610 basesoc_uart_phy_uart_clk_rxen
.sym 58611 $abc$40744$n6596
.sym 58612 VexRiscv._zz_200_[2]
.sym 58613 basesoc_timer0_reload_storage[24]
.sym 58619 basesoc_ctrl_bus_errors[27]
.sym 58621 $abc$40744$n2649
.sym 58622 basesoc_ctrl_bus_errors[11]
.sym 58623 basesoc_ctrl_storage[22]
.sym 58624 basesoc_ctrl_bus_errors[30]
.sym 58625 $PACKER_VCC_NET
.sym 58626 $abc$40744$n6057
.sym 58627 $abc$40744$n6058_1
.sym 58628 $abc$40744$n3911
.sym 58629 basesoc_ctrl_bus_errors[14]
.sym 58631 basesoc_ctrl_storage[30]
.sym 58632 $abc$40744$n235
.sym 58633 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58634 $abc$40744$n3905
.sym 58635 $abc$40744$n3817
.sym 58636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 58637 VexRiscv._zz_191_
.sym 58638 $abc$40744$n6040_1
.sym 58639 basesoc_ctrl_storage[27]
.sym 58640 $abc$40744$n6039
.sym 58641 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58645 $abc$40744$n6038_1
.sym 58647 $abc$40744$n3814
.sym 58649 basesoc_ctrl_storage[19]
.sym 58650 $abc$40744$n6059
.sym 58652 $abc$40744$n3817
.sym 58653 $abc$40744$n3814
.sym 58654 basesoc_ctrl_storage[22]
.sym 58655 basesoc_ctrl_storage[30]
.sym 58658 basesoc_ctrl_bus_errors[30]
.sym 58659 $abc$40744$n6059
.sym 58660 $abc$40744$n6057
.sym 58661 $abc$40744$n3911
.sym 58665 basesoc_ctrl_bus_errors[11]
.sym 58666 $abc$40744$n3905
.sym 58667 $abc$40744$n6039
.sym 58670 $abc$40744$n6038_1
.sym 58671 basesoc_ctrl_bus_errors[27]
.sym 58672 $abc$40744$n6040_1
.sym 58673 $abc$40744$n3911
.sym 58676 VexRiscv._zz_191_
.sym 58677 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58678 $abc$40744$n235
.sym 58679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 58682 basesoc_ctrl_storage[19]
.sym 58683 $abc$40744$n3817
.sym 58684 $abc$40744$n3814
.sym 58685 basesoc_ctrl_storage[27]
.sym 58688 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 58690 $PACKER_VCC_NET
.sym 58694 $abc$40744$n6058_1
.sym 58695 $abc$40744$n3905
.sym 58696 basesoc_ctrl_bus_errors[14]
.sym 58698 $abc$40744$n2649
.sym 58699 clk12_$glb_clk
.sym 58701 VexRiscv._zz_293_[4]
.sym 58702 $abc$40744$n4074
.sym 58703 basesoc_uart_phy_uart_clk_rxen
.sym 58704 VexRiscv._zz_293_[5]
.sym 58705 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58706 $abc$40744$n6050_1
.sym 58707 VexRiscv._zz_293_[3]
.sym 58708 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 58709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 58710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 58711 $abc$40744$n4069
.sym 58713 basesoc_ctrl_bus_errors[27]
.sym 58714 VexRiscv._zz_191_
.sym 58715 VexRiscv._zz_42_[1]
.sym 58716 $abc$40744$n6034_1
.sym 58717 VexRiscv._zz_288_[1]
.sym 58718 basesoc_vexriscv_dbus_adr[7]
.sym 58720 VexRiscv._zz_153_
.sym 58721 $abc$40744$n7124
.sym 58722 VexRiscv._zz_200_[9]
.sym 58723 $abc$40744$n7121
.sym 58724 VexRiscv._zz_288_[7]
.sym 58725 $abc$40744$n4267_1
.sym 58726 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 58727 $abc$40744$n4266_1
.sym 58728 VexRiscv._zz_339_
.sym 58729 $abc$40744$n4872
.sym 58730 $abc$40744$n5394_1
.sym 58731 basesoc_ctrl_storage[26]
.sym 58732 $abc$40744$n4174
.sym 58733 VexRiscv._zz_41_[4]
.sym 58734 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 58735 basesoc_ctrl_storage[19]
.sym 58736 VexRiscv.CsrPlugin_mepc[11]
.sym 58743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 58751 $abc$40744$n3729_1
.sym 58754 VexRiscv._zz_41_[5]
.sym 58756 VexRiscv._zz_41_[12]
.sym 58758 VexRiscv._zz_130_[5]
.sym 58759 VexRiscv._zz_42_[1]
.sym 58760 VexRiscv._zz_288_[5]
.sym 58762 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58763 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 58764 $abc$40744$n4121
.sym 58767 $abc$40744$n4074
.sym 58770 VexRiscv._zz_42_[0]
.sym 58771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 58776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 58784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 58787 $abc$40744$n4074
.sym 58789 $abc$40744$n3729_1
.sym 58790 VexRiscv._zz_41_[12]
.sym 58794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 58799 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58811 VexRiscv._zz_288_[5]
.sym 58812 VexRiscv._zz_42_[0]
.sym 58813 VexRiscv._zz_130_[5]
.sym 58814 VexRiscv._zz_42_[1]
.sym 58817 VexRiscv._zz_41_[5]
.sym 58818 $abc$40744$n3729_1
.sym 58820 $abc$40744$n4121
.sym 58821 $abc$40744$n2586_$glb_ce
.sym 58822 clk12_$glb_clk
.sym 58824 $abc$40744$n4137
.sym 58825 basesoc_ctrl_storage[26]
.sym 58826 basesoc_ctrl_storage[30]
.sym 58827 $abc$40744$n4072
.sym 58828 VexRiscv._zz_293_[13]
.sym 58829 VexRiscv._zz_293_[8]
.sym 58830 VexRiscv._zz_293_[12]
.sym 58831 VexRiscv._zz_293_[6]
.sym 58832 VexRiscv._zz_290_[5]
.sym 58836 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58837 $abc$40744$n3729_1
.sym 58838 VexRiscv._zz_161_
.sym 58839 $abc$40744$n4816
.sym 58840 VexRiscv._zz_255_[1]
.sym 58841 $abc$40744$n6053
.sym 58842 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 58843 $abc$40744$n3611_1
.sym 58844 VexRiscv._zz_288_[10]
.sym 58845 VexRiscv._zz_44_[1]
.sym 58846 $abc$40744$n6051
.sym 58847 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 58848 VexRiscv._zz_42_[1]
.sym 58849 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 58850 VexRiscv.decode_to_execute_RS2[22]
.sym 58852 $abc$40744$n4192
.sym 58853 $abc$40744$n8240
.sym 58854 $abc$40744$n2251
.sym 58855 $abc$40744$n4873_1
.sym 58856 VexRiscv._zz_42_[0]
.sym 58857 VexRiscv._zz_171_[1]
.sym 58858 $abc$40744$n4144_1
.sym 58859 $abc$40744$n4120_1
.sym 58866 VexRiscv._zz_130_[6]
.sym 58867 VexRiscv._zz_42_[0]
.sym 58868 VexRiscv._zz_193_
.sym 58869 $abc$40744$n4142_1
.sym 58871 $abc$40744$n235
.sym 58875 VexRiscv._zz_41_[18]
.sym 58878 VexRiscv._zz_288_[6]
.sym 58880 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 58881 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 58882 VexRiscv._zz_42_[0]
.sym 58884 VexRiscv.decode_to_execute_RS2[18]
.sym 58885 VexRiscv._zz_42_[1]
.sym 58886 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 58888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 58889 VexRiscv._zz_153_
.sym 58893 $abc$40744$n3729_1
.sym 58894 $abc$40744$n4084
.sym 58895 VexRiscv._zz_191_
.sym 58896 VexRiscv._zz_41_[6]
.sym 58899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 58905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 58910 $abc$40744$n235
.sym 58911 VexRiscv._zz_193_
.sym 58912 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 58913 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 58917 VexRiscv._zz_41_[6]
.sym 58918 $abc$40744$n3729_1
.sym 58919 $abc$40744$n4084
.sym 58922 VexRiscv._zz_42_[1]
.sym 58923 VexRiscv._zz_153_
.sym 58924 VexRiscv._zz_42_[0]
.sym 58925 VexRiscv.decode_to_execute_RS2[18]
.sym 58928 VexRiscv._zz_42_[0]
.sym 58929 VexRiscv._zz_288_[6]
.sym 58930 VexRiscv._zz_130_[6]
.sym 58931 VexRiscv._zz_42_[1]
.sym 58934 $abc$40744$n4142_1
.sym 58935 $abc$40744$n3729_1
.sym 58937 VexRiscv._zz_41_[18]
.sym 58940 VexRiscv._zz_191_
.sym 58941 $abc$40744$n235
.sym 58942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 58943 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 58944 $abc$40744$n2586_$glb_ce
.sym 58945 clk12_$glb_clk
.sym 58947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 58948 VexRiscv._zz_293_[16]
.sym 58949 VexRiscv._zz_293_[15]
.sym 58950 VexRiscv._zz_293_[21]
.sym 58951 VexRiscv._zz_293_[19]
.sym 58952 VexRiscv._zz_293_[18]
.sym 58953 $abc$40744$n4132_1
.sym 58954 $abc$40744$n114
.sym 58958 $abc$40744$n4266_1
.sym 58959 VexRiscv._zz_290_[11]
.sym 58960 VexRiscv._zz_130_[6]
.sym 58961 VexRiscv._zz_288_[0]
.sym 58962 $abc$40744$n4072
.sym 58963 VexRiscv._zz_290_[12]
.sym 58964 VexRiscv._zz_41_[14]
.sym 58965 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 58966 basesoc_dat_w[2]
.sym 58967 $abc$40744$n4083
.sym 58968 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 58969 VexRiscv._zz_152_[8]
.sym 58970 VexRiscv._zz_293_[11]
.sym 58971 VexRiscv._zz_41_[29]
.sym 58972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 58973 VexRiscv._zz_35_[1]
.sym 58974 eventmanager_status_w[2]
.sym 58975 VexRiscv._zz_194_[23]
.sym 58976 VexRiscv._zz_44_[0]
.sym 58977 $abc$40744$n233
.sym 58978 VexRiscv._zz_152_[5]
.sym 58979 $abc$40744$n110
.sym 58980 $abc$40744$n3749
.sym 58981 $abc$40744$n4107
.sym 58982 VexRiscv._zz_41_[16]
.sym 58988 VexRiscv._zz_153_
.sym 58989 VexRiscv._zz_42_[1]
.sym 58990 $abc$40744$n2251
.sym 58991 basesoc_ctrl_bus_errors[19]
.sym 58992 $abc$40744$n4526
.sym 58993 $abc$40744$n4239_1
.sym 58994 $abc$40744$n4141
.sym 58996 VexRiscv._zz_41_[19]
.sym 58997 $abc$40744$n3908_1
.sym 58998 $abc$40744$n4527
.sym 59000 basesoc_dat_w[3]
.sym 59001 $abc$40744$n3811
.sym 59002 $abc$40744$n4141
.sym 59003 VexRiscv._zz_42_[0]
.sym 59004 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 59005 $abc$40744$n110
.sym 59006 VexRiscv._zz_152_[18]
.sym 59007 $abc$40744$n4234
.sym 59008 $abc$40744$n4235
.sym 59009 basesoc_ctrl_bus_errors[22]
.sym 59010 $abc$40744$n4070
.sym 59011 $abc$40744$n3727_1
.sym 59013 $abc$40744$n3729_1
.sym 59014 VexRiscv._zz_152_[18]
.sym 59016 VexRiscv.decode_to_execute_RS2[19]
.sym 59018 basesoc_ctrl_storage[11]
.sym 59019 $abc$40744$n4236_1
.sym 59021 $abc$40744$n3811
.sym 59022 $abc$40744$n110
.sym 59023 $abc$40744$n3908_1
.sym 59024 basesoc_ctrl_bus_errors[22]
.sym 59027 VexRiscv._zz_41_[19]
.sym 59028 $abc$40744$n3729_1
.sym 59030 $abc$40744$n4070
.sym 59033 $abc$40744$n4235
.sym 59034 VexRiscv._zz_152_[18]
.sym 59035 $abc$40744$n4141
.sym 59036 $abc$40744$n4234
.sym 59039 basesoc_ctrl_storage[11]
.sym 59040 $abc$40744$n3811
.sym 59041 basesoc_ctrl_bus_errors[19]
.sym 59042 $abc$40744$n3908_1
.sym 59045 VexRiscv._zz_152_[18]
.sym 59046 $abc$40744$n4141
.sym 59047 $abc$40744$n4236_1
.sym 59048 $abc$40744$n4527
.sym 59051 basesoc_dat_w[3]
.sym 59057 VexRiscv._zz_153_
.sym 59058 VexRiscv._zz_42_[1]
.sym 59059 VexRiscv._zz_42_[0]
.sym 59060 VexRiscv.decode_to_execute_RS2[19]
.sym 59063 $abc$40744$n4239_1
.sym 59064 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 59065 $abc$40744$n3727_1
.sym 59066 $abc$40744$n4526
.sym 59067 $abc$40744$n2251
.sym 59068 clk12_$glb_clk
.sym 59069 sys_rst_$glb_sr
.sym 59070 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 59071 VexRiscv._zz_293_[26]
.sym 59072 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 59073 $abc$40744$n4068
.sym 59074 $abc$40744$n4133
.sym 59075 VexRiscv._zz_293_[29]
.sym 59076 VexRiscv._zz_41_[29]
.sym 59077 VexRiscv._zz_293_[22]
.sym 59079 VexRiscv._zz_152_[16]
.sym 59080 $abc$40744$n4872
.sym 59081 VexRiscv.decode_to_execute_RS2[26]
.sym 59082 $abc$40744$n3
.sym 59084 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 59085 basesoc_ctrl_bus_errors[19]
.sym 59086 VexRiscv._zz_152_[17]
.sym 59087 $abc$40744$n2644
.sym 59088 VexRiscv._zz_293_[20]
.sym 59089 $abc$40744$n4239_1
.sym 59090 VexRiscv._zz_152_[4]
.sym 59091 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 59092 VexRiscv._zz_152_[18]
.sym 59093 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 59094 VexRiscv._zz_194_[28]
.sym 59095 $abc$40744$n3600
.sym 59096 $abc$40744$n4123
.sym 59097 VexRiscv._zz_194_[31]
.sym 59098 VexRiscv._zz_195_[5]
.sym 59099 $abc$40744$n5472_1
.sym 59100 basesoc_timer0_reload_storage[24]
.sym 59101 VexRiscv.CsrPlugin_mtval[12]
.sym 59102 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 59103 VexRiscv._zz_152_[15]
.sym 59104 $abc$40744$n3638
.sym 59105 $abc$40744$n2633
.sym 59111 VexRiscv._zz_153_
.sym 59112 $abc$40744$n4124_1
.sym 59115 $abc$40744$n3729_1
.sym 59116 VexRiscv.execute_arbitration_isStuckByOthers
.sym 59117 $abc$40744$n4171
.sym 59119 VexRiscv._zz_153_
.sym 59120 VexRiscv._zz_42_[1]
.sym 59121 VexRiscv._zz_44_[1]
.sym 59122 VexRiscv._zz_288_[6]
.sym 59125 VexRiscv._zz_200_[26]
.sym 59126 VexRiscv.decode_to_execute_RS2[16]
.sym 59128 VexRiscv._zz_42_[0]
.sym 59129 $abc$40744$n2617
.sym 59134 VexRiscv.decode_to_execute_RS2[26]
.sym 59136 VexRiscv._zz_44_[0]
.sym 59137 VexRiscv._zz_41_[26]
.sym 59139 $abc$40744$n4153
.sym 59140 VexRiscv.decode_to_execute_RS2[27]
.sym 59141 VexRiscv._zz_41_[27]
.sym 59142 VexRiscv._zz_41_[16]
.sym 59147 VexRiscv.execute_arbitration_isStuckByOthers
.sym 59150 VexRiscv.decode_to_execute_RS2[26]
.sym 59151 VexRiscv._zz_153_
.sym 59152 VexRiscv._zz_42_[0]
.sym 59153 VexRiscv._zz_42_[1]
.sym 59156 $abc$40744$n3729_1
.sym 59157 $abc$40744$n4153
.sym 59158 VexRiscv._zz_41_[16]
.sym 59162 VexRiscv._zz_44_[1]
.sym 59163 VexRiscv._zz_44_[0]
.sym 59164 VexRiscv._zz_200_[26]
.sym 59165 VexRiscv._zz_288_[6]
.sym 59168 VexRiscv.decode_to_execute_RS2[16]
.sym 59169 VexRiscv._zz_153_
.sym 59170 VexRiscv._zz_42_[1]
.sym 59171 VexRiscv._zz_42_[0]
.sym 59174 VexRiscv._zz_41_[26]
.sym 59176 $abc$40744$n4124_1
.sym 59177 $abc$40744$n3729_1
.sym 59180 VexRiscv._zz_42_[1]
.sym 59181 VexRiscv._zz_153_
.sym 59182 VexRiscv.decode_to_execute_RS2[27]
.sym 59183 VexRiscv._zz_42_[0]
.sym 59187 $abc$40744$n3729_1
.sym 59188 VexRiscv._zz_41_[27]
.sym 59189 $abc$40744$n4171
.sym 59190 $abc$40744$n2617
.sym 59191 clk12_$glb_clk
.sym 59193 basesoc_vexriscv_dbus_adr[21]
.sym 59194 $abc$40744$n4117
.sym 59195 basesoc_vexriscv_dbus_adr[20]
.sym 59196 $abc$40744$n4122_1
.sym 59197 VexRiscv._zz_152_[22]
.sym 59198 $abc$40744$n4077
.sym 59199 $abc$40744$n4118_1
.sym 59200 $abc$40744$n4078
.sym 59201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 59205 sys_rst
.sym 59206 VexRiscv._zz_41_[31]
.sym 59207 VexRiscv._zz_287_[2]
.sym 59208 VexRiscv._zz_200_[27]
.sym 59209 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59210 $abc$40744$n6067
.sym 59211 $abc$40744$n4152
.sym 59212 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 59213 VexRiscv._zz_200_[26]
.sym 59214 VexRiscv.decode_to_execute_RS2[16]
.sym 59215 basesoc_dat_w[3]
.sym 59216 VexRiscv._zz_293_[28]
.sym 59217 $abc$40744$n4872
.sym 59218 $abc$40744$n4152
.sym 59219 VexRiscv.memory_arbitration_isValid
.sym 59220 VexRiscv._zz_152_[26]
.sym 59221 VexRiscv._zz_41_[4]
.sym 59222 $abc$40744$n5394_1
.sym 59224 $abc$40744$n4266_1
.sym 59225 $abc$40744$n4267_1
.sym 59226 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 59227 $abc$40744$n4382_1
.sym 59228 VexRiscv.CsrPlugin_mepc[11]
.sym 59235 $abc$40744$n3729_1
.sym 59236 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 59240 $abc$40744$n3611_1
.sym 59241 VexRiscv._zz_41_[22]
.sym 59243 $abc$40744$n3999
.sym 59244 grant
.sym 59245 VexRiscv._zz_44_[1]
.sym 59246 VexRiscv._zz_44_[0]
.sym 59247 $abc$40744$n4135
.sym 59248 VexRiscv._zz_32_[1]
.sym 59250 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 59251 VexRiscv._zz_287_[2]
.sym 59253 $abc$40744$n4228
.sym 59254 VexRiscv._zz_200_[24]
.sym 59255 $abc$40744$n3600
.sym 59256 VexRiscv.decode_to_execute_RS2[22]
.sym 59257 VexRiscv._zz_42_[1]
.sym 59258 VexRiscv._zz_201_[15]
.sym 59259 VexRiscv.CsrPlugin_mepc[15]
.sym 59260 VexRiscv._zz_288_[4]
.sym 59261 $abc$40744$n2565
.sym 59262 VexRiscv._zz_42_[0]
.sym 59263 VexRiscv._zz_153_
.sym 59267 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 59273 $abc$40744$n3600
.sym 59275 grant
.sym 59276 $abc$40744$n3611_1
.sym 59279 $abc$40744$n4135
.sym 59280 $abc$40744$n3729_1
.sym 59282 VexRiscv._zz_41_[22]
.sym 59285 VexRiscv._zz_201_[15]
.sym 59286 VexRiscv.CsrPlugin_mepc[15]
.sym 59287 $abc$40744$n4228
.sym 59288 $abc$40744$n3999
.sym 59293 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 59297 VexRiscv._zz_42_[0]
.sym 59298 VexRiscv.decode_to_execute_RS2[22]
.sym 59299 VexRiscv._zz_42_[1]
.sym 59300 VexRiscv._zz_153_
.sym 59303 VexRiscv._zz_44_[1]
.sym 59304 VexRiscv._zz_44_[0]
.sym 59305 VexRiscv._zz_200_[24]
.sym 59306 VexRiscv._zz_288_[4]
.sym 59309 VexRiscv._zz_287_[2]
.sym 59310 VexRiscv._zz_153_
.sym 59311 VexRiscv._zz_32_[1]
.sym 59313 $abc$40744$n2565
.sym 59314 clk12_$glb_clk
.sym 59315 VexRiscv.reset_$glb_sr
.sym 59317 VexRiscv._zz_318_[0]
.sym 59318 VexRiscv._zz_318_[1]
.sym 59319 VexRiscv._zz_318_[2]
.sym 59320 VexRiscv._zz_318_[3]
.sym 59321 VexRiscv._zz_318_[4]
.sym 59322 VexRiscv._zz_318_[5]
.sym 59323 VexRiscv._zz_318_[6]
.sym 59327 VexRiscv.decode_to_execute_RS2[19]
.sym 59328 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 59329 $abc$40744$n3999
.sym 59330 VexRiscv._zz_44_[1]
.sym 59331 VexRiscv._zz_204_
.sym 59332 $abc$40744$n3228
.sym 59333 $abc$40744$n4720_1
.sym 59334 $abc$40744$n4235
.sym 59335 $abc$40744$n2821
.sym 59336 $abc$40744$n3611_1
.sym 59337 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 59338 VexRiscv._zz_201_[2]
.sym 59339 VexRiscv._zz_152_[31]
.sym 59340 VexRiscv._zz_194_[14]
.sym 59341 $abc$40744$n4134_1
.sym 59342 VexRiscv.decode_to_execute_RS2[22]
.sym 59343 $abc$40744$n4873_1
.sym 59344 VexRiscv._zz_194_[18]
.sym 59346 $abc$40744$n8240
.sym 59347 $abc$40744$n4120_1
.sym 59348 VexRiscv._zz_42_[0]
.sym 59349 VexRiscv._zz_152_[24]
.sym 59350 VexRiscv._zz_171_[1]
.sym 59351 VexRiscv._zz_194_[16]
.sym 59358 VexRiscv.execute_to_memory_IS_DIV
.sym 59359 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 59360 $abc$40744$n5473
.sym 59361 $abc$40744$n4155
.sym 59362 VexRiscv._zz_49_[1]
.sym 59363 $abc$40744$n4263_1
.sym 59364 $abc$40744$n4265_1
.sym 59365 VexRiscv.memory_arbitration_isValid
.sym 59366 VexRiscv._zz_152_[21]
.sym 59367 $abc$40744$n235
.sym 59368 $abc$40744$n4384
.sym 59369 $abc$40744$n5472_1
.sym 59370 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 59372 VexRiscv._zz_193_
.sym 59373 $abc$40744$n4264_1
.sym 59374 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 59375 $abc$40744$n2633
.sym 59376 $abc$40744$n3638
.sym 59378 VexRiscv.CsrPlugin_mtval[11]
.sym 59379 VexRiscv._zz_318_[5]
.sym 59380 VexRiscv._zz_195_[6]
.sym 59382 $abc$40744$n5394_1
.sym 59383 $abc$40744$n5395
.sym 59385 VexRiscv._zz_49_[0]
.sym 59387 $abc$40744$n4382_1
.sym 59388 VexRiscv.CsrPlugin_mepc[11]
.sym 59391 $abc$40744$n4265_1
.sym 59392 VexRiscv._zz_318_[5]
.sym 59393 VexRiscv._zz_195_[6]
.sym 59396 VexRiscv.memory_arbitration_isValid
.sym 59397 $abc$40744$n4263_1
.sym 59398 VexRiscv.execute_to_memory_IS_DIV
.sym 59399 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 59402 VexRiscv._zz_193_
.sym 59403 $abc$40744$n235
.sym 59404 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 59405 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 59408 $abc$40744$n5473
.sym 59410 $abc$40744$n5472_1
.sym 59414 VexRiscv.CsrPlugin_mepc[11]
.sym 59415 $abc$40744$n4382_1
.sym 59416 $abc$40744$n4384
.sym 59417 VexRiscv.CsrPlugin_mtval[11]
.sym 59420 $abc$40744$n5395
.sym 59421 $abc$40744$n5394_1
.sym 59426 $abc$40744$n4264_1
.sym 59427 $abc$40744$n3638
.sym 59429 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 59432 VexRiscv._zz_49_[1]
.sym 59433 $abc$40744$n4155
.sym 59434 VexRiscv._zz_49_[0]
.sym 59435 VexRiscv._zz_152_[21]
.sym 59436 $abc$40744$n2633
.sym 59437 clk12_$glb_clk
.sym 59439 VexRiscv._zz_318_[7]
.sym 59440 VexRiscv._zz_318_[8]
.sym 59441 VexRiscv._zz_318_[9]
.sym 59442 VexRiscv._zz_318_[10]
.sym 59443 VexRiscv._zz_318_[11]
.sym 59444 VexRiscv._zz_318_[12]
.sym 59445 VexRiscv._zz_318_[13]
.sym 59446 VexRiscv._zz_318_[14]
.sym 59451 $abc$40744$n4852_1
.sym 59452 VexRiscv._zz_288_[0]
.sym 59453 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 59455 VexRiscv.execute_to_memory_IS_DIV
.sym 59458 VexRiscv._zz_49_[1]
.sym 59459 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 59460 VexRiscv._zz_318_[0]
.sym 59461 VexRiscv._zz_193_
.sym 59462 VexRiscv.execute_to_memory_IS_DIV
.sym 59463 VexRiscv._zz_194_[23]
.sym 59464 VexRiscv.CsrPlugin_mtval[11]
.sym 59465 VexRiscv._zz_152_[27]
.sym 59466 VexRiscv._zz_316_[19]
.sym 59467 VexRiscv._zz_316_[0]
.sym 59468 VexRiscv._zz_200_[22]
.sym 59469 VexRiscv._zz_35_[1]
.sym 59470 VexRiscv._zz_152_[5]
.sym 59471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 59472 VexRiscv._zz_194_[20]
.sym 59473 $abc$40744$n3749
.sym 59474 $abc$40744$n233
.sym 59481 VexRiscv._zz_194_[8]
.sym 59482 VexRiscv._zz_35_[24]
.sym 59484 $abc$40744$n4967
.sym 59488 $abc$40744$n4623_1
.sym 59490 VexRiscv._zz_318_[1]
.sym 59491 VexRiscv.memory_arbitration_isValid
.sym 59492 $abc$40744$n4622_1
.sym 59493 $abc$40744$n4265_1
.sym 59494 $abc$40744$n4848_1
.sym 59495 VexRiscv._zz_36_[24]
.sym 59497 $abc$40744$n4267_1
.sym 59498 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 59500 VexRiscv._zz_194_[13]
.sym 59501 VexRiscv.execute_to_memory_IS_DIV
.sym 59502 VexRiscv._zz_195_[14]
.sym 59503 $abc$40744$n4873_1
.sym 59505 VexRiscv._zz_195_[2]
.sym 59509 VexRiscv._zz_323_[0]
.sym 59510 VexRiscv._zz_318_[13]
.sym 59511 $abc$40744$n4266_1
.sym 59513 $abc$40744$n4265_1
.sym 59515 VexRiscv._zz_195_[14]
.sym 59516 VexRiscv._zz_318_[13]
.sym 59520 VexRiscv._zz_323_[0]
.sym 59522 VexRiscv._zz_194_[13]
.sym 59525 $abc$40744$n4967
.sym 59526 $abc$40744$n4873_1
.sym 59527 VexRiscv._zz_36_[24]
.sym 59531 $abc$40744$n4622_1
.sym 59532 VexRiscv._zz_36_[24]
.sym 59533 $abc$40744$n4267_1
.sym 59537 VexRiscv._zz_35_[24]
.sym 59539 $abc$40744$n4266_1
.sym 59540 $abc$40744$n4623_1
.sym 59544 VexRiscv._zz_195_[2]
.sym 59545 VexRiscv._zz_318_[1]
.sym 59546 $abc$40744$n4265_1
.sym 59550 VexRiscv._zz_194_[8]
.sym 59551 VexRiscv._zz_323_[0]
.sym 59555 VexRiscv.execute_to_memory_IS_DIV
.sym 59556 VexRiscv.memory_arbitration_isValid
.sym 59557 $abc$40744$n4848_1
.sym 59558 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 59559 $abc$40744$n2586_$glb_ce
.sym 59560 clk12_$glb_clk
.sym 59562 VexRiscv._zz_318_[15]
.sym 59563 VexRiscv._zz_318_[16]
.sym 59564 VexRiscv._zz_318_[17]
.sym 59565 VexRiscv._zz_318_[18]
.sym 59566 VexRiscv._zz_318_[19]
.sym 59567 VexRiscv._zz_318_[20]
.sym 59568 VexRiscv._zz_318_[21]
.sym 59569 VexRiscv._zz_318_[22]
.sym 59574 $abc$40744$n6672
.sym 59575 $abc$40744$n235
.sym 59576 $abc$40744$n4849_1
.sym 59577 VexRiscv._zz_318_[10]
.sym 59578 VexRiscv._zz_35_[24]
.sym 59579 VexRiscv._zz_35_[31]
.sym 59580 $abc$40744$n4579_1
.sym 59581 $abc$40744$n4265_1
.sym 59582 $abc$40744$n4384
.sym 59583 VexRiscv._zz_318_[8]
.sym 59584 $abc$40744$n4623_1
.sym 59587 VexRiscv._zz_318_[19]
.sym 59589 VexRiscv._zz_194_[31]
.sym 59591 VexRiscv._zz_194_[28]
.sym 59592 $abc$40744$n3638
.sym 59593 $abc$40744$n4123
.sym 59594 VexRiscv._zz_35_[25]
.sym 59596 basesoc_timer0_reload_storage[24]
.sym 59597 VexRiscv.CsrPlugin_mtval[12]
.sym 59603 VexRiscv._zz_36_[25]
.sym 59604 $abc$40744$n4645
.sym 59605 $abc$40744$n4129
.sym 59608 VexRiscv._zz_152_[25]
.sym 59609 $abc$40744$n4523
.sym 59611 $abc$40744$n4234
.sym 59612 $abc$40744$n4971_1
.sym 59613 $abc$40744$n4873_1
.sym 59614 $abc$40744$n4529
.sym 59615 $abc$40744$n4236_1
.sym 59617 $abc$40744$n4123
.sym 59618 $abc$40744$n4235
.sym 59620 VexRiscv._zz_35_[25]
.sym 59621 $abc$40744$n3977
.sym 59623 $abc$40744$n4266_1
.sym 59626 VexRiscv._zz_323_[0]
.sym 59628 $abc$40744$n3979
.sym 59629 $abc$40744$n4525
.sym 59630 $abc$40744$n4644_1
.sym 59631 $abc$40744$n4267_1
.sym 59632 VexRiscv._zz_194_[20]
.sym 59633 $abc$40744$n3749
.sym 59634 VexRiscv._zz_152_[26]
.sym 59636 $abc$40744$n4644_1
.sym 59638 VexRiscv._zz_36_[25]
.sym 59639 $abc$40744$n4267_1
.sym 59642 $abc$40744$n4525
.sym 59643 $abc$40744$n4529
.sym 59644 $abc$40744$n3749
.sym 59645 $abc$40744$n4523
.sym 59650 VexRiscv._zz_194_[20]
.sym 59651 VexRiscv._zz_323_[0]
.sym 59654 VexRiscv._zz_35_[25]
.sym 59655 $abc$40744$n4266_1
.sym 59656 $abc$40744$n4645
.sym 59660 VexRiscv._zz_36_[25]
.sym 59662 $abc$40744$n4971_1
.sym 59663 $abc$40744$n4873_1
.sym 59667 $abc$40744$n3979
.sym 59669 $abc$40744$n3977
.sym 59672 $abc$40744$n4129
.sym 59673 VexRiscv._zz_152_[25]
.sym 59674 $abc$40744$n4235
.sym 59675 $abc$40744$n4234
.sym 59678 $abc$40744$n4123
.sym 59679 $abc$40744$n4235
.sym 59680 $abc$40744$n4236_1
.sym 59681 VexRiscv._zz_152_[26]
.sym 59682 $abc$40744$n2586_$glb_ce
.sym 59683 clk12_$glb_clk
.sym 59685 VexRiscv._zz_318_[23]
.sym 59686 VexRiscv._zz_318_[24]
.sym 59687 VexRiscv._zz_318_[25]
.sym 59688 VexRiscv._zz_318_[26]
.sym 59689 VexRiscv._zz_318_[27]
.sym 59690 VexRiscv._zz_318_[28]
.sym 59691 VexRiscv._zz_318_[29]
.sym 59692 VexRiscv._zz_318_[30]
.sym 59697 VexRiscv._zz_35_[25]
.sym 59698 $abc$40744$n4645
.sym 59699 $abc$40744$n4129
.sym 59700 $abc$40744$n4529
.sym 59702 $abc$40744$n4647
.sym 59703 $abc$40744$n4384
.sym 59704 $abc$40744$n4872
.sym 59705 $abc$40744$n4523
.sym 59707 VexRiscv._zz_200_[25]
.sym 59708 $abc$40744$n4971_1
.sym 59709 VexRiscv._zz_41_[4]
.sym 59710 $abc$40744$n4265_1
.sym 59711 VexRiscv._zz_318_[18]
.sym 59712 $abc$40744$n4266_1
.sym 59713 VexRiscv._zz_152_[26]
.sym 59714 $abc$40744$n4872
.sym 59716 VexRiscv.memory_arbitration_isValid
.sym 59717 $abc$40744$n4267_1
.sym 59719 VexRiscv.memory_arbitration_isValid
.sym 59720 VexRiscv._zz_152_[26]
.sym 59727 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 59728 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 59731 VexRiscv._zz_152_[26]
.sym 59733 VexRiscv._zz_194_[22]
.sym 59735 VexRiscv._zz_194_[23]
.sym 59737 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 59738 $abc$40744$n4655
.sym 59739 VexRiscv._zz_194_[25]
.sym 59741 VexRiscv._zz_323_[0]
.sym 59744 VexRiscv.CsrPlugin_hadException
.sym 59745 $abc$40744$n3749
.sym 59746 VexRiscv._zz_194_[16]
.sym 59751 $abc$40744$n4239_1
.sym 59754 VexRiscv._zz_290_[26]
.sym 59755 $abc$40744$n4653
.sym 59759 $abc$40744$n4653
.sym 59760 $abc$40744$n3749
.sym 59762 $abc$40744$n4655
.sym 59765 VexRiscv._zz_290_[26]
.sym 59766 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 59767 VexRiscv._zz_152_[26]
.sym 59768 $abc$40744$n4239_1
.sym 59771 VexRiscv._zz_194_[23]
.sym 59773 VexRiscv._zz_323_[0]
.sym 59778 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 59784 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 59790 VexRiscv._zz_323_[0]
.sym 59791 VexRiscv._zz_194_[22]
.sym 59795 VexRiscv._zz_323_[0]
.sym 59797 VexRiscv._zz_194_[25]
.sym 59802 VexRiscv._zz_323_[0]
.sym 59804 VexRiscv._zz_194_[16]
.sym 59805 VexRiscv.CsrPlugin_hadException
.sym 59806 clk12_$glb_clk
.sym 59808 VexRiscv._zz_318_[31]
.sym 59809 VexRiscv._zz_318_[32]
.sym 59810 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 59811 $abc$40744$n4742_1
.sym 59812 VexRiscv._zz_316_[28]
.sym 59813 VexRiscv._zz_35_[27]
.sym 59814 $abc$40744$n4705
.sym 59815 $abc$40744$n4600_1
.sym 59820 VexRiscv._zz_316_[26]
.sym 59822 VexRiscv.CsrPlugin_mtval[26]
.sym 59823 VexRiscv._zz_318_[26]
.sym 59824 VexRiscv._zz_152_[18]
.sym 59825 $abc$40744$n2633
.sym 59826 $abc$40744$n4655
.sym 59828 basesoc_vexriscv_dbus_adr[6]
.sym 59831 $abc$40744$n3999
.sym 59832 VexRiscv._zz_194_[16]
.sym 59833 $abc$40744$n4134_1
.sym 59834 VexRiscv.decode_to_execute_RS2[22]
.sym 59835 VexRiscv._zz_35_[27]
.sym 59836 VexRiscv._zz_318_[27]
.sym 59837 $abc$40744$n3979
.sym 59838 $abc$40744$n4227_1
.sym 59842 VexRiscv._zz_171_[1]
.sym 59843 $abc$40744$n4873_1
.sym 59849 VexRiscv._zz_49_[1]
.sym 59850 $abc$40744$n4676_1
.sym 59851 $abc$40744$n2438
.sym 59853 VexRiscv.CsrPlugin_mtval[5]
.sym 59854 basesoc_ctrl_reset_reset_r
.sym 59855 $abc$40744$n6687_1
.sym 59856 $abc$40744$n4227_1
.sym 59857 VexRiscv._zz_152_[19]
.sym 59858 VexRiscv.execute_to_memory_IS_DIV
.sym 59859 VexRiscv._zz_194_[31]
.sym 59860 $abc$40744$n4234
.sym 59864 VexRiscv._zz_194_[24]
.sym 59865 VexRiscv._zz_323_[0]
.sym 59868 VexRiscv._zz_171_[1]
.sym 59869 $abc$40744$n4650_1
.sym 59870 $abc$40744$n4069
.sym 59873 $abc$40744$n3727_1
.sym 59874 $abc$40744$n4226
.sym 59875 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 59876 VexRiscv._zz_49_[0]
.sym 59877 VexRiscv._zz_152_[5]
.sym 59878 $abc$40744$n4230_1
.sym 59879 VexRiscv.memory_arbitration_isValid
.sym 59880 VexRiscv._zz_171_[0]
.sym 59882 $abc$40744$n6687_1
.sym 59883 $abc$40744$n4676_1
.sym 59884 $abc$40744$n4234
.sym 59885 $abc$40744$n3727_1
.sym 59889 $abc$40744$n4230_1
.sym 59890 $abc$40744$n4227_1
.sym 59891 VexRiscv.CsrPlugin_mtval[5]
.sym 59894 VexRiscv._zz_323_[0]
.sym 59896 VexRiscv._zz_194_[24]
.sym 59900 VexRiscv._zz_194_[31]
.sym 59901 VexRiscv._zz_323_[0]
.sym 59906 $abc$40744$n4650_1
.sym 59907 VexRiscv.memory_arbitration_isValid
.sym 59908 VexRiscv.execute_to_memory_IS_DIV
.sym 59909 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 59914 basesoc_ctrl_reset_reset_r
.sym 59918 VexRiscv._zz_171_[0]
.sym 59919 VexRiscv._zz_152_[5]
.sym 59920 $abc$40744$n4226
.sym 59921 VexRiscv._zz_171_[1]
.sym 59924 $abc$40744$n4069
.sym 59925 VexRiscv._zz_49_[1]
.sym 59926 VexRiscv._zz_152_[19]
.sym 59927 VexRiscv._zz_49_[0]
.sym 59928 $abc$40744$n2438
.sym 59929 clk12_$glb_clk
.sym 59930 sys_rst_$glb_sr
.sym 59931 $abc$40744$n4662
.sym 59932 VexRiscv._zz_35_[22]
.sym 59933 VexRiscv._zz_36_[22]
.sym 59934 $abc$40744$n4595_1
.sym 59935 $abc$40744$n4650_1
.sym 59936 $abc$40744$n4651
.sym 59937 VexRiscv._zz_200_[22]
.sym 59938 VexRiscv.decode_to_execute_RS2[22]
.sym 59939 VexRiscv._zz_35_[25]
.sym 59940 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 59942 $abc$40744$n3727_1
.sym 59943 VexRiscv._zz_313_
.sym 59944 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 59945 $abc$40744$n4607_1
.sym 59948 VexRiscv._zz_195_[21]
.sym 59949 VexRiscv._zz_79_[19]
.sym 59950 VexRiscv._zz_49_[1]
.sym 59952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 59953 VexRiscv._zz_49_[1]
.sym 59954 VexRiscv.execute_to_memory_IS_DIV
.sym 59955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 59958 $abc$40744$n4545
.sym 59960 VexRiscv._zz_200_[22]
.sym 59961 VexRiscv._zz_35_[27]
.sym 59962 $abc$40744$n233
.sym 59963 VexRiscv._zz_152_[5]
.sym 59964 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 59965 $abc$40744$n4600_1
.sym 59966 $abc$40744$n4546
.sym 59972 $abc$40744$n6688_1
.sym 59974 $abc$40744$n4545
.sym 59975 $abc$40744$n4948
.sym 59976 $abc$40744$n4533
.sym 59977 VexRiscv._zz_36_[26]
.sym 59978 $abc$40744$n3749
.sym 59979 $abc$40744$n4677
.sym 59980 $abc$40744$n4975
.sym 59981 $abc$40744$n4532
.sym 59982 $abc$40744$n4671
.sym 59985 VexRiscv._zz_35_[19]
.sym 59986 $abc$40744$n4541
.sym 59988 $abc$40744$n4662
.sym 59989 $abc$40744$n4267_1
.sym 59993 $abc$40744$n4543
.sym 59995 $abc$40744$n4266_1
.sym 59996 VexRiscv._zz_36_[19]
.sym 59997 $abc$40744$n4872
.sym 59999 $abc$40744$n4947_1
.sym 60003 $abc$40744$n4873_1
.sym 60005 $abc$40744$n4545
.sym 60006 $abc$40744$n4541
.sym 60007 $abc$40744$n3749
.sym 60008 $abc$40744$n4543
.sym 60012 VexRiscv._zz_35_[19]
.sym 60013 $abc$40744$n4266_1
.sym 60014 $abc$40744$n4533
.sym 60017 $abc$40744$n4947_1
.sym 60018 VexRiscv._zz_36_[19]
.sym 60019 $abc$40744$n4873_1
.sym 60023 $abc$40744$n4948
.sym 60024 VexRiscv._zz_35_[19]
.sym 60026 $abc$40744$n4872
.sym 60029 $abc$40744$n4662
.sym 60030 $abc$40744$n4267_1
.sym 60032 VexRiscv._zz_36_[26]
.sym 60035 $abc$40744$n4677
.sym 60036 $abc$40744$n6688_1
.sym 60037 $abc$40744$n4671
.sym 60038 $abc$40744$n3749
.sym 60042 $abc$40744$n4267_1
.sym 60043 $abc$40744$n4532
.sym 60044 VexRiscv._zz_36_[19]
.sym 60047 $abc$40744$n4975
.sym 60048 $abc$40744$n4873_1
.sym 60049 VexRiscv._zz_36_[26]
.sym 60051 $abc$40744$n2586_$glb_ce
.sym 60052 clk12_$glb_clk
.sym 60054 $abc$40744$n4592_1
.sym 60055 $abc$40744$n4686_1
.sym 60056 $abc$40744$n4601_1
.sym 60057 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 60058 $abc$40744$n4593_1
.sym 60059 $abc$40744$n4687
.sym 60060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 60061 $abc$40744$n4599_1
.sym 60067 $abc$40744$n4597_1
.sym 60068 $abc$40744$n4671
.sym 60070 $abc$40744$n6672
.sym 60071 $abc$40744$n4948
.sym 60072 $abc$40744$n4533
.sym 60073 VexRiscv._zz_152_[19]
.sym 60074 $abc$40744$n2644
.sym 60075 $abc$40744$n4677
.sym 60076 $abc$40744$n4975
.sym 60077 $abc$40744$n4228
.sym 60078 $abc$40744$n233
.sym 60079 $abc$40744$n4543
.sym 60082 VexRiscv.execute_to_memory_IS_DIV
.sym 60084 $abc$40744$n3638
.sym 60098 $abc$40744$n4239_1
.sym 60099 VexRiscv._zz_41_[22]
.sym 60100 VexRiscv._zz_36_[26]
.sym 60103 VexRiscv._zz_36_[19]
.sym 60104 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 60105 $abc$40744$n4234
.sym 60107 VexRiscv._zz_41_[6]
.sym 60108 VexRiscv._zz_201_[5]
.sym 60109 $abc$40744$n3999
.sym 60111 $abc$40744$n4547
.sym 60117 $abc$40744$n4228
.sym 60121 VexRiscv.CsrPlugin_mepc[5]
.sym 60122 $abc$40744$n233
.sym 60123 $abc$40744$n3727_1
.sym 60125 VexRiscv._zz_36_[25]
.sym 60126 $abc$40744$n4546
.sym 60129 $abc$40744$n4239_1
.sym 60130 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 60134 VexRiscv._zz_36_[19]
.sym 60143 VexRiscv._zz_41_[6]
.sym 60146 $abc$40744$n3999
.sym 60147 VexRiscv._zz_201_[5]
.sym 60148 VexRiscv.CsrPlugin_mepc[5]
.sym 60149 $abc$40744$n4228
.sym 60154 VexRiscv._zz_41_[22]
.sym 60160 VexRiscv._zz_36_[26]
.sym 60167 VexRiscv._zz_36_[25]
.sym 60170 $abc$40744$n3727_1
.sym 60171 $abc$40744$n4546
.sym 60172 $abc$40744$n4234
.sym 60173 $abc$40744$n4547
.sym 60174 $abc$40744$n233
.sym 60175 clk12_$glb_clk
.sym 60179 waittimer0_count[4]
.sym 60181 waittimer0_count[11]
.sym 60189 sys_rst
.sym 60190 eventmanager_status_w[2]
.sym 60191 $abc$40744$n8241
.sym 60193 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 60194 $abc$40744$n4239_1
.sym 60196 basesoc_dat_w[5]
.sym 60200 $abc$40744$n57
.sym 60202 $abc$40744$n4265_1
.sym 60209 VexRiscv._zz_41_[4]
.sym 60210 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 60234 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 60245 $abc$40744$n2565
.sym 60284 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 60297 $abc$40744$n2565
.sym 60298 clk12_$glb_clk
.sym 60299 VexRiscv.reset_$glb_sr
.sym 60309 $abc$40744$n6678
.sym 60313 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 60323 user_btn0
.sym 60324 waittimer0_count[11]
.sym 60374 serial_tx
.sym 60392 serial_tx
.sym 60403 basesoc_timer0_reload_storage[9]
.sym 60412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 60415 VexRiscv._zz_136_[25]
.sym 60416 spiflash_bus_dat_r[27]
.sym 60421 csrbankarray_csrbank2_dat0_w[0]
.sym 60422 VexRiscv._zz_195_[29]
.sym 60429 VexRiscv._zz_195_[28]
.sym 60432 serial_tx
.sym 60441 basesoc_timer0_eventmanager_status_w
.sym 60442 basesoc_timer0_en_storage
.sym 60445 basesoc_timer0_value[0]
.sym 60447 basesoc_timer0_reload_storage[1]
.sym 60450 basesoc_timer0_load_storage[1]
.sym 60457 $abc$40744$n6138_1
.sym 60467 basesoc_timer0_value[1]
.sym 60468 $abc$40744$n2454
.sym 60472 sys_rst
.sym 60474 basesoc_timer0_reload_storage[1]
.sym 60475 basesoc_timer0_value[1]
.sym 60476 basesoc_timer0_eventmanager_status_w
.sym 60486 basesoc_timer0_load_storage[1]
.sym 60487 basesoc_timer0_en_storage
.sym 60488 $abc$40744$n6138_1
.sym 60517 sys_rst
.sym 60518 basesoc_timer0_en_storage
.sym 60519 basesoc_timer0_value[0]
.sym 60520 $abc$40744$n2454
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60523 user_btn_n
.sym 60527 $abc$40744$n6705
.sym 60528 basesoc_timer0_load_storage[19]
.sym 60529 basesoc_timer0_load_storage[18]
.sym 60530 basesoc_timer0_load_storage[16]
.sym 60531 $abc$40744$n6823_1
.sym 60532 basesoc_timer0_load_storage[22]
.sym 60533 $abc$40744$n2434
.sym 60534 $abc$40744$n6136
.sym 60537 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 60538 VexRiscv._zz_195_[28]
.sym 60542 basesoc_dat_w[5]
.sym 60544 basesoc_uart_tx_fifo_consume[3]
.sym 60547 $abc$40744$n6473_1
.sym 60549 basesoc_dat_w[2]
.sym 60550 basesoc_timer0_en_storage
.sym 60552 $abc$40744$n231
.sym 60558 $abc$40744$n2454
.sym 60560 $abc$40744$n6750
.sym 60562 $abc$40744$n2454
.sym 60567 sys_rst
.sym 60573 basesoc_timer0_reload_storage[8]
.sym 60577 basesoc_timer0_reload_storage[15]
.sym 60578 array_muxed0[11]
.sym 60579 basesoc_timer0_reload_storage[8]
.sym 60580 basesoc_timer0_eventmanager_status_w
.sym 60581 basesoc_adr[3]
.sym 60582 basesoc_timer0_value[5]
.sym 60583 $abc$40744$n2442
.sym 60586 basesoc_timer0_value[11]
.sym 60587 $abc$40744$n3815
.sym 60590 $abc$40744$n3900_1
.sym 60592 $abc$40744$n3817
.sym 60597 user_btn_n
.sym 60604 $abc$40744$n5925_1
.sym 60605 $abc$40744$n5998_1
.sym 60606 basesoc_timer0_en_storage
.sym 60607 $abc$40744$n5992_1
.sym 60608 basesoc_timer0_value_status[0]
.sym 60610 $abc$40744$n5923_1
.sym 60611 $abc$40744$n5920_1
.sym 60614 basesoc_timer0_value_status[15]
.sym 60615 basesoc_timer0_load_storage[0]
.sym 60616 $abc$40744$n6750
.sym 60618 basesoc_timer0_load_storage[15]
.sym 60620 $abc$40744$n5995
.sym 60621 $abc$40744$n3900_1
.sym 60622 $abc$40744$n5999
.sym 60623 basesoc_timer0_load_storage[16]
.sym 60624 basesoc_timer0_eventmanager_status_w
.sym 60626 $abc$40744$n3895
.sym 60627 $abc$40744$n6136
.sym 60628 basesoc_timer0_reload_storage[8]
.sym 60630 $abc$40744$n3907
.sym 60631 basesoc_timer0_value_status[16]
.sym 60633 basesoc_timer0_reload_storage[15]
.sym 60634 $abc$40744$n6166
.sym 60635 basesoc_timer0_load_storage[23]
.sym 60637 $abc$40744$n3895
.sym 60638 $abc$40744$n5998_1
.sym 60639 $abc$40744$n5995
.sym 60640 $abc$40744$n5992_1
.sym 60643 $abc$40744$n5920_1
.sym 60645 basesoc_timer0_value_status[15]
.sym 60646 $abc$40744$n5999
.sym 60649 basesoc_timer0_reload_storage[15]
.sym 60650 $abc$40744$n3907
.sym 60651 basesoc_timer0_load_storage[23]
.sym 60652 $abc$40744$n3900_1
.sym 60655 basesoc_timer0_reload_storage[8]
.sym 60656 $abc$40744$n5923_1
.sym 60657 $abc$40744$n3907
.sym 60658 basesoc_timer0_value_status[16]
.sym 60661 basesoc_timer0_en_storage
.sym 60662 $abc$40744$n6136
.sym 60663 basesoc_timer0_load_storage[0]
.sym 60667 basesoc_timer0_load_storage[15]
.sym 60669 $abc$40744$n6166
.sym 60670 basesoc_timer0_en_storage
.sym 60673 basesoc_timer0_reload_storage[15]
.sym 60675 basesoc_timer0_eventmanager_status_w
.sym 60676 $abc$40744$n6750
.sym 60679 $abc$40744$n3900_1
.sym 60680 $abc$40744$n5925_1
.sym 60681 basesoc_timer0_load_storage[16]
.sym 60682 basesoc_timer0_value_status[0]
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60686 $abc$40744$n2426
.sym 60687 $abc$40744$n3917
.sym 60688 basesoc_timer0_value_status[24]
.sym 60689 $abc$40744$n6152
.sym 60690 $abc$40744$n6792_1
.sym 60691 basesoc_timer0_value_status[13]
.sym 60692 $abc$40744$n6162_1
.sym 60693 $abc$40744$n2442
.sym 60694 basesoc_timer0_value[0]
.sym 60696 VexRiscv._zz_195_[5]
.sym 60697 $abc$40744$n3726_1
.sym 60698 array_muxed0[10]
.sym 60699 $abc$40744$n2434
.sym 60700 array_muxed0[2]
.sym 60701 basesoc_timer0_load_storage[0]
.sym 60703 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 60704 basesoc_timer0_load_storage[26]
.sym 60705 basesoc_timer0_eventmanager_pending_w
.sym 60707 array_muxed0[5]
.sym 60708 array_muxed1[5]
.sym 60710 basesoc_timer0_value[13]
.sym 60713 basesoc_timer0_value[28]
.sym 60714 $abc$40744$n6823_1
.sym 60715 basesoc_adr[4]
.sym 60716 array_muxed0[11]
.sym 60717 $abc$40744$n2442
.sym 60718 $abc$40744$n2434
.sym 60719 $abc$40744$n2426
.sym 60721 $abc$40744$n231
.sym 60728 basesoc_timer0_value_status[5]
.sym 60729 basesoc_timer0_value[28]
.sym 60730 basesoc_timer0_value[27]
.sym 60732 basesoc_timer0_value[15]
.sym 60737 $abc$40744$n5920_1
.sym 60738 $abc$40744$n2442
.sym 60743 basesoc_timer0_value[3]
.sym 60744 basesoc_timer0_value[6]
.sym 60748 basesoc_timer0_value[5]
.sym 60751 basesoc_timer0_value[11]
.sym 60756 basesoc_timer0_value_status[13]
.sym 60758 $abc$40744$n5925_1
.sym 60763 basesoc_timer0_value[6]
.sym 60766 basesoc_timer0_value[5]
.sym 60773 basesoc_timer0_value[15]
.sym 60780 basesoc_timer0_value[11]
.sym 60787 basesoc_timer0_value[27]
.sym 60791 basesoc_timer0_value[3]
.sym 60798 basesoc_timer0_value[28]
.sym 60802 basesoc_timer0_value_status[5]
.sym 60803 $abc$40744$n5925_1
.sym 60804 $abc$40744$n5920_1
.sym 60805 basesoc_timer0_value_status[13]
.sym 60806 $abc$40744$n2442
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 basesoc_adr[9]
.sym 60810 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 60811 basesoc_timer0_value[24]
.sym 60812 basesoc_adr[10]
.sym 60813 $abc$40744$n5931_1
.sym 60814 $abc$40744$n6781
.sym 60815 basesoc_timer0_value[13]
.sym 60816 $abc$40744$n6827_1
.sym 60818 basesoc_dat_w[3]
.sym 60819 basesoc_dat_w[3]
.sym 60820 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 60821 $abc$40744$n6729
.sym 60823 $abc$40744$n5920_1
.sym 60824 $abc$40744$n6152
.sym 60825 basesoc_ctrl_reset_reset_r
.sym 60826 $abc$40744$n2442
.sym 60827 array_muxed0[8]
.sym 60828 basesoc_uart_phy_tx_bitcount[0]
.sym 60829 $abc$40744$n2442
.sym 60830 array_muxed0[7]
.sym 60831 spram_wren0
.sym 60832 basesoc_uart_tx_fifo_consume[0]
.sym 60833 $abc$40744$n3900_1
.sym 60834 $abc$40744$n3761
.sym 60835 basesoc_timer0_load_storage[24]
.sym 60836 array_muxed0[10]
.sym 60837 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 60839 sys_rst
.sym 60841 $abc$40744$n3895
.sym 60842 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 60843 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 60844 $abc$40744$n2454
.sym 60850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60851 VexRiscv._zz_136_[15]
.sym 60853 basesoc_timer0_reload_storage[16]
.sym 60855 $abc$40744$n3814
.sym 60856 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60858 $abc$40744$n3913
.sym 60859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 60860 basesoc_timer0_eventmanager_status_w
.sym 60863 $abc$40744$n6777
.sym 60866 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 60867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60869 $abc$40744$n3817
.sym 60872 $abc$40744$n3910_1
.sym 60874 $abc$40744$n6656
.sym 60875 basesoc_adr[4]
.sym 60878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 60879 basesoc_timer0_reload_storage[24]
.sym 60881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 60883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 60884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 60885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 60886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 60892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60896 $abc$40744$n6656
.sym 60897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 60901 $abc$40744$n3913
.sym 60902 basesoc_timer0_reload_storage[24]
.sym 60903 basesoc_timer0_reload_storage[16]
.sym 60904 $abc$40744$n3910_1
.sym 60909 basesoc_adr[4]
.sym 60910 $abc$40744$n3817
.sym 60915 VexRiscv._zz_136_[15]
.sym 60919 basesoc_adr[4]
.sym 60922 $abc$40744$n3814
.sym 60925 basesoc_timer0_eventmanager_status_w
.sym 60926 basesoc_timer0_reload_storage[24]
.sym 60928 $abc$40744$n6777
.sym 60929 $abc$40744$n2586_$glb_ce
.sym 60930 clk12_$glb_clk
.sym 60932 csrbankarray_sel_r
.sym 60933 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 60934 $abc$40744$n3895
.sym 60935 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 60936 $abc$40744$n3842_1
.sym 60937 basesoc_adr[13]
.sym 60938 $abc$40744$n3869
.sym 60939 $abc$40744$n3840_1
.sym 60942 VexRiscv._zz_195_[13]
.sym 60943 $abc$40744$n3749
.sym 60944 basesoc_timer0_reload_storage[6]
.sym 60946 basesoc_timer0_eventmanager_status_w
.sym 60948 VexRiscv._zz_313_
.sym 60949 $abc$40744$n3812
.sym 60950 basesoc_adr[2]
.sym 60951 $PACKER_VCC_NET
.sym 60953 basesoc_uart_tx_fifo_do_read
.sym 60954 $abc$40744$n3913
.sym 60955 basesoc_timer0_value[24]
.sym 60956 VexRiscv._zz_136_[25]
.sym 60957 basesoc_timer0_reload_storage[15]
.sym 60958 $abc$40744$n2509
.sym 60959 basesoc_timer0_reload_storage[8]
.sym 60960 basesoc_uart_phy_tx_busy
.sym 60961 $abc$40744$n5552_1
.sym 60962 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 60963 $abc$40744$n3840_1
.sym 60965 csrbankarray_sel_r
.sym 60966 $abc$40744$n3983
.sym 60967 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 60973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 60974 basesoc_uart_phy_uart_clk_txen
.sym 60977 $abc$40744$n5552_1
.sym 60979 $abc$40744$n3850_1
.sym 60981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 60982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60985 basesoc_uart_phy_tx_busy
.sym 60986 $abc$40744$n5620_1
.sym 60989 $abc$40744$n5551
.sym 60990 $abc$40744$n5621
.sym 60991 basesoc_uart_phy_tx_bitcount[0]
.sym 60992 $abc$40744$n5575
.sym 60995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60996 $abc$40744$n3714_1
.sym 60997 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60998 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 61001 VexRiscv._zz_321_
.sym 61002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 61004 $abc$40744$n5576_1
.sym 61006 $abc$40744$n5620_1
.sym 61007 VexRiscv._zz_321_
.sym 61009 $abc$40744$n5621
.sym 61012 VexRiscv._zz_321_
.sym 61013 $abc$40744$n5552_1
.sym 61015 $abc$40744$n5551
.sym 61018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 61020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 61024 VexRiscv._zz_321_
.sym 61025 $abc$40744$n5576_1
.sym 61026 $abc$40744$n5575
.sym 61030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 61032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 61036 basesoc_uart_phy_tx_busy
.sym 61037 basesoc_uart_phy_tx_bitcount[0]
.sym 61038 basesoc_uart_phy_uart_clk_txen
.sym 61039 $abc$40744$n3850_1
.sym 61042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61043 $abc$40744$n3714_1
.sym 61044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61045 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 61048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 61049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 61053 clk12_$glb_clk
.sym 61054 $abc$40744$n233_$glb_sr
.sym 61055 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 61056 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 61057 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 61058 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 61059 $abc$40744$n6429
.sym 61060 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 61061 basesoc_bus_wishbone_dat_r[4]
.sym 61062 $abc$40744$n2509
.sym 61066 VexRiscv._zz_44_[0]
.sym 61068 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 61069 $abc$40744$n3988
.sym 61071 $abc$40744$n3795
.sym 61072 $abc$40744$n3840_1
.sym 61074 basesoc_adr[1]
.sym 61075 basesoc_uart_phy_rx_reg[6]
.sym 61076 $abc$40744$n6080_1
.sym 61077 $abc$40744$n6777
.sym 61078 $abc$40744$n2632
.sym 61079 $abc$40744$n4377
.sym 61081 $abc$40744$n2442
.sym 61082 VexRiscv._zz_195_[13]
.sym 61083 csrbankarray_csrbank0_leds_out0_w[4]
.sym 61084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 61085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61086 $abc$40744$n2509
.sym 61087 basesoc_ctrl_reset_reset_r
.sym 61088 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 61089 $abc$40744$n3817
.sym 61096 basesoc_uart_phy_rx_busy
.sym 61098 $abc$40744$n5876
.sym 61100 $abc$40744$n3847_1
.sym 61103 $abc$40744$n6041
.sym 61104 VexRiscv._zz_195_[28]
.sym 61105 $abc$40744$n6426
.sym 61106 $abc$40744$n6428
.sym 61107 VexRiscv._zz_313_
.sym 61108 $abc$40744$n6906
.sym 61110 $abc$40744$n5875
.sym 61111 basesoc_uart_phy_tx_bitcount[0]
.sym 61115 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 61116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61117 VexRiscv._zz_195_[29]
.sym 61119 basesoc_uart_phy_uart_clk_txen
.sym 61120 basesoc_uart_phy_tx_busy
.sym 61121 basesoc_uart_phy_storage[0]
.sym 61123 $abc$40744$n3840_1
.sym 61124 $abc$40744$n6429
.sym 61125 $abc$40744$n3795
.sym 61126 $abc$40744$n6037
.sym 61127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61130 $abc$40744$n6041
.sym 61131 $abc$40744$n3795
.sym 61132 $abc$40744$n6037
.sym 61135 $abc$40744$n6429
.sym 61136 $abc$40744$n6426
.sym 61137 $abc$40744$n6428
.sym 61141 $abc$40744$n3840_1
.sym 61143 $abc$40744$n5876
.sym 61144 $abc$40744$n5875
.sym 61147 $abc$40744$n6906
.sym 61148 basesoc_uart_phy_rx_busy
.sym 61155 basesoc_uart_phy_storage[0]
.sym 61156 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 61159 VexRiscv._zz_195_[29]
.sym 61161 VexRiscv._zz_195_[28]
.sym 61162 VexRiscv._zz_313_
.sym 61165 basesoc_uart_phy_tx_bitcount[0]
.sym 61166 basesoc_uart_phy_uart_clk_txen
.sym 61167 $abc$40744$n3847_1
.sym 61168 basesoc_uart_phy_tx_busy
.sym 61172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61176 clk12_$glb_clk
.sym 61177 sys_rst_$glb_sr
.sym 61178 basesoc_timer0_reload_storage[15]
.sym 61179 basesoc_timer0_reload_storage[8]
.sym 61180 $abc$40744$n4843
.sym 61181 basesoc_timer0_reload_storage[11]
.sym 61182 $abc$40744$n6427
.sym 61183 basesoc_timer0_reload_storage[12]
.sym 61184 $abc$40744$n6443
.sym 61185 basesoc_timer0_reload_storage[10]
.sym 61188 $abc$40744$n233
.sym 61189 $abc$40744$n5071
.sym 61190 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 61191 spiflash_i
.sym 61192 basesoc_adr[0]
.sym 61193 $abc$40744$n3850_1
.sym 61194 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 61195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 61196 $abc$40744$n3
.sym 61197 VexRiscv.decode_to_execute_RS2[30]
.sym 61200 basesoc_uart_phy_rx_busy
.sym 61201 basesoc_timer0_value[8]
.sym 61202 $abc$40744$n4379
.sym 61203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61205 $abc$40744$n6069_1
.sym 61206 $abc$40744$n3764
.sym 61207 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61208 $abc$40744$n231
.sym 61209 VexRiscv._zz_289_[2]
.sym 61210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 61211 $abc$40744$n3793
.sym 61212 basesoc_dat_w[1]
.sym 61213 $abc$40744$n3713_1
.sym 61220 $abc$40744$n4379
.sym 61222 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 61225 VexRiscv._zz_289_[2]
.sym 61235 csrbankarray_sel_r
.sym 61239 $abc$40744$n4377
.sym 61243 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 61246 $abc$40744$n233
.sym 61247 $abc$40744$n6427
.sym 61248 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 61249 $abc$40744$n4723
.sym 61250 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 61252 VexRiscv._zz_289_[2]
.sym 61258 $abc$40744$n6427
.sym 61259 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 61260 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 61261 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 61264 csrbankarray_sel_r
.sym 61265 $abc$40744$n4379
.sym 61266 $abc$40744$n4377
.sym 61267 $abc$40744$n4723
.sym 61270 $abc$40744$n4379
.sym 61271 csrbankarray_sel_r
.sym 61272 $abc$40744$n4723
.sym 61273 $abc$40744$n4377
.sym 61276 $abc$40744$n4377
.sym 61277 $abc$40744$n4379
.sym 61278 csrbankarray_sel_r
.sym 61279 $abc$40744$n4723
.sym 61284 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 61288 $abc$40744$n4377
.sym 61289 $abc$40744$n4379
.sym 61290 csrbankarray_sel_r
.sym 61291 $abc$40744$n4723
.sym 61294 $abc$40744$n4723
.sym 61295 csrbankarray_sel_r
.sym 61296 $abc$40744$n4379
.sym 61297 $abc$40744$n4377
.sym 61298 $abc$40744$n233
.sym 61299 clk12_$glb_clk
.sym 61301 $abc$40744$n3764
.sym 61302 $abc$40744$n198
.sym 61303 $abc$40744$n3766
.sym 61304 $abc$40744$n194
.sym 61305 $abc$40744$n3765
.sym 61306 $abc$40744$n196
.sym 61307 $abc$40744$n3755
.sym 61308 $abc$40744$n3753
.sym 61309 $abc$40744$n3911
.sym 61311 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 61312 $abc$40744$n3911
.sym 61313 basesoc_uart_eventmanager_pending_w[0]
.sym 61314 $abc$40744$n2448
.sym 61315 array_muxed0[5]
.sym 61316 basesoc_timer0_reload_storage[11]
.sym 61317 $abc$40744$n2290
.sym 61318 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 61319 $abc$40744$n3911
.sym 61320 basesoc_timer0_en_storage
.sym 61323 $abc$40744$n2448
.sym 61324 $abc$40744$n4843
.sym 61325 $abc$40744$n4843
.sym 61327 $abc$40744$n2540
.sym 61328 count[19]
.sym 61329 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 61330 sys_rst
.sym 61332 $abc$40744$n233
.sym 61333 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 61334 $abc$40744$n3761
.sym 61335 $abc$40744$n4723
.sym 61336 $abc$40744$n3605_1
.sym 61345 $abc$40744$n3714_1
.sym 61346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61347 $abc$40744$n3752
.sym 61349 $abc$40744$n190
.sym 61352 $abc$40744$n3763
.sym 61354 sys_rst
.sym 61356 $abc$40744$n192
.sym 61357 basesoc_dat_w[3]
.sym 61358 $abc$40744$n3761
.sym 61359 basesoc_ctrl_reset_reset_r
.sym 61360 $abc$40744$n2530
.sym 61361 VexRiscv._zz_136_[25]
.sym 61364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61365 $abc$40744$n3599
.sym 61369 $abc$40744$n194
.sym 61371 $abc$40744$n196
.sym 61372 basesoc_dat_w[1]
.sym 61373 $abc$40744$n3713_1
.sym 61375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61376 VexRiscv._zz_136_[25]
.sym 61377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61378 $abc$40744$n3763
.sym 61383 basesoc_dat_w[1]
.sym 61387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61390 $abc$40744$n3714_1
.sym 61393 basesoc_ctrl_reset_reset_r
.sym 61400 $abc$40744$n3599
.sym 61402 sys_rst
.sym 61406 basesoc_dat_w[3]
.sym 61411 $abc$40744$n3761
.sym 61412 $abc$40744$n3752
.sym 61413 $abc$40744$n3713_1
.sym 61417 $abc$40744$n190
.sym 61418 $abc$40744$n196
.sym 61419 $abc$40744$n192
.sym 61420 $abc$40744$n194
.sym 61421 $abc$40744$n2530
.sym 61422 clk12_$glb_clk
.sym 61423 sys_rst_$glb_sr
.sym 61424 VexRiscv._zz_32_[1]
.sym 61425 $abc$40744$n3758
.sym 61426 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 61427 $abc$40744$n3692
.sym 61428 $abc$40744$n3757
.sym 61429 $abc$40744$n3756
.sym 61430 VexRiscv._zz_289_[3]
.sym 61431 $abc$40744$n2540
.sym 61432 basesoc_uart_phy_uart_clk_rxen
.sym 61433 VexRiscv._zz_130_[4]
.sym 61434 VexRiscv._zz_130_[4]
.sym 61435 basesoc_uart_phy_uart_clk_rxen
.sym 61436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 61437 basesoc_uart_phy_rx_reg[2]
.sym 61438 basesoc_dat_w[4]
.sym 61439 $PACKER_GND_NET
.sym 61440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61441 $abc$40744$n6560
.sym 61443 $abc$40744$n6562
.sym 61444 $PACKER_VCC_NET
.sym 61445 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 61446 $abc$40744$n6556
.sym 61447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 61448 VexRiscv._zz_136_[25]
.sym 61449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61450 VexRiscv._zz_289_[1]
.sym 61451 $abc$40744$n3756
.sym 61452 $abc$40744$n3817
.sym 61453 VexRiscv._zz_289_[3]
.sym 61454 basesoc_ctrl_storage[17]
.sym 61455 $abc$40744$n4267_1
.sym 61457 $abc$40744$n3983
.sym 61458 spiflash_bus_ack
.sym 61459 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 61465 $abc$40744$n3693
.sym 61466 $abc$40744$n3602
.sym 61467 $abc$40744$n3783
.sym 61468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61471 $abc$40744$n3603
.sym 61472 $abc$40744$n3604_1
.sym 61473 $abc$40744$n3764
.sym 61474 $abc$40744$n198
.sym 61475 $abc$40744$n3756
.sym 61478 $abc$40744$n229
.sym 61480 $abc$40744$n3760
.sym 61482 $abc$40744$n3767
.sym 61484 $abc$40744$n202
.sym 61486 $abc$40744$n3605_1
.sym 61488 count[0]
.sym 61489 VexRiscv._zz_136_[25]
.sym 61490 $abc$40744$n3759
.sym 61491 $abc$40744$n3753
.sym 61492 $abc$40744$n3692
.sym 61494 $abc$40744$n200
.sym 61496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61499 VexRiscv._zz_136_[25]
.sym 61500 $abc$40744$n3783
.sym 61501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61504 $abc$40744$n3604_1
.sym 61505 $abc$40744$n3603
.sym 61510 $abc$40744$n3760
.sym 61511 $abc$40744$n3764
.sym 61512 $abc$40744$n3759
.sym 61513 $abc$40744$n3767
.sym 61516 $abc$40744$n3605_1
.sym 61518 $abc$40744$n3602
.sym 61522 $abc$40744$n3693
.sym 61524 $abc$40744$n3692
.sym 61528 $abc$40744$n3756
.sym 61529 $abc$40744$n3760
.sym 61530 $abc$40744$n3753
.sym 61531 $abc$40744$n3759
.sym 61534 $abc$40744$n200
.sym 61535 count[0]
.sym 61536 $abc$40744$n198
.sym 61537 $abc$40744$n202
.sym 61542 $abc$40744$n202
.sym 61544 $abc$40744$n2586_$glb_ce
.sym 61545 clk12_$glb_clk
.sym 61546 $abc$40744$n229
.sym 61547 $abc$40744$n130
.sym 61548 $abc$40744$n3767
.sym 61549 $abc$40744$n2253
.sym 61550 reset_delay[6]
.sym 61551 $abc$40744$n3634_1
.sym 61552 $abc$40744$n3605_1
.sym 61553 $abc$40744$n5342
.sym 61554 reset_delay[5]
.sym 61555 count[14]
.sym 61557 spiflash_bus_dat_r[27]
.sym 61558 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 61559 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61560 VexRiscv.memory_arbitration_isValid
.sym 61561 count[11]
.sym 61562 $abc$40744$n6558
.sym 61563 basesoc_vexriscv_dbus_adr[28]
.sym 61564 $abc$40744$n6550
.sym 61566 basesoc_uart_eventmanager_storage[0]
.sym 61567 $abc$40744$n8240
.sym 61568 count[12]
.sym 61569 $abc$40744$n3691
.sym 61570 VexRiscv.CsrPlugin_mtval[13]
.sym 61571 VexRiscv.decode_to_execute_RS2[20]
.sym 61572 basesoc_timer0_reload_storage[14]
.sym 61573 count[13]
.sym 61574 count[0]
.sym 61575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 61577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 61578 $abc$40744$n2509
.sym 61579 VexRiscv._zz_289_[3]
.sym 61581 $abc$40744$n4267_1
.sym 61582 VexRiscv._zz_195_[13]
.sym 61588 spram_bus_ack
.sym 61589 $abc$40744$n3602
.sym 61592 VexRiscv.execute_arbitration_isValid
.sym 61596 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61597 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61599 $abc$40744$n3636
.sym 61600 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61601 $abc$40744$n3756
.sym 61605 basesoc_bus_wishbone_ack
.sym 61606 $abc$40744$n3605_1
.sym 61607 $abc$40744$n5315_1
.sym 61608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61609 basesoc_adr[2]
.sym 61610 $abc$40744$n5342
.sym 61611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61613 $abc$40744$n3767
.sym 61616 $abc$40744$n3609_1
.sym 61617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61618 spiflash_bus_ack
.sym 61621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61627 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61628 VexRiscv.execute_arbitration_isValid
.sym 61629 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61630 $abc$40744$n3767
.sym 61633 $abc$40744$n3605_1
.sym 61634 $abc$40744$n3602
.sym 61635 $abc$40744$n3636
.sym 61636 $abc$40744$n3609_1
.sym 61639 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61640 VexRiscv.execute_arbitration_isValid
.sym 61641 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61642 $abc$40744$n3756
.sym 61646 spiflash_bus_ack
.sym 61647 spram_bus_ack
.sym 61648 basesoc_bus_wishbone_ack
.sym 61653 basesoc_adr[2]
.sym 61657 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61659 $abc$40744$n5342
.sym 61660 $abc$40744$n5315_1
.sym 61663 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61664 VexRiscv.execute_arbitration_isValid
.sym 61665 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61668 clk12_$glb_clk
.sym 61670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61671 $abc$40744$n3768
.sym 61672 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 61673 $abc$40744$n3769
.sym 61674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61676 VexRiscv._zz_136_[22]
.sym 61677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61678 $abc$40744$n7125
.sym 61679 $abc$40744$n216
.sym 61680 $abc$40744$n216
.sym 61681 $abc$40744$n7125
.sym 61682 basesoc_timer0_en_storage
.sym 61683 $abc$40744$n6564
.sym 61684 VexRiscv._zz_32_[0]
.sym 61686 $abc$40744$n4267_1
.sym 61687 $abc$40744$n6566
.sym 61688 $abc$40744$n4872
.sym 61689 VexRiscv._zz_161_
.sym 61690 $abc$40744$n2633
.sym 61691 VexRiscv._zz_79_[15]
.sym 61693 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61694 $abc$40744$n2253
.sym 61695 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 61696 VexRiscv._zz_289_[2]
.sym 61697 $abc$40744$n4873_1
.sym 61698 $abc$40744$n6870
.sym 61699 $abc$40744$n3812
.sym 61700 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61701 $abc$40744$n6069_1
.sym 61702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 61703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61705 VexRiscv.lastStagePc[11]
.sym 61713 $abc$40744$n3635_1
.sym 61714 $abc$40744$n4843
.sym 61715 $abc$40744$n4840
.sym 61716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61717 $abc$40744$n3721_1
.sym 61718 basesoc_vexriscv_dbus_cyc
.sym 61720 $abc$40744$n5313_1
.sym 61721 $abc$40744$n3724_1
.sym 61722 $abc$40744$n2606
.sym 61723 $abc$40744$n3634_1
.sym 61725 $abc$40744$n3721_1
.sym 61726 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61727 VexRiscv._zz_321_
.sym 61729 count[15]
.sym 61730 count[11]
.sym 61731 VexRiscv._zz_90_
.sym 61733 count[13]
.sym 61734 count[12]
.sym 61736 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 61737 $abc$40744$n2586
.sym 61738 $abc$40744$n3722_1
.sym 61739 VexRiscv.execute_arbitration_isValid
.sym 61741 $abc$40744$n233
.sym 61742 $abc$40744$n3726_1
.sym 61744 $abc$40744$n3722_1
.sym 61746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 61747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61750 $abc$40744$n3721_1
.sym 61751 VexRiscv._zz_90_
.sym 61752 VexRiscv.execute_arbitration_isValid
.sym 61753 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61756 $abc$40744$n3726_1
.sym 61757 $abc$40744$n3634_1
.sym 61758 VexRiscv._zz_321_
.sym 61759 $abc$40744$n3724_1
.sym 61762 $abc$40744$n4843
.sym 61763 $abc$40744$n3721_1
.sym 61764 $abc$40744$n2586
.sym 61770 $abc$40744$n4840
.sym 61774 count[11]
.sym 61775 count[15]
.sym 61776 count[12]
.sym 61777 count[13]
.sym 61780 $abc$40744$n3635_1
.sym 61781 $abc$40744$n233
.sym 61782 $abc$40744$n5313_1
.sym 61783 basesoc_vexriscv_dbus_cyc
.sym 61786 $abc$40744$n3634_1
.sym 61787 VexRiscv._zz_321_
.sym 61790 $abc$40744$n2606
.sym 61791 clk12_$glb_clk
.sym 61792 VexRiscv.reset_$glb_sr
.sym 61793 $abc$40744$n6019
.sym 61794 $abc$40744$n3742
.sym 61795 VexRiscv._zz_41_[7]
.sym 61796 VexRiscv._zz_37_[1]
.sym 61797 VexRiscv._zz_41_[13]
.sym 61798 VexRiscv._zz_49_[0]
.sym 61799 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 61800 VexRiscv._zz_289_[2]
.sym 61802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61803 $abc$40744$n6050_1
.sym 61805 VexRiscv._zz_94_[20]
.sym 61807 $abc$40744$n2430
.sym 61808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61809 $abc$40744$n4369
.sym 61810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61811 VexRiscv._zz_79_[6]
.sym 61812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61813 VexRiscv._zz_79_[31]
.sym 61814 basesoc_uart_rx_fifo_level0[0]
.sym 61815 VexRiscv.execute_to_memory_IS_DIV
.sym 61816 $abc$40744$n2547
.sym 61817 VexRiscv._zz_90_
.sym 61818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 61820 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 61821 $abc$40744$n5409_1
.sym 61822 $abc$40744$n4843
.sym 61823 $abc$40744$n2580
.sym 61824 $abc$40744$n6672
.sym 61825 $abc$40744$n3814
.sym 61826 VexRiscv._zz_216_[4]
.sym 61827 VexRiscv._zz_191_
.sym 61828 $abc$40744$n233
.sym 61835 $abc$40744$n5004
.sym 61836 VexRiscv.CsrPlugin_mepc[13]
.sym 61838 VexRiscv.execute_arbitration_isValid
.sym 61840 VexRiscv.decode_to_execute_IS_CSR
.sym 61841 $abc$40744$n2644
.sym 61842 $abc$40744$n6926
.sym 61843 $abc$40744$n6054_1
.sym 61846 $abc$40744$n3795
.sym 61847 VexRiscv.CsrPlugin_mepc[11]
.sym 61848 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 61850 $abc$40744$n6019
.sym 61854 $abc$40744$n6023
.sym 61856 VexRiscv._zz_90_
.sym 61857 basesoc_uart_phy_rx_busy
.sym 61858 $abc$40744$n6922
.sym 61860 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61862 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 61864 $abc$40744$n6050_1
.sym 61865 VexRiscv.lastStagePc[11]
.sym 61868 basesoc_uart_phy_rx_busy
.sym 61870 $abc$40744$n6926
.sym 61873 $abc$40744$n3795
.sym 61874 $abc$40744$n6019
.sym 61876 $abc$40744$n6023
.sym 61879 VexRiscv._zz_90_
.sym 61880 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 61881 VexRiscv.execute_arbitration_isValid
.sym 61882 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61885 $abc$40744$n3795
.sym 61887 $abc$40744$n6050_1
.sym 61888 $abc$40744$n6054_1
.sym 61891 VexRiscv.execute_arbitration_isValid
.sym 61893 VexRiscv.decode_to_execute_IS_CSR
.sym 61897 $abc$40744$n2644
.sym 61898 VexRiscv.CsrPlugin_mepc[11]
.sym 61900 VexRiscv.lastStagePc[11]
.sym 61904 $abc$40744$n5004
.sym 61905 VexRiscv.CsrPlugin_mepc[13]
.sym 61906 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 61909 basesoc_uart_phy_rx_busy
.sym 61911 $abc$40744$n6922
.sym 61914 clk12_$glb_clk
.sym 61915 sys_rst_$glb_sr
.sym 61916 $abc$40744$n5409_1
.sym 61917 $abc$40744$n4888
.sym 61918 $abc$40744$n6420
.sym 61919 $abc$40744$n6069_1
.sym 61920 $abc$40744$n4889
.sym 61921 basesoc_timer0_reload_storage[26]
.sym 61922 VexRiscv._zz_90_
.sym 61923 $abc$40744$n6421
.sym 61924 VexRiscv.decode_to_execute_RS2[13]
.sym 61926 VexRiscv._zz_195_[29]
.sym 61928 $abc$40744$n4266_1
.sym 61929 $abc$40744$n6054_1
.sym 61930 VexRiscv.CsrPlugin_mepc[13]
.sym 61931 VexRiscv._zz_37_[1]
.sym 61932 $abc$40744$n4872
.sym 61933 VexRiscv._zz_130_[0]
.sym 61934 $abc$40744$n5315_1
.sym 61935 $abc$40744$n6489_1
.sym 61936 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 61938 $abc$40744$n3749
.sym 61939 $abc$40744$n5004
.sym 61940 $abc$40744$n6876
.sym 61941 VexRiscv._zz_289_[1]
.sym 61942 basesoc_ctrl_storage[17]
.sym 61943 $abc$40744$n2438
.sym 61944 basesoc_uart_phy_tx_busy
.sym 61945 VexRiscv._zz_136_[25]
.sym 61946 VexRiscv._zz_49_[0]
.sym 61947 $abc$40744$n6022_1
.sym 61948 $abc$40744$n4267_1
.sym 61949 $abc$40744$n6675_1
.sym 61950 spiflash_bus_ack
.sym 61951 basesoc_uart_rx_fifo_level0[3]
.sym 61962 $abc$40744$n5338
.sym 61963 basesoc_uart_rx_fifo_level0[1]
.sym 61964 $abc$40744$n5320_1
.sym 61974 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 61975 basesoc_uart_rx_fifo_level0[3]
.sym 61976 basesoc_uart_rx_fifo_level0[2]
.sym 61979 $abc$40744$n5315_1
.sym 61980 basesoc_uart_rx_fifo_level0[0]
.sym 61982 basesoc_uart_rx_fifo_level0[4]
.sym 61988 VexRiscv._zz_339_
.sym 61989 $nextpnr_ICESTORM_LC_11$O
.sym 61991 basesoc_uart_rx_fifo_level0[0]
.sym 61995 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 61997 basesoc_uart_rx_fifo_level0[1]
.sym 62001 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 62003 basesoc_uart_rx_fifo_level0[2]
.sym 62005 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 62007 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 62009 basesoc_uart_rx_fifo_level0[3]
.sym 62011 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 62014 basesoc_uart_rx_fifo_level0[4]
.sym 62017 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 62020 $abc$40744$n5338
.sym 62021 $abc$40744$n5315_1
.sym 62023 VexRiscv._zz_339_
.sym 62026 $abc$40744$n5315_1
.sym 62027 $abc$40744$n5320_1
.sym 62029 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 62032 basesoc_uart_rx_fifo_level0[0]
.sym 62033 basesoc_uart_rx_fifo_level0[1]
.sym 62034 basesoc_uart_rx_fifo_level0[2]
.sym 62035 basesoc_uart_rx_fifo_level0[3]
.sym 62037 clk12_$glb_clk
.sym 62039 $abc$40744$n6028_1
.sym 62040 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 62041 VexRiscv._zz_287_[1]
.sym 62042 $abc$40744$n4043
.sym 62043 VexRiscv._zz_171_[0]
.sym 62044 VexRiscv._zz_287_[0]
.sym 62045 VexRiscv.decode_to_execute_IS_DIV
.sym 62046 VexRiscv.decode_to_execute_IS_MUL
.sym 62048 $PACKER_VCC_NET
.sym 62049 $PACKER_VCC_NET
.sym 62050 VexRiscv._zz_195_[28]
.sym 62051 VexRiscv._zz_171_[1]
.sym 62052 $abc$40744$n235
.sym 62053 VexRiscv._zz_37_[0]
.sym 62055 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 62056 VexRiscv._zz_79_[4]
.sym 62057 VexRiscv._zz_79_[1]
.sym 62058 VexRiscv._zz_79_[4]
.sym 62059 VexRiscv._zz_79_[3]
.sym 62060 VexRiscv._zz_79_[1]
.sym 62062 $abc$40744$n6712
.sym 62063 VexRiscv.decode_to_execute_RS2[20]
.sym 62064 VexRiscv._zz_289_[3]
.sym 62065 $abc$40744$n3744
.sym 62066 $abc$40744$n2509
.sym 62067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 62068 VexRiscv.decode_to_execute_IS_DIV
.sym 62070 VexRiscv.decode_to_execute_IS_MUL
.sym 62071 $abc$40744$n4239_1
.sym 62072 VexRiscv._zz_44_[0]
.sym 62073 VexRiscv._zz_289_[0]
.sym 62074 VexRiscv._zz_195_[13]
.sym 62080 $abc$40744$n4266_1
.sym 62081 $abc$40744$n3746
.sym 62082 $abc$40744$n2509
.sym 62087 spiflash_bus_dat_r[27]
.sym 62088 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62089 $abc$40744$n4888
.sym 62090 $abc$40744$n6420
.sym 62091 $abc$40744$n4872
.sym 62092 $abc$40744$n4843
.sym 62095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 62098 $abc$40744$n233
.sym 62101 VexRiscv._zz_35_[4]
.sym 62102 $abc$40744$n3748
.sym 62104 $abc$40744$n235
.sym 62105 $abc$40744$n2649
.sym 62106 spiflash_bus_dat_r[26]
.sym 62107 $abc$40744$n3721_1
.sym 62109 $abc$40744$n3743
.sym 62110 $abc$40744$n3727_1
.sym 62111 VexRiscv._zz_191_
.sym 62113 $abc$40744$n3748
.sym 62114 $abc$40744$n3746
.sym 62115 $abc$40744$n3743
.sym 62116 $abc$40744$n3727_1
.sym 62120 $abc$40744$n233
.sym 62121 $abc$40744$n3727_1
.sym 62125 $abc$40744$n3721_1
.sym 62127 $abc$40744$n2649
.sym 62128 $abc$40744$n4843
.sym 62133 spiflash_bus_dat_r[27]
.sym 62137 $abc$40744$n4888
.sym 62138 VexRiscv._zz_35_[4]
.sym 62139 $abc$40744$n4872
.sym 62143 $abc$40744$n235
.sym 62144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 62145 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62146 VexRiscv._zz_191_
.sym 62149 $abc$40744$n4266_1
.sym 62150 VexRiscv._zz_35_[4]
.sym 62152 $abc$40744$n6420
.sym 62155 spiflash_bus_dat_r[26]
.sym 62159 $abc$40744$n2509
.sym 62160 clk12_$glb_clk
.sym 62161 sys_rst_$glb_sr
.sym 62162 VexRiscv._zz_289_[1]
.sym 62163 VexRiscv._zz_289_[4]
.sym 62164 VexRiscv._zz_152_[1]
.sym 62165 VexRiscv._zz_289_[0]
.sym 62166 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 62167 $abc$40744$n3743
.sym 62168 $abc$40744$n3727_1
.sym 62169 VexRiscv._zz_152_[0]
.sym 62172 VexRiscv._zz_195_[5]
.sym 62173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62174 $abc$40744$n3818
.sym 62175 VexRiscv.decode_to_execute_RS2[15]
.sym 62176 $abc$40744$n4872
.sym 62177 VexRiscv._zz_35_[1]
.sym 62178 $abc$40744$n4266_1
.sym 62179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 62180 VexRiscv._zz_79_[0]
.sym 62181 basesoc_ctrl_bus_errors[17]
.sym 62182 basesoc_ctrl_bus_errors[25]
.sym 62183 $abc$40744$n2633
.sym 62184 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62185 VexRiscv._zz_79_[5]
.sym 62186 $abc$40744$n2253
.sym 62187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 62188 $abc$40744$n3817
.sym 62189 basesoc_uart_phy_storage[19]
.sym 62190 VexRiscv._zz_171_[0]
.sym 62191 $abc$40744$n3727_1
.sym 62192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 62193 $abc$40744$n5388_1
.sym 62194 $abc$40744$n208
.sym 62195 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 62196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62197 VexRiscv._zz_289_[4]
.sym 62205 VexRiscv._zz_36_[4]
.sym 62206 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 62207 $abc$40744$n4267_1
.sym 62210 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62216 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62217 $abc$40744$n6419
.sym 62218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 62222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 62224 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62225 $abc$40744$n3744
.sym 62226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62231 $abc$40744$n4239_1
.sym 62233 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 62234 $abc$40744$n6660
.sym 62237 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62238 $abc$40744$n6660
.sym 62239 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62242 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62243 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62244 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62245 $abc$40744$n6660
.sym 62248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 62249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62256 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62261 $abc$40744$n4239_1
.sym 62263 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 62266 $abc$40744$n6419
.sym 62267 $abc$40744$n4267_1
.sym 62269 VexRiscv._zz_36_[4]
.sym 62274 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 62278 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 62279 $abc$40744$n3744
.sym 62280 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62282 $abc$40744$n2586_$glb_ce
.sym 62283 clk12_$glb_clk
.sym 62285 $abc$40744$n3740
.sym 62286 VexRiscv._zz_290_[0]
.sym 62287 $abc$40744$n3736
.sym 62288 $abc$40744$n3733
.sym 62289 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 62290 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62291 $abc$40744$n3732
.sym 62292 $abc$40744$n6660
.sym 62298 $abc$40744$n3727_1
.sym 62299 $abc$40744$n5446
.sym 62300 $abc$40744$n3749
.sym 62301 VexRiscv._zz_79_[8]
.sym 62302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62303 VexRiscv._zz_79_[24]
.sym 62304 VexRiscv._zz_289_[1]
.sym 62305 VexRiscv._zz_35_[0]
.sym 62306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62307 $abc$40744$n4299_1
.sym 62308 basesoc_uart_phy_uart_clk_rxen
.sym 62309 VexRiscv._zz_152_[1]
.sym 62310 VexRiscv._zz_44_[0]
.sym 62311 VexRiscv.CsrPlugin_mepc[4]
.sym 62312 VexRiscv._zz_41_[3]
.sym 62313 $abc$40744$n3814
.sym 62314 $abc$40744$n4843
.sym 62315 VexRiscv._zz_42_[1]
.sym 62316 $abc$40744$n3735
.sym 62317 $abc$40744$n3729_1
.sym 62318 $abc$40744$n4125
.sym 62319 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 62320 $abc$40744$n2580
.sym 62326 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62327 $abc$40744$n3735
.sym 62328 $abc$40744$n2649
.sym 62330 $PACKER_VCC_NET
.sym 62331 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62332 $PACKER_VCC_NET
.sym 62333 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 62340 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62343 VexRiscv._zz_42_[1]
.sym 62344 $abc$40744$n3736
.sym 62346 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 62347 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62350 VexRiscv._zz_288_[1]
.sym 62352 $PACKER_VCC_NET
.sym 62353 VexRiscv._zz_41_[1]
.sym 62354 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 62357 VexRiscv._zz_42_[0]
.sym 62358 $nextpnr_ICESTORM_LC_19$O
.sym 62360 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62364 $auto$alumacc.cc:474:replace_alu$4099.C[2]
.sym 62366 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62367 $PACKER_VCC_NET
.sym 62370 $auto$alumacc.cc:474:replace_alu$4099.C[3]
.sym 62372 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 62373 $PACKER_VCC_NET
.sym 62374 $auto$alumacc.cc:474:replace_alu$4099.C[2]
.sym 62376 $auto$alumacc.cc:474:replace_alu$4099.C[4]
.sym 62378 $PACKER_VCC_NET
.sym 62379 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 62380 $auto$alumacc.cc:474:replace_alu$4099.C[3]
.sym 62383 $PACKER_VCC_NET
.sym 62384 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62386 $auto$alumacc.cc:474:replace_alu$4099.C[4]
.sym 62389 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62390 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 62391 $abc$40744$n3735
.sym 62392 $abc$40744$n3736
.sym 62395 VexRiscv._zz_42_[0]
.sym 62396 VexRiscv._zz_42_[1]
.sym 62397 VexRiscv._zz_41_[1]
.sym 62398 VexRiscv._zz_288_[1]
.sym 62401 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62402 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62405 $abc$40744$n2649
.sym 62406 clk12_$glb_clk
.sym 62408 $abc$40744$n4144_1
.sym 62409 VexRiscv._zz_42_[1]
.sym 62410 VexRiscv._zz_293_[1]
.sym 62411 VexRiscv._zz_293_[0]
.sym 62412 VexRiscv._zz_41_[0]
.sym 62413 VexRiscv._zz_288_[2]
.sym 62414 VexRiscv._zz_41_[10]
.sym 62415 VexRiscv._zz_42_[0]
.sym 62416 $abc$40744$n5004
.sym 62418 VexRiscv._zz_195_[13]
.sym 62419 $abc$40744$n3749
.sym 62420 $abc$40744$n4174
.sym 62421 $abc$40744$n4267_1
.sym 62423 VexRiscv._zz_79_[6]
.sym 62424 VexRiscv._zz_164_[6]
.sym 62425 $abc$40744$n6660
.sym 62426 $PACKER_VCC_NET
.sym 62427 VexRiscv._zz_288_[0]
.sym 62428 $PACKER_VCC_NET
.sym 62429 $abc$40744$n4267_1
.sym 62430 $abc$40744$n3721_1
.sym 62431 $abc$40744$n4820_1
.sym 62432 basesoc_uart_phy_tx_busy
.sym 62433 VexRiscv._zz_136_[25]
.sym 62435 VexRiscv._zz_288_[2]
.sym 62436 $abc$40744$n4267_1
.sym 62437 VexRiscv._zz_41_[10]
.sym 62439 $abc$40744$n6022_1
.sym 62440 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62441 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 62442 spiflash_bus_ack
.sym 62443 VexRiscv._zz_49_[0]
.sym 62449 $abc$40744$n4126_1
.sym 62450 $abc$40744$n112
.sym 62451 $abc$40744$n2547
.sym 62452 $abc$40744$n7124
.sym 62453 VexRiscv._zz_41_[15]
.sym 62454 $abc$40744$n7121
.sym 62455 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 62457 VexRiscv._zz_153_
.sym 62459 VexRiscv.decode_to_execute_RS2[15]
.sym 62460 $abc$40744$n3817
.sym 62462 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62465 VexRiscv._zz_41_[4]
.sym 62466 VexRiscv._zz_42_[1]
.sym 62467 basesoc_ctrl_storage[26]
.sym 62468 $abc$40744$n4174
.sym 62470 por_rst
.sym 62472 VexRiscv._zz_42_[0]
.sym 62473 $abc$40744$n3814
.sym 62474 VexRiscv._zz_42_[1]
.sym 62476 $abc$40744$n7125
.sym 62477 $abc$40744$n3729_1
.sym 62478 VexRiscv._zz_288_[4]
.sym 62480 VexRiscv._zz_42_[0]
.sym 62482 VexRiscv._zz_42_[0]
.sym 62483 VexRiscv._zz_153_
.sym 62484 VexRiscv._zz_42_[1]
.sym 62485 VexRiscv.decode_to_execute_RS2[15]
.sym 62488 VexRiscv._zz_42_[0]
.sym 62489 VexRiscv._zz_288_[4]
.sym 62490 VexRiscv._zz_42_[1]
.sym 62491 VexRiscv._zz_41_[4]
.sym 62494 VexRiscv._zz_41_[15]
.sym 62496 $abc$40744$n4126_1
.sym 62497 $abc$40744$n3729_1
.sym 62500 $abc$40744$n112
.sym 62501 $abc$40744$n3817
.sym 62502 $abc$40744$n3814
.sym 62503 basesoc_ctrl_storage[26]
.sym 62507 $abc$40744$n7121
.sym 62509 por_rst
.sym 62514 por_rst
.sym 62515 $abc$40744$n7125
.sym 62518 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62519 $abc$40744$n4174
.sym 62520 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 62524 por_rst
.sym 62526 $abc$40744$n7124
.sym 62528 $abc$40744$n2547
.sym 62529 clk12_$glb_clk
.sym 62533 VexRiscv._zz_290_[1]
.sym 62534 VexRiscv._zz_290_[2]
.sym 62535 VexRiscv._zz_290_[3]
.sym 62536 VexRiscv._zz_290_[4]
.sym 62537 VexRiscv._zz_290_[5]
.sym 62538 VexRiscv._zz_290_[6]
.sym 62539 VexRiscv._zz_44_[0]
.sym 62543 $abc$40744$n4179_1
.sym 62545 $abc$40744$n2547
.sym 62546 $abc$40744$n235
.sym 62547 $abc$40744$n4301
.sym 62548 VexRiscv._zz_42_[0]
.sym 62549 $abc$40744$n4125
.sym 62550 $abc$40744$n4144_1
.sym 62551 $abc$40744$n4873_1
.sym 62552 VexRiscv._zz_42_[1]
.sym 62553 $abc$40744$n208
.sym 62554 basesoc_ctrl_bus_errors[13]
.sym 62555 VexRiscv.decode_to_execute_RS2[20]
.sym 62556 por_rst
.sym 62557 VexRiscv._zz_194_[11]
.sym 62558 VexRiscv._zz_152_[11]
.sym 62559 VexRiscv._zz_41_[0]
.sym 62560 VexRiscv._zz_152_[10]
.sym 62561 VexRiscv._zz_290_[8]
.sym 62562 VexRiscv._zz_195_[13]
.sym 62563 $abc$40744$n3744
.sym 62564 VexRiscv._zz_44_[0]
.sym 62565 VexRiscv._zz_290_[10]
.sym 62566 VexRiscv._zz_290_[20]
.sym 62573 VexRiscv._zz_152_[7]
.sym 62574 $abc$40744$n3744
.sym 62576 VexRiscv.decode_to_execute_RS2[12]
.sym 62577 $abc$40744$n6596
.sym 62579 VexRiscv._zz_42_[0]
.sym 62580 $abc$40744$n4144_1
.sym 62581 VexRiscv._zz_42_[1]
.sym 62584 basesoc_uart_phy_rx_busy
.sym 62585 $abc$40744$n6051
.sym 62586 $abc$40744$n6053
.sym 62587 $abc$40744$n4120_1
.sym 62588 VexRiscv._zz_290_[7]
.sym 62592 basesoc_uart_phy_tx_busy
.sym 62593 $abc$40744$n7039
.sym 62594 VexRiscv._zz_294_
.sym 62595 basesoc_ctrl_bus_errors[29]
.sym 62596 VexRiscv._zz_153_
.sym 62599 $abc$40744$n3911
.sym 62600 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62605 VexRiscv._zz_294_
.sym 62608 $abc$40744$n4144_1
.sym 62611 VexRiscv._zz_42_[0]
.sym 62612 VexRiscv._zz_42_[1]
.sym 62613 VexRiscv._zz_153_
.sym 62614 VexRiscv.decode_to_execute_RS2[12]
.sym 62618 $abc$40744$n6596
.sym 62620 basesoc_uart_phy_rx_busy
.sym 62624 VexRiscv._zz_294_
.sym 62626 $abc$40744$n4120_1
.sym 62631 basesoc_uart_phy_tx_busy
.sym 62632 $abc$40744$n7039
.sym 62635 basesoc_ctrl_bus_errors[29]
.sym 62636 $abc$40744$n3911
.sym 62637 $abc$40744$n6053
.sym 62638 $abc$40744$n6051
.sym 62641 VexRiscv._zz_294_
.sym 62643 $abc$40744$n3744
.sym 62647 VexRiscv._zz_152_[7]
.sym 62648 VexRiscv._zz_290_[7]
.sym 62649 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62652 clk12_$glb_clk
.sym 62653 sys_rst_$glb_sr
.sym 62654 VexRiscv._zz_290_[7]
.sym 62655 VexRiscv._zz_290_[8]
.sym 62656 VexRiscv._zz_290_[9]
.sym 62657 VexRiscv._zz_290_[10]
.sym 62658 VexRiscv._zz_290_[11]
.sym 62659 VexRiscv._zz_290_[12]
.sym 62660 VexRiscv._zz_290_[13]
.sym 62661 VexRiscv._zz_290_[14]
.sym 62663 VexRiscv._zz_290_[4]
.sym 62664 $abc$40744$n233
.sym 62666 VexRiscv._zz_152_[5]
.sym 62667 $abc$40744$n5283_1
.sym 62668 VexRiscv._zz_79_[21]
.sym 62669 $abc$40744$n233
.sym 62670 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 62671 VexRiscv._zz_200_[5]
.sym 62672 $abc$40744$n4261_1
.sym 62673 $abc$40744$n4107
.sym 62675 VexRiscv._zz_44_[0]
.sym 62677 VexRiscv._zz_200_[3]
.sym 62678 VexRiscv._zz_290_[21]
.sym 62679 $abc$40744$n7039
.sym 62680 VexRiscv._zz_294_
.sym 62681 basesoc_ctrl_bus_errors[29]
.sym 62682 VexRiscv._zz_293_[17]
.sym 62683 VexRiscv._zz_288_[8]
.sym 62684 VexRiscv._zz_293_[6]
.sym 62685 basesoc_uart_phy_storage[19]
.sym 62686 $abc$40744$n2253
.sym 62687 VexRiscv._zz_171_[0]
.sym 62688 VexRiscv.decode_to_execute_RS2[27]
.sym 62689 VexRiscv._zz_293_[21]
.sym 62695 basesoc_dat_w[2]
.sym 62697 $abc$40744$n2253
.sym 62698 $abc$40744$n4083
.sym 62703 VexRiscv._zz_152_[18]
.sym 62706 VexRiscv._zz_294_
.sym 62709 $abc$40744$n4141
.sym 62712 VexRiscv._zz_152_[12]
.sym 62713 $abc$40744$n4073
.sym 62714 basesoc_dat_w[6]
.sym 62715 $abc$40744$n4139
.sym 62717 $abc$40744$n4107
.sym 62720 VexRiscv._zz_152_[10]
.sym 62723 $abc$40744$n4110_1
.sym 62728 $abc$40744$n4139
.sym 62729 $abc$40744$n4141
.sym 62730 VexRiscv._zz_152_[10]
.sym 62731 VexRiscv._zz_152_[18]
.sym 62735 basesoc_dat_w[2]
.sym 62743 basesoc_dat_w[6]
.sym 62747 $abc$40744$n4073
.sym 62748 VexRiscv._zz_152_[12]
.sym 62753 $abc$40744$n4110_1
.sym 62754 VexRiscv._zz_294_
.sym 62759 $abc$40744$n4107
.sym 62761 VexRiscv._zz_294_
.sym 62764 $abc$40744$n4073
.sym 62766 VexRiscv._zz_294_
.sym 62770 $abc$40744$n4083
.sym 62773 VexRiscv._zz_294_
.sym 62774 $abc$40744$n2253
.sym 62775 clk12_$glb_clk
.sym 62776 sys_rst_$glb_sr
.sym 62777 VexRiscv._zz_290_[15]
.sym 62778 VexRiscv._zz_290_[16]
.sym 62779 VexRiscv._zz_290_[17]
.sym 62780 VexRiscv._zz_290_[18]
.sym 62781 VexRiscv._zz_290_[19]
.sym 62782 VexRiscv._zz_290_[20]
.sym 62783 VexRiscv._zz_290_[21]
.sym 62784 VexRiscv._zz_290_[22]
.sym 62788 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 62789 VexRiscv._zz_152_[9]
.sym 62792 basesoc_ctrl_bus_errors[15]
.sym 62793 VexRiscv._zz_152_[15]
.sym 62794 basesoc_ctrl_bus_errors[11]
.sym 62796 VexRiscv._zz_152_[13]
.sym 62797 VexRiscv._zz_200_[2]
.sym 62798 VexRiscv._zz_79_[24]
.sym 62799 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 62800 basesoc_ctrl_bus_errors[14]
.sym 62801 $abc$40744$n4139
.sym 62802 VexRiscv.CsrPlugin_mepc[4]
.sym 62803 VexRiscv._zz_44_[0]
.sym 62804 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 62805 VexRiscv._zz_41_[3]
.sym 62806 VexRiscv._zz_152_[20]
.sym 62807 VexRiscv._zz_42_[1]
.sym 62808 VexRiscv._zz_152_[21]
.sym 62809 $abc$40744$n3729_1
.sym 62810 $abc$40744$n4125
.sym 62811 VexRiscv._zz_290_[26]
.sym 62812 VexRiscv._zz_152_[28]
.sym 62818 $abc$40744$n4137
.sym 62819 $abc$40744$n4069
.sym 62820 $abc$40744$n2251
.sym 62821 VexRiscv._zz_152_[4]
.sym 62823 VexRiscv._zz_152_[18]
.sym 62824 $abc$40744$n4144_1
.sym 62830 $abc$40744$n4133
.sym 62831 $abc$40744$n3
.sym 62834 $abc$40744$n4125
.sym 62835 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62836 $abc$40744$n4152
.sym 62840 VexRiscv._zz_294_
.sym 62842 $abc$40744$n4155
.sym 62845 VexRiscv._zz_290_[18]
.sym 62848 $abc$40744$n4141
.sym 62852 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62853 VexRiscv._zz_290_[18]
.sym 62854 VexRiscv._zz_152_[18]
.sym 62858 VexRiscv._zz_294_
.sym 62860 $abc$40744$n4152
.sym 62863 $abc$40744$n4125
.sym 62865 VexRiscv._zz_294_
.sym 62870 VexRiscv._zz_294_
.sym 62871 $abc$40744$n4155
.sym 62875 VexRiscv._zz_294_
.sym 62876 $abc$40744$n4069
.sym 62882 VexRiscv._zz_294_
.sym 62883 $abc$40744$n4141
.sym 62887 $abc$40744$n4137
.sym 62888 VexRiscv._zz_152_[4]
.sym 62889 $abc$40744$n4144_1
.sym 62890 $abc$40744$n4133
.sym 62894 $abc$40744$n3
.sym 62897 $abc$40744$n2251
.sym 62898 clk12_$glb_clk
.sym 62900 VexRiscv._zz_290_[23]
.sym 62901 VexRiscv._zz_290_[24]
.sym 62902 VexRiscv._zz_290_[25]
.sym 62903 VexRiscv._zz_290_[26]
.sym 62904 VexRiscv._zz_290_[27]
.sym 62905 VexRiscv._zz_290_[28]
.sym 62906 VexRiscv._zz_290_[29]
.sym 62907 VexRiscv._zz_290_[30]
.sym 62910 VexRiscv._zz_318_[22]
.sym 62913 VexRiscv._zz_313_
.sym 62915 VexRiscv.memory_arbitration_isValid
.sym 62916 $abc$40744$n4236_1
.sym 62917 VexRiscv._zz_200_[16]
.sym 62918 $abc$40744$n2249
.sym 62919 $abc$40744$n4152
.sym 62920 $abc$40744$n2266
.sym 62921 $abc$40744$n4267_1
.sym 62922 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 62923 basesoc_ctrl_bus_errors[22]
.sym 62924 VexRiscv._zz_153_
.sym 62925 VexRiscv._zz_35_[6]
.sym 62926 VexRiscv.decode_to_execute_RS2[27]
.sym 62927 VexRiscv._zz_288_[2]
.sym 62928 VexRiscv._zz_323_[0]
.sym 62929 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 62930 VexRiscv._zz_293_[25]
.sym 62931 $abc$40744$n4479_1
.sym 62932 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62933 $abc$40744$n4267_1
.sym 62934 spiflash_bus_ack
.sym 62935 VexRiscv._zz_49_[0]
.sym 62943 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62945 VexRiscv._zz_152_[22]
.sym 62948 VexRiscv._zz_290_[22]
.sym 62952 VexRiscv._zz_294_
.sym 62953 VexRiscv._zz_290_[19]
.sym 62954 $abc$40744$n4123
.sym 62955 $abc$40744$n4180
.sym 62959 $abc$40744$n4134_1
.sym 62963 VexRiscv._zz_152_[19]
.sym 62964 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 62966 $abc$40744$n4069
.sym 62974 VexRiscv._zz_152_[19]
.sym 62976 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62977 VexRiscv._zz_290_[19]
.sym 62981 VexRiscv._zz_294_
.sym 62983 $abc$40744$n4123
.sym 62986 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62987 VexRiscv._zz_290_[22]
.sym 62988 VexRiscv._zz_152_[22]
.sym 62993 VexRiscv._zz_152_[19]
.sym 62995 $abc$40744$n4069
.sym 62998 VexRiscv._zz_152_[22]
.sym 63000 $abc$40744$n4134_1
.sym 63004 $abc$40744$n4180
.sym 63005 VexRiscv._zz_294_
.sym 63013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 63017 $abc$40744$n4134_1
.sym 63019 VexRiscv._zz_294_
.sym 63020 $abc$40744$n2586_$glb_ce
.sym 63021 clk12_$glb_clk
.sym 63023 VexRiscv._zz_290_[31]
.sym 63024 VexRiscv._zz_293_[25]
.sym 63025 $abc$40744$n4076
.sym 63026 spiflash_bus_ack
.sym 63027 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 63028 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 63029 VexRiscv._zz_293_[23]
.sym 63030 VexRiscv._zz_293_[27]
.sym 63035 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 63036 VexRiscv._zz_152_[24]
.sym 63037 $abc$40744$n4120_1
.sym 63039 $abc$40744$n4067
.sym 63040 VexRiscv._zz_290_[30]
.sym 63043 $abc$40744$n4068
.sym 63045 VexRiscv.lastStagePc[29]
.sym 63046 VexRiscv._zz_79_[29]
.sym 63047 VexRiscv._zz_152_[22]
.sym 63049 $abc$40744$n4077
.sym 63051 VexRiscv.decode_to_execute_RS2[20]
.sym 63052 VexRiscv.decode_to_execute_RS2[23]
.sym 63053 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63054 VexRiscv._zz_195_[13]
.sym 63055 VexRiscv._zz_200_[26]
.sym 63056 VexRiscv._zz_194_[6]
.sym 63057 VexRiscv._zz_194_[11]
.sym 63058 VexRiscv._zz_290_[20]
.sym 63066 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 63067 $abc$40744$n4122_1
.sym 63068 VexRiscv._zz_200_[22]
.sym 63069 VexRiscv._zz_152_[15]
.sym 63071 VexRiscv._zz_44_[1]
.sym 63074 $abc$40744$n4129
.sym 63075 VexRiscv._zz_44_[0]
.sym 63076 VexRiscv.decode_to_execute_RS2[23]
.sym 63077 VexRiscv._zz_152_[25]
.sym 63078 VexRiscv._zz_152_[5]
.sym 63079 VexRiscv._zz_42_[1]
.sym 63080 $abc$40744$n4125
.sym 63081 $abc$40744$n3729_1
.sym 63082 $abc$40744$n8240
.sym 63083 $abc$40744$n4120_1
.sym 63084 VexRiscv._zz_153_
.sym 63085 $abc$40744$n4123
.sym 63086 $abc$40744$n4118_1
.sym 63087 VexRiscv._zz_288_[2]
.sym 63089 VexRiscv._zz_41_[23]
.sym 63091 VexRiscv._zz_152_[26]
.sym 63092 VexRiscv._zz_42_[0]
.sym 63093 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 63095 $abc$40744$n4078
.sym 63097 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 63103 $abc$40744$n4122_1
.sym 63104 $abc$40744$n4118_1
.sym 63105 $abc$40744$n4129
.sym 63106 VexRiscv._zz_152_[25]
.sym 63111 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 63115 $abc$40744$n4123
.sym 63116 VexRiscv._zz_152_[26]
.sym 63117 VexRiscv._zz_152_[15]
.sym 63118 $abc$40744$n4125
.sym 63121 VexRiscv._zz_200_[22]
.sym 63122 VexRiscv._zz_44_[1]
.sym 63123 VexRiscv._zz_44_[0]
.sym 63124 VexRiscv._zz_288_[2]
.sym 63128 VexRiscv._zz_41_[23]
.sym 63129 $abc$40744$n3729_1
.sym 63130 $abc$40744$n4078
.sym 63134 $abc$40744$n4120_1
.sym 63136 VexRiscv._zz_152_[5]
.sym 63139 VexRiscv._zz_42_[0]
.sym 63140 VexRiscv._zz_42_[1]
.sym 63141 VexRiscv.decode_to_execute_RS2[23]
.sym 63142 VexRiscv._zz_153_
.sym 63143 $abc$40744$n8240
.sym 63144 clk12_$glb_clk
.sym 63146 VexRiscv._zz_35_[6]
.sym 63147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63148 VexRiscv._zz_316_[6]
.sym 63149 $abc$40744$n4855
.sym 63150 $abc$40744$n4852_1
.sym 63151 $abc$40744$n4288_1
.sym 63152 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 63153 VexRiscv._zz_316_[1]
.sym 63155 $abc$40744$n4458_1
.sym 63158 VexRiscv.CsrPlugin_mtval[11]
.sym 63159 $abc$40744$n233
.sym 63160 VexRiscv._zz_200_[17]
.sym 63161 VexRiscv._zz_200_[16]
.sym 63162 eventmanager_status_w[2]
.sym 63163 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 63164 VexRiscv._zz_200_[22]
.sym 63166 VexRiscv._zz_152_[27]
.sym 63167 VexRiscv._zz_41_[29]
.sym 63168 $abc$40744$n3749
.sym 63169 VexRiscv._zz_200_[27]
.sym 63170 $abc$40744$n6712
.sym 63172 VexRiscv._zz_294_
.sym 63174 $abc$40744$n4680_1
.sym 63175 VexRiscv._zz_152_[22]
.sym 63176 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 63177 VexRiscv._zz_194_[1]
.sym 63178 VexRiscv._zz_195_[3]
.sym 63179 VexRiscv._zz_318_[9]
.sym 63180 VexRiscv.decode_to_execute_RS2[27]
.sym 63181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63189 VexRiscv._zz_316_[5]
.sym 63191 VexRiscv._zz_316_[7]
.sym 63192 VexRiscv._zz_318_[4]
.sym 63195 VexRiscv._zz_318_[7]
.sym 63196 VexRiscv._zz_316_[4]
.sym 63197 VexRiscv._zz_318_[1]
.sym 63198 VexRiscv._zz_318_[2]
.sym 63199 VexRiscv._zz_318_[3]
.sym 63202 VexRiscv._zz_318_[6]
.sym 63203 VexRiscv._zz_316_[0]
.sym 63204 VexRiscv._zz_318_[0]
.sym 63205 VexRiscv._zz_316_[3]
.sym 63213 VexRiscv._zz_316_[6]
.sym 63215 VexRiscv._zz_316_[2]
.sym 63217 VexRiscv._zz_318_[5]
.sym 63218 VexRiscv._zz_316_[1]
.sym 63219 $auto$alumacc.cc:474:replace_alu$4039.C[1]
.sym 63221 VexRiscv._zz_318_[0]
.sym 63222 VexRiscv._zz_316_[0]
.sym 63225 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 63227 VexRiscv._zz_316_[1]
.sym 63228 VexRiscv._zz_318_[1]
.sym 63229 $auto$alumacc.cc:474:replace_alu$4039.C[1]
.sym 63231 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 63233 VexRiscv._zz_316_[2]
.sym 63234 VexRiscv._zz_318_[2]
.sym 63235 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 63237 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 63239 VexRiscv._zz_316_[3]
.sym 63240 VexRiscv._zz_318_[3]
.sym 63241 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 63243 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 63245 VexRiscv._zz_318_[4]
.sym 63246 VexRiscv._zz_316_[4]
.sym 63247 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 63249 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 63251 VexRiscv._zz_316_[5]
.sym 63252 VexRiscv._zz_318_[5]
.sym 63253 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 63255 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 63257 VexRiscv._zz_316_[6]
.sym 63258 VexRiscv._zz_318_[6]
.sym 63259 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 63261 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 63263 VexRiscv._zz_316_[7]
.sym 63264 VexRiscv._zz_318_[7]
.sym 63265 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 63266 $abc$40744$n2621_$glb_ce
.sym 63267 clk12_$glb_clk
.sym 63268 $abc$40744$n233_$glb_sr
.sym 63269 $abc$40744$n4419_1
.sym 63270 $abc$40744$n4848_1
.sym 63271 VexRiscv._zz_316_[10]
.sym 63272 VexRiscv.decode_to_execute_RS2[27]
.sym 63273 $abc$40744$n4289
.sym 63274 VexRiscv._zz_316_[11]
.sym 63275 $abc$40744$n4967
.sym 63276 VexRiscv._zz_316_[9]
.sym 63279 VexRiscv.decode_to_execute_RS2[22]
.sym 63281 $abc$40744$n4481_1
.sym 63282 VexRiscv.execute_to_memory_IS_DIV
.sym 63283 VexRiscv._zz_79_[16]
.sym 63284 $abc$40744$n4855
.sym 63285 VexRiscv._zz_316_[5]
.sym 63286 VexRiscv.lastStagePc[9]
.sym 63287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 63288 $abc$40744$n3638
.sym 63289 VexRiscv._zz_195_[4]
.sym 63290 VexRiscv._zz_79_[24]
.sym 63291 VexRiscv.CsrPlugin_mepc[9]
.sym 63292 VexRiscv._zz_79_[26]
.sym 63293 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 63294 VexRiscv._zz_318_[21]
.sym 63295 basesoc_ctrl_reset_reset_r
.sym 63296 VexRiscv._zz_195_[12]
.sym 63297 VexRiscv._zz_152_[21]
.sym 63298 VexRiscv.CsrPlugin_mepc[4]
.sym 63299 VexRiscv._zz_79_[19]
.sym 63300 VexRiscv._zz_152_[25]
.sym 63301 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 63302 VexRiscv._zz_41_[3]
.sym 63303 VexRiscv._zz_290_[26]
.sym 63304 VexRiscv._zz_152_[20]
.sym 63305 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 63314 VexRiscv._zz_318_[11]
.sym 63318 VexRiscv._zz_318_[15]
.sym 63319 VexRiscv._zz_316_[13]
.sym 63320 VexRiscv._zz_318_[9]
.sym 63322 VexRiscv._zz_316_[12]
.sym 63324 VexRiscv._zz_316_[8]
.sym 63325 VexRiscv._zz_318_[14]
.sym 63330 VexRiscv._zz_316_[15]
.sym 63331 VexRiscv._zz_316_[11]
.sym 63334 VexRiscv._zz_316_[14]
.sym 63335 VexRiscv._zz_318_[8]
.sym 63336 VexRiscv._zz_316_[10]
.sym 63337 VexRiscv._zz_318_[10]
.sym 63339 VexRiscv._zz_318_[12]
.sym 63340 VexRiscv._zz_318_[13]
.sym 63341 VexRiscv._zz_316_[9]
.sym 63342 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 63344 VexRiscv._zz_316_[8]
.sym 63345 VexRiscv._zz_318_[8]
.sym 63346 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 63348 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 63350 VexRiscv._zz_316_[9]
.sym 63351 VexRiscv._zz_318_[9]
.sym 63352 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 63354 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 63356 VexRiscv._zz_316_[10]
.sym 63357 VexRiscv._zz_318_[10]
.sym 63358 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 63360 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 63362 VexRiscv._zz_318_[11]
.sym 63363 VexRiscv._zz_316_[11]
.sym 63364 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 63366 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 63368 VexRiscv._zz_316_[12]
.sym 63369 VexRiscv._zz_318_[12]
.sym 63370 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 63372 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 63374 VexRiscv._zz_316_[13]
.sym 63375 VexRiscv._zz_318_[13]
.sym 63376 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 63378 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 63380 VexRiscv._zz_316_[14]
.sym 63381 VexRiscv._zz_318_[14]
.sym 63382 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 63384 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 63386 VexRiscv._zz_316_[15]
.sym 63387 VexRiscv._zz_318_[15]
.sym 63388 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 63389 $abc$40744$n2621_$glb_ce
.sym 63390 clk12_$glb_clk
.sym 63391 $abc$40744$n233_$glb_sr
.sym 63392 VexRiscv._zz_316_[14]
.sym 63393 VexRiscv._zz_316_[18]
.sym 63394 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 63395 $abc$40744$n4474_1
.sym 63396 VexRiscv._zz_316_[17]
.sym 63397 $abc$40744$n4656_1
.sym 63398 $abc$40744$n4400_1
.sym 63399 VexRiscv._zz_36_[24]
.sym 63404 $abc$40744$n4265_1
.sym 63405 $abc$40744$n4868
.sym 63406 VexRiscv._zz_195_[7]
.sym 63407 $abc$40744$n4230_1
.sym 63408 VexRiscv._zz_194_[10]
.sym 63409 $abc$40744$n4384
.sym 63410 $abc$40744$n4872
.sym 63411 $abc$40744$n4383_1
.sym 63412 $abc$40744$n4382_1
.sym 63413 VexRiscv._zz_216_[18]
.sym 63414 $abc$40744$n3999
.sym 63416 VexRiscv._zz_164_[23]
.sym 63417 $abc$40744$n4479_1
.sym 63418 VexRiscv.decode_to_execute_RS2[27]
.sym 63419 $abc$40744$n4843
.sym 63420 VexRiscv._zz_323_[0]
.sym 63421 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 63422 $abc$40744$n4236_1
.sym 63423 VexRiscv._zz_49_[0]
.sym 63424 $abc$40744$n5315_1
.sym 63425 $abc$40744$n4267_1
.sym 63426 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 63427 VexRiscv._zz_49_[0]
.sym 63428 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 63434 VexRiscv._zz_318_[16]
.sym 63435 VexRiscv._zz_316_[20]
.sym 63438 VexRiscv._zz_318_[20]
.sym 63439 VexRiscv._zz_318_[21]
.sym 63440 VexRiscv._zz_316_[21]
.sym 63441 VexRiscv._zz_318_[23]
.sym 63443 VexRiscv._zz_318_[17]
.sym 63444 VexRiscv._zz_318_[18]
.sym 63448 VexRiscv._zz_316_[19]
.sym 63450 VexRiscv._zz_316_[18]
.sym 63451 VexRiscv._zz_316_[23]
.sym 63453 VexRiscv._zz_316_[17]
.sym 63456 VexRiscv._zz_318_[22]
.sym 63461 VexRiscv._zz_318_[19]
.sym 63462 VexRiscv._zz_316_[22]
.sym 63464 VexRiscv._zz_316_[16]
.sym 63465 $auto$alumacc.cc:474:replace_alu$4039.C[17]
.sym 63467 VexRiscv._zz_318_[16]
.sym 63468 VexRiscv._zz_316_[16]
.sym 63469 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 63471 $auto$alumacc.cc:474:replace_alu$4039.C[18]
.sym 63473 VexRiscv._zz_316_[17]
.sym 63474 VexRiscv._zz_318_[17]
.sym 63475 $auto$alumacc.cc:474:replace_alu$4039.C[17]
.sym 63477 $auto$alumacc.cc:474:replace_alu$4039.C[19]
.sym 63479 VexRiscv._zz_316_[18]
.sym 63480 VexRiscv._zz_318_[18]
.sym 63481 $auto$alumacc.cc:474:replace_alu$4039.C[18]
.sym 63483 $auto$alumacc.cc:474:replace_alu$4039.C[20]
.sym 63485 VexRiscv._zz_316_[19]
.sym 63486 VexRiscv._zz_318_[19]
.sym 63487 $auto$alumacc.cc:474:replace_alu$4039.C[19]
.sym 63489 $auto$alumacc.cc:474:replace_alu$4039.C[21]
.sym 63491 VexRiscv._zz_318_[20]
.sym 63492 VexRiscv._zz_316_[20]
.sym 63493 $auto$alumacc.cc:474:replace_alu$4039.C[20]
.sym 63495 $auto$alumacc.cc:474:replace_alu$4039.C[22]
.sym 63497 VexRiscv._zz_318_[21]
.sym 63498 VexRiscv._zz_316_[21]
.sym 63499 $auto$alumacc.cc:474:replace_alu$4039.C[21]
.sym 63501 $auto$alumacc.cc:474:replace_alu$4039.C[23]
.sym 63503 VexRiscv._zz_318_[22]
.sym 63504 VexRiscv._zz_316_[22]
.sym 63505 $auto$alumacc.cc:474:replace_alu$4039.C[22]
.sym 63507 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 63509 VexRiscv._zz_316_[23]
.sym 63510 VexRiscv._zz_318_[23]
.sym 63511 $auto$alumacc.cc:474:replace_alu$4039.C[23]
.sym 63512 $abc$40744$n2621_$glb_ce
.sym 63513 clk12_$glb_clk
.sym 63514 $abc$40744$n233_$glb_sr
.sym 63515 $abc$40744$n5324_1
.sym 63516 $abc$40744$n4660_1
.sym 63517 VexRiscv.CsrPlugin_mepc[4]
.sym 63518 $abc$40744$n4512
.sym 63519 $abc$40744$n4659
.sym 63520 $abc$40744$n4503
.sym 63521 $abc$40744$n4655
.sym 63522 $abc$40744$n4485_1
.sym 63523 VexRiscv._zz_195_[28]
.sym 63526 VexRiscv._zz_195_[28]
.sym 63527 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 63528 $abc$40744$n4400_1
.sym 63529 VexRiscv._zz_35_[8]
.sym 63530 $abc$40744$n4474_1
.sym 63531 VexRiscv._zz_35_[27]
.sym 63532 VexRiscv._zz_35_[9]
.sym 63533 $abc$40744$n7766
.sym 63534 VexRiscv._zz_194_[18]
.sym 63535 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 63536 VexRiscv._zz_194_[14]
.sym 63537 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 63538 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 63539 VexRiscv._zz_194_[17]
.sym 63540 VexRiscv._zz_195_[31]
.sym 63541 VexRiscv._zz_316_[30]
.sym 63542 VexRiscv._zz_171_[0]
.sym 63543 VexRiscv._zz_79_[23]
.sym 63544 VexRiscv._zz_152_[22]
.sym 63546 VexRiscv._zz_200_[26]
.sym 63547 VexRiscv._zz_152_[22]
.sym 63548 VexRiscv.decode_to_execute_RS2[23]
.sym 63549 $abc$40744$n4077
.sym 63550 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63551 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 63557 VexRiscv._zz_318_[24]
.sym 63559 VexRiscv._zz_316_[30]
.sym 63560 VexRiscv._zz_318_[27]
.sym 63561 VexRiscv._zz_316_[26]
.sym 63562 VexRiscv._zz_316_[25]
.sym 63564 VexRiscv._zz_318_[31]
.sym 63566 VexRiscv._zz_318_[25]
.sym 63567 VexRiscv._zz_318_[26]
.sym 63568 VexRiscv._zz_316_[28]
.sym 63569 VexRiscv._zz_318_[28]
.sym 63571 VexRiscv._zz_318_[30]
.sym 63573 VexRiscv._zz_316_[27]
.sym 63574 VexRiscv._zz_316_[24]
.sym 63578 VexRiscv._zz_318_[29]
.sym 63582 VexRiscv._zz_316_[29]
.sym 63583 VexRiscv._zz_316_[31]
.sym 63588 $auto$alumacc.cc:474:replace_alu$4039.C[25]
.sym 63590 VexRiscv._zz_318_[24]
.sym 63591 VexRiscv._zz_316_[24]
.sym 63592 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 63594 $auto$alumacc.cc:474:replace_alu$4039.C[26]
.sym 63596 VexRiscv._zz_316_[25]
.sym 63597 VexRiscv._zz_318_[25]
.sym 63598 $auto$alumacc.cc:474:replace_alu$4039.C[25]
.sym 63600 $auto$alumacc.cc:474:replace_alu$4039.C[27]
.sym 63602 VexRiscv._zz_316_[26]
.sym 63603 VexRiscv._zz_318_[26]
.sym 63604 $auto$alumacc.cc:474:replace_alu$4039.C[26]
.sym 63606 $auto$alumacc.cc:474:replace_alu$4039.C[28]
.sym 63608 VexRiscv._zz_318_[27]
.sym 63609 VexRiscv._zz_316_[27]
.sym 63610 $auto$alumacc.cc:474:replace_alu$4039.C[27]
.sym 63612 $auto$alumacc.cc:474:replace_alu$4039.C[29]
.sym 63614 VexRiscv._zz_316_[28]
.sym 63615 VexRiscv._zz_318_[28]
.sym 63616 $auto$alumacc.cc:474:replace_alu$4039.C[28]
.sym 63618 $auto$alumacc.cc:474:replace_alu$4039.C[30]
.sym 63620 VexRiscv._zz_318_[29]
.sym 63621 VexRiscv._zz_316_[29]
.sym 63622 $auto$alumacc.cc:474:replace_alu$4039.C[29]
.sym 63624 $auto$alumacc.cc:474:replace_alu$4039.C[31]
.sym 63626 VexRiscv._zz_316_[30]
.sym 63627 VexRiscv._zz_318_[30]
.sym 63628 $auto$alumacc.cc:474:replace_alu$4039.C[30]
.sym 63630 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 63632 VexRiscv._zz_316_[31]
.sym 63633 VexRiscv._zz_318_[31]
.sym 63634 $auto$alumacc.cc:474:replace_alu$4039.C[31]
.sym 63635 $abc$40744$n2621_$glb_ce
.sym 63636 clk12_$glb_clk
.sym 63637 $abc$40744$n233_$glb_sr
.sym 63638 VexRiscv._zz_79_[23]
.sym 63639 $abc$40744$n4704
.sym 63640 $abc$40744$n4580_1
.sym 63641 $abc$40744$n4616_1
.sym 63642 $abc$40744$n4617_1
.sym 63643 $abc$40744$n4665
.sym 63644 VexRiscv._zz_35_[28]
.sym 63645 VexRiscv._zz_79_[26]
.sym 63647 $abc$40744$n4503
.sym 63650 VexRiscv._zz_35_[27]
.sym 63651 $abc$40744$n5315_1
.sym 63652 $abc$40744$n233
.sym 63654 $abc$40744$n2565
.sym 63655 VexRiscv._zz_152_[27]
.sym 63656 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 63658 VexRiscv._zz_79_[18]
.sym 63659 $abc$40744$n4979
.sym 63662 VexRiscv._zz_195_[18]
.sym 63663 VexRiscv._zz_318_[25]
.sym 63664 $abc$40744$n4686_1
.sym 63667 VexRiscv._zz_152_[22]
.sym 63668 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 63670 $abc$40744$n6712
.sym 63671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63673 $abc$40744$n2523
.sym 63674 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 63679 VexRiscv._zz_49_[1]
.sym 63680 VexRiscv.execute_to_memory_IS_DIV
.sym 63681 VexRiscv._zz_195_[29]
.sym 63682 $abc$40744$n4686_1
.sym 63683 VexRiscv._zz_152_[22]
.sym 63684 VexRiscv._zz_318_[28]
.sym 63685 VexRiscv.memory_arbitration_isValid
.sym 63686 VexRiscv._zz_318_[30]
.sym 63690 $abc$40744$n4595_1
.sym 63691 VexRiscv._zz_194_[28]
.sym 63692 $abc$40744$n4265_1
.sym 63693 VexRiscv._zz_49_[0]
.sym 63695 $abc$40744$n4134_1
.sym 63696 VexRiscv._zz_318_[32]
.sym 63698 VexRiscv._zz_171_[1]
.sym 63700 VexRiscv._zz_195_[31]
.sym 63701 VexRiscv._zz_316_[32]
.sym 63702 VexRiscv._zz_171_[0]
.sym 63706 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 63707 VexRiscv._zz_152_[22]
.sym 63708 VexRiscv._zz_323_[0]
.sym 63711 $auto$alumacc.cc:474:replace_alu$4039.C[33]
.sym 63713 VexRiscv._zz_318_[32]
.sym 63714 VexRiscv._zz_316_[32]
.sym 63715 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 63719 VexRiscv._zz_316_[32]
.sym 63720 VexRiscv._zz_318_[32]
.sym 63721 $auto$alumacc.cc:474:replace_alu$4039.C[33]
.sym 63724 VexRiscv._zz_152_[22]
.sym 63725 VexRiscv._zz_171_[1]
.sym 63726 $abc$40744$n4595_1
.sym 63727 VexRiscv._zz_171_[0]
.sym 63730 VexRiscv._zz_318_[30]
.sym 63732 VexRiscv._zz_195_[31]
.sym 63733 $abc$40744$n4265_1
.sym 63738 VexRiscv._zz_323_[0]
.sym 63739 VexRiscv._zz_194_[28]
.sym 63742 VexRiscv.execute_to_memory_IS_DIV
.sym 63743 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 63744 $abc$40744$n4686_1
.sym 63745 VexRiscv.memory_arbitration_isValid
.sym 63748 VexRiscv._zz_195_[29]
.sym 63749 VexRiscv._zz_318_[28]
.sym 63750 $abc$40744$n4265_1
.sym 63754 VexRiscv._zz_49_[0]
.sym 63755 VexRiscv._zz_49_[1]
.sym 63756 VexRiscv._zz_152_[22]
.sym 63757 $abc$40744$n4134_1
.sym 63758 $abc$40744$n2621_$glb_ce
.sym 63759 clk12_$glb_clk
.sym 63760 $abc$40744$n233_$glb_sr
.sym 63761 $abc$40744$n4975
.sym 63762 $abc$40744$n4530
.sym 63763 $abc$40744$n4641_1
.sym 63764 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 63765 $abc$40744$n4959_1
.sym 63766 $abc$40744$n4976
.sym 63767 $abc$40744$n4663_1
.sym 63768 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 63773 $abc$40744$n4543
.sym 63774 $abc$40744$n3638
.sym 63775 VexRiscv._zz_35_[27]
.sym 63776 VexRiscv.execute_to_memory_IS_DIV
.sym 63777 VexRiscv._zz_195_[29]
.sym 63778 VexRiscv._zz_79_[26]
.sym 63779 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 63780 VexRiscv._zz_79_[23]
.sym 63781 $abc$40744$n4742_1
.sym 63782 VexRiscv._zz_79_[22]
.sym 63784 VexRiscv.execute_to_memory_IS_DIV
.sym 63786 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63787 VexRiscv.lastStagePc[4]
.sym 63788 VexRiscv._zz_152_[25]
.sym 63793 VexRiscv._zz_35_[28]
.sym 63795 VexRiscv._zz_41_[3]
.sym 63796 $abc$40744$n4530
.sym 63802 $abc$40744$n4592_1
.sym 63803 $abc$40744$n4586_1
.sym 63806 $abc$40744$n4597_1
.sym 63807 $abc$40744$n4651
.sym 63808 VexRiscv._zz_195_[26]
.sym 63809 $abc$40744$n4599_1
.sym 63810 $abc$40744$n4265_1
.sym 63811 $abc$40744$n4267_1
.sym 63812 $abc$40744$n4266_1
.sym 63815 VexRiscv.CsrPlugin_mtval[22]
.sym 63816 VexRiscv.memory_arbitration_isValid
.sym 63817 $abc$40744$n4873_1
.sym 63818 VexRiscv.execute_to_memory_IS_DIV
.sym 63819 $abc$40744$n4596_1
.sym 63820 $abc$40744$n3638
.sym 63822 $abc$40744$n4959_1
.sym 63823 VexRiscv._zz_318_[25]
.sym 63824 $abc$40744$n4663_1
.sym 63825 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 63826 $abc$40744$n3749
.sym 63828 VexRiscv._zz_36_[22]
.sym 63829 $abc$40744$n4595_1
.sym 63830 VexRiscv._zz_35_[26]
.sym 63831 $abc$40744$n4230_1
.sym 63832 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 63835 $abc$40744$n4663_1
.sym 63836 $abc$40744$n4266_1
.sym 63838 VexRiscv._zz_35_[26]
.sym 63841 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 63842 $abc$40744$n4592_1
.sym 63843 VexRiscv.memory_arbitration_isValid
.sym 63844 VexRiscv.execute_to_memory_IS_DIV
.sym 63847 $abc$40744$n4597_1
.sym 63848 $abc$40744$n4599_1
.sym 63849 $abc$40744$n4595_1
.sym 63850 $abc$40744$n3749
.sym 63853 $abc$40744$n4596_1
.sym 63854 $abc$40744$n4230_1
.sym 63856 VexRiscv.CsrPlugin_mtval[22]
.sym 63859 $abc$40744$n3638
.sym 63860 $abc$40744$n4651
.sym 63862 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 63865 $abc$40744$n4265_1
.sym 63866 VexRiscv._zz_195_[26]
.sym 63867 VexRiscv._zz_318_[25]
.sym 63871 $abc$40744$n4873_1
.sym 63873 $abc$40744$n4959_1
.sym 63874 VexRiscv._zz_36_[22]
.sym 63877 $abc$40744$n4586_1
.sym 63879 VexRiscv._zz_36_[22]
.sym 63880 $abc$40744$n4267_1
.sym 63881 $abc$40744$n2586_$glb_ce
.sym 63882 clk12_$glb_clk
.sym 63884 $abc$40744$n3980
.sym 63885 VexRiscv.lastStagePc[20]
.sym 63886 $abc$40744$n3983
.sym 63887 $abc$40744$n3979
.sym 63888 $abc$40744$n6098_1
.sym 63889 $abc$40744$n2523
.sym 63890 VexRiscv.lastStagePc[28]
.sym 63891 VexRiscv.lastStagePc[4]
.sym 63892 $abc$40744$n3749
.sym 63896 VexRiscv._zz_35_[26]
.sym 63897 $abc$40744$n4586_1
.sym 63898 $abc$40744$n4872
.sym 63900 VexRiscv._zz_35_[22]
.sym 63901 $abc$40744$n4977_1
.sym 63902 $abc$40744$n4872
.sym 63903 VexRiscv.CsrPlugin_mtval[22]
.sym 63905 csrbankarray_csrbank0_leds_out0_w[1]
.sym 63906 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 63907 $abc$40744$n4267_1
.sym 63911 $abc$40744$n3727_1
.sym 63917 $abc$40744$n4239_1
.sym 63927 $abc$40744$n3727_1
.sym 63928 $abc$40744$n4239_1
.sym 63930 VexRiscv._zz_318_[27]
.sym 63931 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63935 VexRiscv._zz_36_[22]
.sym 63937 $abc$40744$n4593_1
.sym 63938 $abc$40744$n4687
.sym 63939 $abc$40744$n4600_1
.sym 63943 $abc$40744$n233
.sym 63945 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 63946 VexRiscv._zz_195_[23]
.sym 63947 $abc$40744$n4234
.sym 63948 $abc$40744$n3638
.sym 63949 VexRiscv._zz_195_[28]
.sym 63951 $abc$40744$n4601_1
.sym 63952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63953 VexRiscv._zz_41_[4]
.sym 63954 $abc$40744$n4265_1
.sym 63955 VexRiscv._zz_318_[22]
.sym 63958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63959 $abc$40744$n4593_1
.sym 63961 $abc$40744$n3638
.sym 63965 $abc$40744$n4687
.sym 63966 $abc$40744$n3638
.sym 63967 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 63971 $abc$40744$n4239_1
.sym 63972 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 63978 VexRiscv._zz_41_[4]
.sym 63983 VexRiscv._zz_195_[23]
.sym 63984 $abc$40744$n4265_1
.sym 63985 VexRiscv._zz_318_[22]
.sym 63988 VexRiscv._zz_318_[27]
.sym 63990 VexRiscv._zz_195_[28]
.sym 63991 $abc$40744$n4265_1
.sym 63995 VexRiscv._zz_36_[22]
.sym 64000 $abc$40744$n4601_1
.sym 64001 $abc$40744$n4234
.sym 64002 $abc$40744$n4600_1
.sym 64003 $abc$40744$n3727_1
.sym 64004 $abc$40744$n233
.sym 64005 clk12_$glb_clk
.sym 64007 spiflash_counter[0]
.sym 64008 spiflash_counter[7]
.sym 64009 spiflash_counter[5]
.sym 64010 spiflash_counter[3]
.sym 64011 spiflash_counter[4]
.sym 64012 spiflash_counter[2]
.sym 64013 spiflash_counter[6]
.sym 64014 $abc$40744$n6571
.sym 64020 VexRiscv.lastStagePc[28]
.sym 64022 $abc$40744$n3979
.sym 64023 user_btn0
.sym 64025 $abc$40744$n5315_1
.sym 64026 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 64028 VexRiscv.lastStagePc[20]
.sym 64038 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 64040 spiflash_counter[0]
.sym 64060 $abc$40744$n6678
.sym 64069 $abc$40744$n6692
.sym 64075 $abc$40744$n2466
.sym 64079 user_btn0
.sym 64093 user_btn0
.sym 64094 $abc$40744$n6678
.sym 64107 user_btn0
.sym 64108 $abc$40744$n6692
.sym 64127 $abc$40744$n2466
.sym 64128 clk12_$glb_clk
.sym 64129 sys_rst_$glb_sr
.sym 64138 $abc$40744$n5315_1
.sym 64151 $abc$40744$n6692
.sym 64157 $abc$40744$n2523
.sym 64200 $abc$40744$n233
.sym 64233 basesoc_timer0_reload_storage[1]
.sym 64234 basesoc_timer0_reload_storage[2]
.sym 64245 $abc$40744$n2434
.sym 64246 $abc$40744$n4843
.sym 64248 array_muxed0[11]
.sym 64251 $abc$40744$n5552_1
.sym 64254 $abc$40744$n2644
.sym 64265 csrbankarray_csrbank0_leds_out0_w[4]
.sym 64274 $abc$40744$n2434
.sym 64288 basesoc_dat_w[1]
.sym 64331 basesoc_dat_w[1]
.sym 64351 $abc$40744$n2434
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64359 basesoc_timer0_load_storage[29]
.sym 64360 basesoc_timer0_load_storage[30]
.sym 64363 $abc$40744$n5919_1
.sym 64364 basesoc_timer0_load_storage[26]
.sym 64365 basesoc_timer0_load_storage[24]
.sym 64369 csrbankarray_sel_r
.sym 64370 array_muxed1[4]
.sym 64371 basesoc_timer0_value[13]
.sym 64372 array_muxed1[13]
.sym 64373 $abc$40744$n2442
.sym 64374 $abc$40744$n2434
.sym 64377 basesoc_dat_w[2]
.sym 64378 $abc$40744$n2442
.sym 64379 $PACKER_VCC_NET
.sym 64380 user_btn_n
.sym 64381 array_muxed1[0]
.sym 64388 basesoc_dat_w[2]
.sym 64398 $abc$40744$n2430
.sym 64400 $abc$40744$n2426
.sym 64401 basesoc_timer0_eventmanager_pending_w
.sym 64403 $abc$40744$n3792
.sym 64408 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64409 $abc$40744$n3907
.sym 64410 basesoc_ctrl_reset_reset_r
.sym 64411 basesoc_dat_w[3]
.sym 64413 basesoc_dat_w[4]
.sym 64418 basesoc_timer0_reload_storage[0]
.sym 64419 basesoc_we
.sym 64420 $PACKER_VCC_NET
.sym 64423 basesoc_dat_w[6]
.sym 64424 $abc$40744$n3894_1
.sym 64435 basesoc_dat_w[6]
.sym 64436 $abc$40744$n3894_1
.sym 64438 $abc$40744$n5922_1
.sym 64439 basesoc_timer0_value[0]
.sym 64441 basesoc_timer0_eventmanager_status_w
.sym 64446 basesoc_dat_w[2]
.sym 64447 basesoc_timer0_reload_storage[0]
.sym 64449 $PACKER_VCC_NET
.sym 64450 $abc$40744$n5924_1
.sym 64453 $abc$40744$n2428
.sym 64456 basesoc_ctrl_reset_reset_r
.sym 64459 $abc$40744$n6705
.sym 64460 sys_rst
.sym 64461 $abc$40744$n6783_1
.sym 64463 $abc$40744$n3907
.sym 64464 $abc$40744$n5919_1
.sym 64465 basesoc_dat_w[3]
.sym 64468 basesoc_timer0_value[0]
.sym 64469 $PACKER_VCC_NET
.sym 64476 basesoc_dat_w[3]
.sym 64480 basesoc_dat_w[2]
.sym 64486 basesoc_ctrl_reset_reset_r
.sym 64492 $abc$40744$n5924_1
.sym 64493 $abc$40744$n5922_1
.sym 64494 $abc$40744$n5919_1
.sym 64495 $abc$40744$n6783_1
.sym 64499 basesoc_dat_w[6]
.sym 64504 sys_rst
.sym 64505 $abc$40744$n3894_1
.sym 64507 $abc$40744$n3907
.sym 64510 $abc$40744$n6705
.sym 64512 basesoc_timer0_reload_storage[0]
.sym 64513 basesoc_timer0_eventmanager_status_w
.sym 64514 $abc$40744$n2428
.sym 64515 clk12_$glb_clk
.sym 64516 sys_rst_$glb_sr
.sym 64517 $abc$40744$n3904_1
.sym 64518 $abc$40744$n5920_1
.sym 64519 $abc$40744$n6783_1
.sym 64520 $abc$40744$n2432
.sym 64521 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64522 basesoc_ctrl_reset_reset_r
.sym 64523 $abc$40744$n6825_1
.sym 64527 basesoc_ctrl_storage[16]
.sym 64529 $abc$40744$n6327_1
.sym 64531 basesoc_timer0_load_storage[22]
.sym 64532 basesoc_uart_phy_rx_reg[4]
.sym 64534 basesoc_timer0_load_storage[24]
.sym 64541 basesoc_timer0_reload_storage[3]
.sym 64542 basesoc_dat_w[2]
.sym 64543 basesoc_timer0_en_storage
.sym 64544 basesoc_ctrl_reset_reset_r
.sym 64545 $abc$40744$n3913
.sym 64546 basesoc_uart_eventmanager_status_w[0]
.sym 64547 $abc$40744$n2442
.sym 64548 $abc$40744$n3973
.sym 64549 basesoc_timer0_load_storage[26]
.sym 64550 $abc$40744$n3904_1
.sym 64551 basesoc_timer0_reload_storage[13]
.sym 64552 $abc$40744$n5920_1
.sym 64559 $abc$40744$n3818
.sym 64560 basesoc_timer0_reload_storage[8]
.sym 64561 basesoc_timer0_eventmanager_status_w
.sym 64562 basesoc_adr[3]
.sym 64563 $abc$40744$n6729
.sym 64564 basesoc_timer0_value[13]
.sym 64567 basesoc_timer0_load_storage[29]
.sym 64568 basesoc_timer0_value[24]
.sym 64569 $abc$40744$n2442
.sym 64570 $abc$40744$n3792
.sym 64571 $abc$40744$n6744
.sym 64576 sys_rst
.sym 64577 basesoc_timer0_reload_storage[13]
.sym 64578 basesoc_adr[4]
.sym 64579 $abc$40744$n3894_1
.sym 64580 $abc$40744$n3898_1
.sym 64582 basesoc_adr[2]
.sym 64583 $abc$40744$n3917
.sym 64585 $abc$40744$n3908_1
.sym 64591 $abc$40744$n3898_1
.sym 64592 $abc$40744$n3894_1
.sym 64593 sys_rst
.sym 64597 $abc$40744$n3818
.sym 64598 basesoc_adr[4]
.sym 64599 basesoc_adr[2]
.sym 64600 basesoc_adr[3]
.sym 64604 basesoc_timer0_value[24]
.sym 64609 basesoc_timer0_eventmanager_status_w
.sym 64611 $abc$40744$n6729
.sym 64612 basesoc_timer0_reload_storage[8]
.sym 64615 $abc$40744$n3908_1
.sym 64616 basesoc_timer0_reload_storage[13]
.sym 64617 basesoc_timer0_load_storage[29]
.sym 64618 $abc$40744$n3792
.sym 64622 basesoc_timer0_value[13]
.sym 64627 $abc$40744$n6744
.sym 64628 basesoc_timer0_reload_storage[13]
.sym 64630 basesoc_timer0_eventmanager_status_w
.sym 64633 $abc$40744$n3894_1
.sym 64634 $abc$40744$n3917
.sym 64636 sys_rst
.sym 64637 $abc$40744$n2442
.sym 64638 clk12_$glb_clk
.sym 64639 sys_rst_$glb_sr
.sym 64640 $abc$40744$n3913
.sym 64641 $abc$40744$n6826_1
.sym 64642 basesoc_timer0_reload_storage[0]
.sym 64643 $abc$40744$n3908_1
.sym 64644 basesoc_timer0_reload_storage[6]
.sym 64645 $abc$40744$n3894_1
.sym 64646 basesoc_timer0_reload_storage[3]
.sym 64647 basesoc_timer0_reload_storage[4]
.sym 64648 $abc$40744$n6001
.sym 64649 basesoc_ctrl_reset_reset_r
.sym 64650 basesoc_ctrl_reset_reset_r
.sym 64651 VexRiscv._zz_289_[1]
.sym 64652 $abc$40744$n2426
.sym 64653 $abc$40744$n3818
.sym 64654 $abc$40744$n2511
.sym 64655 $abc$40744$n3983
.sym 64656 array_muxed0[12]
.sym 64657 csrbankarray_csrbank3_bitbang0_w[0]
.sym 64658 array_muxed1[0]
.sym 64659 $abc$40744$n3904_1
.sym 64660 basesoc_uart_phy_rx_reg[3]
.sym 64661 array_muxed1[10]
.sym 64662 $abc$40744$n3905
.sym 64663 array_muxed0[11]
.sym 64665 $abc$40744$n3794
.sym 64666 basesoc_adr[4]
.sym 64670 $abc$40744$n3988
.sym 64671 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 64673 $abc$40744$n3895
.sym 64674 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64681 $abc$40744$n6823_1
.sym 64682 basesoc_adr[4]
.sym 64683 basesoc_timer0_value_status[24]
.sym 64684 basesoc_timer0_load_storage[13]
.sym 64685 $abc$40744$n3815
.sym 64686 basesoc_timer0_load_storage[8]
.sym 64687 $abc$40744$n3898_1
.sym 64688 basesoc_timer0_eventmanager_status_w
.sym 64689 basesoc_adr[3]
.sym 64690 basesoc_adr[2]
.sym 64691 $abc$40744$n3895
.sym 64692 $abc$40744$n6822_1
.sym 64694 $abc$40744$n6781
.sym 64695 $abc$40744$n6162_1
.sym 64696 $abc$40744$n6184
.sym 64698 $abc$40744$n6826_1
.sym 64700 basesoc_timer0_load_storage[24]
.sym 64701 $abc$40744$n5931_1
.sym 64702 $abc$40744$n5932_1
.sym 64703 basesoc_timer0_en_storage
.sym 64704 $abc$40744$n6827_1
.sym 64707 array_muxed0[10]
.sym 64711 array_muxed0[9]
.sym 64715 array_muxed0[9]
.sym 64720 $abc$40744$n3895
.sym 64721 $abc$40744$n6823_1
.sym 64722 $abc$40744$n6827_1
.sym 64723 $abc$40744$n5931_1
.sym 64726 $abc$40744$n6184
.sym 64727 basesoc_timer0_load_storage[24]
.sym 64728 basesoc_timer0_en_storage
.sym 64732 array_muxed0[10]
.sym 64738 $abc$40744$n3898_1
.sym 64739 $abc$40744$n5932_1
.sym 64740 basesoc_timer0_value_status[24]
.sym 64741 basesoc_timer0_load_storage[8]
.sym 64744 basesoc_adr[3]
.sym 64745 $abc$40744$n3815
.sym 64746 basesoc_timer0_eventmanager_status_w
.sym 64747 basesoc_adr[2]
.sym 64750 basesoc_timer0_en_storage
.sym 64751 basesoc_timer0_load_storage[13]
.sym 64753 $abc$40744$n6162_1
.sym 64756 $abc$40744$n6826_1
.sym 64757 $abc$40744$n6781
.sym 64758 basesoc_adr[4]
.sym 64759 $abc$40744$n6822_1
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64763 basesoc_adr[11]
.sym 64764 $abc$40744$n3988
.sym 64765 $abc$40744$n3796
.sym 64766 $abc$40744$n3973
.sym 64767 $abc$40744$n3936
.sym 64768 $abc$40744$n3795
.sym 64769 basesoc_adr[12]
.sym 64770 $abc$40744$n3841_1
.sym 64773 VexRiscv._zz_289_[4]
.sym 64774 VexRiscv._zz_290_[1]
.sym 64775 $abc$40744$n2296
.sym 64776 $abc$40744$n4377
.sym 64777 $abc$40744$n3815
.sym 64778 $abc$40744$n3817
.sym 64779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 64780 basesoc_timer0_load_storage[13]
.sym 64781 $abc$40744$n6470_1
.sym 64782 basesoc_timer0_load_storage[8]
.sym 64783 $abc$40744$n6479_1
.sym 64784 $abc$40744$n3794
.sym 64785 basesoc_adr[3]
.sym 64786 array_muxed0[3]
.sym 64787 $abc$40744$n3792
.sym 64789 $abc$40744$n3908_1
.sym 64790 $abc$40744$n3795
.sym 64791 basesoc_dat_w[3]
.sym 64793 basesoc_adr[0]
.sym 64794 basesoc_ctrl_reset_reset_r
.sym 64795 basesoc_dat_w[7]
.sym 64796 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 64797 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64798 basesoc_ctrl_reset_reset_r
.sym 64804 basesoc_adr[9]
.sym 64809 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 64812 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 64814 $abc$40744$n3793
.sym 64815 basesoc_adr[10]
.sym 64816 $abc$40744$n3842_1
.sym 64825 basesoc_adr[13]
.sym 64826 $abc$40744$n3869
.sym 64827 $abc$40744$n3841_1
.sym 64829 array_muxed0[13]
.sym 64837 basesoc_adr[9]
.sym 64838 $abc$40744$n3841_1
.sym 64839 basesoc_adr[10]
.sym 64840 basesoc_adr[13]
.sym 64843 $abc$40744$n3793
.sym 64845 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 64846 $abc$40744$n3869
.sym 64849 basesoc_adr[10]
.sym 64850 basesoc_adr[13]
.sym 64851 basesoc_adr[9]
.sym 64852 $abc$40744$n3841_1
.sym 64855 $abc$40744$n3793
.sym 64856 $abc$40744$n3869
.sym 64857 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 64861 basesoc_adr[9]
.sym 64863 basesoc_adr[10]
.sym 64864 basesoc_adr[13]
.sym 64868 array_muxed0[13]
.sym 64873 basesoc_adr[10]
.sym 64874 basesoc_adr[13]
.sym 64875 basesoc_adr[9]
.sym 64876 $abc$40744$n3841_1
.sym 64879 $abc$40744$n3841_1
.sym 64881 $abc$40744$n3842_1
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 basesoc_uart_phy_rx_busy
.sym 64887 basesoc_adr[0]
.sym 64888 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 64889 $abc$40744$n3868_1
.sym 64890 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 64891 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 64892 $abc$40744$n3792
.sym 64893 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 64896 $abc$40744$n214
.sym 64897 $abc$40744$n4843
.sym 64898 basesoc_uart_tx_fifo_wrport_we
.sym 64899 array_muxed0[11]
.sym 64900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 64901 basesoc_dat_w[1]
.sym 64902 $abc$40744$n3793
.sym 64903 $abc$40744$n3713_1
.sym 64904 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 64906 basesoc_uart_phy_rx_reg[7]
.sym 64907 basesoc_dat_w[1]
.sym 64908 $abc$40744$n6464_1
.sym 64909 basesoc_uart_tx_fifo_consume[2]
.sym 64910 basesoc_adr[2]
.sym 64911 basesoc_dat_w[4]
.sym 64912 $abc$40744$n190
.sym 64914 $abc$40744$n3936
.sym 64916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 64917 $PACKER_VCC_NET
.sym 64918 VexRiscv._zz_289_[4]
.sym 64919 basesoc_adr[2]
.sym 64920 basesoc_we
.sym 64921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 64928 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 64929 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 64930 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 64931 $abc$40744$n3936
.sym 64932 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 64933 $abc$40744$n3869
.sym 64935 $abc$40744$n3794
.sym 64937 eventmanager_status_w[0]
.sym 64938 $abc$40744$n6444_1
.sym 64939 spiflash_i
.sym 64940 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 64941 $abc$40744$n6443
.sym 64942 sys_rst
.sym 64946 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64947 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 64948 $abc$40744$n3793
.sym 64953 $abc$40744$n3818
.sym 64954 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 64956 csrbankarray_csrbank0_leds_out0_w[4]
.sym 64957 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64958 $abc$40744$n6069_1
.sym 64961 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 64962 $abc$40744$n3869
.sym 64963 $abc$40744$n3793
.sym 64967 $abc$40744$n3869
.sym 64968 $abc$40744$n3793
.sym 64969 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 64972 $abc$40744$n3869
.sym 64973 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 64975 $abc$40744$n3793
.sym 64978 $abc$40744$n3818
.sym 64979 $abc$40744$n3936
.sym 64980 eventmanager_status_w[0]
.sym 64981 $abc$40744$n6069_1
.sym 64984 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 64985 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64986 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 64987 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64990 $abc$40744$n3794
.sym 64991 $abc$40744$n3936
.sym 64993 csrbankarray_csrbank0_leds_out0_w[4]
.sym 64996 $abc$40744$n6444_1
.sym 64997 $abc$40744$n6443
.sym 64998 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 64999 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 65002 spiflash_i
.sym 65005 sys_rst
.sym 65007 clk12_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65009 $abc$40744$n2448
.sym 65010 $abc$40744$n6798_1
.sym 65011 $abc$40744$n2440
.sym 65012 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65013 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65014 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65015 $abc$40744$n3911
.sym 65016 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65020 VexRiscv._zz_171_[0]
.sym 65021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65022 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 65023 $abc$40744$n2565
.sym 65024 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 65025 eventmanager_status_w[0]
.sym 65026 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 65027 $abc$40744$n2293
.sym 65028 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 65029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 65030 array_muxed1[11]
.sym 65031 VexRiscv.dBus_cmd_payload_wr
.sym 65032 VexRiscv._zz_130_[5]
.sym 65033 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 65034 VexRiscv._zz_136_[25]
.sym 65035 $abc$40744$n3868_1
.sym 65036 $abc$40744$n3753
.sym 65038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65039 basesoc_timer0_en_storage
.sym 65040 $abc$40744$n57
.sym 65041 $abc$40744$n3809
.sym 65042 basesoc_dat_w[2]
.sym 65043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65044 $abc$40744$n194
.sym 65053 basesoc_dat_w[2]
.sym 65056 $abc$40744$n3792
.sym 65058 csrbankarray_sel_r
.sym 65060 $abc$40744$n3795
.sym 65062 $abc$40744$n4377
.sym 65063 basesoc_dat_w[3]
.sym 65064 basesoc_ctrl_reset_reset_r
.sym 65067 basesoc_dat_w[7]
.sym 65071 basesoc_dat_w[4]
.sym 65072 $abc$40744$n4723
.sym 65075 $abc$40744$n4379
.sym 65077 $abc$40744$n2434
.sym 65078 csrbankarray_sel_r
.sym 65080 basesoc_we
.sym 65081 sys_rst
.sym 65086 basesoc_dat_w[7]
.sym 65089 basesoc_ctrl_reset_reset_r
.sym 65095 $abc$40744$n3792
.sym 65096 $abc$40744$n3795
.sym 65097 sys_rst
.sym 65098 basesoc_we
.sym 65104 basesoc_dat_w[3]
.sym 65107 $abc$40744$n4379
.sym 65108 $abc$40744$n4377
.sym 65109 $abc$40744$n4723
.sym 65110 csrbankarray_sel_r
.sym 65115 basesoc_dat_w[4]
.sym 65119 $abc$40744$n4379
.sym 65120 $abc$40744$n4377
.sym 65121 $abc$40744$n4723
.sym 65122 csrbankarray_sel_r
.sym 65125 basesoc_dat_w[2]
.sym 65129 $abc$40744$n2434
.sym 65130 clk12_$glb_clk
.sym 65131 sys_rst_$glb_sr
.sym 65132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65133 count[6]
.sym 65134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65138 count[9]
.sym 65139 $abc$40744$n3754
.sym 65141 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65142 VexRiscv._zz_289_[2]
.sym 65143 $abc$40744$n3983
.sym 65144 $abc$40744$n3818
.sym 65145 $abc$40744$n3911
.sym 65146 basesoc_timer0_reload_storage[12]
.sym 65147 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65149 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65150 VexRiscv._zz_289_[3]
.sym 65151 $abc$40744$n3817
.sym 65152 $abc$40744$n8240
.sym 65153 basesoc_vexriscv_ibus_adr[12]
.sym 65154 VexRiscv._zz_289_[1]
.sym 65155 $abc$40744$n2509
.sym 65156 $abc$40744$n3765
.sym 65157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65158 basesoc_uart_phy_tx_bitcount[1]
.sym 65159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65160 VexRiscv._zz_136_[6]
.sym 65161 VexRiscv._zz_32_[1]
.sym 65163 basesoc_uart_phy_rx_busy
.sym 65164 $abc$40744$n3911
.sym 65165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65166 $abc$40744$n198
.sym 65167 basesoc_timer0_reload_storage[10]
.sym 65173 $abc$40744$n6562
.sym 65175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65176 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65177 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65178 $abc$40744$n6556
.sym 65179 $abc$40744$n6560
.sym 65180 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65182 $abc$40744$n3765
.sym 65183 $abc$40744$n3766
.sym 65184 $PACKER_VCC_NET
.sym 65185 $abc$40744$n3598_1
.sym 65186 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 65189 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 65192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65195 $abc$40744$n3755
.sym 65196 $abc$40744$n3754
.sym 65199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65201 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65206 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 65207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65208 $abc$40744$n3765
.sym 65209 $abc$40744$n3766
.sym 65213 $abc$40744$n6562
.sym 65214 $abc$40744$n3598_1
.sym 65218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 65219 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65220 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65224 $abc$40744$n6556
.sym 65226 $abc$40744$n3598_1
.sym 65230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65232 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65233 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65236 $abc$40744$n3598_1
.sym 65239 $abc$40744$n6560
.sym 65242 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65243 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65249 $abc$40744$n3755
.sym 65250 $abc$40744$n3754
.sym 65251 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 65252 $PACKER_VCC_NET
.sym 65253 clk12_$glb_clk
.sym 65255 $abc$40744$n3664
.sym 65256 $abc$40744$n3945
.sym 65257 count[16]
.sym 65258 $abc$40744$n3661
.sym 65259 $abc$40744$n3667
.sym 65260 $abc$40744$n6435
.sym 65261 count[14]
.sym 65262 basesoc_uart_phy_tx_bitcount[1]
.sym 65264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65266 VexRiscv._zz_313_
.sym 65267 csrbankarray_csrbank0_leds_out0_w[4]
.sym 65269 VexRiscv._zz_130_[5]
.sym 65270 count[1]
.sym 65271 VexRiscv.decode_to_execute_RS2[14]
.sym 65272 $abc$40744$n3818
.sym 65273 slave_sel_r[2]
.sym 65274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65275 $abc$40744$n2509
.sym 65276 count[0]
.sym 65278 count[13]
.sym 65279 $abc$40744$n3811
.sym 65281 $abc$40744$n3908_1
.sym 65282 $abc$40744$n3795
.sym 65283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 65284 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65285 VexRiscv.lastStagePc[13]
.sym 65286 $abc$40744$n233
.sym 65287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65288 $abc$40744$n2253
.sym 65289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65290 VexRiscv._zz_289_[0]
.sym 65296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65305 $abc$40744$n3758
.sym 65306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65307 VexRiscv._zz_289_[2]
.sym 65308 $abc$40744$n3757
.sym 65313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65314 VexRiscv._zz_289_[0]
.sym 65316 $abc$40744$n3598_1
.sym 65318 VexRiscv._zz_289_[3]
.sym 65319 count[0]
.sym 65320 VexRiscv._zz_136_[6]
.sym 65323 $abc$40744$n3692
.sym 65324 VexRiscv._zz_289_[1]
.sym 65326 VexRiscv._zz_289_[4]
.sym 65332 VexRiscv._zz_136_[6]
.sym 65335 VexRiscv._zz_289_[4]
.sym 65336 VexRiscv._zz_289_[3]
.sym 65337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65341 $abc$40744$n3692
.sym 65342 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65350 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65353 VexRiscv._zz_289_[0]
.sym 65354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65356 VexRiscv._zz_289_[1]
.sym 65359 $abc$40744$n3757
.sym 65360 VexRiscv._zz_289_[2]
.sym 65361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65362 $abc$40744$n3758
.sym 65366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65371 count[0]
.sym 65374 $abc$40744$n3598_1
.sym 65375 $abc$40744$n2586_$glb_ce
.sym 65376 clk12_$glb_clk
.sym 65380 $abc$40744$n7121
.sym 65381 $abc$40744$n7122
.sym 65382 $abc$40744$n7123
.sym 65383 $abc$40744$n7124
.sym 65384 $abc$40744$n7125
.sym 65385 $abc$40744$n7126
.sym 65388 $abc$40744$n3742
.sym 65389 $abc$40744$n3727_1
.sym 65390 $abc$40744$n6060_1
.sym 65391 $abc$40744$n8240
.sym 65392 VexRiscv.lastStagePc[11]
.sym 65393 basesoc_dat_w[1]
.sym 65395 VexRiscv._zz_289_[2]
.sym 65396 basesoc_uart_eventmanager_storage[1]
.sym 65397 VexRiscv._zz_130_[5]
.sym 65399 VexRiscv._zz_50_[7]
.sym 65400 $abc$40744$n4379
.sym 65401 $abc$40744$n3599
.sym 65402 $abc$40744$n3936
.sym 65403 $abc$40744$n3659
.sym 65404 basesoc_timer0_load_storage[25]
.sym 65405 $PACKER_VCC_NET
.sym 65406 basesoc_we
.sym 65407 basesoc_adr[2]
.sym 65408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 65409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65410 VexRiscv._zz_289_[4]
.sym 65411 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 65412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 65413 $abc$40744$n2278
.sym 65419 $abc$40744$n3817
.sym 65420 $abc$40744$n3608_1
.sym 65421 $abc$40744$n3635_1
.sym 65424 basesoc_we
.sym 65425 VexRiscv.CsrPlugin_mepc[13]
.sym 65427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65428 $abc$40744$n3768
.sym 65429 $abc$40744$n216
.sym 65430 $abc$40744$n3769
.sym 65433 VexRiscv._zz_289_[3]
.sym 65434 $abc$40744$n3607_1
.sym 65437 $abc$40744$n2278
.sym 65439 $abc$40744$n2644
.sym 65440 $abc$40744$n3606_1
.sym 65441 $abc$40744$n5
.sym 65442 $abc$40744$n3795
.sym 65443 $abc$40744$n3640
.sym 65444 basesoc_vexriscv_dbus_we
.sym 65445 VexRiscv.lastStagePc[13]
.sym 65446 sys_rst
.sym 65447 VexRiscv._zz_313_
.sym 65449 $abc$40744$n214
.sym 65452 $abc$40744$n5
.sym 65458 VexRiscv._zz_289_[3]
.sym 65459 $abc$40744$n3768
.sym 65460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65461 $abc$40744$n3769
.sym 65464 $abc$40744$n3817
.sym 65465 $abc$40744$n3795
.sym 65466 sys_rst
.sym 65467 basesoc_we
.sym 65470 $abc$40744$n216
.sym 65476 basesoc_vexriscv_dbus_we
.sym 65477 $abc$40744$n3640
.sym 65478 $abc$40744$n3635_1
.sym 65479 VexRiscv._zz_313_
.sym 65482 $abc$40744$n3608_1
.sym 65484 $abc$40744$n3606_1
.sym 65485 $abc$40744$n3607_1
.sym 65488 $abc$40744$n2644
.sym 65489 VexRiscv.lastStagePc[13]
.sym 65490 VexRiscv.CsrPlugin_mepc[13]
.sym 65496 $abc$40744$n214
.sym 65498 $abc$40744$n2278
.sym 65499 clk12_$glb_clk
.sym 65501 $abc$40744$n7127
.sym 65502 $abc$40744$n7128
.sym 65503 $abc$40744$n7129
.sym 65504 $abc$40744$n7130
.sym 65505 reset_delay[10]
.sym 65506 $abc$40744$n3666
.sym 65507 reset_delay[8]
.sym 65508 basesoc_timer0_load_storage[25]
.sym 65509 reset_delay[2]
.sym 65510 array_muxed0[11]
.sym 65511 array_muxed0[11]
.sym 65513 $abc$40744$n233
.sym 65514 VexRiscv.CsrPlugin_hadException
.sym 65515 grant
.sym 65516 sys_rst
.sym 65517 count[19]
.sym 65518 $abc$40744$n2540
.sym 65519 VexRiscv._zz_79_[7]
.sym 65520 VexRiscv._zz_79_[7]
.sym 65521 $abc$40744$n4261_1
.sym 65522 $abc$40744$n3607_1
.sym 65523 reset_delay[1]
.sym 65524 $abc$40744$n3608_1
.sym 65525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65526 $abc$40744$n3809
.sym 65527 $abc$40744$n5
.sym 65528 VexRiscv._zz_289_[2]
.sym 65529 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 65530 $abc$40744$n4872
.sym 65531 basesoc_timer0_en_storage
.sym 65532 $abc$40744$n3661
.sym 65533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65534 VexRiscv._zz_41_[7]
.sym 65535 basesoc_dat_w[2]
.sym 65536 $abc$40744$n57
.sym 65542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 65543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65549 VexRiscv._zz_289_[2]
.sym 65556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 65557 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65558 VexRiscv._zz_289_[1]
.sym 65560 VexRiscv._zz_289_[4]
.sym 65562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65566 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 65568 VexRiscv._zz_289_[0]
.sym 65569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65570 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 65572 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 65573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 65577 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 65581 VexRiscv._zz_289_[2]
.sym 65582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65584 VexRiscv._zz_289_[4]
.sym 65587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 65593 VexRiscv._zz_289_[0]
.sym 65594 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 65596 VexRiscv._zz_289_[1]
.sym 65602 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 65605 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 65611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 65621 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 65622 clk12_$glb_clk
.sym 65624 $abc$40744$n6796
.sym 65625 $abc$40744$n4423_1
.sym 65626 $abc$40744$n6021
.sym 65627 $abc$40744$n6797_1
.sym 65628 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 65629 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 65630 $abc$40744$n6020_1
.sym 65631 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 65632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65634 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65635 $abc$40744$n5552_1
.sym 65636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 65637 csrbankarray_csrbank0_leds_out0_w[3]
.sym 65638 $abc$40744$n4329_1
.sym 65639 basesoc_uart_tx_fifo_produce[0]
.sym 65640 $abc$40744$n6675_1
.sym 65641 VexRiscv.decode_to_execute_RS2[8]
.sym 65642 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65643 $abc$40744$n2407
.sym 65644 $abc$40744$n212
.sym 65645 por_rst
.sym 65647 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 65648 basesoc_ctrl_storage[24]
.sym 65649 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 65650 $abc$40744$n4267_1
.sym 65651 $abc$40744$n6025
.sym 65652 $abc$40744$n3911
.sym 65653 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65654 VexRiscv._zz_32_[1]
.sym 65655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65656 VexRiscv._zz_200_[7]
.sym 65657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65659 $abc$40744$n4267_1
.sym 65668 VexRiscv._zz_37_[1]
.sym 65669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65674 $abc$40744$n6020_1
.sym 65679 VexRiscv._zz_136_[22]
.sym 65681 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 65682 VexRiscv._zz_37_[0]
.sym 65684 $abc$40744$n6022_1
.sym 65685 VexRiscv.execute_arbitration_isValid
.sym 65686 basesoc_ctrl_storage[16]
.sym 65687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65689 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 65690 $abc$40744$n3814
.sym 65692 $abc$40744$n3661
.sym 65695 VexRiscv._zz_136_[2]
.sym 65698 $abc$40744$n6020_1
.sym 65699 $abc$40744$n6022_1
.sym 65700 $abc$40744$n3814
.sym 65701 basesoc_ctrl_storage[16]
.sym 65704 VexRiscv._zz_37_[1]
.sym 65705 VexRiscv.execute_arbitration_isValid
.sym 65706 VexRiscv._zz_37_[0]
.sym 65711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 65717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65719 $abc$40744$n3661
.sym 65724 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65730 VexRiscv._zz_136_[22]
.sym 65735 VexRiscv._zz_136_[2]
.sym 65737 VexRiscv._zz_136_[22]
.sym 65743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 65744 $abc$40744$n2586_$glb_ce
.sym 65745 clk12_$glb_clk
.sym 65747 VexRiscv.decode_to_execute_RS2[10]
.sym 65748 VexRiscv._zz_37_[0]
.sym 65749 VexRiscv._zz_200_[7]
.sym 65750 VexRiscv._zz_130_[7]
.sym 65751 VexRiscv._zz_171_[1]
.sym 65752 $abc$40744$n4899_1
.sym 65753 $abc$40744$n4900
.sym 65754 $abc$40744$n4303_1
.sym 65755 $abc$40744$n4422_1
.sym 65759 basesoc_timer0_reload_storage[14]
.sym 65760 $abc$40744$n6020_1
.sym 65761 $abc$40744$n6023
.sym 65762 VexRiscv._zz_200_[11]
.sym 65764 $abc$40744$n3815
.sym 65765 VexRiscv._zz_79_[9]
.sym 65766 $abc$40744$n4267_1
.sym 65767 $abc$40744$n2647
.sym 65768 $abc$40744$n2644
.sym 65769 VexRiscv._zz_41_[13]
.sym 65771 $abc$40744$n3811
.sym 65772 VexRiscv._zz_171_[1]
.sym 65773 $abc$40744$n3908_1
.sym 65774 VexRiscv.decode_to_execute_IS_MUL
.sym 65775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 65776 $abc$40744$n2253
.sym 65777 VexRiscv._zz_289_[0]
.sym 65778 $abc$40744$n233
.sym 65779 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 65780 VexRiscv.decode_to_execute_RS2[10]
.sym 65781 VexRiscv._zz_136_[2]
.sym 65782 $abc$40744$n3666
.sym 65788 $abc$40744$n6070_1
.sym 65789 $abc$40744$n235
.sym 65790 VexRiscv._zz_217_[4]
.sym 65791 $abc$40744$n6672
.sym 65792 $abc$40744$n3812
.sym 65793 VexRiscv._zz_216_[4]
.sym 65794 VexRiscv._zz_191_
.sym 65795 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 65796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65797 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 65799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65800 $abc$40744$n6712
.sym 65802 VexRiscv._zz_79_[4]
.sym 65803 $abc$40744$n4868
.sym 65805 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 65806 $abc$40744$n2438
.sym 65807 basesoc_dat_w[2]
.sym 65808 $abc$40744$n4889
.sym 65812 $abc$40744$n6675_1
.sym 65815 VexRiscv._zz_171_[0]
.sym 65816 VexRiscv._zz_171_[1]
.sym 65818 VexRiscv._zz_164_[4]
.sym 65819 $abc$40744$n6421
.sym 65821 VexRiscv._zz_191_
.sym 65822 $abc$40744$n235
.sym 65823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65827 $abc$40744$n6712
.sym 65829 VexRiscv._zz_79_[4]
.sym 65830 $abc$40744$n4889
.sym 65833 $abc$40744$n6421
.sym 65834 $abc$40744$n6672
.sym 65836 VexRiscv._zz_79_[4]
.sym 65839 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 65840 $abc$40744$n6070_1
.sym 65842 $abc$40744$n3812
.sym 65845 $abc$40744$n4868
.sym 65846 VexRiscv._zz_164_[4]
.sym 65848 VexRiscv._zz_216_[4]
.sym 65851 basesoc_dat_w[2]
.sym 65857 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 65858 VexRiscv._zz_171_[1]
.sym 65859 VexRiscv._zz_171_[0]
.sym 65860 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 65863 $abc$40744$n6675_1
.sym 65864 VexRiscv._zz_217_[4]
.sym 65865 VexRiscv._zz_164_[4]
.sym 65867 $abc$40744$n2438
.sym 65868 clk12_$glb_clk
.sym 65869 sys_rst_$glb_sr
.sym 65870 $abc$40744$n6407
.sym 65871 $abc$40744$n6025
.sym 65872 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 65873 VexRiscv._zz_36_[7]
.sym 65874 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 65875 $abc$40744$n4875
.sym 65876 VexRiscv.execute_to_memory_BRANCH_DO
.sym 65877 $abc$40744$n6029
.sym 65878 $abc$40744$n6070_1
.sym 65879 VexRiscv._zz_36_[10]
.sym 65880 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 65881 VexRiscv.memory_arbitration_isValid
.sym 65882 VexRiscv._zz_152_[10]
.sym 65883 VexRiscv._zz_164_[13]
.sym 65884 VexRiscv._zz_217_[4]
.sym 65885 VexRiscv._zz_130_[7]
.sym 65886 $abc$40744$n208
.sym 65887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65888 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 65889 $abc$40744$n4356_1
.sym 65891 $abc$40744$n4868
.sym 65892 $abc$40744$n4873_1
.sym 65893 $abc$40744$n3817
.sym 65894 VexRiscv._zz_130_[1]
.sym 65895 $abc$40744$n3749
.sym 65896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 65897 $abc$40744$n114
.sym 65898 VexRiscv._zz_171_[1]
.sym 65899 $abc$40744$n3936
.sym 65900 VexRiscv._zz_200_[0]
.sym 65901 VexRiscv._zz_289_[4]
.sym 65902 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65903 $abc$40744$n6810_1
.sym 65904 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 65905 VexRiscv._zz_35_[7]
.sym 65912 $abc$40744$n3814
.sym 65913 VexRiscv._zz_152_[1]
.sym 65917 basesoc_ctrl_storage[17]
.sym 65919 basesoc_ctrl_bus_errors[17]
.sym 65920 VexRiscv._zz_136_[25]
.sym 65925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65930 $abc$40744$n4043
.sym 65931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65933 $abc$40744$n3908_1
.sym 65937 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65939 VexRiscv._zz_290_[1]
.sym 65940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 65944 $abc$40744$n3908_1
.sym 65945 $abc$40744$n3814
.sym 65946 basesoc_ctrl_storage[17]
.sym 65947 basesoc_ctrl_bus_errors[17]
.sym 65950 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65952 VexRiscv._zz_290_[1]
.sym 65953 VexRiscv._zz_152_[1]
.sym 65956 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65963 VexRiscv._zz_136_[25]
.sym 65965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65983 $abc$40744$n4043
.sym 65986 $abc$40744$n4043
.sym 65987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 65989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65990 $abc$40744$n2586_$glb_ce
.sym 65991 clk12_$glb_clk
.sym 65993 $abc$40744$n6026_1
.sym 65994 VexRiscv._zz_200_[0]
.sym 65995 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65996 VexRiscv._zz_44_[1]
.sym 65997 VexRiscv._zz_41_[2]
.sym 65998 $abc$40744$n4194_1
.sym 65999 VexRiscv._zz_130_[1]
.sym 66000 VexRiscv._zz_200_[1]
.sym 66001 $abc$40744$n4440_1
.sym 66003 VexRiscv._zz_164_[23]
.sym 66005 basesoc_uart_phy_storage[27]
.sym 66006 $abc$40744$n6672
.sym 66007 VexRiscv._zz_79_[14]
.sym 66008 basesoc_uart_phy_storage[28]
.sym 66009 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 66010 VexRiscv._zz_216_[4]
.sym 66011 $abc$40744$n233
.sym 66012 $abc$40744$n5409_1
.sym 66013 VexRiscv._zz_191_
.sym 66014 VexRiscv._zz_79_[13]
.sym 66015 $abc$40744$n4292
.sym 66016 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 66017 $abc$40744$n4261_1
.sym 66018 VexRiscv._zz_287_[1]
.sym 66019 $abc$40744$n3809
.sym 66020 VexRiscv._zz_289_[2]
.sym 66021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66022 VexRiscv._zz_171_[0]
.sym 66023 VexRiscv._zz_152_[0]
.sym 66024 VexRiscv._zz_287_[0]
.sym 66025 VexRiscv._zz_289_[1]
.sym 66026 VexRiscv._zz_41_[7]
.sym 66036 VexRiscv._zz_287_[1]
.sym 66038 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 66039 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66040 VexRiscv._zz_287_[0]
.sym 66041 VexRiscv._zz_152_[0]
.sym 66043 VexRiscv._zz_290_[0]
.sym 66044 VexRiscv._zz_44_[0]
.sym 66045 VexRiscv._zz_200_[1]
.sym 66047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66048 $abc$40744$n3732
.sym 66049 $abc$40744$n6660
.sym 66050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 66053 VexRiscv._zz_44_[1]
.sym 66055 $abc$40744$n3742
.sym 66057 $abc$40744$n3744
.sym 66059 VexRiscv._zz_200_[0]
.sym 66060 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66061 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 66063 $abc$40744$n3737
.sym 66065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 66069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 66074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 66079 VexRiscv._zz_200_[1]
.sym 66080 VexRiscv._zz_44_[0]
.sym 66081 VexRiscv._zz_287_[1]
.sym 66082 VexRiscv._zz_44_[1]
.sym 66086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66091 VexRiscv._zz_290_[0]
.sym 66092 VexRiscv._zz_152_[0]
.sym 66094 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66097 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66098 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 66099 $abc$40744$n3744
.sym 66100 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 66103 $abc$40744$n6660
.sym 66104 $abc$40744$n3732
.sym 66105 $abc$40744$n3737
.sym 66106 $abc$40744$n3742
.sym 66109 VexRiscv._zz_44_[0]
.sym 66110 VexRiscv._zz_200_[0]
.sym 66111 VexRiscv._zz_44_[1]
.sym 66112 VexRiscv._zz_287_[0]
.sym 66113 $abc$40744$n2586_$glb_ce
.sym 66114 clk12_$glb_clk
.sym 66116 $abc$40744$n3741
.sym 66117 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 66118 $abc$40744$n4388_1
.sym 66119 $abc$40744$n3738
.sym 66120 $abc$40744$n4174
.sym 66121 $abc$40744$n3737
.sym 66122 $abc$40744$n3739
.sym 66123 $abc$40744$n3744
.sym 66124 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 66126 basesoc_ctrl_reset_reset_r
.sym 66127 VexRiscv._zz_79_[23]
.sym 66128 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 66129 VexRiscv._zz_50_[9]
.sym 66130 VexRiscv._zz_94_[22]
.sym 66131 VexRiscv._zz_200_[6]
.sym 66132 basesoc_ctrl_storage[1]
.sym 66133 VexRiscv._zz_200_[1]
.sym 66134 VexRiscv._zz_152_[1]
.sym 66135 $abc$40744$n4267_1
.sym 66136 VexRiscv._zz_136_[29]
.sym 66137 VexRiscv._zz_49_[0]
.sym 66138 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 66139 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66140 $abc$40744$n6027
.sym 66141 $abc$40744$n4174
.sym 66142 VexRiscv._zz_44_[1]
.sym 66143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 66144 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 66145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 66146 VexRiscv._zz_32_[1]
.sym 66147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 66148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 66149 $abc$40744$n3727_1
.sym 66150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 66151 basesoc_uart_phy_storage[7]
.sym 66157 VexRiscv._zz_289_[3]
.sym 66158 VexRiscv._zz_289_[4]
.sym 66159 $abc$40744$n3736
.sym 66160 $abc$40744$n3733
.sym 66162 $abc$40744$n3743
.sym 66163 $abc$40744$n6659_1
.sym 66164 VexRiscv._zz_152_[0]
.sym 66165 VexRiscv._zz_289_[1]
.sym 66166 VexRiscv._zz_42_[1]
.sym 66167 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 66168 VexRiscv._zz_293_[0]
.sym 66169 VexRiscv._zz_41_[2]
.sym 66170 $abc$40744$n3721_1
.sym 66171 VexRiscv._zz_130_[1]
.sym 66172 VexRiscv._zz_42_[0]
.sym 66174 $abc$40744$n3734
.sym 66175 $abc$40744$n2580
.sym 66176 VexRiscv._zz_41_[3]
.sym 66178 VexRiscv._zz_130_[4]
.sym 66179 $abc$40744$n3735
.sym 66180 VexRiscv._zz_42_[1]
.sym 66182 $abc$40744$n3746
.sym 66183 VexRiscv._zz_294_
.sym 66184 $abc$40744$n3733
.sym 66186 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66187 VexRiscv._zz_289_[2]
.sym 66190 VexRiscv._zz_289_[3]
.sym 66191 VexRiscv._zz_41_[3]
.sym 66192 VexRiscv._zz_42_[0]
.sym 66193 VexRiscv._zz_42_[1]
.sym 66196 VexRiscv._zz_152_[0]
.sym 66197 VexRiscv._zz_293_[0]
.sym 66198 VexRiscv._zz_294_
.sym 66202 VexRiscv._zz_42_[1]
.sym 66203 VexRiscv._zz_289_[4]
.sym 66204 VexRiscv._zz_42_[0]
.sym 66205 VexRiscv._zz_130_[4]
.sym 66208 VexRiscv._zz_41_[2]
.sym 66209 VexRiscv._zz_42_[1]
.sym 66210 VexRiscv._zz_289_[2]
.sym 66211 VexRiscv._zz_42_[0]
.sym 66214 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66215 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 66216 $abc$40744$n3733
.sym 66217 $abc$40744$n3734
.sym 66220 $abc$40744$n3743
.sym 66221 $abc$40744$n3746
.sym 66223 $abc$40744$n3721_1
.sym 66226 $abc$40744$n3736
.sym 66227 $abc$40744$n3734
.sym 66228 $abc$40744$n3735
.sym 66229 $abc$40744$n3733
.sym 66232 VexRiscv._zz_130_[1]
.sym 66233 $abc$40744$n6659_1
.sym 66234 VexRiscv._zz_289_[1]
.sym 66235 VexRiscv._zz_42_[0]
.sym 66236 $abc$40744$n2580
.sym 66237 clk12_$glb_clk
.sym 66238 VexRiscv.reset_$glb_sr
.sym 66239 $abc$40744$n4115
.sym 66240 $abc$40744$n3734
.sym 66241 VexRiscv._zz_294_
.sym 66242 $abc$40744$n4092
.sym 66243 $abc$40744$n4179_1
.sym 66244 $abc$40744$n4093_1
.sym 66245 $abc$40744$n6027
.sym 66246 $abc$40744$n4114_1
.sym 66250 VexRiscv._zz_290_[1]
.sym 66251 VexRiscv._zz_41_[8]
.sym 66252 $PACKER_VCC_NET
.sym 66253 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66254 VexRiscv._zz_200_[15]
.sym 66256 $abc$40744$n3744
.sym 66257 VexRiscv._zz_290_[10]
.sym 66258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 66259 por_rst
.sym 66260 $abc$40744$n3905
.sym 66261 VexRiscv._zz_152_[11]
.sym 66262 $abc$40744$n4239_1
.sym 66263 VexRiscv._zz_41_[30]
.sym 66264 VexRiscv._zz_171_[1]
.sym 66265 VexRiscv._zz_152_[12]
.sym 66266 VexRiscv._zz_288_[9]
.sym 66267 VexRiscv._zz_153_
.sym 66268 $abc$40744$n3811
.sym 66269 VexRiscv._zz_42_[0]
.sym 66270 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66271 $abc$40744$n233
.sym 66272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66273 VexRiscv._zz_152_[14]
.sym 66274 $abc$40744$n6660
.sym 66280 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 66281 $abc$40744$n3735
.sym 66282 $abc$40744$n3736
.sym 66284 $abc$40744$n4174
.sym 66285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 66287 $abc$40744$n6660
.sym 66291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 66292 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 66295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 66296 VexRiscv._zz_136_[25]
.sym 66298 VexRiscv._zz_294_
.sym 66304 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 66308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 66313 $abc$40744$n3736
.sym 66314 $abc$40744$n3735
.sym 66319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 66320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 66321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 66322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 66326 $abc$40744$n6660
.sym 66327 VexRiscv._zz_294_
.sym 66332 $abc$40744$n4174
.sym 66334 VexRiscv._zz_294_
.sym 66340 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 66345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 66351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 66356 VexRiscv._zz_136_[25]
.sym 66359 $abc$40744$n2586_$glb_ce
.sym 66360 clk12_$glb_clk
.sym 66362 $abc$40744$n4140_1
.sym 66363 $abc$40744$n4139
.sym 66364 $abc$40744$n3729_1
.sym 66365 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 66366 $abc$40744$n6032_1
.sym 66367 basesoc_uart_phy_storage[7]
.sym 66368 $abc$40744$n4149
.sym 66369 VexRiscv._zz_293_[2]
.sym 66370 VexRiscv.decode_to_execute_RS2[30]
.sym 66373 $abc$40744$n4843
.sym 66374 $abc$40744$n5388_1
.sym 66375 VexRiscv._zz_35_[14]
.sym 66376 basesoc_ctrl_bus_errors[1]
.sym 66377 $abc$40744$n4092
.sym 66378 VexRiscv._zz_42_[1]
.sym 66379 $abc$40744$n4114_1
.sym 66380 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 66381 VexRiscv._zz_171_[0]
.sym 66382 VexRiscv._zz_41_[9]
.sym 66383 $abc$40744$n2253
.sym 66384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 66385 VexRiscv._zz_294_
.sym 66386 VexRiscv._zz_152_[2]
.sym 66387 basesoc_ctrl_bus_errors[17]
.sym 66388 VexRiscv.decode_to_execute_RS2[31]
.sym 66389 VexRiscv._zz_290_[14]
.sym 66390 VexRiscv._zz_171_[1]
.sym 66391 $abc$40744$n3936
.sym 66392 VexRiscv._zz_200_[15]
.sym 66393 $abc$40744$n114
.sym 66394 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66395 $abc$40744$n3749
.sym 66396 $abc$40744$n102
.sym 66397 VexRiscv._zz_42_[0]
.sym 66404 VexRiscv._zz_152_[2]
.sym 66405 VexRiscv._zz_294_
.sym 66406 VexRiscv._zz_293_[0]
.sym 66408 VexRiscv._zz_152_[5]
.sym 66409 VexRiscv._zz_293_[3]
.sym 66411 VexRiscv._zz_293_[4]
.sym 66412 VexRiscv._zz_152_[1]
.sym 66413 VexRiscv._zz_293_[1]
.sym 66414 VexRiscv._zz_293_[5]
.sym 66415 VexRiscv._zz_152_[6]
.sym 66421 VexRiscv._zz_293_[6]
.sym 66426 VexRiscv._zz_152_[3]
.sym 66428 VexRiscv._zz_152_[4]
.sym 66429 VexRiscv._zz_152_[0]
.sym 66434 VexRiscv._zz_293_[2]
.sym 66435 $nextpnr_ICESTORM_LC_23$O
.sym 66437 VexRiscv._zz_152_[0]
.sym 66441 $auto$maccmap.cc:240:synth$8597.C[1]
.sym 66443 VexRiscv._zz_294_
.sym 66444 VexRiscv._zz_293_[0]
.sym 66447 $auto$maccmap.cc:240:synth$8597.C[2]
.sym 66449 VexRiscv._zz_293_[1]
.sym 66450 VexRiscv._zz_152_[1]
.sym 66451 $auto$maccmap.cc:240:synth$8597.C[1]
.sym 66453 $auto$maccmap.cc:240:synth$8597.C[3]
.sym 66455 VexRiscv._zz_293_[2]
.sym 66456 VexRiscv._zz_152_[2]
.sym 66457 $auto$maccmap.cc:240:synth$8597.C[2]
.sym 66459 $auto$maccmap.cc:240:synth$8597.C[4]
.sym 66461 VexRiscv._zz_152_[3]
.sym 66462 VexRiscv._zz_293_[3]
.sym 66463 $auto$maccmap.cc:240:synth$8597.C[3]
.sym 66465 $auto$maccmap.cc:240:synth$8597.C[5]
.sym 66467 VexRiscv._zz_152_[4]
.sym 66468 VexRiscv._zz_293_[4]
.sym 66469 $auto$maccmap.cc:240:synth$8597.C[4]
.sym 66471 $auto$maccmap.cc:240:synth$8597.C[6]
.sym 66473 VexRiscv._zz_152_[5]
.sym 66474 VexRiscv._zz_293_[5]
.sym 66475 $auto$maccmap.cc:240:synth$8597.C[5]
.sym 66477 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 66479 VexRiscv._zz_293_[6]
.sym 66480 VexRiscv._zz_152_[6]
.sym 66481 $auto$maccmap.cc:240:synth$8597.C[6]
.sym 66485 basesoc_ctrl_storage[8]
.sym 66486 $abc$40744$n4148
.sym 66487 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 66488 VexRiscv._zz_293_[10]
.sym 66489 VexRiscv._zz_293_[9]
.sym 66490 VexRiscv._zz_152_[15]
.sym 66491 $abc$40744$n6022_1
.sym 66492 $abc$40744$n6033
.sym 66493 VexRiscv._zz_290_[3]
.sym 66496 VexRiscv._zz_171_[0]
.sym 66497 VexRiscv._zz_44_[0]
.sym 66498 VexRiscv._zz_42_[1]
.sym 66502 $abc$40744$n6672
.sym 66503 VexRiscv._zz_152_[6]
.sym 66505 $abc$40744$n2276
.sym 66506 $abc$40744$n4139
.sym 66507 VexRiscv._zz_130_[5]
.sym 66508 $abc$40744$n3729_1
.sym 66509 $abc$40744$n4261_1
.sym 66510 VexRiscv._zz_152_[19]
.sym 66511 VexRiscv._zz_287_[1]
.sym 66512 VexRiscv._zz_290_[2]
.sym 66514 VexRiscv._zz_152_[4]
.sym 66515 VexRiscv._zz_152_[0]
.sym 66516 basesoc_ctrl_bus_errors[30]
.sym 66517 VexRiscv._zz_287_[0]
.sym 66519 $abc$40744$n3809
.sym 66520 $abc$40744$n4180
.sym 66521 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 66526 VexRiscv._zz_293_[7]
.sym 66527 VexRiscv._zz_152_[10]
.sym 66530 VexRiscv._zz_293_[13]
.sym 66531 VexRiscv._zz_152_[9]
.sym 66533 VexRiscv._zz_152_[11]
.sym 66534 VexRiscv._zz_152_[13]
.sym 66537 VexRiscv._zz_152_[12]
.sym 66539 VexRiscv._zz_293_[8]
.sym 66540 VexRiscv._zz_293_[12]
.sym 66541 VexRiscv._zz_293_[14]
.sym 66545 VexRiscv._zz_152_[14]
.sym 66546 VexRiscv._zz_293_[9]
.sym 66550 VexRiscv._zz_152_[8]
.sym 66551 VexRiscv._zz_293_[11]
.sym 66552 VexRiscv._zz_152_[7]
.sym 66553 VexRiscv._zz_293_[10]
.sym 66558 $auto$maccmap.cc:240:synth$8597.C[8]
.sym 66560 VexRiscv._zz_152_[7]
.sym 66561 VexRiscv._zz_293_[7]
.sym 66562 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 66564 $auto$maccmap.cc:240:synth$8597.C[9]
.sym 66566 VexRiscv._zz_293_[8]
.sym 66567 VexRiscv._zz_152_[8]
.sym 66568 $auto$maccmap.cc:240:synth$8597.C[8]
.sym 66570 $auto$maccmap.cc:240:synth$8597.C[10]
.sym 66572 VexRiscv._zz_152_[9]
.sym 66573 VexRiscv._zz_293_[9]
.sym 66574 $auto$maccmap.cc:240:synth$8597.C[9]
.sym 66576 $auto$maccmap.cc:240:synth$8597.C[11]
.sym 66578 VexRiscv._zz_293_[10]
.sym 66579 VexRiscv._zz_152_[10]
.sym 66580 $auto$maccmap.cc:240:synth$8597.C[10]
.sym 66582 $auto$maccmap.cc:240:synth$8597.C[12]
.sym 66584 VexRiscv._zz_152_[11]
.sym 66585 VexRiscv._zz_293_[11]
.sym 66586 $auto$maccmap.cc:240:synth$8597.C[11]
.sym 66588 $auto$maccmap.cc:240:synth$8597.C[13]
.sym 66590 VexRiscv._zz_152_[12]
.sym 66591 VexRiscv._zz_293_[12]
.sym 66592 $auto$maccmap.cc:240:synth$8597.C[12]
.sym 66594 $auto$maccmap.cc:240:synth$8597.C[14]
.sym 66596 VexRiscv._zz_152_[13]
.sym 66597 VexRiscv._zz_293_[13]
.sym 66598 $auto$maccmap.cc:240:synth$8597.C[13]
.sym 66600 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 66602 VexRiscv._zz_293_[14]
.sym 66603 VexRiscv._zz_152_[14]
.sym 66604 $auto$maccmap.cc:240:synth$8597.C[14]
.sym 66608 $abc$40744$n6053
.sym 66609 $abc$40744$n3825
.sym 66610 $abc$40744$n3826
.sym 66611 $abc$40744$n4178
.sym 66612 $abc$40744$n3824
.sym 66613 $abc$40744$n3823
.sym 66614 $abc$40744$n3822
.sym 66615 VexRiscv._zz_152_[16]
.sym 66617 $PACKER_GND_NET
.sym 66619 $abc$40744$n3983
.sym 66620 VexRiscv._zz_35_[6]
.sym 66621 $abc$40744$n6022_1
.sym 66622 $abc$40744$n3911
.sym 66623 VexRiscv._zz_153_
.sym 66624 VexRiscv._zz_200_[8]
.sym 66625 VexRiscv._zz_288_[9]
.sym 66626 VexRiscv._zz_290_[9]
.sym 66627 $abc$40744$n4316
.sym 66628 VexRiscv._zz_200_[6]
.sym 66629 VexRiscv._zz_293_[14]
.sym 66630 VexRiscv._zz_293_[7]
.sym 66631 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 66632 VexRiscv._zz_290_[31]
.sym 66634 VexRiscv._zz_255_[1]
.sym 66635 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 66636 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 66637 $abc$40744$n3727_1
.sym 66638 VexRiscv._zz_152_[7]
.sym 66639 VexRiscv._zz_44_[1]
.sym 66640 $abc$40744$n5047_1
.sym 66641 VexRiscv._zz_290_[25]
.sym 66642 VexRiscv._zz_290_[16]
.sym 66643 VexRiscv._zz_32_[1]
.sym 66644 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 66649 VexRiscv._zz_293_[17]
.sym 66650 VexRiscv._zz_293_[16]
.sym 66651 VexRiscv._zz_293_[15]
.sym 66653 VexRiscv._zz_293_[19]
.sym 66654 VexRiscv._zz_152_[15]
.sym 66656 VexRiscv._zz_293_[21]
.sym 66658 VexRiscv._zz_152_[22]
.sym 66660 VexRiscv._zz_152_[16]
.sym 66662 VexRiscv._zz_293_[18]
.sym 66669 VexRiscv._zz_152_[20]
.sym 66670 VexRiscv._zz_152_[19]
.sym 66671 VexRiscv._zz_152_[21]
.sym 66672 VexRiscv._zz_293_[22]
.sym 66673 VexRiscv._zz_152_[18]
.sym 66675 VexRiscv._zz_152_[17]
.sym 66677 VexRiscv._zz_293_[20]
.sym 66681 $auto$maccmap.cc:240:synth$8597.C[16]
.sym 66683 VexRiscv._zz_152_[15]
.sym 66684 VexRiscv._zz_293_[15]
.sym 66685 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 66687 $auto$maccmap.cc:240:synth$8597.C[17]
.sym 66689 VexRiscv._zz_152_[16]
.sym 66690 VexRiscv._zz_293_[16]
.sym 66691 $auto$maccmap.cc:240:synth$8597.C[16]
.sym 66693 $auto$maccmap.cc:240:synth$8597.C[18]
.sym 66695 VexRiscv._zz_152_[17]
.sym 66696 VexRiscv._zz_293_[17]
.sym 66697 $auto$maccmap.cc:240:synth$8597.C[17]
.sym 66699 $auto$maccmap.cc:240:synth$8597.C[19]
.sym 66701 VexRiscv._zz_293_[18]
.sym 66702 VexRiscv._zz_152_[18]
.sym 66703 $auto$maccmap.cc:240:synth$8597.C[18]
.sym 66705 $auto$maccmap.cc:240:synth$8597.C[20]
.sym 66707 VexRiscv._zz_152_[19]
.sym 66708 VexRiscv._zz_293_[19]
.sym 66709 $auto$maccmap.cc:240:synth$8597.C[19]
.sym 66711 $auto$maccmap.cc:240:synth$8597.C[21]
.sym 66713 VexRiscv._zz_152_[20]
.sym 66714 VexRiscv._zz_293_[20]
.sym 66715 $auto$maccmap.cc:240:synth$8597.C[20]
.sym 66717 $auto$maccmap.cc:240:synth$8597.C[22]
.sym 66719 VexRiscv._zz_293_[21]
.sym 66720 VexRiscv._zz_152_[21]
.sym 66721 $auto$maccmap.cc:240:synth$8597.C[21]
.sym 66723 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 66725 VexRiscv._zz_152_[22]
.sym 66726 VexRiscv._zz_293_[22]
.sym 66727 $auto$maccmap.cc:240:synth$8597.C[22]
.sym 66731 $abc$40744$n6035
.sym 66732 $abc$40744$n4714_1
.sym 66733 VexRiscv._zz_293_[30]
.sym 66734 $abc$40744$n6067
.sym 66735 basesoc_ctrl_storage[13]
.sym 66736 $abc$40744$n4067
.sym 66737 VexRiscv._zz_293_[28]
.sym 66738 $abc$40744$n6031
.sym 66739 VexRiscv._zz_313_
.sym 66743 VexRiscv._zz_195_[13]
.sym 66744 VexRiscv._zz_152_[22]
.sym 66745 VexRiscv._zz_200_[31]
.sym 66746 $abc$40744$n4234
.sym 66747 VexRiscv._zz_44_[0]
.sym 66748 VexRiscv._zz_152_[16]
.sym 66749 VexRiscv._zz_290_[17]
.sym 66750 VexRiscv._zz_41_[0]
.sym 66751 VexRiscv._zz_152_[29]
.sym 66752 VexRiscv._zz_290_[8]
.sym 66753 VexRiscv._zz_152_[10]
.sym 66754 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 66755 $abc$40744$n3795
.sym 66756 $abc$40744$n3811
.sym 66757 $abc$40744$n2249
.sym 66758 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66760 $abc$40744$n3811
.sym 66761 VexRiscv._zz_42_[0]
.sym 66763 $abc$40744$n233
.sym 66764 $abc$40744$n4148
.sym 66765 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66766 VexRiscv._zz_153_
.sym 66767 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 66773 VexRiscv._zz_293_[26]
.sym 66775 VexRiscv._zz_152_[27]
.sym 66776 VexRiscv._zz_152_[24]
.sym 66778 VexRiscv._zz_293_[23]
.sym 66779 VexRiscv._zz_152_[28]
.sym 66784 VexRiscv._zz_152_[29]
.sym 66785 VexRiscv._zz_293_[29]
.sym 66787 VexRiscv._zz_293_[27]
.sym 66790 VexRiscv._zz_152_[25]
.sym 66794 VexRiscv._zz_152_[26]
.sym 66795 VexRiscv._zz_293_[25]
.sym 66797 VexRiscv._zz_293_[28]
.sym 66798 VexRiscv._zz_293_[30]
.sym 66799 VexRiscv._zz_152_[30]
.sym 66800 VexRiscv._zz_152_[23]
.sym 66802 VexRiscv._zz_293_[24]
.sym 66804 $auto$maccmap.cc:240:synth$8597.C[24]
.sym 66806 VexRiscv._zz_152_[23]
.sym 66807 VexRiscv._zz_293_[23]
.sym 66808 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 66810 $auto$maccmap.cc:240:synth$8597.C[25]
.sym 66812 VexRiscv._zz_152_[24]
.sym 66813 VexRiscv._zz_293_[24]
.sym 66814 $auto$maccmap.cc:240:synth$8597.C[24]
.sym 66816 $auto$maccmap.cc:240:synth$8597.C[26]
.sym 66818 VexRiscv._zz_293_[25]
.sym 66819 VexRiscv._zz_152_[25]
.sym 66820 $auto$maccmap.cc:240:synth$8597.C[25]
.sym 66822 $auto$maccmap.cc:240:synth$8597.C[27]
.sym 66824 VexRiscv._zz_152_[26]
.sym 66825 VexRiscv._zz_293_[26]
.sym 66826 $auto$maccmap.cc:240:synth$8597.C[26]
.sym 66828 $auto$maccmap.cc:240:synth$8597.C[28]
.sym 66830 VexRiscv._zz_152_[27]
.sym 66831 VexRiscv._zz_293_[27]
.sym 66832 $auto$maccmap.cc:240:synth$8597.C[27]
.sym 66834 $auto$maccmap.cc:240:synth$8597.C[29]
.sym 66836 VexRiscv._zz_293_[28]
.sym 66837 VexRiscv._zz_152_[28]
.sym 66838 $auto$maccmap.cc:240:synth$8597.C[28]
.sym 66840 $auto$maccmap.cc:240:synth$8597.C[30]
.sym 66842 VexRiscv._zz_152_[29]
.sym 66843 VexRiscv._zz_293_[29]
.sym 66844 $auto$maccmap.cc:240:synth$8597.C[29]
.sym 66846 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 66848 VexRiscv._zz_152_[30]
.sym 66849 VexRiscv._zz_293_[30]
.sym 66850 $auto$maccmap.cc:240:synth$8597.C[30]
.sym 66854 VexRiscv._zz_293_[31]
.sym 66855 $abc$40744$n4696
.sym 66856 $abc$40744$n4096
.sym 66857 VexRiscv._zz_41_[24]
.sym 66858 VexRiscv._zz_152_[23]
.sym 66859 $abc$40744$n4642_1
.sym 66860 VexRiscv._zz_293_[24]
.sym 66861 $abc$40744$n4095_1
.sym 66862 VexRiscv.CsrPlugin_hadException
.sym 66865 $abc$40744$n3727_1
.sym 66866 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 66867 $abc$40744$n6712
.sym 66868 VexRiscv._zz_41_[28]
.sym 66869 VexRiscv._zz_152_[27]
.sym 66870 basesoc_ctrl_bus_errors[29]
.sym 66871 $abc$40744$n4175
.sym 66872 VexRiscv._zz_288_[8]
.sym 66873 VexRiscv._zz_293_[17]
.sym 66874 VexRiscv._zz_194_[1]
.sym 66875 $abc$40744$n4080
.sym 66876 VexRiscv._zz_171_[0]
.sym 66877 VexRiscv._zz_41_[20]
.sym 66878 VexRiscv._zz_171_[1]
.sym 66879 VexRiscv._zz_152_[23]
.sym 66880 $abc$40744$n2501
.sym 66881 VexRiscv._zz_200_[23]
.sym 66882 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66883 VexRiscv._zz_35_[6]
.sym 66884 $abc$40744$n3936
.sym 66885 VexRiscv._zz_152_[30]
.sym 66886 $abc$40744$n2644
.sym 66887 $abc$40744$n3749
.sym 66888 VexRiscv.decode_to_execute_RS2[24]
.sym 66890 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 66895 VexRiscv._zz_290_[23]
.sym 66897 VexRiscv._zz_152_[28]
.sym 66900 $abc$40744$n4129
.sym 66906 $abc$40744$n2501
.sym 66907 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66908 VexRiscv._zz_290_[28]
.sym 66911 VexRiscv._zz_293_[31]
.sym 66914 $abc$40744$n4077
.sym 66916 $abc$40744$n2821
.sym 66917 $abc$40744$n4170_1
.sym 66920 VexRiscv._zz_152_[31]
.sym 66923 VexRiscv._zz_152_[23]
.sym 66925 VexRiscv._zz_294_
.sym 66928 VexRiscv._zz_293_[31]
.sym 66930 VexRiscv._zz_152_[31]
.sym 66931 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 66934 $abc$40744$n4129
.sym 66936 VexRiscv._zz_294_
.sym 66941 $abc$40744$n4077
.sym 66943 VexRiscv._zz_152_[23]
.sym 66946 $abc$40744$n2821
.sym 66952 VexRiscv._zz_290_[28]
.sym 66954 VexRiscv._zz_152_[28]
.sym 66955 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66958 VexRiscv._zz_152_[23]
.sym 66959 VexRiscv._zz_290_[23]
.sym 66960 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66965 $abc$40744$n4077
.sym 66967 VexRiscv._zz_294_
.sym 66972 VexRiscv._zz_294_
.sym 66973 $abc$40744$n4170_1
.sym 66974 $abc$40744$n2501
.sym 66975 clk12_$glb_clk
.sym 66976 sys_rst_$glb_sr
.sym 66977 VexRiscv.CsrPlugin_mepc[9]
.sym 66978 VexRiscv._zz_79_[16]
.sym 66979 $abc$40744$n4623_1
.sym 66980 $abc$40744$n4691_1
.sym 66981 $abc$40744$n5334_1
.sym 66982 $abc$40744$n4968_1
.sym 66983 VexRiscv._zz_36_[27]
.sym 66984 $abc$40744$n2501
.sym 66989 VexRiscv._zz_152_[21]
.sym 66990 VexRiscv._zz_42_[1]
.sym 66991 VexRiscv._zz_152_[28]
.sym 66992 VexRiscv._zz_41_[24]
.sym 66993 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 66994 VexRiscv._zz_216_[20]
.sym 66995 VexRiscv._zz_152_[20]
.sym 66996 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 66997 $abc$40744$n9
.sym 66998 VexRiscv._zz_79_[19]
.sym 66999 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 67000 $abc$40744$n4868
.sym 67001 $abc$40744$n4261_1
.sym 67003 $abc$40744$n4170_1
.sym 67004 VexRiscv.lastStagePc[7]
.sym 67006 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 67007 $abc$40744$n4642_1
.sym 67008 VexRiscv.memory_arbitration_isValid
.sym 67009 $abc$40744$n4236_1
.sym 67011 VexRiscv._zz_152_[26]
.sym 67012 $PACKER_VCC_NET
.sym 67021 VexRiscv._zz_318_[2]
.sym 67022 VexRiscv._zz_318_[3]
.sym 67023 VexRiscv._zz_323_[0]
.sym 67025 VexRiscv._zz_290_[20]
.sym 67026 $abc$40744$n3638
.sym 67027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 67029 VexRiscv._zz_195_[4]
.sym 67030 $abc$40744$n4289
.sym 67031 VexRiscv._zz_194_[6]
.sym 67038 VexRiscv.memory_arbitration_isValid
.sym 67039 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 67040 VexRiscv._zz_194_[1]
.sym 67042 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67043 VexRiscv._zz_195_[3]
.sym 67044 VexRiscv.execute_to_memory_IS_DIV
.sym 67045 $abc$40744$n233
.sym 67046 $abc$40744$n4265_1
.sym 67047 $abc$40744$n4288_1
.sym 67048 VexRiscv._zz_36_[27]
.sym 67049 VexRiscv._zz_152_[20]
.sym 67051 VexRiscv.memory_arbitration_isValid
.sym 67052 VexRiscv.execute_to_memory_IS_DIV
.sym 67053 $abc$40744$n4288_1
.sym 67054 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 67057 VexRiscv._zz_36_[27]
.sym 67064 VexRiscv._zz_323_[0]
.sym 67065 VexRiscv._zz_194_[6]
.sym 67070 VexRiscv._zz_195_[4]
.sym 67071 $abc$40744$n4265_1
.sym 67072 VexRiscv._zz_318_[3]
.sym 67075 VexRiscv._zz_195_[3]
.sym 67076 VexRiscv._zz_318_[2]
.sym 67078 $abc$40744$n4265_1
.sym 67081 $abc$40744$n4289
.sym 67082 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 67083 $abc$40744$n3638
.sym 67087 VexRiscv._zz_152_[20]
.sym 67088 VexRiscv._zz_290_[20]
.sym 67090 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67095 VexRiscv._zz_323_[0]
.sym 67096 VexRiscv._zz_194_[1]
.sym 67097 $abc$40744$n233
.sym 67098 clk12_$glb_clk
.sym 67100 $abc$40744$n4639_1
.sym 67101 $abc$40744$n4638_1
.sym 67102 VexRiscv._zz_35_[12]
.sym 67103 $abc$40744$n4418_1
.sym 67104 $abc$40744$n4265_1
.sym 67105 $abc$40744$n4565_1
.sym 67106 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 67107 $abc$40744$n4694
.sym 67108 $abc$40744$n4692
.sym 67112 $abc$40744$n4479_1
.sym 67113 $abc$40744$n4236_1
.sym 67114 VexRiscv._zz_35_[5]
.sym 67116 $abc$40744$n5315_1
.sym 67118 VexRiscv._zz_49_[0]
.sym 67120 VexRiscv._zz_217_[21]
.sym 67121 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 67122 VexRiscv._zz_216_[21]
.sym 67123 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 67124 VexRiscv._zz_152_[24]
.sym 67125 $abc$40744$n4265_1
.sym 67126 VexRiscv._zz_255_[1]
.sym 67127 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 67128 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 67129 $abc$40744$n3638
.sym 67130 $abc$40744$n3727_1
.sym 67132 $abc$40744$n4659
.sym 67133 VexRiscv._zz_195_[11]
.sym 67134 VexRiscv._zz_290_[25]
.sym 67135 VexRiscv._zz_152_[7]
.sym 67144 VexRiscv._zz_194_[11]
.sym 67146 VexRiscv._zz_318_[12]
.sym 67147 VexRiscv._zz_36_[27]
.sym 67148 VexRiscv._zz_194_[10]
.sym 67149 $abc$40744$n4680_1
.sym 67150 $abc$40744$n4872
.sym 67151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 67153 $abc$40744$n3638
.sym 67154 $abc$40744$n4968_1
.sym 67155 VexRiscv._zz_195_[13]
.sym 67156 VexRiscv._zz_195_[7]
.sym 67159 $abc$40744$n4849_1
.sym 67161 $abc$40744$n4265_1
.sym 67164 VexRiscv._zz_194_[9]
.sym 67165 VexRiscv._zz_323_[0]
.sym 67167 VexRiscv._zz_35_[24]
.sym 67169 $abc$40744$n4265_1
.sym 67170 $abc$40744$n4267_1
.sym 67172 VexRiscv._zz_318_[6]
.sym 67175 VexRiscv._zz_195_[13]
.sym 67176 $abc$40744$n4265_1
.sym 67177 VexRiscv._zz_318_[12]
.sym 67180 $abc$40744$n3638
.sym 67182 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 67183 $abc$40744$n4849_1
.sym 67187 VexRiscv._zz_194_[10]
.sym 67189 VexRiscv._zz_323_[0]
.sym 67192 $abc$40744$n4680_1
.sym 67193 VexRiscv._zz_36_[27]
.sym 67195 $abc$40744$n4267_1
.sym 67198 VexRiscv._zz_318_[6]
.sym 67200 VexRiscv._zz_195_[7]
.sym 67201 $abc$40744$n4265_1
.sym 67204 VexRiscv._zz_194_[11]
.sym 67206 VexRiscv._zz_323_[0]
.sym 67210 $abc$40744$n4968_1
.sym 67212 $abc$40744$n4872
.sym 67213 VexRiscv._zz_35_[24]
.sym 67216 VexRiscv._zz_194_[9]
.sym 67218 VexRiscv._zz_323_[0]
.sym 67220 $abc$40744$n2586_$glb_ce
.sym 67221 clk12_$glb_clk
.sym 67223 $abc$40744$n4372_1
.sym 67224 $abc$40744$n4473_1
.sym 67225 $abc$40744$n5330_1
.sym 67226 VexRiscv._zz_35_[15]
.sym 67227 $abc$40744$n4334
.sym 67228 $abc$40744$n4637_1
.sym 67229 $abc$40744$n4971_1
.sym 67230 VexRiscv.CsrPlugin_mtval[24]
.sym 67235 VexRiscv.decode_to_execute_RS2[20]
.sym 67238 $abc$40744$n4228
.sym 67239 VexRiscv._zz_200_[20]
.sym 67240 $abc$40744$n4488_1
.sym 67241 $abc$40744$n4235
.sym 67243 $abc$40744$n2647
.sym 67244 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 67245 VexRiscv._zz_79_[19]
.sym 67246 VexRiscv._zz_35_[12]
.sym 67247 $abc$40744$n3988
.sym 67248 $abc$40744$n233
.sym 67250 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67251 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67252 $abc$40744$n2644
.sym 67253 $abc$40744$n2644
.sym 67254 $abc$40744$n4239_1
.sym 67255 $abc$40744$n233
.sym 67256 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67257 $abc$40744$n4695
.sym 67258 $abc$40744$n4473_1
.sym 67264 VexRiscv._zz_194_[18]
.sym 67266 $abc$40744$n233
.sym 67267 $abc$40744$n4631_1
.sym 67268 $abc$40744$n4265_1
.sym 67271 VexRiscv._zz_195_[12]
.sym 67272 VexRiscv._zz_318_[15]
.sym 67274 VexRiscv._zz_194_[14]
.sym 67275 VexRiscv._zz_152_[25]
.sym 67276 $abc$40744$n4657
.sym 67282 VexRiscv._zz_195_[16]
.sym 67284 VexRiscv._zz_318_[11]
.sym 67285 VexRiscv._zz_323_[0]
.sym 67287 VexRiscv._zz_36_[24]
.sym 67290 $abc$40744$n4129
.sym 67292 VexRiscv._zz_194_[17]
.sym 67293 $abc$40744$n4637_1
.sym 67294 $abc$40744$n3749
.sym 67295 $abc$40744$n4236_1
.sym 67298 VexRiscv._zz_323_[0]
.sym 67300 VexRiscv._zz_194_[14]
.sym 67303 VexRiscv._zz_323_[0]
.sym 67304 VexRiscv._zz_194_[18]
.sym 67312 VexRiscv._zz_36_[24]
.sym 67315 VexRiscv._zz_318_[15]
.sym 67316 VexRiscv._zz_195_[16]
.sym 67318 $abc$40744$n4265_1
.sym 67322 VexRiscv._zz_323_[0]
.sym 67324 VexRiscv._zz_194_[17]
.sym 67327 $abc$40744$n4129
.sym 67328 VexRiscv._zz_152_[25]
.sym 67329 $abc$40744$n4657
.sym 67330 $abc$40744$n4236_1
.sym 67333 VexRiscv._zz_318_[11]
.sym 67335 $abc$40744$n4265_1
.sym 67336 VexRiscv._zz_195_[12]
.sym 67339 $abc$40744$n4631_1
.sym 67340 $abc$40744$n4637_1
.sym 67341 $abc$40744$n3749
.sym 67343 $abc$40744$n233
.sym 67344 clk12_$glb_clk
.sym 67346 $abc$40744$n4658_1
.sym 67347 VexRiscv._zz_35_[16]
.sym 67348 $abc$40744$n4484_1
.sym 67349 $abc$40744$n4559_1
.sym 67350 $abc$40744$n4562_1
.sym 67351 $abc$40744$n4620_1
.sym 67352 $abc$40744$n4557_1
.sym 67353 VexRiscv.CsrPlugin_mepc[7]
.sym 67357 VexRiscv.memory_arbitration_isValid
.sym 67358 $abc$40744$n4680_1
.sym 67359 $abc$40744$n4807_1
.sym 67361 VexRiscv._zz_195_[9]
.sym 67362 $abc$40744$n3976
.sym 67363 VexRiscv._zz_195_[28]
.sym 67364 $abc$40744$n4657
.sym 67365 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 67366 VexRiscv._zz_193_
.sym 67367 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 67369 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 67370 $abc$40744$n4234
.sym 67371 $abc$40744$n4230_1
.sym 67373 VexRiscv._zz_200_[23]
.sym 67374 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67375 VexRiscv._zz_79_[23]
.sym 67376 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 67377 VexRiscv.CsrPlugin_mepc[7]
.sym 67378 VexRiscv._zz_171_[1]
.sym 67379 VexRiscv._zz_152_[23]
.sym 67380 $abc$40744$n3749
.sym 67381 VexRiscv._zz_36_[24]
.sym 67387 VexRiscv.lastStagePc[4]
.sym 67388 $abc$40744$n4660_1
.sym 67389 VexRiscv._zz_195_[17]
.sym 67392 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67393 VexRiscv._zz_152_[25]
.sym 67395 $abc$40744$n4265_1
.sym 67396 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 67397 VexRiscv.CsrPlugin_mepc[4]
.sym 67399 $abc$40744$n5315_1
.sym 67400 $abc$40744$n4656_1
.sym 67401 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 67402 $abc$40744$n3727_1
.sym 67403 $abc$40744$n5324_1
.sym 67404 VexRiscv._zz_318_[16]
.sym 67405 VexRiscv._zz_152_[18]
.sym 67406 VexRiscv._zz_290_[25]
.sym 67407 VexRiscv._zz_195_[18]
.sym 67410 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67411 $abc$40744$n4658_1
.sym 67412 $abc$40744$n2644
.sym 67413 VexRiscv._zz_318_[17]
.sym 67414 $abc$40744$n4239_1
.sym 67416 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 67417 VexRiscv._zz_152_[26]
.sym 67420 VexRiscv.lastStagePc[4]
.sym 67422 $abc$40744$n2644
.sym 67423 VexRiscv.CsrPlugin_mepc[4]
.sym 67426 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67427 VexRiscv._zz_152_[25]
.sym 67428 VexRiscv._zz_290_[25]
.sym 67429 $abc$40744$n4239_1
.sym 67432 $abc$40744$n5324_1
.sym 67434 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 67435 $abc$40744$n5315_1
.sym 67438 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 67441 VexRiscv._zz_152_[18]
.sym 67444 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 67445 VexRiscv._zz_152_[26]
.sym 67447 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67450 $abc$40744$n4265_1
.sym 67451 VexRiscv._zz_195_[18]
.sym 67452 VexRiscv._zz_318_[17]
.sym 67456 $abc$40744$n3727_1
.sym 67457 $abc$40744$n4660_1
.sym 67458 $abc$40744$n4656_1
.sym 67459 $abc$40744$n4658_1
.sym 67462 $abc$40744$n4265_1
.sym 67463 VexRiscv._zz_195_[17]
.sym 67464 VexRiscv._zz_318_[16]
.sym 67467 clk12_$glb_clk
.sym 67469 $abc$40744$n4619_1
.sym 67470 VexRiscv._zz_36_[23]
.sym 67471 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 67472 $abc$40744$n4579_1
.sym 67473 $abc$40744$n4543
.sym 67474 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 67475 $abc$40744$n4589_1
.sym 67476 $abc$40744$n4615_1
.sym 67477 VexRiscv._zz_35_[20]
.sym 67483 $abc$40744$n4530
.sym 67484 VexRiscv._zz_152_[21]
.sym 67485 VexRiscv._zz_195_[17]
.sym 67486 basesoc_ctrl_reset_reset_r
.sym 67487 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 67489 basesoc_dat_w[3]
.sym 67490 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 67491 VexRiscv.lastStagePc[4]
.sym 67492 VexRiscv._zz_35_[28]
.sym 67493 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 67494 $abc$40744$n4560_1
.sym 67495 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 67496 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 67497 VexRiscv.memory_arbitration_isValid
.sym 67499 VexRiscv._zz_318_[20]
.sym 67501 $abc$40744$n4261_1
.sym 67502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 67503 VexRiscv._zz_152_[26]
.sym 67510 $abc$40744$n4479_1
.sym 67511 $abc$40744$n4704
.sym 67512 $abc$40744$n4261_1
.sym 67514 $abc$40744$n3638
.sym 67515 $abc$40744$n4665
.sym 67516 $abc$40744$n4077
.sym 67517 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 67518 $abc$40744$n4239_1
.sym 67519 VexRiscv._zz_152_[22]
.sym 67520 VexRiscv._zz_49_[0]
.sym 67521 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 67522 $abc$40744$n4617_1
.sym 67523 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 67524 $abc$40744$n4705
.sym 67526 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67527 $abc$40744$n4261_1
.sym 67528 $abc$40744$n4607_1
.sym 67530 $abc$40744$n4234
.sym 67531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 67532 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 67534 VexRiscv._zz_49_[1]
.sym 67535 VexRiscv.execute_to_memory_IS_DIV
.sym 67536 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 67537 VexRiscv._zz_255_[1]
.sym 67538 VexRiscv.memory_arbitration_isValid
.sym 67539 VexRiscv._zz_152_[23]
.sym 67541 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 67543 $abc$40744$n4479_1
.sym 67544 $abc$40744$n4261_1
.sym 67545 $abc$40744$n4607_1
.sym 67546 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 67549 $abc$40744$n4705
.sym 67550 $abc$40744$n3638
.sym 67552 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 67555 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67556 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 67557 VexRiscv._zz_152_[22]
.sym 67561 $abc$40744$n4617_1
.sym 67562 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 67563 $abc$40744$n4239_1
.sym 67564 $abc$40744$n4234
.sym 67567 VexRiscv._zz_152_[23]
.sym 67568 VexRiscv._zz_49_[0]
.sym 67569 $abc$40744$n4077
.sym 67570 VexRiscv._zz_49_[1]
.sym 67574 VexRiscv._zz_255_[1]
.sym 67576 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 67579 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 67580 $abc$40744$n4704
.sym 67581 VexRiscv.execute_to_memory_IS_DIV
.sym 67582 VexRiscv.memory_arbitration_isValid
.sym 67585 $abc$40744$n4665
.sym 67586 $abc$40744$n4479_1
.sym 67587 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 67588 $abc$40744$n4261_1
.sym 67592 $abc$40744$n4963
.sym 67593 VexRiscv._zz_200_[23]
.sym 67594 $abc$40744$n4597_1
.sym 67595 VexRiscv.decode_to_execute_RS2[23]
.sym 67596 $abc$40744$n4598_1
.sym 67597 $abc$40744$n4677
.sym 67598 $abc$40744$n4604_1
.sym 67599 $abc$40744$n4640_1
.sym 67601 basesoc_ctrl_reset_reset_r
.sym 67604 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 67606 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 67608 $abc$40744$n4843
.sym 67610 $abc$40744$n4580_1
.sym 67612 $abc$40744$n4226
.sym 67613 VexRiscv._zz_164_[23]
.sym 67614 $abc$40744$n4239_1
.sym 67615 $abc$40744$n5315_1
.sym 67616 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 67618 $abc$40744$n3727_1
.sym 67620 $abc$40744$n3977
.sym 67622 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 67623 VexRiscv._zz_255_[1]
.sym 67624 $abc$40744$n4613_1
.sym 67625 VexRiscv._zz_35_[28]
.sym 67626 $abc$40744$n4530
.sym 67627 $abc$40744$n3727_1
.sym 67634 VexRiscv._zz_35_[22]
.sym 67635 $abc$40744$n4960
.sym 67637 $abc$40744$n6712
.sym 67638 VexRiscv._zz_35_[26]
.sym 67639 $abc$40744$n4977_1
.sym 67642 $abc$40744$n4872
.sym 67643 $abc$40744$n4666_1
.sym 67646 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 67647 VexRiscv._zz_35_[23]
.sym 67648 VexRiscv._zz_79_[26]
.sym 67651 $abc$40744$n6672
.sym 67653 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 67654 $abc$40744$n4976
.sym 67656 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67659 VexRiscv._zz_152_[25]
.sym 67662 VexRiscv._zz_152_[19]
.sym 67666 $abc$40744$n4872
.sym 67667 VexRiscv._zz_35_[26]
.sym 67668 $abc$40744$n4977_1
.sym 67669 $abc$40744$n4976
.sym 67672 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67673 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 67675 VexRiscv._zz_152_[19]
.sym 67679 VexRiscv._zz_152_[25]
.sym 67680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 67681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67686 VexRiscv._zz_35_[26]
.sym 67690 $abc$40744$n4960
.sym 67691 VexRiscv._zz_35_[22]
.sym 67692 $abc$40744$n4872
.sym 67697 VexRiscv._zz_79_[26]
.sym 67699 $abc$40744$n6712
.sym 67702 VexRiscv._zz_79_[26]
.sym 67704 $abc$40744$n6672
.sym 67705 $abc$40744$n4666_1
.sym 67708 VexRiscv._zz_35_[23]
.sym 67713 clk12_$glb_clk
.sym 67714 VexRiscv.reset_$glb_sr
.sym 67715 VexRiscv.lastStagePc[17]
.sym 67716 $abc$40744$n3971
.sym 67717 $abc$40744$n6095_1
.sym 67718 $abc$40744$n3596
.sym 67719 $abc$40744$n3594
.sym 67720 $abc$40744$n3595_1
.sym 67721 $abc$40744$n57
.sym 67722 $abc$40744$n2821
.sym 67729 $abc$40744$n4666_1
.sym 67730 VexRiscv.decode_to_execute_RS2[23]
.sym 67731 $abc$40744$n4960
.sym 67732 VexRiscv._zz_35_[23]
.sym 67733 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67734 VexRiscv._zz_79_[23]
.sym 67735 VexRiscv._zz_35_[23]
.sym 67737 spiflash_counter[0]
.sym 67742 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67756 $abc$40744$n3980
.sym 67757 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 67759 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 67760 spiflash_counter[4]
.sym 67764 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 67765 spiflash_counter[7]
.sym 67766 spiflash_counter[5]
.sym 67767 $abc$40744$n3979
.sym 67770 spiflash_counter[6]
.sym 67772 sys_rst
.sym 67774 $abc$40744$n8241
.sym 67780 $abc$40744$n3977
.sym 67782 $abc$40744$n6095_1
.sym 67784 $abc$40744$n3594
.sym 67790 spiflash_counter[6]
.sym 67791 spiflash_counter[7]
.sym 67792 $abc$40744$n3594
.sym 67797 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 67801 spiflash_counter[4]
.sym 67802 spiflash_counter[5]
.sym 67803 $abc$40744$n3980
.sym 67807 spiflash_counter[5]
.sym 67808 $abc$40744$n3980
.sym 67810 spiflash_counter[4]
.sym 67813 $abc$40744$n3979
.sym 67816 $abc$40744$n6095_1
.sym 67819 $abc$40744$n3977
.sym 67820 sys_rst
.sym 67822 $abc$40744$n3979
.sym 67826 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 67833 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 67835 $abc$40744$n8241
.sym 67836 clk12_$glb_clk
.sym 67840 $abc$40744$n6575
.sym 67841 $abc$40744$n6577
.sym 67842 $abc$40744$n6579
.sym 67843 $abc$40744$n6581
.sym 67844 $abc$40744$n6583
.sym 67845 $abc$40744$n6585
.sym 67851 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 67859 $abc$40744$n8241
.sym 67864 spiflash_counter[1]
.sym 67870 spiflash_counter[1]
.sym 67883 $abc$40744$n6098_1
.sym 67889 $abc$40744$n6095_1
.sym 67890 $abc$40744$n3979
.sym 67895 spiflash_counter[0]
.sym 67897 $abc$40744$n6575
.sym 67898 $abc$40744$n6577
.sym 67901 $PACKER_VCC_NET
.sym 67902 $abc$40744$n6585
.sym 67906 $abc$40744$n2523
.sym 67907 $abc$40744$n6579
.sym 67908 $abc$40744$n6581
.sym 67909 $abc$40744$n6583
.sym 67910 $abc$40744$n6571
.sym 67912 $abc$40744$n3979
.sym 67914 $abc$40744$n6571
.sym 67915 $abc$40744$n6095_1
.sym 67920 $abc$40744$n6585
.sym 67921 $abc$40744$n6098_1
.sym 67924 $abc$40744$n6098_1
.sym 67926 $abc$40744$n6581
.sym 67931 $abc$40744$n6098_1
.sym 67932 $abc$40744$n6577
.sym 67936 $abc$40744$n6098_1
.sym 67939 $abc$40744$n6579
.sym 67943 $abc$40744$n6098_1
.sym 67945 $abc$40744$n6575
.sym 67949 $abc$40744$n6583
.sym 67950 $abc$40744$n6098_1
.sym 67955 $PACKER_VCC_NET
.sym 67957 spiflash_counter[0]
.sym 67958 $abc$40744$n2523
.sym 67959 clk12_$glb_clk
.sym 67960 sys_rst_$glb_sr
.sym 67971 VexRiscv._zz_79_[19]
.sym 67973 waittimer2_count[8]
.sym 67975 waittimer2_count[2]
.sym 67983 $PACKER_VCC_NET
.sym 68031 csrbankarray_csrbank0_leds_out0_w[2]
.sym 68034 csrbankarray_csrbank0_leds_out0_w[1]
.sym 68068 basesoc_dat_w[5]
.sym 68071 $abc$40744$n2432
.sym 68075 basesoc_ctrl_reset_reset_r
.sym 68078 $abc$40744$n3894_1
.sym 68079 $abc$40744$n3795
.sym 68080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 68083 $abc$40744$n2296
.sym 68093 $abc$40744$n2621
.sym 68096 $PACKER_VCC_NET
.sym 68111 basesoc_dat_w[2]
.sym 68119 basesoc_dat_w[1]
.sym 68121 $abc$40744$n2432
.sym 68155 basesoc_dat_w[1]
.sym 68163 basesoc_dat_w[2]
.sym 68182 $abc$40744$n2432
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68196 basesoc_timer0_load_storage[0]
.sym 68200 $abc$40744$n3667
.sym 68201 basesoc_dat_w[2]
.sym 68203 basesoc_uart_eventmanager_status_w[0]
.sym 68206 basesoc_dat_w[5]
.sym 68208 basesoc_timer0_reload_storage[13]
.sym 68209 $abc$40744$n6467_1
.sym 68210 basesoc_uart_phy_rx
.sym 68211 $abc$40744$n6485_1
.sym 68219 basesoc_dat_w[5]
.sym 68239 $abc$40744$n2505
.sym 68241 $abc$40744$n3815
.sym 68248 basesoc_timer0_reload_storage[0]
.sym 68249 basesoc_adr[2]
.sym 68251 basesoc_timer0_load_storage[0]
.sym 68252 basesoc_dat_w[3]
.sym 68254 basesoc_dat_w[5]
.sym 68259 basesoc_dat_w[1]
.sym 68260 basesoc_timer0_reload_storage[2]
.sym 68267 $abc$40744$n5920_1
.sym 68268 $abc$40744$n2430
.sym 68271 basesoc_ctrl_reset_reset_r
.sym 68274 $abc$40744$n3904_1
.sym 68275 basesoc_timer0_value_status[8]
.sym 68276 basesoc_dat_w[2]
.sym 68279 basesoc_timer0_reload_storage[0]
.sym 68281 basesoc_dat_w[5]
.sym 68293 basesoc_dat_w[6]
.sym 68308 basesoc_dat_w[5]
.sym 68311 basesoc_dat_w[6]
.sym 68329 $abc$40744$n3904_1
.sym 68330 basesoc_timer0_reload_storage[0]
.sym 68331 $abc$40744$n5920_1
.sym 68332 basesoc_timer0_value_status[8]
.sym 68338 basesoc_dat_w[2]
.sym 68341 basesoc_ctrl_reset_reset_r
.sym 68345 $abc$40744$n2430
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68349 spiflash_bus_dat_r[11]
.sym 68352 $abc$40744$n2505
.sym 68354 spiflash_bus_dat_r[12]
.sym 68357 $abc$40744$n6324_1
.sym 68358 $abc$40744$n3988
.sym 68359 basesoc_adr[4]
.sym 68361 basesoc_timer0_value_status[8]
.sym 68362 basesoc_dat_w[2]
.sym 68364 basesoc_timer0_load_storage[29]
.sym 68365 array_muxed0[3]
.sym 68370 $abc$40744$n6483_1
.sym 68371 $abc$40744$n6458
.sym 68373 basesoc_timer0_load_storage[30]
.sym 68374 basesoc_ctrl_reset_reset_r
.sym 68376 basesoc_adr[3]
.sym 68377 spiflash_bus_dat_r[12]
.sym 68378 $abc$40744$n3973
.sym 68381 basesoc_dat_w[1]
.sym 68382 basesoc_timer0_en_storage
.sym 68383 spiflash_bus_dat_r[11]
.sym 68389 sys_rst
.sym 68390 array_muxed1[0]
.sym 68394 $abc$40744$n3894_1
.sym 68397 $abc$40744$n3904_1
.sym 68399 basesoc_timer0_eventmanager_pending_w
.sym 68400 $abc$40744$n6001
.sym 68401 $abc$40744$n3792
.sym 68402 $abc$40744$n3905
.sym 68403 csrbankarray_csrbank3_bitbang0_w[0]
.sym 68404 basesoc_timer0_load_storage[24]
.sym 68405 basesoc_adr[3]
.sym 68409 basesoc_timer0_eventmanager_storage
.sym 68410 $abc$40744$n3794
.sym 68411 $abc$40744$n3973
.sym 68412 $abc$40744$n3794
.sym 68413 basesoc_adr[3]
.sym 68414 basesoc_adr[2]
.sym 68416 basesoc_timer0_load_storage[0]
.sym 68419 basesoc_adr[4]
.sym 68424 $abc$40744$n3905
.sym 68425 basesoc_adr[4]
.sym 68428 $abc$40744$n3794
.sym 68429 basesoc_adr[2]
.sym 68430 basesoc_adr[4]
.sym 68431 basesoc_adr[3]
.sym 68434 basesoc_timer0_eventmanager_storage
.sym 68435 basesoc_adr[4]
.sym 68436 basesoc_timer0_load_storage[24]
.sym 68437 $abc$40744$n3792
.sym 68440 $abc$40744$n3904_1
.sym 68441 sys_rst
.sym 68442 $abc$40744$n3894_1
.sym 68446 $abc$40744$n3973
.sym 68447 csrbankarray_csrbank3_bitbang0_w[0]
.sym 68448 $abc$40744$n6001
.sym 68449 $abc$40744$n3794
.sym 68452 array_muxed1[0]
.sym 68458 basesoc_adr[2]
.sym 68459 basesoc_adr[3]
.sym 68460 basesoc_timer0_load_storage[0]
.sym 68461 basesoc_timer0_eventmanager_pending_w
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68471 basesoc_adr[3]
.sym 68480 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68481 $abc$40744$n3908_1
.sym 68483 $abc$40744$n3904_1
.sym 68485 basesoc_ctrl_reset_reset_r
.sym 68486 basesoc_dat_w[3]
.sym 68487 $abc$40744$n5920_1
.sym 68488 basesoc_dat_w[7]
.sym 68491 array_muxed0[0]
.sym 68492 $abc$40744$n2426
.sym 68493 sys_rst
.sym 68495 basesoc_timer0_eventmanager_storage
.sym 68497 sys_rst
.sym 68498 $abc$40744$n3794
.sym 68499 basesoc_uart_phy_rx
.sym 68500 basesoc_uart_phy_rx_r
.sym 68501 basesoc_timer0_reload_storage[4]
.sym 68502 basesoc_ctrl_reset_reset_r
.sym 68504 basesoc_adr[3]
.sym 68505 $abc$40744$n3915
.sym 68506 VexRiscv._zz_130_[2]
.sym 68512 basesoc_adr[2]
.sym 68515 basesoc_dat_w[6]
.sym 68518 $abc$40744$n6825_1
.sym 68519 $abc$40744$n3815
.sym 68520 basesoc_dat_w[4]
.sym 68523 $abc$40744$n2432
.sym 68525 basesoc_ctrl_reset_reset_r
.sym 68527 basesoc_we
.sym 68529 basesoc_dat_w[3]
.sym 68531 $abc$40744$n3915
.sym 68536 basesoc_adr[3]
.sym 68538 $abc$40744$n3895
.sym 68539 $abc$40744$n3812
.sym 68540 basesoc_adr[4]
.sym 68542 basesoc_timer0_en_storage
.sym 68543 $abc$40744$n3809
.sym 68545 $abc$40744$n3809
.sym 68546 basesoc_adr[4]
.sym 68551 basesoc_timer0_en_storage
.sym 68552 $abc$40744$n6825_1
.sym 68553 $abc$40744$n3915
.sym 68554 $abc$40744$n3812
.sym 68557 basesoc_ctrl_reset_reset_r
.sym 68563 basesoc_adr[3]
.sym 68564 basesoc_adr[2]
.sym 68565 $abc$40744$n3815
.sym 68572 basesoc_dat_w[6]
.sym 68577 $abc$40744$n3895
.sym 68578 basesoc_we
.sym 68582 basesoc_dat_w[3]
.sym 68589 basesoc_dat_w[4]
.sym 68591 $abc$40744$n2432
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68595 $abc$40744$n6777_1
.sym 68596 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 68597 $abc$40744$n3915
.sym 68598 basesoc_uart_tx_fifo_wrport_we
.sym 68599 $abc$40744$n3793
.sym 68601 $abc$40744$n3809
.sym 68604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68606 $abc$40744$n3913
.sym 68608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68609 basesoc_dat_w[6]
.sym 68610 user_btn1
.sym 68611 spiflash_bus_dat_r[7]
.sym 68612 basesoc_adr[2]
.sym 68613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68614 array_muxed0[13]
.sym 68615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68616 basesoc_timer0_load_storage[13]
.sym 68617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68618 $abc$40744$n3936
.sym 68619 basesoc_uart_tx_fifo_wrport_we
.sym 68620 $abc$40744$n6798_1
.sym 68621 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 68623 basesoc_timer0_load_storage[9]
.sym 68624 $abc$40744$n3815
.sym 68625 basesoc_adr[0]
.sym 68626 $abc$40744$n6974
.sym 68627 array_muxed0[0]
.sym 68628 $abc$40744$n3988
.sym 68629 array_muxed0[12]
.sym 68636 array_muxed0[12]
.sym 68639 array_muxed0[11]
.sym 68640 basesoc_adr[13]
.sym 68647 $abc$40744$n3842_1
.sym 68649 basesoc_adr[12]
.sym 68651 basesoc_adr[11]
.sym 68653 $abc$40744$n3796
.sym 68659 basesoc_adr[9]
.sym 68662 basesoc_adr[10]
.sym 68670 array_muxed0[11]
.sym 68674 $abc$40744$n3842_1
.sym 68675 basesoc_adr[11]
.sym 68676 basesoc_adr[12]
.sym 68680 basesoc_adr[11]
.sym 68683 basesoc_adr[12]
.sym 68687 $abc$40744$n3796
.sym 68688 $abc$40744$n3842_1
.sym 68692 $abc$40744$n3796
.sym 68693 basesoc_adr[13]
.sym 68694 basesoc_adr[10]
.sym 68695 basesoc_adr[9]
.sym 68698 basesoc_adr[9]
.sym 68699 basesoc_adr[10]
.sym 68700 basesoc_adr[13]
.sym 68701 $abc$40744$n3796
.sym 68705 array_muxed0[12]
.sym 68712 basesoc_adr[12]
.sym 68713 basesoc_adr[11]
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68719 $abc$40744$n6974
.sym 68720 $abc$40744$n6976
.sym 68721 VexRiscv._zz_201_[13]
.sym 68722 $abc$40744$n3850_1
.sym 68723 $abc$40744$n2293
.sym 68724 $abc$40744$n2247
.sym 68727 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 68728 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68732 $abc$40744$n57
.sym 68733 basesoc_uart_rx_fifo_do_read
.sym 68734 $abc$40744$n3809
.sym 68735 basesoc_uart_eventmanager_status_w[0]
.sym 68736 $abc$40744$n6493_1
.sym 68737 basesoc_adr[1]
.sym 68738 array_muxed0[4]
.sym 68739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68741 basesoc_uart_phy_tx_bitcount[3]
.sym 68742 VexRiscv._zz_201_[13]
.sym 68743 $abc$40744$n6208_1
.sym 68744 basesoc_uart_phy_tx_bitcount[2]
.sym 68745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 68746 basesoc_dat_w[3]
.sym 68747 $abc$40744$n3793
.sym 68748 $abc$40744$n3795
.sym 68749 basesoc_uart_phy_rx_busy
.sym 68750 $abc$40744$n3908_1
.sym 68751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 68752 $abc$40744$n6797_1
.sym 68758 basesoc_uart_phy_rx_busy
.sym 68759 $abc$40744$n6779_1
.sym 68761 $abc$40744$n6208_1
.sym 68763 $abc$40744$n3795
.sym 68764 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 68765 $abc$40744$n3793
.sym 68767 $abc$40744$n6777_1
.sym 68769 $abc$40744$n5908_1
.sym 68770 basesoc_uart_phy_rx_r
.sym 68771 basesoc_uart_phy_rx
.sym 68774 basesoc_adr[3]
.sym 68776 $abc$40744$n6797_1
.sym 68777 basesoc_we
.sym 68780 $abc$40744$n6798_1
.sym 68783 basesoc_adr[0]
.sym 68787 array_muxed0[0]
.sym 68788 $abc$40744$n3869
.sym 68791 basesoc_uart_phy_rx
.sym 68792 $abc$40744$n6208_1
.sym 68793 basesoc_uart_phy_rx_busy
.sym 68794 basesoc_uart_phy_rx_r
.sym 68798 array_muxed0[0]
.sym 68803 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 68804 $abc$40744$n3869
.sym 68806 $abc$40744$n3793
.sym 68809 $abc$40744$n3869
.sym 68811 basesoc_we
.sym 68815 $abc$40744$n6798_1
.sym 68816 $abc$40744$n3795
.sym 68817 $abc$40744$n6797_1
.sym 68821 $abc$40744$n3869
.sym 68822 $abc$40744$n6777_1
.sym 68829 basesoc_adr[3]
.sym 68830 $abc$40744$n3793
.sym 68833 $abc$40744$n6779_1
.sym 68834 $abc$40744$n5908_1
.sym 68835 $abc$40744$n3869
.sym 68836 basesoc_adr[0]
.sym 68838 clk12_$glb_clk
.sym 68839 sys_rst_$glb_sr
.sym 68840 basesoc_uart_phy_tx_reg[3]
.sym 68841 basesoc_uart_phy_tx_reg[7]
.sym 68842 basesoc_uart_phy_tx_reg[4]
.sym 68843 basesoc_uart_phy_tx_reg[5]
.sym 68844 $abc$40744$n6776_1
.sym 68845 basesoc_uart_phy_tx_reg[6]
.sym 68846 $abc$40744$n7804
.sym 68847 $abc$40744$n3872_1
.sym 68850 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 68852 basesoc_uart_phy_rx_busy
.sym 68854 spiflash_bus_dat_r[26]
.sym 68855 $abc$40744$n5908_1
.sym 68856 basesoc_adr[0]
.sym 68857 $abc$40744$n2247
.sym 68859 basesoc_uart_phy_rx_reg[1]
.sym 68860 $abc$40744$n2290
.sym 68861 $abc$40744$n3794
.sym 68862 basesoc_uart_phy_tx_bitcount[1]
.sym 68863 $abc$40744$n6779_1
.sym 68864 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 68865 spiflash_i
.sym 68867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68868 basesoc_adr[3]
.sym 68869 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68871 $abc$40744$n3872_1
.sym 68872 basesoc_dat_w[1]
.sym 68873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 68874 basesoc_ctrl_reset_reset_r
.sym 68875 basesoc_ctrl_bus_errors[28]
.sym 68882 VexRiscv._zz_289_[3]
.sym 68883 $abc$40744$n6048_1
.sym 68884 VexRiscv._zz_289_[0]
.sym 68885 VexRiscv._zz_289_[4]
.sym 68886 VexRiscv._zz_289_[1]
.sym 68890 $abc$40744$n3792
.sym 68892 $abc$40744$n233
.sym 68893 basesoc_adr[2]
.sym 68894 basesoc_adr[3]
.sym 68899 basesoc_ctrl_bus_errors[28]
.sym 68902 $abc$40744$n3894_1
.sym 68903 sys_rst
.sym 68904 basesoc_adr[4]
.sym 68905 $abc$40744$n6047
.sym 68906 $abc$40744$n3818
.sym 68907 $abc$40744$n3915
.sym 68911 $abc$40744$n3911
.sym 68912 basesoc_adr[4]
.sym 68914 $abc$40744$n3792
.sym 68915 $abc$40744$n3894_1
.sym 68916 sys_rst
.sym 68917 basesoc_adr[4]
.sym 68920 $abc$40744$n3911
.sym 68921 basesoc_ctrl_bus_errors[28]
.sym 68922 $abc$40744$n6047
.sym 68923 $abc$40744$n6048_1
.sym 68926 sys_rst
.sym 68927 $abc$40744$n3915
.sym 68928 basesoc_adr[4]
.sym 68929 $abc$40744$n3894_1
.sym 68932 VexRiscv._zz_289_[0]
.sym 68939 VexRiscv._zz_289_[3]
.sym 68945 VexRiscv._zz_289_[4]
.sym 68950 basesoc_adr[3]
.sym 68951 basesoc_adr[2]
.sym 68952 $abc$40744$n3818
.sym 68958 VexRiscv._zz_289_[1]
.sym 68960 $abc$40744$n233
.sym 68961 clk12_$glb_clk
.sym 68965 $abc$40744$n6532
.sym 68966 $abc$40744$n6534
.sym 68967 $abc$40744$n6536
.sym 68968 $abc$40744$n6538
.sym 68969 $abc$40744$n6540
.sym 68970 $abc$40744$n6542
.sym 68973 VexRiscv.decode_to_execute_RS2[23]
.sym 68974 VexRiscv._zz_294_
.sym 68975 basesoc_dat_w[6]
.sym 68976 VexRiscv.lastStagePc[13]
.sym 68977 basesoc_uart_tx_fifo_consume[1]
.sym 68978 $abc$40744$n233
.sym 68979 $abc$40744$n6048_1
.sym 68980 VexRiscv._zz_289_[0]
.sym 68981 basesoc_ctrl_reset_reset_r
.sym 68982 basesoc_uart_phy_tx_reg[3]
.sym 68983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 68984 sys_rst
.sym 68985 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 68986 VexRiscv.decode_to_execute_RS2[11]
.sym 68987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 68988 $abc$40744$n2440
.sym 68989 sys_rst
.sym 68990 $abc$40744$n3794
.sym 68991 $abc$40744$n6047
.sym 68992 $abc$40744$n3818
.sym 68993 $abc$40744$n3915
.sym 68994 $abc$40744$n2299
.sym 68995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 68996 $abc$40744$n3911
.sym 68997 $abc$40744$n3872_1
.sym 68998 basesoc_timer0_eventmanager_storage
.sym 69005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69007 $abc$40744$n190
.sym 69008 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 69009 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 69011 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 69013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 69015 $abc$40744$n192
.sym 69017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 69020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 69024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 69032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 69043 $abc$40744$n190
.sym 69049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 69055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 69068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 69075 $abc$40744$n192
.sym 69079 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 69080 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 69081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 69083 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 69084 clk12_$glb_clk
.sym 69086 $abc$40744$n6544
.sym 69087 $abc$40744$n6546
.sym 69088 $abc$40744$n6548
.sym 69089 $abc$40744$n6550
.sym 69090 $abc$40744$n6552
.sym 69091 $abc$40744$n6554
.sym 69092 $abc$40744$n6556
.sym 69093 $abc$40744$n6558
.sym 69095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69098 $abc$40744$n3659
.sym 69099 basesoc_we
.sym 69100 VexRiscv._zz_313_
.sym 69101 count[2]
.sym 69103 $abc$40744$n6542
.sym 69104 VexRiscv.decode_to_execute_RS2[13]
.sym 69105 basesoc_dat_w[6]
.sym 69106 VexRiscv.decode_to_execute_RS2[11]
.sym 69107 basesoc_dat_w[4]
.sym 69108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69109 count[5]
.sym 69110 $abc$40744$n3667
.sym 69111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69112 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 69113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 69114 $abc$40744$n3905
.sym 69115 $abc$40744$n3936
.sym 69116 $abc$40744$n3815
.sym 69117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69119 $abc$40744$n3817
.sym 69120 $abc$40744$n3945
.sym 69121 $abc$40744$n6546
.sym 69127 $abc$40744$n3664
.sym 69128 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 69129 $abc$40744$n194
.sym 69131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69134 $abc$40744$n3815
.sym 69135 VexRiscv._zz_136_[25]
.sym 69136 $abc$40744$n3659
.sym 69137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69138 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 69142 basesoc_uart_phy_tx_bitcount[1]
.sym 69143 basesoc_we
.sym 69145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69147 $abc$40744$n3936
.sym 69148 $abc$40744$n2296
.sym 69151 $abc$40744$n3664
.sym 69152 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 69154 $abc$40744$n2299
.sym 69155 $abc$40744$n3667
.sym 69156 $abc$40744$n196
.sym 69161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69167 $abc$40744$n3936
.sym 69168 $abc$40744$n3815
.sym 69169 basesoc_we
.sym 69174 $abc$40744$n196
.sym 69178 VexRiscv._zz_136_[25]
.sym 69179 $abc$40744$n3664
.sym 69180 $abc$40744$n3667
.sym 69184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69185 $abc$40744$n3664
.sym 69186 $abc$40744$n3659
.sym 69187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69191 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 69192 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 69193 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 69198 $abc$40744$n194
.sym 69202 $abc$40744$n2296
.sym 69203 basesoc_uart_phy_tx_bitcount[1]
.sym 69206 $abc$40744$n2299
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 $abc$40744$n6560
.sym 69210 $abc$40744$n6562
.sym 69211 $abc$40744$n6564
.sym 69212 $abc$40744$n6566
.sym 69213 reset_delay[7]
.sym 69214 basesoc_timer0_eventmanager_storage
.sym 69215 count[17]
.sym 69216 count[18]
.sym 69218 count[10]
.sym 69219 $abc$40744$n3977
.sym 69220 VexRiscv.decode_to_execute_RS2[10]
.sym 69221 VexRiscv.decode_to_execute_RS2[8]
.sym 69222 $abc$40744$n3659
.sym 69223 $abc$40744$n6435
.sym 69224 $abc$40744$n4872
.sym 69225 $abc$40744$n4872
.sym 69226 count[13]
.sym 69227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 69229 $abc$40744$n3661
.sym 69230 $abc$40744$n5
.sym 69231 VexRiscv._zz_41_[7]
.sym 69232 $abc$40744$n6548
.sym 69233 basesoc_dat_w[1]
.sym 69234 VexRiscv._zz_201_[13]
.sym 69235 $abc$40744$n200
.sym 69236 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69237 $abc$40744$n6552
.sym 69238 count[15]
.sym 69239 $abc$40744$n6797_1
.sym 69240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69241 $abc$40744$n3795
.sym 69242 basesoc_ctrl_bus_errors[16]
.sym 69243 $abc$40744$n3908_1
.sym 69244 $abc$40744$n3793
.sym 69250 reset_delay[3]
.sym 69253 reset_delay[2]
.sym 69255 reset_delay[1]
.sym 69257 reset_delay[5]
.sym 69259 reset_delay[4]
.sym 69260 reset_delay[0]
.sym 69261 reset_delay[6]
.sym 69268 $PACKER_VCC_NET
.sym 69270 reset_delay[7]
.sym 69276 $PACKER_VCC_NET
.sym 69282 $nextpnr_ICESTORM_LC_3$O
.sym 69284 reset_delay[0]
.sym 69288 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 69290 $PACKER_VCC_NET
.sym 69291 reset_delay[1]
.sym 69294 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 69296 reset_delay[2]
.sym 69297 $PACKER_VCC_NET
.sym 69298 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 69300 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 69302 reset_delay[3]
.sym 69303 $PACKER_VCC_NET
.sym 69304 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 69306 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 69308 $PACKER_VCC_NET
.sym 69309 reset_delay[4]
.sym 69310 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 69312 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 69314 $PACKER_VCC_NET
.sym 69315 reset_delay[5]
.sym 69316 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 69318 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 69320 $PACKER_VCC_NET
.sym 69321 reset_delay[6]
.sym 69322 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 69324 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 69326 reset_delay[7]
.sym 69327 $PACKER_VCC_NET
.sym 69328 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 69332 $abc$40744$n220
.sym 69333 $abc$40744$n224
.sym 69334 reset_delay[11]
.sym 69335 $abc$40744$n3563
.sym 69336 $abc$40744$n222
.sym 69337 reset_delay[9]
.sym 69338 $abc$40744$n226
.sym 69339 $abc$40744$n212
.sym 69340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69342 $abc$40744$n3795
.sym 69343 $abc$40744$n6032_1
.sym 69344 reset_delay[3]
.sym 69345 reset_delay[4]
.sym 69346 reset_delay[0]
.sym 69347 $abc$40744$n198
.sym 69349 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 69351 $abc$40744$n5445
.sym 69352 $abc$40744$n7122
.sym 69353 VexRiscv.decode_to_execute_RS2[15]
.sym 69356 basesoc_adr[3]
.sym 69357 $abc$40744$n7121
.sym 69358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69359 basesoc_ctrl_reset_reset_r
.sym 69360 $abc$40744$n100
.sym 69361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69362 basesoc_ctrl_bus_errors[28]
.sym 69363 $abc$40744$n7124
.sym 69364 $abc$40744$n4266_1
.sym 69365 basesoc_ctrl_storage[31]
.sym 69366 $abc$40744$n231
.sym 69367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 69368 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 69376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69380 $PACKER_VCC_NET
.sym 69384 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 69386 $abc$40744$n3659
.sym 69388 $PACKER_VCC_NET
.sym 69389 $abc$40744$n220
.sym 69390 $abc$40744$n224
.sym 69391 $abc$40744$n2430
.sym 69393 basesoc_dat_w[1]
.sym 69395 reset_delay[8]
.sym 69399 reset_delay[11]
.sym 69401 reset_delay[10]
.sym 69402 reset_delay[9]
.sym 69405 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 69407 $PACKER_VCC_NET
.sym 69408 reset_delay[8]
.sym 69409 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 69411 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 69413 reset_delay[9]
.sym 69414 $PACKER_VCC_NET
.sym 69415 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 69417 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 69419 reset_delay[10]
.sym 69420 $PACKER_VCC_NET
.sym 69421 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 69425 $PACKER_VCC_NET
.sym 69426 reset_delay[11]
.sym 69427 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 69433 $abc$40744$n224
.sym 69436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 69437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69439 $abc$40744$n3659
.sym 69444 $abc$40744$n220
.sym 69451 basesoc_dat_w[1]
.sym 69452 $abc$40744$n2430
.sym 69453 clk12_$glb_clk
.sym 69454 sys_rst_$glb_sr
.sym 69455 VexRiscv._zz_94_[15]
.sym 69456 VexRiscv._zz_94_[19]
.sym 69457 $abc$40744$n6054_1
.sym 69458 $abc$40744$n6801_1
.sym 69459 basesoc_timer0_reload_storage[14]
.sym 69460 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 69461 $abc$40744$n4422_1
.sym 69462 $abc$40744$n6800_1
.sym 69466 $abc$40744$n57
.sym 69469 $abc$40744$n3666
.sym 69470 $abc$40744$n3563
.sym 69471 basesoc_uart_rx_fifo_level0[4]
.sym 69472 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 69473 sys_rst
.sym 69474 VexRiscv._zz_136_[2]
.sym 69475 $abc$40744$n233
.sym 69476 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 69478 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 69480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 69481 VexRiscv._zz_193_
.sym 69482 $abc$40744$n6047
.sym 69483 VexRiscv._zz_171_[0]
.sym 69484 $abc$40744$n4873_1
.sym 69485 $abc$40744$n6672
.sym 69486 $abc$40744$n2440
.sym 69487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69488 basesoc_ctrl_bus_errors[4]
.sym 69489 $abc$40744$n3722_1
.sym 69490 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 69496 $abc$40744$n3999
.sym 69497 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69498 $abc$40744$n114
.sym 69499 basesoc_ctrl_bus_errors[4]
.sym 69502 $abc$40744$n3815
.sym 69503 basesoc_ctrl_bus_errors[20]
.sym 69504 VexRiscv._zz_201_[13]
.sym 69506 $abc$40744$n6021
.sym 69507 $abc$40744$n2647
.sym 69508 basesoc_adr[2]
.sym 69510 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 69512 basesoc_ctrl_bus_errors[16]
.sym 69514 $abc$40744$n3793
.sym 69515 $abc$40744$n3908_1
.sym 69516 basesoc_adr[3]
.sym 69517 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 69518 $abc$40744$n4228
.sym 69520 $abc$40744$n6796
.sym 69521 basesoc_ctrl_storage[24]
.sym 69522 VexRiscv.CsrPlugin_mepc[13]
.sym 69525 $abc$40744$n3905
.sym 69526 $abc$40744$n3817
.sym 69527 basesoc_ctrl_bus_errors[8]
.sym 69529 $abc$40744$n3815
.sym 69530 basesoc_adr[2]
.sym 69531 $abc$40744$n114
.sym 69532 basesoc_ctrl_bus_errors[20]
.sym 69535 VexRiscv._zz_201_[13]
.sym 69536 $abc$40744$n3999
.sym 69537 VexRiscv.CsrPlugin_mepc[13]
.sym 69538 $abc$40744$n4228
.sym 69541 basesoc_ctrl_bus_errors[16]
.sym 69542 $abc$40744$n3817
.sym 69543 basesoc_ctrl_storage[24]
.sym 69544 $abc$40744$n3908_1
.sym 69547 basesoc_ctrl_bus_errors[4]
.sym 69548 $abc$40744$n3793
.sym 69549 $abc$40744$n6796
.sym 69550 basesoc_adr[3]
.sym 69556 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 69559 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69565 $abc$40744$n3905
.sym 69567 basesoc_ctrl_bus_errors[8]
.sym 69568 $abc$40744$n6021
.sym 69573 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 69575 $abc$40744$n2647
.sym 69576 clk12_$glb_clk
.sym 69578 VexRiscv._zz_94_[17]
.sym 69579 basesoc_timer0_en_storage
.sym 69580 VexRiscv._zz_94_[16]
.sym 69581 $abc$40744$n4901
.sym 69582 $abc$40744$n4304
.sym 69583 VexRiscv._zz_94_[18]
.sym 69584 $abc$40744$n6070_1
.sym 69585 $abc$40744$n4305_1
.sym 69587 VexRiscv._zz_79_[3]
.sym 69588 $abc$40744$n4114_1
.sym 69589 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 69590 $abc$40744$n3749
.sym 69591 $abc$40744$n4422_1
.sym 69592 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 69593 VexRiscv._zz_191_
.sym 69594 $abc$40744$n114
.sym 69596 basesoc_adr[2]
.sym 69597 VexRiscv._zz_171_[2]
.sym 69598 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 69599 basesoc_uart_rx_fifo_wrport_we
.sym 69600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 69601 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69602 $abc$40744$n3667
.sym 69603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69604 $abc$40744$n233
.sym 69605 basesoc_ctrl_bus_errors[9]
.sym 69606 VexRiscv.execute_to_memory_IS_DIV
.sym 69607 basesoc_dat_w[7]
.sym 69608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 69610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69611 $abc$40744$n3905
.sym 69612 $abc$40744$n3817
.sym 69613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 69621 VexRiscv._zz_36_[10]
.sym 69622 $abc$40744$n4901
.sym 69623 $abc$40744$n4872
.sym 69624 $abc$40744$n4899_1
.sym 69626 $abc$40744$n4267_1
.sym 69630 VexRiscv._zz_36_[7]
.sym 69631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69632 $abc$40744$n4873_1
.sym 69634 $abc$40744$n4267_1
.sym 69635 $abc$40744$n3667
.sym 69636 $abc$40744$n4266_1
.sym 69639 $abc$40744$n4304
.sym 69641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69642 $abc$40744$n4303_1
.sym 69644 $abc$40744$n6712
.sym 69645 $abc$40744$n3666
.sym 69646 $abc$40744$n4365_1
.sym 69648 VexRiscv._zz_79_[7]
.sym 69649 $abc$40744$n4900
.sym 69650 VexRiscv._zz_35_[7]
.sym 69652 $abc$40744$n4365_1
.sym 69653 $abc$40744$n4267_1
.sym 69654 VexRiscv._zz_36_[10]
.sym 69658 $abc$40744$n3666
.sym 69659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69661 $abc$40744$n3667
.sym 69664 $abc$40744$n4873_1
.sym 69666 VexRiscv._zz_36_[7]
.sym 69667 $abc$40744$n4899_1
.sym 69671 $abc$40744$n4267_1
.sym 69672 $abc$40744$n4303_1
.sym 69673 VexRiscv._zz_36_[7]
.sym 69679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69682 $abc$40744$n4900
.sym 69683 VexRiscv._zz_35_[7]
.sym 69685 $abc$40744$n4872
.sym 69688 VexRiscv._zz_79_[7]
.sym 69689 $abc$40744$n4901
.sym 69690 $abc$40744$n6712
.sym 69695 $abc$40744$n4304
.sym 69696 $abc$40744$n4266_1
.sym 69697 VexRiscv._zz_35_[7]
.sym 69698 $abc$40744$n2586_$glb_ce
.sym 69699 clk12_$glb_clk
.sym 69701 $abc$40744$n4861
.sym 69702 $abc$40744$n5410
.sym 69703 $abc$40744$n4867
.sym 69704 VexRiscv._zz_94_[21]
.sym 69705 $abc$40744$n6408
.sym 69706 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 69707 $abc$40744$n6405
.sym 69708 $abc$40744$n6404
.sym 69709 VexRiscv._zz_216_[9]
.sym 69711 $abc$40744$n3976
.sym 69712 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69713 VexRiscv.CsrPlugin_mepc[2]
.sym 69714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69715 VexRiscv._zz_79_[2]
.sym 69716 $abc$40744$n4901
.sym 69717 VexRiscv._zz_161_
.sym 69718 eventmanager_pending_w[0]
.sym 69719 VexRiscv._zz_171_[0]
.sym 69720 VexRiscv.memory_arbitration_isValid
.sym 69721 VexRiscv._zz_130_[7]
.sym 69722 basesoc_timer0_en_storage
.sym 69723 $abc$40744$n4261_1
.sym 69724 $abc$40744$n4929_1
.sym 69725 $abc$40744$n2633
.sym 69726 $abc$40744$n235
.sym 69727 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 69728 VexRiscv._zz_130_[0]
.sym 69729 VexRiscv._zz_200_[10]
.sym 69730 VexRiscv._zz_171_[1]
.sym 69731 csrbankarray_csrbank0_leds_out0_w[0]
.sym 69732 $abc$40744$n4365_1
.sym 69733 basesoc_ctrl_bus_errors[10]
.sym 69734 VexRiscv._zz_35_[12]
.sym 69735 VexRiscv._zz_200_[13]
.sym 69736 VexRiscv._zz_130_[3]
.sym 69745 VexRiscv._zz_36_[7]
.sym 69746 VexRiscv._zz_41_[2]
.sym 69747 $abc$40744$n3911
.sym 69748 $abc$40744$n6029
.sym 69749 VexRiscv._zz_32_[1]
.sym 69750 $abc$40744$n6026_1
.sym 69753 $abc$40744$n233
.sym 69755 $abc$40744$n4292
.sym 69757 $abc$40744$n118
.sym 69758 $abc$40744$n3749
.sym 69760 $abc$40744$n4872
.sym 69761 $abc$40744$n4296_1
.sym 69762 VexRiscv._zz_289_[1]
.sym 69763 $abc$40744$n4876
.sym 69764 basesoc_ctrl_bus_errors[25]
.sym 69765 basesoc_ctrl_bus_errors[9]
.sym 69766 $abc$40744$n6810_1
.sym 69768 $abc$40744$n4266_1
.sym 69769 VexRiscv._zz_35_[1]
.sym 69770 $abc$40744$n6408
.sym 69771 $abc$40744$n3905
.sym 69772 $abc$40744$n3817
.sym 69773 $abc$40744$n6811_1
.sym 69776 $abc$40744$n6408
.sym 69777 VexRiscv._zz_35_[1]
.sym 69778 $abc$40744$n4266_1
.sym 69781 $abc$40744$n6026_1
.sym 69782 $abc$40744$n6029
.sym 69783 $abc$40744$n3911
.sym 69784 basesoc_ctrl_bus_errors[25]
.sym 69787 VexRiscv._zz_41_[2]
.sym 69793 $abc$40744$n4296_1
.sym 69794 $abc$40744$n3749
.sym 69796 $abc$40744$n4292
.sym 69800 VexRiscv._zz_36_[7]
.sym 69806 $abc$40744$n4872
.sym 69807 $abc$40744$n4876
.sym 69808 VexRiscv._zz_35_[1]
.sym 69811 $abc$40744$n6811_1
.sym 69812 $abc$40744$n6810_1
.sym 69813 VexRiscv._zz_289_[1]
.sym 69814 VexRiscv._zz_32_[1]
.sym 69817 $abc$40744$n3817
.sym 69818 $abc$40744$n118
.sym 69819 basesoc_ctrl_bus_errors[9]
.sym 69820 $abc$40744$n3905
.sym 69821 $abc$40744$n233
.sym 69822 clk12_$glb_clk
.sym 69824 $abc$40744$n6403
.sym 69825 VexRiscv._zz_94_[22]
.sym 69826 VexRiscv._zz_94_[23]
.sym 69827 $abc$40744$n4296_1
.sym 69828 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 69829 $abc$40744$n4860_1
.sym 69830 $abc$40744$n4412_1
.sym 69831 VexRiscv._zz_36_[0]
.sym 69832 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69834 $abc$40744$n3988
.sym 69835 VexRiscv._zz_152_[23]
.sym 69836 basesoc_dat_w[1]
.sym 69837 VexRiscv._zz_164_[0]
.sym 69838 spiflash_bus_dat_r[26]
.sym 69839 VexRiscv._zz_50_[10]
.sym 69840 VexRiscv._zz_216_[2]
.sym 69841 VexRiscv._zz_200_[7]
.sym 69843 VexRiscv.decode_to_execute_IS_DIV
.sym 69844 VexRiscv._zz_79_[5]
.sym 69845 $abc$40744$n6409
.sym 69846 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 69847 $abc$40744$n4267_1
.sym 69848 $abc$40744$n3915
.sym 69849 $abc$40744$n4876
.sym 69850 $abc$40744$n7121
.sym 69851 VexRiscv.decode_to_execute_RS2[23]
.sym 69852 basesoc_ctrl_storage[31]
.sym 69853 basesoc_ctrl_bus_errors[28]
.sym 69854 $abc$40744$n231
.sym 69855 $abc$40744$n7124
.sym 69856 $abc$40744$n4266_1
.sym 69857 VexRiscv.execute_to_memory_BRANCH_DO
.sym 69858 VexRiscv._zz_35_[15]
.sym 69859 basesoc_ctrl_reset_reset_r
.sym 69865 $abc$40744$n4267_1
.sym 69868 VexRiscv._zz_136_[29]
.sym 69870 $abc$40744$n4875
.sym 69871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69873 $abc$40744$n6407
.sym 69874 $abc$40744$n3667
.sym 69878 VexRiscv._zz_36_[1]
.sym 69880 basesoc_ctrl_storage[1]
.sym 69882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69884 $abc$40744$n3809
.sym 69885 $abc$40744$n6027
.sym 69886 $abc$40744$n4860_1
.sym 69887 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 69889 $abc$40744$n6028_1
.sym 69890 $abc$40744$n4873_1
.sym 69892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69894 $abc$40744$n4194_1
.sym 69896 VexRiscv._zz_36_[0]
.sym 69898 $abc$40744$n6027
.sym 69899 $abc$40744$n3809
.sym 69900 basesoc_ctrl_storage[1]
.sym 69901 $abc$40744$n6028_1
.sym 69905 VexRiscv._zz_36_[0]
.sym 69906 $abc$40744$n4860_1
.sym 69907 $abc$40744$n4873_1
.sym 69910 $abc$40744$n4194_1
.sym 69911 VexRiscv._zz_136_[29]
.sym 69912 $abc$40744$n3667
.sym 69916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 69917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69922 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69934 $abc$40744$n4267_1
.sym 69935 $abc$40744$n6407
.sym 69936 VexRiscv._zz_36_[1]
.sym 69941 $abc$40744$n4873_1
.sym 69942 $abc$40744$n4875
.sym 69943 VexRiscv._zz_36_[1]
.sym 69944 $abc$40744$n2586_$glb_ce
.sym 69945 clk12_$glb_clk
.sym 69947 VexRiscv._zz_130_[2]
.sym 69948 VexRiscv._zz_130_[0]
.sym 69949 VexRiscv._zz_152_[13]
.sym 69950 VexRiscv._zz_288_[3]
.sym 69951 VexRiscv._zz_288_[0]
.sym 69952 VexRiscv._zz_130_[3]
.sym 69953 VexRiscv._zz_94_[24]
.sym 69954 $abc$40744$n6047
.sym 69955 VexRiscv._zz_217_[9]
.sym 69957 $abc$40744$n3908_1
.sym 69958 VexRiscv._zz_294_
.sym 69959 basesoc_uart_rx_fifo_level0[1]
.sym 69960 VexRiscv._zz_41_[30]
.sym 69961 VexRiscv._zz_217_[14]
.sym 69962 VexRiscv._zz_152_[14]
.sym 69963 VexRiscv._zz_217_[10]
.sym 69964 $abc$40744$n6660
.sym 69965 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69966 VexRiscv._zz_36_[1]
.sym 69967 VexRiscv._zz_44_[1]
.sym 69968 $abc$40744$n4919
.sym 69969 VexRiscv._zz_200_[2]
.sym 69970 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 69972 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69973 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69974 VexRiscv._zz_44_[1]
.sym 69975 VexRiscv._zz_171_[0]
.sym 69976 $abc$40744$n4873_1
.sym 69977 $abc$40744$n3722_1
.sym 69978 $abc$40744$n6047
.sym 69979 VexRiscv._zz_193_
.sym 69980 VexRiscv._zz_130_[1]
.sym 69981 basesoc_uart_phy_storage[7]
.sym 69982 $abc$40744$n6031
.sym 69988 $abc$40744$n3741
.sym 69990 $abc$40744$n3905
.sym 69993 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69996 $abc$40744$n3740
.sym 69997 VexRiscv._zz_130_[0]
.sym 69999 $abc$40744$n3738
.sym 70002 $abc$40744$n3739
.sym 70005 basesoc_ctrl_bus_errors[10]
.sym 70006 $abc$40744$n6031
.sym 70007 VexRiscv._zz_288_[3]
.sym 70009 $abc$40744$n3795
.sym 70010 VexRiscv._zz_152_[12]
.sym 70011 VexRiscv._zz_42_[0]
.sym 70012 VexRiscv._zz_288_[0]
.sym 70013 VexRiscv._zz_42_[1]
.sym 70015 VexRiscv._zz_289_[0]
.sym 70016 VexRiscv._zz_41_[0]
.sym 70017 VexRiscv._zz_130_[3]
.sym 70018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 70021 VexRiscv._zz_130_[3]
.sym 70022 VexRiscv._zz_42_[0]
.sym 70023 VexRiscv._zz_42_[1]
.sym 70024 VexRiscv._zz_288_[3]
.sym 70027 basesoc_ctrl_bus_errors[10]
.sym 70028 $abc$40744$n3905
.sym 70029 $abc$40744$n3795
.sym 70030 $abc$40744$n6031
.sym 70034 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 70035 VexRiscv._zz_152_[12]
.sym 70036 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70039 VexRiscv._zz_41_[0]
.sym 70040 VexRiscv._zz_42_[1]
.sym 70041 VexRiscv._zz_42_[0]
.sym 70042 VexRiscv._zz_289_[0]
.sym 70046 $abc$40744$n3739
.sym 70047 $abc$40744$n3738
.sym 70051 $abc$40744$n3739
.sym 70052 $abc$40744$n3741
.sym 70053 $abc$40744$n3740
.sym 70054 $abc$40744$n3738
.sym 70057 VexRiscv._zz_130_[0]
.sym 70058 VexRiscv._zz_288_[0]
.sym 70059 VexRiscv._zz_42_[1]
.sym 70060 VexRiscv._zz_42_[0]
.sym 70064 $abc$40744$n3741
.sym 70065 $abc$40744$n3740
.sym 70068 clk12_$glb_clk
.sym 70069 sys_rst_$glb_sr
.sym 70070 $abc$40744$n3831_1
.sym 70071 $abc$40744$n3830_1
.sym 70072 $abc$40744$n3828
.sym 70073 $abc$40744$n3827
.sym 70074 $abc$40744$n3829_1
.sym 70075 $abc$40744$n2266
.sym 70076 $abc$40744$n3821
.sym 70077 basesoc_ctrl_bus_errors[0]
.sym 70080 VexRiscv._zz_35_[15]
.sym 70081 $abc$40744$n3729_1
.sym 70082 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70083 VexRiscv._zz_200_[15]
.sym 70084 VexRiscv._zz_42_[0]
.sym 70085 VexRiscv._zz_288_[3]
.sym 70086 VexRiscv._zz_217_[2]
.sym 70087 $abc$40744$n6810_1
.sym 70088 VexRiscv._zz_217_[1]
.sym 70089 VexRiscv._zz_200_[11]
.sym 70090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 70091 VexRiscv._zz_290_[14]
.sym 70092 VexRiscv._zz_238_[1]
.sym 70093 $abc$40744$n6411
.sym 70094 VexRiscv.execute_to_memory_IS_DIV
.sym 70095 basesoc_dat_w[7]
.sym 70096 VexRiscv._zz_36_[3]
.sym 70097 basesoc_ctrl_bus_errors[9]
.sym 70098 VexRiscv._zz_288_[0]
.sym 70099 $abc$40744$n3822
.sym 70100 $abc$40744$n4114_1
.sym 70101 basesoc_ctrl_bus_errors[11]
.sym 70102 VexRiscv._zz_44_[0]
.sym 70103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 70104 $abc$40744$n3817
.sym 70105 basesoc_ctrl_bus_errors[1]
.sym 70111 VexRiscv.decode_to_execute_RS2[9]
.sym 70112 VexRiscv._zz_42_[1]
.sym 70113 $abc$40744$n3729_1
.sym 70114 VexRiscv.decode_to_execute_RS2[30]
.sym 70116 $abc$40744$n4093_1
.sym 70118 basesoc_ctrl_bus_errors[1]
.sym 70119 VexRiscv._zz_130_[2]
.sym 70120 $abc$40744$n3915
.sym 70121 VexRiscv._zz_136_[29]
.sym 70122 VexRiscv._zz_41_[9]
.sym 70124 VexRiscv._zz_288_[2]
.sym 70126 VexRiscv._zz_42_[0]
.sym 70127 $abc$40744$n4115
.sym 70128 VexRiscv._zz_41_[30]
.sym 70133 $abc$40744$n102
.sym 70136 $abc$40744$n3734
.sym 70137 VexRiscv._zz_288_[9]
.sym 70138 $abc$40744$n3733
.sym 70139 $abc$40744$n3811
.sym 70140 VexRiscv._zz_153_
.sym 70144 VexRiscv._zz_42_[0]
.sym 70145 VexRiscv._zz_42_[1]
.sym 70146 VexRiscv._zz_153_
.sym 70147 VexRiscv.decode_to_execute_RS2[30]
.sym 70150 VexRiscv._zz_130_[2]
.sym 70151 VexRiscv._zz_42_[0]
.sym 70152 VexRiscv._zz_42_[1]
.sym 70153 VexRiscv._zz_288_[2]
.sym 70159 VexRiscv._zz_136_[29]
.sym 70163 $abc$40744$n3729_1
.sym 70164 $abc$40744$n4093_1
.sym 70165 VexRiscv._zz_41_[9]
.sym 70168 $abc$40744$n3734
.sym 70170 $abc$40744$n3733
.sym 70174 VexRiscv._zz_288_[9]
.sym 70175 VexRiscv.decode_to_execute_RS2[9]
.sym 70176 VexRiscv._zz_42_[1]
.sym 70177 VexRiscv._zz_42_[0]
.sym 70180 $abc$40744$n3915
.sym 70181 basesoc_ctrl_bus_errors[1]
.sym 70182 $abc$40744$n102
.sym 70183 $abc$40744$n3811
.sym 70186 VexRiscv._zz_41_[30]
.sym 70187 $abc$40744$n3729_1
.sym 70189 $abc$40744$n4115
.sym 70190 $abc$40744$n2586_$glb_ce
.sym 70191 clk12_$glb_clk
.sym 70195 basesoc_ctrl_bus_errors[2]
.sym 70196 basesoc_ctrl_bus_errors[3]
.sym 70197 basesoc_ctrl_bus_errors[4]
.sym 70198 basesoc_ctrl_bus_errors[5]
.sym 70199 basesoc_ctrl_bus_errors[6]
.sym 70200 basesoc_ctrl_bus_errors[7]
.sym 70201 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70202 $abc$40744$n2266
.sym 70203 VexRiscv._zz_200_[23]
.sym 70205 VexRiscv.decode_to_execute_RS2[9]
.sym 70206 VexRiscv._zz_152_[0]
.sym 70207 VexRiscv.decode_to_execute_RS2[8]
.sym 70208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 70209 VexRiscv._zz_136_[29]
.sym 70210 basesoc_ctrl_bus_errors[0]
.sym 70211 VexRiscv._zz_152_[4]
.sym 70213 VexRiscv._zz_200_[5]
.sym 70214 VexRiscv._zz_290_[2]
.sym 70215 VexRiscv._zz_41_[7]
.sym 70216 $abc$40744$n3809
.sym 70218 VexRiscv._zz_288_[3]
.sym 70219 basesoc_ctrl_bus_errors[15]
.sym 70220 $abc$40744$n4092
.sym 70221 basesoc_ctrl_bus_errors[8]
.sym 70222 $abc$40744$n4179_1
.sym 70223 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70224 basesoc_ctrl_bus_errors[19]
.sym 70225 basesoc_ctrl_bus_errors[10]
.sym 70226 VexRiscv._zz_35_[12]
.sym 70227 csrbankarray_csrbank0_leds_out0_w[0]
.sym 70228 VexRiscv._zz_171_[1]
.sym 70234 VexRiscv._zz_153_
.sym 70236 VexRiscv._zz_294_
.sym 70238 $abc$40744$n4179_1
.sym 70241 VexRiscv._zz_290_[6]
.sym 70242 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70243 VexRiscv._zz_152_[6]
.sym 70244 $abc$40744$n3729_1
.sym 70245 $abc$40744$n2276
.sym 70249 $abc$40744$n6033
.sym 70250 $abc$40744$n4140_1
.sym 70251 VexRiscv._zz_42_[1]
.sym 70252 basesoc_ctrl_bus_errors[2]
.sym 70253 VexRiscv._zz_288_[10]
.sym 70255 basesoc_dat_w[7]
.sym 70256 VexRiscv._zz_41_[10]
.sym 70257 VexRiscv._zz_42_[0]
.sym 70259 VexRiscv._zz_42_[1]
.sym 70261 VexRiscv.decode_to_execute_RS2[31]
.sym 70262 $abc$40744$n3915
.sym 70264 $abc$40744$n6034_1
.sym 70265 VexRiscv.decode_to_execute_RS2[10]
.sym 70267 VexRiscv.decode_to_execute_RS2[10]
.sym 70268 VexRiscv._zz_42_[0]
.sym 70269 VexRiscv._zz_42_[1]
.sym 70270 VexRiscv._zz_288_[10]
.sym 70274 $abc$40744$n4140_1
.sym 70275 $abc$40744$n3729_1
.sym 70276 VexRiscv._zz_41_[10]
.sym 70279 VexRiscv._zz_42_[1]
.sym 70282 VexRiscv._zz_42_[0]
.sym 70285 VexRiscv._zz_290_[6]
.sym 70287 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70288 VexRiscv._zz_152_[6]
.sym 70291 basesoc_ctrl_bus_errors[2]
.sym 70292 $abc$40744$n6034_1
.sym 70293 $abc$40744$n6033
.sym 70294 $abc$40744$n3915
.sym 70299 basesoc_dat_w[7]
.sym 70303 VexRiscv.decode_to_execute_RS2[31]
.sym 70304 VexRiscv._zz_42_[0]
.sym 70305 VexRiscv._zz_153_
.sym 70306 VexRiscv._zz_42_[1]
.sym 70310 VexRiscv._zz_294_
.sym 70312 $abc$40744$n4179_1
.sym 70313 $abc$40744$n2276
.sym 70314 clk12_$glb_clk
.sym 70315 sys_rst_$glb_sr
.sym 70316 basesoc_ctrl_bus_errors[8]
.sym 70317 basesoc_ctrl_bus_errors[9]
.sym 70318 basesoc_ctrl_bus_errors[10]
.sym 70319 basesoc_ctrl_bus_errors[11]
.sym 70320 basesoc_ctrl_bus_errors[12]
.sym 70321 basesoc_ctrl_bus_errors[13]
.sym 70322 basesoc_ctrl_bus_errors[14]
.sym 70323 basesoc_ctrl_bus_errors[15]
.sym 70328 $abc$40744$n4174
.sym 70329 VexRiscv._zz_290_[31]
.sym 70330 VexRiscv._zz_152_[3]
.sym 70331 $abc$40744$n5166_1
.sym 70332 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 70333 VexRiscv._zz_255_[1]
.sym 70334 $abc$40744$n3729_1
.sym 70335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 70336 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 70337 VexRiscv._zz_152_[7]
.sym 70338 $abc$40744$n3727_1
.sym 70339 $abc$40744$n5386
.sym 70340 basesoc_dat_w[5]
.sym 70341 basesoc_ctrl_bus_errors[24]
.sym 70342 VexRiscv._zz_35_[15]
.sym 70343 VexRiscv.decode_to_execute_RS2[23]
.sym 70344 $abc$40744$n4266_1
.sym 70345 basesoc_ctrl_bus_errors[26]
.sym 70346 VexRiscv._zz_288_[1]
.sym 70347 basesoc_ctrl_bus_errors[27]
.sym 70348 $abc$40744$n3915
.sym 70349 basesoc_ctrl_bus_errors[28]
.sym 70350 $abc$40744$n6034_1
.sym 70351 basesoc_ctrl_reset_reset_r
.sym 70357 basesoc_ctrl_bus_errors[24]
.sym 70358 VexRiscv._zz_41_[31]
.sym 70359 VexRiscv._zz_200_[15]
.sym 70361 $abc$40744$n3811
.sym 70363 $abc$40744$n4149
.sym 70364 $abc$40744$n3911
.sym 70366 $abc$40744$n4139
.sym 70367 $abc$40744$n3729_1
.sym 70368 $abc$40744$n2249
.sym 70369 basesoc_ctrl_bus_errors[26]
.sym 70371 VexRiscv._zz_290_[13]
.sym 70373 VexRiscv._zz_294_
.sym 70374 VexRiscv._zz_44_[0]
.sym 70375 basesoc_ctrl_reset_reset_r
.sym 70376 VexRiscv._zz_44_[1]
.sym 70377 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70380 $abc$40744$n4092
.sym 70381 basesoc_ctrl_storage[8]
.sym 70382 VexRiscv._zz_287_[0]
.sym 70386 VexRiscv._zz_152_[13]
.sym 70392 basesoc_ctrl_reset_reset_r
.sym 70396 $abc$40744$n3729_1
.sym 70397 $abc$40744$n4149
.sym 70398 VexRiscv._zz_41_[31]
.sym 70402 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70403 VexRiscv._zz_290_[13]
.sym 70404 VexRiscv._zz_152_[13]
.sym 70409 $abc$40744$n4139
.sym 70411 VexRiscv._zz_294_
.sym 70415 $abc$40744$n4092
.sym 70416 VexRiscv._zz_294_
.sym 70420 VexRiscv._zz_44_[0]
.sym 70421 VexRiscv._zz_287_[0]
.sym 70422 VexRiscv._zz_44_[1]
.sym 70423 VexRiscv._zz_200_[15]
.sym 70426 basesoc_ctrl_bus_errors[24]
.sym 70427 basesoc_ctrl_storage[8]
.sym 70428 $abc$40744$n3811
.sym 70429 $abc$40744$n3911
.sym 70432 basesoc_ctrl_bus_errors[26]
.sym 70434 $abc$40744$n3911
.sym 70436 $abc$40744$n2249
.sym 70437 clk12_$glb_clk
.sym 70438 sys_rst_$glb_sr
.sym 70439 basesoc_ctrl_bus_errors[16]
.sym 70440 basesoc_ctrl_bus_errors[17]
.sym 70441 basesoc_ctrl_bus_errors[18]
.sym 70442 basesoc_ctrl_bus_errors[19]
.sym 70443 basesoc_ctrl_bus_errors[20]
.sym 70444 basesoc_ctrl_bus_errors[21]
.sym 70445 basesoc_ctrl_bus_errors[22]
.sym 70446 basesoc_ctrl_bus_errors[23]
.sym 70449 VexRiscv.decode_to_execute_RS2[23]
.sym 70452 VexRiscv._zz_42_[0]
.sym 70453 VexRiscv._zz_152_[15]
.sym 70454 $abc$40744$n4239_1
.sym 70455 $abc$40744$n4148
.sym 70456 $abc$40744$n2249
.sym 70457 $abc$40744$n4110_1
.sym 70458 VexRiscv._zz_200_[10]
.sym 70459 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 70461 VexRiscv._zz_153_
.sym 70462 VexRiscv._zz_152_[12]
.sym 70463 basesoc_ctrl_bus_errors[30]
.sym 70464 $abc$40744$n4873_1
.sym 70465 VexRiscv._zz_161_
.sym 70466 $abc$40744$n6031
.sym 70467 VexRiscv._zz_44_[1]
.sym 70468 VexRiscv._zz_152_[31]
.sym 70469 VexRiscv._zz_255_[1]
.sym 70470 $abc$40744$n4714_1
.sym 70471 $abc$40744$n6053
.sym 70472 VexRiscv._zz_171_[0]
.sym 70473 $abc$40744$n3611_1
.sym 70474 VexRiscv._zz_44_[1]
.sym 70480 basesoc_ctrl_bus_errors[17]
.sym 70481 basesoc_ctrl_bus_errors[30]
.sym 70482 $abc$40744$n3826
.sym 70484 basesoc_ctrl_storage[13]
.sym 70485 $abc$40744$n3823
.sym 70486 VexRiscv._zz_287_[1]
.sym 70487 VexRiscv._zz_44_[0]
.sym 70488 $abc$40744$n3824
.sym 70489 $abc$40744$n3825
.sym 70490 VexRiscv._zz_152_[2]
.sym 70491 VexRiscv._zz_152_[29]
.sym 70492 $abc$40744$n4179_1
.sym 70493 VexRiscv._zz_44_[1]
.sym 70494 basesoc_ctrl_bus_errors[19]
.sym 70495 $abc$40744$n4180
.sym 70496 basesoc_ctrl_bus_errors[16]
.sym 70497 basesoc_ctrl_bus_errors[25]
.sym 70498 basesoc_ctrl_bus_errors[26]
.sym 70499 VexRiscv._zz_200_[16]
.sym 70500 basesoc_ctrl_bus_errors[28]
.sym 70501 basesoc_ctrl_bus_errors[21]
.sym 70502 basesoc_ctrl_bus_errors[22]
.sym 70503 basesoc_ctrl_bus_errors[31]
.sym 70504 basesoc_ctrl_bus_errors[24]
.sym 70505 $abc$40744$n3811
.sym 70506 basesoc_ctrl_bus_errors[18]
.sym 70507 basesoc_ctrl_bus_errors[27]
.sym 70508 basesoc_ctrl_bus_errors[20]
.sym 70509 basesoc_ctrl_bus_errors[29]
.sym 70510 $abc$40744$n3908_1
.sym 70511 basesoc_ctrl_bus_errors[23]
.sym 70513 $abc$40744$n3811
.sym 70514 basesoc_ctrl_bus_errors[21]
.sym 70515 basesoc_ctrl_storage[13]
.sym 70516 $abc$40744$n3908_1
.sym 70519 basesoc_ctrl_bus_errors[30]
.sym 70520 basesoc_ctrl_bus_errors[28]
.sym 70521 basesoc_ctrl_bus_errors[31]
.sym 70522 basesoc_ctrl_bus_errors[29]
.sym 70525 basesoc_ctrl_bus_errors[27]
.sym 70526 basesoc_ctrl_bus_errors[24]
.sym 70527 basesoc_ctrl_bus_errors[26]
.sym 70528 basesoc_ctrl_bus_errors[25]
.sym 70531 $abc$40744$n4179_1
.sym 70532 $abc$40744$n4180
.sym 70533 VexRiscv._zz_152_[2]
.sym 70534 VexRiscv._zz_152_[29]
.sym 70537 basesoc_ctrl_bus_errors[16]
.sym 70538 basesoc_ctrl_bus_errors[18]
.sym 70539 basesoc_ctrl_bus_errors[17]
.sym 70540 basesoc_ctrl_bus_errors[19]
.sym 70543 basesoc_ctrl_bus_errors[20]
.sym 70544 basesoc_ctrl_bus_errors[22]
.sym 70545 basesoc_ctrl_bus_errors[21]
.sym 70546 basesoc_ctrl_bus_errors[23]
.sym 70549 $abc$40744$n3826
.sym 70550 $abc$40744$n3824
.sym 70551 $abc$40744$n3825
.sym 70552 $abc$40744$n3823
.sym 70555 VexRiscv._zz_200_[16]
.sym 70556 VexRiscv._zz_44_[1]
.sym 70557 VexRiscv._zz_44_[0]
.sym 70558 VexRiscv._zz_287_[1]
.sym 70562 basesoc_ctrl_bus_errors[24]
.sym 70563 basesoc_ctrl_bus_errors[25]
.sym 70564 basesoc_ctrl_bus_errors[26]
.sym 70565 basesoc_ctrl_bus_errors[27]
.sym 70566 basesoc_ctrl_bus_errors[28]
.sym 70567 basesoc_ctrl_bus_errors[29]
.sym 70568 basesoc_ctrl_bus_errors[30]
.sym 70569 basesoc_ctrl_bus_errors[31]
.sym 70570 $abc$40744$n3824
.sym 70574 VexRiscv._zz_152_[30]
.sym 70575 VexRiscv._zz_152_[2]
.sym 70576 VexRiscv._zz_42_[0]
.sym 70577 $abc$40744$n4155
.sym 70578 $abc$40744$n5093
.sym 70579 VexRiscv.decode_to_execute_RS2[31]
.sym 70580 $abc$40744$n4236_1
.sym 70581 VexRiscv._zz_171_[1]
.sym 70582 $abc$40744$n4178
.sym 70583 basesoc_ctrl_bus_errors[17]
.sym 70585 VexRiscv._zz_35_[6]
.sym 70586 VexRiscv._zz_288_[0]
.sym 70587 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 70588 basesoc_ctrl_storage[2]
.sym 70589 basesoc_dat_w[2]
.sym 70590 VexRiscv._zz_44_[0]
.sym 70591 VexRiscv.execute_to_memory_IS_DIV
.sym 70594 VexRiscv.execute_to_memory_IS_DIV
.sym 70595 $abc$40744$n3822
.sym 70596 $abc$40744$n4072
.sym 70597 VexRiscv._zz_152_[16]
.sym 70603 $abc$40744$n4072
.sym 70605 $abc$40744$n4080
.sym 70606 basesoc_ctrl_storage[2]
.sym 70607 $abc$40744$n106
.sym 70610 VexRiscv._zz_152_[29]
.sym 70611 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 70612 basesoc_dat_w[5]
.sym 70613 basesoc_ctrl_bus_errors[18]
.sym 70614 $abc$40744$n3809
.sym 70617 $abc$40744$n4175
.sym 70618 basesoc_ctrl_bus_errors[23]
.sym 70619 $abc$40744$n6035
.sym 70621 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70622 $abc$40744$n6032_1
.sym 70623 VexRiscv._zz_294_
.sym 70624 $abc$40744$n3908_1
.sym 70625 $abc$40744$n4114_1
.sym 70627 $abc$40744$n3811
.sym 70629 $abc$40744$n4076
.sym 70630 $abc$40744$n2249
.sym 70631 basesoc_ctrl_storage[7]
.sym 70632 $abc$40744$n3908_1
.sym 70633 $abc$40744$n4068
.sym 70636 $abc$40744$n106
.sym 70637 $abc$40744$n3811
.sym 70638 $abc$40744$n3908_1
.sym 70639 basesoc_ctrl_bus_errors[18]
.sym 70642 VexRiscv._zz_152_[29]
.sym 70644 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 70645 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70648 $abc$40744$n4114_1
.sym 70650 VexRiscv._zz_294_
.sym 70654 $abc$40744$n3908_1
.sym 70655 $abc$40744$n3809
.sym 70656 basesoc_ctrl_storage[7]
.sym 70657 basesoc_ctrl_bus_errors[23]
.sym 70662 basesoc_dat_w[5]
.sym 70666 $abc$40744$n4068
.sym 70667 $abc$40744$n4072
.sym 70668 $abc$40744$n4076
.sym 70669 $abc$40744$n4080
.sym 70674 VexRiscv._zz_294_
.sym 70675 $abc$40744$n4175
.sym 70678 basesoc_ctrl_storage[2]
.sym 70679 $abc$40744$n3809
.sym 70680 $abc$40744$n6032_1
.sym 70681 $abc$40744$n6035
.sym 70682 $abc$40744$n2249
.sym 70683 clk12_$glb_clk
.sym 70684 sys_rst_$glb_sr
.sym 70685 $abc$40744$n4720_1
.sym 70686 $abc$40744$n4094
.sym 70687 VexRiscv._zz_164_[29]
.sym 70688 $abc$40744$n4989
.sym 70689 VexRiscv._zz_164_[24]
.sym 70690 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 70691 VexRiscv._zz_152_[20]
.sym 70692 $abc$40744$n4458_1
.sym 70695 $abc$40744$n3977
.sym 70697 VexRiscv._zz_161_
.sym 70698 basesoc_ctrl_bus_errors[30]
.sym 70699 $PACKER_VCC_NET
.sym 70700 VexRiscv._zz_200_[28]
.sym 70702 $abc$40744$n4170_1
.sym 70703 $abc$40744$n106
.sym 70704 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 70705 $abc$40744$n4170_1
.sym 70706 $abc$40744$n4261_1
.sym 70707 VexRiscv.lastStagePc[7]
.sym 70708 $abc$40744$n4236_1
.sym 70709 VexRiscv._zz_171_[1]
.sym 70710 VexRiscv._zz_288_[3]
.sym 70711 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70712 VexRiscv._zz_152_[17]
.sym 70713 VexRiscv._zz_35_[12]
.sym 70714 VexRiscv._zz_152_[20]
.sym 70715 $abc$40744$n4095_1
.sym 70716 $abc$40744$n4384
.sym 70717 basesoc_ctrl_storage[7]
.sym 70718 $abc$40744$n4623_1
.sym 70719 csrbankarray_csrbank0_leds_out0_w[0]
.sym 70720 $abc$40744$n4239_1
.sym 70726 VexRiscv._zz_288_[3]
.sym 70729 VexRiscv._zz_152_[24]
.sym 70730 VexRiscv._zz_42_[1]
.sym 70732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 70733 VexRiscv._zz_153_
.sym 70736 VexRiscv._zz_42_[0]
.sym 70737 VexRiscv._zz_41_[24]
.sym 70738 $abc$40744$n4239_1
.sym 70739 $abc$40744$n4148
.sym 70740 VexRiscv._zz_44_[1]
.sym 70745 VexRiscv._zz_294_
.sym 70746 VexRiscv._zz_290_[27]
.sym 70748 VexRiscv._zz_200_[23]
.sym 70749 $abc$40744$n4095_1
.sym 70750 VexRiscv._zz_44_[0]
.sym 70751 VexRiscv._zz_290_[24]
.sym 70752 $abc$40744$n4096
.sym 70753 VexRiscv.decode_to_execute_RS2[24]
.sym 70754 $abc$40744$n3729_1
.sym 70756 VexRiscv._zz_152_[27]
.sym 70757 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70759 $abc$40744$n4148
.sym 70760 VexRiscv._zz_294_
.sym 70765 VexRiscv._zz_152_[27]
.sym 70766 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70767 $abc$40744$n4239_1
.sym 70768 VexRiscv._zz_290_[27]
.sym 70771 VexRiscv._zz_42_[1]
.sym 70772 VexRiscv._zz_42_[0]
.sym 70773 VexRiscv.decode_to_execute_RS2[24]
.sym 70774 VexRiscv._zz_153_
.sym 70780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 70783 VexRiscv._zz_288_[3]
.sym 70784 VexRiscv._zz_44_[0]
.sym 70785 VexRiscv._zz_200_[23]
.sym 70786 VexRiscv._zz_44_[1]
.sym 70789 VexRiscv._zz_152_[24]
.sym 70790 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70791 $abc$40744$n4239_1
.sym 70792 VexRiscv._zz_290_[24]
.sym 70796 VexRiscv._zz_294_
.sym 70798 $abc$40744$n4095_1
.sym 70801 $abc$40744$n4096
.sym 70802 VexRiscv._zz_41_[24]
.sym 70803 $abc$40744$n3729_1
.sym 70805 $abc$40744$n2586_$glb_ce
.sym 70806 clk12_$glb_clk
.sym 70808 $abc$40744$n4477_1
.sym 70809 VexRiscv._zz_164_[16]
.sym 70810 $abc$40744$n4476_1
.sym 70811 $abc$40744$n4937
.sym 70812 $abc$40744$n4482_1
.sym 70813 $abc$40744$n4969
.sym 70814 $abc$40744$n4626_1
.sym 70815 $abc$40744$n4936
.sym 70816 $abc$40744$n5004
.sym 70820 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 70821 VexRiscv.decode_to_execute_RS2[28]
.sym 70822 $abc$40744$n4117
.sym 70823 $abc$40744$n5171_1
.sym 70824 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 70825 VexRiscv._zz_50_[11]
.sym 70826 $abc$40744$n4239_1
.sym 70827 VexRiscv._zz_290_[16]
.sym 70828 basesoc_vexriscv_ibus_adr[2]
.sym 70829 $abc$40744$n3638
.sym 70831 $abc$40744$n5047_1
.sym 70832 VexRiscv.decode_to_execute_RS2[16]
.sym 70833 $abc$40744$n57
.sym 70834 VexRiscv._zz_288_[1]
.sym 70835 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70836 VexRiscv._zz_200_[27]
.sym 70837 VexRiscv._zz_152_[23]
.sym 70838 VexRiscv._zz_35_[15]
.sym 70839 VexRiscv.decode_to_execute_RS2[23]
.sym 70840 VexRiscv._zz_216_[24]
.sym 70841 $abc$40744$n4266_1
.sym 70842 $abc$40744$n4384
.sym 70843 $abc$40744$n4243
.sym 70849 $abc$40744$n57
.sym 70850 $abc$40744$n4696
.sym 70852 $abc$40744$n4692
.sym 70853 $abc$40744$n2644
.sym 70854 $abc$40744$n4479_1
.sym 70855 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 70856 $abc$40744$n5315_1
.sym 70857 VexRiscv.CsrPlugin_mepc[9]
.sym 70858 $abc$40744$n4689
.sym 70860 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 70861 $abc$40744$n6712
.sym 70862 $abc$40744$n3749
.sym 70863 $abc$40744$n6672
.sym 70864 $abc$40744$n4694
.sym 70865 $abc$40744$n4481_1
.sym 70866 $abc$40744$n4261_1
.sym 70867 $abc$40744$n3727_1
.sym 70868 $abc$40744$n4691_1
.sym 70869 $abc$40744$n5334_1
.sym 70870 $abc$40744$n4969
.sym 70873 $abc$40744$n2821
.sym 70876 VexRiscv.lastStagePc[9]
.sym 70879 $abc$40744$n4626_1
.sym 70880 VexRiscv._zz_79_[24]
.sym 70882 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 70884 $abc$40744$n5334_1
.sym 70885 $abc$40744$n5315_1
.sym 70888 $abc$40744$n4479_1
.sym 70889 $abc$40744$n4481_1
.sym 70890 $abc$40744$n4261_1
.sym 70891 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 70894 VexRiscv._zz_79_[24]
.sym 70895 $abc$40744$n6672
.sym 70897 $abc$40744$n4626_1
.sym 70900 $abc$40744$n4692
.sym 70901 $abc$40744$n3727_1
.sym 70902 $abc$40744$n4696
.sym 70903 $abc$40744$n4694
.sym 70906 VexRiscv.lastStagePc[9]
.sym 70907 VexRiscv.CsrPlugin_mepc[9]
.sym 70908 $abc$40744$n2644
.sym 70912 $abc$40744$n4969
.sym 70914 $abc$40744$n6712
.sym 70915 VexRiscv._zz_79_[24]
.sym 70918 $abc$40744$n4689
.sym 70920 $abc$40744$n3749
.sym 70921 $abc$40744$n4691_1
.sym 70924 $abc$40744$n2821
.sym 70925 $abc$40744$n57
.sym 70929 clk12_$glb_clk
.sym 70931 VexRiscv._zz_200_[27]
.sym 70932 VexRiscv._zz_200_[16]
.sym 70933 $abc$40744$n4563_1
.sym 70934 $abc$40744$n4384
.sym 70935 VexRiscv.decode_to_execute_RS2[20]
.sym 70936 VexRiscv._zz_200_[20]
.sym 70937 VexRiscv.decode_to_execute_RS2[16]
.sym 70938 $abc$40744$n4935_1
.sym 70940 $abc$40744$n4689
.sym 70941 $abc$40744$n4640_1
.sym 70942 $abc$40744$n57
.sym 70943 $abc$40744$n4239_1
.sym 70944 VexRiscv._zz_41_[17]
.sym 70945 $abc$40744$n2644
.sym 70946 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 70947 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70948 VexRiscv.CsrPlugin_mip_MEIP
.sym 70949 $abc$40744$n6712
.sym 70950 $abc$40744$n4695
.sym 70952 VexRiscv.CsrPlugin_hadException
.sym 70953 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 70955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 70956 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 70957 VexRiscv._zz_35_[16]
.sym 70958 $abc$40744$n4951
.sym 70959 $abc$40744$n2821
.sym 70960 VexRiscv._zz_171_[0]
.sym 70961 $abc$40744$n3228
.sym 70962 VexRiscv._zz_161_
.sym 70963 $abc$40744$n4714_1
.sym 70964 $abc$40744$n4873_1
.sym 70965 VexRiscv._zz_204_
.sym 70966 VexRiscv._zz_255_[1]
.sym 70972 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 70973 $abc$40744$n4234
.sym 70980 $abc$40744$n4419_1
.sym 70981 $abc$40744$n4235
.sym 70982 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 70983 VexRiscv.memory_arbitration_isValid
.sym 70986 $abc$40744$n4236_1
.sym 70987 $abc$40744$n4095_1
.sym 70988 $abc$40744$n4639_1
.sym 70989 VexRiscv._zz_152_[24]
.sym 70990 $abc$40744$n4239_1
.sym 70991 $abc$40744$n4418_1
.sym 70993 VexRiscv.execute_to_memory_IS_DIV
.sym 70994 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 70995 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70997 $abc$40744$n4659
.sym 70999 VexRiscv._zz_35_[16]
.sym 71000 $abc$40744$n3638
.sym 71001 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 71002 $abc$40744$n4695
.sym 71003 $abc$40744$n4243
.sym 71005 $abc$40744$n4095_1
.sym 71006 $abc$40744$n4234
.sym 71007 $abc$40744$n4235
.sym 71008 VexRiscv._zz_152_[24]
.sym 71011 $abc$40744$n4236_1
.sym 71012 $abc$40744$n4095_1
.sym 71013 VexRiscv._zz_152_[24]
.sym 71014 $abc$40744$n4639_1
.sym 71017 VexRiscv.memory_arbitration_isValid
.sym 71018 VexRiscv.execute_to_memory_IS_DIV
.sym 71019 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 71020 $abc$40744$n4418_1
.sym 71023 $abc$40744$n3638
.sym 71024 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 71025 $abc$40744$n4419_1
.sym 71030 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 71032 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 71036 $abc$40744$n4239_1
.sym 71038 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 71043 VexRiscv._zz_35_[16]
.sym 71047 $abc$40744$n4695
.sym 71048 $abc$40744$n4243
.sym 71050 $abc$40744$n4659
.sym 71052 clk12_$glb_clk
.sym 71053 VexRiscv.reset_$glb_sr
.sym 71054 $abc$40744$n5440
.sym 71055 $abc$40744$n4371_1
.sym 71056 VexRiscv._zz_35_[10]
.sym 71057 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 71058 $abc$40744$n5428
.sym 71059 VexRiscv._zz_79_[25]
.sym 71060 VexRiscv._zz_36_[20]
.sym 71061 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 71066 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 71067 $abc$40744$n4234
.sym 71068 $abc$40744$n4382_1
.sym 71069 $abc$40744$n4384
.sym 71070 $abc$40744$n3749
.sym 71071 $abc$40744$n4230_1
.sym 71072 $abc$40744$n4550_1
.sym 71073 $abc$40744$n4377_1
.sym 71074 $abc$40744$n4236_1
.sym 71075 $abc$40744$n3936
.sym 71077 VexRiscv._zz_79_[23]
.sym 71078 VexRiscv._zz_288_[0]
.sym 71079 VexRiscv.execute_to_memory_IS_DIV
.sym 71080 VexRiscv._zz_195_[21]
.sym 71081 basesoc_dat_w[2]
.sym 71082 $abc$40744$n4479_1
.sym 71083 VexRiscv.execute_to_memory_IS_DIV
.sym 71084 basesoc_ctrl_storage[2]
.sym 71085 VexRiscv._zz_35_[16]
.sym 71086 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 71087 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 71089 $abc$40744$n4564_1
.sym 71095 VexRiscv.execute_to_memory_IS_DIV
.sym 71096 $abc$40744$n3638
.sym 71097 $abc$40744$n3727_1
.sym 71098 $abc$40744$n4972
.sym 71099 $abc$40744$n4265_1
.sym 71100 VexRiscv._zz_195_[11]
.sym 71101 VexRiscv.memory_arbitration_isValid
.sym 71102 $abc$40744$n4642_1
.sym 71103 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 71104 $abc$40744$n4638_1
.sym 71105 VexRiscv.lastStagePc[7]
.sym 71106 VexRiscv.CsrPlugin_hadException
.sym 71109 VexRiscv._zz_195_[9]
.sym 71110 VexRiscv.CsrPlugin_mepc[7]
.sym 71112 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 71116 $abc$40744$n4640_1
.sym 71117 VexRiscv._zz_318_[8]
.sym 71119 $abc$40744$n4872
.sym 71120 VexRiscv._zz_318_[10]
.sym 71121 $abc$40744$n4473_1
.sym 71122 $abc$40744$n4474_1
.sym 71124 VexRiscv._zz_35_[25]
.sym 71125 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 71126 $abc$40744$n2644
.sym 71128 VexRiscv._zz_318_[10]
.sym 71130 $abc$40744$n4265_1
.sym 71131 VexRiscv._zz_195_[11]
.sym 71134 $abc$40744$n3638
.sym 71135 $abc$40744$n4474_1
.sym 71136 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 71140 $abc$40744$n2644
.sym 71142 VexRiscv.CsrPlugin_mepc[7]
.sym 71143 VexRiscv.lastStagePc[7]
.sym 71146 $abc$40744$n4473_1
.sym 71147 VexRiscv.execute_to_memory_IS_DIV
.sym 71148 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 71149 VexRiscv.memory_arbitration_isValid
.sym 71152 $abc$40744$n4265_1
.sym 71154 VexRiscv._zz_318_[8]
.sym 71155 VexRiscv._zz_195_[9]
.sym 71158 $abc$40744$n4640_1
.sym 71159 $abc$40744$n3727_1
.sym 71160 $abc$40744$n4642_1
.sym 71161 $abc$40744$n4638_1
.sym 71165 $abc$40744$n4872
.sym 71166 VexRiscv._zz_35_[25]
.sym 71167 $abc$40744$n4972
.sym 71172 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 71174 VexRiscv.CsrPlugin_hadException
.sym 71175 clk12_$glb_clk
.sym 71177 $abc$40744$n4561_1
.sym 71178 basesoc_ctrl_storage[2]
.sym 71179 $abc$40744$n4553_1
.sym 71180 $abc$40744$n4683
.sym 71181 $abc$40744$n4544
.sym 71182 $abc$40744$n4556_1
.sym 71183 VexRiscv._zz_35_[20]
.sym 71184 basesoc_ctrl_storage[7]
.sym 71185 $abc$40744$n4334
.sym 71186 VexRiscv._zz_79_[25]
.sym 71189 VexRiscv.memory_arbitration_isValid
.sym 71191 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 71192 $abc$40744$n4972
.sym 71193 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 71195 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 71196 $abc$40744$n4234
.sym 71197 VexRiscv._zz_161_
.sym 71200 VexRiscv._zz_35_[10]
.sym 71201 $abc$40744$n235
.sym 71202 VexRiscv._zz_152_[20]
.sym 71203 VexRiscv._zz_318_[8]
.sym 71204 $abc$40744$n6672
.sym 71205 VexRiscv._zz_217_[23]
.sym 71206 VexRiscv._zz_318_[10]
.sym 71207 $abc$40744$n6672
.sym 71208 basesoc_ctrl_storage[7]
.sym 71210 csrbankarray_csrbank0_leds_out0_w[0]
.sym 71211 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71212 $abc$40744$n4579_1
.sym 71218 $abc$40744$n4265_1
.sym 71219 VexRiscv.CsrPlugin_mtval[20]
.sym 71220 $abc$40744$n4484_1
.sym 71221 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 71222 $abc$40744$n3638
.sym 71223 $abc$40744$n4620_1
.sym 71224 VexRiscv._zz_152_[21]
.sym 71225 $abc$40744$n4485_1
.sym 71226 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71227 VexRiscv._zz_152_[24]
.sym 71228 $abc$40744$n5330_1
.sym 71229 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 71230 $abc$40744$n4659
.sym 71231 VexRiscv._zz_336_
.sym 71233 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71234 $abc$40744$n4230_1
.sym 71235 $abc$40744$n5315_1
.sym 71236 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 71238 $abc$40744$n4243
.sym 71239 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 71240 VexRiscv._zz_195_[21]
.sym 71242 VexRiscv.memory_arbitration_isValid
.sym 71243 VexRiscv.execute_to_memory_IS_DIV
.sym 71244 VexRiscv._zz_318_[20]
.sym 71247 $abc$40744$n4560_1
.sym 71251 $abc$40744$n4243
.sym 71252 $abc$40744$n4659
.sym 71254 $abc$40744$n4620_1
.sym 71257 VexRiscv.memory_arbitration_isValid
.sym 71258 $abc$40744$n4484_1
.sym 71259 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 71260 VexRiscv.execute_to_memory_IS_DIV
.sym 71263 $abc$40744$n3638
.sym 71264 $abc$40744$n4485_1
.sym 71265 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 71269 VexRiscv.CsrPlugin_mtval[20]
.sym 71270 $abc$40744$n4560_1
.sym 71272 $abc$40744$n4230_1
.sym 71275 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 71277 VexRiscv._zz_152_[21]
.sym 71282 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 71283 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71284 VexRiscv._zz_152_[24]
.sym 71287 VexRiscv._zz_195_[21]
.sym 71288 VexRiscv._zz_318_[20]
.sym 71289 $abc$40744$n4265_1
.sym 71293 $abc$40744$n5315_1
.sym 71295 $abc$40744$n5330_1
.sym 71296 VexRiscv._zz_336_
.sym 71298 clk12_$glb_clk
.sym 71300 $abc$40744$n4701
.sym 71301 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 71302 $abc$40744$n4587_1
.sym 71303 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 71304 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 71305 VexRiscv._zz_79_[22]
.sym 71306 $abc$40744$n4965_1
.sym 71307 $abc$40744$n4608_1
.sym 71312 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 71313 $abc$40744$n3727_1
.sym 71314 VexRiscv._zz_152_[7]
.sym 71315 $abc$40744$n4683
.sym 71317 $abc$40744$n4512
.sym 71318 $abc$40744$n4530
.sym 71320 $abc$40744$n2247
.sym 71321 $abc$40744$n3638
.sym 71322 VexRiscv._zz_35_[28]
.sym 71323 VexRiscv.CsrPlugin_mtval[20]
.sym 71324 $abc$40744$n4243
.sym 71325 VexRiscv._zz_152_[23]
.sym 71327 $abc$40744$n4243
.sym 71328 basesoc_dat_w[5]
.sym 71329 $abc$40744$n4562_1
.sym 71330 basesoc_dat_w[7]
.sym 71332 $abc$40744$n57
.sym 71333 $abc$40744$n4266_1
.sym 71334 $abc$40744$n4266_1
.sym 71335 VexRiscv.decode_to_execute_RS2[23]
.sym 71342 $abc$40744$n4580_1
.sym 71343 $abc$40744$n233
.sym 71344 $abc$40744$n4616_1
.sym 71345 $abc$40744$n4544
.sym 71350 $abc$40744$n4243
.sym 71351 $abc$40744$n4243
.sym 71352 $abc$40744$n4559_1
.sym 71353 VexRiscv._zz_171_[1]
.sym 71354 $abc$40744$n4620_1
.sym 71355 $abc$40744$n3749
.sym 71356 $abc$40744$n4615_1
.sym 71357 $abc$40744$n4619_1
.sym 71358 VexRiscv._zz_36_[23]
.sym 71360 $abc$40744$n4512
.sym 71361 $abc$40744$n4613_1
.sym 71362 VexRiscv._zz_152_[20]
.sym 71366 VexRiscv._zz_171_[0]
.sym 71367 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 71368 VexRiscv._zz_255_[1]
.sym 71371 $abc$40744$n3727_1
.sym 71372 $abc$40744$n3727_1
.sym 71374 $abc$40744$n4243
.sym 71375 $abc$40744$n4580_1
.sym 71376 $abc$40744$n4620_1
.sym 71380 $abc$40744$n3749
.sym 71381 $abc$40744$n4615_1
.sym 71383 $abc$40744$n4613_1
.sym 71386 VexRiscv._zz_171_[0]
.sym 71387 VexRiscv._zz_152_[20]
.sym 71388 $abc$40744$n4559_1
.sym 71389 VexRiscv._zz_171_[1]
.sym 71392 $abc$40744$n3727_1
.sym 71393 $abc$40744$n4544
.sym 71394 $abc$40744$n4580_1
.sym 71395 $abc$40744$n4243
.sym 71398 $abc$40744$n4544
.sym 71399 $abc$40744$n4512
.sym 71400 $abc$40744$n3727_1
.sym 71401 $abc$40744$n4243
.sym 71406 VexRiscv._zz_36_[23]
.sym 71411 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 71412 VexRiscv._zz_255_[1]
.sym 71416 $abc$40744$n3727_1
.sym 71418 $abc$40744$n4616_1
.sym 71419 $abc$40744$n4619_1
.sym 71420 $abc$40744$n233
.sym 71421 clk12_$glb_clk
.sym 71423 $abc$40744$n4678_1
.sym 71424 $abc$40744$n4666_1
.sym 71425 $abc$40744$n4586_1
.sym 71426 $abc$40744$n4977_1
.sym 71427 $abc$40744$n4605_1
.sym 71428 $abc$40744$n4713_1
.sym 71429 VexRiscv._zz_201_[17]
.sym 71430 $abc$40744$n4964
.sym 71435 VexRiscv.CsrPlugin_hadException
.sym 71439 $abc$40744$n233
.sym 71440 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 71441 $abc$40744$n2644
.sym 71443 $abc$40744$n4234
.sym 71444 $abc$40744$n4261_1
.sym 71447 VexRiscv._zz_255_[1]
.sym 71449 $abc$40744$n3228
.sym 71450 $abc$40744$n2821
.sym 71451 $abc$40744$n4714_1
.sym 71452 VexRiscv._zz_171_[0]
.sym 71455 $abc$40744$n3999
.sym 71456 $abc$40744$n4873_1
.sym 71465 VexRiscv._zz_36_[23]
.sym 71467 VexRiscv._zz_35_[23]
.sym 71469 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 71470 VexRiscv._zz_35_[23]
.sym 71472 $abc$40744$n4963
.sym 71474 $abc$40744$n4641_1
.sym 71476 $abc$40744$n4598_1
.sym 71480 $abc$40744$n4873_1
.sym 71481 $abc$40744$n4267_1
.sym 71482 $abc$40744$n4872
.sym 71483 $abc$40744$n3727_1
.sym 71484 $abc$40744$n4243
.sym 71485 VexRiscv._zz_152_[23]
.sym 71486 $abc$40744$n4604_1
.sym 71487 $abc$40744$n4964
.sym 71488 $abc$40744$n4678_1
.sym 71489 $abc$40744$n4562_1
.sym 71491 $abc$40744$n3727_1
.sym 71492 $abc$40744$n4605_1
.sym 71493 $abc$40744$n4266_1
.sym 71495 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71497 VexRiscv._zz_35_[23]
.sym 71499 $abc$40744$n4872
.sym 71500 $abc$40744$n4964
.sym 71503 $abc$40744$n4963
.sym 71505 VexRiscv._zz_36_[23]
.sym 71506 $abc$40744$n4873_1
.sym 71509 $abc$40744$n4562_1
.sym 71510 $abc$40744$n4598_1
.sym 71511 $abc$40744$n4243
.sym 71512 $abc$40744$n3727_1
.sym 71515 VexRiscv._zz_36_[23]
.sym 71516 $abc$40744$n4604_1
.sym 71517 $abc$40744$n4267_1
.sym 71521 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71522 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 71524 VexRiscv._zz_152_[23]
.sym 71527 $abc$40744$n4678_1
.sym 71528 $abc$40744$n4243
.sym 71529 $abc$40744$n4641_1
.sym 71530 $abc$40744$n3727_1
.sym 71534 VexRiscv._zz_35_[23]
.sym 71535 $abc$40744$n4266_1
.sym 71536 $abc$40744$n4605_1
.sym 71539 $abc$40744$n4641_1
.sym 71540 $abc$40744$n4243
.sym 71541 $abc$40744$n4598_1
.sym 71543 $abc$40744$n2586_$glb_ce
.sym 71544 clk12_$glb_clk
.sym 71546 $abc$40744$n5350
.sym 71549 VexRiscv.CsrPlugin_mepc[17]
.sym 71553 $abc$40744$n4506
.sym 71559 csrbankarray_csrbank0_leds_out0_w[2]
.sym 71561 VexRiscv._zz_152_[28]
.sym 71562 VexRiscv._zz_313_
.sym 71564 VexRiscv._zz_79_[23]
.sym 71566 $abc$40744$n2456
.sym 71567 sys_rst
.sym 71569 spiflash_counter[1]
.sym 71570 VexRiscv._zz_164_[26]
.sym 71571 user_btn2
.sym 71589 $abc$40744$n8241
.sym 71590 $abc$40744$n3596
.sym 71591 $abc$40744$n3594
.sym 71592 $abc$40744$n3595_1
.sym 71596 $abc$40744$n3971
.sym 71598 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 71606 spiflash_counter[3]
.sym 71607 spiflash_counter[4]
.sym 71608 spiflash_counter[2]
.sym 71609 spiflash_counter[1]
.sym 71611 spiflash_counter[0]
.sym 71612 spiflash_counter[7]
.sym 71613 spiflash_counter[5]
.sym 71614 spiflash_counter[3]
.sym 71615 spiflash_counter[1]
.sym 71616 sys_rst
.sym 71617 spiflash_counter[6]
.sym 71620 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 71626 $abc$40744$n3596
.sym 71628 spiflash_counter[0]
.sym 71632 $abc$40744$n3971
.sym 71633 spiflash_counter[3]
.sym 71634 spiflash_counter[1]
.sym 71635 spiflash_counter[2]
.sym 71638 spiflash_counter[6]
.sym 71639 spiflash_counter[4]
.sym 71640 spiflash_counter[5]
.sym 71641 spiflash_counter[7]
.sym 71645 $abc$40744$n3595_1
.sym 71647 spiflash_counter[0]
.sym 71650 spiflash_counter[2]
.sym 71652 spiflash_counter[1]
.sym 71653 spiflash_counter[3]
.sym 71656 sys_rst
.sym 71657 $abc$40744$n3596
.sym 71658 $abc$40744$n3594
.sym 71662 $abc$40744$n3595_1
.sym 71665 $abc$40744$n3971
.sym 71666 $abc$40744$n8241
.sym 71667 clk12_$glb_clk
.sym 71674 waittimer2_count[8]
.sym 71675 waittimer2_count[2]
.sym 71683 $abc$40744$n4234
.sym 71684 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 71686 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 71696 $abc$40744$n4228
.sym 71702 csrbankarray_csrbank0_leds_out0_w[0]
.sym 71703 $abc$40744$n2644
.sym 71710 spiflash_counter[0]
.sym 71711 spiflash_counter[7]
.sym 71714 spiflash_counter[4]
.sym 71720 spiflash_counter[5]
.sym 71721 spiflash_counter[3]
.sym 71723 spiflash_counter[2]
.sym 71724 spiflash_counter[6]
.sym 71735 spiflash_counter[1]
.sym 71742 $nextpnr_ICESTORM_LC_22$O
.sym 71745 spiflash_counter[0]
.sym 71748 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 71750 spiflash_counter[1]
.sym 71754 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 71757 spiflash_counter[2]
.sym 71758 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 71760 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 71762 spiflash_counter[3]
.sym 71764 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 71766 $auto$alumacc.cc:474:replace_alu$4108.C[5]
.sym 71769 spiflash_counter[4]
.sym 71770 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 71772 $auto$alumacc.cc:474:replace_alu$4108.C[6]
.sym 71775 spiflash_counter[5]
.sym 71776 $auto$alumacc.cc:474:replace_alu$4108.C[5]
.sym 71778 $auto$alumacc.cc:474:replace_alu$4108.C[7]
.sym 71780 spiflash_counter[6]
.sym 71782 $auto$alumacc.cc:474:replace_alu$4108.C[6]
.sym 71785 spiflash_counter[7]
.sym 71788 $auto$alumacc.cc:474:replace_alu$4108.C[7]
.sym 71811 $abc$40744$n4270_1
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71879 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71891 $PACKER_VCC_NET
.sym 71906 basesoc_dat_w[5]
.sym 71907 basesoc_we
.sym 71913 $abc$40744$n6776_1
.sym 71914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 71915 $abc$40744$n3809
.sym 71916 basesoc_adr[3]
.sym 71927 $abc$40744$n6455_1
.sym 71963 array_muxed1[5]
.sym 72012 array_muxed1[5]
.sym 72014 clk12_$glb_clk
.sym 72015 sys_rst_$glb_sr
.sym 72018 user_btn0
.sym 72030 basesoc_ctrl_bus_errors[7]
.sym 72033 $abc$40744$n6487_1
.sym 72037 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 72038 array_muxed1[24]
.sym 72043 $abc$40744$n6481_1
.sym 72058 array_muxed1[5]
.sym 72064 $abc$40744$n2293
.sym 72079 $PACKER_VCC_NET
.sym 72086 basesoc_dat_w[5]
.sym 72108 $abc$40744$n2424
.sym 72118 basesoc_ctrl_reset_reset_r
.sym 72172 basesoc_ctrl_reset_reset_r
.sym 72176 $abc$40744$n2424
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72189 basesoc_timer0_en_storage
.sym 72192 basesoc_uart_phy_rx
.sym 72193 basesoc_timer0_value_status[0]
.sym 72194 $abc$40744$n2424
.sym 72195 basesoc_timer0_value[8]
.sym 72196 VexRiscv._zz_130_[2]
.sym 72197 $abc$40744$n6461_1
.sym 72199 $abc$40744$n6491_1
.sym 72201 basesoc_timer0_load_storage[15]
.sym 72205 $abc$40744$n2632
.sym 72206 basesoc_dat_w[2]
.sym 72209 $abc$40744$n3915
.sym 72211 basesoc_timer0_en_storage
.sym 72212 basesoc_uart_tx_fifo_consume[3]
.sym 72222 $abc$40744$n3815
.sym 72228 array_muxed0[9]
.sym 72229 spiflash_bus_dat_r[11]
.sym 72235 spiflash_bus_dat_r[10]
.sym 72238 $abc$40744$n2511
.sym 72239 $abc$40744$n3983
.sym 72243 $abc$40744$n3973
.sym 72244 array_muxed0[10]
.sym 72247 basesoc_we
.sym 72250 sys_rst
.sym 72259 $abc$40744$n3983
.sym 72261 array_muxed0[9]
.sym 72262 spiflash_bus_dat_r[10]
.sym 72277 $abc$40744$n3815
.sym 72278 $abc$40744$n3973
.sym 72279 basesoc_we
.sym 72280 sys_rst
.sym 72289 spiflash_bus_dat_r[11]
.sym 72290 $abc$40744$n3983
.sym 72292 array_muxed0[10]
.sym 72299 $abc$40744$n2511
.sym 72300 clk12_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72312 $abc$40744$n6801_1
.sym 72314 array_muxed0[9]
.sym 72316 array_muxed0[6]
.sym 72317 basesoc_dat_w[3]
.sym 72318 $abc$40744$n2505
.sym 72321 basesoc_dat_w[7]
.sym 72323 array_muxed0[9]
.sym 72327 basesoc_uart_rx_fifo_consume[1]
.sym 72330 array_muxed0[10]
.sym 72333 $abc$40744$n2434
.sym 72334 basesoc_uart_rx_fifo_produce[3]
.sym 72336 $abc$40744$n3850_1
.sym 72337 $abc$40744$n3915
.sym 72368 array_muxed0[3]
.sym 72378 array_muxed0[3]
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72435 $abc$40744$n3915
.sym 72436 VexRiscv._zz_130_[2]
.sym 72437 basesoc_adr[3]
.sym 72438 basesoc_uart_phy_tx_bitcount[3]
.sym 72439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 72440 basesoc_adr[2]
.sym 72443 basesoc_dat_w[3]
.sym 72444 basesoc_dat_w[5]
.sym 72449 basesoc_uart_tx_fifo_wrport_we
.sym 72450 $abc$40744$n2293
.sym 72451 $abc$40744$n2293
.sym 72452 basesoc_ctrl_reset_reset_r
.sym 72453 basesoc_uart_phy_tx_bitcount[0]
.sym 72454 array_muxed0[8]
.sym 72456 basesoc_uart_rx_fifo_produce[0]
.sym 72457 basesoc_uart_tx_fifo_consume[0]
.sym 72458 $abc$40744$n2448
.sym 72467 basesoc_uart_eventmanager_status_w[0]
.sym 72472 $abc$40744$n6775
.sym 72474 basesoc_adr[3]
.sym 72475 basesoc_uart_eventmanager_status_w[0]
.sym 72477 $abc$40744$n2632
.sym 72481 $abc$40744$n3794
.sym 72486 $abc$40744$n6776_1
.sym 72487 $abc$40744$n3793
.sym 72491 $PACKER_GND_NET
.sym 72493 $abc$40744$n3868_1
.sym 72494 basesoc_adr[2]
.sym 72505 basesoc_uart_eventmanager_status_w[0]
.sym 72506 $abc$40744$n6775
.sym 72507 basesoc_adr[2]
.sym 72508 $abc$40744$n6776_1
.sym 72513 $PACKER_GND_NET
.sym 72517 basesoc_adr[3]
.sym 72519 $abc$40744$n3793
.sym 72523 $abc$40744$n3868_1
.sym 72524 $abc$40744$n3793
.sym 72525 basesoc_uart_eventmanager_status_w[0]
.sym 72529 basesoc_adr[2]
.sym 72532 $abc$40744$n3794
.sym 72541 basesoc_adr[2]
.sym 72543 basesoc_adr[3]
.sym 72544 $abc$40744$n3794
.sym 72545 $abc$40744$n2632
.sym 72546 clk12_$glb_clk
.sym 72548 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 72549 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 72550 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 72551 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 72552 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 72553 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 72554 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 72555 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 72558 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72560 spiflash_i
.sym 72561 array_muxed0[13]
.sym 72562 basesoc_dat_w[7]
.sym 72563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 72564 basesoc_uart_rx_fifo_consume[3]
.sym 72565 basesoc_dat_w[1]
.sym 72566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 72567 basesoc_dat_w[6]
.sym 72568 $abc$40744$n6775
.sym 72569 basesoc_adr[1]
.sym 72572 basesoc_dat_w[5]
.sym 72573 basesoc_uart_phy_source_payload_data[2]
.sym 72574 $abc$40744$n3850_1
.sym 72576 $PACKER_VCC_NET
.sym 72577 $PACKER_GND_NET
.sym 72578 basesoc_uart_tx_fifo_do_read
.sym 72579 $abc$40744$n3793
.sym 72580 basesoc_adr[2]
.sym 72581 $PACKER_VCC_NET
.sym 72582 $abc$40744$n6538
.sym 72583 $PACKER_VCC_NET
.sym 72592 $abc$40744$n3847_1
.sym 72594 basesoc_uart_phy_tx_bitcount[1]
.sym 72597 sys_rst
.sym 72600 $abc$40744$n2290
.sym 72602 $abc$40744$n3850_1
.sym 72604 $abc$40744$n3809
.sym 72607 $abc$40744$n2565
.sym 72613 basesoc_uart_phy_tx_bitcount[0]
.sym 72614 basesoc_uart_phy_tx_bitcount[3]
.sym 72615 basesoc_uart_phy_tx_bitcount[2]
.sym 72617 basesoc_we
.sym 72618 $abc$40744$n3795
.sym 72619 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72621 $nextpnr_ICESTORM_LC_1$O
.sym 72623 basesoc_uart_phy_tx_bitcount[0]
.sym 72627 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 72630 basesoc_uart_phy_tx_bitcount[1]
.sym 72633 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 72635 basesoc_uart_phy_tx_bitcount[2]
.sym 72637 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 72641 basesoc_uart_phy_tx_bitcount[3]
.sym 72643 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 72647 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72652 basesoc_uart_phy_tx_bitcount[1]
.sym 72654 basesoc_uart_phy_tx_bitcount[2]
.sym 72655 basesoc_uart_phy_tx_bitcount[3]
.sym 72658 $abc$40744$n3850_1
.sym 72659 $abc$40744$n3847_1
.sym 72660 $abc$40744$n2290
.sym 72664 basesoc_we
.sym 72665 $abc$40744$n3795
.sym 72666 sys_rst
.sym 72667 $abc$40744$n3809
.sym 72668 $abc$40744$n2565
.sym 72669 clk12_$glb_clk
.sym 72670 VexRiscv.reset_$glb_sr
.sym 72682 VexRiscv._zz_152_[13]
.sym 72683 basesoc_uart_phy_rx_reg[6]
.sym 72684 basesoc_timer0_value[8]
.sym 72685 $abc$40744$n3818
.sym 72686 $abc$40744$n3872_1
.sym 72687 $abc$40744$n3794
.sym 72688 basesoc_uart_phy_rx_reg[5]
.sym 72689 basesoc_uart_phy_rx_r
.sym 72690 basesoc_uart_phy_rx_reg[3]
.sym 72691 $abc$40744$n6976
.sym 72692 $abc$40744$n2338
.sym 72693 sys_rst
.sym 72695 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 72696 basesoc_dat_w[6]
.sym 72697 $abc$40744$n3915
.sym 72699 basesoc_uart_eventmanager_storage[0]
.sym 72700 basesoc_uart_tx_fifo_consume[3]
.sym 72701 basesoc_uart_rx_fifo_wrport_we
.sym 72702 basesoc_timer0_en_storage
.sym 72704 basesoc_adr[1]
.sym 72705 basesoc_dat_w[7]
.sym 72706 basesoc_dat_w[2]
.sym 72712 basesoc_uart_tx_fifo_wrport_we
.sym 72713 basesoc_uart_phy_tx_reg[7]
.sym 72715 basesoc_uart_phy_tx_reg[5]
.sym 72721 $abc$40744$n2296
.sym 72722 basesoc_uart_phy_tx_reg[4]
.sym 72723 $abc$40744$n2293
.sym 72725 basesoc_uart_eventmanager_storage[0]
.sym 72726 basesoc_adr[0]
.sym 72728 basesoc_uart_phy_sink_payload_data[7]
.sym 72729 basesoc_uart_phy_sink_payload_data[6]
.sym 72730 basesoc_uart_phy_sink_payload_data[5]
.sym 72731 $abc$40744$n3868_1
.sym 72732 basesoc_uart_phy_sink_payload_data[3]
.sym 72733 basesoc_uart_phy_tx_reg[6]
.sym 72737 basesoc_dat_w[1]
.sym 72739 basesoc_uart_phy_sink_payload_data[4]
.sym 72740 basesoc_adr[2]
.sym 72741 basesoc_uart_eventmanager_pending_w[0]
.sym 72743 $abc$40744$n3794
.sym 72745 basesoc_uart_phy_sink_payload_data[3]
.sym 72747 $abc$40744$n2296
.sym 72748 basesoc_uart_phy_tx_reg[4]
.sym 72752 basesoc_uart_phy_sink_payload_data[7]
.sym 72754 $abc$40744$n2296
.sym 72757 basesoc_uart_phy_sink_payload_data[4]
.sym 72758 basesoc_uart_phy_tx_reg[5]
.sym 72759 $abc$40744$n2296
.sym 72764 $abc$40744$n2296
.sym 72765 basesoc_uart_phy_tx_reg[6]
.sym 72766 basesoc_uart_phy_sink_payload_data[5]
.sym 72769 basesoc_uart_eventmanager_storage[0]
.sym 72770 basesoc_adr[0]
.sym 72771 basesoc_uart_eventmanager_pending_w[0]
.sym 72772 basesoc_adr[2]
.sym 72775 basesoc_uart_phy_tx_reg[7]
.sym 72777 basesoc_uart_phy_sink_payload_data[6]
.sym 72778 $abc$40744$n2296
.sym 72781 basesoc_uart_tx_fifo_wrport_we
.sym 72787 $abc$40744$n3868_1
.sym 72788 basesoc_dat_w[1]
.sym 72789 basesoc_adr[2]
.sym 72790 $abc$40744$n3794
.sym 72791 $abc$40744$n2293
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72794 basesoc_uart_phy_sink_payload_data[7]
.sym 72795 basesoc_uart_phy_sink_payload_data[6]
.sym 72796 basesoc_uart_phy_sink_payload_data[5]
.sym 72797 basesoc_uart_phy_sink_payload_data[4]
.sym 72798 basesoc_uart_phy_sink_payload_data[3]
.sym 72799 basesoc_uart_phy_sink_payload_data[2]
.sym 72800 basesoc_uart_phy_sink_payload_data[1]
.sym 72801 basesoc_uart_phy_sink_payload_data[0]
.sym 72804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 72806 VexRiscv._zz_130_[6]
.sym 72807 VexRiscv._zz_136_[5]
.sym 72808 array_muxed0[12]
.sym 72811 array_muxed0[0]
.sym 72812 basesoc_timer0_load_storage[9]
.sym 72813 array_muxed0[2]
.sym 72814 VexRiscv._zz_191_
.sym 72816 $abc$40744$n3817
.sym 72817 $abc$40744$n2296
.sym 72818 $abc$40744$n3818
.sym 72821 $abc$40744$n2434
.sym 72824 $abc$40744$n3818
.sym 72825 basesoc_ctrl_bus_errors[3]
.sym 72826 $abc$40744$n218
.sym 72827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 72828 basesoc_timer0_eventmanager_storage
.sym 72829 basesoc_adr[0]
.sym 72835 count[7]
.sym 72836 count[6]
.sym 72837 count[4]
.sym 72843 count[3]
.sym 72847 count[5]
.sym 72849 count[2]
.sym 72853 $PACKER_VCC_NET
.sym 72854 $PACKER_VCC_NET
.sym 72858 count[0]
.sym 72862 count[1]
.sym 72867 $nextpnr_ICESTORM_LC_10$O
.sym 72869 count[0]
.sym 72873 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 72875 count[1]
.sym 72876 $PACKER_VCC_NET
.sym 72879 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 72881 count[2]
.sym 72882 $PACKER_VCC_NET
.sym 72883 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 72885 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 72887 $PACKER_VCC_NET
.sym 72888 count[3]
.sym 72889 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 72891 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 72893 $PACKER_VCC_NET
.sym 72894 count[4]
.sym 72895 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 72897 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 72899 $PACKER_VCC_NET
.sym 72900 count[5]
.sym 72901 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 72903 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 72905 count[6]
.sym 72906 $PACKER_VCC_NET
.sym 72907 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 72909 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 72911 count[7]
.sym 72912 $PACKER_VCC_NET
.sym 72913 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 72925 $abc$40744$n6536
.sym 72927 basesoc_dat_w[5]
.sym 72928 basesoc_ctrl_bus_errors[16]
.sym 72929 count[7]
.sym 72930 basesoc_dat_w[3]
.sym 72931 count[4]
.sym 72932 basesoc_dat_w[3]
.sym 72933 basesoc_dat_w[1]
.sym 72934 $abc$40744$n6208_1
.sym 72935 $abc$40744$n6532
.sym 72937 $abc$40744$n6534
.sym 72938 basesoc_dat_w[1]
.sym 72939 count[3]
.sym 72941 basesoc_uart_tx_fifo_produce[3]
.sym 72943 $abc$40744$n2547
.sym 72945 basesoc_ctrl_reset_reset_r
.sym 72947 basesoc_uart_tx_fifo_wrport_we
.sym 72948 $abc$40744$n2448
.sym 72949 basesoc_uart_tx_fifo_produce[2]
.sym 72951 basesoc_timer0_en_storage
.sym 72953 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 72965 count[14]
.sym 72966 count[8]
.sym 72968 count[10]
.sym 72972 count[13]
.sym 72975 count[15]
.sym 72978 $PACKER_VCC_NET
.sym 72981 count[11]
.sym 72984 count[12]
.sym 72988 count[9]
.sym 72989 $PACKER_VCC_NET
.sym 72990 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 72992 count[8]
.sym 72993 $PACKER_VCC_NET
.sym 72994 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 72996 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 72998 $PACKER_VCC_NET
.sym 72999 count[9]
.sym 73000 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 73002 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 73004 count[10]
.sym 73005 $PACKER_VCC_NET
.sym 73006 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 73008 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 73010 $PACKER_VCC_NET
.sym 73011 count[11]
.sym 73012 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 73014 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 73016 count[12]
.sym 73017 $PACKER_VCC_NET
.sym 73018 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 73020 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 73022 $PACKER_VCC_NET
.sym 73023 count[13]
.sym 73024 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 73026 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 73028 count[14]
.sym 73029 $PACKER_VCC_NET
.sym 73030 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 73032 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 73034 $PACKER_VCC_NET
.sym 73035 count[15]
.sym 73036 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 73048 count[8]
.sym 73049 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 73050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73051 VexRiscv._zz_94_[17]
.sym 73052 $abc$40744$n6544
.sym 73053 VexRiscv._zz_130_[6]
.sym 73054 $abc$40744$n6554
.sym 73055 basesoc_dat_w[7]
.sym 73056 $abc$40744$n5
.sym 73058 VexRiscv.decode_to_execute_RS2[30]
.sym 73059 $abc$40744$n100
.sym 73060 $abc$40744$n3872_1
.sym 73061 $abc$40744$n4266_1
.sym 73062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 73063 VexRiscv.decode_to_execute_RS2[24]
.sym 73064 $PACKER_VCC_NET
.sym 73065 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 73066 basesoc_dat_w[4]
.sym 73067 $abc$40744$n4872
.sym 73070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73071 $abc$40744$n3793
.sym 73072 $abc$40744$n6560
.sym 73073 $abc$40744$n6556
.sym 73074 $abc$40744$n6562
.sym 73075 $PACKER_VCC_NET
.sym 73076 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 73082 $PACKER_VCC_NET
.sym 73090 $PACKER_VCC_NET
.sym 73095 $abc$40744$n198
.sym 73098 $abc$40744$n218
.sym 73099 count[19]
.sym 73100 $abc$40744$n200
.sym 73104 basesoc_ctrl_reset_reset_r
.sym 73107 count[16]
.sym 73108 $abc$40744$n2448
.sym 73111 count[17]
.sym 73112 count[18]
.sym 73113 $auto$alumacc.cc:474:replace_alu$4033.C[17]
.sym 73115 count[16]
.sym 73116 $PACKER_VCC_NET
.sym 73117 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 73119 $auto$alumacc.cc:474:replace_alu$4033.C[18]
.sym 73121 $PACKER_VCC_NET
.sym 73122 count[17]
.sym 73123 $auto$alumacc.cc:474:replace_alu$4033.C[17]
.sym 73125 $auto$alumacc.cc:474:replace_alu$4033.C[19]
.sym 73127 $PACKER_VCC_NET
.sym 73128 count[18]
.sym 73129 $auto$alumacc.cc:474:replace_alu$4033.C[18]
.sym 73133 count[19]
.sym 73134 $PACKER_VCC_NET
.sym 73135 $auto$alumacc.cc:474:replace_alu$4033.C[19]
.sym 73139 $abc$40744$n218
.sym 73144 basesoc_ctrl_reset_reset_r
.sym 73153 $abc$40744$n198
.sym 73158 $abc$40744$n200
.sym 73160 $abc$40744$n2448
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73173 $abc$40744$n2266
.sym 73174 basesoc_ctrl_bus_errors[4]
.sym 73175 $abc$40744$n3640
.sym 73176 grant
.sym 73177 grant
.sym 73178 $abc$40744$n4873_1
.sym 73180 sys_rst
.sym 73182 $abc$40744$n3872_1
.sym 73183 $abc$40744$n2440
.sym 73184 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 73185 VexRiscv._zz_193_
.sym 73186 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 73188 basesoc_dat_w[6]
.sym 73189 basesoc_timer0_en_storage
.sym 73190 VexRiscv.CsrPlugin_mtval[13]
.sym 73192 basesoc_adr[1]
.sym 73193 basesoc_ctrl_bus_errors[6]
.sym 73194 VexRiscv._zz_94_[19]
.sym 73195 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73197 $abc$40744$n4868
.sym 73205 $abc$40744$n7128
.sym 73207 $abc$40744$n7130
.sym 73208 $abc$40744$n222
.sym 73212 $abc$40744$n7127
.sym 73213 $abc$40744$n224
.sym 73214 $abc$40744$n7129
.sym 73215 $abc$40744$n2547
.sym 73218 $abc$40744$n226
.sym 73228 $abc$40744$n220
.sym 73232 $abc$40744$n7123
.sym 73235 por_rst
.sym 73239 por_rst
.sym 73240 $abc$40744$n7127
.sym 73243 $abc$40744$n7129
.sym 73246 por_rst
.sym 73250 $abc$40744$n226
.sym 73255 $abc$40744$n220
.sym 73256 $abc$40744$n222
.sym 73257 $abc$40744$n226
.sym 73258 $abc$40744$n224
.sym 73262 $abc$40744$n7128
.sym 73263 por_rst
.sym 73268 $abc$40744$n222
.sym 73273 por_rst
.sym 73274 $abc$40744$n7130
.sym 73281 $abc$40744$n7123
.sym 73282 por_rst
.sym 73283 $abc$40744$n2547
.sym 73284 clk12_$glb_clk
.sym 73294 VexRiscv._zz_50_[7]
.sym 73296 basesoc_ctrl_bus_errors[5]
.sym 73298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73299 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73301 $abc$40744$n3945
.sym 73302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73303 $abc$40744$n233
.sym 73304 basesoc_dat_w[7]
.sym 73305 VexRiscv.execute_to_memory_IS_DIV
.sym 73306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73307 $abc$40744$n2633
.sym 73309 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 73310 basesoc_adr[0]
.sym 73311 VexRiscv._zz_79_[15]
.sym 73312 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 73313 $abc$40744$n2434
.sym 73314 basesoc_ctrl_bus_errors[31]
.sym 73315 $abc$40744$n3818
.sym 73316 $abc$40744$n3818
.sym 73317 basesoc_timer0_en_storage
.sym 73318 VexRiscv._zz_94_[15]
.sym 73319 VexRiscv._zz_94_[16]
.sym 73321 basesoc_ctrl_bus_errors[3]
.sym 73328 basesoc_adr[2]
.sym 73329 $abc$40744$n2434
.sym 73330 $abc$40744$n4230_1
.sym 73331 $abc$40744$n3818
.sym 73332 basesoc_ctrl_storage[31]
.sym 73333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73335 $abc$40744$n100
.sym 73336 $abc$40744$n4423_1
.sym 73337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73339 $abc$40744$n4422_1
.sym 73340 basesoc_ctrl_bus_errors[31]
.sym 73341 $abc$40744$n3793
.sym 73342 $abc$40744$n6800_1
.sym 73343 basesoc_adr[3]
.sym 73344 $abc$40744$n3915
.sym 73345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73346 $abc$40744$n3722_1
.sym 73347 VexRiscv._zz_171_[1]
.sym 73348 basesoc_dat_w[6]
.sym 73349 basesoc_ctrl_bus_errors[5]
.sym 73350 VexRiscv.CsrPlugin_mtval[13]
.sym 73352 $abc$40744$n3809
.sym 73353 basesoc_ctrl_bus_errors[7]
.sym 73354 $abc$40744$n3722_1
.sym 73355 VexRiscv._zz_152_[13]
.sym 73356 VexRiscv._zz_171_[0]
.sym 73361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73362 $abc$40744$n3722_1
.sym 73363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73368 $abc$40744$n3722_1
.sym 73369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73372 $abc$40744$n3809
.sym 73373 $abc$40744$n100
.sym 73374 basesoc_ctrl_bus_errors[5]
.sym 73375 $abc$40744$n3915
.sym 73378 $abc$40744$n3793
.sym 73379 basesoc_adr[3]
.sym 73380 basesoc_ctrl_bus_errors[7]
.sym 73381 $abc$40744$n6800_1
.sym 73385 basesoc_dat_w[6]
.sym 73390 $abc$40744$n4422_1
.sym 73391 VexRiscv._zz_171_[0]
.sym 73392 VexRiscv._zz_152_[13]
.sym 73393 VexRiscv._zz_171_[1]
.sym 73396 $abc$40744$n4423_1
.sym 73397 VexRiscv.CsrPlugin_mtval[13]
.sym 73399 $abc$40744$n4230_1
.sym 73402 basesoc_adr[2]
.sym 73403 basesoc_ctrl_bus_errors[31]
.sym 73404 basesoc_ctrl_storage[31]
.sym 73405 $abc$40744$n3818
.sym 73406 $abc$40744$n2434
.sym 73407 clk12_$glb_clk
.sym 73408 sys_rst_$glb_sr
.sym 73409 VexRiscv._zz_216_[15]
.sym 73410 VexRiscv._zz_216_[14]
.sym 73411 VexRiscv._zz_216_[13]
.sym 73412 VexRiscv._zz_216_[12]
.sym 73413 VexRiscv._zz_216_[11]
.sym 73414 VexRiscv._zz_216_[10]
.sym 73415 VexRiscv._zz_216_[9]
.sym 73416 VexRiscv._zz_216_[8]
.sym 73420 basesoc_ctrl_bus_errors[20]
.sym 73421 $abc$40744$n4365_1
.sym 73422 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 73423 VexRiscv._zz_193_
.sym 73424 VexRiscv._zz_200_[13]
.sym 73425 VexRiscv._zz_49_[0]
.sym 73426 VexRiscv._zz_130_[3]
.sym 73427 $abc$40744$n6672
.sym 73428 VexRiscv._zz_200_[10]
.sym 73430 VexRiscv._zz_130_[0]
.sym 73431 VexRiscv._zz_41_[13]
.sym 73432 VexRiscv._zz_171_[1]
.sym 73433 VexRiscv._zz_79_[10]
.sym 73434 VexRiscv._zz_94_[20]
.sym 73435 VexRiscv._zz_94_[18]
.sym 73436 VexRiscv._zz_79_[8]
.sym 73437 VexRiscv._zz_94_[20]
.sym 73439 $abc$40744$n6675_1
.sym 73440 VexRiscv._zz_79_[31]
.sym 73441 VexRiscv._zz_79_[6]
.sym 73442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73443 basesoc_timer0_en_storage
.sym 73444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73452 $abc$40744$n6672
.sym 73454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73456 $abc$40744$n3722_1
.sym 73457 $abc$40744$n6675_1
.sym 73458 VexRiscv._zz_79_[7]
.sym 73459 VexRiscv._zz_164_[7]
.sym 73460 basesoc_ctrl_reset_reset_r
.sym 73461 $abc$40744$n2440
.sym 73462 basesoc_adr[1]
.sym 73464 eventmanager_pending_w[0]
.sym 73467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73468 csrbankarray_csrbank0_leds_out0_w[0]
.sym 73469 $abc$40744$n4868
.sym 73470 basesoc_adr[0]
.sym 73471 VexRiscv._zz_217_[7]
.sym 73474 VexRiscv._zz_216_[7]
.sym 73476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73481 $abc$40744$n4305_1
.sym 73484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73485 $abc$40744$n3722_1
.sym 73486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73489 basesoc_ctrl_reset_reset_r
.sym 73495 $abc$40744$n3722_1
.sym 73496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73501 VexRiscv._zz_216_[7]
.sym 73502 VexRiscv._zz_164_[7]
.sym 73503 $abc$40744$n4868
.sym 73507 $abc$40744$n4305_1
.sym 73508 VexRiscv._zz_79_[7]
.sym 73509 $abc$40744$n6672
.sym 73514 $abc$40744$n3722_1
.sym 73515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73519 basesoc_adr[0]
.sym 73520 eventmanager_pending_w[0]
.sym 73521 csrbankarray_csrbank0_leds_out0_w[0]
.sym 73522 basesoc_adr[1]
.sym 73525 VexRiscv._zz_217_[7]
.sym 73526 VexRiscv._zz_164_[7]
.sym 73527 $abc$40744$n6675_1
.sym 73529 $abc$40744$n2440
.sym 73530 clk12_$glb_clk
.sym 73531 sys_rst_$glb_sr
.sym 73532 VexRiscv._zz_216_[7]
.sym 73533 VexRiscv._zz_216_[6]
.sym 73534 VexRiscv._zz_216_[5]
.sym 73535 VexRiscv._zz_216_[4]
.sym 73536 VexRiscv._zz_216_[3]
.sym 73537 VexRiscv._zz_216_[2]
.sym 73538 VexRiscv._zz_216_[1]
.sym 73539 VexRiscv._zz_216_[0]
.sym 73540 $abc$40744$n7766
.sym 73541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73542 basesoc_ctrl_bus_errors[7]
.sym 73543 $abc$40744$n7766
.sym 73544 $abc$40744$n4876
.sym 73546 $abc$40744$n235
.sym 73547 $abc$40744$n3884_1
.sym 73548 $abc$40744$n235
.sym 73549 basesoc_uart_rx_fifo_level0[1]
.sym 73550 VexRiscv._zz_35_[15]
.sym 73551 VexRiscv._zz_216_[15]
.sym 73553 VexRiscv._zz_35_[2]
.sym 73554 VexRiscv._zz_79_[7]
.sym 73555 VexRiscv.decode_to_execute_RS2[30]
.sym 73556 $PACKER_VCC_NET
.sym 73557 VexRiscv._zz_217_[7]
.sym 73558 VexRiscv._zz_130_[0]
.sym 73559 $abc$40744$n2266
.sym 73560 VexRiscv._zz_217_[15]
.sym 73561 $PACKER_VCC_NET
.sym 73562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73563 $PACKER_VCC_NET
.sym 73565 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 73566 $abc$40744$n6712
.sym 73567 $abc$40744$n4872
.sym 73573 $abc$40744$n6712
.sym 73574 VexRiscv._zz_193_
.sym 73576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73577 VexRiscv._zz_164_[0]
.sym 73580 $abc$40744$n6675_1
.sym 73582 $abc$40744$n5410
.sym 73583 $abc$40744$n6409
.sym 73584 $abc$40744$n3722_1
.sym 73586 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73587 $abc$40744$n6405
.sym 73588 $abc$40744$n6672
.sym 73589 $abc$40744$n235
.sym 73591 $abc$40744$n2633
.sym 73592 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73594 $abc$40744$n5409_1
.sym 73595 VexRiscv._zz_217_[0]
.sym 73596 VexRiscv._zz_216_[0]
.sym 73597 $abc$40744$n4868
.sym 73598 VexRiscv._zz_79_[0]
.sym 73599 $abc$40744$n4867
.sym 73601 VexRiscv._zz_79_[1]
.sym 73602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73606 VexRiscv._zz_79_[0]
.sym 73608 $abc$40744$n6712
.sym 73609 $abc$40744$n4867
.sym 73612 VexRiscv._zz_193_
.sym 73613 $abc$40744$n235
.sym 73614 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73618 VexRiscv._zz_164_[0]
.sym 73619 $abc$40744$n4868
.sym 73621 VexRiscv._zz_216_[0]
.sym 73625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73626 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73627 $abc$40744$n3722_1
.sym 73631 $abc$40744$n6409
.sym 73632 $abc$40744$n6672
.sym 73633 VexRiscv._zz_79_[1]
.sym 73636 $abc$40744$n5409_1
.sym 73637 $abc$40744$n5410
.sym 73642 VexRiscv._zz_217_[0]
.sym 73644 VexRiscv._zz_164_[0]
.sym 73645 $abc$40744$n6675_1
.sym 73648 $abc$40744$n6405
.sym 73649 $abc$40744$n6672
.sym 73651 VexRiscv._zz_79_[0]
.sym 73652 $abc$40744$n2633
.sym 73653 clk12_$glb_clk
.sym 73655 VexRiscv._zz_217_[15]
.sym 73656 VexRiscv._zz_217_[14]
.sym 73657 VexRiscv._zz_217_[13]
.sym 73658 VexRiscv._zz_217_[12]
.sym 73659 VexRiscv._zz_217_[11]
.sym 73660 VexRiscv._zz_217_[10]
.sym 73661 VexRiscv._zz_217_[9]
.sym 73662 VexRiscv._zz_217_[8]
.sym 73664 VexRiscv._zz_79_[14]
.sym 73667 VexRiscv._zz_79_[11]
.sym 73668 VexRiscv._zz_130_[1]
.sym 73669 VexRiscv._zz_200_[14]
.sym 73670 VexRiscv._zz_79_[2]
.sym 73671 $abc$40744$n6672
.sym 73672 VexRiscv._zz_171_[0]
.sym 73674 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73675 $abc$40744$n2633
.sym 73676 $abc$40744$n6675_1
.sym 73677 VexRiscv._zz_50_[9]
.sym 73678 VexRiscv._zz_193_
.sym 73679 $abc$40744$n7766
.sym 73680 $abc$40744$n7766
.sym 73681 VexRiscv._zz_217_[0]
.sym 73682 VexRiscv._zz_94_[21]
.sym 73683 $abc$40744$n4868
.sym 73684 basesoc_ctrl_bus_errors[6]
.sym 73685 VexRiscv._zz_52_
.sym 73686 VexRiscv._zz_94_[19]
.sym 73687 VexRiscv._zz_79_[1]
.sym 73688 $abc$40744$n4301
.sym 73689 VexRiscv._zz_79_[3]
.sym 73690 VexRiscv._zz_79_[4]
.sym 73696 $abc$40744$n4413_1
.sym 73697 $abc$40744$n4297_1
.sym 73698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73699 $abc$40744$n4301
.sym 73700 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73701 VexRiscv._zz_35_[12]
.sym 73703 $abc$40744$n6404
.sym 73704 $abc$40744$n4861
.sym 73707 $abc$40744$n233
.sym 73708 $abc$40744$n4778_1
.sym 73710 $abc$40744$n6695
.sym 73711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73716 $abc$40744$n3727_1
.sym 73718 $abc$40744$n3749
.sym 73719 VexRiscv._zz_36_[0]
.sym 73721 $abc$40744$n4266_1
.sym 73722 $abc$40744$n3722_1
.sym 73723 VexRiscv._zz_35_[0]
.sym 73725 $abc$40744$n4299_1
.sym 73727 $abc$40744$n4872
.sym 73729 $abc$40744$n4266_1
.sym 73730 $abc$40744$n6404
.sym 73731 VexRiscv._zz_35_[0]
.sym 73736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73737 $abc$40744$n3722_1
.sym 73738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73743 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73744 $abc$40744$n3722_1
.sym 73747 $abc$40744$n4301
.sym 73748 $abc$40744$n4299_1
.sym 73749 $abc$40744$n4297_1
.sym 73750 $abc$40744$n3727_1
.sym 73754 VexRiscv._zz_36_[0]
.sym 73760 $abc$40744$n4872
.sym 73761 $abc$40744$n4861
.sym 73762 VexRiscv._zz_35_[0]
.sym 73765 $abc$40744$n4413_1
.sym 73766 VexRiscv._zz_35_[12]
.sym 73767 $abc$40744$n4266_1
.sym 73771 $abc$40744$n4778_1
.sym 73773 $abc$40744$n6695
.sym 73774 $abc$40744$n3749
.sym 73775 $abc$40744$n233
.sym 73776 clk12_$glb_clk
.sym 73778 VexRiscv._zz_217_[7]
.sym 73779 VexRiscv._zz_217_[6]
.sym 73780 VexRiscv._zz_217_[5]
.sym 73781 VexRiscv._zz_217_[4]
.sym 73782 VexRiscv._zz_217_[3]
.sym 73783 VexRiscv._zz_217_[2]
.sym 73784 VexRiscv._zz_217_[1]
.sym 73785 VexRiscv._zz_217_[0]
.sym 73788 $abc$40744$n6801_1
.sym 73789 $abc$40744$n3727_1
.sym 73790 $abc$40744$n6672
.sym 73791 $abc$40744$n4406_1
.sym 73792 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73793 VexRiscv.decode_to_execute_RS2[12]
.sym 73794 VexRiscv._zz_44_[0]
.sym 73795 VexRiscv._zz_217_[8]
.sym 73796 $abc$40744$n4778_1
.sym 73797 VexRiscv.decode_to_execute_RS2[17]
.sym 73798 VexRiscv._zz_41_[1]
.sym 73799 VexRiscv._zz_35_[11]
.sym 73800 $abc$40744$n4413_1
.sym 73801 $abc$40744$n4297_1
.sym 73802 $abc$40744$n6415
.sym 73803 VexRiscv._zz_94_[23]
.sym 73805 basesoc_ctrl_bus_errors[31]
.sym 73806 VexRiscv._zz_94_[15]
.sym 73807 VexRiscv._zz_94_[16]
.sym 73808 basesoc_ctrl_bus_errors[3]
.sym 73809 basesoc_ctrl_bus_errors[25]
.sym 73810 VexRiscv._zz_79_[5]
.sym 73811 VexRiscv._zz_79_[15]
.sym 73812 basesoc_ctrl_bus_errors[17]
.sym 73813 $abc$40744$n4872
.sym 73819 $abc$40744$n6403
.sym 73820 $abc$40744$n6415
.sym 73821 $abc$40744$n120
.sym 73822 VexRiscv._zz_200_[13]
.sym 73823 $abc$40744$n6411
.sym 73826 VexRiscv._zz_36_[0]
.sym 73830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73831 VexRiscv._zz_171_[1]
.sym 73834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73837 $abc$40744$n4267_1
.sym 73839 VexRiscv._zz_44_[0]
.sym 73840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73841 $abc$40744$n3817
.sym 73842 $abc$40744$n3905
.sym 73845 VexRiscv._zz_36_[2]
.sym 73846 VexRiscv._zz_44_[1]
.sym 73847 basesoc_ctrl_bus_errors[12]
.sym 73848 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73849 VexRiscv._zz_36_[3]
.sym 73850 $abc$40744$n3722_1
.sym 73852 $abc$40744$n4267_1
.sym 73853 VexRiscv._zz_36_[2]
.sym 73854 $abc$40744$n6411
.sym 73858 VexRiscv._zz_36_[0]
.sym 73859 $abc$40744$n6403
.sym 73861 $abc$40744$n4267_1
.sym 73864 VexRiscv._zz_44_[0]
.sym 73865 VexRiscv._zz_171_[1]
.sym 73866 VexRiscv._zz_44_[1]
.sym 73867 VexRiscv._zz_200_[13]
.sym 73873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73876 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73882 $abc$40744$n6415
.sym 73883 $abc$40744$n4267_1
.sym 73884 VexRiscv._zz_36_[3]
.sym 73888 $abc$40744$n3722_1
.sym 73889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73890 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73894 basesoc_ctrl_bus_errors[12]
.sym 73895 $abc$40744$n3817
.sym 73896 $abc$40744$n3905
.sym 73897 $abc$40744$n120
.sym 73898 $abc$40744$n2586_$glb_ce
.sym 73899 clk12_$glb_clk
.sym 73912 VexRiscv._zz_152_[20]
.sym 73913 $abc$40744$n235
.sym 73914 $abc$40744$n4388_1
.sym 73915 VexRiscv._zz_171_[1]
.sym 73916 VexRiscv._zz_41_[11]
.sym 73917 $abc$40744$n120
.sym 73918 VexRiscv._zz_49_[1]
.sym 73919 VexRiscv._zz_79_[2]
.sym 73920 VexRiscv.execute_LightShifterPlugin_isActive
.sym 73921 VexRiscv._zz_288_[3]
.sym 73922 $abc$40744$n2633
.sym 73923 VexRiscv._zz_288_[0]
.sym 73924 $abc$40744$n3
.sym 73925 VexRiscv._zz_94_[20]
.sym 73926 VexRiscv._zz_152_[13]
.sym 73927 $abc$40744$n6675_1
.sym 73928 VexRiscv._zz_79_[31]
.sym 73930 VexRiscv._zz_79_[24]
.sym 73931 VexRiscv._zz_36_[2]
.sym 73932 VexRiscv._zz_94_[18]
.sym 73933 basesoc_ctrl_bus_errors[12]
.sym 73934 VexRiscv._zz_94_[24]
.sym 73935 basesoc_ctrl_bus_errors[13]
.sym 73942 basesoc_ctrl_bus_errors[13]
.sym 73944 $abc$40744$n3828
.sym 73945 basesoc_ctrl_bus_errors[3]
.sym 73946 $abc$40744$n3829_1
.sym 73947 sys_rst
.sym 73948 $abc$40744$n3821
.sym 73949 $abc$40744$n231
.sym 73952 basesoc_ctrl_bus_errors[2]
.sym 73953 $abc$40744$n3827
.sym 73954 basesoc_ctrl_bus_errors[4]
.sym 73955 basesoc_ctrl_bus_errors[5]
.sym 73956 basesoc_ctrl_bus_errors[6]
.sym 73957 basesoc_ctrl_bus_errors[7]
.sym 73958 basesoc_ctrl_bus_errors[8]
.sym 73959 basesoc_ctrl_bus_errors[12]
.sym 73960 basesoc_ctrl_bus_errors[1]
.sym 73962 basesoc_ctrl_bus_errors[10]
.sym 73963 basesoc_ctrl_bus_errors[14]
.sym 73964 basesoc_ctrl_bus_errors[15]
.sym 73965 $PACKER_VCC_NET
.sym 73966 $abc$40744$n3831_1
.sym 73967 $abc$40744$n3830_1
.sym 73968 basesoc_ctrl_bus_errors[9]
.sym 73969 $abc$40744$n2266
.sym 73970 $abc$40744$n3822
.sym 73972 basesoc_ctrl_bus_errors[11]
.sym 73973 basesoc_ctrl_bus_errors[0]
.sym 73975 basesoc_ctrl_bus_errors[0]
.sym 73976 basesoc_ctrl_bus_errors[3]
.sym 73977 basesoc_ctrl_bus_errors[1]
.sym 73978 basesoc_ctrl_bus_errors[2]
.sym 73981 basesoc_ctrl_bus_errors[4]
.sym 73982 basesoc_ctrl_bus_errors[7]
.sym 73983 basesoc_ctrl_bus_errors[6]
.sym 73984 basesoc_ctrl_bus_errors[5]
.sym 73987 basesoc_ctrl_bus_errors[15]
.sym 73988 basesoc_ctrl_bus_errors[12]
.sym 73989 basesoc_ctrl_bus_errors[13]
.sym 73990 basesoc_ctrl_bus_errors[14]
.sym 73994 $abc$40744$n3829_1
.sym 73996 $abc$40744$n3828
.sym 73999 basesoc_ctrl_bus_errors[10]
.sym 74000 basesoc_ctrl_bus_errors[11]
.sym 74001 basesoc_ctrl_bus_errors[8]
.sym 74002 basesoc_ctrl_bus_errors[9]
.sym 74005 sys_rst
.sym 74006 $abc$40744$n3821
.sym 74007 $abc$40744$n231
.sym 74011 $abc$40744$n3830_1
.sym 74012 $abc$40744$n3822
.sym 74013 $abc$40744$n3827
.sym 74014 $abc$40744$n3831_1
.sym 74018 basesoc_ctrl_bus_errors[0]
.sym 74019 $PACKER_VCC_NET
.sym 74021 $abc$40744$n2266
.sym 74022 clk12_$glb_clk
.sym 74023 sys_rst_$glb_sr
.sym 74032 VexRiscv._zz_288_[8]
.sym 74034 VexRiscv._zz_200_[20]
.sym 74036 basesoc_ctrl_storage[31]
.sym 74037 VexRiscv._zz_191_
.sym 74038 VexRiscv._zz_42_[1]
.sym 74040 $abc$40744$n3915
.sym 74041 basesoc_vexriscv_dbus_adr[7]
.sym 74042 $abc$40744$n5439
.sym 74043 sys_rst
.sym 74045 VexRiscv._zz_200_[9]
.sym 74047 VexRiscv._zz_288_[7]
.sym 74048 $PACKER_VCC_NET
.sym 74049 basesoc_ctrl_bus_errors[14]
.sym 74051 $PACKER_VCC_NET
.sym 74053 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 74055 $abc$40744$n2266
.sym 74056 $abc$40744$n4236_1
.sym 74057 $abc$40744$n6660
.sym 74059 $abc$40744$n2266
.sym 74067 basesoc_ctrl_bus_errors[2]
.sym 74068 basesoc_ctrl_bus_errors[3]
.sym 74072 basesoc_ctrl_bus_errors[0]
.sym 74077 basesoc_ctrl_bus_errors[4]
.sym 74080 basesoc_ctrl_bus_errors[1]
.sym 74083 $abc$40744$n2266
.sym 74094 basesoc_ctrl_bus_errors[5]
.sym 74095 basesoc_ctrl_bus_errors[6]
.sym 74096 basesoc_ctrl_bus_errors[7]
.sym 74097 $nextpnr_ICESTORM_LC_0$O
.sym 74099 basesoc_ctrl_bus_errors[0]
.sym 74103 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 74105 basesoc_ctrl_bus_errors[1]
.sym 74109 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 74112 basesoc_ctrl_bus_errors[2]
.sym 74113 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 74115 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 74118 basesoc_ctrl_bus_errors[3]
.sym 74119 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 74121 $auto$alumacc.cc:474:replace_alu$3997.C[5]
.sym 74123 basesoc_ctrl_bus_errors[4]
.sym 74125 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 74127 $auto$alumacc.cc:474:replace_alu$3997.C[6]
.sym 74129 basesoc_ctrl_bus_errors[5]
.sym 74131 $auto$alumacc.cc:474:replace_alu$3997.C[5]
.sym 74133 $auto$alumacc.cc:474:replace_alu$3997.C[7]
.sym 74135 basesoc_ctrl_bus_errors[6]
.sym 74137 $auto$alumacc.cc:474:replace_alu$3997.C[6]
.sym 74139 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 74141 basesoc_ctrl_bus_errors[7]
.sym 74143 $auto$alumacc.cc:474:replace_alu$3997.C[7]
.sym 74144 $abc$40744$n2266
.sym 74145 clk12_$glb_clk
.sym 74146 sys_rst_$glb_sr
.sym 74159 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74160 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 74161 VexRiscv._zz_152_[31]
.sym 74162 $abc$40744$n4714_1
.sym 74164 VexRiscv._zz_193_
.sym 74166 VexRiscv._zz_171_[0]
.sym 74167 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74168 $abc$40744$n4816
.sym 74169 VexRiscv._zz_44_[1]
.sym 74170 VexRiscv._zz_288_[10]
.sym 74171 VexRiscv._zz_42_[1]
.sym 74172 $abc$40744$n7766
.sym 74173 basesoc_ctrl_bus_errors[13]
.sym 74175 VexRiscv._zz_94_[21]
.sym 74176 $abc$40744$n4125
.sym 74177 VexRiscv._zz_52_
.sym 74178 VexRiscv._zz_94_[19]
.sym 74179 VexRiscv._zz_35_[9]
.sym 74180 basesoc_ctrl_bus_errors[6]
.sym 74181 $abc$40744$n4873_1
.sym 74182 $abc$40744$n7766
.sym 74183 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 74191 basesoc_ctrl_bus_errors[11]
.sym 74193 basesoc_ctrl_bus_errors[13]
.sym 74194 basesoc_ctrl_bus_errors[14]
.sym 74196 basesoc_ctrl_bus_errors[8]
.sym 74200 basesoc_ctrl_bus_errors[12]
.sym 74205 basesoc_ctrl_bus_errors[9]
.sym 74206 basesoc_ctrl_bus_errors[10]
.sym 74215 $abc$40744$n2266
.sym 74219 basesoc_ctrl_bus_errors[15]
.sym 74220 $auto$alumacc.cc:474:replace_alu$3997.C[9]
.sym 74222 basesoc_ctrl_bus_errors[8]
.sym 74224 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 74226 $auto$alumacc.cc:474:replace_alu$3997.C[10]
.sym 74229 basesoc_ctrl_bus_errors[9]
.sym 74230 $auto$alumacc.cc:474:replace_alu$3997.C[9]
.sym 74232 $auto$alumacc.cc:474:replace_alu$3997.C[11]
.sym 74235 basesoc_ctrl_bus_errors[10]
.sym 74236 $auto$alumacc.cc:474:replace_alu$3997.C[10]
.sym 74238 $auto$alumacc.cc:474:replace_alu$3997.C[12]
.sym 74241 basesoc_ctrl_bus_errors[11]
.sym 74242 $auto$alumacc.cc:474:replace_alu$3997.C[11]
.sym 74244 $auto$alumacc.cc:474:replace_alu$3997.C[13]
.sym 74246 basesoc_ctrl_bus_errors[12]
.sym 74248 $auto$alumacc.cc:474:replace_alu$3997.C[12]
.sym 74250 $auto$alumacc.cc:474:replace_alu$3997.C[14]
.sym 74253 basesoc_ctrl_bus_errors[13]
.sym 74254 $auto$alumacc.cc:474:replace_alu$3997.C[13]
.sym 74256 $auto$alumacc.cc:474:replace_alu$3997.C[15]
.sym 74259 basesoc_ctrl_bus_errors[14]
.sym 74260 $auto$alumacc.cc:474:replace_alu$3997.C[14]
.sym 74262 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 74264 basesoc_ctrl_bus_errors[15]
.sym 74266 $auto$alumacc.cc:474:replace_alu$3997.C[15]
.sym 74267 $abc$40744$n2266
.sym 74268 clk12_$glb_clk
.sym 74269 sys_rst_$glb_sr
.sym 74282 VexRiscv._zz_290_[11]
.sym 74283 VexRiscv._zz_130_[6]
.sym 74284 basesoc_ctrl_bus_errors[1]
.sym 74285 VexRiscv._zz_41_[14]
.sym 74286 basesoc_dat_w[2]
.sym 74287 VexRiscv._zz_36_[3]
.sym 74289 VexRiscv._zz_152_[8]
.sym 74290 VexRiscv._zz_293_[11]
.sym 74291 $abc$40744$n4114_1
.sym 74292 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 74293 $abc$40744$n4083
.sym 74294 VexRiscv._zz_94_[15]
.sym 74295 VexRiscv._zz_79_[18]
.sym 74296 VexRiscv._zz_79_[21]
.sym 74297 basesoc_ctrl_bus_errors[31]
.sym 74299 $abc$40744$n4261_1
.sym 74300 VexRiscv._zz_94_[16]
.sym 74301 basesoc_ctrl_bus_errors[25]
.sym 74302 $abc$40744$n4261_1
.sym 74303 VexRiscv._zz_94_[23]
.sym 74304 basesoc_ctrl_bus_errors[17]
.sym 74305 VexRiscv._zz_79_[21]
.sym 74306 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 74311 basesoc_ctrl_bus_errors[16]
.sym 74318 basesoc_ctrl_bus_errors[23]
.sym 74321 basesoc_ctrl_bus_errors[18]
.sym 74325 basesoc_ctrl_bus_errors[22]
.sym 74330 basesoc_ctrl_bus_errors[19]
.sym 74332 basesoc_ctrl_bus_errors[21]
.sym 74336 basesoc_ctrl_bus_errors[17]
.sym 74338 $abc$40744$n2266
.sym 74339 basesoc_ctrl_bus_errors[20]
.sym 74343 $auto$alumacc.cc:474:replace_alu$3997.C[17]
.sym 74346 basesoc_ctrl_bus_errors[16]
.sym 74347 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 74349 $auto$alumacc.cc:474:replace_alu$3997.C[18]
.sym 74351 basesoc_ctrl_bus_errors[17]
.sym 74353 $auto$alumacc.cc:474:replace_alu$3997.C[17]
.sym 74355 $auto$alumacc.cc:474:replace_alu$3997.C[19]
.sym 74357 basesoc_ctrl_bus_errors[18]
.sym 74359 $auto$alumacc.cc:474:replace_alu$3997.C[18]
.sym 74361 $auto$alumacc.cc:474:replace_alu$3997.C[20]
.sym 74364 basesoc_ctrl_bus_errors[19]
.sym 74365 $auto$alumacc.cc:474:replace_alu$3997.C[19]
.sym 74367 $auto$alumacc.cc:474:replace_alu$3997.C[21]
.sym 74369 basesoc_ctrl_bus_errors[20]
.sym 74371 $auto$alumacc.cc:474:replace_alu$3997.C[20]
.sym 74373 $auto$alumacc.cc:474:replace_alu$3997.C[22]
.sym 74376 basesoc_ctrl_bus_errors[21]
.sym 74377 $auto$alumacc.cc:474:replace_alu$3997.C[21]
.sym 74379 $auto$alumacc.cc:474:replace_alu$3997.C[23]
.sym 74381 basesoc_ctrl_bus_errors[22]
.sym 74383 $auto$alumacc.cc:474:replace_alu$3997.C[22]
.sym 74385 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 74388 basesoc_ctrl_bus_errors[23]
.sym 74389 $auto$alumacc.cc:474:replace_alu$3997.C[23]
.sym 74390 $abc$40744$n2266
.sym 74391 clk12_$glb_clk
.sym 74392 sys_rst_$glb_sr
.sym 74393 VexRiscv._zz_216_[31]
.sym 74394 VexRiscv._zz_216_[30]
.sym 74395 VexRiscv._zz_216_[29]
.sym 74396 VexRiscv._zz_216_[28]
.sym 74397 VexRiscv._zz_216_[27]
.sym 74398 VexRiscv._zz_216_[26]
.sym 74399 VexRiscv._zz_216_[25]
.sym 74400 VexRiscv._zz_216_[24]
.sym 74403 basesoc_dat_w[5]
.sym 74406 VexRiscv._zz_288_[0]
.sym 74407 $abc$40744$n4239_1
.sym 74408 $abc$40744$n2644
.sym 74409 $abc$40744$n4239_1
.sym 74410 $abc$40744$n2644
.sym 74411 VexRiscv._zz_293_[20]
.sym 74413 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 74414 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 74415 $abc$40744$n4092
.sym 74416 $abc$40744$n3
.sym 74417 VexRiscv._zz_94_[20]
.sym 74418 VexRiscv._zz_79_[24]
.sym 74419 VexRiscv._zz_79_[26]
.sym 74420 VexRiscv._zz_79_[23]
.sym 74421 VexRiscv._zz_152_[15]
.sym 74422 VexRiscv._zz_79_[16]
.sym 74423 VexRiscv._zz_79_[24]
.sym 74424 VexRiscv._zz_94_[18]
.sym 74426 VexRiscv._zz_94_[24]
.sym 74427 $abc$40744$n6675_1
.sym 74428 VexRiscv._zz_79_[31]
.sym 74429 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 74436 basesoc_ctrl_bus_errors[26]
.sym 74438 basesoc_ctrl_bus_errors[28]
.sym 74439 basesoc_ctrl_bus_errors[29]
.sym 74440 basesoc_ctrl_bus_errors[30]
.sym 74443 basesoc_ctrl_bus_errors[25]
.sym 74450 basesoc_ctrl_bus_errors[24]
.sym 74452 $abc$40744$n2266
.sym 74453 basesoc_ctrl_bus_errors[27]
.sym 74457 basesoc_ctrl_bus_errors[31]
.sym 74466 $auto$alumacc.cc:474:replace_alu$3997.C[25]
.sym 74469 basesoc_ctrl_bus_errors[24]
.sym 74470 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 74472 $auto$alumacc.cc:474:replace_alu$3997.C[26]
.sym 74474 basesoc_ctrl_bus_errors[25]
.sym 74476 $auto$alumacc.cc:474:replace_alu$3997.C[25]
.sym 74478 $auto$alumacc.cc:474:replace_alu$3997.C[27]
.sym 74481 basesoc_ctrl_bus_errors[26]
.sym 74482 $auto$alumacc.cc:474:replace_alu$3997.C[26]
.sym 74484 $auto$alumacc.cc:474:replace_alu$3997.C[28]
.sym 74487 basesoc_ctrl_bus_errors[27]
.sym 74488 $auto$alumacc.cc:474:replace_alu$3997.C[27]
.sym 74490 $auto$alumacc.cc:474:replace_alu$3997.C[29]
.sym 74493 basesoc_ctrl_bus_errors[28]
.sym 74494 $auto$alumacc.cc:474:replace_alu$3997.C[28]
.sym 74496 $auto$alumacc.cc:474:replace_alu$3997.C[30]
.sym 74499 basesoc_ctrl_bus_errors[29]
.sym 74500 $auto$alumacc.cc:474:replace_alu$3997.C[29]
.sym 74502 $auto$alumacc.cc:474:replace_alu$3997.C[31]
.sym 74505 basesoc_ctrl_bus_errors[30]
.sym 74506 $auto$alumacc.cc:474:replace_alu$3997.C[30]
.sym 74509 basesoc_ctrl_bus_errors[31]
.sym 74512 $auto$alumacc.cc:474:replace_alu$3997.C[31]
.sym 74513 $abc$40744$n2266
.sym 74514 clk12_$glb_clk
.sym 74515 sys_rst_$glb_sr
.sym 74516 VexRiscv._zz_216_[23]
.sym 74517 VexRiscv._zz_216_[22]
.sym 74518 VexRiscv._zz_216_[21]
.sym 74519 VexRiscv._zz_216_[20]
.sym 74520 VexRiscv._zz_216_[19]
.sym 74521 VexRiscv._zz_216_[18]
.sym 74522 VexRiscv._zz_216_[17]
.sym 74523 VexRiscv._zz_216_[16]
.sym 74524 VexRiscv._zz_94_[17]
.sym 74528 basesoc_dat_w[3]
.sym 74529 VexRiscv._zz_79_[30]
.sym 74530 $abc$40744$n4243
.sym 74532 VexRiscv._zz_287_[2]
.sym 74533 VexRiscv._zz_216_[24]
.sym 74534 sys_rst
.sym 74535 $abc$40744$n4266_1
.sym 74537 $abc$40744$n4152
.sym 74539 VexRiscv._zz_41_[31]
.sym 74540 $PACKER_VCC_NET
.sym 74541 $abc$40744$n4267_1
.sym 74542 VexRiscv._zz_200_[16]
.sym 74543 VexRiscv._zz_216_[18]
.sym 74544 $PACKER_VCC_NET
.sym 74545 VexRiscv.memory_arbitration_isValid
.sym 74546 VexRiscv._zz_216_[26]
.sym 74547 VexRiscv._zz_79_[25]
.sym 74549 VexRiscv._zz_216_[23]
.sym 74550 $abc$40744$n4230_1
.sym 74557 VexRiscv._zz_171_[0]
.sym 74559 VexRiscv._zz_216_[29]
.sym 74560 VexRiscv.CsrPlugin_mtval[15]
.sym 74561 VexRiscv._zz_288_[0]
.sym 74563 $abc$40744$n4459_1
.sym 74565 VexRiscv._zz_44_[0]
.sym 74567 VexRiscv._zz_44_[1]
.sym 74568 VexRiscv._zz_161_
.sym 74569 VexRiscv._zz_152_[24]
.sym 74572 $abc$40744$n4095_1
.sym 74574 VexRiscv._zz_171_[1]
.sym 74575 VexRiscv._zz_217_[29]
.sym 74576 $abc$40744$n4230_1
.sym 74578 VexRiscv._zz_79_[24]
.sym 74579 VexRiscv._zz_200_[20]
.sym 74580 VexRiscv._zz_79_[29]
.sym 74581 VexRiscv._zz_152_[15]
.sym 74582 $abc$40744$n4868
.sym 74583 VexRiscv._zz_164_[29]
.sym 74587 $abc$40744$n6675_1
.sym 74588 $abc$40744$n4458_1
.sym 74590 VexRiscv._zz_217_[29]
.sym 74591 $abc$40744$n6675_1
.sym 74593 VexRiscv._zz_164_[29]
.sym 74598 VexRiscv._zz_152_[24]
.sym 74599 $abc$40744$n4095_1
.sym 74603 VexRiscv._zz_79_[29]
.sym 74608 VexRiscv._zz_164_[29]
.sym 74609 $abc$40744$n4868
.sym 74611 VexRiscv._zz_216_[29]
.sym 74617 VexRiscv._zz_79_[24]
.sym 74620 VexRiscv._zz_152_[15]
.sym 74621 VexRiscv._zz_171_[0]
.sym 74622 VexRiscv._zz_171_[1]
.sym 74623 $abc$40744$n4458_1
.sym 74626 VexRiscv._zz_288_[0]
.sym 74627 VexRiscv._zz_44_[0]
.sym 74628 VexRiscv._zz_200_[20]
.sym 74629 VexRiscv._zz_44_[1]
.sym 74632 $abc$40744$n4230_1
.sym 74634 VexRiscv.CsrPlugin_mtval[15]
.sym 74635 $abc$40744$n4459_1
.sym 74636 VexRiscv._zz_161_
.sym 74637 clk12_$glb_clk
.sym 74639 VexRiscv._zz_217_[31]
.sym 74640 VexRiscv._zz_217_[30]
.sym 74641 VexRiscv._zz_217_[29]
.sym 74642 VexRiscv._zz_217_[28]
.sym 74643 VexRiscv._zz_217_[27]
.sym 74644 VexRiscv._zz_217_[26]
.sym 74645 VexRiscv._zz_217_[25]
.sym 74646 VexRiscv._zz_217_[24]
.sym 74651 $abc$40744$n4720_1
.sym 74652 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 74653 $abc$40744$n8240
.sym 74654 VexRiscv.CsrPlugin_mtval[15]
.sym 74655 $abc$40744$n4094
.sym 74656 VexRiscv._zz_79_[17]
.sym 74657 $abc$40744$n4235
.sym 74658 VexRiscv._zz_44_[1]
.sym 74659 $abc$40744$n3611_1
.sym 74660 basesoc_vexriscv_ibus_adr[0]
.sym 74661 VexRiscv._zz_201_[2]
.sym 74664 $abc$40744$n7766
.sym 74665 VexRiscv._zz_79_[22]
.sym 74666 VexRiscv._zz_79_[29]
.sym 74667 $abc$40744$n6712
.sym 74668 $abc$40744$n7766
.sym 74669 VexRiscv._zz_52_
.sym 74670 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 74671 VexRiscv._zz_35_[9]
.sym 74672 VexRiscv._zz_94_[21]
.sym 74673 $abc$40744$n4873_1
.sym 74674 $abc$40744$n7766
.sym 74681 VexRiscv._zz_79_[16]
.sym 74683 $abc$40744$n4937
.sym 74684 VexRiscv._zz_164_[24]
.sym 74685 $abc$40744$n4868
.sym 74688 $abc$40744$n4477_1
.sym 74689 $abc$40744$n6672
.sym 74692 $abc$40744$n4482_1
.sym 74693 $abc$40744$n6712
.sym 74695 VexRiscv._zz_216_[16]
.sym 74696 $abc$40744$n4266_1
.sym 74697 VexRiscv._zz_164_[16]
.sym 74699 $abc$40744$n6675_1
.sym 74702 VexRiscv._zz_35_[16]
.sym 74703 VexRiscv._zz_217_[24]
.sym 74705 VexRiscv._zz_216_[24]
.sym 74707 VexRiscv._zz_161_
.sym 74711 VexRiscv._zz_217_[16]
.sym 74713 $abc$40744$n4266_1
.sym 74714 VexRiscv._zz_79_[16]
.sym 74715 $abc$40744$n6672
.sym 74716 $abc$40744$n4482_1
.sym 74719 VexRiscv._zz_79_[16]
.sym 74725 $abc$40744$n4266_1
.sym 74727 VexRiscv._zz_35_[16]
.sym 74728 $abc$40744$n4477_1
.sym 74731 VexRiscv._zz_164_[16]
.sym 74732 VexRiscv._zz_216_[16]
.sym 74733 $abc$40744$n4868
.sym 74737 VexRiscv._zz_217_[16]
.sym 74738 VexRiscv._zz_164_[16]
.sym 74740 $abc$40744$n6675_1
.sym 74744 VexRiscv._zz_164_[24]
.sym 74745 $abc$40744$n4868
.sym 74746 VexRiscv._zz_216_[24]
.sym 74749 $abc$40744$n6672
.sym 74750 $abc$40744$n6675_1
.sym 74751 VexRiscv._zz_164_[24]
.sym 74752 VexRiscv._zz_217_[24]
.sym 74755 VexRiscv._zz_79_[16]
.sym 74757 $abc$40744$n4937
.sym 74758 $abc$40744$n6712
.sym 74759 VexRiscv._zz_161_
.sym 74760 clk12_$glb_clk
.sym 74762 VexRiscv._zz_217_[23]
.sym 74763 VexRiscv._zz_217_[22]
.sym 74764 VexRiscv._zz_217_[21]
.sym 74765 VexRiscv._zz_217_[20]
.sym 74766 VexRiscv._zz_217_[19]
.sym 74767 VexRiscv._zz_217_[18]
.sym 74768 VexRiscv._zz_217_[17]
.sym 74769 VexRiscv._zz_217_[16]
.sym 74774 $abc$40744$n4852_1
.sym 74776 VexRiscv._zz_152_[16]
.sym 74777 VexRiscv._zz_217_[28]
.sym 74778 VexRiscv._zz_49_[1]
.sym 74780 $abc$40744$n4564_1
.sym 74781 $abc$40744$n4479_1
.sym 74782 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 74783 $PACKER_VCC_NET
.sym 74784 VexRiscv._zz_193_
.sym 74785 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 74786 $abc$40744$n4979
.sym 74787 VexRiscv._zz_79_[18]
.sym 74789 eventmanager_status_w[2]
.sym 74790 $abc$40744$n4261_1
.sym 74791 VexRiscv._zz_94_[23]
.sym 74792 VexRiscv._zz_217_[26]
.sym 74793 $abc$40744$n233
.sym 74794 VexRiscv._zz_200_[27]
.sym 74795 $abc$40744$n3749
.sym 74796 VexRiscv._zz_200_[16]
.sym 74797 VexRiscv._zz_79_[21]
.sym 74804 $abc$40744$n4979
.sym 74805 $abc$40744$n4476_1
.sym 74807 $abc$40744$n4234
.sym 74808 $abc$40744$n4565_1
.sym 74809 VexRiscv._zz_36_[20]
.sym 74810 $abc$40744$n4936
.sym 74811 $abc$40744$n4267_1
.sym 74812 $abc$40744$n4550_1
.sym 74813 VexRiscv._zz_36_[16]
.sym 74817 VexRiscv._zz_288_[1]
.sym 74818 $abc$40744$n4935_1
.sym 74819 $abc$40744$n4383_1
.sym 74822 VexRiscv._zz_35_[16]
.sym 74823 VexRiscv._zz_288_[0]
.sym 74825 VexRiscv._zz_36_[27]
.sym 74826 $abc$40744$n4564_1
.sym 74827 $abc$40744$n4873_1
.sym 74828 $abc$40744$n4872
.sym 74829 $abc$40744$n4951
.sym 74833 $abc$40744$n4873_1
.sym 74834 $abc$40744$n3727_1
.sym 74836 VexRiscv._zz_36_[27]
.sym 74837 $abc$40744$n4979
.sym 74839 $abc$40744$n4873_1
.sym 74842 VexRiscv._zz_36_[16]
.sym 74843 $abc$40744$n4935_1
.sym 74844 $abc$40744$n4873_1
.sym 74848 $abc$40744$n4234
.sym 74849 $abc$40744$n4565_1
.sym 74850 $abc$40744$n3727_1
.sym 74851 $abc$40744$n4564_1
.sym 74855 $abc$40744$n4383_1
.sym 74856 VexRiscv._zz_288_[1]
.sym 74857 VexRiscv._zz_288_[0]
.sym 74860 $abc$40744$n4550_1
.sym 74861 $abc$40744$n4267_1
.sym 74862 VexRiscv._zz_36_[20]
.sym 74866 $abc$40744$n4951
.sym 74868 $abc$40744$n4873_1
.sym 74869 VexRiscv._zz_36_[20]
.sym 74873 VexRiscv._zz_36_[16]
.sym 74874 $abc$40744$n4476_1
.sym 74875 $abc$40744$n4267_1
.sym 74878 $abc$40744$n4936
.sym 74879 $abc$40744$n4872
.sym 74880 VexRiscv._zz_35_[16]
.sym 74882 $abc$40744$n2586_$glb_ce
.sym 74883 clk12_$glb_clk
.sym 74894 $abc$40744$n4809_1
.sym 74897 $abc$40744$n6672
.sym 74898 VexRiscv._zz_171_[1]
.sym 74899 VexRiscv._zz_36_[16]
.sym 74900 VexRiscv._zz_217_[20]
.sym 74901 $abc$40744$n6672
.sym 74902 VexRiscv._zz_318_[8]
.sym 74903 $abc$40744$n4487_1
.sym 74904 VexRiscv._zz_217_[23]
.sym 74905 VexRiscv._zz_35_[31]
.sym 74906 $abc$40744$n6672
.sym 74908 VexRiscv._zz_152_[17]
.sym 74909 VexRiscv._zz_79_[22]
.sym 74911 VexRiscv._zz_79_[16]
.sym 74913 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 74915 $abc$40744$n6675_1
.sym 74916 VexRiscv.execute_to_memory_IS_DIV
.sym 74917 VexRiscv._zz_79_[26]
.sym 74919 VexRiscv._zz_79_[23]
.sym 74920 $abc$40744$n3638
.sym 74926 $abc$40744$n4561_1
.sym 74929 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 74930 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 74931 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74932 VexRiscv.execute_to_memory_IS_DIV
.sym 74933 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 74934 $abc$40744$n4372_1
.sym 74936 $abc$40744$n4563_1
.sym 74937 $abc$40744$n4647
.sym 74939 VexRiscv.memory_arbitration_isValid
.sym 74942 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 74943 $abc$40744$n4371_1
.sym 74944 $abc$40744$n3638
.sym 74945 $abc$40744$n4559_1
.sym 74946 $abc$40744$n235
.sym 74947 $abc$40744$n4479_1
.sym 74948 VexRiscv._zz_193_
.sym 74949 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 74950 $abc$40744$n4261_1
.sym 74952 VexRiscv._zz_36_[16]
.sym 74953 $abc$40744$n233
.sym 74954 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 74955 $abc$40744$n3749
.sym 74956 VexRiscv._zz_36_[20]
.sym 74959 $abc$40744$n235
.sym 74960 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74961 VexRiscv._zz_193_
.sym 74962 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 74966 $abc$40744$n3638
.sym 74967 $abc$40744$n4372_1
.sym 74968 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 74971 VexRiscv.execute_to_memory_IS_DIV
.sym 74972 $abc$40744$n4371_1
.sym 74973 VexRiscv.memory_arbitration_isValid
.sym 74974 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 74979 VexRiscv._zz_36_[16]
.sym 74983 $abc$40744$n235
.sym 74984 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 74985 VexRiscv._zz_193_
.sym 74986 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 74989 $abc$40744$n4479_1
.sym 74990 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 74991 $abc$40744$n4261_1
.sym 74992 $abc$40744$n4647
.sym 74995 $abc$40744$n3749
.sym 74996 $abc$40744$n4559_1
.sym 74997 $abc$40744$n4561_1
.sym 74998 $abc$40744$n4563_1
.sym 75003 VexRiscv._zz_36_[20]
.sym 75005 $abc$40744$n233
.sym 75006 clk12_$glb_clk
.sym 75016 $abc$40744$n5428
.sym 75020 $abc$40744$n5440
.sym 75021 basesoc_dat_w[7]
.sym 75022 $abc$40744$n4645
.sym 75023 $abc$40744$n4529
.sym 75024 $abc$40744$n4243
.sym 75025 $abc$40744$n4647
.sym 75026 sys_rst
.sym 75027 $abc$40744$n4872
.sym 75029 $abc$40744$n4243
.sym 75030 $abc$40744$n4266_1
.sym 75031 VexRiscv._zz_288_[1]
.sym 75033 VexRiscv.memory_arbitration_isValid
.sym 75037 VexRiscv._zz_216_[23]
.sym 75038 VexRiscv._zz_36_[16]
.sym 75039 VexRiscv._zz_79_[25]
.sym 75041 VexRiscv._zz_35_[22]
.sym 75043 VexRiscv._zz_216_[26]
.sym 75051 VexRiscv._zz_255_[1]
.sym 75052 $abc$40744$n4243
.sym 75053 $abc$40744$n3727_1
.sym 75054 VexRiscv.execute_to_memory_IS_DIV
.sym 75055 $abc$40744$n4557_1
.sym 75056 basesoc_dat_w[2]
.sym 75057 VexRiscv.memory_arbitration_isValid
.sym 75059 $abc$40744$n3638
.sym 75060 $abc$40744$n2247
.sym 75061 $abc$40744$n4562_1
.sym 75062 $abc$40744$n4556_1
.sym 75064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75067 $abc$40744$n4530
.sym 75069 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 75073 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 75075 basesoc_dat_w[7]
.sym 75076 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75077 VexRiscv._zz_152_[20]
.sym 75080 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 75082 $abc$40744$n3727_1
.sym 75083 $abc$40744$n4562_1
.sym 75084 $abc$40744$n4530
.sym 75085 $abc$40744$n4243
.sym 75088 basesoc_dat_w[2]
.sym 75094 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 75096 VexRiscv._zz_255_[1]
.sym 75102 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 75103 VexRiscv._zz_255_[1]
.sym 75106 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75108 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75109 VexRiscv._zz_152_[20]
.sym 75112 $abc$40744$n3638
.sym 75113 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75115 $abc$40744$n4557_1
.sym 75118 $abc$40744$n4556_1
.sym 75119 VexRiscv.memory_arbitration_isValid
.sym 75120 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 75121 VexRiscv.execute_to_memory_IS_DIV
.sym 75126 basesoc_dat_w[7]
.sym 75128 $abc$40744$n2247
.sym 75129 clk12_$glb_clk
.sym 75130 sys_rst_$glb_sr
.sym 75145 VexRiscv.CsrPlugin_mtval[26]
.sym 75146 $abc$40744$n2633
.sym 75148 $abc$40744$n4243
.sym 75149 $abc$40744$n4553_1
.sym 75150 VexRiscv._zz_204_
.sym 75151 basesoc_vexriscv_dbus_adr[6]
.sym 75154 $abc$40744$n4951
.sym 75157 VexRiscv._zz_79_[22]
.sym 75158 user_btn0
.sym 75159 $abc$40744$n6712
.sym 75162 $abc$40744$n4868
.sym 75163 $abc$40744$n7766
.sym 75165 $abc$40744$n3979
.sym 75172 VexRiscv._zz_217_[23]
.sym 75173 $abc$40744$n4479_1
.sym 75174 $abc$40744$n4590_1
.sym 75177 VexRiscv._zz_79_[22]
.sym 75178 $abc$40744$n4589_1
.sym 75179 $abc$40744$n6672
.sym 75180 VexRiscv._zz_35_[25]
.sym 75182 $abc$40744$n4261_1
.sym 75186 $abc$40744$n4868
.sym 75187 $abc$40744$n6675_1
.sym 75188 $abc$40744$n4266_1
.sym 75195 VexRiscv._zz_164_[23]
.sym 75196 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 75197 VexRiscv._zz_216_[23]
.sym 75199 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 75200 VexRiscv._zz_255_[1]
.sym 75201 VexRiscv._zz_35_[22]
.sym 75203 VexRiscv._zz_35_[27]
.sym 75206 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 75208 VexRiscv._zz_255_[1]
.sym 75214 VexRiscv._zz_35_[27]
.sym 75217 $abc$40744$n4590_1
.sym 75218 $abc$40744$n6672
.sym 75219 $abc$40744$n4266_1
.sym 75220 VexRiscv._zz_79_[22]
.sym 75226 VexRiscv._zz_35_[22]
.sym 75232 VexRiscv._zz_35_[25]
.sym 75235 $abc$40744$n4261_1
.sym 75236 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 75237 $abc$40744$n4479_1
.sym 75238 $abc$40744$n4589_1
.sym 75241 VexRiscv._zz_216_[23]
.sym 75242 $abc$40744$n4868
.sym 75244 VexRiscv._zz_164_[23]
.sym 75248 VexRiscv._zz_217_[23]
.sym 75249 VexRiscv._zz_164_[23]
.sym 75250 $abc$40744$n6675_1
.sym 75252 clk12_$glb_clk
.sym 75253 VexRiscv.reset_$glb_sr
.sym 75265 $abc$40744$n3727_1
.sym 75266 $abc$40744$n4701
.sym 75267 $abc$40744$n4479_1
.sym 75268 VexRiscv._zz_79_[22]
.sym 75270 $abc$40744$n4590_1
.sym 75272 VexRiscv._zz_79_[19]
.sym 75273 VexRiscv._zz_49_[1]
.sym 75274 user_btn2
.sym 75275 VexRiscv._zz_164_[26]
.sym 75277 VexRiscv._zz_313_
.sym 75279 $abc$40744$n4587_1
.sym 75280 VexRiscv._zz_217_[26]
.sym 75281 $abc$40744$n2565
.sym 75282 $abc$40744$n4872
.sym 75285 $abc$40744$n5315_1
.sym 75287 VexRiscv._zz_152_[27]
.sym 75295 $abc$40744$n4587_1
.sym 75296 VexRiscv._zz_79_[23]
.sym 75297 $abc$40744$n2565
.sym 75298 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75299 $abc$40744$n4243
.sym 75300 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75301 $abc$40744$n4965_1
.sym 75302 $abc$40744$n6672
.sym 75303 $abc$40744$n4678_1
.sym 75306 VexRiscv._zz_217_[26]
.sym 75308 $abc$40744$n4266_1
.sym 75309 $abc$40744$n4266_1
.sym 75310 $abc$40744$n4608_1
.sym 75311 VexRiscv._zz_152_[27]
.sym 75313 VexRiscv._zz_216_[26]
.sym 75315 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 75316 VexRiscv._zz_79_[23]
.sym 75318 $abc$40744$n3727_1
.sym 75319 $abc$40744$n6712
.sym 75321 $abc$40744$n6675_1
.sym 75322 $abc$40744$n4868
.sym 75323 VexRiscv._zz_164_[26]
.sym 75324 $abc$40744$n4714_1
.sym 75326 VexRiscv._zz_35_[22]
.sym 75328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 75329 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75330 VexRiscv._zz_152_[27]
.sym 75334 $abc$40744$n6675_1
.sym 75336 VexRiscv._zz_164_[26]
.sym 75337 VexRiscv._zz_217_[26]
.sym 75340 $abc$40744$n4587_1
.sym 75341 $abc$40744$n4266_1
.sym 75342 VexRiscv._zz_35_[22]
.sym 75346 VexRiscv._zz_164_[26]
.sym 75347 VexRiscv._zz_216_[26]
.sym 75348 $abc$40744$n6712
.sym 75349 $abc$40744$n4868
.sym 75352 $abc$40744$n4266_1
.sym 75353 $abc$40744$n6672
.sym 75354 $abc$40744$n4608_1
.sym 75355 VexRiscv._zz_79_[23]
.sym 75358 $abc$40744$n4678_1
.sym 75359 $abc$40744$n4243
.sym 75360 $abc$40744$n3727_1
.sym 75361 $abc$40744$n4714_1
.sym 75365 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75370 VexRiscv._zz_79_[23]
.sym 75372 $abc$40744$n6712
.sym 75373 $abc$40744$n4965_1
.sym 75374 $abc$40744$n2565
.sym 75375 clk12_$glb_clk
.sym 75376 VexRiscv.reset_$glb_sr
.sym 75389 $abc$40744$n4948
.sym 75391 $abc$40744$n4713_1
.sym 75393 $abc$40744$n6672
.sym 75395 $abc$40744$n4533
.sym 75396 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75399 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75402 waittimer2_count[2]
.sym 75407 $abc$40744$n6675_1
.sym 75418 $abc$40744$n5350
.sym 75422 $abc$40744$n3999
.sym 75424 VexRiscv._zz_201_[17]
.sym 75426 VexRiscv.lastStagePc[17]
.sym 75428 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75429 VexRiscv.CsrPlugin_mepc[17]
.sym 75437 VexRiscv.CsrPlugin_mepc[17]
.sym 75440 $abc$40744$n2644
.sym 75441 $abc$40744$n4228
.sym 75445 $abc$40744$n5315_1
.sym 75451 $abc$40744$n2644
.sym 75452 VexRiscv.lastStagePc[17]
.sym 75453 VexRiscv.CsrPlugin_mepc[17]
.sym 75470 $abc$40744$n5350
.sym 75471 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75472 $abc$40744$n5315_1
.sym 75493 VexRiscv.CsrPlugin_mepc[17]
.sym 75494 VexRiscv._zz_201_[17]
.sym 75495 $abc$40744$n4228
.sym 75496 $abc$40744$n3999
.sym 75498 clk12_$glb_clk
.sym 75513 eventmanager_status_w[2]
.sym 75514 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75518 sys_rst
.sym 75520 VexRiscv.CsrPlugin_mepc[17]
.sym 75521 $abc$40744$n4239_1
.sym 75525 $abc$40744$n6604
.sym 75532 csrbankarray_csrbank0_leds_out0_w[3]
.sym 75535 $abc$40744$n4506
.sym 75541 $abc$40744$n6604
.sym 75543 $abc$40744$n2492
.sym 75546 user_btn2
.sym 75570 $abc$40744$n6616
.sym 75606 user_btn2
.sym 75607 $abc$40744$n6616
.sym 75611 user_btn2
.sym 75612 $abc$40744$n6604
.sym 75620 $abc$40744$n2492
.sym 75621 clk12_$glb_clk
.sym 75622 sys_rst_$glb_sr
.sym 75633 $abc$40744$n2492
.sym 75634 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 75642 $abc$40744$n3228
.sym 75643 $abc$40744$n233
.sym 75652 $abc$40744$n6616
.sym 75668 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75671 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75680 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75690 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75697 $abc$40744$n2621
.sym 75698 $PACKER_VCC_NET
.sym 75707 $PACKER_VCC_NET
.sym 75715 $abc$40744$n2621
.sym 75727 basesoc_timer0_reload_storage[13]
.sym 75735 user_btn0
.sym 75744 user_btn0
.sym 75756 serial_tx
.sym 75800 basesoc_timer0_value_status[0]
.sym 75801 basesoc_timer0_value_status[8]
.sym 75839 basesoc_dat_w[5]
.sym 75844 spram_datain10[2]
.sym 75846 $abc$40744$n6473_1
.sym 75851 basesoc_dat_w[2]
.sym 75889 $abc$40744$n3815
.sym 75891 csrbankarray_csrbank0_leds_out0_w[4]
.sym 75937 $abc$40744$n6001
.sym 75942 $abc$40744$n6002_1
.sym 75943 csrbankarray_csrbank3_bitbang_en0_w
.sym 75944 spiflash_mosi
.sym 75979 array_muxed0[10]
.sym 75980 basesoc_timer0_eventmanager_pending_w
.sym 75981 array_muxed0[2]
.sym 75982 array_muxed1[5]
.sym 75984 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 75987 basesoc_uart_rx_fifo_consume[1]
.sym 75988 array_muxed0[5]
.sym 75993 $abc$40744$n6464_1
.sym 75996 $abc$40744$n5859
.sym 75997 $PACKER_VCC_NET
.sym 75998 $abc$40744$n2442
.sym 75999 $abc$40744$n3713_1
.sym 76001 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 76039 VexRiscv.dBus_cmd_payload_wr
.sym 76040 $abc$40744$n2508
.sym 76042 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76081 basesoc_uart_rx_fifo_produce[0]
.sym 76083 array_muxed0[7]
.sym 76084 $abc$40744$n6152
.sym 76086 spiflash_mosi
.sym 76087 spram_wren0
.sym 76089 $abc$40744$n2442
.sym 76090 array_muxed0[7]
.sym 76091 spram_wren0
.sym 76092 spiflash_miso
.sym 76095 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 76096 $abc$40744$n3818
.sym 76098 basesoc_uart_phy_rx_reg[4]
.sym 76099 basesoc_uart_rx_fifo_produce[1]
.sym 76102 VexRiscv.dBus_cmd_payload_wr
.sym 76104 $abc$40744$n2293
.sym 76141 basesoc_uart_phy_source_payload_data[6]
.sym 76142 basesoc_uart_phy_source_payload_data[1]
.sym 76143 basesoc_uart_phy_source_payload_data[0]
.sym 76144 basesoc_uart_phy_source_payload_data[4]
.sym 76145 $abc$40744$n7767
.sym 76146 basesoc_uart_phy_source_payload_data[3]
.sym 76147 basesoc_uart_phy_source_payload_data[7]
.sym 76148 $abc$40744$n6775
.sym 76180 basesoc_vexriscv_dbus_adr[15]
.sym 76186 VexRiscv._zz_313_
.sym 76188 $abc$40744$n3850_1
.sym 76193 $PACKER_VCC_NET
.sym 76196 $abc$40744$n3817
.sym 76197 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76198 array_muxed0[12]
.sym 76199 $abc$40744$n2426
.sym 76200 basesoc_uart_rx_fifo_readable
.sym 76201 $abc$40744$n3818
.sym 76202 basesoc_uart_phy_rx_reg[3]
.sym 76206 $abc$40744$n5859
.sym 76212 basesoc_uart_rx_fifo_consume[2]
.sym 76224 basesoc_uart_rx_fifo_consume[1]
.sym 76225 basesoc_uart_rx_fifo_consume[0]
.sym 76226 basesoc_uart_rx_fifo_consume[3]
.sym 76227 $PACKER_VCC_NET
.sym 76229 basesoc_uart_rx_fifo_do_read
.sym 76231 $abc$40744$n7767
.sym 76234 $PACKER_VCC_NET
.sym 76235 $PACKER_VCC_NET
.sym 76239 $abc$40744$n7767
.sym 76240 $PACKER_VCC_NET
.sym 76243 basesoc_uart_phy_tx_reg[0]
.sym 76244 $abc$40744$n3818
.sym 76245 basesoc_uart_phy_tx_reg[2]
.sym 76246 basesoc_uart_phy_tx_reg[1]
.sym 76247 $abc$40744$n6041
.sym 76248 $abc$40744$n3794
.sym 76249 $abc$40744$n6779_1
.sym 76250 $abc$40744$n5908_1
.sym 76251 $PACKER_VCC_NET
.sym 76252 $PACKER_VCC_NET
.sym 76253 $PACKER_VCC_NET
.sym 76254 $PACKER_VCC_NET
.sym 76255 $PACKER_VCC_NET
.sym 76256 $PACKER_VCC_NET
.sym 76257 $abc$40744$n7767
.sym 76258 $abc$40744$n7767
.sym 76259 basesoc_uart_rx_fifo_consume[0]
.sym 76260 basesoc_uart_rx_fifo_consume[1]
.sym 76262 basesoc_uart_rx_fifo_consume[2]
.sym 76263 basesoc_uart_rx_fifo_consume[3]
.sym 76270 clk12_$glb_clk
.sym 76271 basesoc_uart_rx_fifo_do_read
.sym 76272 $PACKER_VCC_NET
.sym 76285 basesoc_dat_w[6]
.sym 76286 basesoc_uart_rx_fifo_consume[2]
.sym 76287 $abc$40744$n6080_1
.sym 76288 basesoc_dat_w[7]
.sym 76289 basesoc_adr[1]
.sym 76293 basesoc_uart_rx_fifo_consume[0]
.sym 76294 $abc$40744$n6080_1
.sym 76295 array_muxed0[1]
.sym 76296 basesoc_uart_phy_rx_reg[6]
.sym 76297 basesoc_uart_tx_fifo_produce[1]
.sym 76298 $abc$40744$n2296
.sym 76299 basesoc_timer0_load_storage[13]
.sym 76300 $abc$40744$n3794
.sym 76301 $abc$40744$n3817
.sym 76302 slave_sel_r[2]
.sym 76303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 76304 csrbankarray_csrbank0_leds_out0_w[4]
.sym 76305 basesoc_uart_phy_source_payload_data[5]
.sym 76306 basesoc_adr[3]
.sym 76307 basesoc_timer0_load_storage[8]
.sym 76308 $abc$40744$n3818
.sym 76313 basesoc_uart_phy_source_payload_data[6]
.sym 76314 basesoc_uart_phy_source_payload_data[1]
.sym 76315 basesoc_uart_phy_source_payload_data[0]
.sym 76316 basesoc_uart_rx_fifo_produce[0]
.sym 76317 $abc$40744$n7767
.sym 76318 basesoc_uart_phy_source_payload_data[3]
.sym 76322 basesoc_uart_rx_fifo_produce[3]
.sym 76323 basesoc_uart_rx_fifo_produce[2]
.sym 76324 basesoc_uart_phy_source_payload_data[4]
.sym 76325 $abc$40744$n7767
.sym 76327 basesoc_uart_phy_source_payload_data[7]
.sym 76328 basesoc_uart_rx_fifo_produce[1]
.sym 76329 basesoc_uart_phy_source_payload_data[2]
.sym 76330 basesoc_uart_phy_source_payload_data[5]
.sym 76331 basesoc_uart_rx_fifo_wrport_we
.sym 76342 $PACKER_VCC_NET
.sym 76345 $abc$40744$n3817
.sym 76346 array_muxed0[12]
.sym 76347 $abc$40744$n2621
.sym 76348 basesoc_timer0_load_storage[8]
.sym 76349 $abc$40744$n6048_1
.sym 76350 basesoc_timer0_load_storage[12]
.sym 76351 basesoc_timer0_load_storage[9]
.sym 76352 basesoc_timer0_load_storage[13]
.sym 76353 $abc$40744$n7767
.sym 76354 $abc$40744$n7767
.sym 76355 $abc$40744$n7767
.sym 76356 $abc$40744$n7767
.sym 76357 $abc$40744$n7767
.sym 76358 $abc$40744$n7767
.sym 76359 $abc$40744$n7767
.sym 76360 $abc$40744$n7767
.sym 76361 basesoc_uart_rx_fifo_produce[0]
.sym 76362 basesoc_uart_rx_fifo_produce[1]
.sym 76364 basesoc_uart_rx_fifo_produce[2]
.sym 76365 basesoc_uart_rx_fifo_produce[3]
.sym 76372 clk12_$glb_clk
.sym 76373 basesoc_uart_rx_fifo_wrport_we
.sym 76374 basesoc_uart_phy_source_payload_data[0]
.sym 76375 basesoc_uart_phy_source_payload_data[1]
.sym 76376 basesoc_uart_phy_source_payload_data[2]
.sym 76377 basesoc_uart_phy_source_payload_data[3]
.sym 76378 basesoc_uart_phy_source_payload_data[4]
.sym 76379 basesoc_uart_phy_source_payload_data[5]
.sym 76380 basesoc_uart_phy_source_payload_data[6]
.sym 76381 basesoc_uart_phy_source_payload_data[7]
.sym 76382 $PACKER_VCC_NET
.sym 76385 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 76387 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 76388 spiflash_i
.sym 76389 $abc$40744$n3915
.sym 76390 basesoc_timer0_eventmanager_storage
.sym 76391 basesoc_uart_rx_fifo_produce[2]
.sym 76392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 76393 basesoc_uart_rx_fifo_produce[3]
.sym 76394 VexRiscv.decode_to_execute_RS2[30]
.sym 76395 basesoc_ctrl_bus_errors[3]
.sym 76396 $abc$40744$n3818
.sym 76397 $abc$40744$n3
.sym 76398 basesoc_timer0_value[8]
.sym 76399 eventsourceprocess0_old_trigger
.sym 76400 basesoc_uart_phy_sink_payload_data[1]
.sym 76401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 76402 basesoc_uart_phy_sink_payload_data[0]
.sym 76403 $abc$40744$n3599
.sym 76404 basesoc_uart_eventmanager_storage[1]
.sym 76405 $abc$40744$n108
.sym 76407 basesoc_uart_tx_fifo_consume[2]
.sym 76408 $abc$40744$n3817
.sym 76409 basesoc_dat_w[1]
.sym 76410 $PACKER_VCC_NET
.sym 76416 basesoc_uart_tx_fifo_consume[0]
.sym 76417 basesoc_uart_tx_fifo_do_read
.sym 76421 $abc$40744$n7804
.sym 76422 $PACKER_VCC_NET
.sym 76428 $PACKER_VCC_NET
.sym 76429 $abc$40744$n7804
.sym 76430 $PACKER_VCC_NET
.sym 76432 basesoc_uart_tx_fifo_consume[2]
.sym 76433 basesoc_uart_tx_fifo_consume[1]
.sym 76435 basesoc_uart_tx_fifo_consume[3]
.sym 76447 count[3]
.sym 76448 count[4]
.sym 76449 $abc$40744$n3657
.sym 76450 VexRiscv._zz_136_[29]
.sym 76451 count[7]
.sym 76452 $abc$40744$n3658
.sym 76453 count[5]
.sym 76454 count[2]
.sym 76455 $PACKER_VCC_NET
.sym 76456 $PACKER_VCC_NET
.sym 76457 $PACKER_VCC_NET
.sym 76458 $PACKER_VCC_NET
.sym 76459 $PACKER_VCC_NET
.sym 76460 $PACKER_VCC_NET
.sym 76461 $abc$40744$n7804
.sym 76462 $abc$40744$n7804
.sym 76463 basesoc_uart_tx_fifo_consume[0]
.sym 76464 basesoc_uart_tx_fifo_consume[1]
.sym 76466 basesoc_uart_tx_fifo_consume[2]
.sym 76467 basesoc_uart_tx_fifo_consume[3]
.sym 76474 clk12_$glb_clk
.sym 76475 basesoc_uart_tx_fifo_do_read
.sym 76476 $PACKER_VCC_NET
.sym 76485 basesoc_vexriscv_ibus_adr[8]
.sym 76488 user_btn0
.sym 76490 basesoc_uart_tx_fifo_wrport_we
.sym 76491 $abc$40744$n2290
.sym 76492 basesoc_timer0_load_storage[8]
.sym 76494 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 76495 array_muxed0[8]
.sym 76497 array_muxed0[5]
.sym 76498 basesoc_uart_tx_fifo_produce[3]
.sym 76499 basesoc_uart_eventmanager_pending_w[0]
.sym 76500 basesoc_uart_tx_fifo_produce[2]
.sym 76502 VexRiscv._zz_36_[14]
.sym 76503 basesoc_uart_phy_sink_payload_data[2]
.sym 76505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 76506 grant
.sym 76507 $abc$40744$n3607_1
.sym 76509 $abc$40744$n3608_1
.sym 76510 eventmanager_status_w[0]
.sym 76518 basesoc_dat_w[5]
.sym 76521 $PACKER_VCC_NET
.sym 76524 basesoc_dat_w[1]
.sym 76526 basesoc_uart_tx_fifo_produce[1]
.sym 76529 basesoc_dat_w[3]
.sym 76531 basesoc_dat_w[7]
.sym 76532 basesoc_dat_w[2]
.sym 76533 basesoc_ctrl_reset_reset_r
.sym 76535 basesoc_uart_tx_fifo_wrport_we
.sym 76537 basesoc_uart_tx_fifo_produce[3]
.sym 76539 $abc$40744$n7804
.sym 76541 basesoc_uart_tx_fifo_produce[0]
.sym 76545 basesoc_uart_tx_fifo_produce[2]
.sym 76546 basesoc_dat_w[6]
.sym 76547 $abc$40744$n7804
.sym 76548 basesoc_dat_w[4]
.sym 76549 $abc$40744$n6060_1
.sym 76550 $abc$40744$n3607_1
.sym 76551 $abc$40744$n3608_1
.sym 76552 count[13]
.sym 76553 $abc$40744$n2459
.sym 76554 $abc$40744$n5
.sym 76555 count[8]
.sym 76556 count[10]
.sym 76557 $abc$40744$n7804
.sym 76558 $abc$40744$n7804
.sym 76559 $abc$40744$n7804
.sym 76560 $abc$40744$n7804
.sym 76561 $abc$40744$n7804
.sym 76562 $abc$40744$n7804
.sym 76563 $abc$40744$n7804
.sym 76564 $abc$40744$n7804
.sym 76565 basesoc_uart_tx_fifo_produce[0]
.sym 76566 basesoc_uart_tx_fifo_produce[1]
.sym 76568 basesoc_uart_tx_fifo_produce[2]
.sym 76569 basesoc_uart_tx_fifo_produce[3]
.sym 76576 clk12_$glb_clk
.sym 76577 basesoc_uart_tx_fifo_wrport_we
.sym 76578 basesoc_ctrl_reset_reset_r
.sym 76579 basesoc_dat_w[1]
.sym 76580 basesoc_dat_w[2]
.sym 76581 basesoc_dat_w[3]
.sym 76582 basesoc_dat_w[4]
.sym 76583 basesoc_dat_w[5]
.sym 76584 basesoc_dat_w[6]
.sym 76585 basesoc_dat_w[7]
.sym 76586 $PACKER_VCC_NET
.sym 76589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 76591 basesoc_uart_phy_source_payload_data[2]
.sym 76593 basesoc_uart_phy_rx_reg[2]
.sym 76594 $PACKER_GND_NET
.sym 76595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 76597 $PACKER_VCC_NET
.sym 76598 $abc$40744$n6538
.sym 76599 $PACKER_VCC_NET
.sym 76601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 76602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 76603 basesoc_uart_rx_fifo_readable
.sym 76604 $abc$40744$n2407
.sym 76605 VexRiscv._zz_136_[29]
.sym 76607 basesoc_uart_tx_fifo_produce[0]
.sym 76608 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 76609 $abc$40744$n212
.sym 76610 $abc$40744$n3911
.sym 76611 $abc$40744$n2509
.sym 76612 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 76613 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76614 $abc$40744$n5859
.sym 76651 reset_delay[2]
.sym 76652 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 76653 reset_delay[4]
.sym 76654 $abc$40744$n3564
.sym 76655 $abc$40744$n3640
.sym 76656 $abc$40744$n3785
.sym 76657 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 76658 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 76689 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 76691 $abc$40744$n4872
.sym 76693 basesoc_ctrl_bus_errors[6]
.sym 76694 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 76696 basesoc_vexriscv_dbus_adr[28]
.sym 76697 basesoc_uart_rx_fifo_wrport_we
.sym 76700 basesoc_uart_eventmanager_storage[0]
.sym 76701 $abc$40744$n8240
.sym 76704 $abc$40744$n3915
.sym 76705 VexRiscv._zz_79_[10]
.sym 76706 count[1]
.sym 76707 count[13]
.sym 76708 VexRiscv.decode_to_execute_RS2[14]
.sym 76709 count[1]
.sym 76711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 76712 csrbankarray_csrbank0_leds_out0_w[4]
.sym 76715 VexRiscv._zz_50_[11]
.sym 76716 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 76753 $abc$40744$n2407
.sym 76754 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 76755 VexRiscv._zz_255_[0]
.sym 76756 $abc$40744$n2408
.sym 76757 VexRiscv._zz_136_[2]
.sym 76758 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 76759 VexRiscv._zz_79_[10]
.sym 76760 $abc$40744$n2460
.sym 76795 basesoc_timer0_en_storage
.sym 76796 VexRiscv._zz_161_
.sym 76797 VexRiscv._zz_32_[0]
.sym 76799 $abc$40744$n4267_1
.sym 76801 $abc$40744$n4872
.sym 76802 VexRiscv._zz_161_
.sym 76803 $abc$40744$n2633
.sym 76804 VexRiscv._zz_79_[15]
.sym 76805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 76806 $abc$40744$n218
.sym 76807 VexRiscv._zz_164_[13]
.sym 76808 VexRiscv._zz_50_[7]
.sym 76809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 76810 $abc$40744$n3599
.sym 76811 VexRiscv._zz_130_[5]
.sym 76812 $abc$40744$n3817
.sym 76813 $abc$40744$n108
.sym 76814 $abc$40744$n8240
.sym 76815 VexRiscv._zz_50_[7]
.sym 76816 $abc$40744$n4379
.sym 76817 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 76818 $abc$40744$n208
.sym 76855 count[1]
.sym 76856 $abc$40744$n4925
.sym 76857 $abc$40744$n4430_1
.sym 76858 $abc$40744$n4923_1
.sym 76859 $abc$40744$n4365_1
.sym 76860 $abc$40744$n4432_1
.sym 76861 $abc$40744$n4431_1
.sym 76862 $abc$40744$n4924
.sym 76894 VexRiscv._zz_162_
.sym 76896 user_btn0
.sym 76897 VexRiscv.execute_to_memory_IS_DIV
.sym 76898 VexRiscv._zz_79_[10]
.sym 76899 $abc$40744$n4369
.sym 76900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 76902 basesoc_uart_rx_fifo_level0[0]
.sym 76903 VexRiscv._zz_79_[6]
.sym 76904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 76905 $abc$40744$n2394
.sym 76906 $abc$40744$n6675_1
.sym 76907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 76908 $abc$40744$n2547
.sym 76909 VexRiscv.CsrPlugin_hadException
.sym 76910 VexRiscv._zz_50_[10]
.sym 76911 $abc$40744$n2540
.sym 76912 VexRiscv._zz_216_[8]
.sym 76913 VexRiscv._zz_79_[7]
.sym 76914 VexRiscv._zz_36_[14]
.sym 76915 VexRiscv._zz_79_[13]
.sym 76916 VexRiscv._zz_79_[14]
.sym 76917 VexRiscv._zz_79_[7]
.sym 76918 VexRiscv._zz_50_[8]
.sym 76919 $abc$40744$n4261_1
.sym 76920 VexRiscv._zz_79_[14]
.sym 76957 VexRiscv._zz_79_[12]
.sym 76958 VexRiscv._zz_52_
.sym 76959 $abc$40744$n4928
.sym 76960 eventmanager_pending_w[0]
.sym 76961 $abc$40744$n4876
.sym 76962 $abc$40744$n4877
.sym 76963 $abc$40744$n4929_1
.sym 76964 $abc$40744$n6409
.sym 76995 VexRiscv._zz_35_[13]
.sym 76997 VexRiscv._zz_79_[0]
.sym 76998 VexRiscv._zz_35_[13]
.sym 76999 $abc$40744$n5315_1
.sym 77000 $abc$40744$n6712
.sym 77001 VexRiscv._zz_217_[15]
.sym 77003 $abc$40744$n6489_1
.sym 77004 $abc$40744$n4266_1
.sym 77005 $abc$40744$n3749
.sym 77006 $abc$40744$n6712
.sym 77008 VexRiscv._zz_37_[1]
.sym 77009 $abc$40744$n4868
.sym 77010 basesoc_dat_w[4]
.sym 77011 VexRiscv._zz_50_[9]
.sym 77012 $abc$40744$n2509
.sym 77013 VexRiscv._zz_216_[10]
.sym 77014 $abc$40744$n6675_1
.sym 77015 VexRiscv._zz_217_[13]
.sym 77016 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 77017 csrbankarray_csrbank0_leds_out0_w[3]
.sym 77018 VexRiscv._zz_136_[29]
.sym 77019 $abc$40744$n3911
.sym 77020 VexRiscv._zz_79_[12]
.sym 77021 $abc$40744$n212
.sym 77022 $abc$40744$n4329_1
.sym 77029 VexRiscv._zz_94_[16]
.sym 77030 $abc$40744$n7766
.sym 77032 VexRiscv._zz_79_[15]
.sym 77035 VexRiscv._zz_94_[17]
.sym 77038 $abc$40744$n7766
.sym 77040 VexRiscv._zz_94_[18]
.sym 77043 VexRiscv._zz_79_[12]
.sym 77044 VexRiscv._zz_94_[19]
.sym 77045 VexRiscv._zz_79_[8]
.sym 77047 $PACKER_VCC_NET
.sym 77048 VexRiscv._zz_79_[11]
.sym 77051 VexRiscv._zz_94_[15]
.sym 77052 VexRiscv._zz_79_[10]
.sym 77053 VexRiscv._zz_79_[13]
.sym 77054 $PACKER_VCC_NET
.sym 77055 VexRiscv._zz_79_[9]
.sym 77058 VexRiscv._zz_79_[14]
.sym 77059 VexRiscv.decode_to_execute_RS2[15]
.sym 77060 VexRiscv._zz_200_[14]
.sym 77061 VexRiscv._zz_36_[14]
.sym 77062 $abc$40744$n4448_1
.sym 77063 VexRiscv._zz_79_[11]
.sym 77064 VexRiscv.decode_to_execute_RS2[14]
.sym 77065 $abc$40744$n4927
.sym 77066 $abc$40744$n4919
.sym 77067 $abc$40744$n7766
.sym 77068 $abc$40744$n7766
.sym 77069 $abc$40744$n7766
.sym 77070 $abc$40744$n7766
.sym 77071 $abc$40744$n7766
.sym 77072 $abc$40744$n7766
.sym 77073 $abc$40744$n7766
.sym 77074 $abc$40744$n7766
.sym 77075 VexRiscv._zz_94_[15]
.sym 77076 VexRiscv._zz_94_[16]
.sym 77078 VexRiscv._zz_94_[17]
.sym 77079 VexRiscv._zz_94_[18]
.sym 77080 VexRiscv._zz_94_[19]
.sym 77086 clk12_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77089 VexRiscv._zz_79_[10]
.sym 77090 VexRiscv._zz_79_[11]
.sym 77091 VexRiscv._zz_79_[12]
.sym 77092 VexRiscv._zz_79_[13]
.sym 77093 VexRiscv._zz_79_[14]
.sym 77094 VexRiscv._zz_79_[15]
.sym 77095 VexRiscv._zz_79_[8]
.sym 77096 VexRiscv._zz_79_[9]
.sym 77097 VexRiscv._zz_216_[11]
.sym 77099 basesoc_dat_w[5]
.sym 77101 VexRiscv._zz_171_[1]
.sym 77102 $abc$40744$n6712
.sym 77103 VexRiscv._zz_37_[0]
.sym 77104 $abc$40744$n4868
.sym 77105 VexRiscv._zz_79_[3]
.sym 77106 VexRiscv._zz_79_[1]
.sym 77107 $abc$40744$n235
.sym 77108 $abc$40744$n6675_1
.sym 77109 VexRiscv._zz_216_[12]
.sym 77110 VexRiscv._zz_52_
.sym 77111 VexRiscv._zz_171_[1]
.sym 77113 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 77114 VexRiscv._zz_79_[11]
.sym 77115 VexRiscv.decode_to_execute_RS2[13]
.sym 77116 VexRiscv.decode_to_execute_RS2[14]
.sym 77117 VexRiscv._zz_35_[12]
.sym 77118 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77120 csrbankarray_csrbank0_leds_out0_w[4]
.sym 77121 VexRiscv._zz_79_[9]
.sym 77122 VexRiscv._zz_41_[13]
.sym 77123 VexRiscv._zz_50_[11]
.sym 77124 $abc$40744$n6023
.sym 77132 VexRiscv._zz_79_[1]
.sym 77133 VexRiscv._zz_79_[6]
.sym 77134 VexRiscv._zz_50_[9]
.sym 77135 VexRiscv._zz_79_[2]
.sym 77137 VexRiscv._zz_79_[5]
.sym 77144 VexRiscv._zz_79_[0]
.sym 77145 VexRiscv._zz_50_[8]
.sym 77146 VexRiscv._zz_79_[7]
.sym 77147 VexRiscv._zz_52_
.sym 77148 VexRiscv._zz_50_[11]
.sym 77149 $PACKER_VCC_NET
.sym 77150 $abc$40744$n7766
.sym 77156 VexRiscv._zz_50_[10]
.sym 77157 VexRiscv._zz_50_[7]
.sym 77158 $abc$40744$n7766
.sym 77159 VexRiscv._zz_79_[3]
.sym 77160 VexRiscv._zz_79_[4]
.sym 77161 $abc$40744$n4413_1
.sym 77162 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 77163 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 77164 $abc$40744$n4414_1
.sym 77165 $abc$40744$n4429_1
.sym 77166 $abc$40744$n4442_1
.sym 77167 $abc$40744$n4778_1
.sym 77168 VexRiscv._zz_152_[14]
.sym 77169 $abc$40744$n7766
.sym 77170 $abc$40744$n7766
.sym 77171 $abc$40744$n7766
.sym 77172 $abc$40744$n7766
.sym 77173 $abc$40744$n7766
.sym 77174 $abc$40744$n7766
.sym 77175 $abc$40744$n7766
.sym 77176 $abc$40744$n7766
.sym 77177 VexRiscv._zz_50_[7]
.sym 77178 VexRiscv._zz_50_[8]
.sym 77180 VexRiscv._zz_50_[9]
.sym 77181 VexRiscv._zz_50_[10]
.sym 77182 VexRiscv._zz_50_[11]
.sym 77188 clk12_$glb_clk
.sym 77189 VexRiscv._zz_52_
.sym 77190 VexRiscv._zz_79_[0]
.sym 77191 VexRiscv._zz_79_[1]
.sym 77192 VexRiscv._zz_79_[2]
.sym 77193 VexRiscv._zz_79_[3]
.sym 77194 VexRiscv._zz_79_[4]
.sym 77195 VexRiscv._zz_79_[5]
.sym 77196 VexRiscv._zz_79_[6]
.sym 77197 VexRiscv._zz_79_[7]
.sym 77198 $PACKER_VCC_NET
.sym 77200 VexRiscv.decode_to_execute_RS2[14]
.sym 77201 VexRiscv.decode_to_execute_RS2[14]
.sym 77203 VexRiscv._zz_79_[5]
.sym 77204 $abc$40744$n6415
.sym 77205 $abc$40744$n4266_1
.sym 77206 VexRiscv._zz_161_
.sym 77207 VexRiscv._zz_216_[6]
.sym 77208 $abc$40744$n4466_1
.sym 77209 VexRiscv._zz_216_[5]
.sym 77210 VexRiscv.decode_to_execute_RS2[15]
.sym 77211 $abc$40744$n4872
.sym 77212 VexRiscv._zz_79_[0]
.sym 77213 VexRiscv._zz_216_[3]
.sym 77214 $abc$40744$n4872
.sym 77215 VexRiscv._zz_35_[14]
.sym 77216 VexRiscv._zz_50_[7]
.sym 77217 VexRiscv._zz_50_[7]
.sym 77218 VexRiscv._zz_130_[5]
.sym 77219 $abc$40744$n4873_1
.sym 77220 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 77221 $abc$40744$n2253
.sym 77222 VexRiscv._zz_152_[10]
.sym 77223 VexRiscv._zz_50_[7]
.sym 77224 VexRiscv._zz_42_[1]
.sym 77225 $abc$40744$n108
.sym 77226 VexRiscv._zz_217_[4]
.sym 77232 VexRiscv._zz_94_[22]
.sym 77233 VexRiscv._zz_94_[23]
.sym 77235 $PACKER_VCC_NET
.sym 77239 VexRiscv._zz_94_[20]
.sym 77240 VexRiscv._zz_79_[10]
.sym 77242 $PACKER_VCC_NET
.sym 77243 VexRiscv._zz_79_[11]
.sym 77244 VexRiscv._zz_79_[8]
.sym 77247 VexRiscv._zz_79_[12]
.sym 77252 VexRiscv._zz_79_[15]
.sym 77255 $abc$40744$n7766
.sym 77256 $abc$40744$n7766
.sym 77257 VexRiscv._zz_79_[13]
.sym 77258 VexRiscv._zz_94_[21]
.sym 77259 VexRiscv._zz_79_[9]
.sym 77261 VexRiscv._zz_94_[24]
.sym 77262 VexRiscv._zz_79_[14]
.sym 77263 $abc$40744$n4168
.sym 77264 $abc$40744$n4111
.sym 77265 $abc$40744$n6809_1
.sym 77266 $abc$40744$n6810_1
.sym 77267 $abc$40744$n4110_1
.sym 77268 $abc$40744$n120
.sym 77269 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 77270 $abc$40744$n4169
.sym 77271 $abc$40744$n7766
.sym 77272 $abc$40744$n7766
.sym 77273 $abc$40744$n7766
.sym 77274 $abc$40744$n7766
.sym 77275 $abc$40744$n7766
.sym 77276 $abc$40744$n7766
.sym 77277 $abc$40744$n7766
.sym 77278 $abc$40744$n7766
.sym 77279 VexRiscv._zz_94_[20]
.sym 77280 VexRiscv._zz_94_[21]
.sym 77282 VexRiscv._zz_94_[22]
.sym 77283 VexRiscv._zz_94_[23]
.sym 77284 VexRiscv._zz_94_[24]
.sym 77290 clk12_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77293 VexRiscv._zz_79_[10]
.sym 77294 VexRiscv._zz_79_[11]
.sym 77295 VexRiscv._zz_79_[12]
.sym 77296 VexRiscv._zz_79_[13]
.sym 77297 VexRiscv._zz_79_[14]
.sym 77298 VexRiscv._zz_79_[15]
.sym 77299 VexRiscv._zz_79_[8]
.sym 77300 VexRiscv._zz_79_[9]
.sym 77305 VexRiscv._zz_152_[13]
.sym 77306 $abc$40744$n3727_1
.sym 77307 $abc$40744$n5446
.sym 77308 $abc$40744$n3749
.sym 77309 $abc$40744$n3749
.sym 77311 $abc$40744$n3727_1
.sym 77312 VexRiscv._zz_79_[8]
.sym 77315 VexRiscv._zz_217_[11]
.sym 77316 basesoc_uart_phy_uart_clk_rxen
.sym 77317 VexRiscv._zz_79_[7]
.sym 77318 VexRiscv._zz_50_[10]
.sym 77319 $abc$40744$n3729_1
.sym 77320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 77322 $abc$40744$n233
.sym 77323 VexRiscv._zz_79_[13]
.sym 77324 VexRiscv._zz_191_
.sym 77325 VexRiscv.CsrPlugin_hadException
.sym 77326 VexRiscv._zz_50_[8]
.sym 77327 VexRiscv._zz_152_[14]
.sym 77328 VexRiscv._zz_79_[14]
.sym 77333 VexRiscv._zz_50_[10]
.sym 77334 VexRiscv._zz_79_[7]
.sym 77335 VexRiscv._zz_52_
.sym 77337 $abc$40744$n7766
.sym 77338 $abc$40744$n7766
.sym 77342 VexRiscv._zz_79_[2]
.sym 77344 VexRiscv._zz_79_[6]
.sym 77345 VexRiscv._zz_79_[1]
.sym 77347 VexRiscv._zz_79_[3]
.sym 77348 VexRiscv._zz_79_[4]
.sym 77349 VexRiscv._zz_50_[8]
.sym 77350 VexRiscv._zz_79_[5]
.sym 77352 VexRiscv._zz_50_[11]
.sym 77353 $PACKER_VCC_NET
.sym 77354 VexRiscv._zz_50_[7]
.sym 77358 VexRiscv._zz_79_[0]
.sym 77361 VexRiscv._zz_50_[9]
.sym 77365 $abc$40744$n4103
.sym 77366 $abc$40744$n5385_1
.sym 77367 $abc$40744$n4108_1
.sym 77368 VexRiscv._zz_152_[10]
.sym 77369 basesoc_ctrl_storage[31]
.sym 77370 $abc$40744$n6023
.sym 77371 $abc$40744$n5439
.sym 77372 $abc$40744$n4104_1
.sym 77373 $abc$40744$n7766
.sym 77374 $abc$40744$n7766
.sym 77375 $abc$40744$n7766
.sym 77376 $abc$40744$n7766
.sym 77377 $abc$40744$n7766
.sym 77378 $abc$40744$n7766
.sym 77379 $abc$40744$n7766
.sym 77380 $abc$40744$n7766
.sym 77381 VexRiscv._zz_50_[7]
.sym 77382 VexRiscv._zz_50_[8]
.sym 77384 VexRiscv._zz_50_[9]
.sym 77385 VexRiscv._zz_50_[10]
.sym 77386 VexRiscv._zz_50_[11]
.sym 77392 clk12_$glb_clk
.sym 77393 VexRiscv._zz_52_
.sym 77394 VexRiscv._zz_79_[0]
.sym 77395 VexRiscv._zz_79_[1]
.sym 77396 VexRiscv._zz_79_[2]
.sym 77397 VexRiscv._zz_79_[3]
.sym 77398 VexRiscv._zz_79_[4]
.sym 77399 VexRiscv._zz_79_[5]
.sym 77400 VexRiscv._zz_79_[6]
.sym 77401 VexRiscv._zz_79_[7]
.sym 77402 $PACKER_VCC_NET
.sym 77408 $abc$40744$n4820_1
.sym 77409 $abc$40744$n4872
.sym 77410 VexRiscv._zz_79_[6]
.sym 77411 VexRiscv._zz_217_[6]
.sym 77412 $abc$40744$n4174
.sym 77413 VexRiscv._zz_217_[5]
.sym 77414 VexRiscv._zz_164_[6]
.sym 77415 $abc$40744$n4174
.sym 77416 VexRiscv._zz_36_[3]
.sym 77417 VexRiscv._zz_217_[3]
.sym 77418 $abc$40744$n4267_1
.sym 77419 VexRiscv._zz_50_[9]
.sym 77420 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 77421 VexRiscv._zz_293_[7]
.sym 77422 basesoc_ctrl_storage[1]
.sym 77423 $abc$40744$n3911
.sym 77424 VexRiscv._zz_152_[1]
.sym 77425 csrbankarray_csrbank0_leds_out0_w[3]
.sym 77426 VexRiscv._zz_35_[6]
.sym 77427 VexRiscv._zz_50_[9]
.sym 77428 $abc$40744$n2509
.sym 77429 VexRiscv._zz_153_
.sym 77430 VexRiscv._zz_94_[22]
.sym 77467 $abc$40744$n4107
.sym 77468 VexRiscv._zz_152_[31]
.sym 77469 $abc$40744$n4188_1
.sym 77470 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 77471 VexRiscv._zz_50_[8]
.sym 77472 VexRiscv._zz_152_[7]
.sym 77473 $abc$40744$n2262
.sym 77474 VexRiscv._zz_293_[7]
.sym 77510 $abc$40744$n4144_1
.sym 77511 $abc$40744$n2547
.sym 77512 $abc$40744$n4301
.sym 77513 $abc$40744$n235
.sym 77514 $abc$40744$n4179_1
.sym 77516 $abc$40744$n4103
.sym 77517 VexRiscv._zz_42_[0]
.sym 77518 VexRiscv._zz_42_[1]
.sym 77519 $abc$40744$n208
.sym 77520 VexRiscv._zz_35_[9]
.sym 77522 $abc$40744$n4168
.sym 77523 VexRiscv._zz_152_[10]
.sym 77524 VexRiscv.decode_to_execute_RS2[14]
.sym 77525 VexRiscv._zz_41_[8]
.sym 77526 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 77527 $abc$40744$n6023
.sym 77528 csrbankarray_csrbank0_leds_out0_w[4]
.sym 77529 VexRiscv._zz_35_[12]
.sym 77530 $abc$40744$n3744
.sym 77531 VexRiscv._zz_152_[11]
.sym 77532 VexRiscv._zz_200_[31]
.sym 77569 $abc$40744$n4160
.sym 77570 basesoc_ctrl_bus_errors[1]
.sym 77571 VexRiscv._zz_293_[14]
.sym 77572 $abc$40744$n4444_1
.sym 77573 $abc$40744$n4161_1
.sym 77574 $abc$40744$n4080
.sym 77575 $abc$40744$n4443_1
.sym 77576 VexRiscv._zz_293_[11]
.sym 77608 VexRiscv._zz_152_[7]
.sym 77609 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 77611 VexRiscv._zz_152_[30]
.sym 77612 $abc$40744$n5283_1
.sym 77613 VexRiscv._zz_44_[0]
.sym 77614 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 77616 VexRiscv._zz_200_[5]
.sym 77617 $abc$40744$n4872
.sym 77618 $abc$40744$n4107
.sym 77619 VexRiscv._zz_200_[3]
.sym 77620 $abc$40744$n233
.sym 77622 VexRiscv._zz_152_[5]
.sym 77623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 77624 VexRiscv._zz_293_[17]
.sym 77625 $abc$40744$n108
.sym 77626 $abc$40744$n4080
.sym 77627 VexRiscv._zz_50_[8]
.sym 77629 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 77630 VexRiscv._zz_50_[7]
.sym 77631 VexRiscv._zz_294_
.sym 77633 VexRiscv._zz_152_[27]
.sym 77634 basesoc_ctrl_bus_errors[1]
.sym 77671 $abc$40744$n4151
.sym 77672 $abc$40744$n4158_1
.sym 77673 $abc$40744$n4065
.sym 77674 $abc$40744$n4146_1
.sym 77675 $abc$40744$n4166
.sym 77676 $abc$40744$n4159
.sym 77677 VexRiscv._zz_293_[20]
.sym 77678 $abc$40744$n108
.sym 77712 user_btn0
.sym 77713 VexRiscv._zz_152_[9]
.sym 77715 VexRiscv._zz_200_[2]
.sym 77716 $abc$40744$n3727_1
.sym 77717 VexRiscv._zz_79_[31]
.sym 77719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 77720 VexRiscv._zz_152_[15]
.sym 77721 VexRiscv._zz_152_[13]
.sym 77722 VexRiscv._zz_36_[2]
.sym 77725 VexRiscv._zz_42_[1]
.sym 77726 VexRiscv._zz_152_[21]
.sym 77727 VexRiscv._zz_50_[10]
.sym 77728 $abc$40744$n3729_1
.sym 77729 VexRiscv._zz_44_[0]
.sym 77730 $abc$40744$n233
.sym 77731 VexRiscv._zz_152_[14]
.sym 77733 $abc$40744$n6672
.sym 77734 VexRiscv._zz_50_[8]
.sym 77736 VexRiscv._zz_152_[20]
.sym 77773 VexRiscv._zz_293_[17]
.sym 77774 VexRiscv._zz_41_[28]
.sym 77775 $abc$40744$n4162
.sym 77776 VexRiscv._zz_41_[20]
.sym 77777 $abc$40744$n4066
.sym 77778 VexRiscv._zz_287_[2]
.sym 77779 $abc$40744$n4173_1
.sym 77780 $abc$40744$n4163
.sym 77816 VexRiscv._zz_313_
.sym 77817 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 77818 VexRiscv.memory_arbitration_isValid
.sym 77819 $abc$40744$n6660
.sym 77820 $abc$40744$n4267_1
.sym 77822 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 77823 VexRiscv._zz_152_[9]
.sym 77824 $abc$40744$n2249
.sym 77825 $abc$40744$n4152
.sym 77826 $abc$40744$n4236_1
.sym 77827 VexRiscv._zz_153_
.sym 77828 VexRiscv._zz_152_[1]
.sym 77829 VexRiscv._zz_288_[9]
.sym 77830 basesoc_ctrl_storage[1]
.sym 77831 VexRiscv._zz_79_[28]
.sym 77832 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 77833 csrbankarray_csrbank0_leds_out0_w[3]
.sym 77834 VexRiscv._zz_94_[22]
.sym 77835 VexRiscv._zz_50_[9]
.sym 77836 VexRiscv._zz_216_[21]
.sym 77837 $abc$40744$n2509
.sym 77838 VexRiscv._zz_49_[0]
.sym 77845 VexRiscv._zz_94_[16]
.sym 77846 VexRiscv._zz_94_[17]
.sym 77847 VexRiscv._zz_79_[30]
.sym 77848 VexRiscv._zz_79_[29]
.sym 77851 $abc$40744$n7766
.sym 77852 $abc$40744$n7766
.sym 77853 $abc$40744$n7766
.sym 77855 VexRiscv._zz_94_[15]
.sym 77856 VexRiscv._zz_79_[28]
.sym 77857 VexRiscv._zz_94_[19]
.sym 77859 VexRiscv._zz_79_[24]
.sym 77861 $PACKER_VCC_NET
.sym 77862 VexRiscv._zz_79_[25]
.sym 77863 $PACKER_VCC_NET
.sym 77865 VexRiscv._zz_94_[18]
.sym 77867 VexRiscv._zz_79_[27]
.sym 77869 VexRiscv._zz_79_[31]
.sym 77870 VexRiscv._zz_79_[26]
.sym 77875 $abc$40744$n4087_1
.sym 77876 VexRiscv._zz_152_[28]
.sym 77877 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 77878 $abc$40744$n4088
.sym 77879 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 77880 $abc$40744$n4176_1
.sym 77881 $abc$40744$n4175
.sym 77882 $abc$40744$n3611_1
.sym 77883 $abc$40744$n7766
.sym 77884 $abc$40744$n7766
.sym 77885 $abc$40744$n7766
.sym 77886 $abc$40744$n7766
.sym 77887 $abc$40744$n7766
.sym 77888 $abc$40744$n7766
.sym 77889 $abc$40744$n7766
.sym 77890 $abc$40744$n7766
.sym 77891 VexRiscv._zz_94_[15]
.sym 77892 VexRiscv._zz_94_[16]
.sym 77894 VexRiscv._zz_94_[17]
.sym 77895 VexRiscv._zz_94_[18]
.sym 77896 VexRiscv._zz_94_[19]
.sym 77902 clk12_$glb_clk
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77905 VexRiscv._zz_79_[26]
.sym 77906 VexRiscv._zz_79_[27]
.sym 77907 VexRiscv._zz_79_[28]
.sym 77908 VexRiscv._zz_79_[29]
.sym 77909 VexRiscv._zz_79_[30]
.sym 77910 VexRiscv._zz_79_[31]
.sym 77911 VexRiscv._zz_79_[24]
.sym 77912 VexRiscv._zz_79_[25]
.sym 77913 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 77915 $abc$40744$n4872
.sym 77917 VexRiscv._zz_216_[31]
.sym 77919 $abc$40744$n4067
.sym 77920 $abc$40744$n6712
.sym 77921 VexRiscv._zz_216_[30]
.sym 77922 VexRiscv._zz_290_[30]
.sym 77923 $abc$40744$n4125
.sym 77924 VexRiscv._zz_79_[29]
.sym 77925 $abc$40744$n4120_1
.sym 77926 VexRiscv._zz_42_[1]
.sym 77927 VexRiscv.lastStagePc[29]
.sym 77928 $abc$40744$n7766
.sym 77929 VexRiscv._zz_216_[19]
.sym 77930 VexRiscv.decode_to_execute_RS2[20]
.sym 77931 VexRiscv._zz_152_[16]
.sym 77932 VexRiscv._zz_216_[28]
.sym 77933 VexRiscv._zz_79_[27]
.sym 77934 VexRiscv._zz_216_[27]
.sym 77935 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 77937 VexRiscv._zz_35_[12]
.sym 77938 VexRiscv._zz_216_[25]
.sym 77939 VexRiscv._zz_216_[22]
.sym 77940 csrbankarray_csrbank0_leds_out0_w[4]
.sym 77945 VexRiscv._zz_79_[18]
.sym 77948 VexRiscv._zz_79_[21]
.sym 77952 VexRiscv._zz_79_[23]
.sym 77954 VexRiscv._zz_79_[16]
.sym 77956 VexRiscv._zz_50_[10]
.sym 77959 VexRiscv._zz_79_[17]
.sym 77961 VexRiscv._zz_50_[8]
.sym 77963 VexRiscv._zz_52_
.sym 77964 VexRiscv._zz_50_[11]
.sym 77966 $abc$40744$n7766
.sym 77967 VexRiscv._zz_79_[22]
.sym 77968 VexRiscv._zz_50_[7]
.sym 77970 $abc$40744$n7766
.sym 77971 VexRiscv._zz_79_[19]
.sym 77973 VexRiscv._zz_50_[9]
.sym 77974 $PACKER_VCC_NET
.sym 77976 VexRiscv._zz_79_[20]
.sym 77977 $abc$40744$n4692
.sym 77978 $abc$40744$n4500_1
.sym 77979 $abc$40744$n4489
.sym 77980 $abc$40744$n4941_1
.sym 77981 $abc$40744$n4695
.sym 77982 spiflash_bus_dat_r[25]
.sym 77983 $abc$40744$n4564_1
.sym 77984 $abc$40744$n4693
.sym 77985 $abc$40744$n7766
.sym 77986 $abc$40744$n7766
.sym 77987 $abc$40744$n7766
.sym 77988 $abc$40744$n7766
.sym 77989 $abc$40744$n7766
.sym 77990 $abc$40744$n7766
.sym 77991 $abc$40744$n7766
.sym 77992 $abc$40744$n7766
.sym 77993 VexRiscv._zz_50_[7]
.sym 77994 VexRiscv._zz_50_[8]
.sym 77996 VexRiscv._zz_50_[9]
.sym 77997 VexRiscv._zz_50_[10]
.sym 77998 VexRiscv._zz_50_[11]
.sym 78004 clk12_$glb_clk
.sym 78005 VexRiscv._zz_52_
.sym 78006 VexRiscv._zz_79_[16]
.sym 78007 VexRiscv._zz_79_[17]
.sym 78008 VexRiscv._zz_79_[18]
.sym 78009 VexRiscv._zz_79_[19]
.sym 78010 VexRiscv._zz_79_[20]
.sym 78011 VexRiscv._zz_79_[21]
.sym 78012 VexRiscv._zz_79_[22]
.sym 78013 VexRiscv._zz_79_[23]
.sym 78014 $PACKER_VCC_NET
.sym 78021 $abc$40744$n4261_1
.sym 78022 VexRiscv.decode_to_execute_RS2[17]
.sym 78024 VexRiscv._zz_41_[29]
.sym 78025 VexRiscv.CsrPlugin_mtval[11]
.sym 78026 $abc$40744$n4087_1
.sym 78027 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 78028 VexRiscv._zz_200_[17]
.sym 78029 $abc$40744$n3749
.sym 78031 VexRiscv._zz_193_
.sym 78033 VexRiscv._zz_79_[30]
.sym 78034 VexRiscv._zz_50_[7]
.sym 78035 $abc$40744$n4868
.sym 78036 VexRiscv._zz_288_[8]
.sym 78037 $abc$40744$n4807_1
.sym 78038 VexRiscv._zz_217_[22]
.sym 78039 $abc$40744$n4175
.sym 78040 VexRiscv._zz_50_[8]
.sym 78041 VexRiscv._zz_152_[27]
.sym 78042 VexRiscv._zz_79_[20]
.sym 78048 VexRiscv._zz_94_[20]
.sym 78049 $PACKER_VCC_NET
.sym 78050 VexRiscv._zz_79_[25]
.sym 78051 $PACKER_VCC_NET
.sym 78055 VexRiscv._zz_94_[24]
.sym 78056 VexRiscv._zz_79_[26]
.sym 78057 VexRiscv._zz_79_[31]
.sym 78058 VexRiscv._zz_79_[30]
.sym 78060 VexRiscv._zz_79_[28]
.sym 78061 VexRiscv._zz_94_[22]
.sym 78062 VexRiscv._zz_79_[24]
.sym 78063 VexRiscv._zz_94_[21]
.sym 78065 $abc$40744$n7766
.sym 78067 $abc$40744$n7766
.sym 78071 VexRiscv._zz_79_[27]
.sym 78072 VexRiscv._zz_94_[23]
.sym 78073 VexRiscv._zz_79_[29]
.sym 78075 $abc$40744$n7766
.sym 78079 VexRiscv._zz_164_[25]
.sym 78080 VexRiscv._zz_36_[16]
.sym 78081 VexRiscv._zz_164_[27]
.sym 78082 $abc$40744$n4648_1
.sym 78083 $abc$40744$n4973
.sym 78084 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 78085 $abc$40744$n4487_1
.sym 78086 VexRiscv._zz_164_[17]
.sym 78087 $abc$40744$n7766
.sym 78088 $abc$40744$n7766
.sym 78089 $abc$40744$n7766
.sym 78090 $abc$40744$n7766
.sym 78091 $abc$40744$n7766
.sym 78092 $abc$40744$n7766
.sym 78093 $abc$40744$n7766
.sym 78094 $abc$40744$n7766
.sym 78095 VexRiscv._zz_94_[20]
.sym 78096 VexRiscv._zz_94_[21]
.sym 78098 VexRiscv._zz_94_[22]
.sym 78099 VexRiscv._zz_94_[23]
.sym 78100 VexRiscv._zz_94_[24]
.sym 78106 clk12_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78109 VexRiscv._zz_79_[26]
.sym 78110 VexRiscv._zz_79_[27]
.sym 78111 VexRiscv._zz_79_[28]
.sym 78112 VexRiscv._zz_79_[29]
.sym 78113 VexRiscv._zz_79_[30]
.sym 78114 VexRiscv._zz_79_[31]
.sym 78115 VexRiscv._zz_79_[24]
.sym 78116 VexRiscv._zz_79_[25]
.sym 78121 VexRiscv._zz_217_[31]
.sym 78122 VexRiscv.execute_to_memory_IS_DIV
.sym 78123 VexRiscv._zz_79_[31]
.sym 78124 VexRiscv.CsrPlugin_mepc[9]
.sym 78125 VexRiscv._zz_217_[30]
.sym 78126 $abc$40744$n4490_1
.sym 78127 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 78128 $abc$40744$n6675_1
.sym 78129 VexRiscv.execute_to_memory_IS_DIV
.sym 78130 $abc$40744$n4855
.sym 78132 VexRiscv._zz_79_[26]
.sym 78133 $abc$40744$n235
.sym 78134 $abc$40744$n6672
.sym 78135 $abc$40744$n4868
.sym 78136 basesoc_vexriscv_ibus_adr[1]
.sym 78137 VexRiscv._zz_79_[17]
.sym 78138 VexRiscv._zz_217_[27]
.sym 78139 $abc$40744$n233
.sym 78140 VexRiscv._zz_50_[10]
.sym 78141 VexRiscv._zz_152_[20]
.sym 78142 VexRiscv._zz_216_[20]
.sym 78143 VexRiscv._zz_79_[17]
.sym 78144 VexRiscv._zz_79_[20]
.sym 78150 VexRiscv._zz_50_[11]
.sym 78151 VexRiscv._zz_52_
.sym 78155 VexRiscv._zz_50_[10]
.sym 78156 $abc$40744$n7766
.sym 78158 $abc$40744$n7766
.sym 78162 $PACKER_VCC_NET
.sym 78165 VexRiscv._zz_79_[18]
.sym 78166 VexRiscv._zz_79_[23]
.sym 78167 VexRiscv._zz_79_[20]
.sym 78168 VexRiscv._zz_79_[17]
.sym 78169 VexRiscv._zz_79_[22]
.sym 78170 VexRiscv._zz_79_[19]
.sym 78171 VexRiscv._zz_79_[16]
.sym 78172 VexRiscv._zz_50_[7]
.sym 78175 VexRiscv._zz_79_[21]
.sym 78177 VexRiscv._zz_50_[9]
.sym 78178 VexRiscv._zz_50_[8]
.sym 78181 $abc$40744$n4680_1
.sym 78182 $abc$40744$n4645
.sym 78183 $abc$40744$n2524
.sym 78184 $abc$40744$n4681
.sym 78185 spiflash_counter[1]
.sym 78186 $abc$40744$n4981
.sym 78187 $abc$40744$n4684_1
.sym 78188 $abc$40744$n4972
.sym 78189 $abc$40744$n7766
.sym 78190 $abc$40744$n7766
.sym 78191 $abc$40744$n7766
.sym 78192 $abc$40744$n7766
.sym 78193 $abc$40744$n7766
.sym 78194 $abc$40744$n7766
.sym 78195 $abc$40744$n7766
.sym 78196 $abc$40744$n7766
.sym 78197 VexRiscv._zz_50_[7]
.sym 78198 VexRiscv._zz_50_[8]
.sym 78200 VexRiscv._zz_50_[9]
.sym 78201 VexRiscv._zz_50_[10]
.sym 78202 VexRiscv._zz_50_[11]
.sym 78208 clk12_$glb_clk
.sym 78209 VexRiscv._zz_52_
.sym 78210 VexRiscv._zz_79_[16]
.sym 78211 VexRiscv._zz_79_[17]
.sym 78212 VexRiscv._zz_79_[18]
.sym 78213 VexRiscv._zz_79_[19]
.sym 78214 VexRiscv._zz_79_[20]
.sym 78215 VexRiscv._zz_79_[21]
.sym 78216 VexRiscv._zz_79_[22]
.sym 78217 VexRiscv._zz_79_[23]
.sym 78218 $PACKER_VCC_NET
.sym 78220 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 78223 $abc$40744$n4868
.sym 78224 $abc$40744$n4868
.sym 78225 $abc$40744$n4382_1
.sym 78226 $abc$40744$n4378
.sym 78227 $abc$40744$n4230_1
.sym 78228 $abc$40744$n4384
.sym 78229 $abc$40744$n3999
.sym 78231 VexRiscv._zz_79_[25]
.sym 78232 VexRiscv._zz_36_[16]
.sym 78233 $abc$40744$n4383_1
.sym 78234 VexRiscv._zz_50_[11]
.sym 78235 VexRiscv._zz_49_[0]
.sym 78236 VexRiscv._zz_217_[21]
.sym 78237 $abc$40744$n5315_1
.sym 78238 VexRiscv._zz_79_[28]
.sym 78239 $abc$40744$n4479_1
.sym 78240 VexRiscv._zz_217_[19]
.sym 78241 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 78242 basesoc_ctrl_storage[1]
.sym 78243 VexRiscv._zz_50_[9]
.sym 78244 $abc$40744$n4843
.sym 78245 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78246 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 78283 $abc$40744$n4980_1
.sym 78284 VexRiscv.CsrPlugin_mtval[26]
.sym 78285 $abc$40744$n2224
.sym 78286 $abc$40744$n4979
.sym 78287 VexRiscv._zz_79_[27]
.sym 78288 VexRiscv._zz_79_[20]
.sym 78289 VexRiscv.CsrPlugin_mtval[20]
.sym 78290 $abc$40744$n4710
.sym 78326 $abc$40744$n4400_1
.sym 78328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 78329 $abc$40744$n6675_1
.sym 78331 $abc$40744$n3979
.sym 78332 VexRiscv._zz_35_[27]
.sym 78333 $abc$40744$n4868
.sym 78334 VexRiscv._zz_35_[8]
.sym 78335 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 78336 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 78338 VexRiscv._zz_79_[27]
.sym 78340 csrbankarray_csrbank0_leds_out0_w[4]
.sym 78341 VexRiscv._zz_216_[28]
.sym 78342 VexRiscv._zz_216_[19]
.sym 78343 VexRiscv._zz_216_[27]
.sym 78344 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78345 $abc$40744$n4960
.sym 78346 spiflash_counter[0]
.sym 78347 VexRiscv._zz_216_[22]
.sym 78348 basesoc_vexriscv_ibus_adr[1]
.sym 78385 $abc$40744$n4961
.sym 78386 $abc$40744$n2456
.sym 78387 $abc$40744$n4960
.sym 78388 basesoc_ctrl_storage[1]
.sym 78389 basesoc_ctrl_storage[0]
.sym 78390 $abc$40744$n4590_1
.sym 78391 $abc$40744$n4949
.sym 78392 $abc$40744$n4536
.sym 78424 VexRiscv.decode_to_execute_RS2[14]
.sym 78429 $abc$40744$n4872
.sym 78430 $abc$40744$n4979
.sym 78431 eventmanager_status_w[2]
.sym 78432 VexRiscv._zz_35_[27]
.sym 78434 $abc$40744$n2565
.sym 78436 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 78438 $abc$40744$n2224
.sym 78440 $abc$40744$n4175
.sym 78444 VexRiscv._zz_49_[1]
.sym 78445 VexRiscv._zz_79_[20]
.sym 78446 VexRiscv._zz_217_[22]
.sym 78447 $abc$40744$n6712
.sym 78449 $abc$40744$n4710
.sym 78487 csrbankarray_csrbank0_leds_out0_w[0]
.sym 78488 csrbankarray_csrbank0_leds_out0_w[4]
.sym 78489 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78490 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78491 $abc$40744$n4948
.sym 78492 VexRiscv._zz_36_[28]
.sym 78493 $abc$40744$n4533
.sym 78494 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78530 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 78531 VexRiscv._zz_35_[30]
.sym 78532 VexRiscv._zz_79_[26]
.sym 78536 waittimer2_count[2]
.sym 78537 VexRiscv.execute_to_memory_IS_DIV
.sym 78538 $abc$40744$n6675_1
.sym 78540 $abc$40744$n4742_1
.sym 78544 basesoc_vexriscv_ibus_adr[1]
.sym 78545 $abc$40744$n6672
.sym 78546 VexRiscv._zz_79_[19]
.sym 78547 $abc$40744$n233
.sym 78548 basesoc_dat_w[3]
.sym 78550 basesoc_ctrl_reset_reset_r
.sym 78552 $abc$40744$n4868
.sym 78589 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 78591 $abc$40744$n4709_1
.sym 78592 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 78593 $abc$40744$n4711_1
.sym 78594 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 78596 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 78631 $abc$40744$n6604
.sym 78633 $abc$40744$n4506
.sym 78634 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78636 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78638 $abc$40744$n4868
.sym 78640 $abc$40744$n4872
.sym 78642 VexRiscv.CsrPlugin_mtval[22]
.sym 78643 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78644 $abc$40744$n4239_1
.sym 78646 $abc$40744$n4843
.sym 78653 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78692 basesoc_vexriscv_ibus_adr[1]
.sym 78694 $abc$40744$n2558
.sym 78698 $abc$40744$n2551
.sym 78739 $abc$40744$n5315_1
.sym 78740 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 78743 $abc$40744$n6616
.sym 78752 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78756 basesoc_vexriscv_ibus_adr[1]
.sym 78836 $abc$40744$n2551
.sym 78867 $abc$40744$n233
.sym 78868 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78871 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78878 $abc$40744$n233
.sym 78881 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78889 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78923 basesoc_dat_w[2]
.sym 78939 $abc$40744$n5859
.sym 78945 $abc$40744$n3794
.sym 78957 user_btn2
.sym 78967 $abc$40744$n2434
.sym 78995 basesoc_dat_w[5]
.sym 79023 basesoc_dat_w[5]
.sym 79044 $abc$40744$n2434
.sym 79045 clk12_$glb_clk
.sym 79046 sys_rst_$glb_sr
.sym 79049 user_btn1
.sym 79052 basesoc_timer0_load_storage[15]
.sym 79062 $abc$40744$n2459
.sym 79063 array_muxed1[0]
.sym 79067 $abc$40744$n2434
.sym 79068 $abc$40744$n6464_1
.sym 79069 user_btn_n
.sym 79070 basesoc_dat_w[2]
.sym 79071 array_muxed1[13]
.sym 79072 $PACKER_VCC_NET
.sym 79073 array_muxed1[4]
.sym 79074 $abc$40744$n5859
.sym 79083 basesoc_dat_w[2]
.sym 79093 $abc$40744$n2621
.sym 79100 $abc$40744$n2426
.sym 79105 $abc$40744$n3976
.sym 79107 spiflash_bus_dat_r[7]
.sym 79114 user_btn1
.sym 79139 basesoc_timer0_value[0]
.sym 79154 basesoc_timer0_value[8]
.sym 79155 $abc$40744$n2442
.sym 79170 basesoc_timer0_value[0]
.sym 79176 basesoc_timer0_value[8]
.sym 79207 $abc$40744$n2442
.sym 79208 clk12_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79211 $abc$40744$n188
.sym 79212 spiflash_clk
.sym 79216 spiflash_cs_n
.sym 79222 $abc$40744$n6327_1
.sym 79223 basesoc_uart_rx_fifo_produce[1]
.sym 79225 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 79228 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 79229 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 79233 spram_datain10[14]
.sym 79235 basesoc_uart_phy_rx
.sym 79236 basesoc_dat_w[5]
.sym 79238 $abc$40744$n57
.sym 79241 $abc$40744$n2508
.sym 79244 $abc$40744$n2508
.sym 79251 csrbankarray_csrbank3_bitbang0_w[1]
.sym 79252 $abc$40744$n3815
.sym 79254 csrbankarray_csrbank3_bitbang0_w[0]
.sym 79257 csrbankarray_csrbank3_bitbang_en0_w
.sym 79263 spiflash_miso
.sym 79269 $abc$40744$n2505
.sym 79272 $abc$40744$n6002_1
.sym 79273 spiflash_bus_dat_r[7]
.sym 79274 $abc$40744$n3818
.sym 79282 basesoc_ctrl_reset_reset_r
.sym 79284 csrbankarray_csrbank3_bitbang0_w[1]
.sym 79285 $abc$40744$n3815
.sym 79286 csrbankarray_csrbank3_bitbang_en0_w
.sym 79287 $abc$40744$n6002_1
.sym 79314 $abc$40744$n3818
.sym 79316 spiflash_miso
.sym 79320 basesoc_ctrl_reset_reset_r
.sym 79326 csrbankarray_csrbank3_bitbang0_w[0]
.sym 79327 csrbankarray_csrbank3_bitbang_en0_w
.sym 79329 spiflash_bus_dat_r[7]
.sym 79330 $abc$40744$n2505
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79333 $abc$40744$n4377
.sym 79343 $abc$40744$n3818
.sym 79346 spiflash_cs_n
.sym 79347 $abc$40744$n5859
.sym 79348 csrbankarray_csrbank3_bitbang0_w[0]
.sym 79350 $abc$40744$n5859
.sym 79352 array_muxed0[11]
.sym 79354 array_muxed1[10]
.sym 79356 spiflash_clk
.sym 79361 basesoc_uart_phy_rx_reg[1]
.sym 79363 basesoc_uart_phy_rx_reg[0]
.sym 79365 VexRiscv.dBus_cmd_payload_wr
.sym 79366 eventmanager_status_w[0]
.sym 79367 basesoc_dat_w[1]
.sym 79368 spiflash_bus_dat_r[26]
.sym 79378 $abc$40744$n3713_1
.sym 79383 $abc$40744$n3976
.sym 79389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79398 $abc$40744$n57
.sym 79405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79413 $abc$40744$n57
.sym 79414 $abc$40744$n3976
.sym 79426 $abc$40744$n3713_1
.sym 79428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79453 $abc$40744$n2586_$glb_ce
.sym 79454 clk12_$glb_clk
.sym 79456 basesoc_uart_rx_old_trigger
.sym 79457 basesoc_uart_phy_source_valid
.sym 79459 basesoc_dat_w[1]
.sym 79460 basesoc_dat_w[6]
.sym 79461 basesoc_adr[1]
.sym 79462 eventsourceprocess0_old_trigger
.sym 79466 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 79469 $abc$40744$n6470_1
.sym 79470 $PACKER_VCC_NET
.sym 79473 $abc$40744$n6479_1
.sym 79474 slave_sel_r[2]
.sym 79475 $abc$40744$n4377
.sym 79477 $abc$40744$n3794
.sym 79480 basesoc_dat_w[7]
.sym 79481 basesoc_dat_w[6]
.sym 79482 array_muxed0[12]
.sym 79483 sys_rst
.sym 79484 $abc$40744$n2621
.sym 79485 basesoc_uart_phy_tx_reg[0]
.sym 79487 array_muxed0[0]
.sym 79488 $abc$40744$n6048_1
.sym 79490 basesoc_uart_phy_tx_reg[3]
.sym 79491 basesoc_ctrl_reset_reset_r
.sym 79506 basesoc_uart_phy_rx_reg[4]
.sym 79507 basesoc_uart_phy_rx_reg[7]
.sym 79509 basesoc_uart_phy_rx_reg[6]
.sym 79517 basesoc_uart_rx_fifo_readable
.sym 79518 basesoc_adr[1]
.sym 79519 basesoc_uart_phy_rx_reg[3]
.sym 79520 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 79521 basesoc_uart_phy_rx_reg[1]
.sym 79522 basesoc_adr[2]
.sym 79523 basesoc_uart_phy_rx_reg[0]
.sym 79524 $abc$40744$n2329
.sym 79528 basesoc_uart_rx_fifo_wrport_we
.sym 79531 basesoc_uart_phy_rx_reg[6]
.sym 79538 basesoc_uart_phy_rx_reg[1]
.sym 79543 basesoc_uart_phy_rx_reg[0]
.sym 79549 basesoc_uart_phy_rx_reg[4]
.sym 79556 basesoc_uart_rx_fifo_wrport_we
.sym 79563 basesoc_uart_phy_rx_reg[3]
.sym 79569 basesoc_uart_phy_rx_reg[7]
.sym 79572 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 79573 basesoc_uart_rx_fifo_readable
.sym 79574 basesoc_adr[1]
.sym 79575 basesoc_adr[2]
.sym 79576 $abc$40744$n2329
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 $abc$40744$n3
.sym 79581 $abc$40744$n100
.sym 79583 $abc$40744$n98
.sym 79584 $abc$40744$n104
.sym 79585 $abc$40744$n96
.sym 79586 $abc$40744$n2329
.sym 79589 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 79591 $abc$40744$n2422
.sym 79592 eventsourceprocess0_old_trigger
.sym 79594 basesoc_dat_w[1]
.sym 79595 basesoc_uart_phy_rx_reg[7]
.sym 79601 basesoc_uart_tx_fifo_wrport_we
.sym 79602 $abc$40744$n2418
.sym 79603 basesoc_dat_w[4]
.sym 79604 array_muxed0[13]
.sym 79606 basesoc_timer0_load_storage[13]
.sym 79607 basesoc_dat_w[6]
.sym 79608 basesoc_adr[2]
.sym 79609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79610 $abc$40744$n2329
.sym 79611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 79613 VexRiscv._zz_313_
.sym 79614 basesoc_uart_rx_fifo_wrport_we
.sym 79620 basesoc_uart_phy_sink_payload_data[2]
.sym 79621 basesoc_uart_rx_fifo_readable
.sym 79622 $abc$40744$n2293
.sym 79623 basesoc_ctrl_bus_errors[3]
.sym 79624 basesoc_adr[2]
.sym 79627 $abc$40744$n3915
.sym 79629 $abc$40744$n96
.sym 79631 basesoc_uart_eventmanager_pending_w[1]
.sym 79632 basesoc_adr[2]
.sym 79633 basesoc_adr[1]
.sym 79634 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 79636 $abc$40744$n2296
.sym 79637 basesoc_uart_eventmanager_storage[1]
.sym 79641 basesoc_uart_phy_sink_payload_data[1]
.sym 79642 $abc$40744$n3809
.sym 79643 basesoc_uart_phy_sink_payload_data[0]
.sym 79646 basesoc_uart_phy_tx_reg[2]
.sym 79647 basesoc_uart_phy_tx_reg[1]
.sym 79649 $abc$40744$n3794
.sym 79650 basesoc_uart_phy_tx_reg[3]
.sym 79651 basesoc_adr[0]
.sym 79653 basesoc_uart_phy_tx_reg[1]
.sym 79654 basesoc_uart_phy_sink_payload_data[0]
.sym 79655 $abc$40744$n2296
.sym 79660 basesoc_adr[1]
.sym 79662 basesoc_adr[0]
.sym 79665 $abc$40744$n2296
.sym 79667 basesoc_uart_phy_sink_payload_data[2]
.sym 79668 basesoc_uart_phy_tx_reg[3]
.sym 79671 basesoc_uart_phy_sink_payload_data[1]
.sym 79673 basesoc_uart_phy_tx_reg[2]
.sym 79674 $abc$40744$n2296
.sym 79677 $abc$40744$n3809
.sym 79678 basesoc_ctrl_bus_errors[3]
.sym 79679 $abc$40744$n96
.sym 79680 $abc$40744$n3915
.sym 79684 basesoc_adr[0]
.sym 79686 basesoc_adr[1]
.sym 79689 basesoc_adr[1]
.sym 79690 basesoc_uart_rx_fifo_readable
.sym 79691 basesoc_adr[2]
.sym 79692 basesoc_uart_eventmanager_storage[1]
.sym 79695 basesoc_adr[2]
.sym 79696 $abc$40744$n3794
.sym 79697 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 79698 basesoc_uart_eventmanager_pending_w[1]
.sym 79699 $abc$40744$n2293
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 basesoc_vexriscv_dbus_adr[8]
.sym 79703 basesoc_vexriscv_dbus_adr[0]
.sym 79704 $abc$40744$n5843
.sym 79705 array_muxed0[0]
.sym 79706 array_muxed1[24]
.sym 79707 basesoc_vexriscv_dbus_adr[9]
.sym 79708 array_muxed0[8]
.sym 79709 basesoc_vexriscv_dbus_adr[12]
.sym 79710 eventmanager_status_w[0]
.sym 79712 $abc$40744$n2460
.sym 79713 eventmanager_status_w[0]
.sym 79715 $abc$40744$n96
.sym 79717 basesoc_uart_eventmanager_pending_w[1]
.sym 79718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 79719 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 79721 $abc$40744$n9
.sym 79722 $abc$40744$n2357
.sym 79723 array_muxed1[11]
.sym 79724 basesoc_uart_phy_sink_payload_data[2]
.sym 79725 VexRiscv._zz_130_[5]
.sym 79726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 79727 basesoc_uart_phy_rx
.sym 79728 $abc$40744$n3809
.sym 79729 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 79730 $abc$40744$n3659
.sym 79731 array_muxed0[8]
.sym 79732 $abc$40744$n104
.sym 79733 basesoc_dat_w[5]
.sym 79734 $abc$40744$n3809
.sym 79735 basesoc_uart_rx_fifo_do_read
.sym 79736 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 79737 VexRiscv._zz_136_[29]
.sym 79743 $abc$40744$n3811
.sym 79744 $abc$40744$n3818
.sym 79745 $abc$40744$n3809
.sym 79750 basesoc_vexriscv_ibus_adr[12]
.sym 79754 $abc$40744$n2426
.sym 79755 $abc$40744$n98
.sym 79756 basesoc_adr[3]
.sym 79757 basesoc_dat_w[5]
.sym 79760 grant
.sym 79761 basesoc_ctrl_reset_reset_r
.sym 79762 basesoc_dat_w[1]
.sym 79763 basesoc_dat_w[4]
.sym 79765 $abc$40744$n233
.sym 79766 $abc$40744$n108
.sym 79768 basesoc_adr[2]
.sym 79773 VexRiscv._zz_313_
.sym 79774 basesoc_vexriscv_dbus_adr[12]
.sym 79776 basesoc_adr[3]
.sym 79777 $abc$40744$n3818
.sym 79778 basesoc_adr[2]
.sym 79782 basesoc_vexriscv_ibus_adr[12]
.sym 79784 grant
.sym 79785 basesoc_vexriscv_dbus_adr[12]
.sym 79790 $abc$40744$n233
.sym 79791 VexRiscv._zz_313_
.sym 79795 basesoc_ctrl_reset_reset_r
.sym 79800 $abc$40744$n3811
.sym 79801 $abc$40744$n98
.sym 79802 $abc$40744$n3809
.sym 79803 $abc$40744$n108
.sym 79809 basesoc_dat_w[4]
.sym 79813 basesoc_dat_w[1]
.sym 79818 basesoc_dat_w[5]
.sym 79822 $abc$40744$n2426
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79825 $abc$40744$n3659
.sym 79826 basesoc_uart_phy_rx_reg[2]
.sym 79827 $abc$40744$n6520
.sym 79828 $abc$40744$n6208_1
.sym 79829 $abc$40744$n3858_1
.sym 79830 basesoc_uart_phy_rx_reg[5]
.sym 79831 basesoc_uart_phy_rx_reg[0]
.sym 79832 $abc$40744$n2338
.sym 79834 basesoc_vexriscv_dbus_adr[9]
.sym 79836 basesoc_ctrl_storage[0]
.sym 79838 array_muxed0[8]
.sym 79839 $abc$40744$n5859
.sym 79840 $abc$40744$n2426
.sym 79845 $abc$40744$n8240
.sym 79846 basesoc_vexriscv_ibus_adr[12]
.sym 79848 VexRiscv.decode_to_execute_RS2[8]
.sym 79849 basesoc_uart_phy_rx_reg[1]
.sym 79850 basesoc_uart_phy_rx_busy
.sym 79851 $abc$40744$n2247
.sym 79852 basesoc_adr[0]
.sym 79853 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 79854 basesoc_uart_phy_rx_reg[0]
.sym 79856 $abc$40744$n3856_1
.sym 79857 VexRiscv.dBus_cmd_payload_wr
.sym 79859 basesoc_dat_w[1]
.sym 79860 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 79866 $abc$40744$n6538
.sym 79870 $abc$40744$n6536
.sym 79872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 79874 $abc$40744$n3599
.sym 79877 $PACKER_VCC_NET
.sym 79881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79882 $abc$40744$n3659
.sym 79883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 79887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 79888 $abc$40744$n6542
.sym 79892 $abc$40744$n3657
.sym 79894 $abc$40744$n6532
.sym 79895 $abc$40744$n3658
.sym 79896 $abc$40744$n6534
.sym 79900 $abc$40744$n3599
.sym 79902 $abc$40744$n6534
.sym 79907 $abc$40744$n3599
.sym 79908 $abc$40744$n6536
.sym 79911 $abc$40744$n3658
.sym 79912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 79913 $abc$40744$n3659
.sym 79914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79917 $abc$40744$n3657
.sym 79918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 79920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79924 $abc$40744$n3599
.sym 79925 $abc$40744$n6542
.sym 79930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 79935 $abc$40744$n6538
.sym 79938 $abc$40744$n3599
.sym 79941 $abc$40744$n3599
.sym 79943 $abc$40744$n6532
.sym 79945 $PACKER_VCC_NET
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 79949 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 79950 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 79951 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 79952 basesoc_uart_rx_fifo_do_read
.sym 79953 basesoc_uart_rx_fifo_wrport_we
.sym 79954 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 79955 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 79958 $abc$40744$n4442_1
.sym 79960 slave_sel_r[2]
.sym 79961 basesoc_uart_tx_fifo_produce[1]
.sym 79963 VexRiscv._zz_50_[11]
.sym 79964 basesoc_vexriscv_ibus_adr[1]
.sym 79965 $abc$40744$n2338
.sym 79966 basesoc_uart_phy_source_payload_data[5]
.sym 79967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 79968 $abc$40744$n2338
.sym 79969 VexRiscv._zz_130_[5]
.sym 79971 $abc$40744$n2509
.sym 79972 $abc$40744$n2459
.sym 79973 basesoc_uart_rx_fifo_do_read
.sym 79974 VexRiscv.decode_to_execute_RS2[11]
.sym 79976 $abc$40744$n3563
.sym 79977 basesoc_dat_w[7]
.sym 79978 $abc$40744$n2408
.sym 79979 basesoc_ctrl_reset_reset_r
.sym 79980 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 79981 basesoc_uart_rx_fifo_level0[4]
.sym 79982 sys_rst
.sym 79983 VexRiscv._zz_41_[30]
.sym 79989 count[3]
.sym 79990 eventsourceprocess0_old_trigger
.sym 79991 $PACKER_VCC_NET
.sym 79993 count[7]
.sym 79994 basesoc_ctrl_bus_errors[6]
.sym 79995 count[5]
.sym 79996 count[2]
.sym 79998 count[4]
.sym 79999 $abc$40744$n3599
.sym 80000 $abc$40744$n3809
.sym 80001 $abc$40744$n3915
.sym 80003 basesoc_dat_w[5]
.sym 80004 $abc$40744$n104
.sym 80005 $abc$40744$n6544
.sym 80007 $abc$40744$n6554
.sym 80008 sys_rst
.sym 80010 count[1]
.sym 80012 count[10]
.sym 80016 eventmanager_status_w[0]
.sym 80017 $abc$40744$n6548
.sym 80019 count[8]
.sym 80022 $abc$40744$n3809
.sym 80023 $abc$40744$n3915
.sym 80024 $abc$40744$n104
.sym 80025 basesoc_ctrl_bus_errors[6]
.sym 80028 count[10]
.sym 80029 count[5]
.sym 80030 count[8]
.sym 80031 count[7]
.sym 80034 count[3]
.sym 80035 count[2]
.sym 80036 count[4]
.sym 80037 count[1]
.sym 80040 $abc$40744$n3599
.sym 80043 $abc$40744$n6554
.sym 80046 eventmanager_status_w[0]
.sym 80047 eventsourceprocess0_old_trigger
.sym 80052 sys_rst
.sym 80054 basesoc_dat_w[5]
.sym 80059 $abc$40744$n3599
.sym 80060 $abc$40744$n6544
.sym 80064 $abc$40744$n6548
.sym 80066 $abc$40744$n3599
.sym 80068 $PACKER_VCC_NET
.sym 80069 clk12_$glb_clk
.sym 80070 sys_rst_$glb_sr
.sym 80071 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 80072 VexRiscv._zz_32_[0]
.sym 80073 VexRiscv._zz_47_[1]
.sym 80074 sys_rst
.sym 80075 VexRiscv._zz_171_[2]
.sym 80076 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 80077 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 80078 VexRiscv.decode_to_execute_RS2[11]
.sym 80082 $abc$40744$n5859
.sym 80083 $abc$40744$n6060_1
.sym 80084 $abc$40744$n8240
.sym 80085 VexRiscv.lastStagePc[11]
.sym 80087 VexRiscv._zz_49_[1]
.sym 80088 VexRiscv._zz_50_[7]
.sym 80089 basesoc_uart_eventmanager_storage[1]
.sym 80090 $abc$40744$n3599
.sym 80092 VexRiscv._zz_50_[7]
.sym 80095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 80096 VexRiscv._zz_171_[2]
.sym 80097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80099 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 80100 VexRiscv.decode_to_execute_RS2[13]
.sym 80101 basesoc_uart_rx_fifo_wrport_we
.sym 80102 VexRiscv.decode_to_execute_RS2[11]
.sym 80103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80105 VexRiscv._zz_35_[6]
.sym 80106 VexRiscv._zz_32_[0]
.sym 80112 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80113 $abc$40744$n214
.sym 80114 $abc$40744$n212
.sym 80115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80116 $abc$40744$n218
.sym 80120 VexRiscv._zz_36_[14]
.sym 80122 $abc$40744$n216
.sym 80123 $abc$40744$n233
.sym 80126 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 80132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 80136 VexRiscv.memory_arbitration_isValid
.sym 80138 VexRiscv._zz_171_[0]
.sym 80140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80142 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 80143 $abc$40744$n208
.sym 80147 $abc$40744$n208
.sym 80153 VexRiscv._zz_171_[0]
.sym 80159 $abc$40744$n212
.sym 80163 $abc$40744$n216
.sym 80164 $abc$40744$n218
.sym 80165 $abc$40744$n214
.sym 80166 $abc$40744$n212
.sym 80170 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 80171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80172 VexRiscv.memory_arbitration_isValid
.sym 80175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80177 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 80184 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 80187 VexRiscv._zz_36_[14]
.sym 80191 $abc$40744$n233
.sym 80192 clk12_$glb_clk
.sym 80194 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 80196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 80197 $abc$40744$n4912
.sym 80198 VexRiscv.execute_to_memory_IS_DIV
.sym 80199 $abc$40744$n4913
.sym 80200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80201 $abc$40744$n4911_1
.sym 80204 VexRiscv._zz_36_[15]
.sym 80205 $abc$40744$n4065
.sym 80208 $abc$40744$n3565_1
.sym 80209 sys_rst
.sym 80211 $abc$40744$n233
.sym 80212 array_muxed0[11]
.sym 80214 VexRiscv._zz_50_[10]
.sym 80216 reset_delay[1]
.sym 80217 $abc$40744$n214
.sym 80218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80219 VexRiscv._zz_35_[10]
.sym 80220 sys_rst
.sym 80221 $abc$40744$n4872
.sym 80222 VexRiscv.memory_arbitration_isValid
.sym 80223 $abc$40744$n4872
.sym 80224 VexRiscv._zz_171_[0]
.sym 80225 VexRiscv._zz_136_[29]
.sym 80226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80227 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 80228 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 80229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 80235 VexRiscv._zz_35_[10]
.sym 80236 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 80237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 80238 sys_rst
.sym 80241 basesoc_uart_rx_fifo_level0[0]
.sym 80243 basesoc_uart_rx_fifo_do_read
.sym 80244 $abc$40744$n2459
.sym 80245 $abc$40744$n4329_1
.sym 80246 sys_rst
.sym 80249 basesoc_ctrl_reset_reset_r
.sym 80250 $abc$40744$n4369
.sym 80252 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 80257 $abc$40744$n4261_1
.sym 80261 basesoc_uart_rx_fifo_wrport_we
.sym 80262 $abc$40744$n3945
.sym 80263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80265 VexRiscv._zz_35_[6]
.sym 80269 basesoc_uart_rx_fifo_do_read
.sym 80270 sys_rst
.sym 80271 basesoc_uart_rx_fifo_wrport_we
.sym 80275 VexRiscv._zz_35_[10]
.sym 80281 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 80286 basesoc_uart_rx_fifo_do_read
.sym 80287 sys_rst
.sym 80288 basesoc_uart_rx_fifo_wrport_we
.sym 80289 basesoc_uart_rx_fifo_level0[0]
.sym 80292 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80294 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 80298 VexRiscv._zz_35_[6]
.sym 80304 $abc$40744$n4369
.sym 80305 $abc$40744$n4329_1
.sym 80306 $abc$40744$n4261_1
.sym 80307 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 80310 sys_rst
.sym 80311 $abc$40744$n3945
.sym 80312 basesoc_ctrl_reset_reset_r
.sym 80313 $abc$40744$n2459
.sym 80315 clk12_$glb_clk
.sym 80316 VexRiscv.reset_$glb_sr
.sym 80317 $abc$40744$n4366_1
.sym 80318 VexRiscv._zz_36_[13]
.sym 80319 VexRiscv.decode_to_execute_RS2[13]
.sym 80320 VexRiscv._zz_200_[11]
.sym 80321 VexRiscv._zz_200_[10]
.sym 80322 $abc$40744$n4367
.sym 80323 VexRiscv._zz_47_[0]
.sym 80324 VexRiscv._zz_200_[13]
.sym 80326 $abc$40744$n4868
.sym 80327 $abc$40744$n3794
.sym 80328 $abc$40744$n4162
.sym 80331 $abc$40744$n4329_1
.sym 80332 basesoc_uart_tx_fifo_produce[0]
.sym 80333 $abc$40744$n6675_1
.sym 80334 VexRiscv._zz_216_[10]
.sym 80335 por_rst
.sym 80336 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 80337 VexRiscv._zz_50_[9]
.sym 80338 VexRiscv.decode_to_execute_RS2[8]
.sym 80339 basesoc_uart_rx_fifo_readable
.sym 80340 VexRiscv._zz_163_[0]
.sym 80341 VexRiscv.decode_to_execute_RS2[15]
.sym 80342 VexRiscv._zz_200_[10]
.sym 80343 $abc$40744$n2247
.sym 80344 $abc$40744$n6409
.sym 80345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 80346 VexRiscv._zz_47_[0]
.sym 80347 basesoc_dat_w[1]
.sym 80348 sys_rst
.sym 80349 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80350 VexRiscv._zz_216_[2]
.sym 80351 VexRiscv.decode_to_execute_IS_DIV
.sym 80352 basesoc_adr[0]
.sym 80362 VexRiscv._zz_164_[13]
.sym 80363 $abc$40744$n4868
.sym 80364 $abc$40744$n4266_1
.sym 80365 $abc$40744$n4924
.sym 80366 count[1]
.sym 80367 $abc$40744$n4925
.sym 80369 VexRiscv._zz_35_[13]
.sym 80370 $abc$40744$n6712
.sym 80371 $abc$40744$n4432_1
.sym 80373 $abc$40744$n3599
.sym 80374 $abc$40744$n4366_1
.sym 80376 VexRiscv._zz_216_[13]
.sym 80379 VexRiscv._zz_35_[10]
.sym 80381 $abc$40744$n6675_1
.sym 80382 VexRiscv._zz_217_[13]
.sym 80383 $abc$40744$n4872
.sym 80385 $abc$40744$n2540
.sym 80386 $abc$40744$n6672
.sym 80388 $abc$40744$n4431_1
.sym 80389 VexRiscv._zz_79_[13]
.sym 80391 $abc$40744$n3599
.sym 80394 count[1]
.sym 80398 VexRiscv._zz_164_[13]
.sym 80399 $abc$40744$n4868
.sym 80400 VexRiscv._zz_216_[13]
.sym 80403 VexRiscv._zz_35_[13]
.sym 80404 $abc$40744$n4431_1
.sym 80405 $abc$40744$n4266_1
.sym 80409 $abc$40744$n4924
.sym 80410 $abc$40744$n4872
.sym 80412 VexRiscv._zz_35_[13]
.sym 80415 $abc$40744$n4266_1
.sym 80417 $abc$40744$n4366_1
.sym 80418 VexRiscv._zz_35_[10]
.sym 80421 $abc$40744$n6675_1
.sym 80422 VexRiscv._zz_164_[13]
.sym 80423 VexRiscv._zz_217_[13]
.sym 80427 VexRiscv._zz_79_[13]
.sym 80428 $abc$40744$n6672
.sym 80429 $abc$40744$n4432_1
.sym 80433 $abc$40744$n6712
.sym 80434 $abc$40744$n4925
.sym 80436 VexRiscv._zz_79_[13]
.sym 80437 $abc$40744$n2540
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80440 VexRiscv._zz_36_[11]
.sym 80441 VexRiscv._zz_36_[10]
.sym 80442 $abc$40744$n4881
.sym 80443 $abc$40744$n4880_1
.sym 80444 $abc$40744$n4921
.sym 80445 $abc$40744$n4920_1
.sym 80446 $abc$40744$n4879
.sym 80447 $abc$40744$n4379
.sym 80450 VexRiscv._zz_193_
.sym 80451 $abc$40744$n2262
.sym 80452 count[1]
.sym 80454 $abc$40744$n2644
.sym 80455 VexRiscv._zz_200_[11]
.sym 80456 $abc$40744$n2647
.sym 80457 VexRiscv._zz_164_[10]
.sym 80458 VexRiscv._zz_79_[9]
.sym 80459 $abc$40744$n4267_1
.sym 80461 VexRiscv._zz_79_[10]
.sym 80463 VexRiscv.decode_to_execute_RS2[13]
.sym 80464 VexRiscv._zz_217_[14]
.sym 80465 basesoc_dat_w[7]
.sym 80466 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 80467 $abc$40744$n4919
.sym 80468 VexRiscv._zz_200_[10]
.sym 80469 $abc$40744$n4879
.sym 80470 VexRiscv._zz_41_[30]
.sym 80471 $abc$40744$n4428_1
.sym 80472 VexRiscv._zz_47_[0]
.sym 80473 VexRiscv._zz_217_[10]
.sym 80475 $abc$40744$n2408
.sym 80482 VexRiscv._zz_216_[14]
.sym 80485 VexRiscv._zz_164_[1]
.sym 80487 $abc$40744$n4416_1
.sym 80488 $abc$40744$n4868
.sym 80489 $abc$40744$n6675_1
.sym 80491 $abc$40744$n6712
.sym 80492 VexRiscv._zz_79_[14]
.sym 80493 $abc$40744$n7766
.sym 80494 $abc$40744$n4877
.sym 80495 VexRiscv._zz_79_[1]
.sym 80496 $abc$40744$n4868
.sym 80497 $abc$40744$n2459
.sym 80498 VexRiscv._zz_164_[14]
.sym 80499 $abc$40744$n2460
.sym 80503 VexRiscv._zz_216_[1]
.sym 80507 $abc$40744$n4329_1
.sym 80509 $abc$40744$n4929_1
.sym 80510 $abc$40744$n4261_1
.sym 80511 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 80512 VexRiscv._zz_217_[1]
.sym 80514 $abc$40744$n4261_1
.sym 80515 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 80516 $abc$40744$n4416_1
.sym 80517 $abc$40744$n4329_1
.sym 80520 $abc$40744$n7766
.sym 80526 VexRiscv._zz_79_[14]
.sym 80527 $abc$40744$n6712
.sym 80529 $abc$40744$n4929_1
.sym 80535 $abc$40744$n2459
.sym 80539 VexRiscv._zz_79_[1]
.sym 80540 $abc$40744$n4877
.sym 80541 $abc$40744$n6712
.sym 80544 $abc$40744$n4868
.sym 80545 VexRiscv._zz_216_[1]
.sym 80547 VexRiscv._zz_164_[1]
.sym 80550 $abc$40744$n4868
.sym 80551 VexRiscv._zz_216_[14]
.sym 80553 VexRiscv._zz_164_[14]
.sym 80556 $abc$40744$n6675_1
.sym 80557 VexRiscv._zz_164_[1]
.sym 80559 VexRiscv._zz_217_[1]
.sym 80560 $abc$40744$n2460
.sym 80561 clk12_$glb_clk
.sym 80562 sys_rst_$glb_sr
.sym 80563 $abc$40744$n4449_1
.sym 80564 VexRiscv._zz_164_[14]
.sym 80565 VexRiscv._zz_164_[12]
.sym 80566 $abc$40744$n6413
.sym 80567 VexRiscv._zz_164_[2]
.sym 80568 $abc$40744$n4450_1
.sym 80569 $abc$40744$n6411
.sym 80570 $abc$40744$n6412
.sym 80573 $abc$40744$n235
.sym 80574 $abc$40744$n4443_1
.sym 80575 $abc$40744$n4868
.sym 80576 $abc$40744$n4356_1
.sym 80577 $abc$40744$n208
.sym 80578 $abc$40744$n4873_1
.sym 80579 $abc$40744$n6712
.sym 80580 $abc$40744$n4379
.sym 80581 VexRiscv._zz_164_[1]
.sym 80582 VexRiscv._zz_50_[7]
.sym 80583 $abc$40744$n8240
.sym 80584 $abc$40744$n4868
.sym 80585 $abc$40744$n8241
.sym 80587 VexRiscv._zz_32_[0]
.sym 80588 VexRiscv._zz_200_[11]
.sym 80589 VexRiscv._zz_171_[2]
.sym 80590 VexRiscv._zz_217_[2]
.sym 80591 $abc$40744$n3749
.sym 80592 $abc$40744$n6411
.sym 80593 $abc$40744$n4239_1
.sym 80594 VexRiscv.decode_to_execute_RS2[11]
.sym 80595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 80596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 80597 VexRiscv._zz_35_[6]
.sym 80598 VexRiscv._zz_217_[1]
.sym 80604 $abc$40744$n4440_1
.sym 80606 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 80607 $abc$40744$n4261_1
.sym 80609 $abc$40744$n3749
.sym 80610 $abc$40744$n4466_1
.sym 80611 $abc$40744$n4266_1
.sym 80614 $abc$40744$n4928
.sym 80615 $abc$40744$n4872
.sym 80616 $abc$40744$n4872
.sym 80617 $abc$40744$n4920_1
.sym 80618 $abc$40744$n4397_1
.sym 80619 $abc$40744$n4329_1
.sym 80620 $abc$40744$n4873_1
.sym 80621 $abc$40744$n4446_1
.sym 80622 VexRiscv._zz_36_[14]
.sym 80623 $abc$40744$n4448_1
.sym 80624 VexRiscv._zz_35_[14]
.sym 80625 VexRiscv._zz_35_[12]
.sym 80628 $abc$40744$n4449_1
.sym 80629 VexRiscv._zz_36_[15]
.sym 80632 $abc$40744$n4267_1
.sym 80633 $abc$40744$n4442_1
.sym 80634 $abc$40744$n4927
.sym 80637 $abc$40744$n4466_1
.sym 80639 VexRiscv._zz_36_[15]
.sym 80640 $abc$40744$n4267_1
.sym 80643 $abc$40744$n4927
.sym 80644 $abc$40744$n4873_1
.sym 80646 VexRiscv._zz_36_[14]
.sym 80649 $abc$40744$n4442_1
.sym 80650 $abc$40744$n4446_1
.sym 80651 $abc$40744$n4440_1
.sym 80652 $abc$40744$n3749
.sym 80655 $abc$40744$n4449_1
.sym 80657 $abc$40744$n4266_1
.sym 80658 VexRiscv._zz_35_[14]
.sym 80661 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 80662 $abc$40744$n4261_1
.sym 80663 $abc$40744$n4329_1
.sym 80664 $abc$40744$n4397_1
.sym 80667 $abc$40744$n4448_1
.sym 80669 $abc$40744$n4267_1
.sym 80670 VexRiscv._zz_36_[14]
.sym 80673 $abc$40744$n4872
.sym 80675 VexRiscv._zz_35_[14]
.sym 80676 $abc$40744$n4928
.sym 80679 $abc$40744$n4872
.sym 80680 $abc$40744$n4920_1
.sym 80681 VexRiscv._zz_35_[12]
.sym 80683 $abc$40744$n2586_$glb_ce
.sym 80684 clk12_$glb_clk
.sym 80686 basesoc_uart_rx_fifo_level0[1]
.sym 80687 $abc$40744$n4446_1
.sym 80688 $abc$40744$n4406_1
.sym 80689 $abc$40744$n4428_1
.sym 80690 $abc$40744$n6682_1
.sym 80691 $abc$40744$n4364
.sym 80692 $abc$40744$n4345_1
.sym 80693 $abc$40744$n4407_1
.sym 80698 VexRiscv.decode_to_execute_RS2[15]
.sym 80699 VexRiscv._zz_50_[8]
.sym 80700 $abc$40744$n6672
.sym 80701 $abc$40744$n2282
.sym 80702 VexRiscv._zz_216_[8]
.sym 80704 basesoc_uart_phy_storage[27]
.sym 80705 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 80706 VexRiscv._zz_191_
.sym 80707 $abc$40744$n233
.sym 80708 basesoc_uart_phy_storage[28]
.sym 80710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80711 VexRiscv._zz_35_[10]
.sym 80712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80713 VexRiscv._zz_152_[0]
.sym 80714 VexRiscv.CsrPlugin_mepc[2]
.sym 80715 VexRiscv._zz_171_[0]
.sym 80716 VexRiscv._zz_152_[10]
.sym 80717 VexRiscv._zz_130_[7]
.sym 80718 VexRiscv._zz_136_[29]
.sym 80719 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 80720 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 80721 VexRiscv._zz_79_[2]
.sym 80727 VexRiscv._zz_79_[12]
.sym 80728 VexRiscv._zz_200_[14]
.sym 80729 $abc$40744$n6675_1
.sym 80731 $abc$40744$n3727_1
.sym 80732 $abc$40744$n4782_1
.sym 80733 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 80734 $abc$40744$n3749
.sym 80735 VexRiscv._zz_35_[12]
.sym 80736 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80737 VexRiscv._zz_164_[12]
.sym 80738 VexRiscv._zz_217_[12]
.sym 80742 VexRiscv._zz_152_[14]
.sym 80745 VexRiscv._zz_44_[0]
.sym 80746 VexRiscv._zz_44_[1]
.sym 80747 $abc$40744$n4779
.sym 80748 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 80749 VexRiscv._zz_171_[2]
.sym 80751 $abc$40744$n6672
.sym 80753 $abc$40744$n4239_1
.sym 80754 $abc$40744$n4414_1
.sym 80755 $abc$40744$n4443_1
.sym 80758 VexRiscv._zz_35_[11]
.sym 80760 $abc$40744$n4414_1
.sym 80761 $abc$40744$n6672
.sym 80762 VexRiscv._zz_79_[12]
.sym 80768 VexRiscv._zz_35_[12]
.sym 80772 VexRiscv._zz_35_[11]
.sym 80778 VexRiscv._zz_164_[12]
.sym 80779 VexRiscv._zz_217_[12]
.sym 80781 $abc$40744$n6675_1
.sym 80784 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80786 VexRiscv._zz_152_[14]
.sym 80787 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 80790 $abc$40744$n4443_1
.sym 80791 $abc$40744$n3727_1
.sym 80792 $abc$40744$n4239_1
.sym 80793 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 80796 $abc$40744$n3727_1
.sym 80797 $abc$40744$n4782_1
.sym 80798 $abc$40744$n4779
.sym 80799 $abc$40744$n3749
.sym 80802 VexRiscv._zz_44_[1]
.sym 80803 VexRiscv._zz_171_[2]
.sym 80804 VexRiscv._zz_200_[14]
.sym 80805 VexRiscv._zz_44_[0]
.sym 80807 clk12_$glb_clk
.sym 80808 VexRiscv.reset_$glb_sr
.sym 80809 VexRiscv._zz_152_[11]
.sym 80810 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 80811 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 80812 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 80813 $abc$40744$n4779
.sym 80814 $abc$40744$n4781
.sym 80815 $abc$40744$n4780_1
.sym 80816 $abc$40744$n4186
.sym 80819 $abc$40744$n3818
.sym 80821 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 80822 $abc$40744$n4345_1
.sym 80823 VexRiscv._zz_49_[0]
.sym 80824 $abc$40744$n4234
.sym 80825 $abc$40744$n4243
.sym 80826 VexRiscv._zz_200_[6]
.sym 80828 $abc$40744$n4782_1
.sym 80829 VexRiscv._zz_35_[6]
.sym 80830 VexRiscv._zz_152_[1]
.sym 80831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 80832 VexRiscv._zz_50_[9]
.sym 80833 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 80834 VexRiscv._zz_47_[0]
.sym 80835 VexRiscv._zz_200_[7]
.sym 80836 sys_rst
.sym 80837 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 80838 $abc$40744$n4429_1
.sym 80839 VexRiscv._zz_290_[31]
.sym 80840 $abc$40744$n2247
.sym 80841 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80842 VexRiscv._zz_200_[10]
.sym 80843 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 80844 spiflash_bus_dat_r[26]
.sym 80850 VexRiscv._zz_41_[13]
.sym 80851 $abc$40744$n4111
.sym 80852 $abc$40744$n2253
.sym 80853 VexRiscv.decode_to_execute_RS2[13]
.sym 80857 $abc$40744$n4169
.sym 80859 VexRiscv._zz_32_[0]
.sym 80860 $abc$40744$n6809_1
.sym 80861 VexRiscv._zz_171_[2]
.sym 80863 VexRiscv._zz_42_[1]
.sym 80864 VexRiscv.decode_to_execute_RS2[11]
.sym 80865 VexRiscv._zz_152_[14]
.sym 80867 $abc$40744$n3
.sym 80868 VexRiscv._zz_290_[14]
.sym 80869 $abc$40744$n3729_1
.sym 80870 $abc$40744$n4065
.sym 80871 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80873 $abc$40744$n4186
.sym 80875 VexRiscv._zz_171_[0]
.sym 80876 VexRiscv._zz_171_[1]
.sym 80877 VexRiscv._zz_41_[11]
.sym 80880 VexRiscv._zz_153_
.sym 80881 VexRiscv._zz_42_[0]
.sym 80884 $abc$40744$n3729_1
.sym 80885 VexRiscv._zz_41_[11]
.sym 80886 $abc$40744$n4169
.sym 80889 VexRiscv.decode_to_execute_RS2[13]
.sym 80890 VexRiscv._zz_42_[0]
.sym 80891 VexRiscv._zz_153_
.sym 80892 VexRiscv._zz_42_[1]
.sym 80895 VexRiscv._zz_171_[2]
.sym 80897 $abc$40744$n4065
.sym 80898 VexRiscv._zz_171_[1]
.sym 80901 $abc$40744$n6809_1
.sym 80902 VexRiscv._zz_32_[0]
.sym 80903 $abc$40744$n4186
.sym 80904 VexRiscv._zz_171_[0]
.sym 80908 $abc$40744$n4111
.sym 80909 VexRiscv._zz_41_[13]
.sym 80910 $abc$40744$n3729_1
.sym 80915 $abc$40744$n3
.sym 80919 VexRiscv._zz_152_[14]
.sym 80921 VexRiscv._zz_290_[14]
.sym 80922 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80925 VexRiscv.decode_to_execute_RS2[11]
.sym 80926 VexRiscv._zz_42_[0]
.sym 80927 VexRiscv._zz_153_
.sym 80928 VexRiscv._zz_42_[1]
.sym 80929 $abc$40744$n2253
.sym 80930 clk12_$glb_clk
.sym 80932 $abc$40744$n5389
.sym 80933 $abc$40744$n6690_1
.sym 80934 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 80935 $abc$40744$n4082
.sym 80936 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 80937 $abc$40744$n4733
.sym 80938 $abc$40744$n4187
.sym 80939 $abc$40744$n4760_1
.sym 80942 spiflash_bus_dat_r[25]
.sym 80944 $abc$40744$n4168
.sym 80945 VexRiscv.execute_LightShifterPlugin_isActive
.sym 80946 $PACKER_VCC_NET
.sym 80947 $abc$40744$n4234
.sym 80948 $abc$40744$n4228
.sym 80949 por_rst
.sym 80951 VexRiscv._zz_152_[11]
.sym 80952 $abc$40744$n4239_1
.sym 80953 VexRiscv._zz_290_[10]
.sym 80954 VexRiscv._zz_200_[15]
.sym 80956 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 80957 basesoc_dat_w[7]
.sym 80958 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 80959 VexRiscv._zz_200_[2]
.sym 80960 VexRiscv._zz_200_[10]
.sym 80961 $abc$40744$n4110_1
.sym 80962 $abc$40744$n4879
.sym 80963 VexRiscv._zz_44_[1]
.sym 80964 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80965 $abc$40744$n4148
.sym 80966 $abc$40744$n5385_1
.sym 80973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80975 $abc$40744$n2253
.sym 80976 VexRiscv._zz_191_
.sym 80979 $abc$40744$n3729_1
.sym 80980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 80981 basesoc_dat_w[7]
.sym 80982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80984 VexRiscv._zz_42_[0]
.sym 80985 VexRiscv._zz_288_[8]
.sym 80987 VexRiscv._zz_130_[7]
.sym 80990 VexRiscv._zz_288_[7]
.sym 80991 VexRiscv._zz_42_[1]
.sym 80993 basesoc_ctrl_storage[0]
.sym 80994 VexRiscv._zz_41_[7]
.sym 80995 basesoc_ctrl_bus_errors[0]
.sym 80996 VexRiscv.decode_to_execute_RS2[8]
.sym 80998 $abc$40744$n235
.sym 80999 $abc$40744$n3915
.sym 81000 $abc$40744$n4082
.sym 81001 $abc$40744$n3809
.sym 81002 VexRiscv._zz_200_[10]
.sym 81003 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81004 $abc$40744$n4104_1
.sym 81006 $abc$40744$n3729_1
.sym 81007 VexRiscv._zz_41_[7]
.sym 81008 $abc$40744$n4104_1
.sym 81012 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 81013 $abc$40744$n235
.sym 81014 VexRiscv._zz_191_
.sym 81015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81018 VexRiscv._zz_42_[1]
.sym 81019 VexRiscv.decode_to_execute_RS2[8]
.sym 81020 VexRiscv._zz_42_[0]
.sym 81021 VexRiscv._zz_288_[8]
.sym 81025 VexRiscv._zz_200_[10]
.sym 81027 $abc$40744$n4082
.sym 81031 basesoc_dat_w[7]
.sym 81036 $abc$40744$n3915
.sym 81037 basesoc_ctrl_storage[0]
.sym 81038 $abc$40744$n3809
.sym 81039 basesoc_ctrl_bus_errors[0]
.sym 81042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81043 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81044 $abc$40744$n235
.sym 81045 VexRiscv._zz_191_
.sym 81048 VexRiscv._zz_288_[7]
.sym 81049 VexRiscv._zz_42_[0]
.sym 81050 VexRiscv._zz_130_[7]
.sym 81051 VexRiscv._zz_42_[1]
.sym 81052 $abc$40744$n2253
.sym 81053 clk12_$glb_clk
.sym 81054 sys_rst_$glb_sr
.sym 81055 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 81056 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 81057 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 81058 $abc$40744$n4101
.sym 81059 VexRiscv._zz_152_[30]
.sym 81060 $abc$40744$n4359_1
.sym 81061 VexRiscv._zz_152_[6]
.sym 81062 $abc$40744$n4360_1
.sym 81067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81068 VexRiscv._zz_171_[0]
.sym 81069 $abc$40744$n2253
.sym 81070 $abc$40744$n4092
.sym 81071 VexRiscv._zz_152_[9]
.sym 81073 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 81074 VexRiscv._zz_49_[1]
.sym 81075 $abc$40744$n4114_1
.sym 81077 $abc$40744$n5388_1
.sym 81078 VexRiscv._zz_130_[5]
.sym 81079 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 81080 VexRiscv._zz_152_[30]
.sym 81081 VexRiscv._zz_35_[6]
.sym 81082 VexRiscv._zz_238_[1]
.sym 81085 $abc$40744$n4733
.sym 81086 $abc$40744$n4236_1
.sym 81087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81088 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 81089 VexRiscv._zz_152_[31]
.sym 81096 $abc$40744$n4103
.sym 81097 VexRiscv._zz_152_[31]
.sym 81098 $abc$40744$n4108_1
.sym 81099 $abc$40744$n4082
.sym 81100 $abc$40744$n5283_1
.sym 81101 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 81103 VexRiscv._zz_44_[0]
.sym 81106 sys_rst
.sym 81107 VexRiscv._zz_200_[7]
.sym 81108 $abc$40744$n233
.sym 81110 VexRiscv._zz_153_
.sym 81111 VexRiscv._zz_290_[31]
.sym 81112 VexRiscv._zz_44_[1]
.sym 81113 $abc$40744$n3729_1
.sym 81114 VexRiscv._zz_200_[31]
.sym 81116 VexRiscv._zz_294_
.sym 81117 VexRiscv._zz_41_[8]
.sym 81118 basesoc_ctrl_bus_errors[0]
.sym 81119 $abc$40744$n4816
.sym 81121 $abc$40744$n2266
.sym 81126 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81129 $abc$40744$n4108_1
.sym 81130 VexRiscv._zz_41_[8]
.sym 81132 $abc$40744$n3729_1
.sym 81135 VexRiscv._zz_153_
.sym 81136 VexRiscv._zz_200_[31]
.sym 81137 VexRiscv._zz_44_[0]
.sym 81138 VexRiscv._zz_44_[1]
.sym 81142 VexRiscv._zz_152_[31]
.sym 81143 VexRiscv._zz_290_[31]
.sym 81144 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81147 $abc$40744$n233
.sym 81149 $abc$40744$n4816
.sym 81150 $abc$40744$n5283_1
.sym 81154 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 81160 VexRiscv._zz_200_[7]
.sym 81161 $abc$40744$n4082
.sym 81165 $abc$40744$n2266
.sym 81167 basesoc_ctrl_bus_errors[0]
.sym 81168 sys_rst
.sym 81172 $abc$40744$n4103
.sym 81174 VexRiscv._zz_294_
.sym 81176 clk12_$glb_clk
.sym 81177 VexRiscv.reset_$glb_sr
.sym 81178 $abc$40744$n4100_1
.sym 81179 VexRiscv._zz_200_[2]
.sym 81180 $abc$40744$n4105
.sym 81181 $abc$40744$n4425_1
.sym 81182 $abc$40744$n4109
.sym 81183 $abc$40744$n4426_1
.sym 81184 $abc$40744$n4424_1
.sym 81185 $abc$40744$n4113
.sym 81188 VexRiscv._zz_41_[28]
.sym 81189 eventmanager_status_w[0]
.sym 81190 VexRiscv._zz_130_[5]
.sym 81191 VexRiscv._zz_152_[6]
.sym 81192 $abc$40744$n233
.sym 81194 VexRiscv._zz_152_[31]
.sym 81195 $abc$40744$n6672
.sym 81196 VexRiscv._zz_152_[5]
.sym 81197 $abc$40744$n4235
.sym 81198 $abc$40744$n4235
.sym 81199 $abc$40744$n4139
.sym 81200 VexRiscv._zz_44_[0]
.sym 81201 VexRiscv.CsrPlugin_hadException
.sym 81202 VexRiscv.CsrPlugin_mepc[2]
.sym 81203 VexRiscv._zz_171_[0]
.sym 81204 basesoc_ctrl_bus_errors[0]
.sym 81205 VexRiscv._zz_200_[6]
.sym 81206 $abc$40744$n4234
.sym 81207 $abc$40744$n2266
.sym 81208 $abc$40744$n4170_1
.sym 81209 VexRiscv._zz_152_[0]
.sym 81210 VexRiscv._zz_35_[10]
.sym 81211 $abc$40744$n4100_1
.sym 81212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 81213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 81220 basesoc_ctrl_bus_errors[1]
.sym 81222 $abc$40744$n4444_1
.sym 81224 $abc$40744$n4235
.sym 81228 $abc$40744$n4236_1
.sym 81230 $abc$40744$n4234
.sym 81231 $abc$40744$n4161_1
.sym 81232 $abc$40744$n4168
.sym 81233 VexRiscv._zz_152_[6]
.sym 81234 VexRiscv.decode_to_execute_RS2[14]
.sym 81235 $abc$40744$n4160
.sym 81236 VexRiscv._zz_294_
.sym 81238 VexRiscv._zz_41_[14]
.sym 81239 VexRiscv._zz_42_[0]
.sym 81240 VexRiscv._zz_153_
.sym 81244 $abc$40744$n4083
.sym 81245 VexRiscv._zz_152_[14]
.sym 81246 $abc$40744$n2262
.sym 81247 VexRiscv._zz_42_[1]
.sym 81250 $abc$40744$n3729_1
.sym 81252 $abc$40744$n3729_1
.sym 81253 VexRiscv._zz_41_[14]
.sym 81255 $abc$40744$n4161_1
.sym 81258 basesoc_ctrl_bus_errors[1]
.sym 81266 $abc$40744$n4160
.sym 81267 VexRiscv._zz_294_
.sym 81270 $abc$40744$n4235
.sym 81271 $abc$40744$n4234
.sym 81272 VexRiscv._zz_152_[14]
.sym 81273 $abc$40744$n4160
.sym 81276 VexRiscv.decode_to_execute_RS2[14]
.sym 81277 VexRiscv._zz_153_
.sym 81278 VexRiscv._zz_42_[0]
.sym 81279 VexRiscv._zz_42_[1]
.sym 81282 VexRiscv._zz_152_[6]
.sym 81283 $abc$40744$n4083
.sym 81288 $abc$40744$n4236_1
.sym 81289 VexRiscv._zz_152_[14]
.sym 81290 $abc$40744$n4160
.sym 81291 $abc$40744$n4444_1
.sym 81296 VexRiscv._zz_294_
.sym 81297 $abc$40744$n4168
.sym 81298 $abc$40744$n2262
.sym 81299 clk12_$glb_clk
.sym 81300 sys_rst_$glb_sr
.sym 81301 $abc$40744$n5451
.sym 81302 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 81303 $abc$40744$n4738_1
.sym 81304 $abc$40744$n5427_1
.sym 81305 $abc$40744$n4147
.sym 81306 VexRiscv._zz_152_[2]
.sym 81307 $abc$40744$n4098
.sym 81308 $abc$40744$n4732_1
.sym 81311 basesoc_dat_w[4]
.sym 81312 basesoc_ctrl_storage[0]
.sym 81313 VexRiscv._zz_290_[9]
.sym 81314 $abc$40744$n4236_1
.sym 81316 $abc$40744$n4234
.sym 81317 $abc$40744$n4234
.sym 81318 VexRiscv._zz_200_[6]
.sym 81319 VexRiscv._zz_293_[14]
.sym 81320 $abc$40744$n4235
.sym 81321 VexRiscv._zz_200_[8]
.sym 81322 VexRiscv._zz_153_
.sym 81323 $abc$40744$n4316
.sym 81325 $abc$40744$n4166
.sym 81326 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 81327 VexRiscv._zz_255_[1]
.sym 81328 $abc$40744$n3727_1
.sym 81329 $abc$40744$n4174
.sym 81330 $abc$40744$n4117
.sym 81331 $abc$40744$n4429_1
.sym 81332 $abc$40744$n2247
.sym 81333 $abc$40744$n5386
.sym 81334 $abc$40744$n3727_1
.sym 81335 $abc$40744$n4270_1
.sym 81336 VexRiscv._zz_152_[3]
.sym 81342 $abc$40744$n4168
.sym 81343 $abc$40744$n4158_1
.sym 81344 $abc$40744$n2249
.sym 81345 VexRiscv._zz_152_[11]
.sym 81346 VexRiscv._zz_294_
.sym 81347 $abc$40744$n4152
.sym 81348 VexRiscv._zz_152_[27]
.sym 81349 $abc$40744$n6660
.sym 81350 $abc$40744$n4160
.sym 81351 $abc$40744$n4166
.sym 81352 $abc$40744$n4162
.sym 81353 $abc$40744$n4146_1
.sym 81354 $abc$40744$n4066
.sym 81355 VexRiscv._zz_152_[16]
.sym 81356 $abc$40744$n4173_1
.sym 81357 $abc$40744$n4132_1
.sym 81358 $abc$40744$n4151
.sym 81359 $abc$40744$n3
.sym 81360 VexRiscv._zz_152_[20]
.sym 81363 $abc$40744$n4159
.sym 81364 $abc$40744$n4155
.sym 81366 VexRiscv._zz_152_[21]
.sym 81368 $abc$40744$n4170_1
.sym 81369 $abc$40744$n4178
.sym 81370 $abc$40744$n4147
.sym 81371 VexRiscv._zz_152_[1]
.sym 81373 VexRiscv._zz_152_[14]
.sym 81375 VexRiscv._zz_152_[16]
.sym 81376 $abc$40744$n4152
.sym 81377 VexRiscv._zz_152_[1]
.sym 81378 $abc$40744$n6660
.sym 81381 $abc$40744$n4173_1
.sym 81382 $abc$40744$n4166
.sym 81383 $abc$40744$n4159
.sym 81384 $abc$40744$n4178
.sym 81387 $abc$40744$n4132_1
.sym 81388 $abc$40744$n4158_1
.sym 81389 $abc$40744$n4146_1
.sym 81390 $abc$40744$n4066
.sym 81393 $abc$40744$n4147
.sym 81394 $abc$40744$n4155
.sym 81395 VexRiscv._zz_152_[21]
.sym 81396 $abc$40744$n4151
.sym 81399 $abc$40744$n4168
.sym 81400 $abc$40744$n4170_1
.sym 81401 VexRiscv._zz_152_[27]
.sym 81402 VexRiscv._zz_152_[11]
.sym 81405 $abc$40744$n4160
.sym 81406 VexRiscv._zz_152_[14]
.sym 81407 $abc$40744$n4162
.sym 81408 VexRiscv._zz_152_[20]
.sym 81411 VexRiscv._zz_294_
.sym 81414 $abc$40744$n4162
.sym 81417 $abc$40744$n3
.sym 81421 $abc$40744$n2249
.sym 81422 clk12_$glb_clk
.sym 81424 $abc$40744$n4461_1
.sym 81425 VexRiscv._zz_164_[30]
.sym 81426 VexRiscv._zz_79_[30]
.sym 81427 $abc$40744$n4085_1
.sym 81428 $abc$40744$n4447_1
.sym 81429 $abc$40744$n4462_1
.sym 81430 $abc$40744$n4460_1
.sym 81431 $abc$40744$n4086
.sym 81433 VexRiscv._zz_152_[2]
.sym 81434 VexRiscv._zz_41_[20]
.sym 81438 VexRiscv._zz_200_[31]
.sym 81439 $abc$40744$n4234
.sym 81440 $abc$40744$n3744
.sym 81441 VexRiscv._zz_290_[8]
.sym 81443 VexRiscv._zz_44_[0]
.sym 81445 VexRiscv._zz_290_[17]
.sym 81446 VexRiscv._zz_41_[0]
.sym 81447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 81448 VexRiscv._zz_41_[17]
.sym 81449 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81450 VexRiscv._zz_152_[15]
.sym 81451 $abc$40744$n4148
.sym 81452 $abc$40744$n4239_1
.sym 81453 VexRiscv._zz_153_
.sym 81454 $abc$40744$n5385_1
.sym 81455 VexRiscv._zz_44_[1]
.sym 81456 $abc$40744$n4695
.sym 81457 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81458 $abc$40744$n4239_1
.sym 81459 VexRiscv._zz_152_[15]
.sym 81465 $abc$40744$n4087_1
.sym 81466 VexRiscv._zz_294_
.sym 81467 VexRiscv._zz_42_[1]
.sym 81468 VexRiscv._zz_41_[20]
.sym 81469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 81471 $abc$40744$n4175
.sym 81472 $abc$40744$n4067
.sym 81474 VexRiscv._zz_152_[28]
.sym 81476 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81479 VexRiscv._zz_152_[0]
.sym 81480 $abc$40744$n3729_1
.sym 81481 $abc$40744$n4100_1
.sym 81482 VexRiscv._zz_153_
.sym 81483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 81484 $abc$40744$n4085_1
.sym 81486 VexRiscv.decode_to_execute_RS2[20]
.sym 81488 $abc$40744$n4163
.sym 81489 $abc$40744$n4174
.sym 81490 $abc$40744$n4117
.sym 81496 VexRiscv._zz_42_[0]
.sym 81498 $abc$40744$n4087_1
.sym 81499 VexRiscv._zz_294_
.sym 81507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 81511 $abc$40744$n4163
.sym 81512 $abc$40744$n3729_1
.sym 81513 VexRiscv._zz_41_[20]
.sym 81517 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81522 $abc$40744$n4117
.sym 81523 $abc$40744$n4085_1
.sym 81524 $abc$40744$n4100_1
.sym 81525 $abc$40744$n4067
.sym 81529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 81534 VexRiscv._zz_152_[28]
.sym 81535 VexRiscv._zz_152_[0]
.sym 81536 $abc$40744$n4175
.sym 81537 $abc$40744$n4174
.sym 81540 VexRiscv.decode_to_execute_RS2[20]
.sym 81541 VexRiscv._zz_42_[0]
.sym 81542 VexRiscv._zz_153_
.sym 81543 VexRiscv._zz_42_[1]
.sym 81544 $abc$40744$n2586_$glb_ce
.sym 81545 clk12_$glb_clk
.sym 81547 $abc$40744$n5093
.sym 81548 $abc$40744$n4464_1
.sym 81549 $abc$40744$n4499_1
.sym 81550 VexRiscv._zz_79_[17]
.sym 81551 VexRiscv._zz_152_[17]
.sym 81552 VexRiscv._zz_36_[15]
.sym 81553 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 81554 VexRiscv._zz_238_[1]
.sym 81560 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 81561 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 81562 $abc$40744$n4868
.sym 81563 VexRiscv._zz_41_[28]
.sym 81565 VexRiscv._zz_171_[0]
.sym 81566 $abc$40744$n6712
.sym 81567 VexRiscv._zz_41_[20]
.sym 81568 $abc$40744$n4807_1
.sym 81570 VexRiscv._zz_79_[30]
.sym 81571 $abc$40744$n6675_1
.sym 81572 $abc$40744$n5451
.sym 81574 spiflash_bus_dat_r[24]
.sym 81575 $abc$40744$n4447_1
.sym 81577 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 81578 VexRiscv._zz_238_[1]
.sym 81579 VexRiscv._zz_313_
.sym 81580 $abc$40744$n5093
.sym 81581 VexRiscv._zz_152_[28]
.sym 81582 VexRiscv._zz_42_[0]
.sym 81589 VexRiscv._zz_42_[1]
.sym 81590 $abc$40744$n233
.sym 81591 $abc$40744$n3612_1
.sym 81593 $abc$40744$n4176_1
.sym 81594 VexRiscv.decode_to_execute_RS2[17]
.sym 81595 basesoc_vexriscv_ibus_adr[1]
.sym 81597 VexRiscv._zz_41_[28]
.sym 81598 $abc$40744$n3729_1
.sym 81599 $abc$40744$n4088
.sym 81600 VexRiscv._zz_153_
.sym 81601 VexRiscv._zz_44_[0]
.sym 81602 VexRiscv._zz_288_[9]
.sym 81604 VexRiscv._zz_290_[16]
.sym 81605 VexRiscv._zz_288_[8]
.sym 81606 VexRiscv._zz_42_[0]
.sym 81607 VexRiscv._zz_152_[16]
.sym 81608 VexRiscv._zz_41_[17]
.sym 81609 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81613 VexRiscv._zz_153_
.sym 81615 basesoc_vexriscv_ibus_adr[2]
.sym 81616 VexRiscv.decode_to_execute_RS2[28]
.sym 81617 VexRiscv._zz_44_[1]
.sym 81618 VexRiscv._zz_200_[28]
.sym 81619 basesoc_vexriscv_ibus_adr[0]
.sym 81621 $abc$40744$n4088
.sym 81622 $abc$40744$n3729_1
.sym 81623 VexRiscv._zz_41_[17]
.sym 81627 VexRiscv._zz_200_[28]
.sym 81628 VexRiscv._zz_44_[1]
.sym 81629 VexRiscv._zz_288_[8]
.sym 81630 VexRiscv._zz_44_[0]
.sym 81636 VexRiscv._zz_288_[9]
.sym 81639 VexRiscv._zz_42_[1]
.sym 81640 VexRiscv.decode_to_execute_RS2[17]
.sym 81641 VexRiscv._zz_153_
.sym 81642 VexRiscv._zz_42_[0]
.sym 81646 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81647 VexRiscv._zz_290_[16]
.sym 81648 VexRiscv._zz_152_[16]
.sym 81651 VexRiscv.decode_to_execute_RS2[28]
.sym 81652 VexRiscv._zz_42_[0]
.sym 81653 VexRiscv._zz_42_[1]
.sym 81654 VexRiscv._zz_153_
.sym 81657 VexRiscv._zz_41_[28]
.sym 81658 $abc$40744$n4176_1
.sym 81660 $abc$40744$n3729_1
.sym 81663 $abc$40744$n3612_1
.sym 81664 basesoc_vexriscv_ibus_adr[2]
.sym 81665 basesoc_vexriscv_ibus_adr[1]
.sym 81666 basesoc_vexriscv_ibus_adr[0]
.sym 81667 $abc$40744$n233
.sym 81668 clk12_$glb_clk
.sym 81670 $abc$40744$n4497_1
.sym 81671 $abc$40744$n4851_1
.sym 81672 VexRiscv._zz_35_[3]
.sym 81673 $abc$40744$n4854_1
.sym 81674 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 81675 VexRiscv._zz_35_[2]
.sym 81676 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 81677 $abc$40744$n4940
.sym 81679 VexRiscv._zz_36_[15]
.sym 81683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 81684 $abc$40744$n233
.sym 81685 VexRiscv._zz_79_[17]
.sym 81686 VexRiscv._zz_152_[28]
.sym 81689 VexRiscv._zz_44_[0]
.sym 81690 $abc$40744$n9
.sym 81691 basesoc_vexriscv_ibus_adr[1]
.sym 81692 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 81693 $abc$40744$n4868
.sym 81694 VexRiscv.CsrPlugin_mepc[2]
.sym 81695 VexRiscv._zz_171_[0]
.sym 81696 spiflash_bus_dat_r[25]
.sym 81697 $abc$40744$n4465_1
.sym 81698 $abc$40744$n4234
.sym 81699 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 81700 $abc$40744$n4261_1
.sym 81701 VexRiscv._zz_161_
.sym 81702 VexRiscv._zz_35_[10]
.sym 81703 $abc$40744$n4170_1
.sym 81704 VexRiscv._zz_200_[28]
.sym 81705 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 81712 VexRiscv._zz_152_[28]
.sym 81713 $abc$40744$n4235
.sym 81714 $abc$40744$n4170_1
.sym 81716 $abc$40744$n4234
.sym 81718 $abc$40744$n4693
.sym 81719 $abc$40744$n6675_1
.sym 81720 $abc$40744$n4236_1
.sym 81721 VexRiscv._zz_49_[0]
.sym 81722 $abc$40744$n2509
.sym 81723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 81724 $abc$40744$n4239_1
.sym 81725 $abc$40744$n4490_1
.sym 81726 VexRiscv._zz_164_[17]
.sym 81727 $abc$40744$n4162
.sym 81729 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 81731 VexRiscv._zz_152_[20]
.sym 81732 $abc$40744$n4868
.sym 81733 VexRiscv._zz_217_[17]
.sym 81734 spiflash_bus_dat_r[24]
.sym 81737 VexRiscv._zz_49_[1]
.sym 81738 VexRiscv._zz_152_[27]
.sym 81740 $abc$40744$n3727_1
.sym 81741 VexRiscv._zz_216_[17]
.sym 81742 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81744 $abc$40744$n4236_1
.sym 81745 $abc$40744$n4170_1
.sym 81746 VexRiscv._zz_152_[27]
.sym 81747 $abc$40744$n4693
.sym 81750 $abc$40744$n6675_1
.sym 81751 VexRiscv._zz_164_[17]
.sym 81753 VexRiscv._zz_217_[17]
.sym 81756 $abc$40744$n3727_1
.sym 81757 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 81758 $abc$40744$n4239_1
.sym 81759 $abc$40744$n4490_1
.sym 81762 VexRiscv._zz_216_[17]
.sym 81764 $abc$40744$n4868
.sym 81765 VexRiscv._zz_164_[17]
.sym 81768 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81769 VexRiscv._zz_152_[28]
.sym 81770 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 81776 spiflash_bus_dat_r[24]
.sym 81780 $abc$40744$n4162
.sym 81781 VexRiscv._zz_49_[0]
.sym 81782 VexRiscv._zz_152_[20]
.sym 81783 VexRiscv._zz_49_[1]
.sym 81786 $abc$40744$n4234
.sym 81787 $abc$40744$n4235
.sym 81788 $abc$40744$n4170_1
.sym 81789 VexRiscv._zz_152_[27]
.sym 81790 $abc$40744$n2509
.sym 81791 clk12_$glb_clk
.sym 81792 sys_rst_$glb_sr
.sym 81793 $abc$40744$n4798
.sym 81794 $abc$40744$n4382_1
.sym 81795 VexRiscv.CsrPlugin_mtval[3]
.sym 81796 VexRiscv.CsrPlugin_mtval[2]
.sym 81797 $abc$40744$n4758_1
.sym 81798 $abc$40744$n4799_1
.sym 81799 VexRiscv.CsrPlugin_mtval[16]
.sym 81800 $abc$40744$n4809_1
.sym 81803 $abc$40744$n3794
.sym 81805 VexRiscv._zz_152_[1]
.sym 81806 $abc$40744$n4236_1
.sym 81807 $abc$40744$n4235
.sym 81808 $abc$40744$n4854_1
.sym 81811 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 81813 VexRiscv._zz_35_[5]
.sym 81814 VexRiscv._zz_49_[0]
.sym 81815 $abc$40744$n5315_1
.sym 81816 VexRiscv._zz_35_[3]
.sym 81817 VexRiscv.decode_to_execute_RS2[28]
.sym 81818 basesoc_vexriscv_ibus_adr[2]
.sym 81819 $abc$40744$n4270_1
.sym 81821 $abc$40744$n5386
.sym 81822 $abc$40744$n4530
.sym 81823 $abc$40744$n3638
.sym 81824 $abc$40744$n2247
.sym 81825 $abc$40744$n4512
.sym 81826 $abc$40744$n3727_1
.sym 81827 $abc$40744$n3727_1
.sym 81834 VexRiscv._zz_79_[27]
.sym 81836 $abc$40744$n4489
.sym 81837 VexRiscv._zz_79_[25]
.sym 81840 $abc$40744$n4488_1
.sym 81841 $abc$40744$n4230_1
.sym 81842 VexRiscv._zz_216_[25]
.sym 81843 $abc$40744$n6675_1
.sym 81845 VexRiscv._zz_152_[16]
.sym 81847 $abc$40744$n4868
.sym 81848 $abc$40744$n4487_1
.sym 81853 $abc$40744$n4493_1
.sym 81854 $abc$40744$n4487_1
.sym 81855 VexRiscv._zz_171_[0]
.sym 81856 VexRiscv._zz_217_[25]
.sym 81857 $abc$40744$n3749
.sym 81858 VexRiscv._zz_164_[25]
.sym 81859 VexRiscv._zz_171_[1]
.sym 81861 VexRiscv._zz_161_
.sym 81863 VexRiscv._zz_79_[17]
.sym 81864 VexRiscv.CsrPlugin_mtval[16]
.sym 81870 VexRiscv._zz_79_[25]
.sym 81873 $abc$40744$n3749
.sym 81874 $abc$40744$n4487_1
.sym 81875 $abc$40744$n4493_1
.sym 81876 $abc$40744$n4489
.sym 81879 VexRiscv._zz_79_[27]
.sym 81885 VexRiscv._zz_164_[25]
.sym 81886 $abc$40744$n6675_1
.sym 81888 VexRiscv._zz_217_[25]
.sym 81891 $abc$40744$n4868
.sym 81892 VexRiscv._zz_164_[25]
.sym 81894 VexRiscv._zz_216_[25]
.sym 81897 $abc$40744$n4487_1
.sym 81898 VexRiscv._zz_171_[1]
.sym 81899 VexRiscv._zz_171_[0]
.sym 81900 VexRiscv._zz_152_[16]
.sym 81904 $abc$40744$n4230_1
.sym 81905 $abc$40744$n4488_1
.sym 81906 VexRiscv.CsrPlugin_mtval[16]
.sym 81910 VexRiscv._zz_79_[17]
.sym 81913 VexRiscv._zz_161_
.sym 81914 clk12_$glb_clk
.sym 81916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 81917 $abc$40744$n4465_1
.sym 81918 $abc$40744$n4511
.sym 81919 $abc$40744$n4493_1
.sym 81920 VexRiscv._zz_35_[11]
.sym 81921 $abc$40744$n4399
.sym 81922 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 81923 $abc$40744$n4529
.sym 81928 VexRiscv._zz_79_[27]
.sym 81929 $abc$40744$n4235
.sym 81931 $abc$40744$n4228
.sym 81932 $abc$40744$n2647
.sym 81933 basesoc_vexriscv_ibus_adr[1]
.sym 81935 VexRiscv.CsrPlugin_mepc[31]
.sym 81936 $abc$40744$n4488_1
.sym 81940 VexRiscv._zz_41_[17]
.sym 81941 $abc$40744$n6712
.sym 81942 basesoc_dat_w[1]
.sym 81943 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81946 VexRiscv.CsrPlugin_hadException
.sym 81947 VexRiscv.CsrPlugin_hadException
.sym 81957 VexRiscv._zz_35_[27]
.sym 81958 VexRiscv._zz_217_[27]
.sym 81959 VexRiscv._zz_164_[27]
.sym 81960 $abc$40744$n6712
.sym 81961 VexRiscv._zz_79_[27]
.sym 81962 $abc$40744$n6672
.sym 81963 VexRiscv._zz_79_[25]
.sym 81966 $abc$40744$n3979
.sym 81967 $abc$40744$n3976
.sym 81968 $abc$40744$n4648_1
.sym 81969 $abc$40744$n4973
.sym 81971 $abc$40744$n4868
.sym 81972 $abc$40744$n6675_1
.sym 81975 $abc$40744$n2524
.sym 81976 $abc$40744$n4681
.sym 81977 sys_rst
.sym 81979 $abc$40744$n4684_1
.sym 81981 $abc$40744$n4266_1
.sym 81983 VexRiscv._zz_216_[27]
.sym 81985 spiflash_counter[1]
.sym 81986 spiflash_counter[0]
.sym 81990 VexRiscv._zz_35_[27]
.sym 81991 $abc$40744$n4266_1
.sym 81993 $abc$40744$n4681
.sym 81996 $abc$40744$n6672
.sym 81997 VexRiscv._zz_79_[25]
.sym 81998 $abc$40744$n4266_1
.sym 81999 $abc$40744$n4648_1
.sym 82002 sys_rst
.sym 82003 $abc$40744$n3976
.sym 82004 spiflash_counter[0]
.sym 82008 $abc$40744$n4266_1
.sym 82009 VexRiscv._zz_79_[27]
.sym 82010 $abc$40744$n6672
.sym 82011 $abc$40744$n4684_1
.sym 82016 $abc$40744$n3979
.sym 82017 spiflash_counter[1]
.sym 82020 $abc$40744$n4868
.sym 82022 VexRiscv._zz_216_[27]
.sym 82023 VexRiscv._zz_164_[27]
.sym 82026 $abc$40744$n6675_1
.sym 82027 VexRiscv._zz_217_[27]
.sym 82028 VexRiscv._zz_164_[27]
.sym 82032 $abc$40744$n4973
.sym 82033 VexRiscv._zz_79_[25]
.sym 82034 $abc$40744$n6712
.sym 82036 $abc$40744$n2524
.sym 82037 clk12_$glb_clk
.sym 82038 sys_rst_$glb_sr
.sym 82039 $abc$40744$n4551_1
.sym 82040 $abc$40744$n4550_1
.sym 82041 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 82042 $abc$40744$n4952
.sym 82043 $abc$40744$n4554_1
.sym 82044 $abc$40744$n4953_1
.sym 82045 $abc$40744$n4951
.sym 82046 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 82048 $abc$40744$n235
.sym 82051 $abc$40744$n4680_1
.sym 82052 VexRiscv._zz_193_
.sym 82055 $abc$40744$n3976
.sym 82056 $abc$40744$n6712
.sym 82057 VexRiscv._zz_49_[1]
.sym 82058 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 82060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 82062 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 82063 $abc$40744$n4447_1
.sym 82064 $abc$40744$n3936
.sym 82065 basesoc_we
.sym 82066 spiflash_bus_dat_r[24]
.sym 82068 spiflash_counter[1]
.sym 82069 sys_rst
.sym 82070 $abc$40744$n2456
.sym 82071 VexRiscv._zz_313_
.sym 82072 $abc$40744$n4230_1
.sym 82073 VexRiscv._zz_152_[28]
.sym 82074 $abc$40744$n4550_1
.sym 82080 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 82082 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 82084 VexRiscv._zz_79_[27]
.sym 82085 $abc$40744$n4843
.sym 82086 VexRiscv._zz_35_[27]
.sym 82087 $abc$40744$n4872
.sym 82088 $abc$40744$n4479_1
.sym 82092 VexRiscv._zz_49_[0]
.sym 82093 $abc$40744$n4981
.sym 82095 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 82099 VexRiscv._zz_152_[28]
.sym 82100 $abc$40744$n4553_1
.sym 82101 VexRiscv._zz_204_
.sym 82104 $abc$40744$n4980_1
.sym 82105 VexRiscv._zz_49_[1]
.sym 82106 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 82107 VexRiscv.CsrPlugin_hadException
.sym 82108 $abc$40744$n6712
.sym 82109 $abc$40744$n4175
.sym 82110 $abc$40744$n4683
.sym 82111 $abc$40744$n4261_1
.sym 82113 $abc$40744$n4981
.sym 82114 $abc$40744$n6712
.sym 82115 VexRiscv._zz_79_[27]
.sym 82122 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 82126 $abc$40744$n4843
.sym 82128 VexRiscv._zz_204_
.sym 82131 $abc$40744$n4980_1
.sym 82133 $abc$40744$n4872
.sym 82134 VexRiscv._zz_35_[27]
.sym 82137 $abc$40744$n4261_1
.sym 82138 $abc$40744$n4479_1
.sym 82139 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 82140 $abc$40744$n4683
.sym 82143 $abc$40744$n4479_1
.sym 82144 $abc$40744$n4261_1
.sym 82145 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 82146 $abc$40744$n4553_1
.sym 82151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 82155 VexRiscv._zz_152_[28]
.sym 82156 VexRiscv._zz_49_[1]
.sym 82157 VexRiscv._zz_49_[0]
.sym 82158 $abc$40744$n4175
.sym 82159 VexRiscv.CsrPlugin_hadException
.sym 82160 clk12_$glb_clk
.sym 82162 VexRiscv._zz_164_[28]
.sym 82163 VexRiscv._zz_35_[30]
.sym 82164 VexRiscv._zz_79_[28]
.sym 82165 $abc$40744$n4741
.sym 82166 VexRiscv._zz_164_[19]
.sym 82167 VexRiscv._zz_164_[26]
.sym 82168 VexRiscv._zz_164_[20]
.sym 82169 VexRiscv._zz_164_[22]
.sym 82175 $abc$40744$n235
.sym 82176 $abc$40744$n4868
.sym 82177 $abc$40744$n6672
.sym 82178 VexRiscv._zz_216_[20]
.sym 82185 VexRiscv._zz_35_[28]
.sym 82186 basesoc_dat_w[1]
.sym 82188 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 82189 VexRiscv.memory_arbitration_isValid
.sym 82190 $abc$40744$n4234
.sym 82191 basesoc_dat_w[2]
.sym 82192 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 82193 spiflash_bus_dat_r[25]
.sym 82195 VexRiscv._zz_200_[28]
.sym 82196 VexRiscv._zz_161_
.sym 82197 $abc$40744$n4261_1
.sym 82203 $abc$40744$n4961
.sym 82204 basesoc_ctrl_reset_reset_r
.sym 82205 $abc$40744$n6675_1
.sym 82207 VexRiscv._zz_217_[19]
.sym 82211 $abc$40744$n6712
.sym 82212 VexRiscv._zz_216_[19]
.sym 82213 $abc$40744$n6675_1
.sym 82214 basesoc_dat_w[1]
.sym 82217 VexRiscv._zz_216_[22]
.sym 82221 VexRiscv._zz_79_[22]
.sym 82223 VexRiscv._zz_164_[19]
.sym 82224 $abc$40744$n3936
.sym 82225 basesoc_we
.sym 82226 $abc$40744$n4868
.sym 82227 $abc$40744$n6672
.sym 82228 $abc$40744$n3794
.sym 82229 sys_rst
.sym 82230 $abc$40744$n2247
.sym 82231 VexRiscv._zz_164_[19]
.sym 82233 VexRiscv._zz_217_[22]
.sym 82234 VexRiscv._zz_164_[22]
.sym 82237 VexRiscv._zz_216_[22]
.sym 82238 VexRiscv._zz_164_[22]
.sym 82239 $abc$40744$n4868
.sym 82242 $abc$40744$n3936
.sym 82243 $abc$40744$n3794
.sym 82244 sys_rst
.sym 82245 basesoc_we
.sym 82248 VexRiscv._zz_79_[22]
.sym 82249 $abc$40744$n6712
.sym 82250 $abc$40744$n4961
.sym 82257 basesoc_dat_w[1]
.sym 82261 basesoc_ctrl_reset_reset_r
.sym 82267 VexRiscv._zz_164_[22]
.sym 82268 VexRiscv._zz_217_[22]
.sym 82269 $abc$40744$n6675_1
.sym 82272 VexRiscv._zz_216_[19]
.sym 82273 $abc$40744$n4868
.sym 82275 VexRiscv._zz_164_[19]
.sym 82278 $abc$40744$n6675_1
.sym 82279 VexRiscv._zz_217_[19]
.sym 82280 $abc$40744$n6672
.sym 82281 VexRiscv._zz_164_[19]
.sym 82282 $abc$40744$n2247
.sym 82283 clk12_$glb_clk
.sym 82284 sys_rst_$glb_sr
.sym 82285 spiflash_bus_dat_r[26]
.sym 82286 spiflash_bus_dat_r[24]
.sym 82287 $abc$40744$n4984_1
.sym 82288 $abc$40744$n4985
.sym 82289 $abc$40744$n4698
.sym 82290 $abc$40744$n4702
.sym 82291 $abc$40744$n4983_1
.sym 82292 $abc$40744$n4699
.sym 82297 $abc$40744$n4239_1
.sym 82305 $abc$40744$n4226
.sym 82307 csrbankarray_csrbank2_ctrl0_w[1]
.sym 82308 VexRiscv._zz_79_[28]
.sym 82309 VexRiscv._zz_35_[28]
.sym 82311 $abc$40744$n4270_1
.sym 82313 VexRiscv.decode_to_execute_RS2[28]
.sym 82314 basesoc_vexriscv_ibus_adr[2]
.sym 82316 $abc$40744$n2247
.sym 82319 $abc$40744$n3727_1
.sym 82320 $abc$40744$n3638
.sym 82328 $abc$40744$n4709_1
.sym 82329 $abc$40744$n4707_1
.sym 82332 $abc$40744$n4949
.sym 82333 $abc$40744$n4536
.sym 82337 $abc$40744$n3749
.sym 82338 $abc$40744$n6712
.sym 82344 $abc$40744$n6672
.sym 82346 basesoc_dat_w[1]
.sym 82348 basesoc_dat_w[4]
.sym 82350 basesoc_ctrl_reset_reset_r
.sym 82351 basesoc_dat_w[2]
.sym 82352 $abc$40744$n4713_1
.sym 82353 $abc$40744$n2456
.sym 82354 VexRiscv._zz_79_[19]
.sym 82356 basesoc_dat_w[3]
.sym 82360 basesoc_ctrl_reset_reset_r
.sym 82368 basesoc_dat_w[4]
.sym 82373 basesoc_dat_w[2]
.sym 82380 basesoc_dat_w[1]
.sym 82384 $abc$40744$n6712
.sym 82385 $abc$40744$n4949
.sym 82386 VexRiscv._zz_79_[19]
.sym 82389 $abc$40744$n4713_1
.sym 82390 $abc$40744$n3749
.sym 82391 $abc$40744$n4707_1
.sym 82392 $abc$40744$n4709_1
.sym 82395 $abc$40744$n6672
.sym 82396 VexRiscv._zz_79_[19]
.sym 82398 $abc$40744$n4536
.sym 82403 basesoc_dat_w[3]
.sym 82405 $abc$40744$n2456
.sym 82406 clk12_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82408 VexRiscv.decode_to_execute_RS2[28]
.sym 82412 VexRiscv._zz_200_[28]
.sym 82427 VexRiscv._zz_216_[28]
.sym 82428 $abc$40744$n2509
.sym 82432 VexRiscv._zz_41_[17]
.sym 82440 $abc$40744$n6712
.sym 82451 $abc$40744$n233
.sym 82452 $abc$40744$n4710
.sym 82454 VexRiscv._zz_36_[28]
.sym 82458 VexRiscv._zz_41_[17]
.sym 82460 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 82462 $abc$40744$n4234
.sym 82469 $abc$40744$n4711_1
.sym 82471 VexRiscv._zz_41_[20]
.sym 82473 $abc$40744$n4239_1
.sym 82475 VexRiscv._zz_41_[28]
.sym 82479 $abc$40744$n3727_1
.sym 82483 VexRiscv._zz_41_[28]
.sym 82494 $abc$40744$n4711_1
.sym 82495 $abc$40744$n3727_1
.sym 82496 $abc$40744$n4234
.sym 82497 $abc$40744$n4710
.sym 82500 VexRiscv._zz_36_[28]
.sym 82508 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 82509 $abc$40744$n4239_1
.sym 82513 VexRiscv._zz_41_[20]
.sym 82527 VexRiscv._zz_41_[17]
.sym 82528 $abc$40744$n233
.sym 82529 clk12_$glb_clk
.sym 82533 basesoc_vexriscv_ibus_adr[2]
.sym 82535 basesoc_vexriscv_ibus_adr[0]
.sym 82545 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 82573 basesoc_vexriscv_ibus_adr[1]
.sym 82587 $abc$40744$n4843
.sym 82589 $abc$40744$n3228
.sym 82599 $abc$40744$n2558
.sym 82600 basesoc_vexriscv_ibus_adr[0]
.sym 82611 basesoc_vexriscv_ibus_adr[1]
.sym 82623 basesoc_vexriscv_ibus_adr[0]
.sym 82624 $abc$40744$n4843
.sym 82625 $abc$40744$n3228
.sym 82649 $abc$40744$n3228
.sym 82650 $abc$40744$n4843
.sym 82651 $abc$40744$n2558
.sym 82652 clk12_$glb_clk
.sym 82653 VexRiscv.reset_$glb_sr
.sym 82668 waittimer2_count[2]
.sym 82669 waittimer2_count[8]
.sym 82754 spram_datain10[8]
.sym 82755 spram_datain00[8]
.sym 82756 spram_datain00[13]
.sym 82757 spram_datain00[4]
.sym 82758 spram_datain00[2]
.sym 82759 spram_datain10[13]
.sym 82760 spram_datain10[4]
.sym 82761 spram_datain10[2]
.sym 82766 user_btn1
.sym 82770 basesoc_dat_w[2]
.sym 82773 basesoc_vexriscv_ibus_adr[0]
.sym 82775 user_btn1
.sym 82786 array_muxed1[12]
.sym 82787 spram_datain00[7]
.sym 82788 spram_dataout00[7]
.sym 82789 array_muxed1[3]
.sym 82816 array_muxed1[2]
.sym 82831 array_muxed1[2]
.sym 82876 clk12_$glb_clk
.sym 82877 sys_rst_$glb_sr
.sym 82880 user_btn2
.sym 82882 spiflash_miso1
.sym 82883 $abc$40744$n6324_1
.sym 82884 $abc$40744$n6328_1
.sym 82885 $abc$40744$n6325_1
.sym 82886 $abc$40744$n6327_1
.sym 82892 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 82893 VexRiscv._zz_171_[1]
.sym 82894 basesoc_dat_w[2]
.sym 82895 spram_datain10[4]
.sym 82896 $abc$40744$n6467_1
.sym 82897 spram_datain00[4]
.sym 82900 spram_dataout10[6]
.sym 82901 $abc$40744$n6485_1
.sym 82902 spram_datain10[5]
.sym 82910 array_muxed1[2]
.sym 82912 basesoc_timer0_load_storage[15]
.sym 82914 spram_datain10[8]
.sym 82924 array_muxed0[9]
.sym 82930 basesoc_dat_w[3]
.sym 82933 basesoc_dat_w[2]
.sym 82946 array_muxed1[8]
.sym 82947 basesoc_dat_w[3]
.sym 82961 $abc$40744$n2426
.sym 82976 basesoc_dat_w[7]
.sym 82998 basesoc_dat_w[7]
.sym 83038 $abc$40744$n2426
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83041 spiflash_clk1
.sym 83042 basesoc_dat_w[7]
.sym 83043 $abc$40744$n2516
.sym 83044 basesoc_dat_w[3]
.sym 83048 spiflash_i
.sym 83051 basesoc_uart_phy_source_valid
.sym 83053 spram_maskwren10[0]
.sym 83055 spram_datain00[1]
.sym 83056 array_muxed0[3]
.sym 83057 spram_maskwren00[0]
.sym 83060 $abc$40744$n6483_1
.sym 83061 array_muxed0[3]
.sym 83063 spram_datain10[1]
.sym 83064 $abc$40744$n6458
.sym 83067 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 83070 array_muxed1[24]
.sym 83072 spiflash_i
.sym 83076 basesoc_dat_w[7]
.sym 83085 csrbankarray_csrbank3_bitbang0_w[1]
.sym 83088 csrbankarray_csrbank3_bitbang_en0_w
.sym 83091 csrbankarray_csrbank3_bitbang0_w[2]
.sym 83096 csrbankarray_csrbank3_bitbang_en0_w
.sym 83106 spiflash_clk1
.sym 83107 $abc$40744$n188
.sym 83109 $abc$40744$n2508
.sym 83111 $abc$40744$n57
.sym 83124 $abc$40744$n57
.sym 83127 csrbankarray_csrbank3_bitbang_en0_w
.sym 83128 csrbankarray_csrbank3_bitbang0_w[1]
.sym 83130 spiflash_clk1
.sym 83151 $abc$40744$n188
.sym 83153 csrbankarray_csrbank3_bitbang0_w[2]
.sym 83154 csrbankarray_csrbank3_bitbang_en0_w
.sym 83161 $abc$40744$n2508
.sym 83162 clk12_$glb_clk
.sym 83164 array_muxed1[1]
.sym 83166 array_muxed1[12]
.sym 83168 array_muxed1[8]
.sym 83169 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 83170 array_muxed1[17]
.sym 83171 basesoc_vexriscv_dbus_adr[15]
.sym 83175 VexRiscv.execute_to_memory_IS_DIV
.sym 83178 array_muxed1[3]
.sym 83179 basesoc_dat_w[3]
.sym 83180 sys_rst
.sym 83183 array_muxed1[7]
.sym 83184 array_muxed0[0]
.sym 83185 basesoc_dat_w[7]
.sym 83186 array_muxed0[12]
.sym 83190 VexRiscv._zz_130_[2]
.sym 83191 VexRiscv._zz_171_[0]
.sym 83193 VexRiscv._zz_130_[1]
.sym 83195 basesoc_uart_phy_rx
.sym 83197 basesoc_timer0_value[8]
.sym 83198 array_muxed0[6]
.sym 83199 array_muxed1[2]
.sym 83210 basesoc_adr[1]
.sym 83239 basesoc_adr[1]
.sym 83285 clk12_$glb_clk
.sym 83289 basesoc_uart_rx_fifo_consume[2]
.sym 83290 basesoc_uart_rx_fifo_consume[3]
.sym 83291 $abc$40744$n2422
.sym 83297 basesoc_dat_w[1]
.sym 83298 spiflash_bus_dat_r[26]
.sym 83300 $abc$40744$n3976
.sym 83309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83310 array_muxed1[12]
.sym 83311 VexRiscv.decode_to_execute_RS2[17]
.sym 83312 basesoc_dat_w[2]
.sym 83313 basesoc_uart_rx_fifo_readable
.sym 83317 array_muxed0[2]
.sym 83318 basesoc_dat_w[3]
.sym 83320 basesoc_dat_w[7]
.sym 83321 array_muxed1[9]
.sym 83322 VexRiscv.decode_to_execute_RS2[12]
.sym 83333 eventmanager_status_w[0]
.sym 83336 array_muxed1[1]
.sym 83339 basesoc_uart_rx_fifo_readable
.sym 83344 array_muxed0[1]
.sym 83352 $abc$40744$n6520
.sym 83354 array_muxed1[6]
.sym 83363 basesoc_uart_rx_fifo_readable
.sym 83367 $abc$40744$n6520
.sym 83381 array_muxed1[1]
.sym 83386 array_muxed1[6]
.sym 83394 array_muxed0[1]
.sym 83398 eventmanager_status_w[0]
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83412 array_muxed1[6]
.sym 83413 array_muxed1[9]
.sym 83415 array_muxed1[2]
.sym 83416 $abc$40744$n2356
.sym 83417 $abc$40744$n2357
.sym 83420 spiflash_bus_dat_r[24]
.sym 83421 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 83424 basesoc_adr[1]
.sym 83426 $abc$40744$n6493_1
.sym 83427 $abc$40744$n3809
.sym 83430 $abc$40744$n2508
.sym 83431 array_muxed0[4]
.sym 83432 basesoc_uart_rx_fifo_do_read
.sym 83433 array_muxed0[8]
.sym 83436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83437 basesoc_dat_w[1]
.sym 83438 $abc$40744$n6520
.sym 83439 VexRiscv._zz_130_[0]
.sym 83440 basesoc_uart_phy_tx_bitcount[3]
.sym 83442 $abc$40744$n3
.sym 83443 $abc$40744$n2296
.sym 83444 basesoc_dat_w[3]
.sym 83451 $abc$40744$n9
.sym 83458 sys_rst
.sym 83459 $abc$40744$n3
.sym 83462 $abc$40744$n2247
.sym 83464 $abc$40744$n6520
.sym 83468 basesoc_dat_w[4]
.sym 83474 $abc$40744$n5
.sym 83478 basesoc_dat_w[3]
.sym 83485 sys_rst
.sym 83487 basesoc_dat_w[4]
.sym 83499 $abc$40744$n5
.sym 83511 $abc$40744$n3
.sym 83515 $abc$40744$n9
.sym 83520 basesoc_dat_w[3]
.sym 83523 sys_rst
.sym 83528 sys_rst
.sym 83529 $abc$40744$n6520
.sym 83530 $abc$40744$n2247
.sym 83531 clk12_$glb_clk
.sym 83534 basesoc_uart_phy_tx_bitcount[3]
.sym 83536 serial_tx
.sym 83543 $abc$40744$n4375_1
.sym 83544 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 83545 basesoc_uart_phy_rx_busy
.sym 83546 basesoc_uart_phy_rx_reg[1]
.sym 83548 $abc$40744$n2247
.sym 83550 eventmanager_status_w[0]
.sym 83556 array_muxed1[6]
.sym 83557 array_muxed1[24]
.sym 83558 $abc$40744$n100
.sym 83559 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 83560 $abc$40744$n5
.sym 83561 $abc$40744$n3884_1
.sym 83562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83563 array_muxed0[13]
.sym 83564 basesoc_dat_w[7]
.sym 83565 VexRiscv.decode_to_execute_RS2[24]
.sym 83566 VexRiscv._zz_130_[6]
.sym 83567 basesoc_uart_rx_fifo_wrport_we
.sym 83568 sys_rst
.sym 83575 basesoc_vexriscv_dbus_adr[0]
.sym 83576 $abc$40744$n5843
.sym 83578 basesoc_vexriscv_ibus_adr[8]
.sym 83582 basesoc_vexriscv_dbus_adr[8]
.sym 83585 $abc$40744$n8240
.sym 83586 VexRiscv.decode_to_execute_RS2[8]
.sym 83591 VexRiscv.decode_to_execute_RS2[24]
.sym 83593 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 83594 grant
.sym 83597 basesoc_vexriscv_ibus_adr[0]
.sym 83598 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83599 VexRiscv._zz_130_[0]
.sym 83600 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 83601 VexRiscv._zz_171_[0]
.sym 83602 VexRiscv._zz_171_[1]
.sym 83603 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 83607 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 83613 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 83619 VexRiscv._zz_171_[0]
.sym 83620 VexRiscv._zz_171_[1]
.sym 83621 VexRiscv._zz_130_[0]
.sym 83622 VexRiscv.decode_to_execute_RS2[8]
.sym 83625 basesoc_vexriscv_ibus_adr[0]
.sym 83626 grant
.sym 83627 basesoc_vexriscv_dbus_adr[0]
.sym 83631 $abc$40744$n5843
.sym 83632 VexRiscv._zz_171_[1]
.sym 83634 VexRiscv.decode_to_execute_RS2[24]
.sym 83639 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 83643 basesoc_vexriscv_ibus_adr[8]
.sym 83645 grant
.sym 83646 basesoc_vexriscv_dbus_adr[8]
.sym 83649 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83653 $abc$40744$n8240
.sym 83654 clk12_$glb_clk
.sym 83657 array_muxed0[13]
.sym 83659 basesoc_uart_phy_source_payload_data[2]
.sym 83661 $abc$40744$n5412_1
.sym 83662 basesoc_uart_phy_source_payload_data[5]
.sym 83663 array_muxed0[1]
.sym 83666 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 83667 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 83669 VexRiscv.lastStagePc[13]
.sym 83670 basesoc_uart_phy_tx_reg[0]
.sym 83671 sys_rst
.sym 83673 array_muxed0[12]
.sym 83674 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 83676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 83678 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 83680 grant
.sym 83681 basesoc_uart_phy_rx_reg[6]
.sym 83682 basesoc_uart_phy_rx_reg[5]
.sym 83683 basesoc_uart_phy_rx
.sym 83684 basesoc_uart_phy_rx_reg[3]
.sym 83685 VexRiscv._zz_130_[1]
.sym 83686 $abc$40744$n2338
.sym 83687 VexRiscv._zz_171_[0]
.sym 83688 $abc$40744$n3659
.sym 83689 basesoc_timer0_value[8]
.sym 83690 $abc$40744$n6976
.sym 83691 basesoc_uart_phy_rx_r
.sym 83698 $abc$40744$n3859_1
.sym 83701 basesoc_uart_phy_uart_clk_rxen
.sym 83702 basesoc_uart_phy_rx
.sym 83705 basesoc_uart_phy_rx_reg[6]
.sym 83706 $abc$40744$n3859_1
.sym 83708 $abc$40744$n2338
.sym 83709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83710 basesoc_uart_phy_rx_reg[3]
.sym 83713 basesoc_uart_phy_rx_busy
.sym 83714 basesoc_uart_phy_rx_reg[1]
.sym 83719 $abc$40744$n3856_1
.sym 83721 basesoc_uart_phy_rx_busy
.sym 83722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83725 $abc$40744$n3858_1
.sym 83727 sys_rst
.sym 83730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83731 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83739 basesoc_uart_phy_rx_reg[3]
.sym 83742 basesoc_uart_phy_uart_clk_rxen
.sym 83743 basesoc_uart_phy_rx_busy
.sym 83744 $abc$40744$n3856_1
.sym 83745 basesoc_uart_phy_rx
.sym 83748 basesoc_uart_phy_rx
.sym 83749 $abc$40744$n3856_1
.sym 83750 $abc$40744$n3859_1
.sym 83751 basesoc_uart_phy_uart_clk_rxen
.sym 83754 $abc$40744$n3859_1
.sym 83756 $abc$40744$n3856_1
.sym 83762 basesoc_uart_phy_rx_reg[6]
.sym 83769 basesoc_uart_phy_rx_reg[1]
.sym 83772 sys_rst
.sym 83773 basesoc_uart_phy_rx_busy
.sym 83774 $abc$40744$n3858_1
.sym 83775 basesoc_uart_phy_uart_clk_rxen
.sym 83776 $abc$40744$n2338
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 83782 VexRiscv._zz_41_[11]
.sym 83784 VexRiscv._zz_49_[1]
.sym 83786 $abc$40744$n2398
.sym 83789 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 83790 VexRiscv._zz_47_[1]
.sym 83791 $abc$40744$n3659
.sym 83794 VexRiscv._zz_313_
.sym 83795 VexRiscv._zz_313_
.sym 83797 basesoc_we
.sym 83799 $abc$40744$n2329
.sym 83800 array_muxed0[13]
.sym 83801 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 83802 $abc$40744$n3859_1
.sym 83803 $abc$40744$n2633
.sym 83804 basesoc_uart_rx_fifo_readable
.sym 83805 basesoc_dat_w[2]
.sym 83806 VexRiscv._zz_49_[1]
.sym 83807 VexRiscv.decode_to_execute_RS2[17]
.sym 83808 basesoc_dat_w[7]
.sym 83809 VexRiscv.decode_to_execute_RS2[12]
.sym 83810 VexRiscv._zz_130_[6]
.sym 83811 $abc$40744$n233
.sym 83812 VexRiscv._zz_191_
.sym 83813 array_muxed0[2]
.sym 83814 VexRiscv._zz_136_[5]
.sym 83822 $abc$40744$n233
.sym 83823 VexRiscv._zz_41_[7]
.sym 83824 VexRiscv.dBus_cmd_payload_wr
.sym 83828 basesoc_uart_rx_fifo_readable
.sym 83833 $abc$40744$n3884_1
.sym 83838 VexRiscv._zz_41_[30]
.sym 83839 VexRiscv._zz_41_[11]
.sym 83844 basesoc_uart_rx_fifo_level0[4]
.sym 83845 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 83846 basesoc_uart_phy_source_valid
.sym 83847 $abc$40744$n3872_1
.sym 83849 VexRiscv._zz_41_[13]
.sym 83853 VexRiscv.dBus_cmd_payload_wr
.sym 83860 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 83866 VexRiscv._zz_41_[7]
.sym 83872 VexRiscv._zz_41_[30]
.sym 83877 $abc$40744$n3872_1
.sym 83878 basesoc_uart_rx_fifo_level0[4]
.sym 83879 $abc$40744$n3884_1
.sym 83880 basesoc_uart_rx_fifo_readable
.sym 83883 basesoc_uart_phy_source_valid
.sym 83884 $abc$40744$n3884_1
.sym 83885 basesoc_uart_rx_fifo_level0[4]
.sym 83892 VexRiscv._zz_41_[11]
.sym 83896 VexRiscv._zz_41_[13]
.sym 83899 $abc$40744$n233
.sym 83900 clk12_$glb_clk
.sym 83902 reset_delay[1]
.sym 83903 $abc$40744$n3565_1
.sym 83904 reset_delay[3]
.sym 83906 basesoc_timer0_value[8]
.sym 83907 basesoc_uart_phy_rx_r
.sym 83908 $abc$40744$n2394
.sym 83909 $abc$40744$n3861
.sym 83912 sys_rst
.sym 83913 basesoc_dat_w[2]
.sym 83914 VexRiscv.decode_to_execute_RS2[8]
.sym 83917 VexRiscv._zz_41_[7]
.sym 83920 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 83921 $abc$40744$n3659
.sym 83922 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 83926 VexRiscv._zz_130_[0]
.sym 83927 VexRiscv._zz_50_[11]
.sym 83928 VexRiscv._zz_41_[11]
.sym 83930 VexRiscv._zz_36_[30]
.sym 83931 VexRiscv._zz_164_[10]
.sym 83932 VexRiscv._zz_49_[1]
.sym 83934 $abc$40744$n3
.sym 83935 VexRiscv._zz_41_[13]
.sym 83936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83937 VexRiscv._zz_193_
.sym 83943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83948 $abc$40744$n3785
.sym 83951 $abc$40744$n3563
.sym 83954 $abc$40744$n3564
.sym 83958 $abc$40744$n3565_1
.sym 83960 $abc$40744$n3659
.sym 83961 $abc$40744$n4267_1
.sym 83962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83963 VexRiscv._zz_36_[11]
.sym 83967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83969 $abc$40744$n4393
.sym 83970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83971 VexRiscv._zz_136_[2]
.sym 83972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83974 VexRiscv._zz_136_[5]
.sym 83976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83985 VexRiscv._zz_136_[5]
.sym 83988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83989 $abc$40744$n3659
.sym 83990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83994 $abc$40744$n3563
.sym 83995 $abc$40744$n3565_1
.sym 83997 $abc$40744$n3564
.sym 84000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84006 VexRiscv._zz_136_[2]
.sym 84012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 84013 $abc$40744$n3785
.sym 84014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84019 $abc$40744$n4267_1
.sym 84020 $abc$40744$n4393
.sym 84021 VexRiscv._zz_36_[11]
.sym 84022 $abc$40744$n2586_$glb_ce
.sym 84023 clk12_$glb_clk
.sym 84025 basesoc_uart_rx_fifo_readable
.sym 84026 $abc$40744$n4254_1
.sym 84027 $abc$40744$n4393
.sym 84028 $abc$40744$n5413
.sym 84029 $abc$40744$n6673_1
.sym 84030 $abc$40744$n6675_1
.sym 84031 $abc$40744$n2547
.sym 84032 $abc$40744$n6674_1
.sym 84036 basesoc_vexriscv_ibus_adr[0]
.sym 84037 basesoc_uart_phy_rx_busy
.sym 84038 $abc$40744$n3856_1
.sym 84039 reset_delay[0]
.sym 84041 $abc$40744$n7122
.sym 84043 VexRiscv._zz_47_[1]
.sym 84045 sys_rst
.sym 84046 $abc$40744$n204
.sym 84047 $abc$40744$n5445
.sym 84048 reset_delay[3]
.sym 84049 VexRiscv._zz_36_[11]
.sym 84050 $abc$40744$n4266_1
.sym 84051 VexRiscv._zz_36_[10]
.sym 84052 sys_rst
.sym 84053 $abc$40744$n3884_1
.sym 84054 VexRiscv.decode_to_execute_RS2[30]
.sym 84055 $abc$40744$n4266_1
.sym 84056 VexRiscv._zz_35_[2]
.sym 84057 $abc$40744$n4424_1
.sym 84058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84059 VexRiscv._zz_216_[15]
.sym 84060 VexRiscv._zz_35_[15]
.sym 84067 VexRiscv._zz_36_[11]
.sym 84068 $abc$40744$n233
.sym 84069 $abc$40744$n4912
.sym 84072 VexRiscv._zz_79_[10]
.sym 84074 $abc$40744$n6712
.sym 84075 VexRiscv._zz_36_[13]
.sym 84076 $abc$40744$n4868
.sym 84077 VexRiscv._zz_36_[10]
.sym 84080 VexRiscv._zz_216_[10]
.sym 84082 VexRiscv._zz_35_[10]
.sym 84084 $abc$40744$n4872
.sym 84087 $abc$40744$n4913
.sym 84088 VexRiscv.decode_to_execute_IS_DIV
.sym 84090 VexRiscv._zz_36_[30]
.sym 84091 VexRiscv._zz_164_[10]
.sym 84102 VexRiscv._zz_36_[30]
.sym 84105 VexRiscv._zz_36_[11]
.sym 84111 VexRiscv._zz_36_[10]
.sym 84117 $abc$40744$n4913
.sym 84119 $abc$40744$n6712
.sym 84120 VexRiscv._zz_79_[10]
.sym 84125 VexRiscv.decode_to_execute_IS_DIV
.sym 84129 $abc$40744$n4868
.sym 84130 VexRiscv._zz_164_[10]
.sym 84131 VexRiscv._zz_216_[10]
.sym 84137 VexRiscv._zz_36_[13]
.sym 84141 $abc$40744$n4912
.sym 84142 VexRiscv._zz_35_[10]
.sym 84144 $abc$40744$n4872
.sym 84145 $abc$40744$n233
.sym 84146 clk12_$glb_clk
.sym 84148 $abc$40744$n4915
.sym 84149 $abc$40744$n4467_1
.sym 84150 $abc$40744$n4933
.sym 84151 $abc$40744$n4931
.sym 84152 $abc$40744$n4932_1
.sym 84153 $abc$40744$n4466_1
.sym 84154 basesoc_uart_rx_fifo_consume[0]
.sym 84155 $abc$40744$n4468_1
.sym 84156 VexRiscv.execute_to_memory_IS_DIV
.sym 84157 $abc$40744$n6675_1
.sym 84158 $abc$40744$n6675_1
.sym 84159 VexRiscv.execute_to_memory_IS_DIV
.sym 84160 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 84164 $abc$40744$n233
.sym 84168 basesoc_uart_rx_fifo_do_read
.sym 84170 $abc$40744$n6712
.sym 84171 $abc$40744$n233
.sym 84172 VexRiscv._zz_130_[1]
.sym 84173 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84174 VexRiscv._zz_171_[0]
.sym 84175 $abc$40744$n6672
.sym 84176 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84177 $abc$40744$n4873_1
.sym 84178 $abc$40744$n6675_1
.sym 84179 VexRiscv._zz_79_[11]
.sym 84180 $abc$40744$n2547
.sym 84183 grant
.sym 84189 $abc$40744$n4267_1
.sym 84190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84191 $abc$40744$n4430_1
.sym 84192 $abc$40744$n4422_1
.sym 84193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84194 $abc$40744$n6675_1
.sym 84195 VexRiscv._zz_164_[10]
.sym 84197 VexRiscv._zz_36_[11]
.sym 84198 VexRiscv._zz_36_[10]
.sym 84199 $abc$40744$n6672
.sym 84200 $abc$40744$n4923_1
.sym 84201 $abc$40744$n4873_1
.sym 84202 $abc$40744$n4367
.sym 84204 $abc$40744$n4911_1
.sym 84205 $abc$40744$n4915
.sym 84206 VexRiscv._zz_36_[13]
.sym 84208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84209 $abc$40744$n3749
.sym 84210 VexRiscv._zz_217_[10]
.sym 84211 VexRiscv._zz_79_[10]
.sym 84216 $abc$40744$n4428_1
.sym 84217 $abc$40744$n4424_1
.sym 84218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84222 $abc$40744$n4367
.sym 84223 $abc$40744$n6672
.sym 84224 VexRiscv._zz_79_[10]
.sym 84228 $abc$40744$n4424_1
.sym 84229 $abc$40744$n4428_1
.sym 84230 $abc$40744$n4422_1
.sym 84231 $abc$40744$n3749
.sym 84234 $abc$40744$n4430_1
.sym 84235 VexRiscv._zz_36_[13]
.sym 84236 $abc$40744$n4267_1
.sym 84240 VexRiscv._zz_36_[11]
.sym 84242 $abc$40744$n4873_1
.sym 84243 $abc$40744$n4915
.sym 84246 $abc$40744$n4911_1
.sym 84248 VexRiscv._zz_36_[10]
.sym 84249 $abc$40744$n4873_1
.sym 84252 $abc$40744$n6675_1
.sym 84254 VexRiscv._zz_217_[10]
.sym 84255 VexRiscv._zz_164_[10]
.sym 84258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84264 $abc$40744$n4873_1
.sym 84265 $abc$40744$n4923_1
.sym 84266 VexRiscv._zz_36_[13]
.sym 84268 $abc$40744$n2586_$glb_ce
.sym 84269 clk12_$glb_clk
.sym 84271 $abc$40744$n4394_1
.sym 84272 $abc$40744$n4395_1
.sym 84273 $abc$40744$n4916
.sym 84274 $abc$40744$n4917_1
.sym 84275 VexRiscv._zz_164_[11]
.sym 84276 $abc$40744$n4248_1
.sym 84277 VexRiscv._zz_164_[1]
.sym 84278 $abc$40744$n4247
.sym 84284 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 84286 VexRiscv._zz_191_
.sym 84291 VexRiscv._zz_200_[11]
.sym 84293 $abc$40744$n3749
.sym 84296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 84297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84298 VexRiscv.decode_to_execute_RS2[17]
.sym 84299 VexRiscv._zz_49_[1]
.sym 84300 VexRiscv.decode_to_execute_RS2[12]
.sym 84301 $abc$40744$n6672
.sym 84302 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84303 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84304 $abc$40744$n4394_1
.sym 84305 basesoc_dat_w[2]
.sym 84306 VexRiscv._zz_35_[11]
.sym 84312 VexRiscv._zz_79_[12]
.sym 84314 VexRiscv._zz_164_[12]
.sym 84316 VexRiscv._zz_164_[2]
.sym 84317 $abc$40744$n4868
.sym 84318 VexRiscv._zz_79_[2]
.sym 84319 $abc$40744$n6712
.sym 84322 $abc$40744$n4872
.sym 84323 $abc$40744$n4880_1
.sym 84324 $abc$40744$n4356_1
.sym 84325 VexRiscv._zz_216_[2]
.sym 84326 VexRiscv._zz_35_[2]
.sym 84327 basesoc_adr[0]
.sym 84328 $abc$40744$n3749
.sym 84330 $abc$40744$n4881
.sym 84331 $abc$40744$n4358
.sym 84333 $abc$40744$n6685
.sym 84334 VexRiscv._zz_216_[12]
.sym 84338 $abc$40744$n4375_1
.sym 84340 $abc$40744$n4921
.sym 84345 $abc$40744$n3749
.sym 84346 $abc$40744$n4375_1
.sym 84348 $abc$40744$n6685
.sym 84351 $abc$40744$n4356_1
.sym 84353 $abc$40744$n4358
.sym 84354 $abc$40744$n3749
.sym 84357 VexRiscv._zz_216_[2]
.sym 84358 $abc$40744$n4868
.sym 84359 VexRiscv._zz_164_[2]
.sym 84364 $abc$40744$n4881
.sym 84365 $abc$40744$n6712
.sym 84366 VexRiscv._zz_79_[2]
.sym 84369 VexRiscv._zz_216_[12]
.sym 84371 VexRiscv._zz_164_[12]
.sym 84372 $abc$40744$n4868
.sym 84375 $abc$40744$n6712
.sym 84376 VexRiscv._zz_79_[12]
.sym 84377 $abc$40744$n4921
.sym 84382 $abc$40744$n4872
.sym 84383 $abc$40744$n4880_1
.sym 84384 VexRiscv._zz_35_[2]
.sym 84388 basesoc_adr[0]
.sym 84392 clk12_$glb_clk
.sym 84394 basesoc_uart_phy_storage[28]
.sym 84395 $abc$40744$n6672
.sym 84396 $abc$40744$n6415
.sym 84397 $abc$40744$n4358
.sym 84398 $abc$40744$n5424_1
.sym 84399 $abc$40744$n6685
.sym 84400 basesoc_uart_phy_storage[27]
.sym 84401 $abc$40744$n6671_1
.sym 84404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 84405 $abc$40744$n4447_1
.sym 84408 VexRiscv._zz_161_
.sym 84410 VexRiscv._zz_130_[7]
.sym 84411 sys_rst
.sym 84412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84414 VexRiscv._zz_79_[2]
.sym 84415 VexRiscv._zz_171_[0]
.sym 84416 $abc$40744$n4261_1
.sym 84417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84418 $abc$40744$n4388_1
.sym 84419 $abc$40744$n4931
.sym 84420 VexRiscv._zz_49_[1]
.sym 84421 VexRiscv._zz_36_[30]
.sym 84422 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 84423 VexRiscv._zz_35_[3]
.sym 84424 VexRiscv._zz_49_[0]
.sym 84425 VexRiscv._zz_41_[11]
.sym 84426 $abc$40744$n3
.sym 84427 VexRiscv._zz_50_[11]
.sym 84428 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84429 $abc$40744$n6672
.sym 84436 VexRiscv._zz_164_[14]
.sym 84438 $abc$40744$n6413
.sym 84439 VexRiscv._zz_217_[14]
.sym 84441 VexRiscv._zz_79_[14]
.sym 84447 VexRiscv._zz_164_[2]
.sym 84450 $abc$40744$n6675_1
.sym 84453 VexRiscv._zz_217_[2]
.sym 84456 $abc$40744$n4450_1
.sym 84458 VexRiscv._zz_79_[2]
.sym 84459 VexRiscv._zz_79_[12]
.sym 84460 $abc$40744$n6672
.sym 84461 $abc$40744$n4266_1
.sym 84462 VexRiscv._zz_161_
.sym 84465 VexRiscv._zz_35_[2]
.sym 84466 $abc$40744$n6412
.sym 84468 VexRiscv._zz_79_[14]
.sym 84470 $abc$40744$n6672
.sym 84471 $abc$40744$n4450_1
.sym 84475 VexRiscv._zz_79_[14]
.sym 84483 VexRiscv._zz_79_[12]
.sym 84486 VexRiscv._zz_164_[2]
.sym 84487 $abc$40744$n6675_1
.sym 84489 VexRiscv._zz_217_[2]
.sym 84493 VexRiscv._zz_79_[2]
.sym 84498 VexRiscv._zz_164_[14]
.sym 84499 $abc$40744$n6675_1
.sym 84501 VexRiscv._zz_217_[14]
.sym 84504 $abc$40744$n6412
.sym 84505 $abc$40744$n4266_1
.sym 84507 VexRiscv._zz_35_[2]
.sym 84510 $abc$40744$n6413
.sym 84512 VexRiscv._zz_79_[2]
.sym 84513 $abc$40744$n6672
.sym 84514 VexRiscv._zz_161_
.sym 84515 clk12_$glb_clk
.sym 84517 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 84518 $abc$40744$n4281_1
.sym 84519 $abc$40744$n4282_1
.sym 84520 $abc$40744$n6684_1
.sym 84521 $abc$40744$n4361
.sym 84522 $abc$40744$n4243
.sym 84523 $abc$40744$n4363_1
.sym 84524 $abc$40744$n6683
.sym 84528 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 84533 VexRiscv._zz_79_[5]
.sym 84534 VexRiscv._zz_50_[10]
.sym 84535 VexRiscv._zz_47_[0]
.sym 84538 VexRiscv._zz_50_[10]
.sym 84541 $abc$40744$n4424_1
.sym 84542 $abc$40744$n235
.sym 84543 VexRiscv._zz_35_[2]
.sym 84544 $abc$40744$n4243
.sym 84545 sys_rst
.sym 84546 VexRiscv.decode_to_execute_RS2[30]
.sym 84547 $abc$40744$n235
.sym 84549 basesoc_uart_rx_fifo_level0[1]
.sym 84550 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84551 VexRiscv._zz_35_[2]
.sym 84552 $abc$40744$n4266_1
.sym 84558 VexRiscv._zz_152_[11]
.sym 84560 $abc$40744$n2408
.sym 84563 $abc$40744$n4364
.sym 84565 $abc$40744$n3727_1
.sym 84566 basesoc_uart_rx_fifo_level0[1]
.sym 84570 $abc$40744$n4429_1
.sym 84572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84574 VexRiscv._zz_152_[13]
.sym 84575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 84578 $abc$40744$n4388_1
.sym 84580 VexRiscv._zz_49_[1]
.sym 84581 $abc$40744$n4407_1
.sym 84582 $abc$40744$n4168
.sym 84583 $abc$40744$n3727_1
.sym 84584 VexRiscv._zz_49_[0]
.sym 84586 $abc$40744$n4447_1
.sym 84587 $abc$40744$n4243
.sym 84588 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84589 VexRiscv._zz_152_[10]
.sym 84592 basesoc_uart_rx_fifo_level0[1]
.sym 84597 $abc$40744$n4447_1
.sym 84598 $abc$40744$n4243
.sym 84599 $abc$40744$n4407_1
.sym 84600 $abc$40744$n3727_1
.sym 84603 $abc$40744$n4243
.sym 84604 $abc$40744$n4364
.sym 84605 $abc$40744$n3727_1
.sym 84606 $abc$40744$n4407_1
.sym 84609 $abc$40744$n4429_1
.sym 84610 $abc$40744$n4388_1
.sym 84611 $abc$40744$n3727_1
.sym 84612 $abc$40744$n4243
.sym 84615 VexRiscv._zz_49_[1]
.sym 84616 $abc$40744$n4168
.sym 84617 VexRiscv._zz_152_[11]
.sym 84618 VexRiscv._zz_49_[0]
.sym 84622 VexRiscv._zz_152_[11]
.sym 84623 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84624 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 84627 VexRiscv._zz_152_[10]
.sym 84628 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84630 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84633 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84634 VexRiscv._zz_152_[13]
.sym 84635 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84637 $abc$40744$n2408
.sym 84638 clk12_$glb_clk
.sym 84639 sys_rst_$glb_sr
.sym 84640 VexRiscv._zz_200_[15]
.sym 84641 VexRiscv._zz_36_[30]
.sym 84642 $abc$40744$n4763
.sym 84643 $abc$40744$n4280
.sym 84644 VexRiscv._zz_200_[3]
.sym 84645 $abc$40744$n4751
.sym 84646 $abc$40744$n4801_1
.sym 84647 $abc$40744$n4800
.sym 84651 VexRiscv.execute_to_memory_IS_DIV
.sym 84652 basesoc_uart_rx_fifo_level0[1]
.sym 84653 VexRiscv._zz_217_[14]
.sym 84655 $abc$40744$n6660
.sym 84657 VexRiscv._zz_47_[0]
.sym 84658 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84660 $abc$40744$n4239_1
.sym 84661 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 84663 VexRiscv._zz_36_[1]
.sym 84664 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84665 $abc$40744$n4873_1
.sym 84666 $abc$40744$n4324_1
.sym 84667 VexRiscv._zz_36_[15]
.sym 84668 $abc$40744$n4714_1
.sym 84669 VexRiscv._zz_152_[31]
.sym 84670 $abc$40744$n4243
.sym 84671 $abc$40744$n2633
.sym 84672 VexRiscv._zz_193_
.sym 84673 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84674 $abc$40744$n4359_1
.sym 84675 grant
.sym 84681 VexRiscv._zz_152_[11]
.sym 84683 VexRiscv._zz_290_[10]
.sym 84684 $abc$40744$n4082
.sym 84685 VexRiscv._zz_191_
.sym 84686 $abc$40744$n4781
.sym 84687 $abc$40744$n4780_1
.sym 84688 VexRiscv._zz_152_[0]
.sym 84689 VexRiscv._zz_200_[11]
.sym 84690 VexRiscv._zz_171_[0]
.sym 84691 $abc$40744$n4234
.sym 84692 VexRiscv._zz_171_[2]
.sym 84695 $abc$40744$n4187
.sym 84696 VexRiscv._zz_49_[0]
.sym 84697 VexRiscv._zz_47_[0]
.sym 84698 VexRiscv._zz_193_
.sym 84699 $abc$40744$n2633
.sym 84700 VexRiscv._zz_152_[10]
.sym 84701 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 84702 VexRiscv._zz_290_[11]
.sym 84703 VexRiscv._zz_49_[1]
.sym 84704 VexRiscv._zz_171_[1]
.sym 84705 VexRiscv._zz_47_[1]
.sym 84707 $abc$40744$n235
.sym 84708 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 84709 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84711 $abc$40744$n4174
.sym 84715 $abc$40744$n4082
.sym 84717 VexRiscv._zz_200_[11]
.sym 84720 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84721 VexRiscv._zz_290_[10]
.sym 84722 VexRiscv._zz_152_[10]
.sym 84726 VexRiscv._zz_191_
.sym 84727 VexRiscv._zz_193_
.sym 84728 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 84729 $abc$40744$n235
.sym 84732 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84733 VexRiscv._zz_152_[11]
.sym 84734 VexRiscv._zz_290_[11]
.sym 84738 $abc$40744$n4780_1
.sym 84739 $abc$40744$n4234
.sym 84741 $abc$40744$n4781
.sym 84744 VexRiscv._zz_152_[0]
.sym 84745 VexRiscv._zz_49_[0]
.sym 84746 $abc$40744$n4174
.sym 84747 VexRiscv._zz_49_[1]
.sym 84750 VexRiscv._zz_47_[0]
.sym 84751 $abc$40744$n4187
.sym 84752 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 84753 VexRiscv._zz_47_[1]
.sym 84756 VexRiscv._zz_171_[1]
.sym 84757 VexRiscv._zz_171_[0]
.sym 84758 $abc$40744$n4187
.sym 84759 VexRiscv._zz_171_[2]
.sym 84760 $abc$40744$n2633
.sym 84761 clk12_$glb_clk
.sym 84763 VexRiscv._zz_130_[6]
.sym 84764 $abc$40744$n4752_1
.sym 84765 VexRiscv.decode_to_execute_RS2[30]
.sym 84766 array_muxed0[2]
.sym 84767 $abc$40744$n4802
.sym 84768 VexRiscv._zz_152_[9]
.sym 84769 VexRiscv._zz_200_[30]
.sym 84770 $abc$40744$n4324_1
.sym 84773 basesoc_dat_w[1]
.sym 84774 spiflash_bus_dat_r[26]
.sym 84775 VexRiscv._zz_152_[30]
.sym 84776 $abc$40744$n4804
.sym 84777 $abc$40744$n4234
.sym 84778 $abc$40744$n4230_1
.sym 84779 VexRiscv._zz_201_[30]
.sym 84780 VexRiscv._zz_35_[6]
.sym 84781 VexRiscv._zz_191_
.sym 84782 VexRiscv._zz_200_[15]
.sym 84784 $abc$40744$n4239_1
.sym 84787 VexRiscv._zz_49_[1]
.sym 84788 VexRiscv._zz_290_[11]
.sym 84789 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 84790 basesoc_dat_w[2]
.sym 84791 VexRiscv._zz_152_[8]
.sym 84792 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 84793 VexRiscv._zz_35_[11]
.sym 84794 VexRiscv._zz_41_[1]
.sym 84795 $abc$40744$n4297_1
.sym 84796 VexRiscv._zz_130_[6]
.sym 84797 VexRiscv.decode_to_execute_RS2[17]
.sym 84798 basesoc_vexriscv_ibus_adr[2]
.sym 84804 $abc$40744$n5389
.sym 84808 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 84809 $abc$40744$n5388_1
.sym 84810 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 84811 $abc$40744$n4760_1
.sym 84813 VexRiscv._zz_49_[1]
.sym 84815 VexRiscv._zz_290_[2]
.sym 84816 VexRiscv._zz_44_[0]
.sym 84817 VexRiscv._zz_47_[0]
.sym 84820 $abc$40744$n4148
.sym 84821 VexRiscv._zz_152_[31]
.sym 84822 $abc$40744$n4188_1
.sym 84823 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 84824 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 84825 VexRiscv._zz_152_[30]
.sym 84826 VexRiscv._zz_44_[1]
.sym 84827 VexRiscv._zz_47_[1]
.sym 84828 $abc$40744$n235
.sym 84829 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84830 VexRiscv._zz_49_[0]
.sym 84831 $abc$40744$n2633
.sym 84832 VexRiscv._zz_193_
.sym 84834 VexRiscv._zz_152_[2]
.sym 84835 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84837 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 84838 $abc$40744$n235
.sym 84839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 84840 VexRiscv._zz_193_
.sym 84843 VexRiscv._zz_47_[1]
.sym 84844 VexRiscv._zz_47_[0]
.sym 84845 $abc$40744$n4760_1
.sym 84846 $abc$40744$n4188_1
.sym 84851 $abc$40744$n5389
.sym 84852 $abc$40744$n5388_1
.sym 84857 VexRiscv._zz_44_[0]
.sym 84858 VexRiscv._zz_44_[1]
.sym 84861 VexRiscv._zz_290_[2]
.sym 84863 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84864 VexRiscv._zz_152_[2]
.sym 84867 VexRiscv._zz_152_[30]
.sym 84868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 84870 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84873 $abc$40744$n4188_1
.sym 84874 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 84875 $abc$40744$n4148
.sym 84876 VexRiscv._zz_152_[31]
.sym 84879 VexRiscv._zz_49_[0]
.sym 84880 $abc$40744$n4148
.sym 84881 VexRiscv._zz_152_[31]
.sym 84882 VexRiscv._zz_49_[1]
.sym 84883 $abc$40744$n2633
.sym 84884 clk12_$glb_clk
.sym 84886 VexRiscv._zz_152_[8]
.sym 84887 $abc$40744$n6691
.sym 84888 $abc$40744$n4297_1
.sym 84889 $abc$40744$n4323_1
.sym 84890 $abc$40744$n4298
.sym 84891 $abc$40744$n4278_1
.sym 84892 VexRiscv._zz_152_[5]
.sym 84893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 84896 spiflash_bus_dat_r[24]
.sym 84897 VexRiscv.decode_to_execute_RS2[28]
.sym 84898 VexRiscv.decode_to_execute_RS2[9]
.sym 84899 VexRiscv._zz_152_[0]
.sym 84900 VexRiscv.decode_to_execute_RS2[8]
.sym 84901 $abc$40744$n4234
.sym 84902 VexRiscv._zz_200_[6]
.sym 84903 VexRiscv._zz_290_[2]
.sym 84904 $abc$40744$n2266
.sym 84906 VexRiscv._zz_200_[5]
.sym 84907 VexRiscv._zz_152_[4]
.sym 84910 VexRiscv._zz_288_[0]
.sym 84912 $abc$40744$n2644
.sym 84913 $abc$40744$n4239_1
.sym 84914 $abc$40744$n235
.sym 84915 VexRiscv._zz_35_[3]
.sym 84916 VexRiscv._zz_49_[0]
.sym 84917 $abc$40744$n6672
.sym 84918 $abc$40744$n3
.sym 84919 VexRiscv._zz_152_[8]
.sym 84920 VexRiscv._zz_152_[2]
.sym 84921 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84928 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 84929 $abc$40744$n4139
.sym 84930 $abc$40744$n4082
.sym 84931 VexRiscv.CsrPlugin_hadException
.sym 84932 VexRiscv._zz_152_[7]
.sym 84933 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 84934 VexRiscv._zz_290_[5]
.sym 84935 $abc$40744$n4235
.sym 84936 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84937 $abc$40744$n4139
.sym 84938 $abc$40744$n2644
.sym 84939 VexRiscv.CsrPlugin_hadException
.sym 84940 VexRiscv._zz_44_[0]
.sym 84941 VexRiscv._zz_200_[30]
.sym 84942 $abc$40744$n4234
.sym 84944 VexRiscv._zz_152_[5]
.sym 84946 VexRiscv._zz_152_[10]
.sym 84947 VexRiscv._zz_288_[10]
.sym 84948 VexRiscv._zz_44_[1]
.sym 84949 $abc$40744$n4236_1
.sym 84950 VexRiscv._zz_200_[6]
.sym 84951 $abc$40744$n4103
.sym 84954 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84957 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84958 $abc$40744$n4360_1
.sym 84960 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84962 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 84963 VexRiscv.CsrPlugin_hadException
.sym 84966 VexRiscv._zz_290_[5]
.sym 84968 VexRiscv._zz_152_[5]
.sym 84969 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84973 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 84974 VexRiscv.CsrPlugin_hadException
.sym 84975 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84978 VexRiscv._zz_152_[7]
.sym 84980 $abc$40744$n4103
.sym 84984 VexRiscv._zz_288_[10]
.sym 84985 VexRiscv._zz_200_[30]
.sym 84986 VexRiscv._zz_44_[0]
.sym 84987 VexRiscv._zz_44_[1]
.sym 84990 VexRiscv._zz_152_[10]
.sym 84991 $abc$40744$n4360_1
.sym 84992 $abc$40744$n4139
.sym 84993 $abc$40744$n4236_1
.sym 84997 VexRiscv._zz_200_[6]
.sym 84999 $abc$40744$n4082
.sym 85002 $abc$40744$n4235
.sym 85003 $abc$40744$n4234
.sym 85004 VexRiscv._zz_152_[10]
.sym 85005 $abc$40744$n4139
.sym 85006 $abc$40744$n2644
.sym 85007 clk12_$glb_clk
.sym 85009 $abc$40744$n4237
.sym 85010 $abc$40744$n4319
.sym 85011 $abc$40744$n4320_1
.sym 85012 VexRiscv._zz_36_[8]
.sym 85013 $abc$40744$n4318_1
.sym 85014 VexRiscv._zz_36_[2]
.sym 85015 VexRiscv._zz_36_[31]
.sym 85016 VexRiscv._zz_200_[8]
.sym 85022 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 85023 VexRiscv._zz_152_[3]
.sym 85024 $abc$40744$n5166_1
.sym 85027 $abc$40744$n4270_1
.sym 85030 $abc$40744$n4234
.sym 85031 $abc$40744$n3727_1
.sym 85032 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 85033 VexRiscv._zz_191_
.sym 85034 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 85035 VexRiscv._zz_35_[2]
.sym 85036 $abc$40744$n4243
.sym 85037 $abc$40744$n4424_1
.sym 85038 $abc$40744$n5439
.sym 85039 basesoc_dat_w[3]
.sym 85040 $abc$40744$n4266_1
.sym 85041 VexRiscv._zz_191_
.sym 85042 sys_rst
.sym 85043 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 85044 $abc$40744$n4243
.sym 85050 VexRiscv._zz_152_[8]
.sym 85052 $abc$40744$n4105
.sym 85053 $abc$40744$n4236_1
.sym 85054 $abc$40744$n4110_1
.sym 85055 VexRiscv._zz_152_[30]
.sym 85056 $abc$40744$n4239_1
.sym 85057 $abc$40744$n4234
.sym 85058 $abc$40744$n4235
.sym 85061 $abc$40744$n4101
.sym 85062 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 85063 $abc$40744$n4426_1
.sym 85065 $abc$40744$n4879
.sym 85068 $abc$40744$n4114_1
.sym 85069 $abc$40744$n4425_1
.sym 85071 VexRiscv._zz_36_[2]
.sym 85072 VexRiscv._zz_152_[13]
.sym 85073 $abc$40744$n4113
.sym 85074 $abc$40744$n4107
.sym 85077 $abc$40744$n3727_1
.sym 85078 $abc$40744$n4109
.sym 85079 $abc$40744$n4873_1
.sym 85080 VexRiscv._zz_152_[13]
.sym 85083 $abc$40744$n4105
.sym 85084 $abc$40744$n4109
.sym 85085 $abc$40744$n4101
.sym 85086 $abc$40744$n4113
.sym 85090 $abc$40744$n4879
.sym 85091 VexRiscv._zz_36_[2]
.sym 85092 $abc$40744$n4873_1
.sym 85095 VexRiscv._zz_152_[8]
.sym 85098 $abc$40744$n4107
.sym 85101 $abc$40744$n4236_1
.sym 85102 $abc$40744$n4426_1
.sym 85103 VexRiscv._zz_152_[13]
.sym 85104 $abc$40744$n4110_1
.sym 85107 $abc$40744$n4110_1
.sym 85109 VexRiscv._zz_152_[13]
.sym 85113 $abc$40744$n4234
.sym 85114 VexRiscv._zz_152_[13]
.sym 85115 $abc$40744$n4235
.sym 85116 $abc$40744$n4110_1
.sym 85119 $abc$40744$n3727_1
.sym 85120 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 85121 $abc$40744$n4239_1
.sym 85122 $abc$40744$n4425_1
.sym 85127 VexRiscv._zz_152_[30]
.sym 85128 $abc$40744$n4114_1
.sym 85129 $abc$40744$n2586_$glb_ce
.sym 85130 clk12_$glb_clk
.sym 85132 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 85133 VexRiscv._zz_200_[31]
.sym 85134 VexRiscv._zz_313_
.sym 85135 $abc$40744$n4321_1
.sym 85136 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 85137 $abc$40744$n4090
.sym 85138 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 85139 VexRiscv.decode_to_execute_RS2[31]
.sym 85142 $abc$40744$n5427_1
.sym 85143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85146 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85147 $abc$40744$n4239_1
.sym 85148 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85149 $abc$40744$n233
.sym 85150 VexRiscv._zz_153_
.sym 85152 $abc$40744$n4239_1
.sym 85155 VexRiscv._zz_36_[1]
.sym 85156 $abc$40744$n4235
.sym 85157 VexRiscv._zz_193_
.sym 85158 VexRiscv._zz_193_
.sym 85159 $abc$40744$n4094
.sym 85160 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 85161 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 85162 $abc$40744$n4243
.sym 85163 $abc$40744$n2633
.sym 85164 VexRiscv._zz_288_[10]
.sym 85165 $abc$40744$n4873_1
.sym 85166 VexRiscv._zz_36_[15]
.sym 85167 VexRiscv._zz_171_[0]
.sym 85173 VexRiscv._zz_44_[0]
.sym 85174 VexRiscv._zz_200_[2]
.sym 85176 VexRiscv._zz_290_[15]
.sym 85178 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 85179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85180 $abc$40744$n3744
.sym 85181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 85182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 85184 VexRiscv._zz_152_[31]
.sym 85185 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 85186 $abc$40744$n235
.sym 85188 $abc$40744$n4733
.sym 85191 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 85192 VexRiscv._zz_255_[1]
.sym 85193 $abc$40744$n4695
.sym 85194 VexRiscv._zz_287_[2]
.sym 85195 VexRiscv._zz_152_[15]
.sym 85196 $abc$40744$n4243
.sym 85199 VexRiscv._zz_152_[3]
.sym 85200 VexRiscv._zz_44_[1]
.sym 85201 VexRiscv._zz_191_
.sym 85204 $abc$40744$n4148
.sym 85206 $abc$40744$n235
.sym 85207 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 85208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85209 VexRiscv._zz_191_
.sym 85212 VexRiscv._zz_290_[15]
.sym 85213 VexRiscv._zz_152_[15]
.sym 85214 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 85220 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 85221 VexRiscv._zz_255_[1]
.sym 85224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 85225 $abc$40744$n235
.sym 85226 VexRiscv._zz_191_
.sym 85227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 85230 $abc$40744$n4148
.sym 85232 VexRiscv._zz_152_[31]
.sym 85236 VexRiscv._zz_287_[2]
.sym 85237 VexRiscv._zz_44_[0]
.sym 85238 VexRiscv._zz_200_[2]
.sym 85239 VexRiscv._zz_44_[1]
.sym 85243 $abc$40744$n3744
.sym 85245 VexRiscv._zz_152_[3]
.sym 85248 $abc$40744$n4243
.sym 85249 $abc$40744$n4733
.sym 85251 $abc$40744$n4695
.sym 85255 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 85256 $abc$40744$n4993
.sym 85257 $abc$40744$n5431
.sym 85258 $abc$40744$n4992
.sym 85259 $abc$40744$n5430_1
.sym 85260 $abc$40744$n5425
.sym 85261 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 85262 $abc$40744$n4991
.sym 85265 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 85267 $abc$40744$n5451
.sym 85268 $abc$40744$n4236_1
.sym 85269 VexRiscv._zz_152_[2]
.sym 85271 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 85272 VexRiscv.decode_to_execute_RS2[31]
.sym 85276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 85277 VexRiscv._zz_171_[1]
.sym 85278 VexRiscv._zz_313_
.sym 85279 VexRiscv._zz_313_
.sym 85280 $abc$40744$n4479_1
.sym 85281 VexRiscv.decode_to_execute_RS2[17]
.sym 85282 basesoc_vexriscv_ibus_adr[2]
.sym 85283 $abc$40744$n4755
.sym 85284 VexRiscv._zz_35_[11]
.sym 85285 $PACKER_VCC_NET
.sym 85286 VexRiscv._zz_130_[6]
.sym 85287 VexRiscv._zz_49_[1]
.sym 85289 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85290 VexRiscv._zz_152_[16]
.sym 85296 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 85297 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 85298 $abc$40744$n4738_1
.sym 85299 $abc$40744$n4234
.sym 85300 VexRiscv._zz_152_[17]
.sym 85301 $abc$40744$n3727_1
.sym 85303 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85304 $abc$40744$n4479_1
.sym 85305 $abc$40744$n4236_1
.sym 85307 VexRiscv._zz_161_
.sym 85308 $abc$40744$n4261_1
.sym 85309 $abc$40744$n4090
.sym 85310 $abc$40744$n4098
.sym 85311 $abc$40744$n4086
.sym 85312 $abc$40744$n4461_1
.sym 85314 VexRiscv._zz_152_[15]
.sym 85316 $abc$40744$n4235
.sym 85317 $abc$40744$n4462_1
.sym 85319 $abc$40744$n4094
.sym 85320 $abc$40744$n4087_1
.sym 85322 VexRiscv._zz_79_[30]
.sym 85323 $abc$40744$n4239_1
.sym 85324 $abc$40744$n4125
.sym 85327 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85329 VexRiscv._zz_152_[15]
.sym 85330 $abc$40744$n4125
.sym 85331 $abc$40744$n4236_1
.sym 85332 $abc$40744$n4462_1
.sym 85337 VexRiscv._zz_79_[30]
.sym 85341 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 85342 $abc$40744$n4261_1
.sym 85343 $abc$40744$n4738_1
.sym 85344 $abc$40744$n4479_1
.sym 85347 $abc$40744$n4094
.sym 85348 $abc$40744$n4090
.sym 85349 $abc$40744$n4098
.sym 85350 $abc$40744$n4086
.sym 85353 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85355 VexRiscv._zz_152_[15]
.sym 85356 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85359 $abc$40744$n4125
.sym 85360 VexRiscv._zz_152_[15]
.sym 85361 $abc$40744$n4234
.sym 85362 $abc$40744$n4235
.sym 85365 $abc$40744$n4461_1
.sym 85366 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 85367 $abc$40744$n4239_1
.sym 85368 $abc$40744$n3727_1
.sym 85372 VexRiscv._zz_152_[17]
.sym 85373 $abc$40744$n4087_1
.sym 85375 VexRiscv._zz_161_
.sym 85376 clk12_$glb_clk
.sym 85378 $abc$40744$n4735
.sym 85379 $abc$40744$n4739
.sym 85380 $abc$40744$n4491_1
.sym 85381 $abc$40744$n4764_1
.sym 85382 $abc$40744$n4736_1
.sym 85383 VexRiscv._zz_200_[17]
.sym 85384 $abc$40744$n4490_1
.sym 85385 VexRiscv.decode_to_execute_RS2[17]
.sym 85386 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 85388 sys_rst
.sym 85389 basesoc_dat_w[2]
.sym 85391 $abc$40744$n4236_1
.sym 85392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85393 $abc$40744$n4234
.sym 85394 $abc$40744$n4170_1
.sym 85395 VexRiscv._zz_161_
.sym 85396 $abc$40744$n4261_1
.sym 85397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 85400 VexRiscv.lastStagePc[7]
.sym 85402 VexRiscv._zz_152_[17]
.sym 85403 VexRiscv._zz_35_[31]
.sym 85405 $abc$40744$n6672
.sym 85406 $abc$40744$n235
.sym 85407 $abc$40744$n2644
.sym 85408 $abc$40744$n4239_1
.sym 85409 VexRiscv._zz_288_[0]
.sym 85410 $abc$40744$n6672
.sym 85411 VexRiscv._zz_35_[3]
.sym 85412 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 85413 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85419 $abc$40744$n5004
.sym 85421 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 85422 VexRiscv._zz_255_[1]
.sym 85424 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 85425 $abc$40744$n4460_1
.sym 85426 $abc$40744$n4429_1
.sym 85427 VexRiscv._zz_44_[0]
.sym 85428 VexRiscv._zz_35_[17]
.sym 85429 $abc$40744$n3727_1
.sym 85432 $abc$40744$n4458_1
.sym 85434 $abc$40744$n4243
.sym 85435 VexRiscv._zz_44_[1]
.sym 85436 $abc$40744$n4464_1
.sym 85437 $abc$40744$n4499_1
.sym 85440 $abc$40744$n4479_1
.sym 85441 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 85442 VexRiscv._zz_200_[17]
.sym 85443 $abc$40744$n3749
.sym 85444 VexRiscv.CsrPlugin_mepc[17]
.sym 85445 $abc$40744$n4261_1
.sym 85448 VexRiscv._zz_287_[2]
.sym 85449 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 85450 $abc$40744$n4465_1
.sym 85452 VexRiscv.CsrPlugin_mepc[17]
.sym 85453 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 85454 $abc$40744$n5004
.sym 85458 $abc$40744$n4429_1
.sym 85459 $abc$40744$n4243
.sym 85460 $abc$40744$n3727_1
.sym 85461 $abc$40744$n4465_1
.sym 85465 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 85467 VexRiscv._zz_255_[1]
.sym 85470 $abc$40744$n4479_1
.sym 85471 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 85472 $abc$40744$n4261_1
.sym 85473 $abc$40744$n4499_1
.sym 85476 VexRiscv._zz_287_[2]
.sym 85477 VexRiscv._zz_44_[0]
.sym 85478 VexRiscv._zz_44_[1]
.sym 85479 VexRiscv._zz_200_[17]
.sym 85482 $abc$40744$n3749
.sym 85483 $abc$40744$n4458_1
.sym 85484 $abc$40744$n4464_1
.sym 85485 $abc$40744$n4460_1
.sym 85490 VexRiscv._zz_35_[17]
.sym 85497 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 85499 clk12_$glb_clk
.sym 85500 VexRiscv.reset_$glb_sr
.sym 85501 $abc$40744$n6700_1
.sym 85502 $abc$40744$n4765
.sym 85503 $abc$40744$n4939
.sym 85504 VexRiscv.CsrPlugin_mtval[31]
.sym 85505 VexRiscv.CsrPlugin_mtval[15]
.sym 85506 $abc$40744$n4496_1
.sym 85507 VexRiscv.CsrPlugin_mtval[0]
.sym 85508 $abc$40744$n4768_1
.sym 85512 basesoc_vexriscv_ibus_adr[0]
.sym 85515 $abc$40744$n4234
.sym 85517 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 85518 $abc$40744$n5171_1
.sym 85519 VexRiscv._zz_152_[3]
.sym 85520 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 85521 $abc$40744$n5047_1
.sym 85522 VexRiscv._zz_50_[11]
.sym 85523 $abc$40744$n4239_1
.sym 85524 VexRiscv._zz_35_[17]
.sym 85525 basesoc_dat_w[7]
.sym 85526 $abc$40744$n4152
.sym 85527 VexRiscv._zz_35_[2]
.sym 85528 $abc$40744$n4243
.sym 85529 $abc$40744$n4266_1
.sym 85530 VexRiscv.CsrPlugin_mepc[17]
.sym 85531 $abc$40744$n5439
.sym 85532 $abc$40744$n4266_1
.sym 85533 VexRiscv._zz_41_[31]
.sym 85534 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 85535 sys_rst
.sym 85536 VexRiscv._zz_288_[1]
.sym 85542 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85543 $abc$40744$n6712
.sym 85545 VexRiscv._zz_79_[17]
.sym 85546 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 85547 $abc$40744$n5451
.sym 85549 VexRiscv.memory_arbitration_isValid
.sym 85550 $abc$40744$n5452
.sym 85551 $abc$40744$n4500_1
.sym 85553 $abc$40744$n4941_1
.sym 85555 $abc$40744$n4266_1
.sym 85556 $abc$40744$n4854_1
.sym 85557 $abc$40744$n5385_1
.sym 85558 VexRiscv.execute_to_memory_IS_DIV
.sym 85559 $abc$40744$n4851_1
.sym 85560 $abc$40744$n3638
.sym 85561 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85562 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 85563 VexRiscv._zz_193_
.sym 85565 $abc$40744$n4855
.sym 85566 $abc$40744$n5386
.sym 85567 VexRiscv.execute_to_memory_IS_DIV
.sym 85568 $abc$40744$n3638
.sym 85569 $abc$40744$n2633
.sym 85570 $abc$40744$n6672
.sym 85571 $abc$40744$n4852_1
.sym 85575 $abc$40744$n4500_1
.sym 85576 $abc$40744$n6672
.sym 85577 $abc$40744$n4266_1
.sym 85578 VexRiscv._zz_79_[17]
.sym 85582 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85583 $abc$40744$n3638
.sym 85584 $abc$40744$n4852_1
.sym 85587 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 85588 VexRiscv.memory_arbitration_isValid
.sym 85589 VexRiscv.execute_to_memory_IS_DIV
.sym 85590 $abc$40744$n4854_1
.sym 85593 $abc$40744$n4855
.sym 85595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85596 $abc$40744$n3638
.sym 85599 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85600 $abc$40744$n5386
.sym 85601 $abc$40744$n5385_1
.sym 85602 VexRiscv._zz_193_
.sym 85605 VexRiscv.memory_arbitration_isValid
.sym 85606 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 85607 $abc$40744$n4851_1
.sym 85608 VexRiscv.execute_to_memory_IS_DIV
.sym 85612 $abc$40744$n5452
.sym 85614 $abc$40744$n5451
.sym 85617 VexRiscv._zz_79_[17]
.sym 85619 $abc$40744$n6712
.sym 85620 $abc$40744$n4941_1
.sym 85621 $abc$40744$n2633
.sym 85622 clk12_$glb_clk
.sym 85624 $abc$40744$n4377_1
.sym 85625 $abc$40744$n4797_1
.sym 85626 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 85627 $abc$40744$n6694_1
.sym 85628 $abc$40744$n4776_1
.sym 85629 $abc$40744$n4757
.sym 85630 $abc$40744$n4755
.sym 85631 $abc$40744$n4507
.sym 85634 $abc$40744$n6675_1
.sym 85636 VexRiscv.CsrPlugin_mip_MEIP
.sym 85637 $abc$40744$n6712
.sym 85638 $abc$40744$n2644
.sym 85639 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 85642 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 85644 $abc$40744$n6712
.sym 85645 VexRiscv.CsrPlugin_hadException
.sym 85646 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 85647 $abc$40744$n4239_1
.sym 85648 VexRiscv._zz_201_[2]
.sym 85649 VexRiscv._zz_193_
.sym 85650 $abc$40744$n8240
.sym 85651 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 85652 VexRiscv.CsrPlugin_mtval[15]
.sym 85653 VexRiscv._zz_171_[0]
.sym 85654 basesoc_vexriscv_ibus_adr[0]
.sym 85655 $abc$40744$n2633
.sym 85656 VexRiscv._zz_288_[10]
.sym 85657 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 85658 $abc$40744$n4873_1
.sym 85659 $abc$40744$n4243
.sym 85666 VexRiscv._zz_201_[2]
.sym 85669 VexRiscv.CsrPlugin_mepc[2]
.sym 85670 $abc$40744$n4799_1
.sym 85671 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 85672 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 85674 $abc$40744$n4382_1
.sym 85675 VexRiscv.CsrPlugin_mtval[3]
.sym 85677 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 85679 VexRiscv._zz_288_[0]
.sym 85680 $abc$40744$n4384
.sym 85681 $abc$40744$n4377_1
.sym 85682 $abc$40744$n4382_1
.sym 85683 VexRiscv.CsrPlugin_hadException
.sym 85684 VexRiscv.CsrPlugin_mtval[2]
.sym 85685 $abc$40744$n4758_1
.sym 85689 $abc$40744$n4383_1
.sym 85693 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 85696 VexRiscv._zz_288_[1]
.sym 85699 VexRiscv._zz_201_[2]
.sym 85700 $abc$40744$n4377_1
.sym 85701 $abc$40744$n4799_1
.sym 85704 $abc$40744$n4383_1
.sym 85705 VexRiscv._zz_288_[1]
.sym 85706 VexRiscv._zz_288_[0]
.sym 85713 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 85716 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 85722 VexRiscv._zz_288_[1]
.sym 85723 VexRiscv._zz_288_[0]
.sym 85725 $abc$40744$n4383_1
.sym 85728 $abc$40744$n4382_1
.sym 85729 $abc$40744$n4384
.sym 85730 VexRiscv.CsrPlugin_mtval[2]
.sym 85731 VexRiscv.CsrPlugin_mepc[2]
.sym 85734 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 85740 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 85741 $abc$40744$n4758_1
.sym 85742 VexRiscv.CsrPlugin_mtval[3]
.sym 85743 $abc$40744$n4382_1
.sym 85744 VexRiscv.CsrPlugin_hadException
.sym 85745 clk12_$glb_clk
.sym 85747 VexRiscv._zz_36_[17]
.sym 85748 $abc$40744$n4508
.sym 85749 $abc$40744$n4333_1
.sym 85750 $abc$40744$n4494_1
.sym 85751 VexRiscv.CsrPlugin_mcause_interrupt
.sym 85752 VexRiscv._zz_35_[8]
.sym 85753 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 85754 $abc$40744$n4509
.sym 85760 $abc$40744$n4234
.sym 85761 VexRiscv._zz_152_[0]
.sym 85762 $abc$40744$n4230_1
.sym 85763 $abc$40744$n4382_1
.sym 85764 basesoc_we
.sym 85766 $abc$40744$n4377_1
.sym 85767 $abc$40744$n4236_1
.sym 85768 $abc$40744$n4384
.sym 85771 VexRiscv._zz_35_[11]
.sym 85772 VexRiscv._zz_49_[1]
.sym 85773 VexRiscv._zz_35_[17]
.sym 85774 VexRiscv._zz_130_[6]
.sym 85775 VexRiscv._zz_217_[28]
.sym 85776 VexRiscv._zz_313_
.sym 85779 $abc$40744$n4755
.sym 85780 $abc$40744$n4479_1
.sym 85781 basesoc_vexriscv_ibus_adr[2]
.sym 85782 VexRiscv._zz_152_[16]
.sym 85790 $abc$40744$n3638
.sym 85792 $abc$40744$n4512
.sym 85793 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 85794 $abc$40744$n3727_1
.sym 85795 $abc$40744$n5428
.sym 85796 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 85797 $abc$40744$n4530
.sym 85798 $abc$40744$n4243
.sym 85799 VexRiscv.memory_arbitration_isValid
.sym 85801 $abc$40744$n4399
.sym 85803 $abc$40744$n5439
.sym 85805 $abc$40744$n4465_1
.sym 85806 VexRiscv._zz_152_[16]
.sym 85807 $abc$40744$n4494_1
.sym 85808 $abc$40744$n4447_1
.sym 85809 $abc$40744$n5427_1
.sym 85813 $abc$40744$n4400_1
.sym 85814 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85815 $abc$40744$n2633
.sym 85816 VexRiscv.execute_to_memory_IS_DIV
.sym 85817 $abc$40744$n5440
.sym 85818 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 85821 $abc$40744$n5440
.sym 85823 $abc$40744$n5439
.sym 85827 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85828 VexRiscv._zz_152_[16]
.sym 85829 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 85833 $abc$40744$n4512
.sym 85834 $abc$40744$n4465_1
.sym 85835 $abc$40744$n3727_1
.sym 85836 $abc$40744$n4243
.sym 85839 $abc$40744$n4494_1
.sym 85840 $abc$40744$n4447_1
.sym 85841 $abc$40744$n4243
.sym 85842 $abc$40744$n3727_1
.sym 85845 $abc$40744$n4399
.sym 85846 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 85847 VexRiscv.memory_arbitration_isValid
.sym 85848 VexRiscv.execute_to_memory_IS_DIV
.sym 85852 $abc$40744$n3638
.sym 85853 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 85854 $abc$40744$n4400_1
.sym 85858 $abc$40744$n5427_1
.sym 85860 $abc$40744$n5428
.sym 85863 $abc$40744$n4494_1
.sym 85864 $abc$40744$n4530
.sym 85865 $abc$40744$n4243
.sym 85866 $abc$40744$n3727_1
.sym 85867 $abc$40744$n2633
.sym 85868 clk12_$glb_clk
.sym 85870 array_muxed1[14]
.sym 85872 $abc$40744$n4502
.sym 85873 basesoc_vexriscv_dbus_adr[6]
.sym 85874 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 85877 VexRiscv._zz_35_[17]
.sym 85885 $abc$40744$n4236_1
.sym 85887 VexRiscv.memory_arbitration_isValid
.sym 85888 $abc$40744$n4511
.sym 85889 $abc$40744$n4234
.sym 85892 VexRiscv.memory_arbitration_isValid
.sym 85894 VexRiscv._zz_171_[1]
.sym 85895 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 85897 $abc$40744$n6672
.sym 85898 $abc$40744$n6672
.sym 85899 VexRiscv._zz_152_[17]
.sym 85900 $abc$40744$n2644
.sym 85901 spiflash_miso1
.sym 85902 VexRiscv._zz_152_[17]
.sym 85903 $abc$40744$n4505
.sym 85904 VexRiscv._zz_217_[20]
.sym 85905 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85911 VexRiscv._zz_217_[20]
.sym 85915 $abc$40744$n4554_1
.sym 85916 VexRiscv._zz_79_[20]
.sym 85917 VexRiscv._zz_164_[20]
.sym 85918 VexRiscv._zz_216_[20]
.sym 85919 $abc$40744$n4551_1
.sym 85921 $abc$40744$n6672
.sym 85922 VexRiscv._zz_35_[20]
.sym 85923 VexRiscv._zz_35_[28]
.sym 85924 $abc$40744$n6712
.sym 85925 VexRiscv._zz_164_[20]
.sym 85926 $abc$40744$n4868
.sym 85930 $abc$40744$n4952
.sym 85932 $abc$40744$n4953_1
.sym 85937 $abc$40744$n6675_1
.sym 85940 $abc$40744$n4266_1
.sym 85942 $abc$40744$n4872
.sym 85944 $abc$40744$n4266_1
.sym 85945 $abc$40744$n6672
.sym 85946 $abc$40744$n4554_1
.sym 85947 VexRiscv._zz_79_[20]
.sym 85950 $abc$40744$n4551_1
.sym 85951 $abc$40744$n4266_1
.sym 85953 VexRiscv._zz_35_[20]
.sym 85956 VexRiscv._zz_35_[20]
.sym 85962 VexRiscv._zz_79_[20]
.sym 85963 $abc$40744$n4872
.sym 85964 $abc$40744$n4953_1
.sym 85965 $abc$40744$n6712
.sym 85969 VexRiscv._zz_164_[20]
.sym 85970 VexRiscv._zz_217_[20]
.sym 85971 $abc$40744$n6675_1
.sym 85974 VexRiscv._zz_216_[20]
.sym 85975 VexRiscv._zz_164_[20]
.sym 85977 $abc$40744$n4868
.sym 85980 $abc$40744$n4872
.sym 85981 $abc$40744$n4952
.sym 85982 VexRiscv._zz_35_[20]
.sym 85988 VexRiscv._zz_35_[28]
.sym 85991 clk12_$glb_clk
.sym 85992 VexRiscv.reset_$glb_sr
.sym 85995 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 85998 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 86006 $abc$40744$n3638
.sym 86010 VexRiscv._zz_35_[17]
.sym 86015 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 86017 $PACKER_VCC_NET
.sym 86018 $abc$40744$n2492
.sym 86020 user_btn2
.sym 86021 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 86023 $abc$40744$n4267_1
.sym 86024 VexRiscv.CsrPlugin_mepc[17]
.sym 86025 $abc$40744$n4266_1
.sym 86026 $abc$40744$n4266_1
.sym 86027 sys_rst
.sym 86028 $abc$40744$n4872
.sym 86041 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 86044 VexRiscv._zz_79_[28]
.sym 86045 $abc$40744$n4741
.sym 86049 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 86050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 86051 VexRiscv._zz_79_[19]
.sym 86052 VexRiscv.memory_arbitration_isValid
.sym 86053 VexRiscv._zz_79_[26]
.sym 86055 VexRiscv._zz_79_[20]
.sym 86057 $abc$40744$n3638
.sym 86058 VexRiscv.execute_to_memory_IS_DIV
.sym 86059 $abc$40744$n4742_1
.sym 86060 $abc$40744$n4261_1
.sym 86061 VexRiscv._zz_161_
.sym 86062 $abc$40744$n4479_1
.sym 86063 $abc$40744$n4701
.sym 86065 VexRiscv._zz_79_[22]
.sym 86070 VexRiscv._zz_79_[28]
.sym 86073 VexRiscv.execute_to_memory_IS_DIV
.sym 86074 $abc$40744$n4741
.sym 86075 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 86076 VexRiscv.memory_arbitration_isValid
.sym 86079 $abc$40744$n4701
.sym 86080 $abc$40744$n4479_1
.sym 86081 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 86082 $abc$40744$n4261_1
.sym 86085 $abc$40744$n3638
.sym 86086 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 86088 $abc$40744$n4742_1
.sym 86092 VexRiscv._zz_79_[19]
.sym 86099 VexRiscv._zz_79_[26]
.sym 86106 VexRiscv._zz_79_[20]
.sym 86112 VexRiscv._zz_79_[22]
.sym 86113 VexRiscv._zz_161_
.sym 86114 clk12_$glb_clk
.sym 86116 VexRiscv.CsrPlugin_mtval[17]
.sym 86120 $abc$40744$n4505
.sym 86122 VexRiscv.CsrPlugin_mtval[22]
.sym 86130 $abc$40744$n4234
.sym 86133 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 86134 $abc$40744$n2644
.sym 86139 $abc$40744$n6712
.sym 86144 $abc$40744$n2492
.sym 86146 $abc$40744$n4873_1
.sym 86148 basesoc_vexriscv_ibus_adr[0]
.sym 86150 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 86157 VexRiscv._zz_164_[28]
.sym 86160 spiflash_bus_dat_r[25]
.sym 86162 $abc$40744$n4702
.sym 86165 VexRiscv._zz_216_[28]
.sym 86167 VexRiscv._zz_79_[28]
.sym 86168 $abc$40744$n2509
.sym 86170 $abc$40744$n6672
.sym 86171 spiflash_miso1
.sym 86172 $abc$40744$n4699
.sym 86174 VexRiscv._zz_35_[28]
.sym 86176 $abc$40744$n4985
.sym 86177 $abc$40744$n6712
.sym 86181 VexRiscv._zz_217_[28]
.sym 86183 $abc$40744$n4984_1
.sym 86185 $abc$40744$n4266_1
.sym 86186 $abc$40744$n4868
.sym 86187 $abc$40744$n6675_1
.sym 86188 $abc$40744$n4872
.sym 86193 spiflash_bus_dat_r[25]
.sym 86196 spiflash_miso1
.sym 86202 $abc$40744$n6712
.sym 86203 VexRiscv._zz_79_[28]
.sym 86205 $abc$40744$n4985
.sym 86209 VexRiscv._zz_164_[28]
.sym 86210 VexRiscv._zz_216_[28]
.sym 86211 $abc$40744$n4868
.sym 86214 $abc$40744$n4699
.sym 86215 $abc$40744$n4266_1
.sym 86217 VexRiscv._zz_35_[28]
.sym 86220 $abc$40744$n6675_1
.sym 86221 VexRiscv._zz_164_[28]
.sym 86222 VexRiscv._zz_217_[28]
.sym 86223 $abc$40744$n6672
.sym 86226 $abc$40744$n4872
.sym 86227 VexRiscv._zz_35_[28]
.sym 86229 $abc$40744$n4984_1
.sym 86232 VexRiscv._zz_79_[28]
.sym 86234 $abc$40744$n4702
.sym 86235 $abc$40744$n6672
.sym 86236 $abc$40744$n2509
.sym 86237 clk12_$glb_clk
.sym 86238 sys_rst_$glb_sr
.sym 86239 $abc$40744$n2492
.sym 86245 $abc$40744$n184
.sym 86246 waittimer2_count[15]
.sym 86255 $abc$40744$n4230_1
.sym 86264 user_btn2
.sym 86267 VexRiscv._zz_217_[28]
.sym 86272 basesoc_vexriscv_ibus_adr[2]
.sym 86284 $abc$40744$n4698
.sym 86286 $abc$40744$n4983_1
.sym 86295 $abc$40744$n4267_1
.sym 86301 VexRiscv._zz_36_[28]
.sym 86306 $abc$40744$n4873_1
.sym 86313 $abc$40744$n4698
.sym 86314 VexRiscv._zz_36_[28]
.sym 86315 $abc$40744$n4267_1
.sym 86337 $abc$40744$n4983_1
.sym 86338 VexRiscv._zz_36_[28]
.sym 86340 $abc$40744$n4873_1
.sym 86359 $abc$40744$n2586_$glb_ce
.sym 86360 clk12_$glb_clk
.sym 86377 $abc$40744$n6630
.sym 86379 waittimer2_count[15]
.sym 86381 $abc$40744$n2492
.sym 86412 basesoc_vexriscv_ibus_adr[1]
.sym 86421 basesoc_vexriscv_ibus_adr[2]
.sym 86423 $PACKER_VCC_NET
.sym 86430 $abc$40744$n2551
.sym 86431 basesoc_vexriscv_ibus_adr[0]
.sym 86435 $nextpnr_ICESTORM_LC_12$O
.sym 86437 basesoc_vexriscv_ibus_adr[0]
.sym 86441 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 86443 basesoc_vexriscv_ibus_adr[1]
.sym 86448 basesoc_vexriscv_ibus_adr[2]
.sym 86451 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 86462 $PACKER_VCC_NET
.sym 86463 basesoc_vexriscv_ibus_adr[0]
.sym 86482 $abc$40744$n2551
.sym 86483 clk12_$glb_clk
.sym 86484 VexRiscv.reset_$glb_sr
.sym 86505 $PACKER_VCC_NET
.sym 86511 $abc$40744$n4239_1
.sym 86585 $abc$40744$n6473_1
.sym 86586 $abc$40744$n6467_1
.sym 86587 $abc$40744$n6489_1
.sym 86588 $abc$40744$n6464_1
.sym 86589 spram_datain00[5]
.sym 86590 spram_datain00[0]
.sym 86591 spram_datain10[0]
.sym 86592 spram_datain10[5]
.sym 86597 user_btn2
.sym 86604 spiflash_miso1
.sym 86608 basesoc_dat_w[7]
.sym 86617 array_muxed0[9]
.sym 86618 array_muxed0[13]
.sym 86619 user_btn2
.sym 86620 $abc$40744$n6455_1
.sym 86639 array_muxed1[2]
.sym 86643 array_muxed1[4]
.sym 86644 $abc$40744$n5859
.sym 86648 array_muxed1[8]
.sym 86657 array_muxed1[13]
.sym 86661 $abc$40744$n5859
.sym 86663 array_muxed1[8]
.sym 86666 array_muxed1[8]
.sym 86668 $abc$40744$n5859
.sym 86673 array_muxed1[13]
.sym 86675 $abc$40744$n5859
.sym 86680 $abc$40744$n5859
.sym 86681 array_muxed1[4]
.sym 86685 $abc$40744$n5859
.sym 86687 array_muxed1[2]
.sym 86690 $abc$40744$n5859
.sym 86692 array_muxed1[13]
.sym 86696 array_muxed1[4]
.sym 86699 $abc$40744$n5859
.sym 86702 $abc$40744$n5859
.sym 86704 array_muxed1[2]
.sym 86711 spiflash_miso
.sym 86713 spram_datain10[1]
.sym 86714 spram_datain00[1]
.sym 86715 spram_datain00[14]
.sym 86716 spram_maskwren00[2]
.sym 86717 spram_maskwren10[0]
.sym 86718 spram_maskwren00[0]
.sym 86719 spram_datain10[14]
.sym 86720 spram_maskwren10[2]
.sym 86726 spram_datain10[0]
.sym 86727 $abc$40744$n6487_1
.sym 86729 spram_datain00[8]
.sym 86730 spram_dataout00[3]
.sym 86731 spram_datain00[13]
.sym 86732 spram_dataout00[4]
.sym 86733 $abc$40744$n6481_1
.sym 86735 spram_datain00[2]
.sym 86736 spram_dataout00[6]
.sym 86742 array_muxed0[10]
.sym 86747 spram_dataout00[13]
.sym 86748 spram_datain10[13]
.sym 86750 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86752 array_muxed1[5]
.sym 86755 array_muxed0[7]
.sym 86758 spiflash_miso
.sym 86759 spram_dataout10[4]
.sym 86762 serial_tx
.sym 86764 spiflash_mosi
.sym 86767 $abc$40744$n6489_1
.sym 86770 spram_dataout10[13]
.sym 86775 spram_datain10[13]
.sym 86776 VexRiscv._zz_130_[4]
.sym 86778 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 86790 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 86792 $abc$40744$n2516
.sym 86793 $abc$40744$n6325_1
.sym 86808 $abc$40744$n6328_1
.sym 86809 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 86810 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 86811 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86812 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86815 spiflash_miso
.sym 86816 $abc$40744$n6080_1
.sym 86817 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86825 spiflash_miso
.sym 86829 $abc$40744$n6080_1
.sym 86830 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86831 $abc$40744$n6325_1
.sym 86832 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86835 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 86837 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 86838 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86841 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 86842 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 86844 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 86847 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 86848 $abc$40744$n6080_1
.sym 86849 $abc$40744$n6328_1
.sym 86850 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 86869 $abc$40744$n2516
.sym 86870 clk12_$glb_clk
.sym 86871 sys_rst_$glb_sr
.sym 86880 array_muxed1[14]
.sym 86882 basesoc_dat_w[3]
.sym 86883 array_muxed1[14]
.sym 86887 array_muxed0[6]
.sym 86890 $abc$40744$n6461_1
.sym 86891 spram_datain10[8]
.sym 86892 $abc$40744$n6491_1
.sym 86896 spram_datain00[14]
.sym 86897 basesoc_uart_rx_fifo_consume[0]
.sym 86898 VexRiscv.decode_to_execute_RS2[8]
.sym 86900 VexRiscv._zz_171_[1]
.sym 86901 array_muxed1[1]
.sym 86902 $abc$40744$n6080_1
.sym 86903 $abc$40744$n8240
.sym 86905 VexRiscv._zz_171_[1]
.sym 86906 basesoc_dat_w[7]
.sym 86907 $abc$40744$n6080_1
.sym 86920 array_muxed1[3]
.sym 86921 array_muxed1[7]
.sym 86928 sys_rst
.sym 86944 spiflash_i
.sym 86946 spiflash_i
.sym 86952 array_muxed1[7]
.sym 86958 spiflash_i
.sym 86960 sys_rst
.sym 86966 array_muxed1[3]
.sym 86991 spiflash_i
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 86997 $abc$40744$n7855
.sym 86999 basesoc_uart_rx_fifo_consume[1]
.sym 87005 array_muxed0[6]
.sym 87007 array_muxed0[2]
.sym 87008 array_muxed0[6]
.sym 87010 array_muxed1[9]
.sym 87011 basesoc_dat_w[7]
.sym 87015 basesoc_dat_w[3]
.sym 87017 array_muxed0[9]
.sym 87020 basesoc_uart_rx_fifo_consume[1]
.sym 87024 array_muxed0[2]
.sym 87025 array_muxed0[1]
.sym 87026 basesoc_timer0_eventmanager_pending_w
.sym 87027 basesoc_uart_rx_fifo_produce[2]
.sym 87028 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 87029 basesoc_uart_rx_fifo_produce[3]
.sym 87030 spiflash_i
.sym 87039 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 87040 VexRiscv._zz_130_[0]
.sym 87053 VexRiscv._zz_130_[4]
.sym 87054 VexRiscv._zz_171_[0]
.sym 87056 VexRiscv._zz_130_[1]
.sym 87058 VexRiscv.decode_to_execute_RS2[8]
.sym 87060 VexRiscv._zz_171_[1]
.sym 87062 VexRiscv._zz_171_[0]
.sym 87063 $abc$40744$n8240
.sym 87064 VexRiscv.decode_to_execute_RS2[17]
.sym 87065 VexRiscv._zz_171_[1]
.sym 87067 VexRiscv.decode_to_execute_RS2[12]
.sym 87069 VexRiscv._zz_130_[1]
.sym 87081 VexRiscv._zz_171_[0]
.sym 87082 VexRiscv._zz_171_[1]
.sym 87083 VexRiscv.decode_to_execute_RS2[12]
.sym 87084 VexRiscv._zz_130_[4]
.sym 87093 VexRiscv.decode_to_execute_RS2[8]
.sym 87094 VexRiscv._zz_171_[1]
.sym 87095 VexRiscv._zz_130_[0]
.sym 87096 VexRiscv._zz_171_[0]
.sym 87102 VexRiscv._zz_171_[1]
.sym 87105 VexRiscv._zz_130_[1]
.sym 87106 VexRiscv.decode_to_execute_RS2[17]
.sym 87107 VexRiscv._zz_171_[1]
.sym 87111 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 87115 $abc$40744$n8240
.sym 87116 clk12_$glb_clk
.sym 87120 basesoc_uart_rx_fifo_produce[2]
.sym 87121 basesoc_uart_rx_fifo_produce[3]
.sym 87122 basesoc_uart_rx_fifo_produce[0]
.sym 87123 $abc$40744$n2417
.sym 87124 $abc$40744$n2418
.sym 87128 $PACKER_VCC_NET
.sym 87136 VexRiscv._zz_130_[0]
.sym 87140 $abc$40744$n2296
.sym 87142 VexRiscv.decode_to_execute_RS2[9]
.sym 87143 basesoc_uart_rx_fifo_produce[0]
.sym 87148 serial_tx
.sym 87149 array_muxed0[5]
.sym 87152 $abc$40744$n6152
.sym 87153 $abc$40744$n2290
.sym 87161 basesoc_uart_rx_fifo_consume[2]
.sym 87162 basesoc_uart_rx_fifo_consume[3]
.sym 87163 basesoc_uart_rx_fifo_consume[1]
.sym 87167 basesoc_uart_rx_fifo_consume[0]
.sym 87170 sys_rst
.sym 87172 basesoc_uart_rx_fifo_do_read
.sym 87186 $abc$40744$n2398
.sym 87191 $nextpnr_ICESTORM_LC_13$O
.sym 87193 basesoc_uart_rx_fifo_consume[0]
.sym 87197 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 87199 basesoc_uart_rx_fifo_consume[1]
.sym 87203 $auto$alumacc.cc:474:replace_alu$4069.C[3]
.sym 87206 basesoc_uart_rx_fifo_consume[2]
.sym 87207 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 87210 basesoc_uart_rx_fifo_consume[3]
.sym 87213 $auto$alumacc.cc:474:replace_alu$4069.C[3]
.sym 87216 basesoc_uart_rx_fifo_do_read
.sym 87218 sys_rst
.sym 87219 basesoc_uart_rx_fifo_consume[0]
.sym 87238 $abc$40744$n2398
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87248 basesoc_uart_eventmanager_pending_w[1]
.sym 87252 VexRiscv._zz_130_[6]
.sym 87253 spiflash_i
.sym 87258 sys_rst
.sym 87259 basesoc_uart_rx_fifo_wrport_we
.sym 87261 basesoc_uart_rx_fifo_consume[3]
.sym 87265 VexRiscv._zz_130_[4]
.sym 87267 $abc$40744$n3850_1
.sym 87269 $PACKER_GND_NET
.sym 87271 basesoc_uart_phy_source_payload_data[2]
.sym 87272 $abc$40744$n2398
.sym 87273 $abc$40744$n6489_1
.sym 87274 $PACKER_VCC_NET
.sym 87275 VexRiscv._zz_313_
.sym 87285 $abc$40744$n3872_1
.sym 87286 VexRiscv._zz_130_[1]
.sym 87288 basesoc_uart_rx_fifo_readable
.sym 87293 VexRiscv._zz_130_[2]
.sym 87296 VexRiscv._zz_171_[0]
.sym 87298 basesoc_uart_rx_old_trigger
.sym 87302 VexRiscv.decode_to_execute_RS2[9]
.sym 87305 VexRiscv._zz_130_[6]
.sym 87306 VexRiscv._zz_171_[1]
.sym 87309 $abc$40744$n8240
.sym 87312 $abc$40744$n2356
.sym 87313 sys_rst
.sym 87330 VexRiscv._zz_130_[6]
.sym 87333 VexRiscv._zz_171_[1]
.sym 87334 VexRiscv._zz_130_[1]
.sym 87335 VexRiscv._zz_171_[0]
.sym 87336 VexRiscv.decode_to_execute_RS2[9]
.sym 87346 VexRiscv._zz_130_[2]
.sym 87351 basesoc_uart_rx_old_trigger
.sym 87353 basesoc_uart_rx_fifo_readable
.sym 87357 $abc$40744$n2356
.sym 87358 sys_rst
.sym 87359 $abc$40744$n3872_1
.sym 87361 $abc$40744$n8240
.sym 87362 clk12_$glb_clk
.sym 87364 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 87365 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 87366 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 87371 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 87375 VexRiscv._zz_313_
.sym 87377 basesoc_timer0_value[8]
.sym 87379 $abc$40744$n3872_1
.sym 87382 VexRiscv._zz_130_[1]
.sym 87384 VexRiscv._zz_171_[0]
.sym 87388 $abc$40744$n235
.sym 87389 basesoc_uart_rx_fifo_consume[0]
.sym 87390 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 87391 array_muxed0[1]
.sym 87392 VexRiscv._zz_171_[1]
.sym 87395 $abc$40744$n8240
.sym 87398 basesoc_vexriscv_dbus_adr[28]
.sym 87399 $abc$40744$n235
.sym 87410 $abc$40744$n2296
.sym 87412 basesoc_uart_phy_tx_reg[0]
.sym 87423 $abc$40744$n2290
.sym 87427 $abc$40744$n3850_1
.sym 87435 $abc$40744$n6976
.sym 87444 $abc$40744$n6976
.sym 87446 $abc$40744$n2296
.sym 87456 $abc$40744$n2296
.sym 87457 $abc$40744$n3850_1
.sym 87458 basesoc_uart_phy_tx_reg[0]
.sym 87484 $abc$40744$n2290
.sym 87485 clk12_$glb_clk
.sym 87486 sys_rst_$glb_sr
.sym 87488 basesoc_vexriscv_dbus_adr[1]
.sym 87489 basesoc_vexriscv_dbus_adr[13]
.sym 87490 basesoc_vexriscv_dbus_adr[28]
.sym 87498 user_btn2
.sym 87503 VexRiscv._zz_191_
.sym 87505 VexRiscv._zz_136_[5]
.sym 87507 $abc$40744$n2633
.sym 87510 VexRiscv._zz_191_
.sym 87511 array_muxed0[2]
.sym 87514 basesoc_timer0_eventmanager_pending_w
.sym 87515 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 87516 basesoc_timer0_eventmanager_storage
.sym 87517 array_muxed0[1]
.sym 87519 basesoc_timer0_value[8]
.sym 87520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87521 VexRiscv.decode_to_execute_RS2[30]
.sym 87522 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 87536 basesoc_vexriscv_ibus_adr[13]
.sym 87537 basesoc_uart_phy_rx_reg[2]
.sym 87539 $abc$40744$n2329
.sym 87541 basesoc_uart_phy_rx_reg[5]
.sym 87545 grant
.sym 87546 basesoc_vexriscv_dbus_adr[13]
.sym 87548 $abc$40744$n235
.sym 87549 VexRiscv._zz_191_
.sym 87550 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 87553 basesoc_vexriscv_dbus_adr[1]
.sym 87554 basesoc_vexriscv_ibus_adr[1]
.sym 87556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 87567 grant
.sym 87569 basesoc_vexriscv_ibus_adr[13]
.sym 87570 basesoc_vexriscv_dbus_adr[13]
.sym 87582 basesoc_uart_phy_rx_reg[2]
.sym 87591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 87592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 87593 VexRiscv._zz_191_
.sym 87594 $abc$40744$n235
.sym 87599 basesoc_uart_phy_rx_reg[5]
.sym 87603 grant
.sym 87604 basesoc_vexriscv_dbus_adr[1]
.sym 87605 basesoc_vexriscv_ibus_adr[1]
.sym 87607 $abc$40744$n2329
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87612 VexRiscv.externalInterruptArray_regNext[0]
.sym 87613 VexRiscv.CsrPlugin_mepc[30]
.sym 87614 VexRiscv.externalInterruptArray_regNext[1]
.sym 87616 $abc$40744$n5376_1
.sym 87620 array_muxed0[2]
.sym 87622 VexRiscv._zz_50_[11]
.sym 87629 basesoc_dat_w[3]
.sym 87634 $abc$40744$n5383
.sym 87635 $abc$40744$n2394
.sym 87637 $abc$40744$n6152
.sym 87639 $abc$40744$n5446
.sym 87640 $abc$40744$n5413
.sym 87641 basesoc_uart_phy_uart_clk_rxen
.sym 87642 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 87643 basesoc_uart_eventmanager_pending_w[0]
.sym 87644 basesoc_timer0_load_storage[8]
.sym 87645 VexRiscv.decode_to_execute_RS2[9]
.sym 87653 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 87655 basesoc_uart_rx_fifo_do_read
.sym 87663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87670 sys_rst
.sym 87680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87703 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 87715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87726 sys_rst
.sym 87727 basesoc_uart_rx_fifo_do_read
.sym 87730 $abc$40744$n2586_$glb_ce
.sym 87731 clk12_$glb_clk
.sym 87733 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 87734 reset_delay[0]
.sym 87736 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 87737 $abc$40744$n2548
.sym 87738 $abc$40744$n6711_1
.sym 87739 $abc$40744$n5383
.sym 87743 VexRiscv._zz_200_[31]
.sym 87757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 87758 $abc$40744$n5315_1
.sym 87759 $abc$40744$n4868
.sym 87760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 87761 $abc$40744$n6712
.sym 87762 $PACKER_GND_NET
.sym 87763 $abc$40744$n3861
.sym 87765 $abc$40744$n6489_1
.sym 87766 VexRiscv._zz_313_
.sym 87768 $abc$40744$n2398
.sym 87776 basesoc_uart_phy_rx
.sym 87779 basesoc_uart_phy_rx_busy
.sym 87782 $abc$40744$n210
.sym 87784 $abc$40744$n204
.sym 87787 $abc$40744$n3872_1
.sym 87789 $abc$40744$n2398
.sym 87794 $abc$40744$n206
.sym 87795 basesoc_uart_phy_rx_r
.sym 87797 $abc$40744$n6152
.sym 87799 $abc$40744$n208
.sym 87801 basesoc_uart_phy_uart_clk_rxen
.sym 87803 basesoc_timer0_en_storage
.sym 87804 basesoc_timer0_load_storage[8]
.sym 87809 $abc$40744$n206
.sym 87813 $abc$40744$n204
.sym 87814 $abc$40744$n206
.sym 87815 $abc$40744$n210
.sym 87816 $abc$40744$n208
.sym 87822 $abc$40744$n210
.sym 87831 basesoc_timer0_en_storage
.sym 87832 $abc$40744$n6152
.sym 87834 basesoc_timer0_load_storage[8]
.sym 87838 basesoc_uart_phy_rx
.sym 87843 $abc$40744$n3872_1
.sym 87845 $abc$40744$n2398
.sym 87849 basesoc_uart_phy_rx_busy
.sym 87850 basesoc_uart_phy_rx
.sym 87851 basesoc_uart_phy_rx_r
.sym 87852 basesoc_uart_phy_uart_clk_rxen
.sym 87854 clk12_$glb_clk
.sym 87855 sys_rst_$glb_sr
.sym 87856 $abc$40744$n6712
.sym 87857 $abc$40744$n4869
.sym 87858 $abc$40744$n6710_1
.sym 87859 $abc$40744$n4864_1
.sym 87860 $abc$40744$n206
.sym 87861 $abc$40744$n4871
.sym 87862 $abc$40744$n4870_1
.sym 87863 $abc$40744$n4868
.sym 87866 $abc$40744$n4267_1
.sym 87867 spiflash_miso1
.sym 87868 $abc$40744$n210
.sym 87871 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 87872 $abc$40744$n2547
.sym 87875 $abc$40744$n3872_1
.sym 87878 VexRiscv._zz_193_
.sym 87880 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 87881 basesoc_uart_rx_fifo_consume[0]
.sym 87882 $abc$40744$n6675_1
.sym 87883 VexRiscv._zz_171_[1]
.sym 87884 $abc$40744$n2547
.sym 87885 $abc$40744$n208
.sym 87887 $abc$40744$n4868
.sym 87889 $abc$40744$n6712
.sym 87890 $abc$40744$n8240
.sym 87891 $abc$40744$n235
.sym 87898 $abc$40744$n235
.sym 87901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 87903 VexRiscv._zz_162_
.sym 87904 VexRiscv._zz_193_
.sym 87905 $abc$40744$n4394_1
.sym 87906 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 87907 VexRiscv._zz_35_[11]
.sym 87908 basesoc_uart_rx_fifo_do_read
.sym 87909 $abc$40744$n6673_1
.sym 87911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 87912 $abc$40744$n6674_1
.sym 87913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 87914 VexRiscv._zz_163_[0]
.sym 87916 sys_rst
.sym 87917 VexRiscv._zz_163_[3]
.sym 87918 VexRiscv._zz_163_[4]
.sym 87919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 87920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 87922 $abc$40744$n4254_1
.sym 87923 VexRiscv._zz_163_[1]
.sym 87924 $abc$40744$n2394
.sym 87925 por_rst
.sym 87926 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 87927 VexRiscv._zz_163_[2]
.sym 87928 $abc$40744$n4266_1
.sym 87932 basesoc_uart_rx_fifo_do_read
.sym 87936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 87938 VexRiscv._zz_163_[0]
.sym 87939 VexRiscv._zz_162_
.sym 87943 $abc$40744$n4394_1
.sym 87944 $abc$40744$n4266_1
.sym 87945 VexRiscv._zz_35_[11]
.sym 87948 $abc$40744$n235
.sym 87949 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 87950 VexRiscv._zz_193_
.sym 87951 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 87954 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 87955 VexRiscv._zz_163_[2]
.sym 87956 VexRiscv._zz_163_[3]
.sym 87957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 87961 $abc$40744$n4254_1
.sym 87962 $abc$40744$n6673_1
.sym 87963 $abc$40744$n6674_1
.sym 87967 por_rst
.sym 87969 sys_rst
.sym 87972 VexRiscv._zz_163_[4]
.sym 87973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 87974 VexRiscv._zz_163_[1]
.sym 87975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 87976 $abc$40744$n2394
.sym 87977 clk12_$glb_clk
.sym 87978 sys_rst_$glb_sr
.sym 87979 VexRiscv._zz_164_[3]
.sym 87980 VexRiscv._zz_164_[15]
.sym 87981 VexRiscv._zz_163_[1]
.sym 87982 VexRiscv._zz_164_[10]
.sym 87983 VexRiscv._zz_163_[3]
.sym 87984 VexRiscv._zz_163_[4]
.sym 87985 VexRiscv._zz_163_[2]
.sym 87986 VexRiscv._zz_164_[9]
.sym 87989 $abc$40744$n6672
.sym 87990 $abc$40744$n4479_1
.sym 87993 VexRiscv._zz_35_[11]
.sym 87995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 87996 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 87998 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88001 $abc$40744$n4394_1
.sym 88003 array_muxed0[2]
.sym 88004 VexRiscv._zz_79_[15]
.sym 88005 $abc$40744$n4466_1
.sym 88006 VexRiscv._zz_216_[6]
.sym 88007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 88008 $abc$40744$n4872
.sym 88009 $abc$40744$n4267_1
.sym 88010 VexRiscv._zz_161_
.sym 88011 VexRiscv._zz_216_[3]
.sym 88012 VexRiscv._zz_164_[3]
.sym 88013 VexRiscv.decode_to_execute_RS2[30]
.sym 88014 VexRiscv._zz_161_
.sym 88020 VexRiscv._zz_79_[15]
.sym 88021 $abc$40744$n4467_1
.sym 88022 $abc$40744$n4916
.sym 88024 $abc$40744$n4872
.sym 88025 $abc$40744$n6675_1
.sym 88026 basesoc_uart_rx_fifo_consume[0]
.sym 88027 VexRiscv._zz_35_[15]
.sym 88028 $abc$40744$n6712
.sym 88030 $abc$40744$n4933
.sym 88031 $abc$40744$n4868
.sym 88032 $abc$40744$n4872
.sym 88033 $abc$40744$n4266_1
.sym 88034 VexRiscv._zz_216_[15]
.sym 88035 $abc$40744$n4468_1
.sym 88037 $PACKER_VCC_NET
.sym 88038 $abc$40744$n2398
.sym 88040 $abc$40744$n4932_1
.sym 88043 VexRiscv._zz_217_[15]
.sym 88045 VexRiscv._zz_164_[15]
.sym 88046 $abc$40744$n6672
.sym 88051 VexRiscv._zz_35_[11]
.sym 88053 $abc$40744$n4916
.sym 88054 $abc$40744$n4872
.sym 88055 VexRiscv._zz_35_[11]
.sym 88059 $abc$40744$n6672
.sym 88060 VexRiscv._zz_79_[15]
.sym 88062 $abc$40744$n4468_1
.sym 88065 $abc$40744$n4868
.sym 88066 VexRiscv._zz_216_[15]
.sym 88067 VexRiscv._zz_164_[15]
.sym 88072 $abc$40744$n4932_1
.sym 88073 VexRiscv._zz_35_[15]
.sym 88074 $abc$40744$n4872
.sym 88077 VexRiscv._zz_79_[15]
.sym 88078 $abc$40744$n4933
.sym 88080 $abc$40744$n6712
.sym 88083 $abc$40744$n4467_1
.sym 88085 VexRiscv._zz_35_[15]
.sym 88086 $abc$40744$n4266_1
.sym 88089 basesoc_uart_rx_fifo_consume[0]
.sym 88090 $PACKER_VCC_NET
.sym 88095 $abc$40744$n6675_1
.sym 88096 VexRiscv._zz_164_[15]
.sym 88097 VexRiscv._zz_217_[15]
.sym 88099 $abc$40744$n2398
.sym 88100 clk12_$glb_clk
.sym 88101 sys_rst_$glb_sr
.sym 88102 $abc$40744$n4896_1
.sym 88103 $abc$40744$n4908_1
.sym 88104 $abc$40744$n4885_1
.sym 88105 $abc$40744$n4884_1
.sym 88106 $abc$40744$n4897
.sym 88107 $abc$40744$n4895
.sym 88108 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 88109 $abc$40744$n4909
.sym 88110 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 88112 basesoc_dat_w[7]
.sym 88113 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 88114 VexRiscv._zz_171_[1]
.sym 88116 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 88117 VexRiscv._zz_164_[10]
.sym 88119 VexRiscv._zz_130_[3]
.sym 88122 $abc$40744$n4931
.sym 88126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88127 $abc$40744$n6675_1
.sym 88128 basesoc_uart_phy_uart_clk_rxen
.sym 88129 $abc$40744$n4895
.sym 88130 VexRiscv.execute_to_memory_IS_DIV
.sym 88131 $abc$40744$n5446
.sym 88132 $abc$40744$n3727_1
.sym 88133 VexRiscv._zz_79_[6]
.sym 88134 VexRiscv._zz_79_[6]
.sym 88135 VexRiscv._zz_217_[11]
.sym 88136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88137 VexRiscv._zz_79_[8]
.sym 88144 $abc$40744$n6672
.sym 88145 $abc$40744$n6675_1
.sym 88146 VexRiscv._zz_217_[11]
.sym 88147 VexRiscv._zz_164_[11]
.sym 88150 VexRiscv._zz_216_[11]
.sym 88154 VexRiscv._zz_79_[11]
.sym 88155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88156 $abc$40744$n4248_1
.sym 88157 $abc$40744$n4868
.sym 88158 VexRiscv._zz_161_
.sym 88159 $abc$40744$n6712
.sym 88160 $abc$40744$n4395_1
.sym 88162 $abc$40744$n4917_1
.sym 88164 VexRiscv._zz_50_[7]
.sym 88165 VexRiscv._zz_79_[1]
.sym 88170 VexRiscv._zz_161_
.sym 88172 VexRiscv._zz_50_[11]
.sym 88174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88176 VexRiscv._zz_79_[11]
.sym 88177 $abc$40744$n6672
.sym 88179 $abc$40744$n4395_1
.sym 88183 VexRiscv._zz_164_[11]
.sym 88184 VexRiscv._zz_217_[11]
.sym 88185 $abc$40744$n6675_1
.sym 88188 $abc$40744$n6712
.sym 88189 $abc$40744$n4917_1
.sym 88190 VexRiscv._zz_79_[11]
.sym 88194 VexRiscv._zz_216_[11]
.sym 88195 VexRiscv._zz_164_[11]
.sym 88196 $abc$40744$n4868
.sym 88200 VexRiscv._zz_79_[11]
.sym 88206 VexRiscv._zz_50_[7]
.sym 88207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88209 VexRiscv._zz_161_
.sym 88212 VexRiscv._zz_79_[1]
.sym 88218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88219 VexRiscv._zz_50_[11]
.sym 88221 $abc$40744$n4248_1
.sym 88222 VexRiscv._zz_161_
.sym 88223 clk12_$glb_clk
.sym 88225 por_rst
.sym 88226 $abc$40744$n4891
.sym 88227 $abc$40744$n4904
.sym 88228 rst1
.sym 88229 $abc$40744$n6417
.sym 88230 $abc$40744$n6416
.sym 88231 $abc$40744$n4883_1
.sym 88232 $abc$40744$n4905_1
.sym 88235 $abc$40744$n4797_1
.sym 88236 VexRiscv._zz_36_[17]
.sym 88243 VexRiscv._zz_35_[2]
.sym 88245 $abc$40744$n235
.sym 88248 VexRiscv.decode_to_execute_RS2[30]
.sym 88249 $abc$40744$n4868
.sym 88250 $PACKER_GND_NET
.sym 88251 $abc$40744$n4266_1
.sym 88252 VexRiscv._zz_217_[6]
.sym 88253 VexRiscv._zz_313_
.sym 88254 VexRiscv._zz_217_[5]
.sym 88255 VexRiscv._zz_37_[1]
.sym 88257 basesoc_dat_w[4]
.sym 88258 VexRiscv._zz_217_[3]
.sym 88259 VexRiscv._zz_164_[6]
.sym 88260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88266 VexRiscv._zz_50_[9]
.sym 88268 basesoc_dat_w[4]
.sym 88269 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 88270 $abc$40744$n4361
.sym 88272 $abc$40744$n4363_1
.sym 88273 $abc$40744$n6683
.sym 88276 VexRiscv._zz_50_[10]
.sym 88277 $abc$40744$n6684_1
.sym 88278 $abc$40744$n4359_1
.sym 88279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 88280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88281 $abc$40744$n4247
.sym 88283 basesoc_dat_w[3]
.sym 88286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88287 $abc$40744$n235
.sym 88288 VexRiscv._zz_191_
.sym 88289 $abc$40744$n6671_1
.sym 88291 VexRiscv._zz_50_[8]
.sym 88292 $abc$40744$n3727_1
.sym 88293 $abc$40744$n2282
.sym 88294 VexRiscv._zz_35_[3]
.sym 88295 $abc$40744$n6416
.sym 88296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88297 $abc$40744$n4266_1
.sym 88301 basesoc_dat_w[4]
.sym 88305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88306 VexRiscv._zz_50_[9]
.sym 88307 $abc$40744$n6671_1
.sym 88308 $abc$40744$n4247
.sym 88311 $abc$40744$n4266_1
.sym 88313 $abc$40744$n6416
.sym 88314 VexRiscv._zz_35_[3]
.sym 88317 $abc$40744$n4359_1
.sym 88318 $abc$40744$n4361
.sym 88319 $abc$40744$n3727_1
.sym 88320 $abc$40744$n4363_1
.sym 88323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 88324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 88325 VexRiscv._zz_191_
.sym 88326 $abc$40744$n235
.sym 88329 $abc$40744$n3727_1
.sym 88331 $abc$40744$n6683
.sym 88332 $abc$40744$n6684_1
.sym 88338 basesoc_dat_w[3]
.sym 88341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88342 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88343 VexRiscv._zz_50_[10]
.sym 88344 VexRiscv._zz_50_[8]
.sym 88345 $abc$40744$n2282
.sym 88346 clk12_$glb_clk
.sym 88347 sys_rst_$glb_sr
.sym 88348 $abc$40744$n4327_1
.sym 88349 $abc$40744$n4347_1
.sym 88350 $abc$40744$n4245_1
.sym 88351 $abc$40744$n4326_1
.sym 88352 VexRiscv._zz_163_[0]
.sym 88353 $abc$40744$n4244
.sym 88354 $abc$40744$n4348_1
.sym 88355 $abc$40744$n4251_1
.sym 88358 basesoc_dat_w[3]
.sym 88359 array_muxed1[14]
.sym 88364 $abc$40744$n6672
.sym 88366 $abc$40744$n4359_1
.sym 88369 $abc$40744$n6675_1
.sym 88370 VexRiscv._zz_50_[9]
.sym 88372 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 88373 VexRiscv._zz_171_[1]
.sym 88374 VexRiscv._zz_35_[9]
.sym 88375 $abc$40744$n4868
.sym 88376 $abc$40744$n2547
.sym 88377 $abc$40744$n5424_1
.sym 88378 VexRiscv._zz_79_[3]
.sym 88379 $abc$40744$n6675_1
.sym 88380 $abc$40744$n4883_1
.sym 88381 $abc$40744$n208
.sym 88382 $abc$40744$n6712
.sym 88383 VexRiscv._zz_37_[0]
.sym 88390 $abc$40744$n6672
.sym 88391 $abc$40744$n4282_1
.sym 88392 $abc$40744$n4239_1
.sym 88393 $abc$40744$n6682_1
.sym 88394 $abc$40744$n4243
.sym 88395 $abc$40744$n6675_1
.sym 88398 VexRiscv._zz_35_[3]
.sym 88401 $abc$40744$n4388_1
.sym 88402 $abc$40744$n4364
.sym 88403 $abc$40744$n4345_1
.sym 88406 VexRiscv._zz_79_[6]
.sym 88407 VexRiscv._zz_37_[0]
.sym 88408 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 88411 $abc$40744$n4324_1
.sym 88412 VexRiscv._zz_217_[6]
.sym 88414 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 88415 VexRiscv._zz_37_[1]
.sym 88416 $abc$40744$n4234
.sym 88418 $abc$40744$n4243
.sym 88419 VexRiscv._zz_164_[6]
.sym 88422 VexRiscv._zz_35_[3]
.sym 88428 $abc$40744$n6672
.sym 88430 VexRiscv._zz_79_[6]
.sym 88431 $abc$40744$n4282_1
.sym 88435 VexRiscv._zz_217_[6]
.sym 88436 $abc$40744$n6675_1
.sym 88437 VexRiscv._zz_164_[6]
.sym 88440 $abc$40744$n4345_1
.sym 88441 $abc$40744$n4243
.sym 88442 $abc$40744$n4388_1
.sym 88446 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 88449 $abc$40744$n4239_1
.sym 88454 VexRiscv._zz_37_[1]
.sym 88455 VexRiscv._zz_37_[0]
.sym 88458 $abc$40744$n4324_1
.sym 88459 $abc$40744$n4243
.sym 88460 $abc$40744$n4364
.sym 88464 $abc$40744$n4239_1
.sym 88465 $abc$40744$n6682_1
.sym 88466 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 88467 $abc$40744$n4234
.sym 88469 clk12_$glb_clk
.sym 88470 VexRiscv.reset_$glb_sr
.sym 88471 $abc$40744$n4746_1
.sym 88472 $abc$40744$n4907
.sym 88473 $abc$40744$n4749
.sym 88474 $abc$40744$n4346
.sym 88475 $abc$40744$n4745
.sym 88476 VexRiscv._zz_201_[30]
.sym 88477 $abc$40744$n4744_1
.sym 88478 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 88485 $abc$40744$n4243
.sym 88486 VexRiscv.decode_to_execute_RS2[12]
.sym 88491 VexRiscv._zz_217_[8]
.sym 88495 VexRiscv._zz_200_[3]
.sym 88496 VexRiscv._zz_152_[30]
.sym 88497 VexRiscv._zz_200_[5]
.sym 88498 $abc$40744$n4991
.sym 88499 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 88500 $abc$40744$n4735
.sym 88501 $abc$40744$n4267_1
.sym 88502 VexRiscv._zz_161_
.sym 88503 VexRiscv._zz_79_[5]
.sym 88504 VexRiscv.decode_to_execute_RS2[30]
.sym 88505 $abc$40744$n2565
.sym 88506 array_muxed0[2]
.sym 88513 $abc$40744$n4752_1
.sym 88514 $abc$40744$n4239_1
.sym 88516 $abc$40744$n4804
.sym 88517 $abc$40744$n4243
.sym 88518 VexRiscv._zz_35_[6]
.sym 88519 $abc$40744$n4266_1
.sym 88520 $abc$40744$n4931
.sym 88521 $abc$40744$n4281_1
.sym 88524 $abc$40744$n4802
.sym 88525 $abc$40744$n4746_1
.sym 88526 $abc$40744$n4801_1
.sym 88527 VexRiscv._zz_37_[1]
.sym 88528 $abc$40744$n4873_1
.sym 88530 VexRiscv._zz_36_[15]
.sym 88531 $abc$40744$n4234
.sym 88532 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88533 $abc$40744$n4733
.sym 88535 $abc$40744$n3749
.sym 88538 VexRiscv._zz_36_[3]
.sym 88539 $abc$40744$n3727_1
.sym 88540 $abc$40744$n4883_1
.sym 88541 $abc$40744$n4714_1
.sym 88542 $abc$40744$n4744_1
.sym 88543 VexRiscv._zz_37_[0]
.sym 88545 VexRiscv._zz_36_[15]
.sym 88546 $abc$40744$n4931
.sym 88547 $abc$40744$n4873_1
.sym 88551 $abc$40744$n3749
.sym 88553 $abc$40744$n4744_1
.sym 88554 $abc$40744$n4746_1
.sym 88557 VexRiscv._zz_37_[0]
.sym 88558 $abc$40744$n4752_1
.sym 88559 VexRiscv._zz_37_[1]
.sym 88560 $abc$40744$n4733
.sym 88564 VexRiscv._zz_35_[6]
.sym 88565 $abc$40744$n4266_1
.sym 88566 $abc$40744$n4281_1
.sym 88570 VexRiscv._zz_36_[3]
.sym 88571 $abc$40744$n4873_1
.sym 88572 $abc$40744$n4883_1
.sym 88575 $abc$40744$n4752_1
.sym 88576 $abc$40744$n4714_1
.sym 88577 $abc$40744$n4243
.sym 88581 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88582 $abc$40744$n4234
.sym 88583 $abc$40744$n4239_1
.sym 88584 $abc$40744$n4802
.sym 88588 $abc$40744$n4804
.sym 88589 $abc$40744$n4801_1
.sym 88590 $abc$40744$n3727_1
.sym 88591 $abc$40744$n2586_$glb_ce
.sym 88592 clk12_$glb_clk
.sym 88594 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 88595 VexRiscv.decode_to_execute_RS2[8]
.sym 88596 $abc$40744$n4325
.sym 88597 VexRiscv._zz_200_[9]
.sym 88598 VexRiscv.decode_to_execute_RS2[9]
.sym 88599 VexRiscv._zz_200_[6]
.sym 88600 VexRiscv._zz_130_[5]
.sym 88601 VexRiscv._zz_200_[5]
.sym 88602 VexRiscv._zz_200_[3]
.sym 88604 $PACKER_VCC_NET
.sym 88605 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 88610 $abc$40744$n4239_1
.sym 88611 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 88613 $abc$40744$n4746_1
.sym 88614 VexRiscv._zz_171_[1]
.sym 88615 VexRiscv._zz_49_[0]
.sym 88617 VexRiscv._zz_49_[1]
.sym 88618 VexRiscv.execute_to_memory_IS_DIV
.sym 88619 $abc$40744$n4763
.sym 88620 VexRiscv._zz_152_[9]
.sym 88621 $abc$40744$n3749
.sym 88622 $abc$40744$n4895
.sym 88623 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 88624 VexRiscv._zz_36_[8]
.sym 88625 $abc$40744$n3727_1
.sym 88626 $abc$40744$n3727_1
.sym 88628 $abc$40744$n3749
.sym 88629 $abc$40744$n4800
.sym 88636 VexRiscv._zz_36_[30]
.sym 88638 $abc$40744$n4082
.sym 88640 VexRiscv._zz_152_[9]
.sym 88642 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 88644 VexRiscv._zz_152_[31]
.sym 88645 basesoc_vexriscv_dbus_adr[2]
.sym 88646 $abc$40744$n4280
.sym 88648 $abc$40744$n4873_1
.sym 88650 grant
.sym 88652 VexRiscv._zz_36_[6]
.sym 88653 VexRiscv._zz_49_[0]
.sym 88654 VexRiscv._zz_200_[9]
.sym 88655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 88656 VexRiscv._zz_49_[1]
.sym 88657 VexRiscv._zz_152_[2]
.sym 88658 $abc$40744$n4991
.sym 88660 $abc$40744$n4735
.sym 88661 basesoc_vexriscv_ibus_adr[2]
.sym 88663 $abc$40744$n4267_1
.sym 88665 $abc$40744$n4179_1
.sym 88666 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88668 $abc$40744$n4280
.sym 88669 VexRiscv._zz_36_[6]
.sym 88671 $abc$40744$n4267_1
.sym 88674 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 88675 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88677 VexRiscv._zz_152_[31]
.sym 88680 $abc$40744$n4735
.sym 88681 VexRiscv._zz_36_[30]
.sym 88683 $abc$40744$n4267_1
.sym 88686 basesoc_vexriscv_dbus_adr[2]
.sym 88687 grant
.sym 88688 basesoc_vexriscv_ibus_adr[2]
.sym 88692 VexRiscv._zz_49_[0]
.sym 88693 VexRiscv._zz_49_[1]
.sym 88694 VexRiscv._zz_152_[2]
.sym 88695 $abc$40744$n4179_1
.sym 88698 $abc$40744$n4082
.sym 88700 VexRiscv._zz_200_[9]
.sym 88704 $abc$40744$n4873_1
.sym 88705 VexRiscv._zz_36_[30]
.sym 88707 $abc$40744$n4991
.sym 88711 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88712 VexRiscv._zz_152_[9]
.sym 88713 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 88714 $abc$40744$n2586_$glb_ce
.sym 88715 clk12_$glb_clk
.sym 88717 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 88718 VexRiscv._zz_36_[6]
.sym 88719 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 88720 $abc$40744$n4277_1
.sym 88721 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 88722 $abc$40744$n5404
.sym 88723 $abc$40744$n4272_1
.sym 88724 $abc$40744$n4275_1
.sym 88728 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 88729 basesoc_vexriscv_dbus_adr[7]
.sym 88731 basesoc_vexriscv_dbus_adr[2]
.sym 88732 VexRiscv._zz_200_[9]
.sym 88739 $abc$40744$n4243
.sym 88740 VexRiscv._zz_191_
.sym 88741 $abc$40744$n4868
.sym 88743 $abc$40744$n4872
.sym 88744 $abc$40744$n4236_1
.sym 88745 VexRiscv._zz_313_
.sym 88746 $abc$40744$n4868
.sym 88747 VexRiscv._zz_36_[3]
.sym 88748 VexRiscv._zz_152_[9]
.sym 88749 $abc$40744$n4267_1
.sym 88750 VexRiscv.CsrPlugin_mtval[30]
.sym 88751 $abc$40744$n4266_1
.sym 88752 $abc$40744$n3999
.sym 88759 $abc$40744$n4243
.sym 88760 $abc$40744$n4234
.sym 88762 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 88764 VexRiscv._zz_36_[31]
.sym 88765 $abc$40744$n4324_1
.sym 88768 $abc$40744$n4236_1
.sym 88769 VexRiscv._zz_200_[5]
.sym 88771 $abc$40744$n4278_1
.sym 88772 VexRiscv._zz_152_[7]
.sym 88773 VexRiscv._zz_200_[8]
.sym 88775 $abc$40744$n6690_1
.sym 88776 $abc$40744$n233
.sym 88777 $abc$40744$n4082
.sym 88778 $abc$40744$n4298
.sym 88779 $abc$40744$n4763
.sym 88784 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88785 $abc$40744$n3727_1
.sym 88788 $abc$40744$n4235
.sym 88789 $abc$40744$n4103
.sym 88791 VexRiscv._zz_200_[8]
.sym 88794 $abc$40744$n4082
.sym 88797 $abc$40744$n6690_1
.sym 88799 $abc$40744$n4763
.sym 88800 $abc$40744$n3727_1
.sym 88803 $abc$40744$n4103
.sym 88804 VexRiscv._zz_152_[7]
.sym 88805 $abc$40744$n4298
.sym 88806 $abc$40744$n4236_1
.sym 88809 $abc$40744$n4243
.sym 88811 $abc$40744$n4324_1
.sym 88812 $abc$40744$n4278_1
.sym 88815 $abc$40744$n4103
.sym 88816 VexRiscv._zz_152_[7]
.sym 88817 $abc$40744$n4234
.sym 88818 $abc$40744$n4235
.sym 88821 VexRiscv._zz_152_[7]
.sym 88823 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88824 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 88828 $abc$40744$n4082
.sym 88829 VexRiscv._zz_200_[5]
.sym 88834 VexRiscv._zz_36_[31]
.sym 88837 $abc$40744$n233
.sym 88838 clk12_$glb_clk
.sym 88840 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 88841 VexRiscv._zz_36_[3]
.sym 88842 $abc$40744$n4812_1
.sym 88843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 88844 $abc$40744$n4279
.sym 88845 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 88846 $abc$40744$n4903
.sym 88847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88851 VexRiscv._zz_313_
.sym 88852 VexRiscv._zz_152_[8]
.sym 88853 $abc$40744$n4243
.sym 88857 $abc$40744$n4275_1
.sym 88859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 88861 $abc$40744$n4243
.sym 88862 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 88863 VexRiscv._zz_193_
.sym 88864 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 88865 $abc$40744$n4120_1
.sym 88866 VexRiscv._zz_290_[30]
.sym 88867 $abc$40744$n235
.sym 88868 $abc$40744$n4868
.sym 88869 $abc$40744$n5424_1
.sym 88870 VexRiscv._zz_35_[8]
.sym 88871 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88872 $abc$40744$n6675_1
.sym 88873 VexRiscv._zz_171_[1]
.sym 88874 $abc$40744$n6712
.sym 88875 $abc$40744$n4103
.sym 88883 $abc$40744$n4320_1
.sym 88884 $abc$40744$n4321_1
.sym 88885 $abc$40744$n4318_1
.sym 88886 $abc$40744$n4755
.sym 88889 VexRiscv._zz_152_[8]
.sym 88890 $abc$40744$n6691
.sym 88891 $abc$40744$n3749
.sym 88892 $abc$40744$n4323_1
.sym 88895 $abc$40744$n3727_1
.sym 88896 $abc$40744$n4239_1
.sym 88898 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 88899 $abc$40744$n4800
.sym 88900 VexRiscv._zz_36_[8]
.sym 88902 $abc$40744$n4797_1
.sym 88903 $abc$40744$n4903
.sym 88904 $abc$40744$n4236_1
.sym 88905 $abc$40744$n4316
.sym 88906 $abc$40744$n4319
.sym 88908 $abc$40744$n4234
.sym 88909 $abc$40744$n4235
.sym 88910 $abc$40744$n4873_1
.sym 88912 $abc$40744$n4107
.sym 88914 $abc$40744$n4239_1
.sym 88915 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 88920 $abc$40744$n4236_1
.sym 88921 $abc$40744$n4107
.sym 88922 VexRiscv._zz_152_[8]
.sym 88923 $abc$40744$n4320_1
.sym 88926 $abc$40744$n4107
.sym 88927 VexRiscv._zz_152_[8]
.sym 88928 $abc$40744$n4234
.sym 88929 $abc$40744$n4235
.sym 88932 $abc$40744$n4316
.sym 88933 $abc$40744$n4318_1
.sym 88934 $abc$40744$n3749
.sym 88938 $abc$40744$n4323_1
.sym 88939 $abc$40744$n3727_1
.sym 88940 $abc$40744$n4319
.sym 88941 $abc$40744$n4321_1
.sym 88944 $abc$40744$n3749
.sym 88945 $abc$40744$n4800
.sym 88946 $abc$40744$n4797_1
.sym 88950 $abc$40744$n6691
.sym 88951 $abc$40744$n3749
.sym 88953 $abc$40744$n4755
.sym 88957 $abc$40744$n4873_1
.sym 88958 VexRiscv._zz_36_[8]
.sym 88959 $abc$40744$n4903
.sym 88960 $abc$40744$n2586_$glb_ce
.sym 88961 clk12_$glb_clk
.sym 88963 $abc$40744$n4232
.sym 88964 $abc$40744$n4231
.sym 88965 $abc$40744$n4995
.sym 88966 VexRiscv.CsrPlugin_mtval[1]
.sym 88967 VexRiscv.CsrPlugin_mtval[30]
.sym 88968 $abc$40744$n4233_1
.sym 88969 VexRiscv.CsrPlugin_mtval[11]
.sym 88970 $abc$40744$n4996
.sym 88973 $abc$40744$n3638
.sym 88974 user_btn2
.sym 88975 VexRiscv._zz_41_[1]
.sym 88978 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 88982 $abc$40744$n4755
.sym 88984 VexRiscv._zz_36_[3]
.sym 88986 $abc$40744$n4083
.sym 88987 $abc$40744$n4735
.sym 88988 $abc$40744$n233
.sym 88989 $abc$40744$n233
.sym 88990 $abc$40744$n4991
.sym 88991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 88992 VexRiscv.CsrPlugin_mtval[11]
.sym 88993 $abc$40744$n4764_1
.sym 88995 $abc$40744$n4872
.sym 88997 $abc$40744$n2565
.sym 88998 $abc$40744$n4107
.sym 89004 VexRiscv._zz_152_[8]
.sym 89006 $abc$40744$n4239_1
.sym 89009 VexRiscv._zz_152_[2]
.sym 89010 VexRiscv._zz_152_[17]
.sym 89012 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 89013 $abc$40744$n4995
.sym 89016 $abc$40744$n4092
.sym 89018 VexRiscv._zz_36_[31]
.sym 89019 $abc$40744$n4764_1
.sym 89020 $abc$40744$n3639
.sym 89022 $abc$40744$n4797_1
.sym 89023 VexRiscv._zz_290_[8]
.sym 89025 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 89026 $abc$40744$n4267_1
.sym 89027 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 89028 $abc$40744$n4873_1
.sym 89029 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 89030 VexRiscv._zz_171_[0]
.sym 89031 VexRiscv._zz_152_[9]
.sym 89033 VexRiscv._zz_171_[1]
.sym 89034 $abc$40744$n3638
.sym 89035 VexRiscv._zz_290_[17]
.sym 89038 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 89039 VexRiscv._zz_152_[8]
.sym 89040 VexRiscv._zz_290_[8]
.sym 89043 VexRiscv._zz_36_[31]
.sym 89045 $abc$40744$n4873_1
.sym 89046 $abc$40744$n4995
.sym 89049 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 89050 $abc$40744$n3638
.sym 89051 $abc$40744$n3639
.sym 89052 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 89057 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 89058 $abc$40744$n4239_1
.sym 89061 VexRiscv._zz_171_[1]
.sym 89062 VexRiscv._zz_171_[0]
.sym 89063 $abc$40744$n4797_1
.sym 89064 VexRiscv._zz_152_[2]
.sym 89068 VexRiscv._zz_152_[9]
.sym 89069 $abc$40744$n4092
.sym 89073 VexRiscv._zz_152_[17]
.sym 89075 VexRiscv._zz_290_[17]
.sym 89076 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 89079 VexRiscv._zz_36_[31]
.sym 89080 $abc$40744$n4267_1
.sym 89082 $abc$40744$n4764_1
.sym 89083 $abc$40744$n2586_$glb_ce
.sym 89084 clk12_$glb_clk
.sym 89086 $abc$40744$n3639
.sym 89087 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 89088 VexRiscv._zz_36_[5]
.sym 89089 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 89090 $abc$40744$n4795
.sym 89091 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 89092 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89093 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 89098 VexRiscv._zz_35_[31]
.sym 89099 VexRiscv._zz_49_[0]
.sym 89100 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 89102 $abc$40744$n4239_1
.sym 89104 $abc$40744$n4092
.sym 89106 VexRiscv._zz_152_[17]
.sym 89109 $abc$40744$n4995
.sym 89110 VexRiscv.execute_to_memory_IS_DIV
.sym 89111 $abc$40744$n4490_1
.sym 89112 VexRiscv.CsrPlugin_mtval[1]
.sym 89113 VexRiscv._zz_79_[31]
.sym 89114 VexRiscv._zz_35_[17]
.sym 89115 VexRiscv.CsrPlugin_mepc[9]
.sym 89116 $abc$40744$n4813
.sym 89117 VexRiscv._zz_35_[30]
.sym 89118 $abc$40744$n3727_1
.sym 89119 VexRiscv._zz_217_[30]
.sym 89120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 89121 $abc$40744$n3749
.sym 89127 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 89128 VexRiscv._zz_191_
.sym 89129 VexRiscv._zz_79_[30]
.sym 89131 $abc$40744$n5430_1
.sym 89133 VexRiscv._zz_35_[30]
.sym 89136 VexRiscv._zz_164_[30]
.sym 89137 $abc$40744$n235
.sym 89138 $abc$40744$n2633
.sym 89139 $abc$40744$n5424_1
.sym 89140 $abc$40744$n4868
.sym 89141 VexRiscv._zz_193_
.sym 89142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 89143 $abc$40744$n235
.sym 89144 $abc$40744$n4993
.sym 89145 $abc$40744$n5431
.sym 89146 $abc$40744$n6712
.sym 89147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 89148 $abc$40744$n5425
.sym 89149 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 89150 VexRiscv._zz_216_[30]
.sym 89151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89152 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 89154 $abc$40744$n4992
.sym 89155 $abc$40744$n4872
.sym 89160 $abc$40744$n5431
.sym 89162 $abc$40744$n5430_1
.sym 89166 VexRiscv._zz_216_[30]
.sym 89167 VexRiscv._zz_164_[30]
.sym 89168 $abc$40744$n6712
.sym 89169 $abc$40744$n4868
.sym 89172 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 89173 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89174 $abc$40744$n235
.sym 89175 VexRiscv._zz_193_
.sym 89180 $abc$40744$n6712
.sym 89181 VexRiscv._zz_79_[30]
.sym 89184 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 89185 VexRiscv._zz_191_
.sym 89186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 89187 $abc$40744$n235
.sym 89190 $abc$40744$n235
.sym 89191 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 89192 VexRiscv._zz_193_
.sym 89193 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 89197 $abc$40744$n5424_1
.sym 89199 $abc$40744$n5425
.sym 89202 $abc$40744$n4872
.sym 89203 VexRiscv._zz_35_[30]
.sym 89204 $abc$40744$n4993
.sym 89205 $abc$40744$n4992
.sym 89206 $abc$40744$n2633
.sym 89207 clk12_$glb_clk
.sym 89209 $abc$40744$n4997
.sym 89210 $abc$40744$n4813
.sym 89211 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 89212 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 89213 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 89214 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 89215 $abc$40744$n4814_1
.sym 89216 $abc$40744$n5047_1
.sym 89231 sys_rst
.sym 89233 $abc$40744$n4868
.sym 89234 $abc$40744$n4868
.sym 89235 $abc$40744$n4236_1
.sym 89237 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89238 $abc$40744$n4868
.sym 89239 VexRiscv.memory_arbitration_isValid
.sym 89241 $abc$40744$n4384
.sym 89242 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 89243 $abc$40744$n4266_1
.sym 89244 $abc$40744$n3999
.sym 89250 $abc$40744$n4235
.sym 89251 $abc$40744$n4765
.sym 89252 $abc$40744$n4491_1
.sym 89254 $abc$40744$n4736_1
.sym 89255 $abc$40744$n4496_1
.sym 89257 VexRiscv._zz_152_[16]
.sym 89258 $abc$40744$n4873_1
.sym 89259 $abc$40744$n4739
.sym 89260 $abc$40744$n4939
.sym 89261 $abc$40744$n4236_1
.sym 89265 $abc$40744$n4234
.sym 89266 VexRiscv._zz_35_[31]
.sym 89267 VexRiscv._zz_164_[30]
.sym 89268 VexRiscv._zz_79_[30]
.sym 89271 $abc$40744$n4152
.sym 89274 $abc$40744$n4266_1
.sym 89275 $abc$40744$n4267_1
.sym 89276 $abc$40744$n6672
.sym 89277 VexRiscv._zz_35_[30]
.sym 89278 $abc$40744$n6675_1
.sym 89279 VexRiscv._zz_217_[30]
.sym 89281 VexRiscv._zz_36_[17]
.sym 89283 $abc$40744$n4736_1
.sym 89285 VexRiscv._zz_35_[30]
.sym 89286 $abc$40744$n4266_1
.sym 89289 $abc$40744$n6675_1
.sym 89291 VexRiscv._zz_164_[30]
.sym 89292 VexRiscv._zz_217_[30]
.sym 89295 $abc$40744$n4234
.sym 89296 $abc$40744$n4152
.sym 89297 $abc$40744$n4235
.sym 89298 VexRiscv._zz_152_[16]
.sym 89301 $abc$40744$n4765
.sym 89302 VexRiscv._zz_35_[31]
.sym 89303 $abc$40744$n4266_1
.sym 89307 VexRiscv._zz_79_[30]
.sym 89308 $abc$40744$n6672
.sym 89309 $abc$40744$n4739
.sym 89313 $abc$40744$n4873_1
.sym 89315 $abc$40744$n4939
.sym 89316 VexRiscv._zz_36_[17]
.sym 89319 $abc$40744$n4491_1
.sym 89320 VexRiscv._zz_152_[16]
.sym 89321 $abc$40744$n4236_1
.sym 89322 $abc$40744$n4152
.sym 89325 $abc$40744$n4496_1
.sym 89326 VexRiscv._zz_36_[17]
.sym 89328 $abc$40744$n4267_1
.sym 89329 $abc$40744$n2586_$glb_ce
.sym 89330 clk12_$glb_clk
.sym 89332 $abc$40744$n6699
.sym 89333 $abc$40744$n5318_1
.sym 89334 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 89335 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 89336 VexRiscv.CsrPlugin_mip_MEIP
.sym 89337 $abc$40744$n6701
.sym 89338 $abc$40744$n4338_1
.sym 89339 VexRiscv.CsrPlugin_mepc[1]
.sym 89342 $abc$40744$n4267_1
.sym 89343 spiflash_miso1
.sym 89345 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 89346 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 89347 VexRiscv._zz_36_[15]
.sym 89350 VexRiscv._zz_171_[0]
.sym 89354 $abc$40744$n4235
.sym 89356 $abc$40744$n4868
.sym 89357 VexRiscv._zz_216_[31]
.sym 89358 VexRiscv.CsrPlugin_hadException
.sym 89359 VexRiscv.lastStagePc[29]
.sym 89360 $abc$40744$n6675_1
.sym 89361 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 89362 VexRiscv._zz_35_[8]
.sym 89363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 89364 $abc$40744$n6675_1
.sym 89365 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 89366 VexRiscv._zz_171_[1]
.sym 89373 VexRiscv._zz_164_[31]
.sym 89375 VexRiscv.CsrPlugin_hadException
.sym 89376 VexRiscv._zz_35_[17]
.sym 89378 $abc$40744$n6675_1
.sym 89379 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 89380 $abc$40744$n4940
.sym 89381 $abc$40744$n4497_1
.sym 89384 VexRiscv.CsrPlugin_mtval[1]
.sym 89386 VexRiscv._zz_35_[17]
.sym 89387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 89390 $abc$40744$n4382_1
.sym 89393 $abc$40744$n4758_1
.sym 89394 VexRiscv._zz_217_[31]
.sym 89395 $abc$40744$n4266_1
.sym 89396 $abc$40744$n4768_1
.sym 89397 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 89398 $abc$40744$n6672
.sym 89401 $abc$40744$n4872
.sym 89402 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 89403 $abc$40744$n4266_1
.sym 89404 VexRiscv._zz_79_[31]
.sym 89406 $abc$40744$n4758_1
.sym 89407 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 89408 VexRiscv.CsrPlugin_mtval[1]
.sym 89409 $abc$40744$n4382_1
.sym 89412 $abc$40744$n4266_1
.sym 89413 VexRiscv._zz_79_[31]
.sym 89414 $abc$40744$n4768_1
.sym 89415 $abc$40744$n6672
.sym 89419 $abc$40744$n4872
.sym 89420 VexRiscv._zz_35_[17]
.sym 89421 $abc$40744$n4940
.sym 89427 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 89430 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 89436 VexRiscv._zz_35_[17]
.sym 89437 $abc$40744$n4266_1
.sym 89438 $abc$40744$n4497_1
.sym 89445 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 89448 $abc$40744$n6675_1
.sym 89449 VexRiscv._zz_164_[31]
.sym 89450 VexRiscv._zz_217_[31]
.sym 89452 VexRiscv.CsrPlugin_hadException
.sym 89453 clk12_$glb_clk
.sym 89455 VexRiscv._zz_201_[0]
.sym 89456 VexRiscv._zz_201_[9]
.sym 89457 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 89458 $abc$40744$n6695
.sym 89459 VexRiscv._zz_201_[1]
.sym 89460 $abc$40744$n6693_1
.sym 89461 $abc$40744$n4756_1
.sym 89462 VexRiscv._zz_201_[31]
.sym 89467 $abc$40744$n6700_1
.sym 89470 VexRiscv._zz_217_[28]
.sym 89472 VexRiscv._zz_35_[17]
.sym 89475 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 89477 VexRiscv._zz_164_[31]
.sym 89481 $abc$40744$n233
.sym 89483 $abc$40744$n4235
.sym 89487 $abc$40744$n4872
.sym 89488 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 89489 $abc$40744$n2565
.sym 89490 $abc$40744$n4087_1
.sym 89496 VexRiscv._zz_36_[17]
.sym 89497 $abc$40744$n4508
.sym 89498 $abc$40744$n4384
.sym 89499 VexRiscv.CsrPlugin_mtval[31]
.sym 89500 $abc$40744$n4758_1
.sym 89502 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89504 $abc$40744$n4798
.sym 89505 $abc$40744$n4382_1
.sym 89507 $abc$40744$n233
.sym 89508 VexRiscv.CsrPlugin_mcause_interrupt
.sym 89510 VexRiscv.CsrPlugin_mtval[0]
.sym 89511 $abc$40744$n4239_1
.sym 89512 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 89517 VexRiscv.CsrPlugin_mepc[31]
.sym 89518 $abc$40744$n4756_1
.sym 89520 $abc$40744$n3727_1
.sym 89521 VexRiscv._zz_288_[10]
.sym 89522 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 89526 $abc$40744$n4378
.sym 89529 VexRiscv._zz_288_[10]
.sym 89530 $abc$40744$n4378
.sym 89535 $abc$40744$n4798
.sym 89536 $abc$40744$n4758_1
.sym 89538 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89541 VexRiscv._zz_36_[17]
.sym 89547 VexRiscv.CsrPlugin_mtval[0]
.sym 89548 $abc$40744$n4382_1
.sym 89549 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 89550 $abc$40744$n4758_1
.sym 89554 $abc$40744$n4378
.sym 89555 VexRiscv._zz_288_[10]
.sym 89559 VexRiscv.CsrPlugin_mepc[31]
.sym 89560 $abc$40744$n4384
.sym 89561 VexRiscv.CsrPlugin_mtval[31]
.sym 89562 $abc$40744$n4382_1
.sym 89565 $abc$40744$n4756_1
.sym 89567 $abc$40744$n4758_1
.sym 89568 VexRiscv.CsrPlugin_mcause_interrupt
.sym 89571 $abc$40744$n3727_1
.sym 89572 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 89573 $abc$40744$n4508
.sym 89574 $abc$40744$n4239_1
.sym 89575 $abc$40744$n233
.sym 89576 clk12_$glb_clk
.sym 89578 VexRiscv.lastStagePc[1]
.sym 89579 VexRiscv.lastStagePc[29]
.sym 89582 VexRiscv.lastStagePc[0]
.sym 89585 $abc$40744$n5381
.sym 89591 VexRiscv._zz_152_[17]
.sym 89601 $abc$40744$n6672
.sym 89602 VexRiscv.execute_to_memory_IS_DIV
.sym 89603 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89605 VexRiscv._zz_35_[17]
.sym 89606 $abc$40744$n3727_1
.sym 89609 $abc$40744$n3749
.sym 89610 VexRiscv.execute_to_memory_IS_DIV
.sym 89613 VexRiscv._zz_35_[30]
.sym 89619 $abc$40744$n4234
.sym 89620 VexRiscv.execute_to_memory_IS_DIV
.sym 89621 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89623 VexRiscv.CsrPlugin_hadException
.sym 89625 $abc$40744$n4236_1
.sym 89626 $abc$40744$n4509
.sym 89628 $abc$40744$n4511
.sym 89630 $abc$40744$n4334
.sym 89631 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 89632 VexRiscv.memory_arbitration_isValid
.sym 89633 $abc$40744$n3749
.sym 89634 $abc$40744$n4507
.sym 89635 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 89636 VexRiscv._zz_152_[17]
.sym 89637 $abc$40744$n2644
.sym 89640 $abc$40744$n3638
.sym 89642 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89643 $abc$40744$n4235
.sym 89645 $abc$40744$n4333_1
.sym 89647 $abc$40744$n4505
.sym 89648 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 89649 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 89650 $abc$40744$n4087_1
.sym 89652 $abc$40744$n4507
.sym 89653 $abc$40744$n4505
.sym 89654 $abc$40744$n4511
.sym 89655 $abc$40744$n3749
.sym 89658 VexRiscv._zz_152_[17]
.sym 89659 $abc$40744$n4087_1
.sym 89660 $abc$40744$n4509
.sym 89661 $abc$40744$n4236_1
.sym 89665 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 89666 $abc$40744$n4334
.sym 89667 $abc$40744$n3638
.sym 89670 VexRiscv._zz_152_[17]
.sym 89672 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89673 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89676 VexRiscv.CsrPlugin_hadException
.sym 89682 $abc$40744$n4333_1
.sym 89683 VexRiscv.memory_arbitration_isValid
.sym 89684 VexRiscv.execute_to_memory_IS_DIV
.sym 89685 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 89688 VexRiscv.CsrPlugin_hadException
.sym 89689 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 89690 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 89694 VexRiscv._zz_152_[17]
.sym 89695 $abc$40744$n4234
.sym 89696 $abc$40744$n4235
.sym 89697 $abc$40744$n4087_1
.sym 89698 $abc$40744$n2644
.sym 89699 clk12_$glb_clk
.sym 89706 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 89716 VexRiscv.CsrPlugin_mepc[17]
.sym 89720 VexRiscv._zz_288_[1]
.sym 89724 VexRiscv._zz_41_[31]
.sym 89726 $abc$40744$n4868
.sym 89728 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 89730 VexRiscv.CsrPlugin_mepc[0]
.sym 89733 $abc$40744$n4505
.sym 89736 VexRiscv.memory_arbitration_isValid
.sym 89746 VexRiscv._zz_171_[0]
.sym 89748 $abc$40744$n4503
.sym 89753 $abc$40744$n8240
.sym 89754 $abc$40744$n3638
.sym 89755 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 89756 VexRiscv.decode_to_execute_RS2[14]
.sym 89757 VexRiscv._zz_130_[6]
.sym 89759 VexRiscv._zz_171_[1]
.sym 89760 VexRiscv.memory_arbitration_isValid
.sym 89762 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 89763 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89766 $abc$40744$n4505
.sym 89767 VexRiscv._zz_152_[17]
.sym 89768 $abc$40744$n4502
.sym 89770 VexRiscv.execute_to_memory_IS_DIV
.sym 89775 VexRiscv._zz_130_[6]
.sym 89776 VexRiscv._zz_171_[1]
.sym 89777 VexRiscv._zz_171_[0]
.sym 89778 VexRiscv.decode_to_execute_RS2[14]
.sym 89787 $abc$40744$n4503
.sym 89788 $abc$40744$n3638
.sym 89790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89796 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 89799 VexRiscv._zz_152_[17]
.sym 89800 VexRiscv._zz_171_[1]
.sym 89801 VexRiscv._zz_171_[0]
.sym 89802 $abc$40744$n4505
.sym 89817 VexRiscv.execute_to_memory_IS_DIV
.sym 89818 VexRiscv.memory_arbitration_isValid
.sym 89819 $abc$40744$n4502
.sym 89820 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 89821 $abc$40744$n8240
.sym 89822 clk12_$glb_clk
.sym 89825 $abc$40744$n5378
.sym 89828 $abc$40744$n5316_1
.sym 89830 VexRiscv.lastStagePc[31]
.sym 89836 VexRiscv._zz_193_
.sym 89838 $abc$40744$n2492
.sym 89840 basesoc_vexriscv_ibus_adr[0]
.sym 89844 basesoc_vexriscv_dbus_adr[6]
.sym 89845 $abc$40744$n2633
.sym 89850 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89853 $abc$40744$n5315_1
.sym 89855 VexRiscv.CsrPlugin_hadException
.sym 89859 $abc$40744$n5315_1
.sym 89871 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 89878 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89883 $PACKER_VCC_NET
.sym 89891 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 89892 $abc$40744$n2224
.sym 89897 $nextpnr_ICESTORM_LC_20$O
.sym 89900 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89903 $auto$alumacc.cc:474:replace_alu$4102.C[2]
.sym 89905 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 89911 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 89913 $auto$alumacc.cc:474:replace_alu$4102.C[2]
.sym 89929 $PACKER_VCC_NET
.sym 89931 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89944 $abc$40744$n2224
.sym 89945 clk12_$glb_clk
.sym 89946 VexRiscv.reset_$glb_sr
.sym 89947 waittimer2_count[7]
.sym 89949 VexRiscv.CsrPlugin_mepc[0]
.sym 89952 VexRiscv.CsrPlugin_mepc[31]
.sym 89966 user_btn2
.sym 89971 eventmanager_status_w[2]
.sym 89976 $abc$40744$n2492
.sym 89978 $abc$40744$n2224
.sym 89995 $abc$40744$n4230_1
.sym 89998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 90004 VexRiscv.CsrPlugin_mtval[17]
.sym 90007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 90011 $abc$40744$n4506
.sym 90015 VexRiscv.CsrPlugin_hadException
.sym 90024 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 90045 VexRiscv.CsrPlugin_mtval[17]
.sym 90046 $abc$40744$n4230_1
.sym 90048 $abc$40744$n4506
.sym 90060 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 90067 VexRiscv.CsrPlugin_hadException
.sym 90068 clk12_$glb_clk
.sym 90070 $abc$40744$n180
.sym 90071 waittimer2_count[14]
.sym 90072 waittimer2_count[10]
.sym 90073 waittimer2_count[12]
.sym 90074 $abc$40744$n176
.sym 90075 $abc$40744$n182
.sym 90076 eventmanager_status_w[2]
.sym 90077 $abc$40744$n3964
.sym 90079 $PACKER_VCC_NET
.sym 90102 $abc$40744$n2492
.sym 90113 $abc$40744$n2492
.sym 90117 $abc$40744$n184
.sym 90122 sys_rst
.sym 90125 $abc$40744$n6630
.sym 90131 user_btn2
.sym 90141 eventmanager_status_w[2]
.sym 90144 user_btn2
.sym 90145 eventmanager_status_w[2]
.sym 90146 sys_rst
.sym 90180 user_btn2
.sym 90182 sys_rst
.sym 90183 $abc$40744$n6630
.sym 90187 $abc$40744$n184
.sym 90190 $abc$40744$n2492
.sym 90191 clk12_$glb_clk
.sym 90196 waittimer2_count[13]
.sym 90197 waittimer2_count[5]
.sym 90206 eventmanager_status_w[2]
.sym 90209 user_btn2
.sym 90212 sys_rst
.sym 90213 $abc$40744$n2492
.sym 90214 $PACKER_VCC_NET
.sym 90215 user_btn2
.sym 90327 $abc$40744$n2492
.sym 90387 $abc$40744$n4239_1
.sym 90391 spiflash_mosi
.sym 90409 spiflash_mosi
.sym 90416 $abc$40744$n6458
.sym 90417 $abc$40744$n6487_1
.sym 90418 $abc$40744$n6470_1
.sym 90419 $abc$40744$n6479_1
.sym 90420 $abc$40744$n6485_1
.sym 90421 $abc$40744$n6455_1
.sym 90422 $abc$40744$n6483_1
.sym 90423 $abc$40744$n6481_1
.sym 90426 VexRiscv.decode_to_execute_RS2[8]
.sym 90431 $abc$40744$n5403_1
.sym 90432 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 90437 $abc$40744$n6712
.sym 90438 $abc$40744$n5404
.sym 90448 array_muxed0[7]
.sym 90450 array_muxed0[10]
.sym 90451 spram_datain00[15]
.sym 90458 spram_dataout00[4]
.sym 90462 $abc$40744$n5859
.sym 90464 array_muxed1[5]
.sym 90468 spram_dataout00[13]
.sym 90470 spram_dataout00[6]
.sym 90472 spram_dataout00[3]
.sym 90475 $abc$40744$n5859
.sym 90477 spram_dataout10[3]
.sym 90478 spram_dataout10[6]
.sym 90479 spram_dataout10[4]
.sym 90485 slave_sel_r[2]
.sym 90486 $abc$40744$n5859
.sym 90487 array_muxed1[0]
.sym 90489 spram_dataout10[13]
.sym 90491 spram_dataout10[6]
.sym 90492 $abc$40744$n5859
.sym 90493 slave_sel_r[2]
.sym 90494 spram_dataout00[6]
.sym 90497 spram_dataout10[4]
.sym 90498 spram_dataout00[4]
.sym 90499 $abc$40744$n5859
.sym 90500 slave_sel_r[2]
.sym 90503 slave_sel_r[2]
.sym 90504 spram_dataout00[13]
.sym 90505 spram_dataout10[13]
.sym 90506 $abc$40744$n5859
.sym 90509 spram_dataout00[3]
.sym 90510 slave_sel_r[2]
.sym 90511 spram_dataout10[3]
.sym 90512 $abc$40744$n5859
.sym 90517 array_muxed1[5]
.sym 90518 $abc$40744$n5859
.sym 90522 array_muxed1[0]
.sym 90523 $abc$40744$n5859
.sym 90528 $abc$40744$n5859
.sym 90529 array_muxed1[0]
.sym 90534 array_muxed1[5]
.sym 90535 $abc$40744$n5859
.sym 90544 spram_datain10[12]
.sym 90545 spram_datain10[3]
.sym 90546 spram_datain00[3]
.sym 90547 $abc$40744$n6493_1
.sym 90548 spram_datain00[12]
.sym 90549 $abc$40744$n6476_1
.sym 90550 $abc$40744$n6461_1
.sym 90551 $abc$40744$n6491_1
.sym 90555 VexRiscv.externalInterruptArray_regNext[1]
.sym 90556 $abc$40744$n6473_1
.sym 90558 spram_datain00[0]
.sym 90559 spram_datain10[2]
.sym 90560 spram_dataout00[5]
.sym 90564 spram_datain00[14]
.sym 90566 spram_datain00[5]
.sym 90569 $PACKER_VCC_NET
.sym 90573 spram_dataout00[9]
.sym 90577 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90584 spram_dataout00[8]
.sym 90585 $abc$40744$n5859
.sym 90587 spram_maskwren10[2]
.sym 90588 spiflash_clk
.sym 90589 $abc$40744$n5859
.sym 90593 spiflash_cs_n
.sym 90595 $abc$40744$n5859
.sym 90596 spram_maskwren00[2]
.sym 90597 spram_dataout10[3]
.sym 90598 $abc$40744$n6470_1
.sym 90599 user_btn2
.sym 90600 $abc$40744$n6479_1
.sym 90601 spram_dataout10[10]
.sym 90604 slave_sel_r[2]
.sym 90605 spram_dataout10[9]
.sym 90606 slave_sel_r[2]
.sym 90607 slave_sel_r[2]
.sym 90623 $abc$40744$n6328_1
.sym 90624 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90630 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90632 array_muxed1[14]
.sym 90633 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90638 array_muxed1[1]
.sym 90639 $abc$40744$n6080_1
.sym 90644 $abc$40744$n6080_1
.sym 90646 $abc$40744$n5859
.sym 90649 $abc$40744$n5859
.sym 90655 $abc$40744$n5859
.sym 90657 array_muxed1[1]
.sym 90661 $abc$40744$n5859
.sym 90662 array_muxed1[1]
.sym 90666 array_muxed1[14]
.sym 90669 $abc$40744$n5859
.sym 90672 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90673 $abc$40744$n5859
.sym 90674 $abc$40744$n6080_1
.sym 90675 $abc$40744$n6328_1
.sym 90678 $abc$40744$n6080_1
.sym 90679 $abc$40744$n5859
.sym 90680 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90681 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90684 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90685 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90686 $abc$40744$n6080_1
.sym 90687 $abc$40744$n5859
.sym 90690 array_muxed1[14]
.sym 90691 $abc$40744$n5859
.sym 90696 $abc$40744$n6080_1
.sym 90697 $abc$40744$n6328_1
.sym 90698 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90699 $abc$40744$n5859
.sym 90703 spram_datain00[9]
.sym 90704 spram_datain10[15]
.sym 90705 spram_datain00[7]
.sym 90706 spram_datain10[9]
.sym 90707 spram_datain00[10]
.sym 90708 spram_datain10[7]
.sym 90709 spram_datain10[10]
.sym 90710 spram_datain00[15]
.sym 90713 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 90715 array_muxed0[10]
.sym 90717 array_muxed0[5]
.sym 90718 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90719 spram_dataout00[13]
.sym 90721 spram_dataout00[14]
.sym 90723 spram_datain10[13]
.sym 90724 array_muxed0[1]
.sym 90726 array_muxed0[2]
.sym 90728 spram_datain00[10]
.sym 90729 $abc$40744$n2418
.sym 90732 user_btn_n
.sym 90734 $abc$40744$n2422
.sym 90735 spram_dataout00[2]
.sym 90736 spram_datain00[9]
.sym 90826 spram_datain10[11]
.sym 90829 spram_datain00[11]
.sym 90830 spram_datain10[6]
.sym 90832 spram_datain00[6]
.sym 90838 spram_dataout10[4]
.sym 90839 array_muxed0[7]
.sym 90841 spram_wren0
.sym 90846 array_muxed0[5]
.sym 90847 spram_wren0
.sym 90850 basesoc_uart_rx_fifo_produce[1]
.sym 90851 array_muxed0[11]
.sym 90855 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90856 array_muxed1[11]
.sym 90858 spram_datain10[10]
.sym 90859 spram_datain10[11]
.sym 90860 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90861 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 90871 basesoc_uart_rx_fifo_consume[1]
.sym 90892 user_btn_n
.sym 90894 $abc$40744$n2422
.sym 90914 user_btn_n
.sym 90924 basesoc_uart_rx_fifo_consume[1]
.sym 90946 $abc$40744$n2422
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90955 basesoc_uart_rx_fifo_produce[1]
.sym 90959 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 90963 $PACKER_GND_NET
.sym 90965 spram_dataout10[13]
.sym 90971 $PACKER_VCC_NET
.sym 90974 $abc$40744$n7855
.sym 90978 $abc$40744$n5859
.sym 90979 array_muxed0[8]
.sym 90984 $abc$40744$n2386
.sym 90992 $abc$40744$n2417
.sym 90993 basesoc_uart_rx_fifo_produce[3]
.sym 90999 basesoc_uart_rx_fifo_wrport_we
.sym 91002 basesoc_uart_rx_fifo_produce[0]
.sym 91004 sys_rst
.sym 91016 basesoc_uart_rx_fifo_produce[2]
.sym 91019 $PACKER_VCC_NET
.sym 91020 basesoc_uart_rx_fifo_produce[1]
.sym 91022 $nextpnr_ICESTORM_LC_14$O
.sym 91024 basesoc_uart_rx_fifo_produce[0]
.sym 91028 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 91031 basesoc_uart_rx_fifo_produce[1]
.sym 91034 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 91036 basesoc_uart_rx_fifo_produce[2]
.sym 91038 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 91041 basesoc_uart_rx_fifo_produce[3]
.sym 91044 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 91047 $PACKER_VCC_NET
.sym 91048 basesoc_uart_rx_fifo_produce[0]
.sym 91054 basesoc_uart_rx_fifo_wrport_we
.sym 91055 sys_rst
.sym 91059 basesoc_uart_rx_fifo_wrport_we
.sym 91060 basesoc_uart_rx_fifo_produce[0]
.sym 91062 sys_rst
.sym 91069 $abc$40744$n2417
.sym 91070 clk12_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91083 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 91086 $abc$40744$n2417
.sym 91097 user_btn2
.sym 91098 $PACKER_VCC_NET
.sym 91103 slave_sel_r[2]
.sym 91105 VexRiscv._zz_50_[11]
.sym 91127 $abc$40744$n2356
.sym 91140 $abc$40744$n2357
.sym 91190 $abc$40744$n2356
.sym 91192 $abc$40744$n2357
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91197 basesoc_uart_tx_fifo_produce[2]
.sym 91198 basesoc_uart_tx_fifo_produce[3]
.sym 91205 VexRiscv.decode_to_execute_RS2[8]
.sym 91206 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 91209 spiflash_i
.sym 91219 basesoc_uart_tx_fifo_wrport_we
.sym 91226 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91229 $abc$40744$n8241
.sym 91230 basesoc_uart_eventmanager_pending_w[1]
.sym 91240 VexRiscv._zz_191_
.sym 91242 $abc$40744$n5383
.sym 91244 $abc$40744$n5413
.sym 91247 $abc$40744$n2633
.sym 91253 $abc$40744$n235
.sym 91254 $abc$40744$n235
.sym 91255 $abc$40744$n5403_1
.sym 91257 $abc$40744$n5412_1
.sym 91259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 91261 $abc$40744$n5404
.sym 91262 $abc$40744$n5381
.sym 91266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 91269 VexRiscv._zz_191_
.sym 91270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 91271 $abc$40744$n235
.sym 91272 $abc$40744$n5381
.sym 91275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 91276 $abc$40744$n5383
.sym 91277 $abc$40744$n235
.sym 91278 VexRiscv._zz_191_
.sym 91283 $abc$40744$n5404
.sym 91284 $abc$40744$n5403_1
.sym 91311 $abc$40744$n5412_1
.sym 91313 $abc$40744$n5413
.sym 91315 $abc$40744$n2633
.sym 91316 clk12_$glb_clk
.sym 91322 VexRiscv._zz_50_[11]
.sym 91323 $abc$40744$n2386
.sym 91325 VexRiscv._zz_50_[10]
.sym 91329 VexRiscv.externalInterruptArray_regNext[0]
.sym 91330 $abc$40744$n5413
.sym 91333 basesoc_uart_tx_fifo_produce[3]
.sym 91338 $abc$40744$n5383
.sym 91341 basesoc_uart_tx_fifo_produce[2]
.sym 91343 VexRiscv._zz_50_[11]
.sym 91344 VexRiscv._zz_130_[5]
.sym 91345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 91346 $abc$40744$n9
.sym 91347 array_muxed0[11]
.sym 91348 $abc$40744$n5381
.sym 91349 VexRiscv._zz_50_[10]
.sym 91350 $abc$40744$n214
.sym 91351 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 91352 sys_rst
.sym 91370 $abc$40744$n8240
.sym 91375 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 91378 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 91385 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 91400 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 91404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 91410 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 91438 $abc$40744$n8240
.sym 91439 clk12_$glb_clk
.sym 91442 VexRiscv.lastStagePc[11]
.sym 91444 VexRiscv.lastStagePc[30]
.sym 91445 VexRiscv.lastStagePc[13]
.sym 91446 VexRiscv.lastStagePc[7]
.sym 91451 VexRiscv.CsrPlugin_mepc[30]
.sym 91452 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 91463 VexRiscv._zz_130_[4]
.sym 91466 VexRiscv._zz_163_[0]
.sym 91467 VexRiscv.decode_to_execute_RS2[8]
.sym 91468 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 91469 $abc$40744$n2387
.sym 91470 por_rst
.sym 91471 $abc$40744$n2386
.sym 91474 $abc$40744$n7855
.sym 91483 basesoc_timer0_eventmanager_storage
.sym 91485 VexRiscv.CsrPlugin_mepc[30]
.sym 91495 basesoc_uart_eventmanager_storage[0]
.sym 91496 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91497 basesoc_timer0_eventmanager_pending_w
.sym 91499 basesoc_uart_eventmanager_storage[1]
.sym 91500 basesoc_uart_eventmanager_pending_w[1]
.sym 91501 VexRiscv.lastStagePc[30]
.sym 91506 basesoc_uart_eventmanager_pending_w[0]
.sym 91507 $abc$40744$n2644
.sym 91511 $abc$40744$n5315_1
.sym 91512 $abc$40744$n5376_1
.sym 91527 basesoc_uart_eventmanager_storage[0]
.sym 91528 basesoc_uart_eventmanager_pending_w[0]
.sym 91529 basesoc_uart_eventmanager_pending_w[1]
.sym 91530 basesoc_uart_eventmanager_storage[1]
.sym 91533 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91535 $abc$40744$n5376_1
.sym 91536 $abc$40744$n5315_1
.sym 91539 basesoc_timer0_eventmanager_pending_w
.sym 91540 basesoc_timer0_eventmanager_storage
.sym 91551 $abc$40744$n2644
.sym 91552 VexRiscv.lastStagePc[30]
.sym 91554 VexRiscv.CsrPlugin_mepc[30]
.sym 91562 clk12_$glb_clk
.sym 91564 $abc$40744$n2387
.sym 91567 $abc$40744$n7120
.sym 91568 $abc$40744$n210
.sym 91569 $abc$40744$n204
.sym 91570 $abc$40744$n218
.sym 91575 VexRiscv.decode_to_execute_RS2[9]
.sym 91578 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 91583 basesoc_uart_eventmanager_storage[0]
.sym 91588 basesoc_uart_tx_fifo_produce[1]
.sym 91589 user_btn2
.sym 91590 $PACKER_VCC_NET
.sym 91591 VexRiscv.CsrPlugin_mepc[30]
.sym 91593 $abc$40744$n2644
.sym 91594 VexRiscv._zz_130_[5]
.sym 91596 $abc$40744$n2509
.sym 91597 basesoc_vexriscv_ibus_adr[1]
.sym 91598 VexRiscv._zz_50_[11]
.sym 91599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 91607 $abc$40744$n2633
.sym 91609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 91613 VexRiscv._zz_50_[11]
.sym 91614 $abc$40744$n5446
.sym 91618 VexRiscv._zz_193_
.sym 91619 VexRiscv._zz_50_[10]
.sym 91623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 91626 $abc$40744$n204
.sym 91627 sys_rst
.sym 91629 $abc$40744$n5445
.sym 91630 por_rst
.sym 91633 $PACKER_GND_NET
.sym 91634 $abc$40744$n204
.sym 91635 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 91639 $abc$40744$n5445
.sym 91640 $abc$40744$n5446
.sym 91645 $abc$40744$n204
.sym 91656 $PACKER_GND_NET
.sym 91662 sys_rst
.sym 91663 $abc$40744$n204
.sym 91664 por_rst
.sym 91668 VexRiscv._zz_50_[11]
.sym 91669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 91670 VexRiscv._zz_50_[10]
.sym 91671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 91674 VexRiscv._zz_193_
.sym 91677 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 91684 $abc$40744$n2633
.sym 91685 clk12_$glb_clk
.sym 91693 basesoc_uart_tx_fifo_produce[1]
.sym 91697 $abc$40744$n4908_1
.sym 91698 $abc$40744$n4997
.sym 91700 $abc$40744$n218
.sym 91703 $abc$40744$n2633
.sym 91711 basesoc_uart_tx_fifo_wrport_we
.sym 91712 VexRiscv._zz_50_[7]
.sym 91713 $abc$40744$n2548
.sym 91714 VexRiscv._zz_49_[1]
.sym 91715 VexRiscv._zz_164_[6]
.sym 91716 $abc$40744$n2548
.sym 91717 $abc$40744$n4868
.sym 91718 $abc$40744$n8240
.sym 91719 $abc$40744$n6712
.sym 91720 $abc$40744$n8241
.sym 91721 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 91722 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 91729 VexRiscv._zz_162_
.sym 91730 $abc$40744$n6710_1
.sym 91731 VexRiscv._zz_50_[7]
.sym 91732 VexRiscv._zz_163_[3]
.sym 91733 VexRiscv._zz_163_[4]
.sym 91734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 91736 VexRiscv._zz_163_[0]
.sym 91738 VexRiscv._zz_163_[1]
.sym 91739 $abc$40744$n2548
.sym 91740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 91741 $abc$40744$n6711_1
.sym 91742 VexRiscv._zz_163_[2]
.sym 91743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 91745 $abc$40744$n4869
.sym 91747 $abc$40744$n4864_1
.sym 91749 $abc$40744$n4871
.sym 91750 $abc$40744$n4870_1
.sym 91751 VexRiscv._zz_161_
.sym 91753 por_rst
.sym 91754 VexRiscv._zz_50_[8]
.sym 91755 VexRiscv._zz_50_[9]
.sym 91756 $abc$40744$n206
.sym 91759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 91761 $abc$40744$n6710_1
.sym 91763 $abc$40744$n6711_1
.sym 91764 $abc$40744$n4864_1
.sym 91767 VexRiscv._zz_163_[0]
.sym 91768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 91769 VexRiscv._zz_162_
.sym 91770 $abc$40744$n4870_1
.sym 91773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 91774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 91775 VexRiscv._zz_50_[9]
.sym 91776 VexRiscv._zz_50_[8]
.sym 91779 VexRiscv._zz_161_
.sym 91780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 91781 VexRiscv._zz_50_[7]
.sym 91785 por_rst
.sym 91786 $abc$40744$n206
.sym 91791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 91792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 91793 VexRiscv._zz_163_[1]
.sym 91794 VexRiscv._zz_163_[3]
.sym 91797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 91798 VexRiscv._zz_163_[2]
.sym 91799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 91800 VexRiscv._zz_163_[4]
.sym 91803 $abc$40744$n4871
.sym 91805 $abc$40744$n4869
.sym 91807 $abc$40744$n2548
.sym 91808 clk12_$glb_clk
.sym 91810 $abc$40744$n2345
.sym 91811 $abc$40744$n3859_1
.sym 91812 array_muxed1[7]
.sym 91813 array_muxed1[15]
.sym 91814 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 91815 array_muxed1[3]
.sym 91816 $abc$40744$n2349
.sym 91817 $abc$40744$n3856_1
.sym 91820 $abc$40744$n5404
.sym 91821 $abc$40744$n6712
.sym 91822 VexRiscv._zz_79_[6]
.sym 91830 $abc$40744$n2394
.sym 91834 basesoc_uart_phy_rx_bitcount[1]
.sym 91835 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 91836 VexRiscv._zz_130_[5]
.sym 91838 $abc$40744$n9
.sym 91839 $abc$40744$n5381
.sym 91840 VexRiscv._zz_50_[8]
.sym 91841 VexRiscv.decode_to_execute_RS2[15]
.sym 91842 VexRiscv._zz_50_[10]
.sym 91843 $abc$40744$n2345
.sym 91844 sys_rst
.sym 91845 $abc$40744$n4868
.sym 91853 VexRiscv._zz_50_[10]
.sym 91856 VexRiscv._zz_79_[3]
.sym 91858 VexRiscv._zz_50_[8]
.sym 91867 VexRiscv._zz_79_[15]
.sym 91868 VexRiscv._zz_79_[9]
.sym 91869 VexRiscv._zz_161_
.sym 91870 VexRiscv._zz_50_[11]
.sym 91873 VexRiscv._zz_50_[9]
.sym 91877 VexRiscv._zz_79_[10]
.sym 91885 VexRiscv._zz_79_[3]
.sym 91891 VexRiscv._zz_79_[15]
.sym 91899 VexRiscv._zz_50_[8]
.sym 91902 VexRiscv._zz_79_[10]
.sym 91908 VexRiscv._zz_50_[10]
.sym 91914 VexRiscv._zz_50_[11]
.sym 91922 VexRiscv._zz_50_[9]
.sym 91928 VexRiscv._zz_79_[9]
.sym 91930 VexRiscv._zz_161_
.sym 91931 clk12_$glb_clk
.sym 91935 $abc$40744$n6899
.sym 91936 $abc$40744$n6901
.sym 91937 $abc$40744$n6895
.sym 91938 basesoc_uart_phy_rx_bitcount[2]
.sym 91939 basesoc_uart_phy_rx_bitcount[3]
.sym 91940 basesoc_uart_phy_rx_bitcount[0]
.sym 91944 $abc$40744$n4904
.sym 91946 $abc$40744$n3861
.sym 91952 $abc$40744$n6712
.sym 91958 VexRiscv._zz_35_[3]
.sym 91959 VexRiscv._zz_50_[9]
.sym 91960 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 91961 basesoc_uart_tx_fifo_produce[0]
.sym 91962 por_rst
.sym 91963 VexRiscv.decode_to_execute_RS2[8]
.sym 91964 VexRiscv._zz_35_[6]
.sym 91965 VexRiscv._zz_163_[0]
.sym 91966 $abc$40744$n7855
.sym 91967 VexRiscv._zz_35_[5]
.sym 91968 VexRiscv._zz_164_[9]
.sym 91974 $abc$40744$n4896_1
.sym 91976 $abc$40744$n4885_1
.sym 91978 VexRiscv._zz_216_[3]
.sym 91979 VexRiscv._zz_79_[3]
.sym 91980 $abc$40744$n4868
.sym 91981 VexRiscv._zz_216_[6]
.sym 91982 VexRiscv._zz_164_[3]
.sym 91983 $abc$40744$n4872
.sym 91984 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 91985 $abc$40744$n8240
.sym 91986 VexRiscv._zz_216_[9]
.sym 91987 VexRiscv._zz_164_[6]
.sym 91988 VexRiscv._zz_35_[6]
.sym 91989 $abc$40744$n4909
.sym 91991 $abc$40744$n6712
.sym 91992 VexRiscv._zz_164_[9]
.sym 91994 $abc$40744$n4897
.sym 91996 VexRiscv._zz_79_[6]
.sym 92000 VexRiscv._zz_79_[9]
.sym 92007 $abc$40744$n4897
.sym 92009 VexRiscv._zz_79_[6]
.sym 92010 $abc$40744$n6712
.sym 92013 $abc$40744$n6712
.sym 92014 $abc$40744$n4909
.sym 92015 VexRiscv._zz_79_[9]
.sym 92019 $abc$40744$n4868
.sym 92021 VexRiscv._zz_216_[3]
.sym 92022 VexRiscv._zz_164_[3]
.sym 92025 VexRiscv._zz_79_[3]
.sym 92027 $abc$40744$n6712
.sym 92028 $abc$40744$n4885_1
.sym 92031 VexRiscv._zz_164_[6]
.sym 92032 VexRiscv._zz_216_[6]
.sym 92033 $abc$40744$n4868
.sym 92038 $abc$40744$n4896_1
.sym 92039 VexRiscv._zz_35_[6]
.sym 92040 $abc$40744$n4872
.sym 92044 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 92050 VexRiscv._zz_164_[9]
.sym 92051 VexRiscv._zz_216_[9]
.sym 92052 $abc$40744$n4868
.sym 92053 $abc$40744$n8240
.sym 92054 clk12_$glb_clk
.sym 92056 basesoc_uart_tx_fifo_produce[0]
.sym 92058 $abc$40744$n4893_1
.sym 92060 $abc$40744$n4892
.sym 92066 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 92067 VexRiscv.externalInterruptArray_regNext[1]
.sym 92075 VexRiscv._zz_79_[3]
.sym 92079 $abc$40744$n6675_1
.sym 92080 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92081 basesoc_vexriscv_ibus_adr[1]
.sym 92082 $PACKER_VCC_NET
.sym 92083 $abc$40744$n2647
.sym 92084 $abc$40744$n2509
.sym 92085 VexRiscv._zz_130_[5]
.sym 92086 VexRiscv._zz_79_[9]
.sym 92088 por_rst
.sym 92089 user_btn2
.sym 92090 $abc$40744$n4891
.sym 92091 VexRiscv.CsrPlugin_mepc[30]
.sym 92098 $abc$40744$n6672
.sym 92099 $abc$40744$n6675_1
.sym 92101 $abc$40744$n6417
.sym 92105 VexRiscv._zz_164_[3]
.sym 92108 $abc$40744$n4884_1
.sym 92109 $abc$40744$n4872
.sym 92112 VexRiscv._zz_79_[8]
.sym 92113 VexRiscv._zz_217_[3]
.sym 92115 $abc$40744$n4868
.sym 92117 $abc$40744$n4892
.sym 92118 VexRiscv._zz_35_[3]
.sym 92119 $abc$40744$n6712
.sym 92120 $abc$40744$n4905_1
.sym 92121 $PACKER_GND_NET
.sym 92123 VexRiscv._zz_79_[3]
.sym 92124 rst1
.sym 92125 VexRiscv._zz_164_[8]
.sym 92126 $abc$40744$n7855
.sym 92127 VexRiscv._zz_35_[5]
.sym 92128 VexRiscv._zz_216_[8]
.sym 92132 rst1
.sym 92136 $abc$40744$n4872
.sym 92138 VexRiscv._zz_35_[5]
.sym 92139 $abc$40744$n4892
.sym 92142 VexRiscv._zz_79_[8]
.sym 92144 $abc$40744$n6712
.sym 92145 $abc$40744$n4905_1
.sym 92150 $PACKER_GND_NET
.sym 92154 VexRiscv._zz_217_[3]
.sym 92155 VexRiscv._zz_164_[3]
.sym 92156 $abc$40744$n6675_1
.sym 92160 $abc$40744$n6672
.sym 92162 VexRiscv._zz_79_[3]
.sym 92163 $abc$40744$n6417
.sym 92167 VexRiscv._zz_35_[3]
.sym 92168 $abc$40744$n4884_1
.sym 92169 $abc$40744$n4872
.sym 92172 VexRiscv._zz_164_[8]
.sym 92173 VexRiscv._zz_216_[8]
.sym 92175 $abc$40744$n4868
.sym 92177 clk12_$glb_clk
.sym 92178 $abc$40744$n7855
.sym 92180 $abc$40744$n4782_1
.sym 92181 $abc$40744$n4792_1
.sym 92182 $abc$40744$n4790_1
.sym 92183 VexRiscv._zz_164_[8]
.sym 92184 $abc$40744$n4791
.sym 92185 VexRiscv._zz_164_[5]
.sym 92186 $abc$40744$n4783
.sym 92189 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 92191 VexRiscv._zz_216_[5]
.sym 92196 VexRiscv._zz_79_[5]
.sym 92197 VexRiscv._zz_216_[3]
.sym 92201 VexRiscv._zz_79_[5]
.sym 92204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 92205 $abc$40744$n4868
.sym 92206 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92207 VexRiscv._zz_49_[1]
.sym 92208 $abc$40744$n4873_1
.sym 92209 VexRiscv._zz_171_[0]
.sym 92210 $abc$40744$n4114_1
.sym 92211 $abc$40744$n6712
.sym 92212 VexRiscv._zz_50_[7]
.sym 92213 $abc$40744$n8240
.sym 92222 $abc$40744$n4245_1
.sym 92223 VexRiscv._zz_217_[8]
.sym 92226 $abc$40744$n4348_1
.sym 92228 $abc$40744$n6675_1
.sym 92229 VexRiscv._zz_217_[5]
.sym 92232 VexRiscv._zz_217_[9]
.sym 92233 VexRiscv._zz_79_[8]
.sym 92234 $abc$40744$n4266_1
.sym 92235 $abc$40744$n4251_1
.sym 92236 VexRiscv._zz_50_[7]
.sym 92237 $abc$40744$n6672
.sym 92238 VexRiscv._zz_164_[9]
.sym 92239 VexRiscv._zz_35_[5]
.sym 92240 VexRiscv._zz_164_[8]
.sym 92242 $abc$40744$n6675_1
.sym 92244 $abc$40744$n4327_1
.sym 92246 VexRiscv._zz_79_[9]
.sym 92247 VexRiscv._zz_161_
.sym 92248 VexRiscv._zz_79_[5]
.sym 92250 VexRiscv._zz_164_[5]
.sym 92253 VexRiscv._zz_164_[8]
.sym 92254 VexRiscv._zz_217_[8]
.sym 92255 $abc$40744$n6675_1
.sym 92259 VexRiscv._zz_79_[9]
.sym 92261 $abc$40744$n6672
.sym 92262 $abc$40744$n4348_1
.sym 92266 VexRiscv._zz_79_[5]
.sym 92267 $abc$40744$n4251_1
.sym 92268 $abc$40744$n6672
.sym 92271 $abc$40744$n4327_1
.sym 92273 $abc$40744$n6672
.sym 92274 VexRiscv._zz_79_[8]
.sym 92277 VexRiscv._zz_50_[7]
.sym 92283 VexRiscv._zz_35_[5]
.sym 92285 $abc$40744$n4266_1
.sym 92286 $abc$40744$n4245_1
.sym 92289 VexRiscv._zz_164_[9]
.sym 92290 $abc$40744$n6675_1
.sym 92292 VexRiscv._zz_217_[9]
.sym 92295 $abc$40744$n6675_1
.sym 92296 VexRiscv._zz_217_[5]
.sym 92297 VexRiscv._zz_164_[5]
.sym 92299 VexRiscv._zz_161_
.sym 92300 clk12_$glb_clk
.sym 92302 $abc$40744$n4820_1
.sym 92303 $abc$40744$n5166_1
.sym 92304 $abc$40744$n4804
.sym 92305 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 92306 $abc$40744$n4748_1
.sym 92307 $abc$40744$n4239_1
.sym 92308 $abc$40744$n4824_1
.sym 92309 $abc$40744$n4747
.sym 92312 $abc$40744$n6695
.sym 92313 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 92320 $abc$40744$n3727_1
.sym 92321 VexRiscv._zz_79_[8]
.sym 92326 $abc$40744$n4868
.sym 92327 VexRiscv._zz_130_[5]
.sym 92328 $abc$40744$n6672
.sym 92329 $abc$40744$n4326_1
.sym 92330 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 92331 VexRiscv._zz_36_[5]
.sym 92332 $abc$40744$n233
.sym 92333 $abc$40744$n4244
.sym 92334 $abc$40744$n9
.sym 92335 $abc$40744$n5381
.sym 92336 $abc$40744$n2345
.sym 92337 basesoc_uart_phy_rx_bitcount[1]
.sym 92343 VexRiscv.CsrPlugin_mtval[30]
.sym 92344 $abc$40744$n4347_1
.sym 92345 $abc$40744$n3999
.sym 92346 $abc$40744$n4266_1
.sym 92349 VexRiscv._zz_35_[9]
.sym 92350 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92351 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 92352 $abc$40744$n4872
.sym 92353 $abc$40744$n4749
.sym 92354 VexRiscv._zz_171_[1]
.sym 92355 $abc$40744$n4745
.sym 92356 $abc$40744$n4751
.sym 92359 VexRiscv._zz_152_[30]
.sym 92360 VexRiscv.CsrPlugin_mepc[30]
.sym 92361 VexRiscv._zz_201_[30]
.sym 92362 $abc$40744$n4230_1
.sym 92364 $abc$40744$n4908_1
.sym 92366 $abc$40744$n4228
.sym 92369 VexRiscv._zz_171_[0]
.sym 92370 $abc$40744$n2565
.sym 92371 $abc$40744$n3727_1
.sym 92372 $abc$40744$n4239_1
.sym 92373 $abc$40744$n4744_1
.sym 92374 $abc$40744$n4747
.sym 92376 $abc$40744$n4747
.sym 92377 $abc$40744$n3727_1
.sym 92378 $abc$40744$n4751
.sym 92379 $abc$40744$n4749
.sym 92382 $abc$40744$n4908_1
.sym 92383 VexRiscv._zz_35_[9]
.sym 92385 $abc$40744$n4872
.sym 92390 $abc$40744$n4239_1
.sym 92391 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 92394 $abc$40744$n4347_1
.sym 92396 $abc$40744$n4266_1
.sym 92397 VexRiscv._zz_35_[9]
.sym 92400 $abc$40744$n3999
.sym 92401 VexRiscv.CsrPlugin_mepc[30]
.sym 92402 VexRiscv._zz_201_[30]
.sym 92403 $abc$40744$n4228
.sym 92408 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92412 VexRiscv.CsrPlugin_mtval[30]
.sym 92413 $abc$40744$n4745
.sym 92415 $abc$40744$n4230_1
.sym 92418 VexRiscv._zz_171_[0]
.sym 92419 VexRiscv._zz_171_[1]
.sym 92420 $abc$40744$n4744_1
.sym 92421 VexRiscv._zz_152_[30]
.sym 92422 $abc$40744$n2565
.sym 92423 clk12_$glb_clk
.sym 92424 VexRiscv.reset_$glb_sr
.sym 92425 $abc$40744$n4821
.sym 92426 basesoc_vexriscv_dbus_adr[2]
.sym 92427 $abc$40744$n4344_1
.sym 92428 $abc$40744$n4301
.sym 92429 basesoc_vexriscv_dbus_adr[7]
.sym 92430 $abc$40744$n4822_1
.sym 92431 $abc$40744$n4805_1
.sym 92432 $abc$40744$n4234
.sym 92434 $abc$40744$n4239_1
.sym 92435 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 92438 $abc$40744$n4872
.sym 92439 $abc$40744$n3999
.sym 92444 $abc$40744$n4820_1
.sym 92445 $abc$40744$n4174
.sym 92447 VexRiscv.CsrPlugin_mtval[30]
.sym 92449 $abc$40744$n4345_1
.sym 92450 VexRiscv._zz_35_[3]
.sym 92451 VexRiscv._zz_200_[6]
.sym 92452 $abc$40744$n4243
.sym 92453 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92454 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 92455 $abc$40744$n4239_1
.sym 92456 $abc$40744$n4234
.sym 92457 $abc$40744$n4279
.sym 92458 VexRiscv._zz_35_[5]
.sym 92459 VexRiscv.decode_to_execute_RS2[8]
.sym 92460 VexRiscv._zz_49_[0]
.sym 92467 VexRiscv._zz_36_[6]
.sym 92468 $abc$40744$n4325
.sym 92470 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92474 VexRiscv._zz_290_[30]
.sym 92475 $abc$40744$n4907
.sym 92476 $abc$40744$n4267_1
.sym 92477 $abc$40744$n4346
.sym 92478 $abc$40744$n4873_1
.sym 92479 VexRiscv._zz_152_[30]
.sym 92481 VexRiscv._zz_35_[8]
.sym 92485 VexRiscv._zz_36_[9]
.sym 92489 $abc$40744$n4326_1
.sym 92491 VexRiscv._zz_36_[5]
.sym 92492 $abc$40744$n4891
.sym 92493 $abc$40744$n4244
.sym 92495 $abc$40744$n4895
.sym 92496 $abc$40744$n4266_1
.sym 92497 VexRiscv._zz_36_[8]
.sym 92499 VexRiscv._zz_152_[30]
.sym 92500 VexRiscv._zz_290_[30]
.sym 92501 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92506 $abc$40744$n4325
.sym 92507 $abc$40744$n4267_1
.sym 92508 VexRiscv._zz_36_[8]
.sym 92512 $abc$40744$n4326_1
.sym 92513 VexRiscv._zz_35_[8]
.sym 92514 $abc$40744$n4266_1
.sym 92517 $abc$40744$n4873_1
.sym 92519 VexRiscv._zz_36_[9]
.sym 92520 $abc$40744$n4907
.sym 92524 $abc$40744$n4267_1
.sym 92525 $abc$40744$n4346
.sym 92526 VexRiscv._zz_36_[9]
.sym 92529 $abc$40744$n4873_1
.sym 92530 $abc$40744$n4895
.sym 92531 VexRiscv._zz_36_[6]
.sym 92535 $abc$40744$n4244
.sym 92536 $abc$40744$n4267_1
.sym 92537 VexRiscv._zz_36_[5]
.sym 92541 $abc$40744$n4873_1
.sym 92542 VexRiscv._zz_36_[5]
.sym 92543 $abc$40744$n4891
.sym 92545 $abc$40744$n2586_$glb_ce
.sym 92546 clk12_$glb_clk
.sym 92548 $abc$40744$n4340
.sym 92549 $abc$40744$n4302_1
.sym 92550 $abc$40744$n4339_1
.sym 92551 VexRiscv._zz_36_[9]
.sym 92552 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 92553 basesoc_uart_phy_rx_bitcount[1]
.sym 92554 $abc$40744$n4342_1
.sym 92555 $abc$40744$n4341_1
.sym 92563 $abc$40744$n4301
.sym 92566 $abc$40744$n4144_1
.sym 92569 VexRiscv._zz_35_[8]
.sym 92570 VexRiscv._zz_290_[30]
.sym 92572 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92573 basesoc_vexriscv_ibus_adr[1]
.sym 92574 $PACKER_VCC_NET
.sym 92575 $abc$40744$n4228
.sym 92576 $abc$40744$n2509
.sym 92577 user_btn2
.sym 92578 $abc$40744$n4891
.sym 92579 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92580 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 92581 VexRiscv._zz_130_[5]
.sym 92582 $abc$40744$n4234
.sym 92583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 92591 $abc$40744$n233
.sym 92592 $abc$40744$n4277_1
.sym 92593 VexRiscv._zz_193_
.sym 92594 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92595 $abc$40744$n3749
.sym 92596 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92598 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 92599 $abc$40744$n4243
.sym 92600 $abc$40744$n3727_1
.sym 92601 $abc$40744$n4279
.sym 92602 $abc$40744$n4278_1
.sym 92603 $abc$40744$n4275_1
.sym 92604 VexRiscv._zz_290_[3]
.sym 92606 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 92607 VexRiscv._zz_152_[3]
.sym 92608 VexRiscv._zz_36_[9]
.sym 92612 $abc$40744$n235
.sym 92614 VexRiscv._zz_36_[6]
.sym 92615 $abc$40744$n4239_1
.sym 92617 $abc$40744$n4270_1
.sym 92619 $abc$40744$n4272_1
.sym 92620 $abc$40744$n4273_1
.sym 92624 VexRiscv._zz_36_[6]
.sym 92628 $abc$40744$n4272_1
.sym 92629 $abc$40744$n3749
.sym 92630 $abc$40744$n4270_1
.sym 92634 VexRiscv._zz_290_[3]
.sym 92635 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92636 VexRiscv._zz_152_[3]
.sym 92640 $abc$40744$n4243
.sym 92642 $abc$40744$n4279
.sym 92643 $abc$40744$n4278_1
.sym 92649 VexRiscv._zz_36_[9]
.sym 92652 $abc$40744$n235
.sym 92653 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 92654 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92655 VexRiscv._zz_193_
.sym 92658 $abc$40744$n4273_1
.sym 92659 $abc$40744$n4275_1
.sym 92660 $abc$40744$n3727_1
.sym 92661 $abc$40744$n4277_1
.sym 92664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 92666 $abc$40744$n4239_1
.sym 92668 $abc$40744$n233
.sym 92669 clk12_$glb_clk
.sym 92672 $abc$40744$n4274_1
.sym 92673 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 92674 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 92675 $abc$40744$n4241
.sym 92677 VexRiscv._zz_36_[1]
.sym 92678 $abc$40744$n4273_1
.sym 92682 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 92685 $abc$40744$n233
.sym 92688 $abc$40744$n233
.sym 92695 $abc$40744$n4807_1
.sym 92696 $abc$40744$n6712
.sym 92698 VexRiscv._zz_152_[9]
.sym 92699 VexRiscv._zz_49_[1]
.sym 92700 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 92702 $abc$40744$n4868
.sym 92703 $abc$40744$n4236_1
.sym 92704 VexRiscv._zz_49_[1]
.sym 92705 $abc$40744$n4092
.sym 92714 $abc$40744$n4812_1
.sym 92715 $abc$40744$n3749
.sym 92717 VexRiscv._zz_41_[1]
.sym 92718 $abc$40744$n3727_1
.sym 92720 $abc$40744$n4813
.sym 92721 $abc$40744$n4807_1
.sym 92722 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 92723 VexRiscv._zz_36_[8]
.sym 92725 VexRiscv._zz_36_[2]
.sym 92726 $abc$40744$n4872
.sym 92727 $abc$40744$n4239_1
.sym 92729 VexRiscv._zz_36_[3]
.sym 92731 $abc$40744$n4904
.sym 92732 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92733 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 92734 VexRiscv._zz_152_[5]
.sym 92739 $abc$40744$n233
.sym 92740 $abc$40744$n4816_1
.sym 92743 VexRiscv._zz_35_[8]
.sym 92748 VexRiscv._zz_41_[1]
.sym 92751 $abc$40744$n4816_1
.sym 92752 $abc$40744$n4807_1
.sym 92753 $abc$40744$n3749
.sym 92754 $abc$40744$n4812_1
.sym 92757 $abc$40744$n3727_1
.sym 92758 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 92759 $abc$40744$n4239_1
.sym 92760 $abc$40744$n4813
.sym 92765 VexRiscv._zz_36_[3]
.sym 92769 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92770 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 92771 VexRiscv._zz_152_[5]
.sym 92776 VexRiscv._zz_36_[2]
.sym 92781 VexRiscv._zz_35_[8]
.sym 92782 $abc$40744$n4872
.sym 92784 $abc$40744$n4904
.sym 92788 VexRiscv._zz_36_[8]
.sym 92791 $abc$40744$n233
.sym 92792 clk12_$glb_clk
.sym 92794 VexRiscv.CsrPlugin_mtval[9]
.sym 92795 $abc$40744$n6696_1
.sym 92796 $abc$40744$n4236_1
.sym 92797 $abc$40744$n4242_1
.sym 92798 $abc$40744$n4816_1
.sym 92799 $abc$40744$n4794_1
.sym 92800 $abc$40744$n4240
.sym 92801 $abc$40744$n6697_1
.sym 92805 VexRiscv.externalInterruptArray_regNext[0]
.sym 92806 $abc$40744$n4813
.sym 92811 VexRiscv._zz_152_[9]
.sym 92816 $abc$40744$n3749
.sym 92817 VexRiscv._zz_152_[9]
.sym 92818 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 92819 $abc$40744$n4235
.sym 92820 $abc$40744$n233
.sym 92821 VexRiscv.CsrPlugin_hadException
.sym 92822 $abc$40744$n5381
.sym 92823 VexRiscv._zz_152_[5]
.sym 92824 VexRiscv._zz_152_[31]
.sym 92825 $abc$40744$n9
.sym 92826 $abc$40744$n4868
.sym 92827 VexRiscv._zz_36_[5]
.sym 92828 $abc$40744$n6672
.sym 92829 VexRiscv._zz_152_[6]
.sym 92835 $abc$40744$n4235
.sym 92837 VexRiscv.CsrPlugin_hadException
.sym 92839 VexRiscv._zz_152_[5]
.sym 92840 $abc$40744$n4120_1
.sym 92844 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 92848 VexRiscv._zz_35_[31]
.sym 92849 $abc$40744$n6712
.sym 92851 $abc$40744$n4237
.sym 92852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 92853 $abc$40744$n4236_1
.sym 92854 $abc$40744$n4234
.sym 92855 $abc$40744$n4997
.sym 92856 $abc$40744$n4233_1
.sym 92857 $abc$40744$n4240
.sym 92858 $abc$40744$n4996
.sym 92859 $abc$40744$n4232
.sym 92860 $abc$40744$n4872
.sym 92863 $abc$40744$n3727_1
.sym 92864 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 92866 VexRiscv._zz_79_[31]
.sym 92868 $abc$40744$n4236_1
.sym 92869 $abc$40744$n4233_1
.sym 92870 VexRiscv._zz_152_[5]
.sym 92871 $abc$40744$n4120_1
.sym 92874 $abc$40744$n4232
.sym 92875 $abc$40744$n4240
.sym 92876 $abc$40744$n3727_1
.sym 92877 $abc$40744$n4237
.sym 92880 $abc$40744$n4872
.sym 92881 $abc$40744$n4996
.sym 92882 VexRiscv._zz_35_[31]
.sym 92886 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 92894 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 92898 $abc$40744$n4120_1
.sym 92899 $abc$40744$n4235
.sym 92900 $abc$40744$n4234
.sym 92901 VexRiscv._zz_152_[5]
.sym 92904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 92911 VexRiscv._zz_79_[31]
.sym 92912 $abc$40744$n6712
.sym 92913 $abc$40744$n4997
.sym 92914 VexRiscv.CsrPlugin_hadException
.sym 92915 clk12_$glb_clk
.sym 92918 $abc$40744$n4797
.sym 92919 $abc$40744$n4799
.sym 92920 $abc$40744$n4801
.sym 92921 $abc$40744$n4803
.sym 92922 $abc$40744$n4805
.sym 92923 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 92924 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 92938 VexRiscv.memory_arbitration_isValid
.sym 92940 $abc$40744$n4236_1
.sym 92941 $abc$40744$n4236_1
.sym 92942 VexRiscv._zz_35_[5]
.sym 92943 VexRiscv._zz_49_[0]
.sym 92944 $PACKER_GND_NET
.sym 92945 $abc$40744$n4235
.sym 92946 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 92947 $abc$40744$n4239_1
.sym 92948 $abc$40744$n4226
.sym 92949 VexRiscv._zz_35_[3]
.sym 92950 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92951 $abc$40744$n6701
.sym 92952 $abc$40744$n4243
.sym 92959 $abc$40744$n4231
.sym 92962 $abc$40744$n4795
.sym 92963 $abc$40744$n233
.sym 92964 $abc$40744$n4226
.sym 92967 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 92975 $abc$40744$n4797
.sym 92976 VexRiscv._zz_313_
.sym 92977 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 92980 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 92981 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 92984 $abc$40744$n3749
.sym 92985 $abc$40744$n4801
.sym 92986 $abc$40744$n4803
.sym 92987 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 92988 VexRiscv._zz_35_[30]
.sym 92991 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 92992 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 92993 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 92994 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 92998 $abc$40744$n4795
.sym 92999 $abc$40744$n233
.sym 93003 $abc$40744$n4226
.sym 93004 $abc$40744$n4231
.sym 93006 $abc$40744$n3749
.sym 93010 $abc$40744$n4801
.sym 93011 $abc$40744$n233
.sym 93015 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 93017 VexRiscv._zz_313_
.sym 93021 $abc$40744$n4803
.sym 93023 $abc$40744$n233
.sym 93028 VexRiscv._zz_35_[30]
.sym 93033 $abc$40744$n233
.sym 93035 $abc$40744$n4797
.sym 93038 clk12_$glb_clk
.sym 93039 VexRiscv.reset_$glb_sr
.sym 93040 $abc$40744$n4235
.sym 93041 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 93042 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93043 $abc$40744$n5171_1
.sym 93044 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 93045 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 93046 $abc$40744$n4337
.sym 93063 VexRiscv.CsrPlugin_hadException
.sym 93064 $abc$40744$n2509
.sym 93065 user_btn2
.sym 93066 $abc$40744$n8241
.sym 93067 $abc$40744$n2647
.sym 93069 VexRiscv._zz_41_[0]
.sym 93070 $abc$40744$n3744
.sym 93071 $PACKER_VCC_NET
.sym 93072 basesoc_vexriscv_ibus_adr[1]
.sym 93073 $abc$40744$n4235
.sym 93074 $abc$40744$n4228
.sym 93083 VexRiscv._zz_36_[5]
.sym 93084 VexRiscv._zz_41_[29]
.sym 93085 VexRiscv._zz_41_[0]
.sym 93090 VexRiscv.CsrPlugin_mepc[9]
.sym 93092 $abc$40744$n233
.sym 93093 $abc$40744$n5004
.sym 93095 VexRiscv._zz_36_[15]
.sym 93096 $abc$40744$n3744
.sym 93097 $abc$40744$n4235
.sym 93098 $abc$40744$n4868
.sym 93101 $abc$40744$n4236_1
.sym 93102 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 93105 VexRiscv._zz_164_[31]
.sym 93107 $abc$40744$n4234
.sym 93109 VexRiscv._zz_152_[3]
.sym 93110 VexRiscv._zz_216_[31]
.sym 93111 $abc$40744$n4814_1
.sym 93114 VexRiscv._zz_216_[31]
.sym 93115 VexRiscv._zz_164_[31]
.sym 93117 $abc$40744$n4868
.sym 93120 VexRiscv._zz_152_[3]
.sym 93121 $abc$40744$n3744
.sym 93122 $abc$40744$n4814_1
.sym 93123 $abc$40744$n4236_1
.sym 93129 VexRiscv._zz_41_[29]
.sym 93135 VexRiscv._zz_36_[5]
.sym 93141 VexRiscv._zz_36_[15]
.sym 93147 VexRiscv._zz_41_[0]
.sym 93150 $abc$40744$n3744
.sym 93151 VexRiscv._zz_152_[3]
.sym 93152 $abc$40744$n4235
.sym 93153 $abc$40744$n4234
.sym 93156 $abc$40744$n5004
.sym 93157 VexRiscv.CsrPlugin_mepc[9]
.sym 93158 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 93160 $abc$40744$n233
.sym 93161 clk12_$glb_clk
.sym 93163 VexRiscv._zz_164_[31]
.sym 93173 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93174 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93180 VexRiscv._zz_41_[29]
.sym 93182 $abc$40744$n4235
.sym 93187 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93188 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 93189 $abc$40744$n6712
.sym 93190 VexRiscv._zz_152_[9]
.sym 93192 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 93193 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 93194 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 93195 VexRiscv._zz_171_[0]
.sym 93197 VexRiscv._zz_49_[1]
.sym 93204 VexRiscv._zz_201_[0]
.sym 93205 VexRiscv._zz_201_[9]
.sym 93206 VexRiscv._zz_171_[0]
.sym 93208 $abc$40744$n4384
.sym 93209 $abc$40744$n6700_1
.sym 93211 VexRiscv.CsrPlugin_mepc[1]
.sym 93212 $abc$40744$n6699
.sym 93213 $abc$40744$n5318_1
.sym 93214 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93215 VexRiscv.CsrPlugin_mepc[9]
.sym 93216 VexRiscv._zz_201_[1]
.sym 93217 $abc$40744$n6701
.sym 93219 $abc$40744$n3999
.sym 93220 $abc$40744$n4377_1
.sym 93222 $abc$40744$n2644
.sym 93223 VexRiscv._zz_171_[1]
.sym 93224 VexRiscv.externalInterruptArray_regNext[1]
.sym 93225 VexRiscv._zz_152_[1]
.sym 93226 $abc$40744$n4755
.sym 93228 VexRiscv.externalInterruptArray_regNext[0]
.sym 93229 VexRiscv.lastStagePc[1]
.sym 93230 VexRiscv._zz_152_[31]
.sym 93232 $abc$40744$n4776_1
.sym 93233 $abc$40744$n5315_1
.sym 93234 $abc$40744$n4228
.sym 93235 VexRiscv.CsrPlugin_mepc[1]
.sym 93237 $abc$40744$n4377_1
.sym 93238 $abc$40744$n4776_1
.sym 93239 VexRiscv.externalInterruptArray_regNext[1]
.sym 93240 VexRiscv._zz_201_[1]
.sym 93244 $abc$40744$n2644
.sym 93245 VexRiscv.CsrPlugin_mepc[1]
.sym 93246 VexRiscv.lastStagePc[1]
.sym 93249 $abc$40744$n6701
.sym 93250 VexRiscv._zz_171_[1]
.sym 93251 VexRiscv._zz_171_[0]
.sym 93252 VexRiscv._zz_152_[1]
.sym 93255 VexRiscv._zz_152_[31]
.sym 93256 $abc$40744$n4755
.sym 93257 VexRiscv._zz_171_[1]
.sym 93258 VexRiscv._zz_171_[0]
.sym 93261 VexRiscv.externalInterruptArray_regNext[1]
.sym 93262 VexRiscv._zz_201_[1]
.sym 93263 VexRiscv._zz_201_[0]
.sym 93264 VexRiscv.externalInterruptArray_regNext[0]
.sym 93267 $abc$40744$n6700_1
.sym 93268 VexRiscv.CsrPlugin_mepc[1]
.sym 93269 $abc$40744$n6699
.sym 93270 $abc$40744$n4384
.sym 93273 VexRiscv.CsrPlugin_mepc[9]
.sym 93274 VexRiscv._zz_201_[9]
.sym 93275 $abc$40744$n3999
.sym 93276 $abc$40744$n4228
.sym 93280 $abc$40744$n5318_1
.sym 93281 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93282 $abc$40744$n5315_1
.sym 93284 clk12_$glb_clk
.sym 93287 $abc$40744$n178
.sym 93288 $abc$40744$n174
.sym 93292 $abc$40744$n186
.sym 93298 $abc$40744$n4490_1
.sym 93301 VexRiscv.CsrPlugin_mepc[9]
.sym 93308 VexRiscv._zz_79_[31]
.sym 93312 VexRiscv.CsrPlugin_mepc[31]
.sym 93313 $abc$40744$n5381
.sym 93314 $abc$40744$n4868
.sym 93315 VexRiscv.lastStagePc[1]
.sym 93316 VexRiscv._zz_152_[31]
.sym 93317 $abc$40744$n233
.sym 93320 $abc$40744$n6672
.sym 93321 $abc$40744$n178
.sym 93330 $abc$40744$n6694_1
.sym 93331 $abc$40744$n4776_1
.sym 93332 $abc$40744$n4757
.sym 93333 VexRiscv._zz_171_[1]
.sym 93335 $abc$40744$n4377_1
.sym 93337 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93338 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93339 VexRiscv.CsrPlugin_mepc[0]
.sym 93340 $abc$40744$n6693_1
.sym 93342 VexRiscv._zz_201_[31]
.sym 93343 VexRiscv._zz_201_[0]
.sym 93345 VexRiscv._zz_152_[0]
.sym 93346 $abc$40744$n6695
.sym 93347 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93350 VexRiscv.externalInterruptArray_regNext[0]
.sym 93353 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93354 $abc$40744$n2565
.sym 93355 VexRiscv._zz_171_[0]
.sym 93358 $abc$40744$n4384
.sym 93361 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93369 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93372 VexRiscv._zz_171_[1]
.sym 93373 $abc$40744$n6695
.sym 93374 VexRiscv._zz_152_[0]
.sym 93375 VexRiscv._zz_171_[0]
.sym 93378 $abc$40744$n6694_1
.sym 93379 $abc$40744$n4384
.sym 93380 VexRiscv.CsrPlugin_mepc[0]
.sym 93381 $abc$40744$n6693_1
.sym 93387 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93390 $abc$40744$n4377_1
.sym 93391 VexRiscv._zz_201_[0]
.sym 93392 VexRiscv.externalInterruptArray_regNext[0]
.sym 93393 $abc$40744$n4776_1
.sym 93397 $abc$40744$n4377_1
.sym 93398 VexRiscv._zz_201_[31]
.sym 93399 $abc$40744$n4757
.sym 93405 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93406 $abc$40744$n2565
.sym 93407 clk12_$glb_clk
.sym 93408 VexRiscv.reset_$glb_sr
.sym 93412 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 93413 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93427 VexRiscv.CsrPlugin_mepc[0]
.sym 93433 $abc$40744$n174
.sym 93434 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93437 $PACKER_GND_NET
.sym 93438 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 93439 $abc$40744$n4239_1
.sym 93440 $abc$40744$n4226
.sym 93441 $abc$40744$n186
.sym 93454 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 93456 $abc$40744$n235
.sym 93458 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 93464 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 93469 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 93470 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 93477 $abc$40744$n8241
.sym 93478 VexRiscv._zz_193_
.sym 93485 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 93489 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 93508 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 93525 VexRiscv._zz_193_
.sym 93526 $abc$40744$n235
.sym 93527 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 93528 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 93529 $abc$40744$n8241
.sym 93530 clk12_$glb_clk
.sym 93534 $abc$40744$n6600
.sym 93536 waittimer2_count[0]
.sym 93556 $abc$40744$n2509
.sym 93557 user_btn2
.sym 93561 VexRiscv.lastStagePc[0]
.sym 93563 $abc$40744$n8241
.sym 93564 $PACKER_VCC_NET
.sym 93566 VexRiscv.CsrPlugin_mepc[31]
.sym 93575 $abc$40744$n2633
.sym 93578 VexRiscv._zz_193_
.sym 93593 $abc$40744$n235
.sym 93638 VexRiscv._zz_193_
.sym 93652 $abc$40744$n2633
.sym 93653 clk12_$glb_clk
.sym 93654 $abc$40744$n235
.sym 93655 $abc$40744$n3963
.sym 93656 waittimer2_count[6]
.sym 93657 waittimer2_count[1]
.sym 93659 waittimer2_count[16]
.sym 93660 $abc$40744$n2493
.sym 93667 $abc$40744$n2224
.sym 93675 eventmanager_status_w[2]
.sym 93704 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93706 VexRiscv.CsrPlugin_mepc[0]
.sym 93709 VexRiscv.CsrPlugin_mepc[31]
.sym 93710 VexRiscv.lastStagePc[31]
.sym 93721 VexRiscv.lastStagePc[0]
.sym 93723 $abc$40744$n8241
.sym 93724 $abc$40744$n2644
.sym 93735 VexRiscv.lastStagePc[31]
.sym 93737 $abc$40744$n2644
.sym 93738 VexRiscv.CsrPlugin_mepc[31]
.sym 93754 $abc$40744$n2644
.sym 93755 VexRiscv.lastStagePc[0]
.sym 93756 VexRiscv.CsrPlugin_mepc[0]
.sym 93766 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93775 $abc$40744$n8241
.sym 93776 clk12_$glb_clk
.sym 93780 $abc$40744$n6604
.sym 93781 $abc$40744$n6606
.sym 93782 $abc$40744$n6608
.sym 93783 $abc$40744$n6610
.sym 93784 $abc$40744$n6612
.sym 93785 $abc$40744$n6614
.sym 93800 waittimer2_count[2]
.sym 93803 eventmanager_status_w[2]
.sym 93804 VexRiscv.CsrPlugin_mepc[31]
.sym 93806 waittimer2_count[16]
.sym 93809 $abc$40744$n178
.sym 93810 waittimer2_count[5]
.sym 93812 waittimer2_count[8]
.sym 93813 waittimer2_count[2]
.sym 93820 $abc$40744$n5315_1
.sym 93823 $abc$40744$n5316_1
.sym 93826 $abc$40744$n5315_1
.sym 93828 $abc$40744$n5378
.sym 93831 $abc$40744$n176
.sym 93840 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93847 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93855 $abc$40744$n176
.sym 93865 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93866 $abc$40744$n5316_1
.sym 93867 $abc$40744$n5315_1
.sym 93882 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93884 $abc$40744$n5315_1
.sym 93885 $abc$40744$n5378
.sym 93899 clk12_$glb_clk
.sym 93901 $abc$40744$n6616
.sym 93902 $abc$40744$n6618
.sym 93903 $abc$40744$n6620
.sym 93904 $abc$40744$n6622
.sym 93905 $abc$40744$n6624
.sym 93906 $abc$40744$n6626
.sym 93907 $abc$40744$n6628
.sym 93908 $abc$40744$n6630
.sym 93924 $abc$40744$n6604
.sym 93925 csrbankarray_csrbank2_ctrl0_w[1]
.sym 93929 $abc$40744$n6608
.sym 93931 $abc$40744$n6610
.sym 93933 $abc$40744$n174
.sym 93942 sys_rst
.sym 93946 $abc$40744$n176
.sym 93947 user_btn2
.sym 93949 $abc$40744$n6614
.sym 93953 $abc$40744$n2492
.sym 93955 $abc$40744$n182
.sym 93956 $abc$40744$n184
.sym 93957 user_btn2
.sym 93959 $abc$40744$n174
.sym 93965 $abc$40744$n3964
.sym 93966 $abc$40744$n180
.sym 93969 $abc$40744$n178
.sym 93970 $abc$40744$n6624
.sym 93971 $abc$40744$n3960
.sym 93972 $abc$40744$n6628
.sym 93975 user_btn2
.sym 93977 sys_rst
.sym 93978 $abc$40744$n6624
.sym 93982 $abc$40744$n182
.sym 93987 $abc$40744$n178
.sym 93995 $abc$40744$n180
.sym 93999 sys_rst
.sym 94000 $abc$40744$n6614
.sym 94001 user_btn2
.sym 94005 $abc$40744$n6628
.sym 94006 sys_rst
.sym 94007 user_btn2
.sym 94011 $abc$40744$n176
.sym 94012 $abc$40744$n174
.sym 94013 $abc$40744$n3960
.sym 94014 $abc$40744$n3964
.sym 94017 $abc$40744$n184
.sym 94018 $abc$40744$n178
.sym 94019 $abc$40744$n180
.sym 94020 $abc$40744$n182
.sym 94021 $abc$40744$n2492
.sym 94022 clk12_$glb_clk
.sym 94024 $abc$40744$n6632
.sym 94025 waittimer2_count[9]
.sym 94026 $abc$40744$n3962
.sym 94027 waittimer2_count[3]
.sym 94028 waittimer2_count[11]
.sym 94029 $abc$40744$n3960
.sym 94030 waittimer2_count[4]
.sym 94031 $abc$40744$n3961
.sym 94043 $abc$40744$n6616
.sym 94049 user_btn2
.sym 94056 $PACKER_VCC_NET
.sym 94065 user_btn2
.sym 94067 $abc$40744$n2492
.sym 94070 $abc$40744$n6626
.sym 94091 $abc$40744$n6610
.sym 94116 $abc$40744$n6626
.sym 94117 user_btn2
.sym 94124 user_btn2
.sym 94125 $abc$40744$n6610
.sym 94144 $abc$40744$n2492
.sym 94145 clk12_$glb_clk
.sym 94146 sys_rst_$glb_sr
.sym 94157 $abc$40744$n2492
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94238 spiflash_cs_n
.sym 94242 spiflash_clk
.sym 94252 $abc$40744$n6476_1
.sym 94263 VexRiscv._zz_50_[11]
.sym 94271 $PACKER_VCC_NET
.sym 94272 spram_dataout00[10]
.sym 94273 spram_dataout10[5]
.sym 94274 spram_datain10[7]
.sym 94282 spram_dataout10[5]
.sym 94283 spram_dataout10[1]
.sym 94286 spram_dataout00[9]
.sym 94288 spram_dataout00[5]
.sym 94289 spram_dataout10[0]
.sym 94291 spram_dataout00[1]
.sym 94294 spram_dataout00[0]
.sym 94296 spram_dataout00[8]
.sym 94297 $abc$40744$n5859
.sym 94298 spram_dataout00[10]
.sym 94299 spram_dataout10[9]
.sym 94300 spram_dataout10[11]
.sym 94301 slave_sel_r[2]
.sym 94303 spram_dataout10[12]
.sym 94305 $abc$40744$n5859
.sym 94308 spram_dataout00[11]
.sym 94309 slave_sel_r[2]
.sym 94310 spram_dataout00[12]
.sym 94311 spram_dataout10[8]
.sym 94312 spram_dataout10[10]
.sym 94314 $abc$40744$n5859
.sym 94315 spram_dataout00[1]
.sym 94316 spram_dataout10[1]
.sym 94317 slave_sel_r[2]
.sym 94320 $abc$40744$n5859
.sym 94321 spram_dataout10[12]
.sym 94322 slave_sel_r[2]
.sym 94323 spram_dataout00[12]
.sym 94326 $abc$40744$n5859
.sym 94327 spram_dataout10[5]
.sym 94328 slave_sel_r[2]
.sym 94329 spram_dataout00[5]
.sym 94332 slave_sel_r[2]
.sym 94333 $abc$40744$n5859
.sym 94334 spram_dataout10[8]
.sym 94335 spram_dataout00[8]
.sym 94338 spram_dataout00[11]
.sym 94339 spram_dataout10[11]
.sym 94340 $abc$40744$n5859
.sym 94341 slave_sel_r[2]
.sym 94344 spram_dataout10[0]
.sym 94345 $abc$40744$n5859
.sym 94346 slave_sel_r[2]
.sym 94347 spram_dataout00[0]
.sym 94350 spram_dataout10[10]
.sym 94351 slave_sel_r[2]
.sym 94352 $abc$40744$n5859
.sym 94353 spram_dataout00[10]
.sym 94356 spram_dataout00[9]
.sym 94357 $abc$40744$n5859
.sym 94358 slave_sel_r[2]
.sym 94359 spram_dataout10[9]
.sym 94391 spram_datain00[10]
.sym 94398 spram_dataout00[0]
.sym 94401 spram_datain00[9]
.sym 94402 spram_dataout00[2]
.sym 94406 spram_dataout10[11]
.sym 94407 spram_datain10[6]
.sym 94408 $abc$40744$n6483_1
.sym 94409 spram_dataout10[12]
.sym 94410 spram_datain10[1]
.sym 94412 $abc$40744$n6458
.sym 94413 spram_dataout10[14]
.sym 94414 spram_dataout00[11]
.sym 94415 spram_dataout00[1]
.sym 94416 spram_datain00[12]
.sym 94417 spram_dataout00[12]
.sym 94418 spram_dataout10[8]
.sym 94419 spram_datain00[1]
.sym 94420 spram_dataout10[0]
.sym 94422 spram_dataout10[1]
.sym 94423 spram_datain10[15]
.sym 94424 spram_dataout10[2]
.sym 94425 array_muxed0[12]
.sym 94427 array_muxed0[0]
.sym 94431 spram_datain00[11]
.sym 94441 spram_dataout00[14]
.sym 94442 array_muxed1[12]
.sym 94443 spram_dataout00[15]
.sym 94445 $abc$40744$n5859
.sym 94453 $abc$40744$n5859
.sym 94455 spram_dataout10[14]
.sym 94457 slave_sel_r[2]
.sym 94458 array_muxed1[3]
.sym 94459 spram_dataout00[7]
.sym 94460 slave_sel_r[2]
.sym 94462 spram_dataout10[15]
.sym 94465 spram_dataout10[2]
.sym 94467 spram_dataout10[7]
.sym 94468 spram_dataout00[2]
.sym 94470 slave_sel_r[2]
.sym 94473 $abc$40744$n5859
.sym 94475 array_muxed1[12]
.sym 94480 $abc$40744$n5859
.sym 94482 array_muxed1[3]
.sym 94485 array_muxed1[3]
.sym 94488 $abc$40744$n5859
.sym 94491 $abc$40744$n5859
.sym 94492 slave_sel_r[2]
.sym 94493 spram_dataout00[15]
.sym 94494 spram_dataout10[15]
.sym 94497 array_muxed1[12]
.sym 94499 $abc$40744$n5859
.sym 94503 spram_dataout00[7]
.sym 94504 spram_dataout10[7]
.sym 94505 slave_sel_r[2]
.sym 94506 $abc$40744$n5859
.sym 94509 $abc$40744$n5859
.sym 94510 slave_sel_r[2]
.sym 94511 spram_dataout10[2]
.sym 94512 spram_dataout00[2]
.sym 94515 slave_sel_r[2]
.sym 94516 spram_dataout10[14]
.sym 94517 spram_dataout00[14]
.sym 94518 $abc$40744$n5859
.sym 94549 array_muxed1[7]
.sym 94550 array_muxed0[11]
.sym 94551 spram_datain10[11]
.sym 94554 spram_datain10[10]
.sym 94555 spram_dataout00[15]
.sym 94557 spram_dataout00[8]
.sym 94559 spram_dataout00[9]
.sym 94561 spram_datain10[14]
.sym 94562 array_muxed1[15]
.sym 94563 spram_datain00[6]
.sym 94564 spram_dataout10[15]
.sym 94565 $abc$40744$n6493_1
.sym 94567 spram_dataout10[6]
.sym 94568 array_muxed0[4]
.sym 94569 spram_dataout10[7]
.sym 94570 array_muxed0[8]
.sym 94572 spram_dataout10[11]
.sym 94573 spram_datain00[11]
.sym 94580 $abc$40744$n5859
.sym 94588 array_muxed1[15]
.sym 94590 array_muxed1[10]
.sym 94598 array_muxed1[9]
.sym 94602 array_muxed1[7]
.sym 94613 $abc$40744$n5859
.sym 94615 array_muxed1[9]
.sym 94620 $abc$40744$n5859
.sym 94621 array_muxed1[15]
.sym 94625 $abc$40744$n5859
.sym 94627 array_muxed1[7]
.sym 94630 $abc$40744$n5859
.sym 94632 array_muxed1[9]
.sym 94636 array_muxed1[10]
.sym 94637 $abc$40744$n5859
.sym 94642 $abc$40744$n5859
.sym 94644 array_muxed1[7]
.sym 94649 $abc$40744$n5859
.sym 94650 array_muxed1[10]
.sym 94655 array_muxed1[15]
.sym 94656 $abc$40744$n5859
.sym 94690 array_muxed0[11]
.sym 94691 spram_maskwren00[2]
.sym 94692 spram_dataout10[3]
.sym 94694 array_muxed1[10]
.sym 94695 spram_maskwren00[2]
.sym 94698 array_muxed0[8]
.sym 94699 spram_maskwren10[2]
.sym 94700 $abc$40744$n5859
.sym 94701 spram_datain10[6]
.sym 94702 spram_dataout10[12]
.sym 94703 array_muxed1[6]
.sym 94705 spram_maskwren10[0]
.sym 94706 spram_dataout10[14]
.sym 94707 spram_maskwren00[0]
.sym 94708 array_muxed0[3]
.sym 94710 spram_dataout10[8]
.sym 94729 array_muxed1[6]
.sym 94735 $abc$40744$n5859
.sym 94749 array_muxed1[11]
.sym 94751 array_muxed1[11]
.sym 94754 $abc$40744$n5859
.sym 94770 array_muxed1[11]
.sym 94771 $abc$40744$n5859
.sym 94776 $abc$40744$n5859
.sym 94777 array_muxed1[6]
.sym 94789 array_muxed1[6]
.sym 94790 $abc$40744$n5859
.sym 94826 VexRiscv._zz_164_[6]
.sym 94827 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 94837 spram_dataout10[9]
.sym 94839 spram_dataout10[10]
.sym 94848 array_muxed0[12]
.sym 94850 array_muxed1[7]
.sym 94851 array_muxed1[3]
.sym 94863 basesoc_uart_rx_fifo_produce[1]
.sym 94868 $abc$40744$n2418
.sym 94928 basesoc_uart_rx_fifo_produce[1]
.sym 94936 $abc$40744$n2418
.sym 94937 clk12_$glb_clk
.sym 94938 sys_rst_$glb_sr
.sym 94965 $abc$40744$n214
.sym 94966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 94979 array_muxed0[13]
.sym 94980 basesoc_uart_tx_fifo_produce[1]
.sym 94982 array_muxed1[3]
.sym 94985 $abc$40744$n3976
.sym 94990 user_btn2
.sym 95105 $abc$40744$n2349
.sym 95118 array_muxed1[15]
.sym 95128 VexRiscv.lastStagePc[7]
.sym 95137 $abc$40744$n2386
.sym 95146 basesoc_uart_tx_fifo_produce[3]
.sym 95156 basesoc_uart_tx_fifo_produce[1]
.sym 95160 basesoc_uart_tx_fifo_produce[0]
.sym 95161 basesoc_uart_tx_fifo_produce[2]
.sym 95167 $nextpnr_ICESTORM_LC_17$O
.sym 95170 basesoc_uart_tx_fifo_produce[0]
.sym 95173 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 95176 basesoc_uart_tx_fifo_produce[1]
.sym 95179 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 95181 basesoc_uart_tx_fifo_produce[2]
.sym 95183 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 95187 basesoc_uart_tx_fifo_produce[3]
.sym 95189 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 95214 $abc$40744$n2386
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95255 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 95257 VexRiscv._zz_50_[11]
.sym 95258 basesoc_uart_phy_rx_busy
.sym 95259 $abc$40744$n2386
.sym 95261 basesoc_uart_phy_rx_busy
.sym 95262 basesoc_uart_tx_fifo_produce[0]
.sym 95263 VexRiscv._zz_50_[10]
.sym 95278 basesoc_uart_tx_fifo_wrport_we
.sym 95297 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 95299 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 95301 sys_rst
.sym 95332 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 95338 sys_rst
.sym 95340 basesoc_uart_tx_fifo_wrport_we
.sym 95352 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 95354 clk12_$glb_clk
.sym 95355 VexRiscv.reset_$glb_sr
.sym 95392 $abc$40744$n2338
.sym 95394 VexRiscv._zz_50_[11]
.sym 95396 VexRiscv.lastStagePc[13]
.sym 95398 array_muxed1[7]
.sym 95399 array_muxed1[3]
.sym 95401 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 95405 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 95416 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 95424 $abc$40744$n8241
.sym 95426 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 95430 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 95432 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 95454 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 95466 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 95472 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 95478 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 95492 $abc$40744$n8241
.sym 95493 clk12_$glb_clk
.sym 95527 VexRiscv.lastStagePc[11]
.sym 95534 $abc$40744$n2548
.sym 95535 user_btn2
.sym 95536 basesoc_uart_tx_fifo_produce[1]
.sym 95537 $abc$40744$n3859_1
.sym 95538 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 95539 VexRiscv._zz_313_
.sym 95540 basesoc_we
.sym 95544 VexRiscv._zz_313_
.sym 95545 array_muxed1[3]
.sym 95553 reset_delay[0]
.sym 95554 sys_rst
.sym 95555 $abc$40744$n7120
.sym 95557 $abc$40744$n7126
.sym 95561 por_rst
.sym 95564 basesoc_uart_tx_fifo_produce[0]
.sym 95570 $abc$40744$n2547
.sym 95572 basesoc_uart_tx_fifo_wrport_we
.sym 95579 $PACKER_VCC_NET
.sym 95583 $abc$40744$n7122
.sym 95585 basesoc_uart_tx_fifo_wrport_we
.sym 95587 sys_rst
.sym 95588 basesoc_uart_tx_fifo_produce[0]
.sym 95605 reset_delay[0]
.sym 95606 $PACKER_VCC_NET
.sym 95609 $abc$40744$n7122
.sym 95611 por_rst
.sym 95617 $abc$40744$n7120
.sym 95618 por_rst
.sym 95623 por_rst
.sym 95624 $abc$40744$n7126
.sym 95631 $abc$40744$n2547
.sym 95632 clk12_$glb_clk
.sym 95660 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 95666 sys_rst
.sym 95675 VexRiscv.decode_to_execute_RS2[8]
.sym 95680 VexRiscv._zz_171_[0]
.sym 95683 VexRiscv._zz_130_[7]
.sym 95684 VexRiscv.lastStagePc[7]
.sym 95685 array_muxed1[15]
.sym 95702 $abc$40744$n2387
.sym 95713 basesoc_uart_tx_fifo_produce[1]
.sym 95762 basesoc_uart_tx_fifo_produce[1]
.sym 95770 $abc$40744$n2387
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 95799 $abc$40744$n4868
.sym 95800 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 95804 $abc$40744$n2387
.sym 95813 basesoc_uart_tx_fifo_produce[0]
.sym 95814 basesoc_uart_phy_rx_busy
.sym 95815 $abc$40744$n2386
.sym 95817 basesoc_uart_phy_rx_busy
.sym 95818 VexRiscv._zz_50_[11]
.sym 95819 $abc$40744$n3856_1
.sym 95821 VexRiscv._zz_47_[1]
.sym 95822 basesoc_uart_phy_rx_busy
.sym 95824 VexRiscv._zz_50_[10]
.sym 95834 $abc$40744$n3861
.sym 95836 basesoc_uart_phy_rx_bitcount[3]
.sym 95837 basesoc_uart_phy_rx_bitcount[0]
.sym 95838 basesoc_uart_phy_rx_busy
.sym 95841 $abc$40744$n8240
.sym 95843 basesoc_uart_phy_rx_bitcount[2]
.sym 95844 basesoc_uart_phy_rx_bitcount[3]
.sym 95845 basesoc_uart_phy_rx_bitcount[0]
.sym 95846 VexRiscv._zz_171_[1]
.sym 95847 basesoc_uart_phy_rx_bitcount[1]
.sym 95849 VexRiscv._zz_130_[3]
.sym 95856 VexRiscv._zz_171_[0]
.sym 95857 sys_rst
.sym 95859 VexRiscv._zz_130_[7]
.sym 95860 VexRiscv.decode_to_execute_RS2[15]
.sym 95863 sys_rst
.sym 95864 basesoc_uart_phy_rx_busy
.sym 95865 $abc$40744$n3861
.sym 95866 basesoc_uart_phy_rx_bitcount[0]
.sym 95869 basesoc_uart_phy_rx_bitcount[0]
.sym 95870 basesoc_uart_phy_rx_bitcount[3]
.sym 95871 basesoc_uart_phy_rx_bitcount[1]
.sym 95872 basesoc_uart_phy_rx_bitcount[2]
.sym 95877 VexRiscv._zz_130_[7]
.sym 95881 VexRiscv._zz_171_[0]
.sym 95882 VexRiscv._zz_171_[1]
.sym 95883 VexRiscv.decode_to_execute_RS2[15]
.sym 95884 VexRiscv._zz_130_[7]
.sym 95888 VexRiscv._zz_171_[0]
.sym 95895 VexRiscv._zz_130_[3]
.sym 95899 $abc$40744$n3861
.sym 95901 sys_rst
.sym 95905 basesoc_uart_phy_rx_bitcount[3]
.sym 95906 basesoc_uart_phy_rx_bitcount[2]
.sym 95907 basesoc_uart_phy_rx_bitcount[1]
.sym 95908 basesoc_uart_phy_rx_bitcount[0]
.sym 95909 $abc$40744$n8240
.sym 95910 clk12_$glb_clk
.sym 95938 $abc$40744$n4234
.sym 95939 VexRiscv._zz_50_[11]
.sym 95949 VexRiscv._zz_79_[9]
.sym 95952 $abc$40744$n6712
.sym 95953 array_muxed1[7]
.sym 95955 $abc$40744$n233
.sym 95956 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 95959 array_muxed1[3]
.sym 95961 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 95973 basesoc_uart_phy_rx_bitcount[1]
.sym 95979 $PACKER_VCC_NET
.sym 95983 basesoc_uart_phy_rx_bitcount[3]
.sym 95988 $abc$40744$n6901
.sym 95989 $abc$40744$n6895
.sym 95990 basesoc_uart_phy_rx_bitcount[2]
.sym 95992 basesoc_uart_phy_rx_bitcount[0]
.sym 95995 $abc$40744$n6899
.sym 95996 $abc$40744$n2349
.sym 95998 basesoc_uart_phy_rx_busy
.sym 96001 $nextpnr_ICESTORM_LC_2$O
.sym 96003 basesoc_uart_phy_rx_bitcount[0]
.sym 96007 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 96009 basesoc_uart_phy_rx_bitcount[1]
.sym 96013 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 96015 basesoc_uart_phy_rx_bitcount[2]
.sym 96017 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 96022 basesoc_uart_phy_rx_bitcount[3]
.sym 96023 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 96027 $PACKER_VCC_NET
.sym 96029 basesoc_uart_phy_rx_bitcount[0]
.sym 96032 $abc$40744$n6899
.sym 96033 basesoc_uart_phy_rx_busy
.sym 96038 basesoc_uart_phy_rx_busy
.sym 96041 $abc$40744$n6901
.sym 96045 basesoc_uart_phy_rx_busy
.sym 96047 $abc$40744$n6895
.sym 96048 $abc$40744$n2349
.sym 96049 clk12_$glb_clk
.sym 96050 sys_rst_$glb_sr
.sym 96077 $abc$40744$n8241
.sym 96078 VexRiscv.CsrPlugin_hadException
.sym 96091 $abc$40744$n3749
.sym 96094 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 96095 VexRiscv._zz_313_
.sym 96096 user_btn2
.sym 96097 basesoc_we
.sym 96101 VexRiscv._zz_191_
.sym 96110 $abc$40744$n4893_1
.sym 96113 VexRiscv._zz_79_[5]
.sym 96114 VexRiscv._zz_164_[5]
.sym 96118 $abc$40744$n4868
.sym 96119 $abc$40744$n2386
.sym 96121 VexRiscv._zz_216_[5]
.sym 96128 $abc$40744$n6712
.sym 96132 basesoc_uart_tx_fifo_produce[0]
.sym 96135 $PACKER_VCC_NET
.sym 96142 basesoc_uart_tx_fifo_produce[0]
.sym 96143 $PACKER_VCC_NET
.sym 96153 VexRiscv._zz_216_[5]
.sym 96155 VexRiscv._zz_164_[5]
.sym 96156 $abc$40744$n4868
.sym 96165 $abc$40744$n4893_1
.sym 96167 $abc$40744$n6712
.sym 96168 VexRiscv._zz_79_[5]
.sym 96187 $abc$40744$n2386
.sym 96188 clk12_$glb_clk
.sym 96189 sys_rst_$glb_sr
.sym 96216 $abc$40744$n4790_1
.sym 96230 $abc$40744$n4261_1
.sym 96232 VexRiscv._zz_161_
.sym 96235 VexRiscv.decode_to_execute_RS2[8]
.sym 96236 VexRiscv.lastStagePc[7]
.sym 96238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96239 sys_rst
.sym 96247 VexRiscv._zz_79_[8]
.sym 96249 $abc$40744$n4792_1
.sym 96256 $abc$40744$n3727_1
.sym 96258 VexRiscv._zz_161_
.sym 96259 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96260 $abc$40744$n4239_1
.sym 96261 VexRiscv._zz_49_[0]
.sym 96262 VexRiscv._zz_152_[1]
.sym 96265 $abc$40744$n4243
.sym 96268 $abc$40744$n4791
.sym 96269 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96270 $abc$40744$n4234
.sym 96271 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 96273 VexRiscv._zz_79_[5]
.sym 96276 VexRiscv._zz_49_[1]
.sym 96277 $abc$40744$n6660
.sym 96278 $abc$40744$n4783
.sym 96287 $abc$40744$n4243
.sym 96289 $abc$40744$n4783
.sym 96292 VexRiscv._zz_152_[1]
.sym 96293 VexRiscv._zz_49_[0]
.sym 96294 VexRiscv._zz_49_[1]
.sym 96295 $abc$40744$n6660
.sym 96298 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 96299 $abc$40744$n3727_1
.sym 96300 $abc$40744$n4791
.sym 96301 $abc$40744$n4239_1
.sym 96304 VexRiscv._zz_79_[8]
.sym 96310 $abc$40744$n6660
.sym 96311 VexRiscv._zz_152_[1]
.sym 96312 $abc$40744$n4234
.sym 96313 $abc$40744$n4792_1
.sym 96317 VexRiscv._zz_79_[5]
.sym 96323 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96324 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96325 VexRiscv._zz_152_[1]
.sym 96326 VexRiscv._zz_161_
.sym 96327 clk12_$glb_clk
.sym 96360 $abc$40744$n4234
.sym 96361 $abc$40744$n4782_1
.sym 96365 VexRiscv._zz_49_[0]
.sym 96366 VexRiscv._zz_152_[1]
.sym 96369 basesoc_uart_phy_rx_busy
.sym 96370 VexRiscv._zz_47_[1]
.sym 96371 $abc$40744$n4239_1
.sym 96372 $abc$40744$n4234
.sym 96374 VexRiscv._zz_50_[11]
.sym 96375 VexRiscv._zz_79_[5]
.sym 96377 VexRiscv._zz_47_[0]
.sym 96378 $abc$40744$n3727_1
.sym 96379 $abc$40744$n5166_1
.sym 96380 VexRiscv._zz_152_[3]
.sym 96386 VexRiscv._zz_47_[1]
.sym 96388 $abc$40744$n2647
.sym 96389 $abc$40744$n4114_1
.sym 96390 $abc$40744$n4748_1
.sym 96392 $abc$40744$n4805_1
.sym 96393 $abc$40744$n4783
.sym 96394 $abc$40744$n4821
.sym 96396 VexRiscv.CsrPlugin_mepc[30]
.sym 96397 $abc$40744$n5004
.sym 96401 $abc$40744$n4234
.sym 96402 $abc$40744$n3727_1
.sym 96403 VexRiscv._zz_47_[0]
.sym 96405 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96407 VexRiscv._zz_152_[30]
.sym 96408 $abc$40744$n4824_1
.sym 96409 $abc$40744$n4243
.sym 96411 VexRiscv._zz_49_[1]
.sym 96413 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 96414 $abc$40744$n4279
.sym 96417 VexRiscv._zz_49_[0]
.sym 96419 $abc$40744$n3727_1
.sym 96420 $abc$40744$n4821
.sym 96421 $abc$40744$n4824_1
.sym 96425 VexRiscv.CsrPlugin_mepc[30]
.sym 96426 $abc$40744$n5004
.sym 96428 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 96432 $abc$40744$n4783
.sym 96433 $abc$40744$n4805_1
.sym 96434 $abc$40744$n4243
.sym 96439 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 96443 VexRiscv._zz_49_[1]
.sym 96444 VexRiscv._zz_152_[30]
.sym 96445 VexRiscv._zz_49_[0]
.sym 96446 $abc$40744$n4114_1
.sym 96450 VexRiscv._zz_47_[1]
.sym 96451 VexRiscv._zz_47_[0]
.sym 96455 $abc$40744$n4805_1
.sym 96456 $abc$40744$n4279
.sym 96458 $abc$40744$n4243
.sym 96461 VexRiscv._zz_152_[30]
.sym 96462 $abc$40744$n4748_1
.sym 96463 $abc$40744$n4114_1
.sym 96464 $abc$40744$n4234
.sym 96465 $abc$40744$n2647
.sym 96466 clk12_$glb_clk
.sym 96498 $abc$40744$n4239_1
.sym 96501 por_rst
.sym 96508 $abc$40744$n6712
.sym 96509 $abc$40744$n4337
.sym 96510 VexRiscv._zz_36_[1]
.sym 96512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 96513 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96514 $abc$40744$n4234
.sym 96515 $abc$40744$n4239_1
.sym 96516 $abc$40744$n4241
.sym 96517 VexRiscv._zz_47_[0]
.sym 96518 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 96519 $abc$40744$n233
.sym 96526 $abc$40744$n4144_1
.sym 96534 $abc$40744$n4302_1
.sym 96536 $abc$40744$n8240
.sym 96537 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96538 VexRiscv._zz_49_[1]
.sym 96541 VexRiscv._zz_47_[0]
.sym 96542 $abc$40744$n4241
.sym 96543 VexRiscv._zz_49_[0]
.sym 96544 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96545 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96546 VexRiscv._zz_47_[1]
.sym 96548 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 96549 $abc$40744$n4243
.sym 96550 $abc$40744$n4345_1
.sym 96551 VexRiscv._zz_152_[4]
.sym 96553 VexRiscv._zz_47_[0]
.sym 96554 $abc$40744$n4822_1
.sym 96556 VexRiscv._zz_152_[3]
.sym 96558 $abc$40744$n4822_1
.sym 96559 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96560 VexRiscv._zz_47_[0]
.sym 96561 VexRiscv._zz_47_[1]
.sym 96564 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96570 $abc$40744$n4345_1
.sym 96572 $abc$40744$n4302_1
.sym 96573 $abc$40744$n4243
.sym 96576 $abc$40744$n4241
.sym 96578 $abc$40744$n4243
.sym 96579 $abc$40744$n4302_1
.sym 96582 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96588 $abc$40744$n4144_1
.sym 96589 VexRiscv._zz_49_[1]
.sym 96590 VexRiscv._zz_152_[4]
.sym 96591 VexRiscv._zz_49_[0]
.sym 96594 VexRiscv._zz_152_[3]
.sym 96595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 96597 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96600 VexRiscv._zz_47_[1]
.sym 96602 VexRiscv._zz_47_[0]
.sym 96604 $abc$40744$n8240
.sym 96605 clk12_$glb_clk
.sym 96647 $abc$40744$n3749
.sym 96648 $abc$40744$n4344_1
.sym 96649 basesoc_we
.sym 96650 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 96653 user_btn2
.sym 96655 VexRiscv._zz_313_
.sym 96657 $abc$40744$n4230_1
.sym 96658 $abc$40744$n4234
.sym 96664 $abc$40744$n4344_1
.sym 96665 $abc$40744$n3749
.sym 96666 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96669 basesoc_uart_phy_rx_bitcount[1]
.sym 96671 $abc$40744$n4234
.sym 96672 $abc$40744$n4340
.sym 96673 basesoc_uart_phy_rx_busy
.sym 96674 VexRiscv._zz_290_[4]
.sym 96675 $abc$40744$n2345
.sym 96677 $abc$40744$n4235
.sym 96679 $abc$40744$n4341_1
.sym 96680 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96682 $abc$40744$n4339_1
.sym 96685 $abc$40744$n4337
.sym 96686 $abc$40744$n4092
.sym 96687 VexRiscv._zz_152_[9]
.sym 96688 VexRiscv._zz_152_[8]
.sym 96690 VexRiscv._zz_152_[4]
.sym 96691 $abc$40744$n4239_1
.sym 96692 $abc$40744$n4236_1
.sym 96693 $abc$40744$n3727_1
.sym 96694 $abc$40744$n4342_1
.sym 96695 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 96697 $abc$40744$n4341_1
.sym 96698 VexRiscv._zz_152_[9]
.sym 96699 $abc$40744$n4092
.sym 96700 $abc$40744$n4236_1
.sym 96703 VexRiscv._zz_152_[8]
.sym 96705 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 96709 $abc$40744$n3727_1
.sym 96710 $abc$40744$n4340
.sym 96711 $abc$40744$n4344_1
.sym 96712 $abc$40744$n4342_1
.sym 96715 $abc$40744$n3749
.sym 96717 $abc$40744$n4337
.sym 96718 $abc$40744$n4339_1
.sym 96721 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96722 VexRiscv._zz_152_[4]
.sym 96724 VexRiscv._zz_290_[4]
.sym 96727 basesoc_uart_phy_rx_bitcount[1]
.sym 96728 basesoc_uart_phy_rx_busy
.sym 96733 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96735 $abc$40744$n4239_1
.sym 96739 $abc$40744$n4234
.sym 96740 $abc$40744$n4092
.sym 96741 VexRiscv._zz_152_[9]
.sym 96742 $abc$40744$n4235
.sym 96743 $abc$40744$n2345
.sym 96744 clk12_$glb_clk
.sym 96745 sys_rst_$glb_sr
.sym 96773 $abc$40744$n6632
.sym 96780 VexRiscv._zz_152_[6]
.sym 96781 $abc$40744$n4235
.sym 96786 VexRiscv._zz_152_[0]
.sym 96788 VexRiscv.lastStagePc[7]
.sym 96790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 96791 $abc$40744$n4261_1
.sym 96792 VexRiscv._zz_152_[4]
.sym 96793 VexRiscv._zz_161_
.sym 96795 $abc$40744$n4236_1
.sym 96796 sys_rst
.sym 96803 VexRiscv._zz_290_[9]
.sym 96805 $abc$40744$n4236_1
.sym 96806 $abc$40744$n6701
.sym 96814 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96815 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96816 $abc$40744$n3749
.sym 96817 VexRiscv._zz_152_[9]
.sym 96818 $abc$40744$n6697_1
.sym 96820 $abc$40744$n4083
.sym 96821 $abc$40744$n233
.sym 96825 VexRiscv._zz_36_[1]
.sym 96826 VexRiscv._zz_152_[6]
.sym 96827 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 96828 $abc$40744$n4274_1
.sym 96832 $abc$40744$n4235
.sym 96833 $abc$40744$n4790_1
.sym 96834 $abc$40744$n4234
.sym 96842 $abc$40744$n4083
.sym 96843 $abc$40744$n4234
.sym 96844 VexRiscv._zz_152_[6]
.sym 96845 $abc$40744$n4235
.sym 96849 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96850 VexRiscv._zz_290_[9]
.sym 96851 VexRiscv._zz_152_[9]
.sym 96855 VexRiscv._zz_36_[1]
.sym 96861 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 96862 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96863 VexRiscv._zz_152_[6]
.sym 96872 $abc$40744$n3749
.sym 96873 $abc$40744$n6701
.sym 96874 $abc$40744$n6697_1
.sym 96875 $abc$40744$n4790_1
.sym 96878 $abc$40744$n4083
.sym 96879 $abc$40744$n4236_1
.sym 96880 VexRiscv._zz_152_[6]
.sym 96881 $abc$40744$n4274_1
.sym 96882 $abc$40744$n233
.sym 96883 clk12_$glb_clk
.sym 96913 VexRiscv._zz_290_[9]
.sym 96916 $abc$40744$n6701
.sym 96921 $abc$40744$n4234
.sym 96923 $PACKER_GND_NET
.sym 96927 $abc$40744$n4239_1
.sym 96928 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96929 $abc$40744$n4234
.sym 96931 VexRiscv._zz_50_[11]
.sym 96933 VexRiscv.CsrPlugin_mtval[9]
.sym 96934 $abc$40744$n3727_1
.sym 96943 VexRiscv._zz_152_[2]
.sym 96945 $abc$40744$n3727_1
.sym 96947 $abc$40744$n4794_1
.sym 96950 VexRiscv._zz_49_[1]
.sym 96951 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96954 $abc$40744$n4241
.sym 96955 $abc$40744$n4794_1
.sym 96959 VexRiscv._zz_49_[0]
.sym 96960 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 96961 $abc$40744$n4242_1
.sym 96962 VexRiscv._zz_152_[0]
.sym 96963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 96965 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 96967 $abc$40744$n6696_1
.sym 96968 VexRiscv._zz_152_[4]
.sym 96969 VexRiscv.CsrPlugin_hadException
.sym 96971 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 96973 $abc$40744$n4243
.sym 96978 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 96981 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 96982 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96984 VexRiscv._zz_152_[0]
.sym 96988 VexRiscv._zz_49_[0]
.sym 96990 VexRiscv._zz_49_[1]
.sym 96993 VexRiscv._zz_152_[4]
.sym 96994 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96996 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 96999 $abc$40744$n4243
.sym 97000 $abc$40744$n4242_1
.sym 97001 $abc$40744$n4794_1
.sym 97002 $abc$40744$n3727_1
.sym 97006 VexRiscv.execute_LightShifterPlugin_isActive
.sym 97007 VexRiscv._zz_152_[2]
.sym 97008 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 97011 $abc$40744$n4243
.sym 97012 $abc$40744$n4241
.sym 97014 $abc$40744$n4242_1
.sym 97017 $abc$40744$n4794_1
.sym 97018 $abc$40744$n4243
.sym 97019 $abc$40744$n3727_1
.sym 97020 $abc$40744$n6696_1
.sym 97021 VexRiscv.CsrPlugin_hadException
.sym 97022 clk12_$glb_clk
.sym 97058 VexRiscv._zz_41_[0]
.sym 97064 $abc$40744$n6712
.sym 97065 $abc$40744$n4337
.sym 97070 $abc$40744$n4234
.sym 97072 $abc$40744$n4239_1
.sym 97073 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 97074 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 97086 $abc$40744$n4805
.sym 97087 $abc$40744$n233
.sym 97088 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 97090 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 97092 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 97094 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 97096 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 97107 $abc$40744$n4799
.sym 97109 VexRiscv._zz_313_
.sym 97111 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 97113 $auto$alumacc.cc:474:replace_alu$4054.C[1]
.sym 97115 VexRiscv._zz_313_
.sym 97116 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 97119 $auto$alumacc.cc:474:replace_alu$4054.C[2]
.sym 97122 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 97123 $auto$alumacc.cc:474:replace_alu$4054.C[1]
.sym 97125 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 97128 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 97129 $auto$alumacc.cc:474:replace_alu$4054.C[2]
.sym 97131 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 97133 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 97135 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 97137 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 97140 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 97141 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 97144 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 97147 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 97152 $abc$40744$n233
.sym 97153 $abc$40744$n4805
.sym 97158 $abc$40744$n4799
.sym 97159 $abc$40744$n233
.sym 97161 clk12_$glb_clk
.sym 97162 VexRiscv.reset_$glb_sr
.sym 97203 $abc$40744$n4234
.sym 97205 basesoc_we
.sym 97207 VexRiscv._zz_152_[0]
.sym 97210 $abc$40744$n4236_1
.sym 97211 VexRiscv._zz_313_
.sym 97212 VexRiscv._zz_171_[1]
.sym 97213 $abc$40744$n4230_1
.sym 97214 user_btn2
.sym 97220 $abc$40744$n4230_1
.sym 97222 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 97226 $abc$40744$n4337
.sym 97227 $abc$40744$n5004
.sym 97228 VexRiscv.CsrPlugin_mepc[31]
.sym 97229 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 97234 VexRiscv._zz_49_[0]
.sym 97236 VexRiscv._zz_171_[1]
.sym 97237 VexRiscv.CsrPlugin_mtval[9]
.sym 97238 $abc$40744$n2647
.sym 97239 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 97242 VexRiscv._zz_49_[1]
.sym 97243 VexRiscv._zz_152_[9]
.sym 97245 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 97248 VexRiscv._zz_171_[0]
.sym 97250 $abc$40744$n4338_1
.sym 97254 VexRiscv._zz_49_[0]
.sym 97255 VexRiscv._zz_49_[1]
.sym 97259 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 97265 $abc$40744$n4337
.sym 97266 VexRiscv._zz_171_[0]
.sym 97267 VexRiscv._zz_171_[1]
.sym 97268 VexRiscv._zz_152_[9]
.sym 97271 VexRiscv.CsrPlugin_mepc[31]
.sym 97272 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 97273 $abc$40744$n5004
.sym 97279 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 97286 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 97289 $abc$40744$n4230_1
.sym 97290 VexRiscv.CsrPlugin_mtval[9]
.sym 97292 $abc$40744$n4338_1
.sym 97299 $abc$40744$n2647
.sym 97300 clk12_$glb_clk
.sym 97340 VexRiscv.CsrPlugin_mepc[31]
.sym 97343 $abc$40744$n6612
.sym 97345 sys_rst
.sym 97349 $abc$40744$n2492
.sym 97350 VexRiscv._zz_161_
.sym 97351 $abc$40744$n6620
.sym 97352 $abc$40744$n4236_1
.sym 97361 VexRiscv._zz_161_
.sym 97372 VexRiscv._zz_79_[31]
.sym 97394 VexRiscv._zz_79_[31]
.sym 97438 VexRiscv._zz_161_
.sym 97439 clk12_$glb_clk
.sym 97474 VexRiscv._zz_49_[0]
.sym 97483 VexRiscv._zz_35_[17]
.sym 97516 user_btn2
.sym 97518 $abc$40744$n6632
.sym 97519 $abc$40744$n6612
.sym 97521 sys_rst
.sym 97525 $abc$40744$n2492
.sym 97527 $abc$40744$n6620
.sym 97537 sys_rst
.sym 97538 $abc$40744$n6620
.sym 97540 user_btn2
.sym 97544 $abc$40744$n6612
.sym 97545 user_btn2
.sym 97546 sys_rst
.sym 97567 user_btn2
.sym 97568 sys_rst
.sym 97569 $abc$40744$n6632
.sym 97577 $abc$40744$n2492
.sym 97578 clk12_$glb_clk
.sym 97607 waittimer2_count[4]
.sym 97621 $abc$40744$n174
.sym 97625 $abc$40744$n6712
.sym 97628 $abc$40744$n4239_1
.sym 97631 $abc$40744$n4234
.sym 97648 $abc$40744$n233
.sym 97654 VexRiscv._zz_41_[31]
.sym 97666 $PACKER_GND_NET
.sym 97691 $PACKER_GND_NET
.sym 97695 VexRiscv._zz_41_[31]
.sym 97716 $abc$40744$n233
.sym 97717 clk12_$glb_clk
.sym 97759 user_btn2
.sym 97764 $abc$40744$n3963
.sym 97780 waittimer2_count[0]
.sym 97785 user_btn2
.sym 97786 $abc$40744$n6600
.sym 97794 $abc$40744$n2492
.sym 97801 $PACKER_VCC_NET
.sym 97821 $PACKER_VCC_NET
.sym 97823 waittimer2_count[0]
.sym 97833 user_btn2
.sym 97834 $abc$40744$n6600
.sym 97855 $abc$40744$n2492
.sym 97856 clk12_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 97899 $abc$40744$n6612
.sym 97901 sys_rst
.sym 97902 $abc$40744$n6620
.sym 97903 waittimer2_count[0]
.sym 97909 $abc$40744$n2492
.sym 97916 $abc$40744$n186
.sym 97917 $abc$40744$n2493
.sym 97919 waittimer2_count[0]
.sym 97923 $abc$40744$n174
.sym 97925 sys_rst
.sym 97927 waittimer2_count[0]
.sym 97928 waittimer2_count[2]
.sym 97933 waittimer2_count[1]
.sym 97935 user_btn2
.sym 97936 eventmanager_status_w[2]
.sym 97944 user_btn2
.sym 97948 waittimer2_count[1]
.sym 97949 $abc$40744$n186
.sym 97950 waittimer2_count[2]
.sym 97951 waittimer2_count[0]
.sym 97956 $abc$40744$n174
.sym 97960 waittimer2_count[1]
.sym 97962 user_btn2
.sym 97973 $abc$40744$n186
.sym 97978 sys_rst
.sym 97979 waittimer2_count[0]
.sym 97980 eventmanager_status_w[2]
.sym 97981 user_btn2
.sym 97994 $abc$40744$n2493
.sym 97995 clk12_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98027 $abc$40744$n2493
.sym 98043 waittimer2_count[3]
.sym 98055 waittimer2_count[6]
.sym 98059 $PACKER_VCC_NET
.sym 98061 waittimer2_count[3]
.sym 98062 waittimer2_count[7]
.sym 98064 waittimer2_count[1]
.sym 98067 $PACKER_VCC_NET
.sym 98070 waittimer2_count[4]
.sym 98071 waittimer2_count[5]
.sym 98072 waittimer2_count[2]
.sym 98079 waittimer2_count[0]
.sym 98086 $nextpnr_ICESTORM_LC_9$O
.sym 98089 waittimer2_count[0]
.sym 98092 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 98094 $PACKER_VCC_NET
.sym 98095 waittimer2_count[1]
.sym 98098 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 98100 $PACKER_VCC_NET
.sym 98101 waittimer2_count[2]
.sym 98102 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 98104 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 98106 $PACKER_VCC_NET
.sym 98107 waittimer2_count[3]
.sym 98108 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 98110 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 98112 $PACKER_VCC_NET
.sym 98113 waittimer2_count[4]
.sym 98114 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 98116 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 98118 $PACKER_VCC_NET
.sym 98119 waittimer2_count[5]
.sym 98120 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 98122 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 98124 waittimer2_count[6]
.sym 98125 $PACKER_VCC_NET
.sym 98126 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 98128 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 98130 $PACKER_VCC_NET
.sym 98131 waittimer2_count[7]
.sym 98132 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 98177 csrbankarray_csrbank2_ctrl0_w[1]
.sym 98179 $abc$40744$n6606
.sym 98180 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 98186 waittimer2_count[9]
.sym 98187 waittimer2_count[10]
.sym 98188 waittimer2_count[12]
.sym 98194 waittimer2_count[14]
.sym 98197 waittimer2_count[11]
.sym 98199 waittimer2_count[8]
.sym 98205 $PACKER_VCC_NET
.sym 98207 waittimer2_count[15]
.sym 98212 waittimer2_count[13]
.sym 98213 $PACKER_VCC_NET
.sym 98216 $PACKER_VCC_NET
.sym 98217 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 98219 waittimer2_count[8]
.sym 98220 $PACKER_VCC_NET
.sym 98221 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 98223 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 98225 $PACKER_VCC_NET
.sym 98226 waittimer2_count[9]
.sym 98227 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 98229 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 98231 $PACKER_VCC_NET
.sym 98232 waittimer2_count[10]
.sym 98233 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 98235 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 98237 $PACKER_VCC_NET
.sym 98238 waittimer2_count[11]
.sym 98239 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 98241 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 98243 waittimer2_count[12]
.sym 98244 $PACKER_VCC_NET
.sym 98245 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 98247 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 98249 waittimer2_count[13]
.sym 98250 $PACKER_VCC_NET
.sym 98251 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 98253 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 98255 $PACKER_VCC_NET
.sym 98256 waittimer2_count[14]
.sym 98257 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 98259 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 98261 waittimer2_count[15]
.sym 98262 $PACKER_VCC_NET
.sym 98263 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 98308 $abc$40744$n3963
.sym 98311 user_btn2
.sym 98315 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 98321 waittimer2_count[9]
.sym 98322 user_btn2
.sym 98323 $abc$40744$n6622
.sym 98324 waittimer2_count[5]
.sym 98325 waittimer2_count[16]
.sym 98328 $abc$40744$n6608
.sym 98329 $abc$40744$n6618
.sym 98330 $abc$40744$n3962
.sym 98331 waittimer2_count[13]
.sym 98332 $abc$40744$n3963
.sym 98333 waittimer2_count[8]
.sym 98334 waittimer2_count[4]
.sym 98339 waittimer2_count[3]
.sym 98343 $abc$40744$n6606
.sym 98345 $PACKER_VCC_NET
.sym 98347 $abc$40744$n2492
.sym 98348 waittimer2_count[11]
.sym 98351 $abc$40744$n3961
.sym 98354 waittimer2_count[16]
.sym 98355 $PACKER_VCC_NET
.sym 98356 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 98360 $abc$40744$n6618
.sym 98362 user_btn2
.sym 98365 waittimer2_count[5]
.sym 98366 waittimer2_count[3]
.sym 98367 waittimer2_count[8]
.sym 98368 waittimer2_count[4]
.sym 98371 $abc$40744$n6606
.sym 98374 user_btn2
.sym 98379 user_btn2
.sym 98380 $abc$40744$n6622
.sym 98383 $abc$40744$n3963
.sym 98385 $abc$40744$n3962
.sym 98386 $abc$40744$n3961
.sym 98389 user_btn2
.sym 98392 $abc$40744$n6608
.sym 98395 waittimer2_count[11]
.sym 98397 waittimer2_count[9]
.sym 98398 waittimer2_count[13]
.sym 98399 $abc$40744$n2492
.sym 98400 clk12_$glb_clk
.sym 98401 sys_rst_$glb_sr
.sym 98437 waittimer2_count[8]
.sym 98492 clk12_$glb_clk
.sym 98501 spram_datain10[6]
.sym 98502 spram_datain00[10]
.sym 98503 spram_datain00[11]
.sym 98504 spram_datain10[1]
.sym 98505 spram_datain00[6]
.sym 98506 spram_datain10[4]
.sym 98507 spram_datain00[4]
.sym 98509 spram_datain00[12]
.sym 98510 spram_datain00[9]
.sym 98511 spram_datain10[5]
.sym 98512 spram_datain00[1]
.sym 98513 spram_datain00[5]
.sym 98514 spram_datain10[3]
.sym 98515 spram_datain00[3]
.sym 98516 spram_datain10[7]
.sym 98517 spram_datain10[0]
.sym 98518 spram_datain00[2]
.sym 98520 spram_datain00[8]
.sym 98522 spram_datain00[13]
.sym 98523 spram_datain00[0]
.sym 98524 spram_datain10[2]
.sym 98526 spram_datain00[7]
.sym 98527 spram_datain00[14]
.sym 98528 spram_datain00[15]
.sym 98529 spram_datain10[0]
.sym 98530 spram_datain00[8]
.sym 98531 spram_datain00[0]
.sym 98532 spram_datain10[1]
.sym 98533 spram_datain00[9]
.sym 98534 spram_datain00[1]
.sym 98535 spram_datain10[2]
.sym 98536 spram_datain00[10]
.sym 98537 spram_datain00[2]
.sym 98538 spram_datain10[3]
.sym 98539 spram_datain00[11]
.sym 98540 spram_datain00[3]
.sym 98541 spram_datain10[4]
.sym 98542 spram_datain00[12]
.sym 98543 spram_datain00[4]
.sym 98544 spram_datain10[5]
.sym 98545 spram_datain00[13]
.sym 98546 spram_datain00[5]
.sym 98547 spram_datain10[6]
.sym 98548 spram_datain00[14]
.sym 98549 spram_datain00[6]
.sym 98550 spram_datain10[7]
.sym 98551 spram_datain00[15]
.sym 98552 spram_datain00[7]
.sym 98600 spram_dataout00[0]
.sym 98601 spram_dataout00[1]
.sym 98602 spram_dataout00[2]
.sym 98603 spram_dataout00[3]
.sym 98604 spram_dataout00[4]
.sym 98605 spram_dataout00[5]
.sym 98606 spram_dataout00[6]
.sym 98607 spram_dataout00[7]
.sym 98634 $abc$40744$n3976
.sym 98636 spram_datain00[6]
.sym 98637 spram_datain10[4]
.sym 98640 spram_datain00[4]
.sym 98644 spram_datain10[5]
.sym 98696 clk12_$glb_clk
.sym 98701 array_muxed0[12]
.sym 98703 array_muxed0[3]
.sym 98704 array_muxed0[0]
.sym 98705 spram_datain10[11]
.sym 98706 array_muxed0[11]
.sym 98707 spram_datain10[15]
.sym 98708 spram_datain10[10]
.sym 98709 spram_datain10[12]
.sym 98712 array_muxed0[0]
.sym 98713 spram_datain10[14]
.sym 98717 array_muxed0[10]
.sym 98718 array_muxed0[2]
.sym 98719 array_muxed0[5]
.sym 98721 array_muxed0[8]
.sym 98722 array_muxed0[9]
.sym 98723 spram_datain10[13]
.sym 98724 array_muxed0[1]
.sym 98725 spram_datain10[8]
.sym 98726 array_muxed0[7]
.sym 98727 array_muxed0[4]
.sym 98728 spram_datain10[9]
.sym 98729 array_muxed0[13]
.sym 98731 array_muxed0[6]
.sym 98732 array_muxed0[1]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain10[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain10[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain10[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain10[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain10[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain10[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain10[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain10[15]
.sym 98796 spram_dataout00[8]
.sym 98797 spram_dataout00[9]
.sym 98798 spram_dataout00[10]
.sym 98799 spram_dataout00[11]
.sym 98800 spram_dataout00[12]
.sym 98801 spram_dataout00[13]
.sym 98802 spram_dataout00[14]
.sym 98803 spram_dataout00[15]
.sym 98812 array_muxed0[3]
.sym 98873 $PACKER_VCC_NET
.sym 98874 spram_maskwren00[2]
.sym 98877 array_muxed0[11]
.sym 98878 spram_maskwren10[2]
.sym 98881 $PACKER_VCC_NET
.sym 98882 array_muxed0[13]
.sym 98883 array_muxed0[8]
.sym 98885 array_muxed0[12]
.sym 98886 spram_maskwren10[2]
.sym 98887 array_muxed0[10]
.sym 98888 spram_maskwren00[2]
.sym 98889 spram_maskwren10[0]
.sym 98891 spram_maskwren00[0]
.sym 98892 spram_wren0
.sym 98894 array_muxed0[2]
.sym 98895 array_muxed0[5]
.sym 98896 array_muxed0[4]
.sym 98897 spram_maskwren10[0]
.sym 98898 array_muxed0[7]
.sym 98899 spram_maskwren00[0]
.sym 98900 array_muxed0[3]
.sym 98901 array_muxed0[6]
.sym 98902 array_muxed0[9]
.sym 98904 spram_wren0
.sym 98905 spram_maskwren00[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren00[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren00[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren00[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren10[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren10[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren10[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren10[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout10[0]
.sym 98969 spram_dataout10[1]
.sym 98970 spram_dataout10[2]
.sym 98971 spram_dataout10[3]
.sym 98972 spram_dataout10[4]
.sym 98973 spram_dataout10[5]
.sym 98974 spram_dataout10[6]
.sym 98975 spram_dataout10[7]
.sym 98986 array_muxed0[12]
.sym 99061 $PACKER_VCC_NET
.sym 99063 $PACKER_GND_NET
.sym 99069 $PACKER_VCC_NET
.sym 99071 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout10[8]
.sym 99141 spram_dataout10[9]
.sym 99142 spram_dataout10[10]
.sym 99143 spram_dataout10[11]
.sym 99144 spram_dataout10[12]
.sym 99145 spram_dataout10[13]
.sym 99146 spram_dataout10[14]
.sym 99147 spram_dataout10[15]
.sym 100084 grant
.sym 100538 $abc$40744$n3976
.sym 100718 VexRiscv._zz_50_[10]
.sym 100864 VexRiscv._zz_152_[0]
.sym 101018 $abc$40744$n4234
.sym 101165 $abc$40744$n4234
.sym 103049 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103077 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103139 $abc$40744$n2492
.sym 103399 spram_dataout11[2]
.sym 103400 spram_dataout01[2]
.sym 103401 $abc$40744$n5859
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout11[6]
.sym 103404 spram_dataout01[6]
.sym 103405 $abc$40744$n5859
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout11[7]
.sym 103408 spram_dataout01[7]
.sym 103409 $abc$40744$n5859
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout11[5]
.sym 103412 spram_dataout01[5]
.sym 103413 $abc$40744$n5859
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout11[14]
.sym 103416 spram_dataout01[14]
.sym 103417 $abc$40744$n5859
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout11[4]
.sym 103420 spram_dataout01[4]
.sym 103421 $abc$40744$n5859
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout11[3]
.sym 103424 spram_dataout01[3]
.sym 103425 $abc$40744$n5859
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout11[1]
.sym 103428 spram_dataout01[1]
.sym 103429 $abc$40744$n5859
.sym 103430 slave_sel_r[2]
.sym 103431 $abc$40744$n5859
.sym 103432 array_muxed1[28]
.sym 103435 $abc$40744$n5859
.sym 103436 array_muxed1[26]
.sym 103439 $abc$40744$n5859
.sym 103440 array_muxed1[26]
.sym 103443 $abc$40744$n6324_1
.sym 103444 $abc$40744$n5859
.sym 103447 spram_dataout11[15]
.sym 103448 spram_dataout01[15]
.sym 103449 $abc$40744$n5859
.sym 103450 slave_sel_r[2]
.sym 103451 spram_dataout11[9]
.sym 103452 spram_dataout01[9]
.sym 103453 $abc$40744$n5859
.sym 103454 slave_sel_r[2]
.sym 103455 $abc$40744$n6324_1
.sym 103456 $abc$40744$n5859
.sym 103459 $abc$40744$n5859
.sym 103460 array_muxed1[28]
.sym 103463 $abc$40744$n5859
.sym 103464 array_muxed1[20]
.sym 103467 $abc$40744$n5859
.sym 103468 array_muxed1[23]
.sym 103471 $abc$40744$n5859
.sym 103472 array_muxed1[21]
.sym 103475 $abc$40744$n5859
.sym 103476 array_muxed1[21]
.sym 103479 $abc$40744$n5859
.sym 103480 array_muxed1[17]
.sym 103483 $abc$40744$n5859
.sym 103484 array_muxed1[17]
.sym 103487 $abc$40744$n5859
.sym 103488 array_muxed1[20]
.sym 103491 $abc$40744$n5859
.sym 103492 array_muxed1[23]
.sym 103496 basesoc_uart_tx_fifo_level0[0]
.sym 103501 basesoc_uart_tx_fifo_level0[1]
.sym 103505 basesoc_uart_tx_fifo_level0[2]
.sym 103506 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 103509 basesoc_uart_tx_fifo_level0[3]
.sym 103510 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 103513 basesoc_uart_tx_fifo_level0[4]
.sym 103514 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 103515 basesoc_uart_tx_fifo_level0[0]
.sym 103516 basesoc_uart_tx_fifo_level0[1]
.sym 103517 basesoc_uart_tx_fifo_level0[2]
.sym 103518 basesoc_uart_tx_fifo_level0[3]
.sym 103519 basesoc_uart_tx_fifo_level0[1]
.sym 103528 basesoc_uart_tx_fifo_level0[0]
.sym 103532 basesoc_uart_tx_fifo_level0[1]
.sym 103533 $PACKER_VCC_NET
.sym 103536 basesoc_uart_tx_fifo_level0[2]
.sym 103537 $PACKER_VCC_NET
.sym 103538 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 103540 basesoc_uart_tx_fifo_level0[3]
.sym 103541 $PACKER_VCC_NET
.sym 103542 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 103544 basesoc_uart_tx_fifo_level0[4]
.sym 103545 $PACKER_VCC_NET
.sym 103546 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 103547 $abc$40744$n6884
.sym 103548 $abc$40744$n6885
.sym 103549 basesoc_uart_tx_fifo_wrport_we
.sym 103551 $abc$40744$n6887
.sym 103552 $abc$40744$n6888
.sym 103553 basesoc_uart_tx_fifo_wrport_we
.sym 103555 $abc$40744$n6881
.sym 103556 $abc$40744$n6882
.sym 103557 basesoc_uart_tx_fifo_wrport_we
.sym 103559 sys_rst
.sym 103560 basesoc_uart_tx_fifo_wrport_we
.sym 103561 basesoc_uart_tx_fifo_do_read
.sym 103567 $abc$40744$n6878
.sym 103568 $abc$40744$n6879
.sym 103569 basesoc_uart_tx_fifo_wrport_we
.sym 103571 sys_rst
.sym 103572 basesoc_uart_tx_fifo_wrport_we
.sym 103573 basesoc_uart_tx_fifo_level0[0]
.sym 103574 basesoc_uart_tx_fifo_do_read
.sym 103584 $PACKER_VCC_NET
.sym 103585 basesoc_uart_tx_fifo_level0[0]
.sym 103588 basesoc_uart_tx_fifo_level0[0]
.sym 103590 $PACKER_VCC_NET
.sym 103623 basesoc_counter[0]
.sym 103679 waittimer1_count[1]
.sym 103680 user_btn1
.sym 103691 $PACKER_GND_NET
.sym 103699 waittimer1_count[0]
.sym 103700 eventmanager_status_w[1]
.sym 103701 sys_rst
.sym 103702 user_btn1
.sym 103727 VexRiscv._zz_189_
.sym 103747 $PACKER_VCC_NET
.sym 103751 waittimer1_count[3]
.sym 103752 waittimer1_count[4]
.sym 103753 waittimer1_count[5]
.sym 103754 waittimer1_count[8]
.sym 103755 $abc$40744$n3951
.sym 103756 $abc$40744$n3952
.sym 103757 $abc$40744$n3953
.sym 103759 waittimer1_count[0]
.sym 103760 waittimer1_count[1]
.sym 103761 waittimer1_count[2]
.sym 103762 $abc$40744$n172
.sym 103763 user_btn1
.sym 103764 $abc$40744$n6639
.sym 103767 user_btn1
.sym 103768 $abc$40744$n6651
.sym 103771 user_btn1
.sym 103772 $abc$40744$n6643
.sym 103775 user_btn1
.sym 103776 $abc$40744$n6641
.sym 103779 user_btn1
.sym 103780 $abc$40744$n6645
.sym 103784 waittimer1_count[0]
.sym 103788 waittimer1_count[1]
.sym 103789 $PACKER_VCC_NET
.sym 103792 waittimer1_count[2]
.sym 103793 $PACKER_VCC_NET
.sym 103794 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 103796 waittimer1_count[3]
.sym 103797 $PACKER_VCC_NET
.sym 103798 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 103800 waittimer1_count[4]
.sym 103801 $PACKER_VCC_NET
.sym 103802 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 103804 waittimer1_count[5]
.sym 103805 $PACKER_VCC_NET
.sym 103806 $auto$alumacc.cc:474:replace_alu$4027.C[5]
.sym 103808 waittimer1_count[6]
.sym 103809 $PACKER_VCC_NET
.sym 103810 $auto$alumacc.cc:474:replace_alu$4027.C[6]
.sym 103812 waittimer1_count[7]
.sym 103813 $PACKER_VCC_NET
.sym 103814 $auto$alumacc.cc:474:replace_alu$4027.C[7]
.sym 103816 waittimer1_count[8]
.sym 103817 $PACKER_VCC_NET
.sym 103818 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 103820 waittimer1_count[9]
.sym 103821 $PACKER_VCC_NET
.sym 103822 $auto$alumacc.cc:474:replace_alu$4027.C[9]
.sym 103824 waittimer1_count[10]
.sym 103825 $PACKER_VCC_NET
.sym 103826 $auto$alumacc.cc:474:replace_alu$4027.C[10]
.sym 103828 waittimer1_count[11]
.sym 103829 $PACKER_VCC_NET
.sym 103830 $auto$alumacc.cc:474:replace_alu$4027.C[11]
.sym 103832 waittimer1_count[12]
.sym 103833 $PACKER_VCC_NET
.sym 103834 $auto$alumacc.cc:474:replace_alu$4027.C[12]
.sym 103836 waittimer1_count[13]
.sym 103837 $PACKER_VCC_NET
.sym 103838 $auto$alumacc.cc:474:replace_alu$4027.C[13]
.sym 103840 waittimer1_count[14]
.sym 103841 $PACKER_VCC_NET
.sym 103842 $auto$alumacc.cc:474:replace_alu$4027.C[14]
.sym 103844 waittimer1_count[15]
.sym 103845 $PACKER_VCC_NET
.sym 103846 $auto$alumacc.cc:474:replace_alu$4027.C[15]
.sym 103848 waittimer1_count[16]
.sym 103849 $PACKER_VCC_NET
.sym 103850 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 103851 basesoc_dat_w[3]
.sym 103855 csrbankarray_csrbank2_addr0_w[3]
.sym 103856 csrbankarray_csrbank2_ctrl0_w[3]
.sym 103857 basesoc_adr[1]
.sym 103858 basesoc_adr[0]
.sym 103859 $abc$40744$n172
.sym 103863 waittimer1_count[9]
.sym 103864 waittimer1_count[11]
.sym 103865 waittimer1_count[13]
.sym 103867 basesoc_dat_w[1]
.sym 103871 basesoc_ctrl_reset_reset_r
.sym 103875 basesoc_dat_w[2]
.sym 103883 user_btn1
.sym 103884 $abc$40744$n6661
.sym 103887 user_btn1
.sym 103888 $abc$40744$n6635
.sym 103891 user_btn1
.sym 103892 $abc$40744$n6657
.sym 103896 waittimer1_count[0]
.sym 103898 $PACKER_VCC_NET
.sym 103907 user_btn1
.sym 103908 $abc$40744$n6653
.sym 103915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 103927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 103943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 103947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 103951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 103963 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 103967 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 103979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 103987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 104003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 104039 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 104067 $abc$40744$n2235
.sym 104068 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 104071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 104087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 104091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 104095 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 104096 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 104099 $abc$40744$n3600
.sym 104100 grant
.sym 104101 $abc$40744$n3612_1
.sym 104102 $abc$40744$n2235
.sym 104115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 104119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 104131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 104135 $abc$40744$n6200
.sym 104187 basesoc_dat_w[3]
.sym 104195 basesoc_dat_w[7]
.sym 104199 basesoc_dat_w[4]
.sym 104235 csrbankarray_csrbank2_addr0_w[1]
.sym 104236 csrbankarray_csrbank2_ctrl0_w[1]
.sym 104237 basesoc_adr[1]
.sym 104238 basesoc_adr[0]
.sym 104239 $abc$40744$n3794
.sym 104240 csrbankarray_csrbank2_dat0_w[2]
.sym 104241 $abc$40744$n6011
.sym 104242 $abc$40744$n3988
.sym 104259 csrbankarray_csrbank2_addr0_w[2]
.sym 104260 csrbankarray_csrbank2_ctrl0_w[2]
.sym 104261 basesoc_adr[1]
.sym 104262 basesoc_adr[0]
.sym 104263 basesoc_dat_w[3]
.sym 104271 basesoc_dat_w[2]
.sym 104279 basesoc_ctrl_reset_reset_r
.sym 104283 basesoc_dat_w[1]
.sym 104295 basesoc_dat_w[7]
.sym 104359 spram_dataout11[8]
.sym 104360 spram_dataout01[8]
.sym 104361 $abc$40744$n5859
.sym 104362 slave_sel_r[2]
.sym 104363 spram_dataout11[0]
.sym 104364 spram_dataout01[0]
.sym 104365 $abc$40744$n5859
.sym 104366 slave_sel_r[2]
.sym 104367 spram_dataout11[11]
.sym 104368 spram_dataout01[11]
.sym 104369 $abc$40744$n5859
.sym 104370 slave_sel_r[2]
.sym 104371 spram_dataout11[13]
.sym 104372 spram_dataout01[13]
.sym 104373 $abc$40744$n5859
.sym 104374 slave_sel_r[2]
.sym 104375 spram_dataout11[10]
.sym 104376 spram_dataout01[10]
.sym 104377 $abc$40744$n5859
.sym 104378 slave_sel_r[2]
.sym 104379 $abc$40744$n5859
.sym 104380 array_muxed1[27]
.sym 104383 spram_dataout11[12]
.sym 104384 spram_dataout01[12]
.sym 104385 $abc$40744$n5859
.sym 104386 slave_sel_r[2]
.sym 104387 $abc$40744$n5859
.sym 104388 array_muxed1[27]
.sym 104391 $abc$40744$n5859
.sym 104392 array_muxed1[16]
.sym 104395 $abc$40744$n5859
.sym 104396 array_muxed1[29]
.sym 104399 $abc$40744$n5859
.sym 104400 array_muxed1[18]
.sym 104403 $abc$40744$n5859
.sym 104404 array_muxed1[25]
.sym 104407 $abc$40744$n5859
.sym 104408 array_muxed1[18]
.sym 104411 $abc$40744$n5859
.sym 104412 array_muxed1[25]
.sym 104415 $abc$40744$n5859
.sym 104416 array_muxed1[29]
.sym 104419 $abc$40744$n5859
.sym 104420 array_muxed1[16]
.sym 104423 $abc$40744$n5859
.sym 104424 array_muxed1[31]
.sym 104443 $abc$40744$n5859
.sym 104444 array_muxed1[31]
.sym 104511 $abc$40744$n2352
.sym 104519 $abc$40744$n3988
.sym 104520 $abc$40744$n3794
.sym 104521 csrbankarray_csrbank2_dat0_w[4]
.sym 104575 VexRiscv._zz_41_[15]
.sym 104587 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 104603 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 104615 eventmanager_status_w[1]
.sym 104616 eventsourceprocess1_old_trigger
.sym 104623 basesoc_dat_w[1]
.sym 104624 $abc$40744$n3945
.sym 104625 sys_rst
.sym 104626 $abc$40744$n2472
.sym 104635 $abc$40744$n2472
.sym 104667 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 104703 $abc$40744$n5336_1
.sym 104704 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104705 $abc$40744$n5315_1
.sym 104715 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104743 $abc$40744$n162
.sym 104747 $abc$40744$n160
.sym 104751 sys_rst
.sym 104752 $abc$40744$n6667
.sym 104753 user_btn1
.sym 104755 $abc$40744$n3950
.sym 104756 $abc$40744$n3954
.sym 104757 $abc$40744$n160
.sym 104758 $abc$40744$n162
.sym 104763 sys_rst
.sym 104764 $abc$40744$n6665
.sym 104765 user_btn1
.sym 104767 sys_rst
.sym 104768 $abc$40744$n6647
.sym 104769 user_btn1
.sym 104771 eventmanager_status_w[1]
.sym 104772 sys_rst
.sym 104773 user_btn1
.sym 104775 $abc$40744$n164
.sym 104779 $abc$40744$n164
.sym 104780 $abc$40744$n166
.sym 104781 $abc$40744$n168
.sym 104782 $abc$40744$n170
.sym 104783 $abc$40744$n166
.sym 104787 sys_rst
.sym 104788 $abc$40744$n6663
.sym 104789 user_btn1
.sym 104791 $abc$40744$n168
.sym 104795 $abc$40744$n170
.sym 104799 sys_rst
.sym 104800 $abc$40744$n6655
.sym 104801 user_btn1
.sym 104803 sys_rst
.sym 104804 $abc$40744$n6659
.sym 104805 user_btn1
.sym 104807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 104811 basesoc_we
.sym 104812 $abc$40744$n3988
.sym 104813 $abc$40744$n3815
.sym 104814 sys_rst
.sym 104819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 104823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 104827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 104847 VexRiscv._zz_41_[26]
.sym 104851 VexRiscv._zz_41_[8]
.sym 104855 VexRiscv._zz_171_[2]
.sym 104859 VexRiscv._zz_41_[9]
.sym 104867 VexRiscv._zz_41_[27]
.sym 104872 VexRiscv._zz_321_
.sym 104873 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 104877 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 104878 $auto$alumacc.cc:474:replace_alu$4057.C[1]
.sym 104881 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 104882 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 104885 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 104886 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 104889 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 104890 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 104893 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 104894 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 104895 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 104899 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 104903 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 104904 VexRiscv.CsrPlugin_mepc[25]
.sym 104905 $abc$40744$n5004
.sym 104907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 104911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 104915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 104919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 104928 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 104931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 104935 $abc$40744$n5002
.sym 104936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 104937 $abc$40744$n5007
.sym 104938 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 104943 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 104947 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 104955 $abc$40744$n5002
.sym 104956 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 104957 $abc$40744$n5007
.sym 104958 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 104963 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 104967 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 104968 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 104969 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 104975 basesoc_ctrl_reset_reset_r
.sym 104979 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 104980 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 104981 $abc$40744$n4026
.sym 104983 basesoc_dat_w[2]
.sym 104999 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105014 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 105019 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 105023 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 105024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105027 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 105028 VexRiscv.CsrPlugin_mepc[24]
.sym 105029 $abc$40744$n5004
.sym 105031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 105035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 105039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105043 $abc$40744$n4843
.sym 105044 $abc$40744$n6200
.sym 105047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 105051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 105055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 105059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 105063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 105067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 105071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 105075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 105079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 105083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 105087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 105091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 105095 VexRiscv._zz_195_[4]
.sym 105096 VexRiscv._zz_195_[5]
.sym 105097 VexRiscv._zz_313_
.sym 105099 VexRiscv._zz_196_[5]
.sym 105100 VexRiscv._zz_195_[5]
.sym 105101 VexRiscv._zz_196_[32]
.sym 105103 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 105107 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 105111 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 105115 VexRiscv._zz_196_[6]
.sym 105116 VexRiscv._zz_195_[6]
.sym 105117 VexRiscv._zz_196_[32]
.sym 105119 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105123 VexRiscv._zz_196_[7]
.sym 105124 VexRiscv._zz_195_[7]
.sym 105125 VexRiscv._zz_196_[32]
.sym 105127 $abc$40744$n5561
.sym 105128 $abc$40744$n5560_1
.sym 105129 VexRiscv._zz_321_
.sym 105131 $abc$40744$n5546_1
.sym 105132 $abc$40744$n5545
.sym 105133 VexRiscv._zz_321_
.sym 105135 VexRiscv._zz_195_[3]
.sym 105136 VexRiscv._zz_195_[4]
.sym 105137 VexRiscv._zz_313_
.sym 105139 VexRiscv._zz_195_[6]
.sym 105140 VexRiscv._zz_195_[7]
.sym 105141 VexRiscv._zz_313_
.sym 105143 $abc$40744$n5558_1
.sym 105144 $abc$40744$n5557
.sym 105145 VexRiscv._zz_321_
.sym 105147 $abc$40744$n5555
.sym 105148 $abc$40744$n5554_1
.sym 105149 VexRiscv._zz_321_
.sym 105151 $abc$40744$n5549
.sym 105152 $abc$40744$n5548_1
.sym 105153 VexRiscv._zz_321_
.sym 105155 VexRiscv._zz_195_[7]
.sym 105156 VexRiscv._zz_195_[8]
.sym 105157 VexRiscv._zz_313_
.sym 105159 VexRiscv._zz_196_[21]
.sym 105160 VexRiscv._zz_195_[21]
.sym 105161 VexRiscv._zz_196_[32]
.sym 105167 basesoc_dat_w[3]
.sym 105171 basesoc_dat_w[5]
.sym 105175 basesoc_dat_w[4]
.sym 105179 basesoc_dat_w[6]
.sym 105183 basesoc_dat_w[1]
.sym 105187 VexRiscv._zz_195_[8]
.sym 105188 VexRiscv._zz_195_[9]
.sym 105189 VexRiscv._zz_313_
.sym 105191 $abc$40744$n3988
.sym 105192 $abc$40744$n3794
.sym 105193 basesoc_we
.sym 105195 basesoc_we
.sym 105196 $abc$40744$n3988
.sym 105197 $abc$40744$n3818
.sym 105198 sys_rst
.sym 105199 $abc$40744$n5597
.sym 105200 $abc$40744$n5596_1
.sym 105201 VexRiscv._zz_321_
.sym 105203 $abc$40744$n5603
.sym 105204 $abc$40744$n5602_1
.sym 105205 VexRiscv._zz_321_
.sym 105207 $abc$40744$n5600_1
.sym 105208 $abc$40744$n5599
.sym 105209 VexRiscv._zz_321_
.sym 105211 VexRiscv._zz_195_[22]
.sym 105212 VexRiscv._zz_195_[23]
.sym 105213 VexRiscv._zz_313_
.sym 105215 VexRiscv._zz_195_[21]
.sym 105216 VexRiscv._zz_195_[22]
.sym 105217 VexRiscv._zz_313_
.sym 105219 VexRiscv._zz_195_[20]
.sym 105220 VexRiscv._zz_195_[21]
.sym 105221 VexRiscv._zz_313_
.sym 105227 csrbankarray_csrbank2_dat0_re
.sym 105228 sys_rst
.sym 105251 basesoc_dat_w[1]
.sym 105271 basesoc_dat_w[7]
.sym 105287 csrbankarray_csrbank2_dat0_re
.sym 105319 $abc$40744$n5859
.sym 105320 array_muxed1[24]
.sym 105323 $abc$40744$n5859
.sym 105324 array_muxed1[19]
.sym 105327 $abc$40744$n5859
.sym 105328 array_muxed1[22]
.sym 105331 $abc$40744$n5859
.sym 105332 array_muxed1[30]
.sym 105335 $abc$40744$n5859
.sym 105336 array_muxed1[19]
.sym 105339 $abc$40744$n5859
.sym 105340 array_muxed1[30]
.sym 105343 $abc$40744$n5859
.sym 105344 array_muxed1[22]
.sym 105347 $abc$40744$n5859
.sym 105348 array_muxed1[24]
.sym 105404 $PACKER_VCC_NET
.sym 105405 basesoc_uart_tx_fifo_consume[0]
.sym 105431 spiflash_bus_dat_r[20]
.sym 105432 array_muxed0[3]
.sym 105433 $abc$40744$n3983
.sym 105435 spiflash_bus_dat_r[19]
.sym 105436 array_muxed0[2]
.sym 105437 $abc$40744$n3983
.sym 105451 $abc$40744$n3983
.sym 105452 spiflash_bus_dat_r[31]
.sym 105455 spiflash_bus_dat_r[23]
.sym 105456 array_muxed0[6]
.sym 105457 $abc$40744$n3983
.sym 105459 spiflash_bus_dat_r[22]
.sym 105460 array_muxed0[5]
.sym 105461 $abc$40744$n3983
.sym 105463 spiflash_bus_dat_r[21]
.sym 105464 array_muxed0[4]
.sym 105465 $abc$40744$n3983
.sym 105467 spiflash_bus_dat_r[18]
.sym 105468 array_muxed0[1]
.sym 105469 $abc$40744$n3983
.sym 105471 $abc$40744$n3983
.sym 105472 spiflash_bus_dat_r[16]
.sym 105475 $abc$40744$n3867
.sym 105476 $abc$40744$n2352
.sym 105477 sys_rst
.sym 105495 spiflash_bus_dat_r[22]
.sym 105496 slave_sel_r[1]
.sym 105497 $abc$40744$n6507_1
.sym 105503 spiflash_bus_dat_r[23]
.sym 105504 slave_sel_r[1]
.sym 105505 $abc$40744$n6509_1
.sym 105507 spiflash_bus_dat_r[31]
.sym 105508 slave_sel_r[1]
.sym 105509 $abc$40744$n6525
.sym 105519 spiflash_bus_dat_r[17]
.sym 105520 slave_sel_r[1]
.sym 105521 $abc$40744$n6497_1
.sym 105527 spiflash_bus_dat_r[18]
.sym 105528 slave_sel_r[1]
.sym 105529 $abc$40744$n6499_1
.sym 105559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 105571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 105579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 105587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 105591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 105603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 105623 $PACKER_GND_NET
.sym 105631 basesoc_vexriscv_ibus_adr[27]
.sym 105632 basesoc_vexriscv_dbus_adr[27]
.sym 105633 grant
.sym 105639 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 105643 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 105647 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 105651 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 105655 VexRiscv.CsrPlugin_mepc[10]
.sym 105656 VexRiscv.lastStagePc[10]
.sym 105657 $abc$40744$n2644
.sym 105663 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 105667 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 105671 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 105672 $abc$40744$n3676
.sym 105673 $abc$40744$n3721_1
.sym 105675 $abc$40744$n2586
.sym 105676 $abc$40744$n5309_1
.sym 105677 $abc$40744$n5307_1
.sym 105678 $abc$40744$n3722_1
.sym 105679 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105680 $abc$40744$n235
.sym 105681 $abc$40744$n233
.sym 105682 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105683 $abc$40744$n2586
.sym 105684 $abc$40744$n5309_1
.sym 105685 $abc$40744$n5311_1
.sym 105687 $abc$40744$n2632
.sym 105691 $abc$40744$n3722_1
.sym 105692 $abc$40744$n5307_1
.sym 105695 $abc$40744$n3721_1
.sym 105696 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 105699 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105700 $abc$40744$n235
.sym 105701 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105702 $abc$40744$n233
.sym 105703 $abc$40744$n3999
.sym 105704 VexRiscv._zz_201_[10]
.sym 105705 $abc$40744$n4228
.sym 105706 VexRiscv.CsrPlugin_mepc[10]
.sym 105707 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 105711 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 105712 VexRiscv.CsrPlugin_mepc[10]
.sym 105713 $abc$40744$n5004
.sym 105715 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 105723 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 105727 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 105731 VexRiscv.CsrPlugin_exception
.sym 105735 $abc$40744$n3999
.sym 105736 VexRiscv._zz_201_[14]
.sym 105737 $abc$40744$n4228
.sym 105738 VexRiscv.CsrPlugin_mepc[14]
.sym 105739 VexRiscv.CsrPlugin_mepc[18]
.sym 105740 VexRiscv.lastStagePc[18]
.sym 105741 $abc$40744$n2644
.sym 105743 $abc$40744$n5352_1
.sym 105744 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105745 $abc$40744$n5315_1
.sym 105747 csrbankarray_csrbank2_dat0_w[0]
.sym 105748 csrbankarray_csrbank2_ctrl0_w[0]
.sym 105749 basesoc_adr[0]
.sym 105750 basesoc_adr[1]
.sym 105751 VexRiscv.CsrPlugin_mepc[23]
.sym 105752 VexRiscv.lastStagePc[23]
.sym 105753 $abc$40744$n2644
.sym 105755 $abc$40744$n5344
.sym 105756 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 105757 $abc$40744$n5315_1
.sym 105759 $abc$40744$n5362
.sym 105760 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 105761 $abc$40744$n5315_1
.sym 105763 $abc$40744$n4440_1
.sym 105764 VexRiscv._zz_171_[0]
.sym 105765 VexRiscv._zz_171_[1]
.sym 105766 VexRiscv._zz_152_[14]
.sym 105767 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 105771 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 105775 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 105776 VexRiscv.CsrPlugin_mepc[14]
.sym 105777 $abc$40744$n5004
.sym 105779 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 105783 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 105787 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 105795 VexRiscv.CsrPlugin_mepc[14]
.sym 105796 VexRiscv.lastStagePc[14]
.sym 105797 $abc$40744$n2644
.sym 105802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 105803 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 105804 VexRiscv.CsrPlugin_mepc[23]
.sym 105805 $abc$40744$n5004
.sym 105811 VexRiscv._zz_194_[10]
.sym 105812 $abc$40744$n5274
.sym 105813 $abc$40744$n233
.sym 105815 $abc$40744$n233
.sym 105816 $abc$40744$n4010
.sym 105819 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 105820 VexRiscv.CsrPlugin_mepc[27]
.sym 105821 $abc$40744$n5004
.sym 105823 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 105824 VexRiscv.CsrPlugin_mepc[12]
.sym 105825 $abc$40744$n5004
.sym 105827 VexRiscv._zz_194_[25]
.sym 105828 $abc$40744$n5319
.sym 105829 $abc$40744$n233
.sym 105831 $abc$40744$n4853
.sym 105832 $abc$40744$n4843
.sym 105835 VexRiscv.CsrPlugin_mepc[25]
.sym 105836 VexRiscv.lastStagePc[25]
.sym 105837 $abc$40744$n2644
.sym 105839 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 105840 VexRiscv.CsrPlugin_mepc[21]
.sym 105841 $abc$40744$n5004
.sym 105843 $abc$40744$n4010
.sym 105844 $abc$40744$n3675
.sym 105847 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 105848 VexRiscv.CsrPlugin_mepc[29]
.sym 105849 $abc$40744$n5004
.sym 105851 $abc$40744$n5366
.sym 105852 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 105853 $abc$40744$n5315_1
.sym 105855 $abc$40744$n5374
.sym 105856 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 105857 $abc$40744$n5315_1
.sym 105859 $abc$40744$n5358_1
.sym 105860 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 105861 $abc$40744$n5315_1
.sym 105863 $abc$40744$n5076_1
.sym 105864 $abc$40744$n5001
.sym 105865 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 105866 $abc$40744$n5000
.sym 105867 $abc$40744$n5161_1
.sym 105868 $abc$40744$n5001
.sym 105869 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 105870 $abc$40744$n5000
.sym 105871 $abc$40744$n5117
.sym 105872 $abc$40744$n5001
.sym 105873 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 105874 $abc$40744$n5000
.sym 105875 $abc$40744$n5139_1
.sym 105876 $abc$40744$n5001
.sym 105877 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 105878 $abc$40744$n5000
.sym 105879 slave_sel_r[1]
.sym 105880 spiflash_bus_dat_r[29]
.sym 105881 $abc$40744$n6521
.sym 105883 $abc$40744$n5166_1
.sym 105884 $abc$40744$n5001
.sym 105885 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 105886 $abc$40744$n5000
.sym 105887 $abc$40744$n5151_1
.sym 105888 $abc$40744$n5001
.sym 105889 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 105890 $abc$40744$n5000
.sym 105891 slave_sel_r[1]
.sym 105892 spiflash_bus_dat_r[28]
.sym 105893 $abc$40744$n6519
.sym 105895 $abc$40744$n6733
.sym 105896 $abc$40744$n5068
.sym 105897 $abc$40744$n4309
.sym 105898 $abc$40744$n4853
.sym 105899 $abc$40744$n6751
.sym 105900 $abc$40744$n5119
.sym 105901 $abc$40744$n4336
.sym 105902 $abc$40744$n4853
.sym 105903 $abc$40744$n5066
.sym 105904 $abc$40744$n5001
.sym 105905 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 105906 $abc$40744$n5000
.sym 105907 VexRiscv._zz_323_[2]
.sym 105911 $abc$40744$n6769
.sym 105912 $abc$40744$n5168_1
.sym 105913 $abc$40744$n4363
.sym 105914 $abc$40744$n4853
.sym 105915 $abc$40744$n6759_1
.sym 105916 $abc$40744$n5141
.sym 105917 $abc$40744$n4348
.sym 105918 $abc$40744$n4853
.sym 105919 $abc$40744$n6763
.sym 105920 $abc$40744$n5153_1
.sym 105921 $abc$40744$n4354
.sym 105922 $abc$40744$n4853
.sym 105923 $abc$40744$n6767_1
.sym 105924 $abc$40744$n5163_1
.sym 105925 $abc$40744$n4360
.sym 105926 $abc$40744$n4853
.sym 105927 $abc$40744$n4025
.sym 105928 VexRiscv._zz_321_
.sym 105929 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 105931 $abc$40744$n4853
.sym 105935 $abc$40744$n5002
.sym 105936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 105937 $abc$40744$n5007
.sym 105938 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 105939 $abc$40744$n5002
.sym 105940 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 105941 $abc$40744$n5007
.sym 105942 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 105943 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 105944 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 105945 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 105947 $abc$40744$n5002
.sym 105948 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 105949 $abc$40744$n5007
.sym 105950 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 105951 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 105952 VexRiscv.CsrPlugin_mepc[18]
.sym 105953 $abc$40744$n5004
.sym 105955 $abc$40744$n5100_1
.sym 105956 $abc$40744$n5001
.sym 105957 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 105958 $abc$40744$n5000
.sym 105959 $abc$40744$n4200_1
.sym 105960 $abc$40744$n4201
.sym 105961 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 105962 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 105963 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 105964 $abc$40744$n4010
.sym 105967 $abc$40744$n3976
.sym 105968 spiflash_bus_dat_r[15]
.sym 105969 $abc$40744$n5859
.sym 105970 $abc$40744$n3983
.sym 105971 spiflash_bus_dat_r[8]
.sym 105972 array_muxed0[7]
.sym 105973 $abc$40744$n3983
.sym 105975 spiflash_bus_dat_r[17]
.sym 105976 array_muxed0[0]
.sym 105977 $abc$40744$n3983
.sym 105979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 105980 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 105981 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105982 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 105983 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 105984 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 105985 $abc$40744$n4199
.sym 105986 $abc$40744$n4202
.sym 105987 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 105988 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 105991 $abc$40744$n4214
.sym 105992 $abc$40744$n4215_1
.sym 105993 $abc$40744$n4216
.sym 105994 $abc$40744$n4217
.sym 105995 $abc$40744$n4853
.sym 105996 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 105999 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 106003 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 106004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 106005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 106006 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 106007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 106008 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 106009 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 106010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106011 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 106012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 106013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 106014 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 106015 $abc$40744$n4853
.sym 106016 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 106019 VexRiscv._zz_239_
.sym 106023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106027 VexRiscv.CsrPlugin_mepc[21]
.sym 106028 VexRiscv.lastStagePc[21]
.sym 106029 $abc$40744$n2644
.sym 106031 VexRiscv.CsrPlugin_mepc[26]
.sym 106032 VexRiscv.lastStagePc[26]
.sym 106033 $abc$40744$n2644
.sym 106035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106043 VexRiscv.CsrPlugin_mepc[24]
.sym 106044 VexRiscv.lastStagePc[24]
.sym 106045 $abc$40744$n2644
.sym 106047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 106055 VexRiscv._zz_323_[0]
.sym 106059 VexRiscv._zz_41_[21]
.sym 106063 $abc$40744$n3999
.sym 106064 VexRiscv._zz_201_[18]
.sym 106065 $abc$40744$n4228
.sym 106066 VexRiscv.CsrPlugin_mepc[18]
.sym 106067 VexRiscv._zz_41_[24]
.sym 106071 VexRiscv._zz_288_[8]
.sym 106075 $abc$40744$n3999
.sym 106076 VexRiscv._zz_201_[21]
.sym 106077 $abc$40744$n4228
.sym 106078 VexRiscv.CsrPlugin_mepc[21]
.sym 106079 VexRiscv.CsrPlugin_mtval[21]
.sym 106080 $abc$40744$n4230_1
.sym 106081 $abc$40744$n4578_1
.sym 106083 $abc$40744$n4577_1
.sym 106084 VexRiscv._zz_171_[0]
.sym 106085 VexRiscv._zz_171_[1]
.sym 106086 VexRiscv._zz_152_[21]
.sym 106087 VexRiscv._zz_323_[23]
.sym 106091 VexRiscv._zz_195_[2]
.sym 106092 VexRiscv._zz_195_[3]
.sym 106093 VexRiscv._zz_313_
.sym 106095 VexRiscv._zz_196_[2]
.sym 106096 VexRiscv._zz_195_[2]
.sym 106097 VexRiscv._zz_196_[32]
.sym 106099 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 106103 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 106107 VexRiscv._zz_196_[1]
.sym 106108 VexRiscv._zz_195_[1]
.sym 106109 VexRiscv._zz_196_[32]
.sym 106111 VexRiscv._zz_196_[8]
.sym 106112 VexRiscv._zz_195_[8]
.sym 106113 VexRiscv._zz_196_[32]
.sym 106115 VexRiscv._zz_196_[3]
.sym 106116 VexRiscv._zz_195_[3]
.sym 106117 VexRiscv._zz_196_[32]
.sym 106119 VexRiscv._zz_196_[10]
.sym 106120 VexRiscv._zz_195_[10]
.sym 106121 VexRiscv._zz_196_[32]
.sym 106123 $abc$40744$n5570_1
.sym 106124 $abc$40744$n5569
.sym 106125 VexRiscv._zz_321_
.sym 106127 $abc$40744$n5564_1
.sym 106128 $abc$40744$n5563
.sym 106129 VexRiscv._zz_321_
.sym 106131 VexRiscv._zz_195_[12]
.sym 106132 VexRiscv._zz_195_[13]
.sym 106133 VexRiscv._zz_313_
.sym 106135 $abc$40744$n5573
.sym 106136 $abc$40744$n5572_1
.sym 106137 VexRiscv._zz_321_
.sym 106139 $abc$40744$n5543
.sym 106140 $abc$40744$n5542_1
.sym 106141 VexRiscv._zz_321_
.sym 106143 VexRiscv._zz_195_[9]
.sym 106144 VexRiscv._zz_195_[10]
.sym 106145 VexRiscv._zz_313_
.sym 106147 VexRiscv._zz_196_[11]
.sym 106148 VexRiscv._zz_195_[11]
.sym 106149 VexRiscv._zz_196_[32]
.sym 106151 $abc$40744$n5591
.sym 106152 $abc$40744$n5590_1
.sym 106153 VexRiscv._zz_321_
.sym 106155 $abc$40744$n5624_1
.sym 106156 $abc$40744$n5623
.sym 106157 VexRiscv._zz_321_
.sym 106159 VexRiscv._zz_196_[19]
.sym 106160 VexRiscv._zz_195_[19]
.sym 106161 VexRiscv._zz_196_[32]
.sym 106163 VexRiscv._zz_195_[18]
.sym 106164 VexRiscv._zz_195_[19]
.sym 106165 VexRiscv._zz_313_
.sym 106167 VexRiscv._zz_196_[28]
.sym 106168 VexRiscv._zz_195_[28]
.sym 106169 VexRiscv._zz_196_[32]
.sym 106171 VexRiscv._zz_196_[17]
.sym 106172 VexRiscv._zz_195_[17]
.sym 106173 VexRiscv._zz_196_[32]
.sym 106175 VexRiscv._zz_196_[20]
.sym 106176 VexRiscv._zz_195_[20]
.sym 106177 VexRiscv._zz_196_[32]
.sym 106179 VexRiscv._zz_195_[29]
.sym 106180 VexRiscv._zz_195_[30]
.sym 106181 VexRiscv._zz_313_
.sym 106183 VexRiscv._zz_196_[0]
.sym 106184 VexRiscv._zz_194_[31]
.sym 106185 VexRiscv._zz_196_[32]
.sym 106187 $abc$40744$n5322_1
.sym 106188 VexRiscv._zz_337_
.sym 106189 $abc$40744$n5315_1
.sym 106191 $abc$40744$n5354
.sym 106192 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 106193 $abc$40744$n5315_1
.sym 106195 VexRiscv.CsrPlugin_mepc[19]
.sym 106196 VexRiscv.lastStagePc[19]
.sym 106197 $abc$40744$n2644
.sym 106199 VexRiscv._zz_195_[1]
.sym 106200 VexRiscv._zz_195_[2]
.sym 106201 VexRiscv._zz_313_
.sym 106203 VexRiscv._zz_196_[22]
.sym 106204 VexRiscv._zz_195_[22]
.sym 106205 VexRiscv._zz_196_[32]
.sym 106208 VexRiscv._zz_194_[31]
.sym 106209 $abc$40744$n7810
.sym 106210 $PACKER_VCC_NET
.sym 106211 VexRiscv.CsrPlugin_mepc[3]
.sym 106212 VexRiscv.lastStagePc[3]
.sym 106213 $abc$40744$n2644
.sym 106215 VexRiscv._zz_195_[23]
.sym 106216 VexRiscv._zz_195_[24]
.sym 106217 VexRiscv._zz_313_
.sym 106223 $abc$40744$n5540_1
.sym 106224 $abc$40744$n5539
.sym 106225 VexRiscv._zz_321_
.sym 106239 $abc$40744$n5606_1
.sym 106240 $abc$40744$n5605
.sym 106241 VexRiscv._zz_321_
.sym 106243 $abc$40744$n5609
.sym 106244 $abc$40744$n5608_1
.sym 106245 VexRiscv._zz_321_
.sym 106267 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 106279 $abc$40744$n6327_1
.sym 106280 $abc$40744$n5859
.sym 106283 $abc$40744$n6327_1
.sym 106284 $abc$40744$n5859
.sym 106311 basesoc_uart_tx_fifo_consume[1]
.sym 106343 basesoc_uart_tx_fifo_do_read
.sym 106359 basesoc_uart_tx_fifo_do_read
.sym 106360 basesoc_uart_tx_fifo_consume[0]
.sym 106361 sys_rst
.sym 106375 spiflash_bus_dat_r[21]
.sym 106376 slave_sel_r[1]
.sym 106377 $abc$40744$n6505_1
.sym 106379 spiflash_bus_dat_r[20]
.sym 106380 slave_sel_r[1]
.sym 106381 $abc$40744$n6503_1
.sym 106383 $abc$40744$n2367
.sym 106384 basesoc_uart_phy_sink_ready
.sym 106387 slave_sel_r[1]
.sym 106388 spiflash_bus_dat_r[30]
.sym 106389 $abc$40744$n6523_1
.sym 106395 spiflash_bus_dat_r[19]
.sym 106396 slave_sel_r[1]
.sym 106397 $abc$40744$n6501_1
.sym 106399 basesoc_uart_phy_sink_ready
.sym 106400 basesoc_uart_phy_sink_valid
.sym 106401 basesoc_uart_tx_fifo_level0[4]
.sym 106402 $abc$40744$n3865
.sym 106403 $abc$40744$n3865
.sym 106404 basesoc_uart_tx_fifo_level0[4]
.sym 106407 spiflash_bus_dat_r[29]
.sym 106411 spiflash_bus_dat_r[28]
.sym 106431 spiflash_bus_dat_r[30]
.sym 106435 basesoc_uart_eventmanager_status_w[0]
.sym 106436 basesoc_uart_tx_old_trigger
.sym 106439 VexRiscv.decode_to_execute_RS2[21]
.sym 106440 VexRiscv._zz_130_[5]
.sym 106441 VexRiscv._zz_171_[1]
.sym 106443 VexRiscv._zz_130_[5]
.sym 106447 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 106451 VexRiscv.decode_to_execute_RS2[19]
.sym 106452 VexRiscv._zz_130_[3]
.sym 106453 VexRiscv._zz_171_[1]
.sym 106455 VexRiscv.decode_to_execute_RS2[29]
.sym 106456 VexRiscv._zz_171_[1]
.sym 106457 $abc$40744$n5853
.sym 106459 VexRiscv.decode_to_execute_RS2[18]
.sym 106460 VexRiscv._zz_130_[2]
.sym 106461 VexRiscv._zz_171_[1]
.sym 106467 VexRiscv.decode_to_execute_RS2[26]
.sym 106468 VexRiscv._zz_171_[1]
.sym 106469 $abc$40744$n5847
.sym 106471 VexRiscv._zz_79_[4]
.sym 106491 VexRiscv._zz_79_[21]
.sym 106499 VexRiscv._zz_79_[23]
.sym 106503 basesoc_counter[0]
.sym 106504 basesoc_counter[1]
.sym 106535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 106539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106543 $abc$40744$n3838_1
.sym 106544 $abc$40744$n3835_1
.sym 106547 $abc$40744$n3836_1
.sym 106548 $abc$40744$n3837_1
.sym 106551 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 106555 $abc$40744$n3837_1
.sym 106556 $abc$40744$n3836_1
.sym 106557 $abc$40744$n3838_1
.sym 106559 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 106563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 106567 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 106571 $abc$40744$n3983
.sym 106572 $abc$40744$n2509
.sym 106575 VexRiscv.lastStageIsFiring
.sym 106576 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 106583 VexRiscv._zz_323_[6]
.sym 106587 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 106591 VexRiscv.lastStageIsFiring
.sym 106592 VexRiscv._zz_51_
.sym 106600 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106604 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 106605 $PACKER_VCC_NET
.sym 106608 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 106609 $PACKER_VCC_NET
.sym 106610 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 106612 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 106613 $PACKER_VCC_NET
.sym 106614 $auto$alumacc.cc:474:replace_alu$4087.C[4]
.sym 106615 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106616 $abc$40744$n3679
.sym 106619 VexRiscv._zz_16_
.sym 106623 VexRiscv._zz_323_[4]
.sym 106627 VexRiscv._zz_323_[8]
.sym 106631 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 106632 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 106633 VexRiscv.CsrPlugin_exception
.sym 106634 VexRiscv.CsrPlugin_interrupt_valid
.sym 106635 VexRiscv._zz_323_[28]
.sym 106636 $abc$40744$n5230
.sym 106637 $abc$40744$n233
.sym 106639 VexRiscv._zz_323_[20]
.sym 106640 $abc$40744$n5206
.sym 106641 $abc$40744$n233
.sym 106643 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 106644 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 106645 VexRiscv.CsrPlugin_exception
.sym 106646 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 106647 VexRiscv._zz_323_[21]
.sym 106648 $abc$40744$n5209
.sym 106649 $abc$40744$n233
.sym 106651 VexRiscv._zz_323_[30]
.sym 106652 $abc$40744$n5236
.sym 106653 $abc$40744$n233
.sym 106655 VexRiscv._zz_323_[29]
.sym 106656 $abc$40744$n5233
.sym 106657 $abc$40744$n233
.sym 106659 VexRiscv._zz_323_[17]
.sym 106660 $abc$40744$n5197
.sym 106661 $abc$40744$n233
.sym 106663 VexRiscv.CsrPlugin_exception
.sym 106667 VexRiscv._zz_323_[5]
.sym 106671 VexRiscv._zz_35_[2]
.sym 106675 VexRiscv.CsrPlugin_mtval[10]
.sym 106676 $abc$40744$n4230_1
.sym 106677 $abc$40744$n4357_1
.sym 106679 basesoc_vexriscv_dbus_adr[4]
.sym 106680 basesoc_vexriscv_ibus_adr[4]
.sym 106681 grant
.sym 106683 $abc$40744$n4356_1
.sym 106684 VexRiscv._zz_171_[0]
.sym 106685 VexRiscv._zz_171_[1]
.sym 106686 VexRiscv._zz_152_[10]
.sym 106687 $abc$40744$n6708
.sym 106688 $abc$40744$n4843_1
.sym 106689 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 106690 $abc$40744$n4261_1
.sym 106691 VexRiscv._zz_323_[29]
.sym 106695 VexRiscv._zz_35_[4]
.sym 106699 VexRiscv._zz_35_[5]
.sym 106703 $abc$40744$n5305_1
.sym 106704 $abc$40744$n5004
.sym 106705 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 106706 $abc$40744$n5299_1
.sym 106707 $abc$40744$n2644
.sym 106708 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 106711 VexRiscv.CsrPlugin_mtval[14]
.sym 106712 $abc$40744$n4230_1
.sym 106713 $abc$40744$n4441_1
.sym 106715 VexRiscv._zz_35_[14]
.sym 106719 VexRiscv._zz_35_[29]
.sym 106723 VexRiscv._zz_35_[24]
.sym 106727 VexRiscv._zz_323_[16]
.sym 106731 $abc$40744$n4853
.sym 106732 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 106735 $abc$40744$n5081
.sym 106736 $abc$40744$n5001
.sym 106737 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 106738 $abc$40744$n5000
.sym 106739 VexRiscv._zz_323_[7]
.sym 106743 VexRiscv._zz_323_[17]
.sym 106747 $abc$40744$n5011
.sym 106748 $abc$40744$n5001
.sym 106749 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 106750 $abc$40744$n5000
.sym 106751 VexRiscv._zz_323_[22]
.sym 106755 VexRiscv._zz_323_[21]
.sym 106759 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 106763 $abc$40744$n2586
.sym 106764 $abc$40744$n4010
.sym 106767 VexRiscv._zz_130_[4]
.sym 106771 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 106775 VexRiscv._zz_323_[28]
.sym 106779 VexRiscv._zz_323_[1]
.sym 106783 VexRiscv._zz_323_[13]
.sym 106787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 106788 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 106789 VexRiscv._zz_239_
.sym 106790 $abc$40744$n4010
.sym 106791 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 106795 $abc$40744$n5002
.sym 106796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 106797 $abc$40744$n5007
.sym 106798 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 106799 $abc$40744$n6731_1
.sym 106800 $abc$40744$n5063
.sym 106801 $abc$40744$n4306
.sym 106802 $abc$40744$n4853
.sym 106803 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 106807 $abc$40744$n6737_1
.sym 106808 $abc$40744$n5078
.sym 106809 $abc$40744$n4315
.sym 106810 $abc$40744$n4853
.sym 106811 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 106815 $abc$40744$n6741_1
.sym 106816 $abc$40744$n5088_1
.sym 106817 $abc$40744$n4321
.sym 106818 $abc$40744$n4853
.sym 106819 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 106823 $abc$40744$n3722_1
.sym 106824 $abc$40744$n4012
.sym 106825 $abc$40744$n3772
.sym 106826 $abc$40744$n4013
.sym 106827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 106828 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 106829 VexRiscv._zz_239_
.sym 106830 $abc$40744$n4010
.sym 106831 $abc$40744$n5061_1
.sym 106832 $abc$40744$n5001
.sym 106833 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 106834 $abc$40744$n5000
.sym 106835 $abc$40744$n5054
.sym 106836 $abc$40744$n5001
.sym 106837 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 106838 $abc$40744$n5000
.sym 106839 $PACKER_GND_NET
.sym 106843 $abc$40744$n5003
.sym 106844 $abc$40744$n5001
.sym 106845 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 106846 $abc$40744$n5000
.sym 106847 $abc$40744$n5086
.sym 106848 $abc$40744$n5001
.sym 106849 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 106850 $abc$40744$n5000
.sym 106851 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106852 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 106853 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 106855 $abc$40744$n6761_1
.sym 106856 $abc$40744$n5146
.sym 106857 $abc$40744$n4351
.sym 106858 $abc$40744$n4853
.sym 106859 $abc$40744$n6745
.sym 106860 $abc$40744$n5102
.sym 106861 $abc$40744$n4327
.sym 106862 $abc$40744$n4853
.sym 106863 $abc$40744$n6757
.sym 106864 $abc$40744$n5136_1
.sym 106865 $abc$40744$n4345
.sym 106866 $abc$40744$n4853
.sym 106867 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 106871 VexRiscv._zz_257_[4]
.sym 106872 $abc$40744$n4012
.sym 106873 $abc$40744$n3772
.sym 106874 $abc$40744$n3722_1
.sym 106875 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 106876 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106877 $abc$40744$n5002
.sym 106879 $abc$40744$n6771_1
.sym 106880 $abc$40744$n5173_1
.sym 106881 $abc$40744$n4366
.sym 106882 $abc$40744$n4853
.sym 106883 $abc$40744$n6755_1
.sym 106884 $abc$40744$n5131
.sym 106885 $abc$40744$n4342
.sym 106886 $abc$40744$n4853
.sym 106887 VexRiscv._zz_323_[15]
.sym 106891 $abc$40744$n5144
.sym 106892 $abc$40744$n5001
.sym 106893 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 106894 $abc$40744$n5000
.sym 106895 $abc$40744$n5002
.sym 106896 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 106897 $abc$40744$n5007
.sym 106898 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 106899 $abc$40744$n5171_1
.sym 106900 $abc$40744$n5001
.sym 106901 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 106902 $abc$40744$n5000
.sym 106903 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 106904 $abc$40744$n3652
.sym 106905 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 106906 VexRiscv.CsrPlugin_hadException
.sym 106907 $PACKER_VCC_NET
.sym 106911 $abc$40744$n5134
.sym 106912 $abc$40744$n5001
.sym 106913 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 106914 $abc$40744$n5000
.sym 106915 $abc$40744$n5129
.sym 106916 $abc$40744$n5001
.sym 106917 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 106918 $abc$40744$n5000
.sym 106919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106920 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 106921 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 106922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 106923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 106924 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 106925 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 106926 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 106927 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 106928 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 106929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 106930 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 106931 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 106935 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 106936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 106937 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 106938 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 106939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 106940 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 106941 $abc$40744$n6819_1
.sym 106942 $abc$40744$n4198
.sym 106943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 106951 basesoc_vexriscv_ibus_adr[26]
.sym 106952 basesoc_vexriscv_dbus_adr[26]
.sym 106953 grant
.sym 106955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 106960 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 106961 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 106962 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 106963 $abc$40744$n6817_1
.sym 106964 $abc$40744$n6664
.sym 106965 $abc$40744$n6668
.sym 106966 $abc$40744$n6669_1
.sym 106967 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 106968 $abc$40744$n6818_1
.sym 106969 $abc$40744$n4213
.sym 106970 $abc$40744$n6815_1
.sym 106971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106972 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 106973 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 106974 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106975 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 106976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106977 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 106978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 106979 VexRiscv._zz_323_[19]
.sym 106983 VexRiscv._zz_323_[3]
.sym 106987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 106991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 106995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 106999 VexRiscv._zz_196_[4]
.sym 107000 VexRiscv._zz_195_[4]
.sym 107001 VexRiscv._zz_196_[32]
.sym 107003 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 107004 VexRiscv.CsrPlugin_mepc[26]
.sym 107005 $abc$40744$n5004
.sym 107007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 107011 VexRiscv._zz_323_[20]
.sym 107016 VexRiscv._zz_194_[31]
.sym 107017 $abc$40744$n7810
.sym 107020 VexRiscv._zz_195_[1]
.sym 107021 $abc$40744$n7811
.sym 107022 $auto$alumacc.cc:474:replace_alu$4096.C[1]
.sym 107024 VexRiscv._zz_195_[2]
.sym 107025 $abc$40744$n7812
.sym 107026 $auto$alumacc.cc:474:replace_alu$4096.C[2]
.sym 107028 VexRiscv._zz_195_[3]
.sym 107029 $abc$40744$n7813
.sym 107030 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 107032 VexRiscv._zz_195_[4]
.sym 107033 $abc$40744$n7814
.sym 107034 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 107036 VexRiscv._zz_195_[5]
.sym 107037 $abc$40744$n7815
.sym 107038 $auto$alumacc.cc:474:replace_alu$4096.C[5]
.sym 107040 VexRiscv._zz_195_[6]
.sym 107041 $abc$40744$n7816
.sym 107042 $auto$alumacc.cc:474:replace_alu$4096.C[6]
.sym 107044 VexRiscv._zz_195_[7]
.sym 107045 $abc$40744$n7817
.sym 107046 $auto$alumacc.cc:474:replace_alu$4096.C[7]
.sym 107048 VexRiscv._zz_195_[8]
.sym 107049 $abc$40744$n7818
.sym 107050 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 107052 VexRiscv._zz_195_[9]
.sym 107053 $abc$40744$n7819
.sym 107054 $auto$alumacc.cc:474:replace_alu$4096.C[9]
.sym 107056 VexRiscv._zz_195_[10]
.sym 107057 $abc$40744$n7820
.sym 107058 $auto$alumacc.cc:474:replace_alu$4096.C[10]
.sym 107060 VexRiscv._zz_195_[11]
.sym 107061 $abc$40744$n7821
.sym 107062 $auto$alumacc.cc:474:replace_alu$4096.C[11]
.sym 107064 VexRiscv._zz_195_[12]
.sym 107065 $abc$40744$n7822
.sym 107066 $auto$alumacc.cc:474:replace_alu$4096.C[12]
.sym 107068 VexRiscv._zz_195_[13]
.sym 107069 $abc$40744$n7823
.sym 107070 $auto$alumacc.cc:474:replace_alu$4096.C[13]
.sym 107072 VexRiscv._zz_195_[14]
.sym 107073 $abc$40744$n7824
.sym 107074 $auto$alumacc.cc:474:replace_alu$4096.C[14]
.sym 107076 VexRiscv._zz_195_[15]
.sym 107077 $abc$40744$n7825
.sym 107078 $auto$alumacc.cc:474:replace_alu$4096.C[15]
.sym 107080 VexRiscv._zz_195_[16]
.sym 107081 $abc$40744$n7826
.sym 107082 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 107084 VexRiscv._zz_195_[17]
.sym 107085 $abc$40744$n7827
.sym 107086 $auto$alumacc.cc:474:replace_alu$4096.C[17]
.sym 107088 VexRiscv._zz_195_[18]
.sym 107089 $abc$40744$n7828
.sym 107090 $auto$alumacc.cc:474:replace_alu$4096.C[18]
.sym 107092 VexRiscv._zz_195_[19]
.sym 107093 $abc$40744$n7829
.sym 107094 $auto$alumacc.cc:474:replace_alu$4096.C[19]
.sym 107096 VexRiscv._zz_195_[20]
.sym 107097 $abc$40744$n7830
.sym 107098 $auto$alumacc.cc:474:replace_alu$4096.C[20]
.sym 107100 VexRiscv._zz_195_[21]
.sym 107101 $abc$40744$n7831
.sym 107102 $auto$alumacc.cc:474:replace_alu$4096.C[21]
.sym 107104 VexRiscv._zz_195_[22]
.sym 107105 $abc$40744$n7832
.sym 107106 $auto$alumacc.cc:474:replace_alu$4096.C[22]
.sym 107108 VexRiscv._zz_195_[23]
.sym 107109 $abc$40744$n7833
.sym 107110 $auto$alumacc.cc:474:replace_alu$4096.C[23]
.sym 107112 VexRiscv._zz_195_[24]
.sym 107113 $abc$40744$n7834
.sym 107114 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 107116 VexRiscv._zz_195_[25]
.sym 107117 $abc$40744$n7835
.sym 107118 $auto$alumacc.cc:474:replace_alu$4096.C[25]
.sym 107120 VexRiscv._zz_195_[26]
.sym 107121 $abc$40744$n7836
.sym 107122 $auto$alumacc.cc:474:replace_alu$4096.C[26]
.sym 107124 VexRiscv._zz_195_[27]
.sym 107125 $abc$40744$n7837
.sym 107126 $auto$alumacc.cc:474:replace_alu$4096.C[27]
.sym 107128 VexRiscv._zz_195_[28]
.sym 107129 $abc$40744$n7838
.sym 107130 $auto$alumacc.cc:474:replace_alu$4096.C[28]
.sym 107132 VexRiscv._zz_195_[29]
.sym 107133 $abc$40744$n7839
.sym 107134 $auto$alumacc.cc:474:replace_alu$4096.C[29]
.sym 107136 VexRiscv._zz_195_[30]
.sym 107137 $abc$40744$n7840
.sym 107138 $auto$alumacc.cc:474:replace_alu$4096.C[30]
.sym 107140 VexRiscv._zz_195_[31]
.sym 107141 $abc$40744$n7841
.sym 107142 $auto$alumacc.cc:474:replace_alu$4096.C[31]
.sym 107144 VexRiscv._zz_195_[32]
.sym 107145 $PACKER_VCC_NET
.sym 107146 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 107147 VexRiscv._zz_196_[26]
.sym 107148 VexRiscv._zz_195_[26]
.sym 107149 VexRiscv._zz_196_[32]
.sym 107151 VexRiscv._zz_196_[25]
.sym 107152 VexRiscv._zz_195_[25]
.sym 107153 VexRiscv._zz_196_[32]
.sym 107155 VexRiscv._zz_196_[18]
.sym 107156 VexRiscv._zz_195_[18]
.sym 107157 VexRiscv._zz_196_[32]
.sym 107159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 107163 VexRiscv._zz_196_[23]
.sym 107164 VexRiscv._zz_195_[23]
.sym 107165 VexRiscv._zz_196_[32]
.sym 107167 VexRiscv._zz_196_[24]
.sym 107168 VexRiscv._zz_195_[24]
.sym 107169 VexRiscv._zz_196_[32]
.sym 107171 VexRiscv._zz_196_[30]
.sym 107172 VexRiscv._zz_195_[30]
.sym 107173 VexRiscv._zz_196_[32]
.sym 107175 VexRiscv._zz_195_[25]
.sym 107176 VexRiscv._zz_195_[26]
.sym 107177 VexRiscv._zz_313_
.sym 107179 $abc$40744$n5618_1
.sym 107180 $abc$40744$n5617
.sym 107181 VexRiscv._zz_321_
.sym 107183 VexRiscv._zz_195_[24]
.sym 107184 VexRiscv._zz_195_[25]
.sym 107185 VexRiscv._zz_313_
.sym 107187 $abc$40744$n5612_1
.sym 107188 $abc$40744$n5611
.sym 107189 VexRiscv._zz_321_
.sym 107191 VexRiscv._zz_195_[16]
.sym 107192 VexRiscv._zz_195_[17]
.sym 107193 VexRiscv._zz_313_
.sym 107195 $abc$40744$n5585
.sym 107196 $abc$40744$n5584_1
.sym 107197 VexRiscv._zz_321_
.sym 107199 VexRiscv._zz_195_[27]
.sym 107200 VexRiscv._zz_195_[28]
.sym 107201 VexRiscv._zz_313_
.sym 107203 VexRiscv._zz_196_[15]
.sym 107204 VexRiscv._zz_195_[15]
.sym 107205 VexRiscv._zz_196_[32]
.sym 107223 $PACKER_VCC_NET
.sym 107283 basesoc_dat_w[7]
.sym 107291 basesoc_ctrl_reset_reset_r
.sym 107311 $abc$40744$n2296
.sym 107335 $abc$40744$n3976
.sym 107336 spiflash_bus_dat_r[3]
.sym 107337 $abc$40744$n5867
.sym 107338 $abc$40744$n3983
.sym 107339 $abc$40744$n3976
.sym 107340 spiflash_bus_dat_r[0]
.sym 107341 $abc$40744$n5861
.sym 107342 $abc$40744$n3983
.sym 107343 spiflash_bus_dat_r[14]
.sym 107344 array_muxed0[13]
.sym 107345 $abc$40744$n3983
.sym 107347 $abc$40744$n3976
.sym 107348 spiflash_bus_dat_r[4]
.sym 107349 $abc$40744$n5869
.sym 107350 $abc$40744$n3983
.sym 107351 $abc$40744$n3976
.sym 107352 spiflash_bus_dat_r[1]
.sym 107353 $abc$40744$n5863
.sym 107354 $abc$40744$n3983
.sym 107355 $abc$40744$n3976
.sym 107356 spiflash_bus_dat_r[2]
.sym 107357 $abc$40744$n5865
.sym 107358 $abc$40744$n3983
.sym 107363 basesoc_uart_phy_sink_ready
.sym 107364 basesoc_uart_phy_tx_busy
.sym 107365 basesoc_uart_phy_sink_valid
.sym 107367 $abc$40744$n6467_1
.sym 107368 $abc$40744$n6468_1
.sym 107371 $abc$40744$n6461_1
.sym 107372 $abc$40744$n6462_1
.sym 107375 spiflash_bus_dat_r[14]
.sym 107376 slave_sel_r[1]
.sym 107377 $abc$40744$n6491_1
.sym 107379 basesoc_bus_wishbone_dat_r[2]
.sym 107380 slave_sel_r[0]
.sym 107381 spiflash_bus_dat_r[2]
.sym 107382 slave_sel_r[1]
.sym 107387 basesoc_bus_wishbone_dat_r[4]
.sym 107388 slave_sel_r[0]
.sym 107389 spiflash_bus_dat_r[4]
.sym 107390 slave_sel_r[1]
.sym 107391 spiflash_bus_dat_r[15]
.sym 107392 slave_sel_r[1]
.sym 107393 $abc$40744$n6493_1
.sym 107395 slave_sel_r[1]
.sym 107396 spiflash_bus_dat_r[25]
.sym 107397 $abc$40744$n6513_1
.sym 107399 VexRiscv._zz_35_[15]
.sym 107403 VexRiscv._zz_35_[31]
.sym 107411 VexRiscv._zz_35_[21]
.sym 107415 VexRiscv.decode_to_execute_RS2[13]
.sym 107416 VexRiscv._zz_130_[5]
.sym 107417 VexRiscv._zz_171_[1]
.sym 107418 VexRiscv._zz_171_[0]
.sym 107419 VexRiscv._zz_35_[7]
.sym 107423 basesoc_vexriscv_ibus_adr[17]
.sym 107424 basesoc_vexriscv_dbus_adr[17]
.sym 107425 grant
.sym 107427 VexRiscv.decode_to_execute_RS2[10]
.sym 107428 VexRiscv._zz_130_[2]
.sym 107429 VexRiscv._zz_171_[1]
.sym 107430 VexRiscv._zz_171_[0]
.sym 107431 $abc$40744$n9
.sym 107463 basesoc_dat_w[3]
.sym 107471 basesoc_dat_w[1]
.sym 107479 basesoc_dat_w[4]
.sym 107483 basesoc_dat_w[7]
.sym 107487 basesoc_dat_w[6]
.sym 107491 basesoc_vexriscv_ibus_adr[19]
.sym 107492 basesoc_vexriscv_dbus_adr[19]
.sym 107493 grant
.sym 107495 $abc$40744$n3835_1
.sym 107496 $abc$40744$n3838_1
.sym 107499 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 107503 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 107507 basesoc_vexriscv_ibus_adr[28]
.sym 107508 basesoc_vexriscv_dbus_adr[28]
.sym 107509 grant
.sym 107511 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 107512 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 107513 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107514 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107515 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 107519 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 107523 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 107524 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 107525 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107526 $abc$40744$n6680_1
.sym 107527 VexRiscv._zz_255_[1]
.sym 107528 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 107531 $abc$40744$n4571_1
.sym 107532 $abc$40744$n4479_1
.sym 107533 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 107534 $abc$40744$n4261_1
.sym 107535 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 107536 $abc$40744$n6681_1
.sym 107537 $abc$40744$n4261_1
.sym 107539 VexRiscv._zz_323_[6]
.sym 107540 $abc$40744$n5164
.sym 107541 $abc$40744$n233
.sym 107543 VexRiscv._zz_323_[5]
.sym 107544 $abc$40744$n5161
.sym 107545 $abc$40744$n233
.sym 107547 VexRiscv._zz_198_
.sym 107548 VexRiscv._zz_130_[3]
.sym 107551 VexRiscv._zz_198_
.sym 107552 VexRiscv._zz_130_[2]
.sym 107555 $abc$40744$n3678
.sym 107556 $abc$40744$n3680
.sym 107559 VexRiscv._zz_323_[16]
.sym 107560 $abc$40744$n5194
.sym 107561 $abc$40744$n233
.sym 107563 VexRiscv._zz_323_[8]
.sym 107564 $abc$40744$n5170
.sym 107565 $abc$40744$n233
.sym 107567 VexRiscv._zz_198_
.sym 107568 VexRiscv.decode_to_execute_RS2[10]
.sym 107571 VexRiscv._zz_323_[15]
.sym 107572 $abc$40744$n5191
.sym 107573 $abc$40744$n233
.sym 107575 VexRiscv._zz_323_[10]
.sym 107576 $abc$40744$n5176
.sym 107577 $abc$40744$n233
.sym 107579 VexRiscv._zz_198_
.sym 107580 VexRiscv.decode_to_execute_RS2[11]
.sym 107583 VexRiscv._zz_323_[25]
.sym 107584 $abc$40744$n5221
.sym 107585 $abc$40744$n233
.sym 107587 VexRiscv._zz_323_[9]
.sym 107588 $abc$40744$n5173
.sym 107589 $abc$40744$n233
.sym 107591 $abc$40744$n5460
.sym 107592 $abc$40744$n5461
.sym 107595 VexRiscv._zz_29_
.sym 107596 VexRiscv.lastStageIsFiring
.sym 107597 VexRiscv.CsrPlugin_hadException
.sym 107598 $abc$40744$n3652
.sym 107599 VexRiscv._zz_198_
.sym 107600 VexRiscv.decode_to_execute_RS2[21]
.sym 107603 VexRiscv._zz_323_[14]
.sym 107607 VexRiscv._zz_198_
.sym 107608 VexRiscv._zz_130_[0]
.sym 107611 $abc$40744$n3653
.sym 107612 $abc$40744$n3654
.sym 107615 $abc$40744$n5397_1
.sym 107616 $abc$40744$n5398
.sym 107619 VexRiscv._zz_198_
.sym 107620 VexRiscv.decode_to_execute_RS2[13]
.sym 107623 VexRiscv._zz_79_[13]
.sym 107627 VexRiscv._zz_79_[18]
.sym 107631 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 107632 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 107633 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107634 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107635 $abc$40744$n6704_1
.sym 107636 $abc$40744$n4835
.sym 107637 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 107638 $abc$40744$n4261_1
.sym 107639 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 107640 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 107641 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107642 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107643 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 107644 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 107645 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107646 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107647 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 107648 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 107649 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107650 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107651 VexRiscv._zz_79_[7]
.sym 107655 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 107656 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 107657 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107658 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107659 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 107663 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 107664 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 107665 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107666 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 107669 VexRiscv._zz_191_
.sym 107670 $abc$40744$n235
.sym 107671 $abc$40744$n142
.sym 107675 $abc$40744$n6676_1
.sym 107676 $abc$40744$n4260_1
.sym 107677 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 107678 $abc$40744$n4261_1
.sym 107679 $abc$40744$n6739
.sym 107680 $abc$40744$n5083
.sym 107681 $abc$40744$n4318
.sym 107682 $abc$40744$n4853
.sym 107683 $abc$40744$n6715
.sym 107684 $abc$40744$n5013
.sym 107685 $abc$40744$n4282
.sym 107686 $abc$40744$n4853
.sym 107687 $abc$40744$n4625_1
.sym 107688 $abc$40744$n4479_1
.sym 107689 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 107690 $abc$40744$n4261_1
.sym 107691 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 107692 $abc$40744$n4295
.sym 107693 $abc$40744$n3999
.sym 107694 VexRiscv._zz_201_[12]
.sym 107695 VexRiscv.CsrPlugin_mepc[12]
.sym 107696 $abc$40744$n4228
.sym 107697 $abc$40744$n4405_1
.sym 107699 basesoc_vexriscv_dbus_adr[6]
.sym 107700 basesoc_vexriscv_ibus_adr[6]
.sym 107701 grant
.sym 107703 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 107707 VexRiscv._zz_323_[9]
.sym 107711 VexRiscv._zz_255_[1]
.sym 107712 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 107715 $abc$40744$n3804
.sym 107716 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 107717 $abc$40744$n4843
.sym 107719 VexRiscv.CsrPlugin_mepc[15]
.sym 107720 VexRiscv.lastStagePc[15]
.sym 107721 $abc$40744$n2644
.sym 107723 VexRiscv._zz_323_[10]
.sym 107727 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 107728 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 107729 $abc$40744$n3678
.sym 107730 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 107731 basesoc_vexriscv_ibus_adr[16]
.sym 107732 basesoc_vexriscv_dbus_adr[16]
.sym 107733 grant
.sym 107735 VexRiscv._zz_239_
.sym 107739 $abc$40744$n5002
.sym 107740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 107741 $abc$40744$n5007
.sym 107742 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 107743 VexRiscv.lastStageIsFiring
.sym 107744 VexRiscv._zz_29_
.sym 107745 VexRiscv._zz_238_[1]
.sym 107746 VexRiscv._zz_238_[0]
.sym 107747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 107748 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 107749 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 107751 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 107752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 107753 $abc$40744$n4853
.sym 107755 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 107756 $abc$40744$n4019
.sym 107759 $abc$40744$n5002
.sym 107760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 107761 $abc$40744$n5007
.sym 107762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 107763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 107764 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107765 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107766 $abc$40744$n3722_1
.sym 107767 $abc$40744$n4853
.sym 107768 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 107771 $abc$40744$n5002
.sym 107772 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 107773 $abc$40744$n5007
.sym 107774 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 107775 $abc$40744$n3804
.sym 107776 $abc$40744$n4020
.sym 107777 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107778 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 107779 $abc$40744$n5002
.sym 107780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 107781 $abc$40744$n5007
.sym 107782 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 107783 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 107787 $abc$40744$n6727
.sym 107788 $abc$40744$n5049_1
.sym 107789 $abc$40744$n4300
.sym 107790 $abc$40744$n4853
.sym 107791 $abc$40744$n6721
.sym 107792 $abc$40744$n5032_1
.sym 107793 $abc$40744$n4291
.sym 107794 $abc$40744$n4853
.sym 107795 $abc$40744$n5030_1
.sym 107796 $abc$40744$n5001
.sym 107797 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 107798 $abc$40744$n5000
.sym 107799 $abc$40744$n5156_1
.sym 107800 $abc$40744$n5001
.sym 107801 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 107802 $abc$40744$n5000
.sym 107803 $abc$40744$n4853
.sym 107804 $abc$40744$n5006
.sym 107805 $abc$40744$n6713_1
.sym 107806 $abc$40744$n5008
.sym 107807 $abc$40744$n6729_1
.sym 107808 $abc$40744$n5056
.sym 107809 $abc$40744$n4303
.sym 107810 $abc$40744$n4853
.sym 107811 $abc$40744$n5047_1
.sym 107812 $abc$40744$n5001
.sym 107813 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 107814 $abc$40744$n5000
.sym 107815 $abc$40744$n6765_1
.sym 107816 $abc$40744$n5158_1
.sym 107817 $abc$40744$n4357
.sym 107818 $abc$40744$n4853
.sym 107819 $abc$40744$n5112_1
.sym 107820 $abc$40744$n5001
.sym 107821 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 107822 $abc$40744$n5000
.sym 107823 $abc$40744$n6753_1
.sym 107824 $abc$40744$n5124_1
.sym 107825 $abc$40744$n4339
.sym 107826 $abc$40744$n4853
.sym 107827 $abc$40744$n6747_1
.sym 107828 $abc$40744$n5107
.sym 107829 $abc$40744$n4330
.sym 107830 $abc$40744$n4853
.sym 107831 $abc$40744$n5122
.sym 107832 $abc$40744$n5001
.sym 107833 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 107834 $abc$40744$n5000
.sym 107835 $abc$40744$n6749_1
.sym 107836 $abc$40744$n5114
.sym 107837 $abc$40744$n4333
.sym 107838 $abc$40744$n4853
.sym 107839 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 107843 $abc$40744$n6743_1
.sym 107844 $abc$40744$n5095
.sym 107845 $abc$40744$n4324
.sym 107846 $abc$40744$n4853
.sym 107847 $abc$40744$n5037_1
.sym 107848 $abc$40744$n5001
.sym 107849 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 107850 $abc$40744$n5000
.sym 107851 $abc$40744$n6723_1
.sym 107852 $abc$40744$n5039_1
.sym 107853 $abc$40744$n4294
.sym 107854 $abc$40744$n4853
.sym 107855 $abc$40744$n5093
.sym 107856 $abc$40744$n5001
.sym 107857 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 107858 $abc$40744$n5000
.sym 107859 $abc$40744$n233
.sym 107860 $abc$40744$n5283_1
.sym 107861 $abc$40744$n4822
.sym 107863 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 107867 $abc$40744$n6725_1
.sym 107868 $abc$40744$n5044_1
.sym 107869 $abc$40744$n4297
.sym 107870 $abc$40744$n4853
.sym 107871 $abc$40744$n5105
.sym 107872 $abc$40744$n5001
.sym 107873 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 107874 $abc$40744$n5000
.sym 107875 $abc$40744$n5042_1
.sym 107876 $abc$40744$n5001
.sym 107877 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 107878 $abc$40744$n5000
.sym 107879 basesoc_vexriscv_ibus_adr[18]
.sym 107880 basesoc_vexriscv_dbus_adr[18]
.sym 107881 grant
.sym 107883 $abc$40744$n233
.sym 107884 $abc$40744$n5283_1
.sym 107885 $abc$40744$n4818
.sym 107887 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 107891 $abc$40744$n233
.sym 107892 $abc$40744$n5283_1
.sym 107893 $abc$40744$n4824
.sym 107895 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 107896 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 107897 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 107898 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107899 $abc$40744$n6813_1
.sym 107900 $abc$40744$n6814_1
.sym 107901 $abc$40744$n4209_1
.sym 107902 $abc$40744$n4212_1
.sym 107903 $abc$40744$n233
.sym 107904 $abc$40744$n5283_1
.sym 107905 $abc$40744$n4820
.sym 107907 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 107908 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 107909 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 107910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 107911 $abc$40744$n6200
.sym 107912 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107915 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 107916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 107917 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 107918 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 107919 $abc$40744$n3976
.sym 107920 spiflash_bus_dat_r[5]
.sym 107921 $abc$40744$n5871
.sym 107922 $abc$40744$n3983
.sym 107923 basesoc_vexriscv_ibus_adr[21]
.sym 107924 basesoc_vexriscv_dbus_adr[21]
.sym 107925 grant
.sym 107927 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 107928 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 107929 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 107930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 107931 $abc$40744$n3976
.sym 107932 spiflash_bus_dat_r[6]
.sym 107933 $abc$40744$n5873
.sym 107934 $abc$40744$n3983
.sym 107935 basesoc_vexriscv_ibus_adr[20]
.sym 107936 basesoc_vexriscv_dbus_adr[20]
.sym 107937 grant
.sym 107939 $abc$40744$n7856
.sym 107943 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107944 basesoc_vexriscv_ibus_adr[7]
.sym 107945 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107947 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107948 basesoc_vexriscv_ibus_adr[5]
.sym 107949 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107951 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 107952 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107955 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 107959 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 107960 basesoc_vexriscv_ibus_adr[8]
.sym 107961 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107963 VexRiscv.decode_to_execute_RS2[22]
.sym 107964 VexRiscv._zz_130_[6]
.sym 107965 VexRiscv._zz_171_[1]
.sym 107967 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107968 basesoc_vexriscv_ibus_adr[6]
.sym 107969 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107971 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107972 basesoc_vexriscv_ibus_adr[4]
.sym 107973 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107976 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 107981 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107985 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107986 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 107989 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107990 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 107993 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107994 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 107997 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 107998 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 108001 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108002 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 108004 $PACKER_VCC_NET
.sym 108005 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108007 VexRiscv._zz_201_[25]
.sym 108008 $abc$40744$n4635_1
.sym 108009 $abc$40744$n4633_1
.sym 108010 VexRiscv.CsrPlugin_mtval[25]
.sym 108011 VexRiscv._zz_323_[26]
.sym 108015 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108016 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108017 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 108019 VexRiscv._zz_323_[24]
.sym 108023 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 108035 VexRiscv._zz_323_[11]
.sym 108039 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108040 $abc$40744$n6201
.sym 108043 VexRiscv._zz_323_[31]
.sym 108047 VexRiscv._zz_196_[9]
.sym 108048 VexRiscv._zz_195_[9]
.sym 108049 VexRiscv._zz_196_[32]
.sym 108051 VexRiscv._zz_196_[13]
.sym 108052 VexRiscv._zz_195_[13]
.sym 108053 VexRiscv._zz_196_[32]
.sym 108055 VexRiscv._zz_195_[10]
.sym 108056 VexRiscv._zz_195_[11]
.sym 108057 VexRiscv._zz_313_
.sym 108059 VexRiscv._zz_323_[25]
.sym 108063 VexRiscv._zz_195_[11]
.sym 108064 VexRiscv._zz_195_[12]
.sym 108065 VexRiscv._zz_313_
.sym 108067 VexRiscv._zz_323_[27]
.sym 108071 VexRiscv._zz_196_[29]
.sym 108072 VexRiscv._zz_195_[29]
.sym 108073 VexRiscv._zz_196_[32]
.sym 108075 $abc$40744$n5633
.sym 108076 $abc$40744$n5632_1
.sym 108077 VexRiscv._zz_321_
.sym 108079 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 108080 VexRiscv.CsrPlugin_mepc[19]
.sym 108081 $abc$40744$n5004
.sym 108083 VexRiscv._zz_195_[32]
.sym 108084 VexRiscv._zz_315_[0]
.sym 108085 VexRiscv._zz_313_
.sym 108087 $abc$40744$n5579
.sym 108088 $abc$40744$n5578_1
.sym 108089 VexRiscv._zz_321_
.sym 108091 VexRiscv._zz_323_[30]
.sym 108095 $abc$40744$n5567
.sym 108096 $abc$40744$n5566_1
.sym 108097 VexRiscv._zz_321_
.sym 108099 VexRiscv._zz_196_[31]
.sym 108100 VexRiscv._zz_195_[31]
.sym 108101 VexRiscv._zz_196_[32]
.sym 108103 $abc$40744$n5594_1
.sym 108104 $abc$40744$n5593
.sym 108105 VexRiscv._zz_321_
.sym 108107 $abc$40744$n5627
.sym 108108 $abc$40744$n5626_1
.sym 108109 VexRiscv._zz_321_
.sym 108111 VexRiscv._zz_195_[30]
.sym 108112 VexRiscv._zz_195_[31]
.sym 108113 VexRiscv._zz_313_
.sym 108115 VexRiscv._zz_195_[26]
.sym 108116 VexRiscv._zz_195_[27]
.sym 108117 VexRiscv._zz_313_
.sym 108119 VexRiscv._zz_195_[19]
.sym 108120 VexRiscv._zz_195_[20]
.sym 108121 VexRiscv._zz_313_
.sym 108123 $abc$40744$n5615
.sym 108124 $abc$40744$n5614_1
.sym 108125 VexRiscv._zz_321_
.sym 108127 $abc$40744$n5630_1
.sym 108128 $abc$40744$n5629
.sym 108129 VexRiscv._zz_321_
.sym 108131 VexRiscv._zz_195_[31]
.sym 108132 VexRiscv._zz_195_[32]
.sym 108133 VexRiscv._zz_313_
.sym 108147 waittimer0_count[1]
.sym 108148 user_btn0
.sym 108151 VexRiscv._zz_196_[16]
.sym 108152 VexRiscv._zz_195_[16]
.sym 108153 VexRiscv._zz_196_[32]
.sym 108195 $PACKER_VCC_NET
.sym 108255 array_muxed0[4]
.sym 108263 spiflash_bus_dat_r[12]
.sym 108264 array_muxed0[11]
.sym 108265 $abc$40744$n3983
.sym 108271 spiflash_bus_dat_r[13]
.sym 108272 array_muxed0[12]
.sym 108273 $abc$40744$n3983
.sym 108279 spiflash_bus_dat_r[9]
.sym 108280 array_muxed0[8]
.sym 108281 $abc$40744$n3983
.sym 108303 sys_rst
.sym 108304 basesoc_uart_tx_fifo_do_read
.sym 108307 basesoc_dat_w[1]
.sym 108323 basesoc_vexriscv_ibus_adr[15]
.sym 108324 basesoc_vexriscv_dbus_adr[15]
.sym 108325 grant
.sym 108328 basesoc_uart_tx_fifo_consume[0]
.sym 108333 basesoc_uart_tx_fifo_consume[1]
.sym 108337 basesoc_uart_tx_fifo_consume[2]
.sym 108338 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 108341 basesoc_uart_tx_fifo_consume[3]
.sym 108342 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 108363 basesoc_uart_phy_rx_reg[5]
.sym 108367 basesoc_uart_phy_rx_reg[7]
.sym 108371 basesoc_uart_phy_rx_reg[4]
.sym 108375 basesoc_vexriscv_ibus_adr[10]
.sym 108376 basesoc_vexriscv_dbus_adr[10]
.sym 108377 grant
.sym 108379 basesoc_uart_phy_rx
.sym 108383 basesoc_vexriscv_dbus_adr[3]
.sym 108384 basesoc_vexriscv_ibus_adr[3]
.sym 108385 grant
.sym 108387 basesoc_uart_phy_rx_reg[2]
.sym 108391 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 108395 VexRiscv.decode_to_execute_RS2[27]
.sym 108396 VexRiscv._zz_171_[1]
.sym 108397 $abc$40744$n5849
.sym 108399 VexRiscv.decode_to_execute_RS2[23]
.sym 108400 VexRiscv._zz_130_[7]
.sym 108401 VexRiscv._zz_171_[1]
.sym 108403 VexRiscv.decode_to_execute_RS2[11]
.sym 108404 VexRiscv._zz_130_[3]
.sym 108405 VexRiscv._zz_171_[1]
.sym 108406 VexRiscv._zz_171_[0]
.sym 108407 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 108411 basesoc_vexriscv_dbus_adr[5]
.sym 108412 basesoc_vexriscv_ibus_adr[5]
.sym 108413 grant
.sym 108415 VexRiscv.decode_to_execute_RS2[31]
.sym 108416 VexRiscv._zz_171_[1]
.sym 108417 $abc$40744$n5857
.sym 108419 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 108423 VexRiscv._zz_41_[23]
.sym 108431 VexRiscv._zz_41_[18]
.sym 108435 VexRiscv._zz_18_
.sym 108439 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 108455 VexRiscv._zz_198_
.sym 108456 VexRiscv._zz_130_[4]
.sym 108459 VexRiscv._zz_198_
.sym 108460 VexRiscv._zz_130_[6]
.sym 108463 eventmanager_status_w[1]
.sym 108467 VexRiscv._zz_198_
.sym 108468 VexRiscv.decode_to_execute_RS2[18]
.sym 108471 VexRiscv._zz_198_
.sym 108472 VexRiscv.decode_to_execute_RS2[29]
.sym 108475 eventmanager_pending_w[1]
.sym 108476 $abc$40744$n3815
.sym 108477 $abc$40744$n6073_1
.sym 108479 VexRiscv._zz_198_
.sym 108480 VexRiscv._zz_130_[7]
.sym 108483 slave_sel[0]
.sym 108488 VexRiscv._zz_198_
.sym 108489 $abc$40744$n5532
.sym 108493 $abc$40744$n5534
.sym 108494 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 108497 $abc$40744$n5536
.sym 108498 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 108501 $abc$40744$n5538
.sym 108502 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 108505 $abc$40744$n5540
.sym 108506 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 108509 $abc$40744$n5542
.sym 108510 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 108513 $abc$40744$n5544
.sym 108514 $auto$alumacc.cc:474:replace_alu$4066.C[6]
.sym 108517 $abc$40744$n5546
.sym 108518 $auto$alumacc.cc:474:replace_alu$4066.C[7]
.sym 108521 $abc$40744$n5548
.sym 108522 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 108525 $abc$40744$n5550
.sym 108526 $auto$alumacc.cc:474:replace_alu$4066.C[9]
.sym 108529 $abc$40744$n5552
.sym 108530 $auto$alumacc.cc:474:replace_alu$4066.C[10]
.sym 108533 $abc$40744$n5554
.sym 108534 $auto$alumacc.cc:474:replace_alu$4066.C[11]
.sym 108537 $abc$40744$n5556
.sym 108538 $auto$alumacc.cc:474:replace_alu$4066.C[12]
.sym 108541 $abc$40744$n5558
.sym 108542 $auto$alumacc.cc:474:replace_alu$4066.C[13]
.sym 108545 $abc$40744$n5560
.sym 108546 $auto$alumacc.cc:474:replace_alu$4066.C[14]
.sym 108549 $abc$40744$n5562
.sym 108550 $auto$alumacc.cc:474:replace_alu$4066.C[15]
.sym 108553 $abc$40744$n5564
.sym 108554 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 108557 $abc$40744$n5566
.sym 108558 $auto$alumacc.cc:474:replace_alu$4066.C[17]
.sym 108561 $abc$40744$n5568
.sym 108562 $auto$alumacc.cc:474:replace_alu$4066.C[18]
.sym 108565 $abc$40744$n5570
.sym 108566 $auto$alumacc.cc:474:replace_alu$4066.C[19]
.sym 108569 $abc$40744$n5572
.sym 108570 $auto$alumacc.cc:474:replace_alu$4066.C[20]
.sym 108573 $abc$40744$n5574
.sym 108574 $auto$alumacc.cc:474:replace_alu$4066.C[21]
.sym 108577 $abc$40744$n5576
.sym 108578 $auto$alumacc.cc:474:replace_alu$4066.C[22]
.sym 108581 $abc$40744$n5578
.sym 108582 $auto$alumacc.cc:474:replace_alu$4066.C[23]
.sym 108585 $abc$40744$n5580
.sym 108586 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 108589 $abc$40744$n5582
.sym 108590 $auto$alumacc.cc:474:replace_alu$4066.C[25]
.sym 108593 $abc$40744$n5584
.sym 108594 $auto$alumacc.cc:474:replace_alu$4066.C[26]
.sym 108597 $abc$40744$n5586
.sym 108598 $auto$alumacc.cc:474:replace_alu$4066.C[27]
.sym 108601 $abc$40744$n5588
.sym 108602 $auto$alumacc.cc:474:replace_alu$4066.C[28]
.sym 108605 $abc$40744$n5590
.sym 108606 $auto$alumacc.cc:474:replace_alu$4066.C[29]
.sym 108609 $abc$40744$n5592
.sym 108610 $auto$alumacc.cc:474:replace_alu$4066.C[30]
.sym 108613 $abc$40744$n5594
.sym 108614 $auto$alumacc.cc:474:replace_alu$4066.C[31]
.sym 108615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 108619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 108624 VexRiscv._zz_198_
.sym 108625 $abc$40744$n5532
.sym 108627 VexRiscv._zz_198_
.sym 108628 VexRiscv.decode_to_execute_RS2[27]
.sym 108631 VexRiscv._zz_198_
.sym 108632 VexRiscv.decode_to_execute_RS2[26]
.sym 108635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 108639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 108643 VexRiscv._zz_198_
.sym 108644 VexRiscv.decode_to_execute_RS2[23]
.sym 108647 VexRiscv._zz_323_[19]
.sym 108648 $abc$40744$n5203
.sym 108649 $abc$40744$n233
.sym 108651 VexRiscv._zz_323_[22]
.sym 108652 $abc$40744$n5212
.sym 108653 $abc$40744$n233
.sym 108655 VexRiscv._zz_323_[23]
.sym 108656 $abc$40744$n5215
.sym 108657 $abc$40744$n233
.sym 108659 VexRiscv._zz_323_[18]
.sym 108660 $abc$40744$n5200
.sym 108661 $abc$40744$n233
.sym 108663 VexRiscv._zz_323_[31]
.sym 108664 $abc$40744$n5239
.sym 108665 $abc$40744$n233
.sym 108667 VexRiscv._zz_323_[12]
.sym 108668 $abc$40744$n5182
.sym 108669 $abc$40744$n233
.sym 108671 VexRiscv._zz_323_[11]
.sym 108672 $abc$40744$n5179
.sym 108673 $abc$40744$n233
.sym 108675 VexRiscv._zz_323_[26]
.sym 108676 $abc$40744$n5224
.sym 108677 $abc$40744$n233
.sym 108679 VexRiscv._zz_323_[13]
.sym 108680 $abc$40744$n5185
.sym 108681 $abc$40744$n233
.sym 108687 VexRiscv._zz_323_[1]
.sym 108688 $abc$40744$n5149
.sym 108689 $abc$40744$n233
.sym 108691 $abc$40744$n5002
.sym 108692 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 108693 $abc$40744$n5007
.sym 108694 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 108695 VexRiscv._zz_323_[2]
.sym 108696 $abc$40744$n5152
.sym 108697 $abc$40744$n233
.sym 108699 $abc$40744$n6717_1
.sym 108700 $abc$40744$n5020_1
.sym 108701 $abc$40744$n4285
.sym 108702 $abc$40744$n4853
.sym 108703 VexRiscv.CsrPlugin_mepc[27]
.sym 108704 VexRiscv.lastStagePc[27]
.sym 108705 $abc$40744$n2644
.sym 108707 VexRiscv._zz_323_[3]
.sym 108708 $abc$40744$n5155
.sym 108709 $abc$40744$n233
.sym 108711 basesoc_vexriscv_dbus_adr[7]
.sym 108712 basesoc_vexriscv_ibus_adr[7]
.sym 108713 grant
.sym 108715 $abc$40744$n6735_1
.sym 108716 $abc$40744$n5073_1
.sym 108717 $abc$40744$n4312
.sym 108718 $abc$40744$n4853
.sym 108719 $abc$40744$n5002
.sym 108720 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 108721 $abc$40744$n5007
.sym 108722 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 108723 $abc$40744$n5018_1
.sym 108724 $abc$40744$n5001
.sym 108725 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 108726 $abc$40744$n5000
.sym 108727 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 108731 VexRiscv._zz_257_[3]
.sym 108732 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 108735 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 108739 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 108740 $abc$40744$n5002
.sym 108741 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 108743 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 108747 $abc$40744$n5002
.sym 108748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 108749 $abc$40744$n5007
.sym 108750 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 108751 $abc$40744$n5002
.sym 108752 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 108753 $abc$40744$n5007
.sym 108754 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 108755 $abc$40744$n5071
.sym 108756 $abc$40744$n5001
.sym 108757 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 108758 $abc$40744$n5000
.sym 108759 $abc$40744$n5002
.sym 108760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 108761 $abc$40744$n5007
.sym 108762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 108763 $abc$40744$n5002
.sym 108764 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 108765 $abc$40744$n5007
.sym 108766 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 108767 $abc$40744$n5002
.sym 108768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 108769 $abc$40744$n5007
.sym 108770 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 108771 $abc$40744$n6719_1
.sym 108772 $abc$40744$n5027_1
.sym 108773 $abc$40744$n4288
.sym 108774 $abc$40744$n4853
.sym 108775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 108779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 108783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 108787 $abc$40744$n5002
.sym 108788 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 108789 $abc$40744$n5007
.sym 108790 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 108791 $abc$40744$n5002
.sym 108792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 108793 $abc$40744$n5007
.sym 108794 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 108795 $abc$40744$n5025_1
.sym 108796 $abc$40744$n5001
.sym 108797 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 108798 $abc$40744$n5000
.sym 108799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 108803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 108807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 108811 $abc$40744$n5002
.sym 108812 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 108813 $abc$40744$n5007
.sym 108814 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 108815 $abc$40744$n5002
.sym 108816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 108817 $abc$40744$n5007
.sym 108818 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 108819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 108823 $abc$40744$n5002
.sym 108824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 108825 $abc$40744$n5007
.sym 108826 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 108827 $abc$40744$n5002
.sym 108828 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 108829 $abc$40744$n5007
.sym 108830 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 108831 $abc$40744$n5002
.sym 108832 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 108833 $abc$40744$n5007
.sym 108834 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 108835 $abc$40744$n5002
.sym 108836 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 108837 $abc$40744$n5007
.sym 108838 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 108839 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 108843 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 108844 VexRiscv.CsrPlugin_mepc[15]
.sym 108845 $abc$40744$n5004
.sym 108847 VexRiscv.CsrPlugin_mepc[29]
.sym 108848 VexRiscv.lastStagePc[29]
.sym 108849 $abc$40744$n2644
.sym 108851 $abc$40744$n4719_1
.sym 108852 $abc$40744$n4479_1
.sym 108853 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 108854 $abc$40744$n4261_1
.sym 108855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 108859 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 108863 VexRiscv._zz_255_[1]
.sym 108864 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 108867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 108871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 108875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 108879 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 108883 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 108884 VexRiscv._zz_204_
.sym 108885 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 108886 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 108887 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 108891 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 108892 VexRiscv.CsrPlugin_mepc[8]
.sym 108893 $abc$40744$n5004
.sym 108895 VexRiscv.CsrPlugin_mepc[8]
.sym 108896 VexRiscv.lastStagePc[8]
.sym 108897 $abc$40744$n2644
.sym 108899 basesoc_vexriscv_ibus_adr[11]
.sym 108900 basesoc_vexriscv_dbus_adr[11]
.sym 108901 grant
.sym 108903 $abc$40744$n5368
.sym 108904 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 108905 $abc$40744$n5315_1
.sym 108907 VexRiscv._zz_201_[27]
.sym 108908 $abc$40744$n4635_1
.sym 108909 $abc$40744$n4633_1
.sym 108910 VexRiscv.CsrPlugin_mtval[27]
.sym 108911 $abc$40744$n5348
.sym 108912 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 108913 $abc$40744$n5315_1
.sym 108915 $abc$40744$n5364_1
.sym 108916 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 108917 $abc$40744$n5315_1
.sym 108919 $abc$40744$n5332_1
.sym 108920 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 108921 $abc$40744$n5315_1
.sym 108923 basesoc_vexriscv_ibus_adr[3]
.sym 108924 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108925 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108927 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 108928 VexRiscv.CsrPlugin_mepc[16]
.sym 108929 $abc$40744$n5004
.sym 108931 VexRiscv.CsrPlugin_mepc[16]
.sym 108932 VexRiscv.lastStagePc[16]
.sym 108933 $abc$40744$n2644
.sym 108935 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 108939 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 108940 VexRiscv.CsrPlugin_mepc[7]
.sym 108941 $abc$40744$n5004
.sym 108943 VexRiscv._zz_336_
.sym 108947 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 108951 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 108952 VexRiscv.CsrPlugin_mepc[22]
.sym 108953 $abc$40744$n5004
.sym 108955 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 108959 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 108963 $abc$40744$n4631_1
.sym 108964 VexRiscv._zz_171_[0]
.sym 108965 VexRiscv._zz_171_[1]
.sym 108966 VexRiscv._zz_152_[24]
.sym 108967 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 108971 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 108975 VexRiscv.CsrPlugin_mepc[25]
.sym 108976 $abc$40744$n4636_1
.sym 108977 $abc$40744$n4654_1
.sym 108979 VexRiscv._zz_323_[12]
.sym 108983 VexRiscv.CsrPlugin_mepc[24]
.sym 108984 $abc$40744$n4636_1
.sym 108985 $abc$40744$n4632_1
.sym 108987 VexRiscv._zz_196_[12]
.sym 108988 VexRiscv._zz_195_[12]
.sym 108989 VexRiscv._zz_196_[32]
.sym 108991 $abc$40744$n4653
.sym 108992 VexRiscv._zz_171_[0]
.sym 108993 VexRiscv._zz_171_[1]
.sym 108994 VexRiscv._zz_152_[25]
.sym 108995 VexRiscv._zz_201_[24]
.sym 108996 $abc$40744$n4635_1
.sym 108997 $abc$40744$n4633_1
.sym 108998 VexRiscv.CsrPlugin_mtval[24]
.sym 108999 VexRiscv.CsrPlugin_mtval[23]
.sym 109000 $abc$40744$n4230_1
.sym 109001 $abc$40744$n4614_1
.sym 109003 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 109004 VexRiscv.CsrPlugin_mepc[5]
.sym 109005 $abc$40744$n5004
.sym 109007 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 109008 VexRiscv.CsrPlugin_mepc[3]
.sym 109009 $abc$40744$n5004
.sym 109011 $abc$40744$n3999
.sym 109012 VexRiscv._zz_201_[23]
.sym 109013 $abc$40744$n4228
.sym 109014 VexRiscv.CsrPlugin_mepc[23]
.sym 109015 VexRiscv._zz_323_[18]
.sym 109019 $abc$40744$n4613_1
.sym 109020 VexRiscv._zz_171_[0]
.sym 109021 VexRiscv._zz_171_[1]
.sym 109022 VexRiscv._zz_152_[23]
.sym 109023 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 109024 VexRiscv.CsrPlugin_mepc[6]
.sym 109025 $abc$40744$n5004
.sym 109027 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 109031 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 109032 VexRiscv.CsrPlugin_mepc[28]
.sym 109033 $abc$40744$n5004
.sym 109035 VexRiscv._zz_337_
.sym 109039 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 109043 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109047 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 109048 VexRiscv.CsrPlugin_mepc[20]
.sym 109049 $abc$40744$n5004
.sym 109051 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 109055 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 109059 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 109067 csrbankarray_csrbank0_leds_out0_w[1]
.sym 109068 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 109069 basesoc_adr[1]
.sym 109070 basesoc_adr[0]
.sym 109075 $abc$40744$n3999
.sym 109076 VexRiscv._zz_201_[19]
.sym 109077 $abc$40744$n4228
.sym 109078 VexRiscv.CsrPlugin_mepc[19]
.sym 109087 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109103 user_btn0
.sym 109104 $abc$40744$n6688
.sym 109107 user_btn0
.sym 109108 $abc$40744$n6670
.sym 109111 user_btn0
.sym 109112 $abc$40744$n6674
.sym 109119 user_btn0
.sym 109120 $abc$40744$n6696
.sym 109124 waittimer0_count[0]
.sym 109126 $PACKER_VCC_NET
.sym 109131 sys_rst
.sym 109132 $abc$40744$n6682
.sym 109133 user_btn0
.sym 109147 sys_rst
.sym 109148 $abc$40744$n6702
.sym 109149 user_btn0
.sym 109151 sys_rst
.sym 109152 $abc$40744$n6698
.sym 109153 user_btn0
.sym 109175 basesoc_dat_w[2]
.sym 109191 $abc$40744$n2445
.sym 109192 $abc$40744$n3931
.sym 109199 $abc$40744$n2445
.sym 109227 basesoc_we
.sym 109228 $abc$40744$n3973
.sym 109229 $abc$40744$n3794
.sym 109230 sys_rst
.sym 109239 basesoc_dat_w[1]
.sym 109243 basesoc_dat_w[3]
.sym 109251 basesoc_dat_w[2]
.sym 109259 VexRiscv.decode_to_execute_RS2[12]
.sym 109260 VexRiscv._zz_130_[4]
.sym 109261 VexRiscv._zz_171_[1]
.sym 109262 VexRiscv._zz_171_[0]
.sym 109267 VexRiscv.decode_to_execute_RS2[20]
.sym 109268 VexRiscv._zz_130_[4]
.sym 109269 VexRiscv._zz_171_[1]
.sym 109275 VexRiscv.decode_to_execute_RS2[16]
.sym 109276 VexRiscv._zz_130_[0]
.sym 109277 VexRiscv._zz_171_[1]
.sym 109279 VexRiscv.decode_to_execute_RS2[28]
.sym 109280 VexRiscv._zz_171_[1]
.sym 109281 $abc$40744$n5851
.sym 109283 VexRiscv._zz_130_[0]
.sym 109287 basesoc_bus_wishbone_dat_r[5]
.sym 109288 slave_sel_r[0]
.sym 109289 spiflash_bus_dat_r[5]
.sym 109290 slave_sel_r[1]
.sym 109291 basesoc_bus_wishbone_dat_r[1]
.sym 109292 slave_sel_r[0]
.sym 109293 spiflash_bus_dat_r[1]
.sym 109294 slave_sel_r[1]
.sym 109299 $abc$40744$n6523
.sym 109300 $abc$40744$n3847_1
.sym 109303 basesoc_dat_w[4]
.sym 109307 basesoc_dat_w[3]
.sym 109311 basesoc_dat_w[7]
.sym 109319 VexRiscv.decode_to_execute_RS2[30]
.sym 109320 VexRiscv._zz_171_[1]
.sym 109321 $abc$40744$n5855
.sym 109323 VexRiscv._zz_130_[2]
.sym 109324 VexRiscv.decode_to_execute_RS2[10]
.sym 109325 VexRiscv._zz_171_[0]
.sym 109326 VexRiscv._zz_171_[1]
.sym 109327 VexRiscv._zz_130_[3]
.sym 109328 VexRiscv.decode_to_execute_RS2[11]
.sym 109329 VexRiscv._zz_171_[0]
.sym 109330 VexRiscv._zz_171_[1]
.sym 109331 VexRiscv.decode_to_execute_RS2[9]
.sym 109332 VexRiscv._zz_130_[1]
.sym 109333 VexRiscv._zz_171_[1]
.sym 109334 VexRiscv._zz_171_[0]
.sym 109335 VexRiscv._zz_130_[5]
.sym 109336 VexRiscv.decode_to_execute_RS2[13]
.sym 109337 VexRiscv._zz_171_[0]
.sym 109338 VexRiscv._zz_171_[1]
.sym 109339 VexRiscv.decode_to_execute_RS2[25]
.sym 109340 VexRiscv._zz_171_[1]
.sym 109341 $abc$40744$n5845
.sym 109343 VexRiscv.dBus_cmd_payload_wr
.sym 109347 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 109351 $abc$40744$n6476_1
.sym 109352 $abc$40744$n6477_1
.sym 109355 $abc$40744$n6464_1
.sym 109356 $abc$40744$n6465_1
.sym 109359 basesoc_bus_wishbone_dat_r[3]
.sym 109360 slave_sel_r[0]
.sym 109361 spiflash_bus_dat_r[3]
.sym 109362 slave_sel_r[1]
.sym 109363 spiflash_bus_dat_r[8]
.sym 109364 slave_sel_r[1]
.sym 109365 $abc$40744$n6479_1
.sym 109367 slave_sel_r[1]
.sym 109368 spiflash_bus_dat_r[24]
.sym 109369 $abc$40744$n6511_1
.sym 109371 spiflash_bus_dat_r[16]
.sym 109372 slave_sel_r[1]
.sym 109373 $abc$40744$n6495_1
.sym 109375 $abc$40744$n6470_1
.sym 109376 $abc$40744$n6471_1
.sym 109379 VexRiscv.decode_to_execute_RS2[14]
.sym 109380 VexRiscv._zz_130_[6]
.sym 109381 VexRiscv._zz_171_[1]
.sym 109382 VexRiscv._zz_171_[0]
.sym 109383 $abc$40744$n3988
.sym 109384 $abc$40744$n3794
.sym 109385 csrbankarray_csrbank2_dat0_w[5]
.sym 109387 $abc$40744$n3988
.sym 109388 $abc$40744$n3794
.sym 109389 csrbankarray_csrbank2_dat0_w[7]
.sym 109391 basesoc_bus_wishbone_dat_r[7]
.sym 109392 slave_sel_r[0]
.sym 109393 spiflash_bus_dat_r[7]
.sym 109394 slave_sel_r[1]
.sym 109395 array_muxed1[4]
.sym 109399 slave_sel[2]
.sym 109403 VexRiscv.decode_to_execute_RS2[15]
.sym 109404 VexRiscv._zz_130_[7]
.sym 109405 VexRiscv._zz_171_[1]
.sym 109406 VexRiscv._zz_171_[0]
.sym 109407 eventmanager_status_w[1]
.sym 109408 $abc$40744$n3818
.sym 109409 $abc$40744$n6072_1
.sym 109410 $abc$40744$n3936
.sym 109411 $abc$40744$n3794
.sym 109412 csrbankarray_csrbank2_dat0_w[3]
.sym 109413 $abc$40744$n6013
.sym 109414 $abc$40744$n3988
.sym 109415 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 109416 VexRiscv.decode_to_execute_RS2[31]
.sym 109419 basesoc_vexriscv_dbus_cyc
.sym 109423 $abc$40744$n7
.sym 109427 slave_sel[0]
.sym 109428 $abc$40744$n3610_1
.sym 109429 $abc$40744$n2270
.sym 109430 basesoc_counter[0]
.sym 109431 VexRiscv._zz_198_
.sym 109432 VexRiscv._zz_130_[5]
.sym 109435 VexRiscv._zz_198_
.sym 109436 VexRiscv._zz_130_[1]
.sym 109439 $abc$40744$n11
.sym 109443 $abc$40744$n6653_1
.sym 109444 $abc$40744$n3721_1
.sym 109445 $abc$40744$n3719_1
.sym 109447 VexRiscv._zz_323_[14]
.sym 109448 $abc$40744$n5188
.sym 109449 $abc$40744$n233
.sym 109451 VexRiscv._zz_198_
.sym 109452 VexRiscv.decode_to_execute_RS2[14]
.sym 109455 VexRiscv._zz_323_[4]
.sym 109456 $abc$40744$n5158
.sym 109457 $abc$40744$n233
.sym 109459 VexRiscv._zz_323_[7]
.sym 109460 $abc$40744$n5167
.sym 109461 $abc$40744$n233
.sym 109463 VexRiscv._zz_198_
.sym 109464 VexRiscv.decode_to_execute_RS2[9]
.sym 109467 VexRiscv.lastStageIsFiring
.sym 109468 VexRiscv._zz_29_
.sym 109469 VexRiscv.memory_arbitration_isValid
.sym 109470 VexRiscv._zz_16_
.sym 109471 VexRiscv._zz_198_
.sym 109472 VexRiscv.decode_to_execute_RS2[15]
.sym 109475 VexRiscv._zz_198_
.sym 109476 VexRiscv.decode_to_execute_RS2[12]
.sym 109479 $abc$40744$n4886
.sym 109483 VexRiscv._zz_198_
.sym 109484 VexRiscv.decode_to_execute_RS2[20]
.sym 109487 VexRiscv._zz_198_
.sym 109488 VexRiscv.decode_to_execute_RS2[16]
.sym 109491 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109492 $abc$40744$n233
.sym 109493 $abc$40744$n235
.sym 109494 VexRiscv.memory_arbitration_isValid
.sym 109495 $abc$40744$n4886
.sym 109499 VexRiscv._zz_161_
.sym 109503 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 109507 VexRiscv._zz_198_
.sym 109508 VexRiscv.decode_to_execute_RS2[19]
.sym 109512 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 109513 VexRiscv._zz_124_
.sym 109516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 109517 $abc$40744$n5928
.sym 109518 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 109520 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 109521 $abc$40744$n5929
.sym 109522 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 109524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 109525 $abc$40744$n5930
.sym 109526 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 109528 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 109529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 109530 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 109532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 109533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 109534 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 109536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 109537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 109538 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 109540 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 109541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 109542 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 109544 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 109545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 109546 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 109548 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 109549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 109550 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 109552 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 109553 $abc$40744$n5931
.sym 109554 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 109556 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 109557 $abc$40744$n5932
.sym 109558 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 109560 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 109561 $abc$40744$n5933
.sym 109562 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 109564 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 109565 $abc$40744$n5934
.sym 109566 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 109568 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 109569 $abc$40744$n5935
.sym 109570 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 109572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 109573 $abc$40744$n5936
.sym 109574 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 109576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 109577 $abc$40744$n5937
.sym 109578 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 109580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 109581 $abc$40744$n5938
.sym 109582 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 109584 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 109585 $abc$40744$n5939
.sym 109586 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 109588 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 109589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109590 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 109592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 109593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109594 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 109596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 109597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109598 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 109600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 109601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109602 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 109604 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 109605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109606 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 109608 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 109609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109610 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 109612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 109613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109614 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 109616 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 109617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109618 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 109620 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 109621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109622 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 109624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 109625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109626 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 109628 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 109629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109630 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 109632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 109633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109634 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 109635 sys_rst
.sym 109636 $abc$40744$n6649
.sym 109637 user_btn1
.sym 109639 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 109643 $abc$40744$n5002
.sym 109644 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 109645 $abc$40744$n5007
.sym 109646 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 109647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 109651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 109655 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 109659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 109663 $abc$40744$n5002
.sym 109664 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 109665 $abc$40744$n5007
.sym 109666 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 109667 $abc$40744$n5002
.sym 109668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 109669 $abc$40744$n5007
.sym 109670 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 109672 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 109673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 109677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 109678 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 109681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 109682 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 109685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 109686 $auto$alumacc.cc:474:replace_alu$4045.C[5]
.sym 109689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 109690 $auto$alumacc.cc:474:replace_alu$4045.C[6]
.sym 109693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 109694 $auto$alumacc.cc:474:replace_alu$4045.C[7]
.sym 109697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 109698 $auto$alumacc.cc:474:replace_alu$4045.C[8]
.sym 109701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 109702 $auto$alumacc.cc:474:replace_alu$4045.C[9]
.sym 109705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 109706 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 109709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 109710 $auto$alumacc.cc:474:replace_alu$4045.C[11]
.sym 109713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 109714 $auto$alumacc.cc:474:replace_alu$4045.C[12]
.sym 109717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 109718 $auto$alumacc.cc:474:replace_alu$4045.C[13]
.sym 109721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 109722 $auto$alumacc.cc:474:replace_alu$4045.C[14]
.sym 109725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 109726 $auto$alumacc.cc:474:replace_alu$4045.C[15]
.sym 109729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 109730 $auto$alumacc.cc:474:replace_alu$4045.C[16]
.sym 109733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 109734 $auto$alumacc.cc:474:replace_alu$4045.C[17]
.sym 109737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 109738 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 109741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 109742 $auto$alumacc.cc:474:replace_alu$4045.C[19]
.sym 109745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 109746 $auto$alumacc.cc:474:replace_alu$4045.C[20]
.sym 109749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 109750 $auto$alumacc.cc:474:replace_alu$4045.C[21]
.sym 109753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 109754 $auto$alumacc.cc:474:replace_alu$4045.C[22]
.sym 109757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 109758 $auto$alumacc.cc:474:replace_alu$4045.C[23]
.sym 109761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 109762 $auto$alumacc.cc:474:replace_alu$4045.C[24]
.sym 109765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 109766 $auto$alumacc.cc:474:replace_alu$4045.C[25]
.sym 109769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 109770 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 109773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 109774 $auto$alumacc.cc:474:replace_alu$4045.C[27]
.sym 109777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 109778 $auto$alumacc.cc:474:replace_alu$4045.C[28]
.sym 109781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 109782 $auto$alumacc.cc:474:replace_alu$4045.C[29]
.sym 109785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 109786 $auto$alumacc.cc:474:replace_alu$4045.C[30]
.sym 109789 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 109790 $auto$alumacc.cc:474:replace_alu$4045.C[31]
.sym 109791 $abc$40744$n5002
.sym 109792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 109793 $abc$40744$n5007
.sym 109794 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 109795 basesoc_dat_w[4]
.sym 109799 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 109800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 109801 $abc$40744$n235
.sym 109802 VexRiscv._zz_193_
.sym 109803 VexRiscv._zz_41_[27]
.sym 109804 VexRiscv._zz_200_[27]
.sym 109805 $abc$40744$n4192
.sym 109807 $abc$40744$n5224_1
.sym 109808 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109809 VexRiscv._zz_153_
.sym 109810 $abc$40744$n4192
.sym 109811 VexRiscv._zz_41_[19]
.sym 109815 basesoc_vexriscv_ibus_adr[14]
.sym 109816 basesoc_vexriscv_dbus_adr[14]
.sym 109817 grant
.sym 109819 VexRiscv._zz_41_[19]
.sym 109820 VexRiscv._zz_200_[19]
.sym 109821 $abc$40744$n4192
.sym 109823 VexRiscv._zz_41_[25]
.sym 109827 VexRiscv._zz_171_[0]
.sym 109828 VexRiscv._zz_153_
.sym 109829 VexRiscv._zz_32_[1]
.sym 109831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 109835 sys_rst
.sym 109836 basesoc_dat_w[6]
.sym 109839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 109843 $abc$40744$n5226_1
.sym 109844 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109845 VexRiscv._zz_153_
.sym 109846 $abc$40744$n4192
.sym 109848 VexRiscv._zz_321_
.sym 109849 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 109851 VexRiscv._zz_171_[1]
.sym 109852 VexRiscv._zz_153_
.sym 109853 VexRiscv._zz_32_[1]
.sym 109855 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 109859 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 109863 $abc$40744$n3999
.sym 109864 VexRiscv._zz_201_[16]
.sym 109865 $abc$40744$n4228
.sym 109866 VexRiscv.CsrPlugin_mepc[16]
.sym 109867 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 109871 $abc$40744$n4316
.sym 109872 VexRiscv._zz_171_[0]
.sym 109873 VexRiscv._zz_171_[1]
.sym 109874 VexRiscv._zz_152_[8]
.sym 109875 $abc$40744$n3999
.sym 109876 VexRiscv._zz_201_[8]
.sym 109877 $abc$40744$n4228
.sym 109878 VexRiscv.CsrPlugin_mepc[8]
.sym 109879 VexRiscv.CsrPlugin_mtval[8]
.sym 109880 $abc$40744$n4230_1
.sym 109881 $abc$40744$n4317_1
.sym 109883 $abc$40744$n3650
.sym 109884 $abc$40744$n3649
.sym 109885 $abc$40744$n4001
.sym 109886 $abc$40744$n4006
.sym 109887 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 109891 VexRiscv.CsrPlugin_mepc[27]
.sym 109892 $abc$40744$n4636_1
.sym 109893 $abc$40744$n4690
.sym 109895 $abc$40744$n4634_1
.sym 109896 VexRiscv._zz_288_[0]
.sym 109897 VexRiscv._zz_288_[1]
.sym 109899 VexRiscv._zz_288_[1]
.sym 109900 $abc$40744$n4006
.sym 109901 VexRiscv._zz_288_[0]
.sym 109902 $abc$40744$n3648
.sym 109903 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 109907 $abc$40744$n3646
.sym 109908 $abc$40744$n3649
.sym 109909 $abc$40744$n4001
.sym 109911 $abc$40744$n3648
.sym 109912 $abc$40744$n3650
.sym 109913 $abc$40744$n4006
.sym 109915 $abc$40744$n4035
.sym 109916 $abc$40744$n4003
.sym 109919 $abc$40744$n3646
.sym 109920 $abc$40744$n3648
.sym 109921 $abc$40744$n3650
.sym 109923 VexRiscv._zz_288_[1]
.sym 109924 VexRiscv._zz_288_[0]
.sym 109925 $abc$40744$n4634_1
.sym 109927 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 109928 VexRiscv._zz_204_
.sym 109929 $abc$40744$n4843
.sym 109931 $abc$40744$n4808_1
.sym 109932 $abc$40744$n4810_1
.sym 109933 $abc$40744$n4811_1
.sym 109935 VexRiscv.CsrPlugin_mie_MSIE
.sym 109936 $abc$40744$n4005
.sym 109937 $abc$40744$n4384
.sym 109938 VexRiscv.CsrPlugin_mepc[3]
.sym 109939 $abc$40744$n5360
.sym 109940 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 109941 $abc$40744$n5315_1
.sym 109943 VexRiscv.CsrPlugin_mip_MSIP
.sym 109944 VexRiscv.CsrPlugin_mie_MSIE
.sym 109945 VexRiscv._zz_189_
.sym 109946 VexRiscv.CsrPlugin_mstatus_MIE
.sym 109947 $abc$40744$n297
.sym 109948 VexRiscv.CsrPlugin_mip_MSIP
.sym 109949 $abc$40744$n4377_1
.sym 109950 VexRiscv._zz_201_[3]
.sym 109951 VexRiscv._zz_161_
.sym 109952 VexRiscv._zz_150_
.sym 109955 VexRiscv.reset
.sym 109959 $abc$40744$n3999
.sym 109960 VexRiscv._zz_201_[7]
.sym 109961 $abc$40744$n4228
.sym 109962 VexRiscv.CsrPlugin_mepc[7]
.sym 109963 $abc$40744$n4517
.sym 109964 $abc$40744$n4479_1
.sym 109965 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 109966 $abc$40744$n4261_1
.sym 109967 basesoc_we
.sym 109968 $abc$40744$n3936
.sym 109969 $abc$40744$n3812
.sym 109970 sys_rst
.sym 109971 $abc$40744$n3999
.sym 109972 $abc$40744$n4003
.sym 109973 $abc$40744$n4843
.sym 109975 VexRiscv._zz_255_[1]
.sym 109976 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 109979 $abc$40744$n4003
.sym 109980 $abc$40744$n4295
.sym 109983 VexRiscv._zz_337_
.sym 109984 $abc$40744$n4003
.sym 109987 $abc$40744$n4807_1
.sym 109988 VexRiscv._zz_171_[0]
.sym 109989 VexRiscv._zz_171_[1]
.sym 109990 VexRiscv._zz_152_[3]
.sym 109991 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 109995 $abc$40744$n3999
.sym 109996 VexRiscv._zz_201_[26]
.sym 109997 $abc$40744$n4228
.sym 109998 VexRiscv.CsrPlugin_mepc[26]
.sym 109999 VexRiscv._zz_337_
.sym 110003 VexRiscv._zz_196_[27]
.sym 110004 VexRiscv._zz_195_[27]
.sym 110005 VexRiscv._zz_196_[32]
.sym 110007 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 110011 VexRiscv._zz_336_
.sym 110015 VexRiscv._zz_195_[14]
.sym 110016 VexRiscv._zz_195_[15]
.sym 110017 VexRiscv._zz_313_
.sym 110019 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 110023 VexRiscv.CsrPlugin_mepc[22]
.sym 110024 VexRiscv.lastStagePc[22]
.sym 110025 $abc$40744$n2644
.sym 110027 VexRiscv._zz_191_
.sym 110031 $abc$40744$n3999
.sym 110032 VexRiscv._zz_201_[22]
.sym 110033 $abc$40744$n4228
.sym 110034 VexRiscv.CsrPlugin_mepc[22]
.sym 110039 VexRiscv.CsrPlugin_mtval[6]
.sym 110040 $abc$40744$n4230_1
.sym 110041 $abc$40744$n4271_1
.sym 110043 $abc$40744$n3999
.sym 110044 VexRiscv._zz_201_[6]
.sym 110045 $abc$40744$n4228
.sym 110046 VexRiscv.CsrPlugin_mepc[6]
.sym 110051 $abc$40744$n235
.sym 110055 waittimer0_count[0]
.sym 110056 waittimer0_count[1]
.sym 110057 waittimer0_count[2]
.sym 110058 $abc$40744$n158
.sym 110059 $abc$40744$n154
.sym 110067 basesoc_dat_w[2]
.sym 110071 basesoc_dat_w[5]
.sym 110079 waittimer0_count[0]
.sym 110080 eventmanager_status_w[0]
.sym 110081 sys_rst
.sym 110082 user_btn0
.sym 110099 eventmanager_status_w[0]
.sym 110100 sys_rst
.sym 110101 user_btn0
.sym 110103 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 110104 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 110105 VexRiscv.CsrPlugin_hadException
.sym 110111 $abc$40744$n158
.sym 110123 basesoc_timer0_value[31]
.sym 110127 basesoc_timer0_value[2]
.sym 110131 basesoc_timer0_value[19]
.sym 110135 basesoc_timer0_value[30]
.sym 110139 basesoc_timer0_value[9]
.sym 110147 basesoc_timer0_value[4]
.sym 110151 $abc$40744$n5923_1
.sym 110152 basesoc_timer0_value_status[19]
.sym 110155 $abc$40744$n3894_1
.sym 110156 $abc$40744$n3902_1
.sym 110157 sys_rst
.sym 110159 $abc$40744$n3900_1
.sym 110160 $abc$40744$n3894_1
.sym 110161 sys_rst
.sym 110163 basesoc_ctrl_reset_reset_r
.sym 110164 $abc$40744$n3894_1
.sym 110165 $abc$40744$n3932
.sym 110166 sys_rst
.sym 110167 basesoc_timer0_eventmanager_status_w
.sym 110168 basesoc_timer0_zero_old_trigger
.sym 110171 spiflash_bus_dat_r[11]
.sym 110172 slave_sel_r[1]
.sym 110173 $abc$40744$n6485_1
.sym 110175 spiflash_bus_dat_r[9]
.sym 110176 slave_sel_r[1]
.sym 110177 $abc$40744$n6481_1
.sym 110179 spiflash_bus_dat_r[10]
.sym 110180 slave_sel_r[1]
.sym 110181 $abc$40744$n6483_1
.sym 110183 $abc$40744$n5932_1
.sym 110184 basesoc_timer0_value_status[31]
.sym 110185 $abc$40744$n3904_1
.sym 110186 basesoc_timer0_reload_storage[7]
.sym 110187 basesoc_timer0_reload_storage[19]
.sym 110188 $abc$40744$n3910_1
.sym 110189 $abc$40744$n5954_1
.sym 110191 basesoc_timer0_load_storage[27]
.sym 110192 $abc$40744$n3902_1
.sym 110193 $abc$40744$n5960_1
.sym 110194 $abc$40744$n5959
.sym 110195 $abc$40744$n5932_1
.sym 110196 basesoc_timer0_value_status[27]
.sym 110197 $abc$40744$n3913
.sym 110198 basesoc_timer0_reload_storage[27]
.sym 110200 $PACKER_VCC_NET
.sym 110201 basesoc_uart_phy_tx_bitcount[0]
.sym 110203 $abc$40744$n2296
.sym 110204 $abc$40744$n6970
.sym 110207 $abc$40744$n5957
.sym 110208 $abc$40744$n5955
.sym 110209 $abc$40744$n5956_1
.sym 110210 $abc$40744$n5953
.sym 110211 $abc$40744$n2296
.sym 110212 $abc$40744$n6974
.sym 110215 $abc$40744$n5958_1
.sym 110216 $abc$40744$n5952_1
.sym 110217 $abc$40744$n3895
.sym 110219 $abc$40744$n3973
.sym 110220 $abc$40744$n3794
.sym 110221 csrbankarray_csrbank3_bitbang0_w[3]
.sym 110223 basesoc_uart_eventmanager_status_w[0]
.sym 110227 basesoc_timer0_load_storage[31]
.sym 110228 $abc$40744$n6198
.sym 110229 basesoc_timer0_en_storage
.sym 110231 array_muxed0[2]
.sym 110235 basesoc_adr[4]
.sym 110236 $abc$40744$n3812
.sym 110237 basesoc_adr[3]
.sym 110238 basesoc_adr[2]
.sym 110239 $abc$40744$n6523
.sym 110243 basesoc_timer0_load_storage[27]
.sym 110244 $abc$40744$n6190
.sym 110245 basesoc_timer0_en_storage
.sym 110247 basesoc_timer0_reload_storage[31]
.sym 110248 $abc$40744$n3913
.sym 110249 $abc$40744$n5996_1
.sym 110250 $abc$40744$n5997
.sym 110251 $abc$40744$n5923_1
.sym 110252 basesoc_timer0_value_status[23]
.sym 110253 $abc$40744$n3910_1
.sym 110254 basesoc_timer0_reload_storage[23]
.sym 110255 basesoc_timer0_reload_storage[27]
.sym 110256 $abc$40744$n6786
.sym 110257 basesoc_timer0_eventmanager_status_w
.sym 110259 $abc$40744$n3868_1
.sym 110260 $abc$40744$n3794
.sym 110261 basesoc_adr[2]
.sym 110262 basesoc_ctrl_reset_reset_r
.sym 110263 basesoc_dat_w[3]
.sym 110267 basesoc_timer0_reload_storage[31]
.sym 110268 $abc$40744$n6798
.sym 110269 basesoc_timer0_eventmanager_status_w
.sym 110271 basesoc_dat_w[4]
.sym 110275 basesoc_dat_w[7]
.sym 110279 basesoc_dat_w[5]
.sym 110283 basesoc_dat_w[1]
.sym 110287 basesoc_dat_w[4]
.sym 110291 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 110292 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 110293 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 110294 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 110295 sys_rst
.sym 110296 $abc$40744$n2296
.sym 110299 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 110300 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 110301 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 110302 $abc$40744$n6441
.sym 110303 basesoc_adr[4]
.sym 110304 basesoc_adr[2]
.sym 110305 basesoc_adr[3]
.sym 110306 $abc$40744$n3812
.sym 110307 basesoc_dat_w[7]
.sym 110311 $abc$40744$n6437
.sym 110312 $abc$40744$n6440_1
.sym 110315 basesoc_vexriscv_ibus_adr[9]
.sym 110316 basesoc_vexriscv_dbus_adr[9]
.sym 110317 grant
.sym 110319 $abc$40744$n3973
.sym 110320 $abc$40744$n3794
.sym 110321 csrbankarray_csrbank3_bitbang0_w[1]
.sym 110323 $abc$40744$n3936
.sym 110324 $abc$40744$n3794
.sym 110325 csrbankarray_csrbank0_leds_out0_w[3]
.sym 110327 $abc$40744$n5879
.sym 110328 $abc$40744$n5878
.sym 110329 $abc$40744$n3840_1
.sym 110331 $abc$40744$n6431
.sym 110332 $abc$40744$n6433
.sym 110335 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 110336 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 110337 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 110338 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 110339 $abc$40744$n3913
.sym 110340 $abc$40744$n3894_1
.sym 110341 sys_rst
.sym 110343 VexRiscv._zz_130_[2]
.sym 110344 VexRiscv._zz_130_[3]
.sym 110345 VexRiscv._zz_130_[4]
.sym 110346 VexRiscv._zz_130_[5]
.sym 110347 VexRiscv.decode_to_execute_RS2[18]
.sym 110348 VexRiscv.decode_to_execute_RS2[19]
.sym 110349 VexRiscv.decode_to_execute_RS2[20]
.sym 110350 VexRiscv.decode_to_execute_RS2[21]
.sym 110351 VexRiscv.decode_to_execute_RS2[14]
.sym 110352 VexRiscv.decode_to_execute_RS2[15]
.sym 110353 VexRiscv.decode_to_execute_RS2[16]
.sym 110354 VexRiscv.decode_to_execute_RS2[17]
.sym 110355 VexRiscv._zz_130_[0]
.sym 110356 VexRiscv._zz_130_[1]
.sym 110357 $abc$40744$n4049
.sym 110358 $abc$40744$n4054
.sym 110359 VexRiscv.decode_to_execute_RS2[10]
.sym 110360 VexRiscv.decode_to_execute_RS2[11]
.sym 110361 VexRiscv.decode_to_execute_RS2[12]
.sym 110362 VexRiscv.decode_to_execute_RS2[13]
.sym 110363 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 110367 $abc$40744$n4050
.sym 110368 $abc$40744$n4051
.sym 110369 $abc$40744$n4052
.sym 110370 $abc$40744$n4053
.sym 110371 VexRiscv._zz_130_[6]
.sym 110372 VexRiscv._zz_130_[7]
.sym 110373 VexRiscv.decode_to_execute_RS2[8]
.sym 110374 VexRiscv.decode_to_execute_RS2[9]
.sym 110375 basesoc_uart_phy_storage[9]
.sym 110376 $abc$40744$n142
.sym 110377 basesoc_adr[0]
.sym 110378 basesoc_adr[1]
.sym 110379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110380 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 110381 VexRiscv._zz_191_
.sym 110382 $abc$40744$n235
.sym 110383 basesoc_uart_phy_storage[17]
.sym 110384 $abc$40744$n122
.sym 110385 basesoc_adr[1]
.sym 110386 basesoc_adr[0]
.sym 110387 sys_rst
.sym 110388 basesoc_dat_w[1]
.sym 110391 basesoc_we
.sym 110392 $abc$40744$n3840_1
.sym 110393 $abc$40744$n3815
.sym 110394 sys_rst
.sym 110395 $abc$40744$n122
.sym 110399 $abc$40744$n4843
.sym 110403 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 110407 $abc$40744$n4470_1
.sym 110408 $abc$40744$n4329_1
.sym 110409 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 110410 $abc$40744$n4261_1
.sym 110411 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 110412 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 110413 $abc$40744$n4308_1
.sym 110415 VexRiscv._zz_18_
.sym 110416 VexRiscv.execute_arbitration_isValid
.sym 110417 $abc$40744$n3771
.sym 110419 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 110420 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 110421 $abc$40744$n235
.sym 110422 VexRiscv._zz_193_
.sym 110423 $abc$40744$n4471_1
.sym 110424 $abc$40744$n4330_1
.sym 110427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110428 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 110429 VexRiscv._zz_191_
.sym 110430 $abc$40744$n235
.sym 110431 $abc$40744$n5421_1
.sym 110432 $abc$40744$n5422
.sym 110435 $abc$40744$n5418_1
.sym 110436 $abc$40744$n5419
.sym 110439 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 110440 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 110441 $abc$40744$n4330_1
.sym 110442 $abc$40744$n4308_1
.sym 110443 $abc$40744$n3301
.sym 110447 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 110448 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 110449 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110450 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110451 $abc$40744$n6681_1
.sym 110452 VexRiscv._zz_50_[14]
.sym 110453 $abc$40744$n4330_1
.sym 110455 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 110456 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 110457 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110458 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 110460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 110461 $abc$40744$n3774
.sym 110463 VexRiscv._zz_198_
.sym 110464 VexRiscv.decode_to_execute_RS2[8]
.sym 110467 $abc$40744$n4471_1
.sym 110468 VexRiscv._zz_255_[1]
.sym 110469 VexRiscv._zz_50_[14]
.sym 110471 VexRiscv._zz_323_[24]
.sym 110472 $abc$40744$n5218
.sym 110473 $abc$40744$n233
.sym 110475 VexRiscv._zz_323_[27]
.sym 110476 $abc$40744$n5227
.sym 110477 $abc$40744$n233
.sym 110479 VexRiscv.memory_arbitration_isValid
.sym 110480 VexRiscv.lastStageIsFiring
.sym 110481 VexRiscv.execute_arbitration_isValid
.sym 110482 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 110483 VexRiscv._zz_198_
.sym 110484 VexRiscv.decode_to_execute_RS2[17]
.sym 110487 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110488 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110489 $abc$40744$n235
.sym 110491 VexRiscv.memory_arbitration_isValid
.sym 110492 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 110493 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 110495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 110496 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 110497 VexRiscv._zz_191_
.sym 110498 $abc$40744$n235
.sym 110499 VexRiscv._zz_198_
.sym 110500 VexRiscv.decode_to_execute_RS2[22]
.sym 110503 VexRiscv._zz_41_[16]
.sym 110507 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 110511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110513 $abc$40744$n3774
.sym 110515 VexRiscv._zz_198_
.sym 110516 VexRiscv.decode_to_execute_RS2[25]
.sym 110519 VexRiscv._zz_198_
.sym 110520 VexRiscv.decode_to_execute_RS2[30]
.sym 110523 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 110524 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110525 VexRiscv._zz_193_
.sym 110527 VexRiscv._zz_90_
.sym 110531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110533 $abc$40744$n3774
.sym 110535 VexRiscv._zz_198_
.sym 110536 VexRiscv.decode_to_execute_RS2[28]
.sym 110539 $abc$40744$n4434_1
.sym 110540 $abc$40744$n4329_1
.sym 110541 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 110542 $abc$40744$n4261_1
.sym 110543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 110545 $abc$40744$n3774
.sym 110547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 110551 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 110552 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 110553 $abc$40744$n4330_1
.sym 110554 $abc$40744$n4308_1
.sym 110555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110557 $abc$40744$n3774
.sym 110559 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 110560 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 110561 $abc$40744$n4330_1
.sym 110562 $abc$40744$n4308_1
.sym 110563 $abc$40744$n4452_1
.sym 110564 $abc$40744$n4329_1
.sym 110565 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 110566 $abc$40744$n4261_1
.sym 110567 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 110568 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 110569 $abc$40744$n235
.sym 110570 VexRiscv._zz_193_
.sym 110571 VexRiscv._zz_35_[13]
.sym 110575 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 110579 $abc$40744$n233
.sym 110583 VexRiscv._zz_288_[1]
.sym 110584 VexRiscv._zz_289_[1]
.sym 110585 VexRiscv._zz_32_[1]
.sym 110587 VexRiscv._zz_35_[1]
.sym 110591 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110592 $abc$40744$n4192
.sym 110593 $abc$40744$n5209_1
.sym 110595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 110596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 110597 VexRiscv._zz_191_
.sym 110598 $abc$40744$n235
.sym 110599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 110600 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 110601 $abc$40744$n235
.sym 110602 VexRiscv._zz_193_
.sym 110603 VexRiscv._zz_41_[14]
.sym 110604 VexRiscv._zz_200_[14]
.sym 110605 $abc$40744$n4192
.sym 110607 basesoc_dat_w[6]
.sym 110611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 110612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 110613 $abc$40744$n235
.sym 110614 VexRiscv._zz_193_
.sym 110615 $abc$40744$n5228_1
.sym 110616 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110617 VexRiscv._zz_153_
.sym 110618 $abc$40744$n4192
.sym 110619 VexRiscv._zz_171_[2]
.sym 110620 VexRiscv._zz_153_
.sym 110621 VexRiscv._zz_32_[1]
.sym 110623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 110624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 110625 VexRiscv._zz_191_
.sym 110626 $abc$40744$n235
.sym 110627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 110628 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 110629 VexRiscv._zz_191_
.sym 110630 $abc$40744$n235
.sym 110631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 110635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 110639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 110643 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 110647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 110648 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 110649 VexRiscv._zz_191_
.sym 110650 $abc$40744$n235
.sym 110651 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 110655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 110659 $abc$40744$n4192
.sym 110660 VexRiscv._zz_288_[0]
.sym 110664 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 110665 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 110668 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 110669 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 110670 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 110672 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 110673 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 110674 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 110676 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 110677 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 110678 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 110680 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 110681 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 110682 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 110684 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 110685 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 110686 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 110688 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 110689 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 110690 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 110692 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 110693 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 110694 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 110696 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 110697 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 110698 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 110700 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 110701 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 110702 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 110704 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 110705 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 110706 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 110708 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 110709 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 110710 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 110712 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 110713 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 110714 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 110716 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 110717 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 110718 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 110720 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 110721 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 110722 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 110724 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 110725 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 110726 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 110728 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 110729 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 110730 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 110732 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 110733 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 110734 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 110736 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 110737 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 110738 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 110740 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 110741 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 110742 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 110744 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 110745 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110746 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 110748 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 110749 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110750 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 110752 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 110753 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110754 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 110756 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 110757 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110758 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 110760 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 110761 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110762 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 110764 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 110765 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110766 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 110768 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 110769 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110770 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 110772 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 110773 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110774 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 110776 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 110777 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110778 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 110780 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 110781 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110782 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 110784 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 110785 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110786 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 110788 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 110789 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110790 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 110791 VexRiscv._zz_41_[24]
.sym 110792 VexRiscv._zz_200_[24]
.sym 110793 $abc$40744$n4192
.sym 110795 VexRiscv._zz_287_[4]
.sym 110796 VexRiscv._zz_153_
.sym 110797 VexRiscv._zz_32_[1]
.sym 110799 VexRiscv._zz_41_[25]
.sym 110800 VexRiscv._zz_200_[25]
.sym 110801 $abc$40744$n4192
.sym 110803 $abc$40744$n5238_1
.sym 110804 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110805 VexRiscv._zz_153_
.sym 110806 $abc$40744$n4192
.sym 110807 VexRiscv._zz_41_[16]
.sym 110808 VexRiscv._zz_200_[16]
.sym 110809 $abc$40744$n4192
.sym 110811 $abc$40744$n5234_1
.sym 110812 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110813 VexRiscv._zz_153_
.sym 110814 $abc$40744$n4192
.sym 110815 VexRiscv._zz_41_[22]
.sym 110816 VexRiscv._zz_200_[22]
.sym 110817 $abc$40744$n4192
.sym 110819 $abc$40744$n7
.sym 110823 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 110824 $abc$40744$n4380
.sym 110825 $abc$40744$n4377_1
.sym 110826 VexRiscv._zz_201_[11]
.sym 110827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 110831 VexRiscv._zz_288_[3]
.sym 110832 VexRiscv._zz_288_[2]
.sym 110833 $abc$40744$n3649
.sym 110835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110836 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 110837 VexRiscv._zz_191_
.sym 110838 $abc$40744$n235
.sym 110839 VexRiscv._zz_288_[0]
.sym 110840 VexRiscv._zz_288_[1]
.sym 110843 VexRiscv._zz_288_[2]
.sym 110844 VexRiscv._zz_288_[3]
.sym 110847 VexRiscv._zz_255_[1]
.sym 110848 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 110851 $abc$40744$n4376
.sym 110852 $abc$40744$n4381
.sym 110853 $abc$40744$n4385_1
.sym 110855 $abc$40744$n4229
.sym 110856 VexRiscv._zz_288_[0]
.sym 110857 VexRiscv._zz_288_[1]
.sym 110859 VexRiscv._zz_288_[1]
.sym 110860 VexRiscv._zz_288_[0]
.sym 110861 $abc$40744$n4229
.sym 110863 VexRiscv._zz_339_
.sym 110867 VexRiscv._zz_288_[10]
.sym 110868 $abc$40744$n4002
.sym 110869 $abc$40744$n3647
.sym 110870 $abc$40744$n4000
.sym 110871 VexRiscv._zz_288_[10]
.sym 110872 $abc$40744$n4002
.sym 110873 $abc$40744$n3647
.sym 110874 $abc$40744$n4000
.sym 110875 $abc$40744$n3650
.sym 110876 $abc$40744$n3649
.sym 110877 $abc$40744$n4001
.sym 110878 $abc$40744$n4006
.sym 110879 $abc$40744$n3646
.sym 110880 $abc$40744$n3649
.sym 110881 $abc$40744$n4001
.sym 110883 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110884 $abc$40744$n4380
.sym 110885 $abc$40744$n4809_1
.sym 110887 VexRiscv.CsrPlugin_mip_MEIP
.sym 110888 VexRiscv.CsrPlugin_mie_MEIE
.sym 110891 $abc$40744$n4005
.sym 110892 VexRiscv.CsrPlugin_mie_MEIE
.sym 110893 $abc$40744$n297
.sym 110894 VexRiscv.CsrPlugin_mip_MEIP
.sym 110895 $abc$40744$n4523
.sym 110896 VexRiscv._zz_171_[0]
.sym 110897 VexRiscv._zz_171_[1]
.sym 110898 VexRiscv._zz_152_[18]
.sym 110899 $abc$40744$n5442
.sym 110900 $abc$40744$n5443
.sym 110903 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 110904 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 110905 $abc$40744$n235
.sym 110906 VexRiscv._zz_193_
.sym 110907 $abc$40744$n5436
.sym 110908 $abc$40744$n5437
.sym 110911 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 110912 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 110913 $abc$40744$n235
.sym 110914 VexRiscv._zz_193_
.sym 110915 $abc$40744$n5448
.sym 110916 $abc$40744$n5449
.sym 110919 $abc$40744$n5004
.sym 110920 $abc$40744$n5301_1
.sym 110921 VexRiscv._zz_336_
.sym 110922 $abc$40744$n5299_1
.sym 110923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 110924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 110925 $abc$40744$n235
.sym 110926 VexRiscv._zz_193_
.sym 110927 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110928 $abc$40744$n4295
.sym 110929 $abc$40744$n4005
.sym 110930 VexRiscv.CsrPlugin_mie_MTIE
.sym 110931 $abc$40744$n2644
.sym 110932 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110933 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110934 $abc$40744$n5004
.sym 110935 VexRiscv._zz_35_[18]
.sym 110939 $abc$40744$n5298_1
.sym 110940 VexRiscv._zz_337_
.sym 110941 $abc$40744$n5299_1
.sym 110943 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110944 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110945 $abc$40744$n2644
.sym 110947 VexRiscv.CsrPlugin_mtval[7]
.sym 110948 $abc$40744$n4230_1
.sym 110949 $abc$40744$n4294_1
.sym 110950 $abc$40744$n4293_1
.sym 110951 VexRiscv.CsrPlugin_mtval[26]
.sym 110952 $abc$40744$n4230_1
.sym 110953 $abc$40744$n4672_1
.sym 110955 $abc$40744$n4671
.sym 110956 VexRiscv._zz_171_[0]
.sym 110957 VexRiscv._zz_171_[1]
.sym 110958 VexRiscv._zz_152_[26]
.sym 110959 $abc$40744$n4005
.sym 110960 $abc$40744$n4003
.sym 110961 $abc$40744$n4843
.sym 110963 VexRiscv._zz_196_[14]
.sym 110964 VexRiscv._zz_195_[14]
.sym 110965 VexRiscv._zz_196_[32]
.sym 110967 VexRiscv._zz_336_
.sym 110971 VexRiscv._zz_255_[1]
.sym 110972 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 110975 VexRiscv._zz_339_
.sym 110979 VexRiscv._zz_337_
.sym 110984 waittimer0_count[0]
.sym 110988 waittimer0_count[1]
.sym 110989 $PACKER_VCC_NET
.sym 110992 waittimer0_count[2]
.sym 110993 $PACKER_VCC_NET
.sym 110994 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 110996 waittimer0_count[3]
.sym 110997 $PACKER_VCC_NET
.sym 110998 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 111000 waittimer0_count[4]
.sym 111001 $PACKER_VCC_NET
.sym 111002 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 111004 waittimer0_count[5]
.sym 111005 $PACKER_VCC_NET
.sym 111006 $auto$alumacc.cc:474:replace_alu$4024.C[5]
.sym 111008 waittimer0_count[6]
.sym 111009 $PACKER_VCC_NET
.sym 111010 $auto$alumacc.cc:474:replace_alu$4024.C[6]
.sym 111012 waittimer0_count[7]
.sym 111013 $PACKER_VCC_NET
.sym 111014 $auto$alumacc.cc:474:replace_alu$4024.C[7]
.sym 111016 waittimer0_count[8]
.sym 111017 $PACKER_VCC_NET
.sym 111018 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 111020 waittimer0_count[9]
.sym 111021 $PACKER_VCC_NET
.sym 111022 $auto$alumacc.cc:474:replace_alu$4024.C[9]
.sym 111024 waittimer0_count[10]
.sym 111025 $PACKER_VCC_NET
.sym 111026 $auto$alumacc.cc:474:replace_alu$4024.C[10]
.sym 111028 waittimer0_count[11]
.sym 111029 $PACKER_VCC_NET
.sym 111030 $auto$alumacc.cc:474:replace_alu$4024.C[11]
.sym 111032 waittimer0_count[12]
.sym 111033 $PACKER_VCC_NET
.sym 111034 $auto$alumacc.cc:474:replace_alu$4024.C[12]
.sym 111036 waittimer0_count[13]
.sym 111037 $PACKER_VCC_NET
.sym 111038 $auto$alumacc.cc:474:replace_alu$4024.C[13]
.sym 111040 waittimer0_count[14]
.sym 111041 $PACKER_VCC_NET
.sym 111042 $auto$alumacc.cc:474:replace_alu$4024.C[14]
.sym 111044 waittimer0_count[15]
.sym 111045 $PACKER_VCC_NET
.sym 111046 $auto$alumacc.cc:474:replace_alu$4024.C[15]
.sym 111048 waittimer0_count[16]
.sym 111049 $PACKER_VCC_NET
.sym 111050 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 111055 $abc$40744$n146
.sym 111059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 111063 waittimer0_count[9]
.sym 111064 waittimer0_count[11]
.sym 111065 waittimer0_count[13]
.sym 111071 $abc$40744$n3940
.sym 111072 $abc$40744$n3941
.sym 111073 $abc$40744$n3942
.sym 111075 waittimer0_count[3]
.sym 111076 waittimer0_count[4]
.sym 111077 waittimer0_count[5]
.sym 111078 waittimer0_count[8]
.sym 111083 serial_rx
.sym 111091 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 111095 basesoc_timer0_value_status[9]
.sym 111096 $abc$40744$n5920_1
.sym 111097 $abc$40744$n5936_1
.sym 111098 $abc$40744$n5939_1
.sym 111107 regs0
.sym 111111 basesoc_timer0_eventmanager_status_w
.sym 111115 $abc$40744$n5935_1
.sym 111116 $abc$40744$n5940_1
.sym 111117 $abc$40744$n5941
.sym 111118 $abc$40744$n3895
.sym 111119 $abc$40744$n5925_1
.sym 111120 basesoc_timer0_value_status[1]
.sym 111121 $abc$40744$n3900_1
.sym 111122 basesoc_timer0_load_storage[17]
.sym 111123 basesoc_timer0_load_storage[4]
.sym 111124 $abc$40744$n6144_1
.sym 111125 basesoc_timer0_en_storage
.sym 111127 basesoc_timer0_load_storage[19]
.sym 111128 $abc$40744$n6174_1
.sym 111129 basesoc_timer0_en_storage
.sym 111131 basesoc_timer0_load_storage[2]
.sym 111132 $abc$40744$n6140
.sym 111133 basesoc_timer0_en_storage
.sym 111135 basesoc_timer0_reload_storage[4]
.sym 111136 $abc$40744$n6717
.sym 111137 basesoc_timer0_eventmanager_status_w
.sym 111139 basesoc_timer0_reload_storage[5]
.sym 111140 $abc$40744$n6720
.sym 111141 basesoc_timer0_eventmanager_status_w
.sym 111143 $abc$40744$n3920_1
.sym 111144 $abc$40744$n3925
.sym 111147 basesoc_adr[4]
.sym 111148 $abc$40744$n3792
.sym 111151 $abc$40744$n5923_1
.sym 111152 basesoc_timer0_value_status[21]
.sym 111153 $abc$40744$n3904_1
.sym 111154 basesoc_timer0_reload_storage[5]
.sym 111155 basesoc_adr[4]
.sym 111156 $abc$40744$n3818
.sym 111157 basesoc_adr[3]
.sym 111158 basesoc_adr[2]
.sym 111159 basesoc_timer0_value_status[4]
.sym 111160 $abc$40744$n5925_1
.sym 111161 $abc$40744$n5920_1
.sym 111162 basesoc_timer0_value_status[12]
.sym 111163 $abc$40744$n3900_1
.sym 111164 basesoc_timer0_load_storage[19]
.sym 111165 $abc$40744$n3898_1
.sym 111166 basesoc_timer0_load_storage[11]
.sym 111167 basesoc_dat_w[5]
.sym 111171 basesoc_timer0_reload_storage[19]
.sym 111172 $abc$40744$n6762
.sym 111173 basesoc_timer0_eventmanager_status_w
.sym 111175 $abc$40744$n3921
.sym 111176 $abc$40744$n3922_1
.sym 111177 $abc$40744$n3923
.sym 111178 $abc$40744$n3924_1
.sym 111179 $abc$40744$n3811
.sym 111180 basesoc_timer0_load_storage[4]
.sym 111181 basesoc_timer0_reload_storage[4]
.sym 111182 $abc$40744$n3905
.sym 111183 basesoc_timer0_value[20]
.sym 111184 basesoc_timer0_value[21]
.sym 111185 basesoc_timer0_value[22]
.sym 111186 basesoc_timer0_value[23]
.sym 111187 basesoc_timer0_value[20]
.sym 111191 basesoc_timer0_value[16]
.sym 111192 basesoc_timer0_value[17]
.sym 111193 basesoc_timer0_value[18]
.sym 111194 basesoc_timer0_value[19]
.sym 111195 basesoc_timer0_value[21]
.sym 111199 basesoc_timer0_value[28]
.sym 111200 basesoc_timer0_value[29]
.sym 111201 basesoc_timer0_value[30]
.sym 111202 basesoc_timer0_value[31]
.sym 111203 basesoc_timer0_value_status[20]
.sym 111204 $abc$40744$n5923_1
.sym 111205 basesoc_adr[4]
.sym 111206 $abc$40744$n6786_1
.sym 111207 basesoc_timer0_load_storage[30]
.sym 111208 $abc$40744$n6196
.sym 111209 basesoc_timer0_en_storage
.sym 111211 basesoc_timer0_reload_storage[23]
.sym 111212 $abc$40744$n6774
.sym 111213 basesoc_timer0_eventmanager_status_w
.sym 111215 basesoc_timer0_load_storage[23]
.sym 111216 $abc$40744$n6182
.sym 111217 basesoc_timer0_en_storage
.sym 111219 basesoc_timer0_load_storage[21]
.sym 111220 $abc$40744$n6178
.sym 111221 basesoc_timer0_en_storage
.sym 111223 basesoc_timer0_load_storage[28]
.sym 111224 $abc$40744$n6192_1
.sym 111225 basesoc_timer0_en_storage
.sym 111227 basesoc_timer0_reload_storage[30]
.sym 111228 $abc$40744$n6795
.sym 111229 basesoc_timer0_eventmanager_status_w
.sym 111231 basesoc_timer0_reload_storage[21]
.sym 111232 $abc$40744$n6768
.sym 111233 basesoc_timer0_eventmanager_status_w
.sym 111235 $abc$40744$n3913
.sym 111236 basesoc_timer0_reload_storage[30]
.sym 111237 $abc$40744$n3910_1
.sym 111238 basesoc_timer0_reload_storage[22]
.sym 111239 $abc$40744$n3973
.sym 111240 $abc$40744$n3794
.sym 111241 csrbankarray_csrbank3_bitbang0_w[2]
.sym 111243 basesoc_timer0_load_storage[20]
.sym 111244 $abc$40744$n3900_1
.sym 111245 $abc$40744$n5971
.sym 111247 basesoc_timer0_reload_storage[17]
.sym 111248 $abc$40744$n6756
.sym 111249 basesoc_timer0_eventmanager_status_w
.sym 111251 basesoc_timer0_reload_storage[28]
.sym 111252 $abc$40744$n6789
.sym 111253 basesoc_timer0_eventmanager_status_w
.sym 111255 basesoc_timer0_load_storage[17]
.sym 111256 $abc$40744$n6170
.sym 111257 basesoc_timer0_en_storage
.sym 111259 basesoc_timer0_load_storage[20]
.sym 111260 $abc$40744$n6176
.sym 111261 basesoc_timer0_en_storage
.sym 111263 $abc$40744$n6787
.sym 111264 $abc$40744$n6791_1
.sym 111265 $abc$40744$n5970_1
.sym 111266 $abc$40744$n3895
.sym 111267 basesoc_timer0_reload_storage[20]
.sym 111268 $abc$40744$n6765
.sym 111269 basesoc_timer0_eventmanager_status_w
.sym 111271 basesoc_adr[4]
.sym 111272 basesoc_adr[2]
.sym 111273 basesoc_adr[3]
.sym 111274 $abc$40744$n3815
.sym 111275 basesoc_vexriscv_dbus_we
.sym 111276 grant
.sym 111279 $abc$40744$n3913
.sym 111280 basesoc_timer0_reload_storage[25]
.sym 111281 $abc$40744$n3910_1
.sym 111282 basesoc_timer0_reload_storage[17]
.sym 111283 basesoc_we
.sym 111284 $abc$40744$n3840_1
.sym 111285 $abc$40744$n3812
.sym 111286 sys_rst
.sym 111287 basesoc_dat_w[6]
.sym 111291 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 111292 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 111293 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 111294 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 111295 basesoc_dat_w[3]
.sym 111299 $abc$40744$n3910_1
.sym 111300 $abc$40744$n3894_1
.sym 111301 sys_rst
.sym 111303 basesoc_counter[1]
.sym 111304 basesoc_counter[0]
.sym 111305 $abc$40744$n6080_1
.sym 111307 $abc$40744$n134
.sym 111308 $abc$40744$n124
.sym 111309 basesoc_adr[1]
.sym 111310 basesoc_adr[0]
.sym 111311 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 111312 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 111313 $abc$40744$n6527
.sym 111315 $abc$40744$n5882
.sym 111316 $abc$40744$n5881
.sym 111317 $abc$40744$n3840_1
.sym 111319 $abc$40744$n144
.sym 111320 $abc$40744$n128
.sym 111321 basesoc_adr[1]
.sym 111322 basesoc_adr[0]
.sym 111323 $abc$40744$n5894_1
.sym 111324 $abc$40744$n5893_1
.sym 111325 $abc$40744$n3840_1
.sym 111327 basesoc_uart_phy_storage[30]
.sym 111328 basesoc_uart_phy_storage[14]
.sym 111329 basesoc_adr[0]
.sym 111330 basesoc_adr[1]
.sym 111331 $abc$40744$n128
.sym 111335 VexRiscv.decode_to_execute_RS2[22]
.sym 111336 VexRiscv.decode_to_execute_RS2[23]
.sym 111337 VexRiscv.decode_to_execute_RS2[24]
.sym 111338 VexRiscv.decode_to_execute_RS2[25]
.sym 111339 basesoc_timer0_value[23]
.sym 111343 basesoc_timer0_value[12]
.sym 111347 VexRiscv.decode_to_execute_RS2[26]
.sym 111348 VexRiscv.decode_to_execute_RS2[27]
.sym 111349 VexRiscv.decode_to_execute_RS2[28]
.sym 111350 VexRiscv.decode_to_execute_RS2[29]
.sym 111351 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 111352 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 111353 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111354 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111355 VexRiscv.decode_to_execute_RS2[30]
.sym 111356 VexRiscv.decode_to_execute_RS2[31]
.sym 111357 VexRiscv._zz_171_[1]
.sym 111358 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 111359 basesoc_bus_wishbone_dat_r[6]
.sym 111360 slave_sel_r[0]
.sym 111361 spiflash_bus_dat_r[6]
.sym 111362 slave_sel_r[1]
.sym 111363 $abc$40744$n4048
.sym 111364 $abc$40744$n4055
.sym 111365 $abc$40744$n4056
.sym 111366 $abc$40744$n4057
.sym 111367 basesoc_ctrl_reset_reset_r
.sym 111371 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 111372 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 111373 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111374 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111375 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 111376 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 111377 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111378 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111379 VexRiscv._zz_255_[1]
.sym 111380 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 111383 $abc$40744$n4830_1
.sym 111384 $abc$40744$n4831_1
.sym 111385 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 111386 $abc$40744$n4261_1
.sym 111387 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111388 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111391 $abc$40744$n4767
.sym 111392 $abc$40744$n4479_1
.sym 111393 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 111394 $abc$40744$n4261_1
.sym 111395 basesoc_dat_w[5]
.sym 111399 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 111400 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 111401 $abc$40744$n4330_1
.sym 111402 $abc$40744$n4308_1
.sym 111403 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 111404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 111405 VexRiscv._zz_191_
.sym 111406 $abc$40744$n235
.sym 111407 $abc$40744$n6678_1
.sym 111408 $abc$40744$n4286
.sym 111409 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 111410 $abc$40744$n4261_1
.sym 111411 VexRiscv._zz_255_[0]
.sym 111412 VexRiscv._zz_255_[1]
.sym 111415 VexRiscv._zz_255_[0]
.sym 111416 $abc$40744$n4480
.sym 111417 $abc$40744$n4329_1
.sym 111419 $abc$40744$n5463
.sym 111420 $abc$40744$n5464
.sym 111423 $abc$40744$n5406_1
.sym 111424 $abc$40744$n5407
.sym 111427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 111428 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 111429 VexRiscv._zz_191_
.sym 111430 $abc$40744$n235
.sym 111431 $abc$40744$n6473_1
.sym 111432 $abc$40744$n6474_1
.sym 111435 $abc$40744$n6706
.sym 111436 $abc$40744$n4839
.sym 111437 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 111438 $abc$40744$n4261_1
.sym 111439 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 111440 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 111441 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111442 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111443 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 111444 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 111445 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111446 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111447 $abc$40744$n4350_1
.sym 111448 $abc$40744$n4329_1
.sym 111449 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 111450 $abc$40744$n4261_1
.sym 111451 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 111452 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 111453 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111454 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111455 spiflash_bus_dat_r[13]
.sym 111456 slave_sel_r[1]
.sym 111457 $abc$40744$n6489_1
.sym 111459 $abc$40744$n6702_1
.sym 111460 $abc$40744$n4827_1
.sym 111461 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 111462 $abc$40744$n4261_1
.sym 111463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 111465 $abc$40744$n3774
.sym 111467 VexRiscv.memory_arbitration_isValid
.sym 111468 VexRiscv.execute_to_memory_BRANCH_DO
.sym 111471 $abc$40744$n2586
.sym 111472 $abc$40744$n3721_1
.sym 111473 VexRiscv.execute_arbitration_isValid
.sym 111475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 111477 $abc$40744$n3774
.sym 111479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111481 $abc$40744$n3774
.sym 111483 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 111484 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 111485 $abc$40744$n4330_1
.sym 111486 $abc$40744$n4308_1
.sym 111487 $abc$40744$n233
.sym 111488 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 111489 $abc$40744$n4843
.sym 111490 $abc$40744$n235
.sym 111491 VexRiscv._zz_198_
.sym 111492 VexRiscv.decode_to_execute_RS2[24]
.sym 111495 $abc$40744$n7
.sym 111499 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 111500 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 111501 $abc$40744$n4330_1
.sym 111502 $abc$40744$n4308_1
.sym 111503 $abc$40744$n4331
.sym 111504 $abc$40744$n4329_1
.sym 111505 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 111506 $abc$40744$n4261_1
.sym 111507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 111508 $abc$40744$n3719_1
.sym 111509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 111510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 111512 $PACKER_VCC_NET
.sym 111513 basesoc_uart_rx_fifo_level0[0]
.sym 111515 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 111516 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 111517 $abc$40744$n4330_1
.sym 111518 $abc$40744$n4308_1
.sym 111519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 111520 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 111521 VexRiscv._zz_191_
.sym 111522 $abc$40744$n235
.sym 111523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 111525 $abc$40744$n3774
.sym 111528 basesoc_uart_rx_fifo_level0[0]
.sym 111532 basesoc_uart_rx_fifo_level0[1]
.sym 111533 $PACKER_VCC_NET
.sym 111536 basesoc_uart_rx_fifo_level0[2]
.sym 111537 $PACKER_VCC_NET
.sym 111538 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 111540 basesoc_uart_rx_fifo_level0[3]
.sym 111541 $PACKER_VCC_NET
.sym 111542 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 111544 basesoc_uart_rx_fifo_level0[4]
.sym 111545 $PACKER_VCC_NET
.sym 111546 $auto$alumacc.cc:474:replace_alu$4018.C[4]
.sym 111547 VexRiscv._zz_41_[1]
.sym 111548 VexRiscv._zz_200_[1]
.sym 111549 $abc$40744$n4192
.sym 111552 VexRiscv._zz_199_
.sym 111553 $abc$40744$n5596
.sym 111555 basesoc_dat_w[3]
.sym 111559 VexRiscv._zz_199_
.sym 111560 VexRiscv._zz_200_[14]
.sym 111563 $abc$40744$n5454
.sym 111564 $abc$40744$n5455
.sym 111567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 111568 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 111569 VexRiscv._zz_191_
.sym 111570 $abc$40744$n235
.sym 111571 VexRiscv._zz_199_
.sym 111572 VexRiscv._zz_200_[9]
.sym 111575 $abc$40744$n5391_1
.sym 111576 $abc$40744$n5392
.sym 111579 VexRiscv._zz_199_
.sym 111580 VexRiscv._zz_200_[13]
.sym 111583 VexRiscv._zz_41_[13]
.sym 111584 VexRiscv._zz_200_[13]
.sym 111585 $abc$40744$n4192
.sym 111587 VexRiscv._zz_199_
.sym 111588 VexRiscv._zz_200_[10]
.sym 111591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 111595 VexRiscv._zz_199_
.sym 111596 VexRiscv._zz_200_[16]
.sym 111599 VexRiscv._zz_41_[9]
.sym 111600 VexRiscv._zz_200_[9]
.sym 111601 $abc$40744$n4192
.sym 111603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 111607 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 111608 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 111609 $abc$40744$n235
.sym 111610 VexRiscv._zz_193_
.sym 111611 basesoc_ctrl_bus_errors[15]
.sym 111612 $abc$40744$n3905
.sym 111613 $abc$40744$n3814
.sym 111614 basesoc_ctrl_storage[23]
.sym 111615 VexRiscv._zz_289_[2]
.sym 111616 VexRiscv._zz_288_[2]
.sym 111617 $abc$40744$n5211_1
.sym 111618 VexRiscv._zz_32_[1]
.sym 111619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 111623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 111624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111625 VexRiscv._zz_191_
.sym 111626 $abc$40744$n235
.sym 111627 $abc$40744$n5211_1
.sym 111628 VexRiscv._zz_288_[6]
.sym 111631 VexRiscv._zz_255_[1]
.sym 111632 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 111635 $abc$40744$n4192
.sym 111636 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111639 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 111640 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 111641 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111643 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 111647 $abc$40744$n5211_1
.sym 111648 VexRiscv._zz_288_[7]
.sym 111651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 111655 VexRiscv._zz_171_[1]
.sym 111659 $abc$40744$n5211_1
.sym 111660 VexRiscv._zz_288_[9]
.sym 111663 $abc$40744$n5211_1
.sym 111664 VexRiscv._zz_288_[8]
.sym 111667 VexRiscv._zz_287_[3]
.sym 111668 VexRiscv._zz_153_
.sym 111669 VexRiscv._zz_32_[1]
.sym 111671 VexRiscv._zz_41_[10]
.sym 111675 VexRiscv._zz_41_[10]
.sym 111676 VexRiscv._zz_200_[10]
.sym 111677 $abc$40744$n4192
.sym 111679 $abc$40744$n5211_1
.sym 111680 VexRiscv._zz_288_[10]
.sym 111683 VexRiscv._zz_171_[1]
.sym 111684 VexRiscv._zz_198_
.sym 111685 $abc$40744$n4047
.sym 111686 VexRiscv._zz_199_
.sym 111687 VexRiscv._zz_41_[23]
.sym 111688 VexRiscv._zz_200_[23]
.sym 111689 $abc$40744$n4192
.sym 111691 VexRiscv._zz_41_[21]
.sym 111692 VexRiscv._zz_200_[21]
.sym 111693 $abc$40744$n4192
.sym 111695 VexRiscv._zz_36_[29]
.sym 111696 $abc$40744$n4716_1
.sym 111697 $abc$40744$n4267_1
.sym 111699 VexRiscv._zz_41_[18]
.sym 111700 VexRiscv._zz_200_[18]
.sym 111701 $abc$40744$n4192
.sym 111703 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 111707 $abc$40744$n4987
.sym 111708 VexRiscv._zz_36_[29]
.sym 111709 $abc$40744$n4873_1
.sym 111711 $abc$40744$n5236_1
.sym 111712 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111713 VexRiscv._zz_153_
.sym 111714 $abc$40744$n4192
.sym 111715 $abc$40744$n5211_1
.sym 111716 VexRiscv._zz_153_
.sym 111719 VexRiscv._zz_199_
.sym 111720 VexRiscv._zz_200_[27]
.sym 111723 VexRiscv._zz_194_[0]
.sym 111724 $abc$40744$n5244
.sym 111725 $abc$40744$n233
.sym 111727 VexRiscv._zz_41_[26]
.sym 111728 VexRiscv._zz_200_[26]
.sym 111729 $abc$40744$n4192
.sym 111731 VexRiscv._zz_41_[31]
.sym 111732 VexRiscv._zz_200_[31]
.sym 111733 $abc$40744$n4192
.sym 111735 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 111736 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 111737 $abc$40744$n235
.sym 111738 VexRiscv._zz_193_
.sym 111739 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 111740 $abc$40744$n4025
.sym 111741 $abc$40744$n233
.sym 111743 VexRiscv._zz_199_
.sym 111744 VexRiscv._zz_200_[19]
.sym 111747 VexRiscv._zz_196_[32]
.sym 111748 $abc$40744$n5242
.sym 111749 $abc$40744$n233
.sym 111751 $abc$40744$n5303_1
.sym 111752 $abc$40744$n5004
.sym 111753 VexRiscv._zz_339_
.sym 111754 $abc$40744$n5299_1
.sym 111755 VexRiscv._zz_35_[8]
.sym 111759 $abc$40744$n2644
.sym 111760 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 111763 $abc$40744$n233
.sym 111764 $abc$40744$n5283_1
.sym 111765 $abc$40744$n4814
.sym 111767 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 111768 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 111769 $abc$40744$n235
.sym 111770 VexRiscv._zz_193_
.sym 111771 $abc$40744$n4266_1
.sym 111772 VexRiscv._zz_35_[29]
.sym 111773 $abc$40744$n4717_1
.sym 111775 VexRiscv._zz_35_[29]
.sym 111776 $abc$40744$n4988
.sym 111777 $abc$40744$n4872
.sym 111779 VexRiscv._zz_35_[9]
.sym 111783 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 111784 VexRiscv._zz_321_
.sym 111785 $abc$40744$n4025
.sym 111787 VexRiscv._zz_318_[4]
.sym 111788 VexRiscv._zz_195_[5]
.sym 111789 $abc$40744$n4265_1
.sym 111791 basesoc_we
.sym 111792 $abc$40744$n3795
.sym 111793 $abc$40744$n3811
.sym 111794 sys_rst
.sym 111795 $abc$40744$n3811
.sym 111796 basesoc_ctrl_storage[15]
.sym 111797 $abc$40744$n6066_1
.sym 111798 $abc$40744$n6067
.sym 111799 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 111800 $abc$40744$n4858
.sym 111801 $abc$40744$n3638
.sym 111803 VexRiscv._zz_288_[10]
.sym 111804 VexRiscv._zz_153_
.sym 111805 VexRiscv._zz_288_[8]
.sym 111806 VexRiscv._zz_288_[9]
.sym 111807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 111811 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 111812 $abc$40744$n4857_1
.sym 111813 VexRiscv.memory_arbitration_isValid
.sym 111814 VexRiscv.execute_to_memory_IS_DIV
.sym 111815 $abc$40744$n3650
.sym 111816 VexRiscv._zz_288_[7]
.sym 111817 VexRiscv._zz_153_
.sym 111819 VexRiscv._zz_194_[0]
.sym 111820 VexRiscv._zz_323_[0]
.sym 111823 $abc$40744$n3647
.sym 111824 $abc$40744$n3650
.sym 111825 VexRiscv._zz_288_[7]
.sym 111827 VexRiscv._zz_195_[1]
.sym 111828 VexRiscv._zz_194_[0]
.sym 111829 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111830 VexRiscv._zz_330_
.sym 111831 $abc$40744$n4000
.sym 111832 $abc$40744$n4379_1
.sym 111833 VexRiscv._zz_153_
.sym 111835 $abc$40744$n4001
.sym 111836 VexRiscv._zz_288_[8]
.sym 111837 VexRiscv._zz_288_[9]
.sym 111839 VexRiscv._zz_288_[7]
.sym 111840 $abc$40744$n3647
.sym 111843 $abc$40744$n3646
.sym 111844 $abc$40744$n3649
.sym 111845 $abc$40744$n4001
.sym 111847 VexRiscv._zz_255_[1]
.sym 111848 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 111852 VexRiscv._zz_330_
.sym 111853 $abc$40744$n6006
.sym 111855 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 111856 $abc$40744$n4846_1
.sym 111857 $abc$40744$n3638
.sym 111859 VexRiscv._zz_318_[0]
.sym 111860 VexRiscv._zz_195_[1]
.sym 111861 $abc$40744$n4265_1
.sym 111864 VexRiscv._zz_318_[0]
.sym 111865 VexRiscv._zz_316_[0]
.sym 111867 VexRiscv.CsrPlugin_mtval[18]
.sym 111868 $abc$40744$n4230_1
.sym 111869 $abc$40744$n4524
.sym 111871 VexRiscv._zz_194_[21]
.sym 111872 VexRiscv._zz_323_[0]
.sym 111875 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 111876 $abc$40744$n4845_1
.sym 111877 VexRiscv.memory_arbitration_isValid
.sym 111878 VexRiscv.execute_to_memory_IS_DIV
.sym 111879 VexRiscv._zz_195_[20]
.sym 111880 VexRiscv._zz_194_[19]
.sym 111881 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111882 VexRiscv._zz_330_
.sym 111883 VexRiscv._zz_318_[21]
.sym 111884 VexRiscv._zz_195_[22]
.sym 111885 $abc$40744$n4265_1
.sym 111887 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 111888 $abc$40744$n4575_1
.sym 111889 $abc$40744$n3638
.sym 111891 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 111892 $abc$40744$n4574_1
.sym 111893 VexRiscv.memory_arbitration_isValid
.sym 111894 VexRiscv.execute_to_memory_IS_DIV
.sym 111895 VexRiscv._zz_195_[22]
.sym 111896 VexRiscv._zz_194_[21]
.sym 111897 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111898 VexRiscv._zz_330_
.sym 111899 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 111900 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 111901 $abc$40744$n235
.sym 111902 VexRiscv._zz_193_
.sym 111903 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 111907 $abc$40744$n4292
.sym 111908 VexRiscv._zz_171_[0]
.sym 111909 VexRiscv._zz_171_[1]
.sym 111910 VexRiscv._zz_152_[7]
.sym 111911 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 111912 $abc$40744$n4722_1
.sym 111913 VexRiscv.memory_arbitration_isValid
.sym 111914 VexRiscv.execute_to_memory_IS_DIV
.sym 111915 VexRiscv._zz_318_[19]
.sym 111916 VexRiscv._zz_195_[20]
.sym 111917 $abc$40744$n4265_1
.sym 111919 $abc$40744$n6802_1
.sym 111920 $abc$40744$n6801_1
.sym 111921 $abc$40744$n3795
.sym 111923 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 111924 $abc$40744$n3812
.sym 111925 $abc$40744$n6076_1
.sym 111927 eventmanager_status_w[2]
.sym 111928 $abc$40744$n3818
.sym 111929 $abc$40744$n6075_1
.sym 111930 $abc$40744$n3936
.sym 111931 VexRiscv._zz_194_[26]
.sym 111932 VexRiscv._zz_323_[0]
.sym 111935 $abc$40744$n3794
.sym 111936 csrbankarray_csrbank2_dat0_w[1]
.sym 111937 $abc$40744$n6009
.sym 111938 $abc$40744$n3988
.sym 111939 $abc$40744$n4228
.sym 111940 $abc$40744$n4003
.sym 111943 $abc$40744$n148
.sym 111947 VexRiscv.CsrPlugin_mtval[19]
.sym 111948 $abc$40744$n4230_1
.sym 111949 $abc$40744$n4542
.sym 111951 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 111952 $abc$40744$n4539
.sym 111953 $abc$40744$n3638
.sym 111955 $abc$40744$n4541
.sym 111956 VexRiscv._zz_171_[0]
.sym 111957 VexRiscv._zz_171_[1]
.sym 111958 VexRiscv._zz_152_[19]
.sym 111959 basesoc_dat_w[2]
.sym 111963 basesoc_dat_w[6]
.sym 111967 basesoc_dat_w[1]
.sym 111971 basesoc_dat_w[5]
.sym 111975 $abc$40744$n156
.sym 111979 sys_rst
.sym 111980 $abc$40744$n6700
.sym 111981 user_btn0
.sym 111983 $abc$40744$n150
.sym 111987 sys_rst
.sym 111988 $abc$40744$n6684
.sym 111989 user_btn0
.sym 111991 $abc$40744$n152
.sym 111995 sys_rst
.sym 111996 $abc$40744$n6690
.sym 111997 user_btn0
.sym 111999 $abc$40744$n150
.sym 112000 $abc$40744$n152
.sym 112001 $abc$40744$n154
.sym 112002 $abc$40744$n156
.sym 112003 sys_rst
.sym 112004 $abc$40744$n6694
.sym 112005 user_btn0
.sym 112007 user_btn0
.sym 112008 $abc$40744$n6686
.sym 112019 user_btn0
.sym 112020 $abc$40744$n6680
.sym 112031 $abc$40744$n3939
.sym 112032 $abc$40744$n3943
.sym 112033 $abc$40744$n146
.sym 112034 $abc$40744$n148
.sym 112035 user_btn0
.sym 112036 $abc$40744$n6676
.sym 112039 basesoc_timer0_reload_storage[6]
.sym 112040 $abc$40744$n6723
.sym 112041 basesoc_timer0_eventmanager_status_w
.sym 112043 basesoc_timer0_reload_storage[2]
.sym 112044 $abc$40744$n6711
.sym 112045 basesoc_timer0_eventmanager_status_w
.sym 112051 basesoc_timer0_value[0]
.sym 112052 basesoc_timer0_value[1]
.sym 112053 basesoc_timer0_value[2]
.sym 112054 basesoc_timer0_value[3]
.sym 112055 $abc$40744$n5932_1
.sym 112056 basesoc_timer0_value_status[30]
.sym 112057 $abc$40744$n3904_1
.sym 112058 basesoc_timer0_reload_storage[6]
.sym 112063 basesoc_dat_w[2]
.sym 112072 basesoc_timer0_value[0]
.sym 112076 basesoc_timer0_value[1]
.sym 112077 $PACKER_VCC_NET
.sym 112080 basesoc_timer0_value[2]
.sym 112081 $PACKER_VCC_NET
.sym 112082 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 112084 basesoc_timer0_value[3]
.sym 112085 $PACKER_VCC_NET
.sym 112086 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 112088 basesoc_timer0_value[4]
.sym 112089 $PACKER_VCC_NET
.sym 112090 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 112092 basesoc_timer0_value[5]
.sym 112093 $PACKER_VCC_NET
.sym 112094 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 112096 basesoc_timer0_value[6]
.sym 112097 $PACKER_VCC_NET
.sym 112098 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 112100 basesoc_timer0_value[7]
.sym 112101 $PACKER_VCC_NET
.sym 112102 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 112104 basesoc_timer0_value[8]
.sym 112105 $PACKER_VCC_NET
.sym 112106 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 112108 basesoc_timer0_value[9]
.sym 112109 $PACKER_VCC_NET
.sym 112110 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 112112 basesoc_timer0_value[10]
.sym 112113 $PACKER_VCC_NET
.sym 112114 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 112116 basesoc_timer0_value[11]
.sym 112117 $PACKER_VCC_NET
.sym 112118 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 112120 basesoc_timer0_value[12]
.sym 112121 $PACKER_VCC_NET
.sym 112122 $auto$alumacc.cc:474:replace_alu$4021.C[12]
.sym 112124 basesoc_timer0_value[13]
.sym 112125 $PACKER_VCC_NET
.sym 112126 $auto$alumacc.cc:474:replace_alu$4021.C[13]
.sym 112128 basesoc_timer0_value[14]
.sym 112129 $PACKER_VCC_NET
.sym 112130 $auto$alumacc.cc:474:replace_alu$4021.C[14]
.sym 112132 basesoc_timer0_value[15]
.sym 112133 $PACKER_VCC_NET
.sym 112134 $auto$alumacc.cc:474:replace_alu$4021.C[15]
.sym 112136 basesoc_timer0_value[16]
.sym 112137 $PACKER_VCC_NET
.sym 112138 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 112140 basesoc_timer0_value[17]
.sym 112141 $PACKER_VCC_NET
.sym 112142 $auto$alumacc.cc:474:replace_alu$4021.C[17]
.sym 112144 basesoc_timer0_value[18]
.sym 112145 $PACKER_VCC_NET
.sym 112146 $auto$alumacc.cc:474:replace_alu$4021.C[18]
.sym 112148 basesoc_timer0_value[19]
.sym 112149 $PACKER_VCC_NET
.sym 112150 $auto$alumacc.cc:474:replace_alu$4021.C[19]
.sym 112152 basesoc_timer0_value[20]
.sym 112153 $PACKER_VCC_NET
.sym 112154 $auto$alumacc.cc:474:replace_alu$4021.C[20]
.sym 112156 basesoc_timer0_value[21]
.sym 112157 $PACKER_VCC_NET
.sym 112158 $auto$alumacc.cc:474:replace_alu$4021.C[21]
.sym 112160 basesoc_timer0_value[22]
.sym 112161 $PACKER_VCC_NET
.sym 112162 $auto$alumacc.cc:474:replace_alu$4021.C[22]
.sym 112164 basesoc_timer0_value[23]
.sym 112165 $PACKER_VCC_NET
.sym 112166 $auto$alumacc.cc:474:replace_alu$4021.C[23]
.sym 112168 basesoc_timer0_value[24]
.sym 112169 $PACKER_VCC_NET
.sym 112170 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 112172 basesoc_timer0_value[25]
.sym 112173 $PACKER_VCC_NET
.sym 112174 $auto$alumacc.cc:474:replace_alu$4021.C[25]
.sym 112176 basesoc_timer0_value[26]
.sym 112177 $PACKER_VCC_NET
.sym 112178 $auto$alumacc.cc:474:replace_alu$4021.C[26]
.sym 112180 basesoc_timer0_value[27]
.sym 112181 $PACKER_VCC_NET
.sym 112182 $auto$alumacc.cc:474:replace_alu$4021.C[27]
.sym 112184 basesoc_timer0_value[28]
.sym 112185 $PACKER_VCC_NET
.sym 112186 $auto$alumacc.cc:474:replace_alu$4021.C[28]
.sym 112188 basesoc_timer0_value[29]
.sym 112189 $PACKER_VCC_NET
.sym 112190 $auto$alumacc.cc:474:replace_alu$4021.C[29]
.sym 112192 basesoc_timer0_value[30]
.sym 112193 $PACKER_VCC_NET
.sym 112194 $auto$alumacc.cc:474:replace_alu$4021.C[30]
.sym 112196 basesoc_timer0_value[31]
.sym 112197 $PACKER_VCC_NET
.sym 112198 $auto$alumacc.cc:474:replace_alu$4021.C[31]
.sym 112199 $abc$40744$n3792
.sym 112200 basesoc_timer0_load_storage[28]
.sym 112201 basesoc_timer0_load_storage[12]
.sym 112202 $abc$40744$n3814
.sym 112203 $abc$40744$n3910_1
.sym 112204 basesoc_timer0_reload_storage[20]
.sym 112205 $abc$40744$n3907
.sym 112206 basesoc_timer0_reload_storage[12]
.sym 112207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 112211 basesoc_timer0_value_status[28]
.sym 112212 $abc$40744$n5932_1
.sym 112213 basesoc_timer0_reload_storage[28]
.sym 112214 $abc$40744$n3913
.sym 112215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 112219 basesoc_timer0_reload_storage[12]
.sym 112220 $abc$40744$n6741
.sym 112221 basesoc_timer0_eventmanager_status_w
.sym 112223 $abc$40744$n6790
.sym 112224 basesoc_adr[4]
.sym 112225 $abc$40744$n6789_1
.sym 112226 $abc$40744$n5966_1
.sym 112227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 112231 VexRiscv._zz_191_
.sym 112232 $abc$40744$n6653_1
.sym 112235 basesoc_adr[1]
.sym 112236 basesoc_adr[0]
.sym 112239 basesoc_adr[3]
.sym 112240 $abc$40744$n3812
.sym 112241 basesoc_adr[2]
.sym 112243 basesoc_adr[0]
.sym 112244 basesoc_adr[1]
.sym 112247 $abc$40744$n3
.sym 112251 $abc$40744$n11
.sym 112255 $abc$40744$n9
.sym 112259 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 112260 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 112261 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 112263 basesoc_adr[3]
.sym 112264 basesoc_adr[2]
.sym 112265 $abc$40744$n3815
.sym 112267 $abc$40744$n134
.sym 112271 $abc$40744$n144
.sym 112275 $abc$40744$n11
.sym 112279 sys_rst
.sym 112280 basesoc_dat_w[2]
.sym 112283 basesoc_uart_phy_storage[26]
.sym 112284 $abc$40744$n132
.sym 112285 basesoc_adr[0]
.sym 112286 basesoc_adr[1]
.sym 112287 basesoc_we
.sym 112288 $abc$40744$n3840_1
.sym 112289 $abc$40744$n3794
.sym 112290 sys_rst
.sym 112291 $abc$40744$n132
.sym 112295 $abc$40744$n6448
.sym 112296 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 112297 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 112298 $abc$40744$n6449_1
.sym 112299 $abc$40744$n124
.sym 112303 VexRiscv._zz_124_
.sym 112304 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 112307 sys_rst
.sym 112308 basesoc_counter[1]
.sym 112311 $abc$40744$n5885
.sym 112312 $abc$40744$n5884
.sym 112313 $abc$40744$n3840_1
.sym 112315 slave_sel[1]
.sym 112319 basesoc_uart_phy_storage[27]
.sym 112320 basesoc_uart_phy_storage[11]
.sym 112321 basesoc_adr[0]
.sym 112322 basesoc_adr[1]
.sym 112323 $abc$40744$n3988
.sym 112324 $abc$40744$n3794
.sym 112325 csrbankarray_csrbank2_dat0_w[6]
.sym 112327 basesoc_uart_phy_tx_busy
.sym 112328 $abc$40744$n7007
.sym 112331 basesoc_uart_phy_tx_busy
.sym 112332 $abc$40744$n7011
.sym 112335 basesoc_uart_phy_tx_busy
.sym 112336 $abc$40744$n7005
.sym 112339 VexRiscv.memory_arbitration_isValid
.sym 112340 VexRiscv.lastStageIsFiring
.sym 112341 $abc$40744$n3749
.sym 112342 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 112343 VexRiscv.decode_to_execute_RS2[31]
.sym 112344 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 112347 basesoc_uart_phy_tx_busy
.sym 112348 $abc$40744$n7015
.sym 112351 basesoc_uart_phy_storage[19]
.sym 112352 basesoc_uart_phy_storage[3]
.sym 112353 basesoc_adr[1]
.sym 112354 basesoc_adr[0]
.sym 112355 basesoc_uart_phy_tx_busy
.sym 112356 $abc$40744$n7003
.sym 112359 basesoc_uart_phy_tx_busy
.sym 112360 $abc$40744$n7027
.sym 112363 basesoc_uart_phy_tx_busy
.sym 112364 $abc$40744$n7043
.sym 112367 basesoc_uart_phy_tx_busy
.sym 112368 $abc$40744$n7031
.sym 112371 basesoc_uart_phy_tx_busy
.sym 112372 $abc$40744$n7029
.sym 112375 basesoc_uart_phy_tx_busy
.sym 112376 $abc$40744$n7025
.sym 112379 basesoc_uart_phy_tx_busy
.sym 112380 $abc$40744$n7019
.sym 112383 basesoc_uart_phy_tx_busy
.sym 112384 $abc$40744$n7021
.sym 112387 basesoc_uart_phy_tx_busy
.sym 112388 $abc$40744$n7017
.sym 112391 basesoc_uart_phy_tx_busy
.sym 112392 $abc$40744$n7035
.sym 112395 basesoc_uart_phy_tx_busy
.sym 112396 $abc$40744$n7045
.sym 112399 basesoc_uart_phy_tx_busy
.sym 112400 $abc$40744$n7041
.sym 112403 basesoc_uart_phy_tx_busy
.sym 112404 $abc$40744$n7049
.sym 112407 basesoc_uart_phy_tx_busy
.sym 112408 $abc$40744$n7037
.sym 112411 basesoc_uart_phy_tx_busy
.sym 112412 $abc$40744$n7047
.sym 112415 basesoc_uart_phy_rx_busy
.sym 112416 $abc$40744$n6928
.sym 112419 basesoc_uart_phy_tx_busy
.sym 112420 $abc$40744$n7033
.sym 112423 basesoc_uart_phy_tx_busy
.sym 112424 $abc$40744$n7059
.sym 112427 basesoc_uart_phy_tx_busy
.sym 112428 $abc$40744$n7063
.sym 112431 basesoc_uart_phy_tx_busy
.sym 112432 $abc$40744$n7061
.sym 112435 basesoc_uart_phy_tx_busy
.sym 112436 $abc$40744$n7055
.sym 112439 basesoc_uart_phy_tx_busy
.sym 112440 $abc$40744$n7053
.sym 112443 basesoc_uart_phy_rx_busy
.sym 112444 $abc$40744$n6940
.sym 112447 basesoc_uart_phy_tx_busy
.sym 112448 $abc$40744$n7057
.sym 112451 basesoc_uart_phy_tx_busy
.sym 112452 $abc$40744$n7051
.sym 112455 eventmanager_status_w[2]
.sym 112456 eventsourceprocess2_old_trigger
.sym 112459 VexRiscv.CsrPlugin_mtval[4]
.sym 112460 $abc$40744$n4230_1
.sym 112461 $abc$40744$n4819
.sym 112463 eventmanager_status_w[2]
.sym 112467 VexRiscv._zz_199_
.sym 112468 VexRiscv._zz_200_[4]
.sym 112471 $abc$40744$n3999
.sym 112472 VexRiscv._zz_201_[4]
.sym 112473 $abc$40744$n4228
.sym 112474 VexRiscv.CsrPlugin_mepc[4]
.sym 112475 VexRiscv._zz_199_
.sym 112476 VexRiscv._zz_200_[1]
.sym 112479 $abc$40744$n3818
.sym 112480 csrbankarray_csrbank2_addr0_w[0]
.sym 112481 $abc$40744$n6007
.sym 112482 $abc$40744$n3988
.sym 112483 VexRiscv._zz_199_
.sym 112484 VexRiscv._zz_200_[7]
.sym 112488 VexRiscv._zz_199_
.sym 112489 $abc$40744$n5596
.sym 112493 $abc$40744$n5598
.sym 112494 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 112497 $abc$40744$n5600
.sym 112498 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 112501 $abc$40744$n5602
.sym 112502 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 112505 $abc$40744$n5604
.sym 112506 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 112509 $abc$40744$n5606
.sym 112510 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 112513 $abc$40744$n5608
.sym 112514 $auto$alumacc.cc:474:replace_alu$4063.C[6]
.sym 112517 $abc$40744$n5610
.sym 112518 $auto$alumacc.cc:474:replace_alu$4063.C[7]
.sym 112521 $abc$40744$n5612
.sym 112522 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 112525 $abc$40744$n5614
.sym 112526 $auto$alumacc.cc:474:replace_alu$4063.C[9]
.sym 112529 $abc$40744$n5616
.sym 112530 $auto$alumacc.cc:474:replace_alu$4063.C[10]
.sym 112533 $abc$40744$n5618
.sym 112534 $auto$alumacc.cc:474:replace_alu$4063.C[11]
.sym 112537 $abc$40744$n5620
.sym 112538 $auto$alumacc.cc:474:replace_alu$4063.C[12]
.sym 112541 $abc$40744$n5622
.sym 112542 $auto$alumacc.cc:474:replace_alu$4063.C[13]
.sym 112545 $abc$40744$n5624
.sym 112546 $auto$alumacc.cc:474:replace_alu$4063.C[14]
.sym 112549 $abc$40744$n5626
.sym 112550 $auto$alumacc.cc:474:replace_alu$4063.C[15]
.sym 112553 $abc$40744$n5628
.sym 112554 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 112557 $abc$40744$n5630
.sym 112558 $auto$alumacc.cc:474:replace_alu$4063.C[17]
.sym 112561 $abc$40744$n5632
.sym 112562 $auto$alumacc.cc:474:replace_alu$4063.C[18]
.sym 112565 $abc$40744$n5634
.sym 112566 $auto$alumacc.cc:474:replace_alu$4063.C[19]
.sym 112569 $abc$40744$n5636
.sym 112570 $auto$alumacc.cc:474:replace_alu$4063.C[20]
.sym 112573 $abc$40744$n5638
.sym 112574 $auto$alumacc.cc:474:replace_alu$4063.C[21]
.sym 112577 $abc$40744$n5640
.sym 112578 $auto$alumacc.cc:474:replace_alu$4063.C[22]
.sym 112581 $abc$40744$n5642
.sym 112582 $auto$alumacc.cc:474:replace_alu$4063.C[23]
.sym 112585 $abc$40744$n5644
.sym 112586 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 112589 $abc$40744$n5646
.sym 112590 $auto$alumacc.cc:474:replace_alu$4063.C[25]
.sym 112593 $abc$40744$n5648
.sym 112594 $auto$alumacc.cc:474:replace_alu$4063.C[26]
.sym 112597 $abc$40744$n5650
.sym 112598 $auto$alumacc.cc:474:replace_alu$4063.C[27]
.sym 112601 $abc$40744$n5652
.sym 112602 $auto$alumacc.cc:474:replace_alu$4063.C[28]
.sym 112605 $abc$40744$n5654
.sym 112606 $auto$alumacc.cc:474:replace_alu$4063.C[29]
.sym 112609 $abc$40744$n5656
.sym 112610 $auto$alumacc.cc:474:replace_alu$4063.C[30]
.sym 112613 $abc$40744$n5658
.sym 112614 $auto$alumacc.cc:474:replace_alu$4063.C[31]
.sym 112617 $abc$40744$n5660
.sym 112618 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 112619 VexRiscv._zz_199_
.sym 112620 VexRiscv._zz_200_[29]
.sym 112623 VexRiscv._zz_199_
.sym 112624 VexRiscv._zz_200_[18]
.sym 112627 VexRiscv._zz_36_[29]
.sym 112631 VexRiscv._zz_199_
.sym 112632 VexRiscv._zz_200_[21]
.sym 112635 VexRiscv._zz_199_
.sym 112636 VexRiscv._zz_200_[31]
.sym 112639 VexRiscv._zz_199_
.sym 112640 VexRiscv._zz_200_[26]
.sym 112643 VexRiscv._zz_199_
.sym 112644 VexRiscv._zz_200_[25]
.sym 112647 VexRiscv._zz_194_[19]
.sym 112648 $abc$40744$n5301
.sym 112649 $abc$40744$n233
.sym 112651 VexRiscv._zz_194_[20]
.sym 112652 $abc$40744$n5304
.sym 112653 $abc$40744$n233
.sym 112655 VexRiscv._zz_194_[7]
.sym 112656 $abc$40744$n5265
.sym 112657 $abc$40744$n233
.sym 112659 $abc$40744$n4727
.sym 112660 $abc$40744$n4725
.sym 112661 $abc$40744$n3749
.sym 112663 VexRiscv._zz_194_[5]
.sym 112664 $abc$40744$n5259
.sym 112665 $abc$40744$n233
.sym 112667 VexRiscv._zz_194_[4]
.sym 112668 $abc$40744$n5256
.sym 112669 $abc$40744$n233
.sym 112671 VexRiscv._zz_194_[21]
.sym 112672 $abc$40744$n5307
.sym 112673 $abc$40744$n233
.sym 112675 VexRiscv._zz_194_[6]
.sym 112676 $abc$40744$n5262
.sym 112677 $abc$40744$n233
.sym 112679 VexRiscv._zz_194_[17]
.sym 112680 $abc$40744$n5295
.sym 112681 $abc$40744$n233
.sym 112683 VexRiscv._zz_194_[18]
.sym 112684 $abc$40744$n5298
.sym 112685 $abc$40744$n233
.sym 112687 VexRiscv._zz_194_[14]
.sym 112688 $abc$40744$n5286
.sym 112689 $abc$40744$n233
.sym 112691 VexRiscv._zz_194_[11]
.sym 112692 $abc$40744$n5277
.sym 112693 $abc$40744$n233
.sym 112695 VexRiscv._zz_194_[13]
.sym 112696 $abc$40744$n5283
.sym 112697 $abc$40744$n233
.sym 112699 VexRiscv._zz_194_[15]
.sym 112700 $abc$40744$n5289
.sym 112701 $abc$40744$n233
.sym 112703 VexRiscv._zz_194_[16]
.sym 112704 $abc$40744$n5292
.sym 112705 $abc$40744$n233
.sym 112707 VexRiscv._zz_194_[12]
.sym 112708 $abc$40744$n5280
.sym 112709 $abc$40744$n233
.sym 112711 $abc$40744$n4720_1
.sym 112712 VexRiscv._zz_79_[29]
.sym 112713 $abc$40744$n4266_1
.sym 112714 $abc$40744$n6672
.sym 112715 VexRiscv._zz_199_
.sym 112716 VexRiscv._zz_200_[24]
.sym 112719 VexRiscv._zz_199_
.sym 112720 VexRiscv._zz_200_[22]
.sym 112723 $abc$40744$n4989
.sym 112724 VexRiscv._zz_79_[29]
.sym 112725 $abc$40744$n6712
.sym 112727 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 112728 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 112729 $abc$40744$n235
.sym 112730 VexRiscv._zz_193_
.sym 112731 VexRiscv._zz_199_
.sym 112732 VexRiscv._zz_200_[17]
.sym 112735 VexRiscv._zz_41_[17]
.sym 112736 VexRiscv._zz_200_[17]
.sym 112737 $abc$40744$n4192
.sym 112739 $abc$40744$n3228
.sym 112743 $abc$40744$n4955
.sym 112744 VexRiscv._zz_36_[21]
.sym 112745 $abc$40744$n4873_1
.sym 112747 VexRiscv._zz_194_[5]
.sym 112748 VexRiscv._zz_323_[0]
.sym 112751 VexRiscv._zz_194_[7]
.sym 112752 VexRiscv._zz_323_[0]
.sym 112755 VexRiscv._zz_35_[21]
.sym 112756 $abc$40744$n4956_1
.sym 112757 $abc$40744$n4872
.sym 112759 $abc$40744$n4266_1
.sym 112760 VexRiscv._zz_35_[21]
.sym 112761 $abc$40744$n4569_1
.sym 112763 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 112767 $abc$40744$n4572_1
.sym 112768 VexRiscv._zz_79_[21]
.sym 112769 $abc$40744$n4266_1
.sym 112770 $abc$40744$n6672
.sym 112771 VexRiscv._zz_36_[21]
.sym 112772 $abc$40744$n4568_1
.sym 112773 $abc$40744$n4267_1
.sym 112775 VexRiscv._zz_195_[8]
.sym 112776 VexRiscv._zz_194_[7]
.sym 112777 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112778 VexRiscv._zz_330_
.sym 112779 $abc$40744$n4579_1
.sym 112780 $abc$40744$n4581_1
.sym 112781 $abc$40744$n4577_1
.sym 112782 $abc$40744$n3749
.sym 112783 VexRiscv._zz_194_[12]
.sym 112784 VexRiscv._zz_323_[0]
.sym 112787 VexRiscv._zz_195_[7]
.sym 112788 VexRiscv._zz_194_[6]
.sym 112789 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112790 VexRiscv._zz_330_
.sym 112791 VexRiscv._zz_195_[6]
.sym 112792 VexRiscv._zz_194_[5]
.sym 112793 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112794 VexRiscv._zz_330_
.sym 112795 basesoc_ctrl_reset_reset_r
.sym 112799 VexRiscv._zz_195_[2]
.sym 112800 VexRiscv._zz_194_[1]
.sym 112801 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112802 VexRiscv._zz_330_
.sym 112803 VexRiscv._zz_195_[13]
.sym 112804 VexRiscv._zz_194_[12]
.sym 112805 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112806 VexRiscv._zz_330_
.sym 112807 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 112808 $abc$40744$n4454_1
.sym 112809 VexRiscv.memory_arbitration_isValid
.sym 112810 VexRiscv.execute_to_memory_IS_DIV
.sym 112811 VexRiscv._zz_195_[15]
.sym 112812 VexRiscv._zz_194_[14]
.sym 112813 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112814 VexRiscv._zz_330_
.sym 112815 VexRiscv._zz_195_[12]
.sym 112816 VexRiscv._zz_194_[11]
.sym 112817 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112818 VexRiscv._zz_330_
.sym 112819 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 112820 $abc$40744$n4455_1
.sym 112821 $abc$40744$n3638
.sym 112823 VexRiscv._zz_36_[21]
.sym 112827 VexRiscv._zz_195_[11]
.sym 112828 VexRiscv._zz_194_[10]
.sym 112829 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112830 VexRiscv._zz_330_
.sym 112831 VexRiscv._zz_318_[14]
.sym 112832 VexRiscv._zz_195_[15]
.sym 112833 $abc$40744$n4265_1
.sym 112835 VexRiscv._zz_195_[16]
.sym 112836 VexRiscv._zz_194_[15]
.sym 112837 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112838 VexRiscv._zz_330_
.sym 112839 VexRiscv._zz_195_[19]
.sym 112840 VexRiscv._zz_194_[18]
.sym 112841 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112842 VexRiscv._zz_330_
.sym 112843 VexRiscv._zz_194_[19]
.sym 112844 VexRiscv._zz_323_[0]
.sym 112847 VexRiscv._zz_195_[23]
.sym 112848 VexRiscv._zz_194_[22]
.sym 112849 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112850 VexRiscv._zz_330_
.sym 112851 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 112855 VexRiscv._zz_195_[21]
.sym 112856 VexRiscv._zz_194_[20]
.sym 112857 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112858 VexRiscv._zz_330_
.sym 112859 VexRiscv._zz_195_[18]
.sym 112860 VexRiscv._zz_194_[17]
.sym 112861 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112862 VexRiscv._zz_330_
.sym 112863 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 112867 VexRiscv._zz_195_[17]
.sym 112868 VexRiscv._zz_194_[16]
.sym 112869 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112870 VexRiscv._zz_330_
.sym 112871 VexRiscv._zz_195_[27]
.sym 112872 VexRiscv._zz_194_[26]
.sym 112873 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112874 VexRiscv._zz_330_
.sym 112875 VexRiscv._zz_323_[0]
.sym 112876 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 112879 VexRiscv._zz_318_[29]
.sym 112880 VexRiscv._zz_195_[30]
.sym 112881 $abc$40744$n4265_1
.sym 112883 VexRiscv._zz_195_[30]
.sym 112884 VexRiscv._zz_194_[29]
.sym 112885 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112886 VexRiscv._zz_330_
.sym 112887 VexRiscv._zz_35_[19]
.sym 112891 VexRiscv._zz_195_[26]
.sym 112892 VexRiscv._zz_194_[25]
.sym 112893 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112894 VexRiscv._zz_330_
.sym 112895 $abc$40744$n4535
.sym 112896 $abc$40744$n4479_1
.sym 112897 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 112898 $abc$40744$n4261_1
.sym 112899 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 112900 $abc$40744$n4723_1
.sym 112901 $abc$40744$n3638
.sym 112903 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 112904 $abc$40744$n4538
.sym 112905 VexRiscv.memory_arbitration_isValid
.sym 112906 VexRiscv.execute_to_memory_IS_DIV
.sym 112907 $abc$40744$n4270_1
.sym 112908 VexRiscv._zz_171_[0]
.sym 112909 VexRiscv._zz_171_[1]
.sym 112910 VexRiscv._zz_152_[6]
.sym 112911 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 112912 $abc$40744$n4520
.sym 112913 VexRiscv.memory_arbitration_isValid
.sym 112914 VexRiscv.execute_to_memory_IS_DIV
.sym 112915 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 112919 VexRiscv.CsrPlugin_mtval[28]
.sym 112920 $abc$40744$n4230_1
.sym 112921 $abc$40744$n4708
.sym 112923 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 112924 $abc$40744$n4521
.sym 112925 $abc$40744$n3638
.sym 112927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 112931 VexRiscv._zz_318_[18]
.sym 112932 VexRiscv._zz_195_[19]
.sym 112933 $abc$40744$n4265_1
.sym 112935 VexRiscv._zz_195_[17]
.sym 112936 VexRiscv._zz_195_[18]
.sym 112937 VexRiscv._zz_313_
.sym 112939 VexRiscv._zz_41_[12]
.sym 112943 VexRiscv._zz_195_[15]
.sym 112944 VexRiscv._zz_195_[16]
.sym 112945 VexRiscv._zz_313_
.sym 112947 $abc$40744$n3999
.sym 112948 VexRiscv._zz_201_[28]
.sym 112949 $abc$40744$n4228
.sym 112950 VexRiscv.CsrPlugin_mepc[28]
.sym 112951 $abc$40744$n3999
.sym 112952 VexRiscv._zz_201_[20]
.sym 112953 $abc$40744$n4228
.sym 112954 VexRiscv.CsrPlugin_mepc[20]
.sym 112959 VexRiscv._zz_41_[14]
.sym 112967 $abc$40744$n5588_1
.sym 112968 $abc$40744$n5587
.sym 112969 VexRiscv._zz_321_
.sym 112978 csrbankarray_csrbank2_dat0_w[6]
.sym 112983 $abc$40744$n5582_1
.sym 112984 $abc$40744$n5581
.sym 112985 VexRiscv._zz_321_
.sym 112999 basesoc_timer0_value_status[14]
.sym 113000 $abc$40744$n5920_1
.sym 113001 $abc$40744$n5985
.sym 113002 $abc$40744$n5988_1
.sym 113003 basesoc_timer0_value_status[2]
.sym 113004 $abc$40744$n5925_1
.sym 113005 $abc$40744$n5920_1
.sym 113006 basesoc_timer0_value_status[10]
.sym 113007 basesoc_timer0_reload_storage[14]
.sym 113008 $abc$40744$n3907
.sym 113009 $abc$40744$n5986_1
.sym 113010 $abc$40744$n5987
.sym 113011 basesoc_timer0_value[14]
.sym 113015 basesoc_timer0_value[22]
.sym 113019 basesoc_timer0_value[1]
.sym 113023 basesoc_timer0_value[16]
.sym 113027 basesoc_timer0_value[10]
.sym 113031 basesoc_timer0_load_storage[10]
.sym 113032 $abc$40744$n6156_1
.sym 113033 basesoc_timer0_en_storage
.sym 113035 basesoc_timer0_load_storage[14]
.sym 113036 $abc$40744$n3898_1
.sym 113037 $abc$40744$n3902_1
.sym 113038 basesoc_timer0_load_storage[30]
.sym 113039 basesoc_timer0_load_storage[7]
.sym 113040 $abc$40744$n6150_1
.sym 113041 basesoc_timer0_en_storage
.sym 113043 basesoc_timer0_value[4]
.sym 113044 basesoc_timer0_value[5]
.sym 113045 basesoc_timer0_value[6]
.sym 113046 basesoc_timer0_value[7]
.sym 113047 basesoc_timer0_load_storage[5]
.sym 113048 $abc$40744$n6146
.sym 113049 basesoc_timer0_en_storage
.sym 113051 basesoc_timer0_load_storage[16]
.sym 113052 $abc$40744$n6168_1
.sym 113053 basesoc_timer0_en_storage
.sym 113055 $abc$40744$n5984_1
.sym 113056 $abc$40744$n5989
.sym 113057 $abc$40744$n5990_1
.sym 113058 $abc$40744$n3895
.sym 113059 basesoc_timer0_reload_storage[7]
.sym 113060 $abc$40744$n6726
.sym 113061 basesoc_timer0_eventmanager_status_w
.sym 113063 basesoc_timer0_load_storage[11]
.sym 113064 $abc$40744$n6158
.sym 113065 basesoc_timer0_en_storage
.sym 113067 basesoc_timer0_load_storage[14]
.sym 113068 $abc$40744$n6164
.sym 113069 basesoc_timer0_en_storage
.sym 113071 $abc$40744$n3926
.sym 113072 $abc$40744$n3927
.sym 113073 $abc$40744$n3928
.sym 113074 $abc$40744$n3929
.sym 113075 basesoc_timer0_value[12]
.sym 113076 basesoc_timer0_value[13]
.sym 113077 basesoc_timer0_value[14]
.sym 113078 basesoc_timer0_value[15]
.sym 113079 basesoc_timer0_reload_storage[10]
.sym 113080 $abc$40744$n6735
.sym 113081 basesoc_timer0_eventmanager_status_w
.sym 113083 basesoc_timer0_load_storage[22]
.sym 113084 $abc$40744$n6180_1
.sym 113085 basesoc_timer0_en_storage
.sym 113087 $abc$40744$n6831_1
.sym 113088 $abc$40744$n6830_1
.sym 113089 $abc$40744$n5977
.sym 113090 $abc$40744$n3895
.sym 113091 basesoc_timer0_reload_storage[14]
.sym 113092 $abc$40744$n6747
.sym 113093 basesoc_timer0_eventmanager_status_w
.sym 113095 basesoc_timer0_value[24]
.sym 113096 basesoc_timer0_value[25]
.sym 113097 basesoc_timer0_value[26]
.sym 113098 basesoc_timer0_value[27]
.sym 113099 basesoc_timer0_reload_storage[22]
.sym 113100 $abc$40744$n6771
.sym 113101 basesoc_timer0_eventmanager_status_w
.sym 113103 basesoc_timer0_load_storage[25]
.sym 113104 $abc$40744$n6186_1
.sym 113105 basesoc_timer0_en_storage
.sym 113107 basesoc_timer0_reload_storage[16]
.sym 113108 $abc$40744$n6753
.sym 113109 basesoc_timer0_eventmanager_status_w
.sym 113111 basesoc_timer0_reload_storage[18]
.sym 113112 $abc$40744$n6759
.sym 113113 basesoc_timer0_eventmanager_status_w
.sym 113115 basesoc_timer0_load_storage[18]
.sym 113116 $abc$40744$n6172
.sym 113117 basesoc_timer0_en_storage
.sym 113119 basesoc_timer0_load_storage[29]
.sym 113120 $abc$40744$n6194_1
.sym 113121 basesoc_timer0_en_storage
.sym 113123 basesoc_timer0_load_storage[26]
.sym 113124 $abc$40744$n6188
.sym 113125 basesoc_timer0_en_storage
.sym 113127 basesoc_we
.sym 113128 $abc$40744$n3795
.sym 113129 $abc$40744$n3814
.sym 113130 sys_rst
.sym 113131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 113135 basesoc_timer0_reload_storage[29]
.sym 113136 $abc$40744$n6792
.sym 113137 basesoc_timer0_eventmanager_status_w
.sym 113139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 113143 basesoc_timer0_reload_storage[26]
.sym 113144 $abc$40744$n6783
.sym 113145 basesoc_timer0_eventmanager_status_w
.sym 113147 basesoc_timer0_reload_storage[25]
.sym 113148 $abc$40744$n6780
.sym 113149 basesoc_timer0_eventmanager_status_w
.sym 113151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 113155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 113159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 113163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 113167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 113171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 113175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 113179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 113180 $abc$40744$n6808_1
.sym 113181 $abc$40744$n3720_1
.sym 113182 $abc$40744$n3710_1
.sym 113183 $abc$40744$n3910_1
.sym 113184 basesoc_timer0_reload_storage[18]
.sym 113185 $abc$40744$n3907
.sym 113186 basesoc_timer0_reload_storage[10]
.sym 113187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 113191 $abc$40744$n5948_1
.sym 113192 $abc$40744$n5943
.sym 113193 $abc$40744$n3895
.sym 113195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 113196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 113197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 113199 $abc$40744$n6437
.sym 113200 $abc$40744$n6438_1
.sym 113201 $abc$40744$n6435
.sym 113202 $abc$40744$n6436_1
.sym 113203 basesoc_timer0_value_status[18]
.sym 113204 $abc$40744$n5923_1
.sym 113205 $abc$40744$n5932_1
.sym 113206 basesoc_timer0_value_status[26]
.sym 113207 $abc$40744$n5888_1
.sym 113208 $abc$40744$n5887
.sym 113209 $abc$40744$n3840_1
.sym 113211 basesoc_timer0_reload_storage[26]
.sym 113212 $abc$40744$n3913
.sym 113213 $abc$40744$n5950_1
.sym 113214 $abc$40744$n5949
.sym 113215 basesoc_timer0_load_storage[12]
.sym 113216 $abc$40744$n6160
.sym 113217 basesoc_timer0_en_storage
.sym 113219 $abc$40744$n5897_1
.sym 113220 $abc$40744$n5896_1
.sym 113221 $abc$40744$n3840_1
.sym 113223 $abc$40744$n3676
.sym 113224 $abc$40744$n3721_1
.sym 113227 basesoc_timer0_value[7]
.sym 113231 basesoc_timer0_value[18]
.sym 113235 basesoc_timer0_value[29]
.sym 113239 basesoc_timer0_value[26]
.sym 113243 basesoc_timer0_value[17]
.sym 113247 basesoc_uart_phy_storage[31]
.sym 113248 basesoc_uart_phy_storage[15]
.sym 113249 basesoc_adr[0]
.sym 113250 basesoc_adr[1]
.sym 113251 basesoc_timer0_value[25]
.sym 113255 basesoc_uart_phy_storage[28]
.sym 113256 basesoc_uart_phy_storage[12]
.sym 113257 basesoc_adr[0]
.sym 113258 basesoc_adr[1]
.sym 113259 basesoc_uart_phy_storage[23]
.sym 113260 basesoc_uart_phy_storage[7]
.sym 113261 basesoc_adr[1]
.sym 113262 basesoc_adr[0]
.sym 113263 basesoc_ctrl_reset_reset_r
.sym 113267 basesoc_adr[2]
.sym 113268 $abc$40744$n3868_1
.sym 113269 $abc$40744$n3818
.sym 113270 sys_rst
.sym 113271 basesoc_dat_w[1]
.sym 113275 $abc$40744$n4840
.sym 113276 $abc$40744$n3772
.sym 113279 $abc$40744$n140
.sym 113283 basesoc_uart_phy_storage[4]
.sym 113284 $abc$40744$n140
.sym 113285 basesoc_adr[1]
.sym 113286 basesoc_adr[0]
.sym 113288 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 113289 basesoc_uart_phy_storage[0]
.sym 113292 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 113293 basesoc_uart_phy_storage[1]
.sym 113294 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 113296 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 113297 basesoc_uart_phy_storage[2]
.sym 113298 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 113300 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 113301 basesoc_uart_phy_storage[3]
.sym 113302 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 113304 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 113305 basesoc_uart_phy_storage[4]
.sym 113306 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 113308 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 113309 basesoc_uart_phy_storage[5]
.sym 113310 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 113312 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 113313 basesoc_uart_phy_storage[6]
.sym 113314 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 113316 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 113317 basesoc_uart_phy_storage[7]
.sym 113318 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 113320 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 113321 basesoc_uart_phy_storage[8]
.sym 113322 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 113324 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 113325 basesoc_uart_phy_storage[9]
.sym 113326 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 113328 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 113329 basesoc_uart_phy_storage[10]
.sym 113330 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 113332 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 113333 basesoc_uart_phy_storage[11]
.sym 113334 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 113336 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 113337 basesoc_uart_phy_storage[12]
.sym 113338 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 113340 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 113341 basesoc_uart_phy_storage[13]
.sym 113342 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 113344 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 113345 basesoc_uart_phy_storage[14]
.sym 113346 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 113348 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 113349 basesoc_uart_phy_storage[15]
.sym 113350 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 113352 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 113353 basesoc_uart_phy_storage[16]
.sym 113354 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 113356 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 113357 basesoc_uart_phy_storage[17]
.sym 113358 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 113360 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 113361 basesoc_uart_phy_storage[18]
.sym 113362 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 113364 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 113365 basesoc_uart_phy_storage[19]
.sym 113366 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 113368 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 113369 basesoc_uart_phy_storage[20]
.sym 113370 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 113372 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 113373 basesoc_uart_phy_storage[21]
.sym 113374 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 113376 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 113377 basesoc_uart_phy_storage[22]
.sym 113378 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 113380 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 113381 basesoc_uart_phy_storage[23]
.sym 113382 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 113384 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 113385 basesoc_uart_phy_storage[24]
.sym 113386 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 113388 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 113389 basesoc_uart_phy_storage[25]
.sym 113390 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 113392 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 113393 basesoc_uart_phy_storage[26]
.sym 113394 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 113396 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 113397 basesoc_uart_phy_storage[27]
.sym 113398 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 113400 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 113401 basesoc_uart_phy_storage[28]
.sym 113402 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 113404 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 113405 basesoc_uart_phy_storage[29]
.sym 113406 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 113408 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 113409 basesoc_uart_phy_storage[30]
.sym 113410 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 113412 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 113413 basesoc_uart_phy_storage[31]
.sym 113414 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 113418 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 113419 basesoc_uart_phy_rx_busy
.sym 113420 $abc$40744$n6954
.sym 113423 basesoc_uart_phy_rx_busy
.sym 113424 $abc$40744$n6958
.sym 113427 basesoc_uart_phy_rx_busy
.sym 113428 $abc$40744$n6964
.sym 113431 basesoc_uart_phy_rx_busy
.sym 113432 $abc$40744$n6946
.sym 113435 basesoc_uart_phy_rx_busy
.sym 113436 $abc$40744$n6960
.sym 113439 basesoc_uart_phy_rx_busy
.sym 113440 $abc$40744$n6938
.sym 113444 basesoc_uart_rx_fifo_level0[0]
.sym 113446 $PACKER_VCC_NET
.sym 113447 VexRiscv.CsrPlugin_mtval[12]
.sym 113448 $abc$40744$n4230_1
.sym 113449 $abc$40744$n4404_1
.sym 113451 VexRiscv._zz_199_
.sym 113452 VexRiscv._zz_200_[6]
.sym 113455 VexRiscv._zz_199_
.sym 113456 VexRiscv._zz_200_[0]
.sym 113459 $abc$40744$n6869
.sym 113460 $abc$40744$n6870
.sym 113461 basesoc_uart_rx_fifo_wrport_we
.sym 113463 $abc$40744$n6875
.sym 113464 $abc$40744$n6876
.sym 113465 basesoc_uart_rx_fifo_wrport_we
.sym 113467 $abc$40744$n6872
.sym 113468 $abc$40744$n6873
.sym 113469 basesoc_uart_rx_fifo_wrport_we
.sym 113471 $abc$40744$n6866
.sym 113472 $abc$40744$n6867
.sym 113473 basesoc_uart_rx_fifo_wrport_we
.sym 113475 $abc$40744$n4403_1
.sym 113476 VexRiscv._zz_171_[0]
.sym 113477 VexRiscv._zz_171_[1]
.sym 113478 VexRiscv._zz_152_[12]
.sym 113479 $abc$40744$n5340_1
.sym 113480 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 113481 $abc$40744$n5315_1
.sym 113483 VexRiscv._zz_199_
.sym 113484 VexRiscv._zz_200_[3]
.sym 113487 $abc$40744$n5370_1
.sym 113488 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 113489 $abc$40744$n5315_1
.sym 113491 VexRiscv._zz_199_
.sym 113492 VexRiscv._zz_200_[12]
.sym 113495 VexRiscv._zz_199_
.sym 113496 VexRiscv._zz_200_[11]
.sym 113499 VexRiscv.CsrPlugin_mepc[12]
.sym 113500 VexRiscv.lastStagePc[12]
.sym 113501 $abc$40744$n2644
.sym 113503 $abc$40744$n5346_1
.sym 113504 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 113505 $abc$40744$n5315_1
.sym 113507 VexRiscv._zz_199_
.sym 113508 VexRiscv._zz_200_[15]
.sym 113511 VexRiscv._zz_199_
.sym 113512 VexRiscv._zz_200_[8]
.sym 113515 VexRiscv._zz_199_
.sym 113516 VexRiscv._zz_200_[23]
.sym 113519 $abc$40744$n5
.sym 113523 VexRiscv._zz_41_[15]
.sym 113524 VexRiscv._zz_200_[15]
.sym 113525 $abc$40744$n4192
.sym 113527 VexRiscv._zz_289_[3]
.sym 113528 VexRiscv._zz_288_[3]
.sym 113529 $abc$40744$n5211_1
.sym 113530 VexRiscv._zz_32_[1]
.sym 113531 VexRiscv._zz_289_[4]
.sym 113532 VexRiscv._zz_288_[4]
.sym 113533 $abc$40744$n5211_1
.sym 113534 VexRiscv._zz_32_[1]
.sym 113535 VexRiscv._zz_199_
.sym 113536 VexRiscv._zz_200_[20]
.sym 113539 $abc$40744$n11
.sym 113543 VexRiscv._zz_194_[22]
.sym 113544 $abc$40744$n5310
.sym 113545 $abc$40744$n233
.sym 113547 VexRiscv._zz_194_[8]
.sym 113548 $abc$40744$n5268
.sym 113549 $abc$40744$n233
.sym 113551 VexRiscv._zz_194_[23]
.sym 113552 $abc$40744$n5313
.sym 113553 $abc$40744$n233
.sym 113555 VexRiscv._zz_41_[6]
.sym 113556 VexRiscv._zz_200_[6]
.sym 113557 $abc$40744$n4192
.sym 113559 VexRiscv._zz_194_[24]
.sym 113560 $abc$40744$n5316
.sym 113561 $abc$40744$n233
.sym 113563 VexRiscv._zz_194_[3]
.sym 113564 $abc$40744$n5253
.sym 113565 $abc$40744$n233
.sym 113567 $abc$40744$n5211_1
.sym 113568 VexRiscv._zz_288_[5]
.sym 113571 VexRiscv._zz_194_[1]
.sym 113572 $abc$40744$n5247
.sym 113573 $abc$40744$n233
.sym 113575 VexRiscv._zz_194_[28]
.sym 113576 $abc$40744$n5328
.sym 113577 $abc$40744$n233
.sym 113579 VexRiscv._zz_41_[8]
.sym 113580 VexRiscv._zz_200_[8]
.sym 113581 $abc$40744$n4192
.sym 113583 VexRiscv._zz_194_[30]
.sym 113584 $abc$40744$n5334
.sym 113585 $abc$40744$n233
.sym 113587 $abc$40744$n5230_1
.sym 113588 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 113589 VexRiscv._zz_153_
.sym 113590 $abc$40744$n4192
.sym 113591 VexRiscv._zz_41_[12]
.sym 113592 VexRiscv._zz_200_[12]
.sym 113593 $abc$40744$n4192
.sym 113595 VexRiscv._zz_194_[29]
.sym 113596 $abc$40744$n5331
.sym 113597 $abc$40744$n233
.sym 113599 VexRiscv._zz_194_[27]
.sym 113600 $abc$40744$n5325
.sym 113601 $abc$40744$n233
.sym 113603 VexRiscv._zz_194_[26]
.sym 113604 $abc$40744$n5322
.sym 113605 $abc$40744$n233
.sym 113607 basesoc_dat_w[3]
.sym 113611 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 113612 $abc$40744$n4239_1
.sym 113615 VexRiscv._zz_287_[1]
.sym 113616 VexRiscv._zz_153_
.sym 113617 VexRiscv._zz_32_[1]
.sym 113619 $abc$40744$n4725
.sym 113620 VexRiscv._zz_171_[0]
.sym 113621 VexRiscv._zz_171_[1]
.sym 113622 VexRiscv._zz_152_[29]
.sym 113623 basesoc_dat_w[4]
.sym 113627 basesoc_ctrl_reset_reset_r
.sym 113631 $abc$40744$n5232_1
.sym 113632 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 113633 VexRiscv._zz_153_
.sym 113634 $abc$40744$n4192
.sym 113635 $abc$40744$n4730
.sym 113636 $abc$40744$n4728
.sym 113637 $abc$40744$n4732_1
.sym 113638 $abc$40744$n3727_1
.sym 113639 basesoc_dat_w[3]
.sym 113643 VexRiscv._zz_41_[29]
.sym 113644 VexRiscv._zz_200_[29]
.sym 113645 $abc$40744$n4192
.sym 113647 VexRiscv._zz_200_[29]
.sym 113648 VexRiscv._zz_288_[9]
.sym 113649 VexRiscv._zz_44_[1]
.sym 113650 VexRiscv._zz_44_[0]
.sym 113651 VexRiscv._zz_41_[20]
.sym 113652 VexRiscv._zz_200_[20]
.sym 113653 $abc$40744$n4192
.sym 113655 VexRiscv._zz_199_
.sym 113656 VexRiscv._zz_200_[28]
.sym 113659 $abc$40744$n4689
.sym 113660 VexRiscv._zz_171_[0]
.sym 113661 VexRiscv._zz_171_[1]
.sym 113662 VexRiscv._zz_152_[27]
.sym 113663 basesoc_dat_w[1]
.sym 113667 VexRiscv._zz_41_[28]
.sym 113668 VexRiscv._zz_200_[28]
.sym 113669 $abc$40744$n4192
.sym 113671 VexRiscv._zz_200_[21]
.sym 113672 VexRiscv._zz_288_[1]
.sym 113673 VexRiscv._zz_44_[1]
.sym 113674 VexRiscv._zz_44_[0]
.sym 113675 $abc$40744$n7
.sym 113679 $abc$40744$n9
.sym 113683 VexRiscv._zz_200_[25]
.sym 113684 VexRiscv._zz_288_[5]
.sym 113685 VexRiscv._zz_44_[1]
.sym 113686 VexRiscv._zz_44_[0]
.sym 113687 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 113688 $abc$40744$n4239_1
.sym 113691 VexRiscv._zz_288_[6]
.sym 113692 VexRiscv._zz_288_[7]
.sym 113693 VexRiscv._zz_288_[4]
.sym 113694 VexRiscv._zz_288_[5]
.sym 113695 $abc$40744$n11
.sym 113699 VexRiscv._zz_200_[27]
.sym 113700 VexRiscv._zz_288_[7]
.sym 113701 VexRiscv._zz_44_[1]
.sym 113702 VexRiscv._zz_44_[0]
.sym 113703 VexRiscv._zz_195_[4]
.sym 113704 VexRiscv._zz_194_[3]
.sym 113705 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113706 VexRiscv._zz_330_
.sym 113707 $abc$40744$n4957
.sym 113708 VexRiscv._zz_79_[21]
.sym 113709 $abc$40744$n6712
.sym 113711 $abc$40744$n4582_1
.sym 113712 $abc$40744$n4234
.sym 113713 $abc$40744$n4583_1
.sym 113714 $abc$40744$n3727_1
.sym 113715 basesoc_dat_w[6]
.sym 113719 VexRiscv._zz_195_[3]
.sym 113720 VexRiscv._zz_194_[2]
.sym 113721 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113722 VexRiscv._zz_330_
.sym 113723 VexRiscv._zz_194_[4]
.sym 113724 VexRiscv._zz_323_[0]
.sym 113727 basesoc_dat_w[2]
.sym 113731 VexRiscv._zz_195_[5]
.sym 113732 VexRiscv._zz_194_[4]
.sym 113733 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113734 VexRiscv._zz_330_
.sym 113736 VexRiscv._zz_330_
.sym 113737 $abc$40744$n6006
.sym 113741 $abc$40744$n6008
.sym 113742 $auto$alumacc.cc:474:replace_alu$4042.C[1]
.sym 113745 $abc$40744$n6010
.sym 113746 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 113749 $abc$40744$n6012
.sym 113750 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 113753 $abc$40744$n6014
.sym 113754 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 113757 $abc$40744$n6016
.sym 113758 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 113761 $abc$40744$n6018
.sym 113762 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 113765 $abc$40744$n6020
.sym 113766 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 113769 $abc$40744$n6022
.sym 113770 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 113773 $abc$40744$n6024
.sym 113774 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 113777 $abc$40744$n6026
.sym 113778 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 113781 $abc$40744$n6028
.sym 113782 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 113785 $abc$40744$n6030
.sym 113786 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 113789 $abc$40744$n6032
.sym 113790 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 113793 $abc$40744$n6034
.sym 113794 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 113797 $abc$40744$n6036
.sym 113798 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 113801 $abc$40744$n6038
.sym 113802 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 113805 $abc$40744$n6040
.sym 113806 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 113809 $abc$40744$n6042
.sym 113810 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 113813 $abc$40744$n6044
.sym 113814 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 113817 $abc$40744$n6046
.sym 113818 $auto$alumacc.cc:474:replace_alu$4042.C[20]
.sym 113821 $abc$40744$n6048
.sym 113822 $auto$alumacc.cc:474:replace_alu$4042.C[21]
.sym 113825 $abc$40744$n6050
.sym 113826 $auto$alumacc.cc:474:replace_alu$4042.C[22]
.sym 113829 $abc$40744$n6052
.sym 113830 $auto$alumacc.cc:474:replace_alu$4042.C[23]
.sym 113833 $abc$40744$n6054
.sym 113834 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 113837 $abc$40744$n6056
.sym 113838 $auto$alumacc.cc:474:replace_alu$4042.C[25]
.sym 113841 $abc$40744$n6058
.sym 113842 $auto$alumacc.cc:474:replace_alu$4042.C[26]
.sym 113845 $abc$40744$n6060
.sym 113846 $auto$alumacc.cc:474:replace_alu$4042.C[27]
.sym 113849 $abc$40744$n6062
.sym 113850 $auto$alumacc.cc:474:replace_alu$4042.C[28]
.sym 113853 $abc$40744$n6064
.sym 113854 $auto$alumacc.cc:474:replace_alu$4042.C[29]
.sym 113857 $abc$40744$n6066
.sym 113858 $auto$alumacc.cc:474:replace_alu$4042.C[30]
.sym 113861 $abc$40744$n6068
.sym 113862 $auto$alumacc.cc:474:replace_alu$4042.C[31]
.sym 113863 $abc$40744$n2485
.sym 113867 basesoc_dat_w[2]
.sym 113868 $abc$40744$n3945
.sym 113869 sys_rst
.sym 113870 $abc$40744$n2485
.sym 113871 VexRiscv._zz_195_[31]
.sym 113872 VexRiscv._zz_194_[30]
.sym 113873 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113874 VexRiscv._zz_330_
.sym 113875 VexRiscv._zz_195_[32]
.sym 113876 VexRiscv._zz_194_[31]
.sym 113877 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113878 VexRiscv._zz_330_
.sym 113879 VexRiscv._zz_195_[25]
.sym 113880 VexRiscv._zz_194_[24]
.sym 113881 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113882 VexRiscv._zz_330_
.sym 113883 csrbankarray_csrbank0_leds_out0_w[2]
.sym 113884 eventmanager_pending_w[2]
.sym 113885 basesoc_adr[0]
.sym 113886 basesoc_adr[1]
.sym 113887 VexRiscv._zz_195_[24]
.sym 113888 VexRiscv._zz_194_[23]
.sym 113889 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113890 VexRiscv._zz_330_
.sym 113891 VexRiscv._zz_195_[28]
.sym 113892 VexRiscv._zz_194_[27]
.sym 113893 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113894 VexRiscv._zz_330_
.sym 113895 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 113899 $abc$40744$n5372
.sym 113900 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 113901 $abc$40744$n5315_1
.sym 113903 VexRiscv.CsrPlugin_mepc[6]
.sym 113904 VexRiscv.lastStagePc[6]
.sym 113905 $abc$40744$n2644
.sym 113907 $abc$40744$n5356
.sym 113908 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 113909 $abc$40744$n5315_1
.sym 113911 $abc$40744$n5328_1
.sym 113912 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 113913 $abc$40744$n5315_1
.sym 113915 $abc$40744$n5326_1
.sym 113916 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 113917 $abc$40744$n5315_1
.sym 113919 VexRiscv.CsrPlugin_mepc[28]
.sym 113920 VexRiscv.lastStagePc[28]
.sym 113921 $abc$40744$n2644
.sym 113923 VexRiscv.CsrPlugin_mepc[20]
.sym 113924 VexRiscv.lastStagePc[20]
.sym 113925 $abc$40744$n2644
.sym 113927 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 113939 $abc$40744$n4843
.sym 113951 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 113959 basesoc_timer0_load_storage[9]
.sym 113960 $abc$40744$n6154
.sym 113961 basesoc_timer0_en_storage
.sym 113963 $abc$40744$n5932_1
.sym 113964 basesoc_timer0_value_status[25]
.sym 113965 $abc$40744$n3904_1
.sym 113966 basesoc_timer0_reload_storage[1]
.sym 113967 basesoc_timer0_reload_storage[9]
.sym 113968 $abc$40744$n6732
.sym 113969 basesoc_timer0_eventmanager_status_w
.sym 113971 basesoc_timer0_reload_storage[3]
.sym 113972 $abc$40744$n6714
.sym 113973 basesoc_timer0_eventmanager_status_w
.sym 113975 basesoc_timer0_load_storage[3]
.sym 113976 $abc$40744$n6142
.sym 113977 basesoc_timer0_en_storage
.sym 113979 basesoc_timer0_value_status[17]
.sym 113980 $abc$40744$n5923_1
.sym 113981 $abc$40744$n5937_1
.sym 113982 $abc$40744$n5938_1
.sym 113983 basesoc_timer0_load_storage[6]
.sym 113984 $abc$40744$n6148
.sym 113985 basesoc_timer0_en_storage
.sym 113987 $abc$40744$n5923_1
.sym 113988 basesoc_timer0_value_status[22]
.sym 113989 $abc$40744$n3896_1
.sym 113990 basesoc_timer0_load_storage[6]
.sym 113991 basesoc_timer0_reload_storage[3]
.sym 113992 $abc$40744$n3904_1
.sym 113993 $abc$40744$n3896_1
.sym 113994 basesoc_timer0_load_storage[3]
.sym 113995 $abc$40744$n3896_1
.sym 113996 basesoc_timer0_load_storage[2]
.sym 113999 $abc$40744$n6458
.sym 114000 $abc$40744$n6459_1
.sym 114003 basesoc_timer0_load_storage[10]
.sym 114004 $abc$40744$n3898_1
.sym 114005 $abc$40744$n5945
.sym 114006 $abc$40744$n5946_1
.sym 114007 basesoc_timer0_load_storage[26]
.sym 114008 $abc$40744$n3902_1
.sym 114009 $abc$40744$n5947
.sym 114010 $abc$40744$n5944_1
.sym 114011 spiflash_bus_dat_r[12]
.sym 114012 slave_sel_r[1]
.sym 114013 $abc$40744$n6487_1
.sym 114015 basesoc_timer0_reload_storage[2]
.sym 114016 $abc$40744$n3904_1
.sym 114017 $abc$40744$n3900_1
.sym 114018 basesoc_timer0_load_storage[18]
.sym 114019 basesoc_timer0_load_storage[9]
.sym 114020 $abc$40744$n3898_1
.sym 114021 $abc$40744$n3902_1
.sym 114022 basesoc_timer0_load_storage[25]
.sym 114023 basesoc_timer0_value[8]
.sym 114024 basesoc_timer0_value[9]
.sym 114025 basesoc_timer0_value[10]
.sym 114026 basesoc_timer0_value[11]
.sym 114027 $abc$40744$n5932_1
.sym 114028 basesoc_timer0_value_status[29]
.sym 114031 $abc$40744$n6792_1
.sym 114032 $abc$40744$n6829_1
.sym 114033 basesoc_adr[4]
.sym 114034 $abc$40744$n6794_1
.sym 114035 basesoc_timer0_reload_storage[11]
.sym 114036 $abc$40744$n6738
.sym 114037 basesoc_timer0_eventmanager_status_w
.sym 114039 $abc$40744$n3896_1
.sym 114040 basesoc_timer0_load_storage[5]
.sym 114041 basesoc_timer0_reload_storage[29]
.sym 114042 $abc$40744$n3913
.sym 114043 $abc$40744$n3910_1
.sym 114044 basesoc_timer0_reload_storage[21]
.sym 114045 $abc$40744$n5980_1
.sym 114046 $abc$40744$n5982_1
.sym 114047 $abc$40744$n5925_1
.sym 114048 basesoc_timer0_value_status[7]
.sym 114049 $abc$40744$n3902_1
.sym 114050 basesoc_timer0_load_storage[31]
.sym 114051 basesoc_ctrl_reset_reset_r
.sym 114055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 114056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114059 $abc$40744$n3703_1
.sym 114060 $abc$40744$n3702_1
.sym 114061 $abc$40744$n3688
.sym 114062 $abc$40744$n6650
.sym 114063 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 114067 $abc$40744$n3689
.sym 114068 $abc$40744$n6804_1
.sym 114069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114071 $abc$40744$n3702_1
.sym 114072 $abc$40744$n6654_1
.sym 114073 $abc$40744$n6805_1
.sym 114074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114075 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 114079 basesoc_timer0_load_storage[21]
.sym 114080 $abc$40744$n3817
.sym 114081 basesoc_timer0_load_storage[13]
.sym 114082 $abc$40744$n3814
.sym 114083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 114084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114087 $abc$40744$n6428
.sym 114088 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 114089 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 114090 $abc$40744$n6446
.sym 114091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 114092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 114093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 114094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 114095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 114097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114099 $abc$40744$n5891_1
.sym 114100 $abc$40744$n5890_1
.sym 114101 $abc$40744$n3840_1
.sym 114103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 114106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114107 $abc$40744$n3690
.sym 114108 $abc$40744$n6807_1
.sym 114109 $abc$40744$n6806_1
.sym 114111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 114112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 114113 $abc$40744$n3698
.sym 114114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 114116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 114120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 114121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 114122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 114123 basesoc_bus_wishbone_dat_r[0]
.sym 114124 slave_sel_r[0]
.sym 114125 spiflash_bus_dat_r[0]
.sym 114126 slave_sel_r[1]
.sym 114127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 114128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 114129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 114131 $abc$40744$n6658_1
.sym 114132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 114133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 114134 $abc$40744$n3719_1
.sym 114135 $abc$40744$n13
.sym 114139 basesoc_uart_phy_storage[0]
.sym 114140 $abc$40744$n136
.sym 114141 basesoc_adr[1]
.sym 114142 basesoc_adr[0]
.sym 114143 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 114144 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 114145 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 114146 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 114147 $abc$40744$n5
.sym 114151 basesoc_dat_w[7]
.sym 114155 basesoc_uart_phy_storage[5]
.sym 114156 $abc$40744$n138
.sym 114157 basesoc_adr[1]
.sym 114158 basesoc_adr[0]
.sym 114159 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 114160 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 114161 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 114163 basesoc_uart_phy_storage[29]
.sym 114164 $abc$40744$n130
.sym 114165 basesoc_adr[0]
.sym 114166 basesoc_adr[1]
.sym 114167 $abc$40744$n138
.sym 114171 basesoc_we
.sym 114172 $abc$40744$n3840_1
.sym 114173 $abc$40744$n3818
.sym 114174 sys_rst
.sym 114175 $abc$40744$n136
.sym 114179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 114180 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 114181 $abc$40744$n3632_1
.sym 114183 $abc$40744$n126
.sym 114199 VexRiscv._zz_194_[9]
.sym 114200 $abc$40744$n5271
.sym 114201 $abc$40744$n233
.sym 114203 VexRiscv._zz_194_[2]
.sym 114204 $abc$40744$n5250
.sym 114205 $abc$40744$n233
.sym 114207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 114208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 114209 VexRiscv._zz_191_
.sym 114210 $abc$40744$n235
.sym 114211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 114212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 114213 $abc$40744$n3774
.sym 114216 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114217 basesoc_uart_phy_storage[0]
.sym 114219 $abc$40744$n6060_1
.sym 114220 $abc$40744$n6056_1
.sym 114221 $abc$40744$n3795
.sym 114223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 114224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 114225 $abc$40744$n3774
.sym 114227 basesoc_uart_phy_tx_busy
.sym 114228 $abc$40744$n7001
.sym 114231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 114232 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 114233 $abc$40744$n3774
.sym 114235 basesoc_uart_phy_tx_busy
.sym 114236 $abc$40744$n6904
.sym 114239 VexRiscv._zz_124_
.sym 114240 $abc$40744$n3301
.sym 114243 $abc$40744$n3675
.sym 114244 $abc$40744$n3722_1
.sym 114245 $abc$40744$n3719_1
.sym 114247 basesoc_uart_phy_rx_busy
.sym 114248 $abc$40744$n6908
.sym 114251 basesoc_uart_phy_rx_busy
.sym 114252 $abc$40744$n6920
.sym 114255 basesoc_uart_phy_tx_busy
.sym 114256 $abc$40744$n7013
.sym 114259 basesoc_uart_phy_rx_busy
.sym 114260 $abc$40744$n6914
.sym 114263 basesoc_uart_phy_rx_busy
.sym 114264 $abc$40744$n6916
.sym 114267 basesoc_uart_phy_tx_busy
.sym 114268 $abc$40744$n7009
.sym 114271 basesoc_uart_phy_tx_busy
.sym 114272 $abc$40744$n7023
.sym 114275 $abc$40744$n130
.sym 114280 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 114281 basesoc_uart_phy_storage[0]
.sym 114284 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 114285 basesoc_uart_phy_storage[1]
.sym 114286 $auto$alumacc.cc:474:replace_alu$4084.C[1]
.sym 114288 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 114289 basesoc_uart_phy_storage[2]
.sym 114290 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 114292 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 114293 basesoc_uart_phy_storage[3]
.sym 114294 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 114296 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 114297 basesoc_uart_phy_storage[4]
.sym 114298 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 114300 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 114301 basesoc_uart_phy_storage[5]
.sym 114302 $auto$alumacc.cc:474:replace_alu$4084.C[5]
.sym 114304 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 114305 basesoc_uart_phy_storage[6]
.sym 114306 $auto$alumacc.cc:474:replace_alu$4084.C[6]
.sym 114308 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 114309 basesoc_uart_phy_storage[7]
.sym 114310 $auto$alumacc.cc:474:replace_alu$4084.C[7]
.sym 114312 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 114313 basesoc_uart_phy_storage[8]
.sym 114314 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 114316 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 114317 basesoc_uart_phy_storage[9]
.sym 114318 $auto$alumacc.cc:474:replace_alu$4084.C[9]
.sym 114320 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 114321 basesoc_uart_phy_storage[10]
.sym 114322 $auto$alumacc.cc:474:replace_alu$4084.C[10]
.sym 114324 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 114325 basesoc_uart_phy_storage[11]
.sym 114326 $auto$alumacc.cc:474:replace_alu$4084.C[11]
.sym 114328 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 114329 basesoc_uart_phy_storage[12]
.sym 114330 $auto$alumacc.cc:474:replace_alu$4084.C[12]
.sym 114332 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 114333 basesoc_uart_phy_storage[13]
.sym 114334 $auto$alumacc.cc:474:replace_alu$4084.C[13]
.sym 114336 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 114337 basesoc_uart_phy_storage[14]
.sym 114338 $auto$alumacc.cc:474:replace_alu$4084.C[14]
.sym 114340 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 114341 basesoc_uart_phy_storage[15]
.sym 114342 $auto$alumacc.cc:474:replace_alu$4084.C[15]
.sym 114344 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 114345 basesoc_uart_phy_storage[16]
.sym 114346 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 114348 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 114349 basesoc_uart_phy_storage[17]
.sym 114350 $auto$alumacc.cc:474:replace_alu$4084.C[17]
.sym 114352 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 114353 basesoc_uart_phy_storage[18]
.sym 114354 $auto$alumacc.cc:474:replace_alu$4084.C[18]
.sym 114356 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 114357 basesoc_uart_phy_storage[19]
.sym 114358 $auto$alumacc.cc:474:replace_alu$4084.C[19]
.sym 114360 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 114361 basesoc_uart_phy_storage[20]
.sym 114362 $auto$alumacc.cc:474:replace_alu$4084.C[20]
.sym 114364 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 114365 basesoc_uart_phy_storage[21]
.sym 114366 $auto$alumacc.cc:474:replace_alu$4084.C[21]
.sym 114368 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 114369 basesoc_uart_phy_storage[22]
.sym 114370 $auto$alumacc.cc:474:replace_alu$4084.C[22]
.sym 114372 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 114373 basesoc_uart_phy_storage[23]
.sym 114374 $auto$alumacc.cc:474:replace_alu$4084.C[23]
.sym 114376 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 114377 basesoc_uart_phy_storage[24]
.sym 114378 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 114380 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 114381 basesoc_uart_phy_storage[25]
.sym 114382 $auto$alumacc.cc:474:replace_alu$4084.C[25]
.sym 114384 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 114385 basesoc_uart_phy_storage[26]
.sym 114386 $auto$alumacc.cc:474:replace_alu$4084.C[26]
.sym 114388 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 114389 basesoc_uart_phy_storage[27]
.sym 114390 $auto$alumacc.cc:474:replace_alu$4084.C[27]
.sym 114392 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 114393 basesoc_uart_phy_storage[28]
.sym 114394 $auto$alumacc.cc:474:replace_alu$4084.C[28]
.sym 114396 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 114397 basesoc_uart_phy_storage[29]
.sym 114398 $auto$alumacc.cc:474:replace_alu$4084.C[29]
.sym 114400 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 114401 basesoc_uart_phy_storage[30]
.sym 114402 $auto$alumacc.cc:474:replace_alu$4084.C[30]
.sym 114404 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 114405 basesoc_uart_phy_storage[31]
.sym 114406 $auto$alumacc.cc:474:replace_alu$4084.C[31]
.sym 114410 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 114411 $abc$40744$n4406_1
.sym 114412 $abc$40744$n4408_1
.sym 114413 $abc$40744$n4403_1
.sym 114414 $abc$40744$n3749
.sym 114415 $abc$40744$n4853
.sym 114416 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 114419 VexRiscv._zz_199_
.sym 114420 VexRiscv._zz_200_[5]
.sym 114423 VexRiscv._zz_35_[0]
.sym 114427 VexRiscv._zz_199_
.sym 114428 VexRiscv._zz_200_[2]
.sym 114431 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114435 $abc$40744$n4818_1
.sym 114436 VexRiscv._zz_171_[0]
.sym 114437 VexRiscv._zz_171_[1]
.sym 114438 VexRiscv._zz_152_[4]
.sym 114439 VexRiscv._zz_79_[0]
.sym 114443 VexRiscv.decode_to_execute_IS_DIV
.sym 114444 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 114445 VexRiscv._zz_200_[31]
.sym 114446 $abc$40744$n4059
.sym 114447 $abc$40744$n4409_1
.sym 114448 $abc$40744$n4234
.sym 114449 $abc$40744$n4410_1
.sym 114450 $abc$40744$n3727_1
.sym 114451 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 114452 $abc$40744$n4239_1
.sym 114455 VexRiscv._zz_198_
.sym 114456 VexRiscv.decode_to_execute_IS_MUL
.sym 114459 VexRiscv._zz_79_[6]
.sym 114463 VexRiscv.decode_to_execute_IS_DIV
.sym 114464 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 114465 VexRiscv._zz_200_[31]
.sym 114466 $abc$40744$n4059
.sym 114467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 114468 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 114469 VexRiscv._zz_191_
.sym 114470 $abc$40744$n235
.sym 114471 VexRiscv._zz_41_[7]
.sym 114472 VexRiscv._zz_200_[7]
.sym 114473 $abc$40744$n4192
.sym 114475 $abc$40744$n3905
.sym 114476 basesoc_ctrl_bus_errors[13]
.sym 114477 $abc$40744$n116
.sym 114478 $abc$40744$n3814
.sym 114479 VexRiscv._zz_200_[4]
.sym 114480 VexRiscv._zz_287_[4]
.sym 114481 VexRiscv._zz_44_[1]
.sym 114482 VexRiscv._zz_44_[0]
.sym 114483 VexRiscv._zz_41_[4]
.sym 114484 VexRiscv._zz_200_[4]
.sym 114485 $abc$40744$n4192
.sym 114487 basesoc_dat_w[7]
.sym 114491 VexRiscv._zz_199_
.sym 114492 VexRiscv._zz_200_[30]
.sym 114495 VexRiscv._zz_41_[30]
.sym 114496 VexRiscv._zz_200_[30]
.sym 114497 $abc$40744$n4192
.sym 114499 basesoc_ctrl_storage[29]
.sym 114500 $abc$40744$n3817
.sym 114501 $abc$40744$n6052_1
.sym 114503 VexRiscv._zz_36_[12]
.sym 114507 VexRiscv.decode_to_execute_IS_MUL
.sym 114511 VexRiscv._zz_41_[5]
.sym 114512 VexRiscv._zz_200_[5]
.sym 114513 $abc$40744$n4192
.sym 114515 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 114516 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 114517 $abc$40744$n235
.sym 114518 VexRiscv._zz_193_
.sym 114519 VexRiscv._zz_36_[4]
.sym 114523 VexRiscv._zz_200_[3]
.sym 114524 VexRiscv._zz_287_[3]
.sym 114525 VexRiscv._zz_44_[1]
.sym 114526 VexRiscv._zz_44_[0]
.sym 114527 VexRiscv._zz_41_[3]
.sym 114528 VexRiscv._zz_200_[3]
.sym 114529 $abc$40744$n4192
.sym 114531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 114532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 114533 VexRiscv._zz_191_
.sym 114534 $abc$40744$n235
.sym 114535 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 114536 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 114537 $abc$40744$n235
.sym 114538 VexRiscv._zz_193_
.sym 114539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 114543 VexRiscv._zz_200_[18]
.sym 114544 VexRiscv._zz_287_[3]
.sym 114545 VexRiscv._zz_44_[1]
.sym 114546 VexRiscv._zz_44_[0]
.sym 114547 VexRiscv._zz_288_[4]
.sym 114548 VexRiscv._zz_288_[5]
.sym 114549 VexRiscv._zz_288_[6]
.sym 114551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 114555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 114559 VexRiscv._zz_287_[0]
.sym 114560 VexRiscv._zz_153_
.sym 114561 VexRiscv._zz_32_[1]
.sym 114563 VexRiscv.memory_arbitration_isValid
.sym 114564 VexRiscv.execute_to_memory_IS_MUL
.sym 114567 VexRiscv.decode_to_execute_RS2[21]
.sym 114568 VexRiscv._zz_153_
.sym 114569 VexRiscv._zz_42_[0]
.sym 114570 VexRiscv._zz_42_[1]
.sym 114571 basesoc_dat_w[7]
.sym 114575 $abc$40744$n4180
.sym 114576 VexRiscv._zz_152_[29]
.sym 114577 $abc$40744$n4236_1
.sym 114578 $abc$40744$n4729
.sym 114579 basesoc_dat_w[6]
.sym 114583 VexRiscv._zz_41_[21]
.sym 114584 $abc$40744$n3729_1
.sym 114585 $abc$40744$n4156
.sym 114587 $abc$40744$n4375_1
.sym 114588 VexRiscv._zz_171_[0]
.sym 114589 VexRiscv._zz_171_[1]
.sym 114590 VexRiscv._zz_152_[11]
.sym 114591 VexRiscv.decode_to_execute_RS2[29]
.sym 114592 VexRiscv._zz_153_
.sym 114593 VexRiscv._zz_42_[0]
.sym 114594 VexRiscv._zz_42_[1]
.sym 114595 $abc$40744$n4235
.sym 114596 $abc$40744$n4180
.sym 114597 VexRiscv._zz_152_[29]
.sym 114598 $abc$40744$n4234
.sym 114599 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 114600 VexRiscv.CsrPlugin_mepc[11]
.sym 114601 $abc$40744$n5004
.sym 114603 VexRiscv._zz_339_
.sym 114607 VexRiscv._zz_290_[29]
.sym 114608 VexRiscv._zz_152_[29]
.sym 114609 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114611 VexRiscv._zz_200_[19]
.sym 114612 VexRiscv._zz_287_[4]
.sym 114613 VexRiscv._zz_44_[1]
.sym 114614 VexRiscv._zz_44_[0]
.sym 114615 VexRiscv._zz_290_[21]
.sym 114616 VexRiscv._zz_152_[21]
.sym 114617 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114619 VexRiscv._zz_41_[29]
.sym 114620 $abc$40744$n3729_1
.sym 114621 $abc$40744$n4181
.sym 114623 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 114627 VexRiscv._zz_201_[29]
.sym 114628 $abc$40744$n4377_1
.sym 114629 $abc$40744$n4726
.sym 114631 $abc$40744$n5400_1
.sym 114632 $abc$40744$n5401
.sym 114635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 114636 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 114637 VexRiscv._zz_191_
.sym 114638 $abc$40744$n235
.sym 114639 $abc$40744$n5469
.sym 114640 $abc$40744$n5470_1
.sym 114643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 114644 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 114645 $abc$40744$n235
.sym 114646 VexRiscv._zz_193_
.sym 114647 VexRiscv.decode_to_execute_RS2[25]
.sym 114648 VexRiscv._zz_153_
.sym 114649 VexRiscv._zz_42_[0]
.sym 114650 VexRiscv._zz_42_[1]
.sym 114651 $abc$40744$n5415_1
.sym 114652 $abc$40744$n5416
.sym 114655 $abc$40744$n5466_1
.sym 114656 $abc$40744$n5467
.sym 114659 VexRiscv._zz_41_[25]
.sym 114660 $abc$40744$n3729_1
.sym 114661 $abc$40744$n4130_1
.sym 114663 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 114667 VexRiscv._zz_194_[3]
.sym 114668 VexRiscv._zz_323_[0]
.sym 114671 VexRiscv._zz_194_[2]
.sym 114672 VexRiscv._zz_323_[0]
.sym 114675 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 114676 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 114677 $abc$40744$n235
.sym 114678 VexRiscv._zz_193_
.sym 114679 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 114680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 114681 $abc$40744$n235
.sym 114682 VexRiscv._zz_193_
.sym 114683 VexRiscv.CsrPlugin_mepc[29]
.sym 114684 $abc$40744$n4384
.sym 114685 $abc$40744$n4382_1
.sym 114686 VexRiscv.CsrPlugin_mtval[29]
.sym 114687 VexRiscv._zz_216_[21]
.sym 114688 VexRiscv._zz_164_[21]
.sym 114689 $abc$40744$n4868
.sym 114691 VexRiscv._zz_217_[21]
.sym 114692 VexRiscv._zz_164_[21]
.sym 114693 $abc$40744$n6675_1
.sym 114695 VexRiscv._zz_217_[18]
.sym 114696 VexRiscv._zz_164_[18]
.sym 114697 $abc$40744$n6675_1
.sym 114699 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 114700 $abc$40744$n4437_1
.sym 114701 $abc$40744$n3638
.sym 114703 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 114704 $abc$40744$n4436_1
.sym 114705 VexRiscv.memory_arbitration_isValid
.sym 114706 VexRiscv.execute_to_memory_IS_DIV
.sym 114707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 114708 $abc$40744$n4313
.sym 114709 $abc$40744$n3638
.sym 114711 VexRiscv._zz_216_[18]
.sym 114712 VexRiscv._zz_164_[18]
.sym 114713 $abc$40744$n4868
.sym 114715 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 114716 $abc$40744$n4312_1
.sym 114717 VexRiscv.memory_arbitration_isValid
.sym 114718 VexRiscv.execute_to_memory_IS_DIV
.sym 114719 VexRiscv._zz_194_[15]
.sym 114720 VexRiscv._zz_323_[0]
.sym 114723 VexRiscv._zz_318_[7]
.sym 114724 VexRiscv._zz_195_[8]
.sym 114725 $abc$40744$n4265_1
.sym 114727 $abc$40744$n4943
.sym 114728 VexRiscv._zz_36_[18]
.sym 114729 $abc$40744$n4873_1
.sym 114731 VexRiscv._zz_36_[18]
.sym 114732 $abc$40744$n4514
.sym 114733 $abc$40744$n4267_1
.sym 114735 VexRiscv._zz_195_[10]
.sym 114736 VexRiscv._zz_194_[9]
.sym 114737 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114738 VexRiscv._zz_330_
.sym 114739 VexRiscv._zz_318_[9]
.sym 114740 VexRiscv._zz_195_[10]
.sym 114741 $abc$40744$n4265_1
.sym 114743 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 114744 $abc$40744$n4352
.sym 114745 VexRiscv.memory_arbitration_isValid
.sym 114746 VexRiscv.execute_to_memory_IS_DIV
.sym 114747 VexRiscv._zz_195_[14]
.sym 114748 VexRiscv._zz_194_[13]
.sym 114749 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114750 VexRiscv._zz_330_
.sym 114751 VexRiscv._zz_195_[9]
.sym 114752 VexRiscv._zz_194_[8]
.sym 114753 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114754 VexRiscv._zz_330_
.sym 114755 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 114756 $abc$40744$n4353_1
.sym 114757 $abc$40744$n3638
.sym 114759 $abc$40744$n4266_1
.sym 114760 VexRiscv._zz_35_[18]
.sym 114761 $abc$40744$n4515
.sym 114763 VexRiscv._zz_194_[29]
.sym 114764 VexRiscv._zz_323_[0]
.sym 114767 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 114768 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 114769 $abc$40744$n235
.sym 114770 VexRiscv._zz_193_
.sym 114771 $abc$40744$n4518
.sym 114772 VexRiscv._zz_79_[18]
.sym 114773 $abc$40744$n4266_1
.sym 114774 $abc$40744$n6672
.sym 114775 VexRiscv._zz_35_[18]
.sym 114776 $abc$40744$n4944_1
.sym 114777 $abc$40744$n4872
.sym 114779 $abc$40744$n5433_1
.sym 114780 $abc$40744$n5434
.sym 114783 $abc$40744$n5457
.sym 114784 $abc$40744$n5458
.sym 114787 $abc$40744$n4945
.sym 114788 VexRiscv._zz_79_[18]
.sym 114789 $abc$40744$n6712
.sym 114791 VexRiscv._zz_36_[18]
.sym 114795 VexRiscv._zz_195_[29]
.sym 114796 VexRiscv._zz_194_[28]
.sym 114797 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114798 VexRiscv._zz_330_
.sym 114799 VexRiscv._zz_318_[31]
.sym 114800 VexRiscv._zz_195_[32]
.sym 114801 $abc$40744$n4265_1
.sym 114803 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 114804 $abc$40744$n4770_1
.sym 114805 VexRiscv.memory_arbitration_isValid
.sym 114806 VexRiscv.execute_to_memory_IS_DIV
.sym 114807 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 114808 $abc$40744$n4771
.sym 114809 $abc$40744$n3638
.sym 114811 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 114812 $abc$40744$n4629_1
.sym 114813 $abc$40744$n3638
.sym 114815 VexRiscv._zz_318_[24]
.sym 114816 VexRiscv._zz_195_[25]
.sym 114817 $abc$40744$n4265_1
.sym 114819 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 114820 $abc$40744$n4628_1
.sym 114821 VexRiscv.memory_arbitration_isValid
.sym 114822 VexRiscv.execute_to_memory_IS_DIV
.sym 114823 VexRiscv._zz_194_[27]
.sym 114824 VexRiscv._zz_323_[0]
.sym 114827 VexRiscv._zz_318_[26]
.sym 114828 VexRiscv._zz_195_[27]
.sym 114829 $abc$40744$n4265_1
.sym 114831 VexRiscv._zz_194_[30]
.sym 114832 VexRiscv._zz_323_[0]
.sym 114835 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 114836 $abc$40744$n4669
.sym 114837 $abc$40744$n3638
.sym 114839 basesoc_dat_w[6]
.sym 114843 $abc$40744$n4707_1
.sym 114844 VexRiscv._zz_171_[0]
.sym 114845 VexRiscv._zz_171_[1]
.sym 114846 VexRiscv._zz_152_[28]
.sym 114847 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 114848 $abc$40744$n4668_1
.sym 114849 VexRiscv.memory_arbitration_isValid
.sym 114850 VexRiscv.execute_to_memory_IS_DIV
.sym 114851 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 114852 $abc$40744$n4610_1
.sym 114853 VexRiscv.memory_arbitration_isValid
.sym 114854 VexRiscv.execute_to_memory_IS_DIV
.sym 114855 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 114859 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 114863 VexRiscv._zz_318_[23]
.sym 114864 VexRiscv._zz_195_[24]
.sym 114865 $abc$40744$n4265_1
.sym 114867 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 114868 $abc$40744$n4611_1
.sym 114869 $abc$40744$n3638
.sym 114871 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 114875 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 114879 VexRiscv.CsrPlugin_mepc[5]
.sym 114880 VexRiscv.lastStagePc[5]
.sym 114881 $abc$40744$n2644
.sym 114903 VexRiscv._zz_41_[5]
.sym 114915 VexRiscv._zz_41_[3]
.sym 114923 basesoc_dat_w[1]
.sym 114931 basesoc_dat_w[5]
.sym 114939 basesoc_timer0_reload_storage[9]
.sym 114940 $abc$40744$n3907
.sym 114941 $abc$40744$n3896_1
.sym 114942 basesoc_timer0_load_storage[1]
.sym 114943 basesoc_dat_w[3]
.sym 114951 basesoc_dat_w[7]
.sym 114955 $abc$40744$n3896_1
.sym 114956 basesoc_timer0_load_storage[7]
.sym 114959 basesoc_ctrl_reset_reset_r
.sym 114963 basesoc_timer0_load_storage[15]
.sym 114964 $abc$40744$n3898_1
.sym 114965 $abc$40744$n5994_1
.sym 114966 $abc$40744$n5993
.sym 114967 $abc$40744$n3896_1
.sym 114968 $abc$40744$n3894_1
.sym 114969 sys_rst
.sym 114975 basesoc_dat_w[5]
.sym 114979 $abc$40744$n6453_1
.sym 114980 $abc$40744$n6080_1
.sym 114983 $abc$40744$n5925_1
.sym 114984 basesoc_timer0_value_status[6]
.sym 114985 $abc$40744$n3900_1
.sym 114986 basesoc_timer0_load_storage[22]
.sym 114987 $abc$40744$n5920_1
.sym 114988 basesoc_timer0_value_status[11]
.sym 114989 $abc$40744$n3907
.sym 114990 basesoc_timer0_reload_storage[11]
.sym 114991 basesoc_adr[4]
.sym 114992 $abc$40744$n3908_1
.sym 114995 sys_rst
.sym 114996 basesoc_ctrl_reset_reset_r
.sym 114999 basesoc_adr[4]
.sym 115000 $abc$40744$n3811
.sym 115003 $abc$40744$n13
.sym 115011 $abc$40744$n5925_1
.sym 115012 basesoc_timer0_value_status[3]
.sym 115015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 115019 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 115023 $abc$40744$n3688
.sym 115024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 115027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 115039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 115043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115044 $abc$40744$n3685
.sym 115045 VexRiscv._zz_136_[15]
.sym 115046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 115051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 115055 $abc$40744$n3713_1
.sym 115056 $abc$40744$n3714_1
.sym 115057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 115063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 115067 $abc$40744$n3712_1
.sym 115068 $abc$40744$n3715_1
.sym 115069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 115070 $abc$40744$n6657_1
.sym 115071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 115075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 115079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 115083 slave_sel_r[1]
.sym 115084 spiflash_bus_dat_r[26]
.sym 115085 $abc$40744$n6515_1
.sym 115087 basesoc_uart_phy_storage[24]
.sym 115088 $abc$40744$n126
.sym 115089 basesoc_adr[0]
.sym 115090 basesoc_adr[1]
.sym 115091 slave_sel_r[1]
.sym 115092 spiflash_bus_dat_r[27]
.sym 115093 $abc$40744$n6517
.sym 115095 $abc$40744$n229
.sym 115096 $abc$40744$n3691
.sym 115097 $abc$40744$n3694
.sym 115098 $abc$40744$n3697
.sym 115099 $abc$40744$n3695
.sym 115100 $abc$40744$n3696
.sym 115103 $abc$40744$n6455_1
.sym 115104 $abc$40744$n6456
.sym 115107 basesoc_uart_phy_tx_busy
.sym 115108 basesoc_uart_phy_uart_clk_txen
.sym 115109 $abc$40744$n3847_1
.sym 115111 $abc$40744$n6432_1
.sym 115112 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 115113 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 115114 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 115115 VexRiscv._zz_195_[13]
.sym 115116 VexRiscv._zz_195_[14]
.sym 115117 VexRiscv._zz_313_
.sym 115119 $abc$40744$n6437
.sym 115120 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 115121 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 115122 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 115123 $abc$40744$n3714_1
.sym 115124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115131 $abc$40744$n3713_1
.sym 115132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115135 basesoc_adr[3]
.sym 115136 basesoc_adr[2]
.sym 115137 $abc$40744$n3812
.sym 115139 basesoc_adr[4]
.sym 115140 $abc$40744$n3911
.sym 115143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 115144 VexRiscv._zz_136_[6]
.sym 115145 VexRiscv._zz_136_[5]
.sym 115147 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 115148 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 115149 VexRiscv.memory_arbitration_isValid
.sym 115151 VexRiscv._zz_195_[5]
.sym 115152 VexRiscv._zz_195_[6]
.sym 115153 VexRiscv._zz_313_
.sym 115155 $abc$40744$n6566
.sym 115156 $abc$40744$n3598_1
.sym 115159 VexRiscv._zz_136_[5]
.sym 115160 VexRiscv._zz_136_[6]
.sym 115163 $abc$40744$n6564
.sym 115164 $abc$40744$n3598_1
.sym 115167 $abc$40744$n6546
.sym 115168 $abc$40744$n3598_1
.sym 115171 $abc$40744$n6540
.sym 115172 $abc$40744$n3598_1
.sym 115175 $abc$40744$n3610_1
.sym 115176 slave_sel[2]
.sym 115179 basesoc_counter[0]
.sym 115180 basesoc_counter[1]
.sym 115183 $abc$40744$n3764
.sym 115184 VexRiscv.memory_arbitration_isValid
.sym 115185 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 115186 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 115187 $abc$40744$n3753
.sym 115188 VexRiscv.memory_arbitration_isValid
.sym 115189 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 115190 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 115191 basesoc_vexriscv_dbus_cyc
.sym 115192 $abc$40744$n3611_1
.sym 115193 grant
.sym 115195 $abc$40744$n3610_1
.sym 115196 slave_sel[1]
.sym 115197 spiflash_i
.sym 115199 VexRiscv.CsrPlugin_interrupt_valid
.sym 115200 $abc$40744$n3762
.sym 115201 $abc$40744$n3751
.sym 115202 $abc$40744$n3719_1
.sym 115203 $abc$40744$n3610_1
.sym 115204 $abc$40744$n3600
.sym 115207 spram_bus_ack
.sym 115208 $abc$40744$n6453_1
.sym 115211 $abc$40744$n231
.sym 115212 $abc$40744$n3609_1
.sym 115215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 115216 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 115217 VexRiscv._zz_191_
.sym 115218 $abc$40744$n235
.sym 115219 $abc$40744$n3750
.sym 115220 $abc$40744$n2586
.sym 115221 $abc$40744$n3770
.sym 115223 basesoc_vexriscv_dbus_cyc
.sym 115224 grant
.sym 115227 $abc$40744$n3611_1
.sym 115228 basesoc_vexriscv_dbus_cyc
.sym 115229 grant
.sym 115231 $abc$40744$n6025
.sym 115232 $abc$40744$n3795
.sym 115235 $abc$40744$n3634_1
.sym 115236 VexRiscv._zz_321_
.sym 115239 basesoc_uart_phy_rx_busy
.sym 115240 $abc$40744$n6930
.sym 115243 basesoc_uart_phy_rx_busy
.sym 115244 $abc$40744$n6912
.sym 115247 basesoc_uart_phy_rx_busy
.sym 115248 $abc$40744$n6918
.sym 115251 basesoc_uart_phy_rx_busy
.sym 115252 $abc$40744$n6934
.sym 115255 basesoc_uart_phy_rx_busy
.sym 115256 $abc$40744$n6910
.sym 115259 basesoc_uart_phy_rx_busy
.sym 115260 $abc$40744$n6924
.sym 115263 basesoc_uart_phy_rx_busy
.sym 115264 $abc$40744$n6932
.sym 115267 basesoc_uart_phy_rx_busy
.sym 115268 $abc$40744$n6936
.sym 115271 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 115272 VexRiscv.memory_arbitration_isValid
.sym 115273 VexRiscv.execute_to_memory_IS_DIV
.sym 115275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 115276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 115277 $abc$40744$n3774
.sym 115279 $abc$40744$n3599
.sym 115280 $abc$40744$n6558
.sym 115283 $abc$40744$n3599
.sym 115284 $abc$40744$n6550
.sym 115287 $abc$40744$n3676
.sym 115288 $abc$40744$n235
.sym 115291 $abc$40744$n3599
.sym 115292 $abc$40744$n6528
.sym 115296 count[0]
.sym 115298 $PACKER_VCC_NET
.sym 115299 $abc$40744$n3599
.sym 115300 $abc$40744$n6552
.sym 115303 basesoc_uart_phy_rx_busy
.sym 115304 $abc$40744$n6948
.sym 115307 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 115308 VexRiscv.CsrPlugin_mepc[2]
.sym 115309 $abc$40744$n5004
.sym 115311 basesoc_uart_phy_rx_busy
.sym 115312 $abc$40744$n6944
.sym 115315 basesoc_uart_phy_rx_busy
.sym 115316 $abc$40744$n6952
.sym 115319 basesoc_uart_phy_rx_busy
.sym 115320 $abc$40744$n6942
.sym 115323 basesoc_uart_phy_rx_busy
.sym 115324 $abc$40744$n6950
.sym 115327 VexRiscv.lastStageIsFiring
.sym 115328 VexRiscv.memory_arbitration_isValid
.sym 115329 $abc$40744$n3749
.sym 115331 VexRiscv.CsrPlugin_mepc[2]
.sym 115332 VexRiscv.lastStagePc[2]
.sym 115333 $abc$40744$n2644
.sym 115335 basesoc_uart_phy_rx_busy
.sym 115336 $abc$40744$n6962
.sym 115339 $abc$40744$n6661_1
.sym 115340 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115341 VexRiscv._zz_32_[1]
.sym 115343 VexRiscv._zz_32_[0]
.sym 115344 VexRiscv._zz_200_[1]
.sym 115345 VexRiscv._zz_288_[1]
.sym 115347 VexRiscv._zz_32_[0]
.sym 115348 VexRiscv._zz_32_[1]
.sym 115351 basesoc_uart_phy_rx_busy
.sym 115352 $abc$40744$n6966
.sym 115355 $abc$40744$n6968
.sym 115356 basesoc_uart_phy_rx_busy
.sym 115359 basesoc_uart_phy_rx_busy
.sym 115360 $abc$40744$n6956
.sym 115363 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 115364 VexRiscv.CsrPlugin_mepc[4]
.sym 115365 $abc$40744$n5004
.sym 115367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 115371 $abc$40744$n4919
.sym 115372 VexRiscv._zz_36_[12]
.sym 115373 $abc$40744$n4873_1
.sym 115375 $abc$40744$n4820_1
.sym 115376 $abc$40744$n4818_1
.sym 115377 $abc$40744$n3749
.sym 115379 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 115383 $abc$40744$n4412_1
.sym 115384 VexRiscv._zz_36_[12]
.sym 115385 $abc$40744$n4267_1
.sym 115387 $abc$40744$n4887_1
.sym 115388 VexRiscv._zz_36_[4]
.sym 115389 $abc$40744$n4873_1
.sym 115391 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 115395 VexRiscv._zz_200_[12]
.sym 115396 VexRiscv._zz_171_[0]
.sym 115397 VexRiscv._zz_44_[1]
.sym 115398 VexRiscv._zz_44_[0]
.sym 115399 basesoc_dat_w[5]
.sym 115403 VexRiscv._zz_41_[2]
.sym 115404 VexRiscv._zz_200_[2]
.sym 115405 $abc$40744$n4192
.sym 115407 VexRiscv._zz_290_[12]
.sym 115408 VexRiscv._zz_152_[12]
.sym 115409 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115411 VexRiscv._zz_153_
.sym 115412 $abc$40744$n6773_1
.sym 115413 VexRiscv._zz_32_[0]
.sym 115414 VexRiscv._zz_32_[1]
.sym 115415 VexRiscv._zz_289_[0]
.sym 115416 VexRiscv._zz_288_[0]
.sym 115417 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115418 VexRiscv._zz_32_[1]
.sym 115419 VexRiscv._zz_41_[0]
.sym 115420 VexRiscv._zz_200_[0]
.sym 115421 $abc$40744$n4192
.sym 115423 $abc$40744$n4073
.sym 115424 VexRiscv._zz_49_[0]
.sym 115425 VexRiscv._zz_49_[1]
.sym 115426 VexRiscv._zz_152_[12]
.sym 115427 VexRiscv._zz_41_[11]
.sym 115428 VexRiscv._zz_200_[11]
.sym 115429 $abc$40744$n4192
.sym 115431 $abc$40744$n3817
.sym 115432 basesoc_ctrl_storage[30]
.sym 115433 $abc$40744$n3814
.sym 115434 basesoc_ctrl_storage[22]
.sym 115435 basesoc_ctrl_bus_errors[30]
.sym 115436 $abc$40744$n3911
.sym 115437 $abc$40744$n6057
.sym 115438 $abc$40744$n6059
.sym 115439 basesoc_ctrl_bus_errors[11]
.sym 115440 $abc$40744$n3905
.sym 115441 $abc$40744$n6039
.sym 115443 basesoc_ctrl_bus_errors[27]
.sym 115444 $abc$40744$n3911
.sym 115445 $abc$40744$n6038_1
.sym 115446 $abc$40744$n6040_1
.sym 115447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115448 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 115449 VexRiscv._zz_191_
.sym 115450 $abc$40744$n235
.sym 115451 $abc$40744$n3817
.sym 115452 basesoc_ctrl_storage[27]
.sym 115453 $abc$40744$n3814
.sym 115454 basesoc_ctrl_storage[19]
.sym 115456 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 115458 $PACKER_VCC_NET
.sym 115459 basesoc_ctrl_bus_errors[14]
.sym 115460 $abc$40744$n3905
.sym 115461 $abc$40744$n6058_1
.sym 115463 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 115467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 115471 VexRiscv._zz_41_[12]
.sym 115472 $abc$40744$n3729_1
.sym 115473 $abc$40744$n4074
.sym 115475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 115479 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 115483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 115487 VexRiscv._zz_130_[5]
.sym 115488 VexRiscv._zz_288_[5]
.sym 115489 VexRiscv._zz_42_[0]
.sym 115490 VexRiscv._zz_42_[1]
.sym 115491 VexRiscv._zz_41_[5]
.sym 115492 $abc$40744$n3729_1
.sym 115493 $abc$40744$n4121
.sym 115495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 115499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 115503 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 115504 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 115505 $abc$40744$n235
.sym 115506 VexRiscv._zz_193_
.sym 115507 VexRiscv._zz_41_[6]
.sym 115508 $abc$40744$n3729_1
.sym 115509 $abc$40744$n4084
.sym 115511 VexRiscv.decode_to_execute_RS2[18]
.sym 115512 VexRiscv._zz_153_
.sym 115513 VexRiscv._zz_42_[0]
.sym 115514 VexRiscv._zz_42_[1]
.sym 115515 VexRiscv._zz_130_[6]
.sym 115516 VexRiscv._zz_288_[6]
.sym 115517 VexRiscv._zz_42_[0]
.sym 115518 VexRiscv._zz_42_[1]
.sym 115519 VexRiscv._zz_41_[18]
.sym 115520 $abc$40744$n3729_1
.sym 115521 $abc$40744$n4142_1
.sym 115523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 115524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 115525 VexRiscv._zz_191_
.sym 115526 $abc$40744$n235
.sym 115527 $abc$40744$n3908_1
.sym 115528 basesoc_ctrl_bus_errors[22]
.sym 115529 $abc$40744$n110
.sym 115530 $abc$40744$n3811
.sym 115531 VexRiscv._zz_41_[19]
.sym 115532 $abc$40744$n3729_1
.sym 115533 $abc$40744$n4070
.sym 115535 $abc$40744$n4141
.sym 115536 VexRiscv._zz_152_[18]
.sym 115537 $abc$40744$n4235
.sym 115538 $abc$40744$n4234
.sym 115539 basesoc_ctrl_bus_errors[19]
.sym 115540 $abc$40744$n3908_1
.sym 115541 $abc$40744$n3811
.sym 115542 basesoc_ctrl_storage[11]
.sym 115543 $abc$40744$n4141
.sym 115544 $abc$40744$n4236_1
.sym 115545 VexRiscv._zz_152_[18]
.sym 115546 $abc$40744$n4527
.sym 115547 basesoc_dat_w[3]
.sym 115551 VexRiscv.decode_to_execute_RS2[19]
.sym 115552 VexRiscv._zz_153_
.sym 115553 VexRiscv._zz_42_[0]
.sym 115554 VexRiscv._zz_42_[1]
.sym 115555 $abc$40744$n4239_1
.sym 115556 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 115557 $abc$40744$n4526
.sym 115558 $abc$40744$n3727_1
.sym 115559 VexRiscv.execute_arbitration_isStuckByOthers
.sym 115563 VexRiscv.decode_to_execute_RS2[26]
.sym 115564 VexRiscv._zz_153_
.sym 115565 VexRiscv._zz_42_[0]
.sym 115566 VexRiscv._zz_42_[1]
.sym 115567 VexRiscv._zz_41_[16]
.sym 115568 $abc$40744$n3729_1
.sym 115569 $abc$40744$n4153
.sym 115571 VexRiscv._zz_200_[26]
.sym 115572 VexRiscv._zz_288_[6]
.sym 115573 VexRiscv._zz_44_[1]
.sym 115574 VexRiscv._zz_44_[0]
.sym 115575 VexRiscv.decode_to_execute_RS2[16]
.sym 115576 VexRiscv._zz_153_
.sym 115577 VexRiscv._zz_42_[0]
.sym 115578 VexRiscv._zz_42_[1]
.sym 115579 VexRiscv._zz_41_[26]
.sym 115580 $abc$40744$n3729_1
.sym 115581 $abc$40744$n4124_1
.sym 115583 VexRiscv.decode_to_execute_RS2[27]
.sym 115584 VexRiscv._zz_153_
.sym 115585 VexRiscv._zz_42_[0]
.sym 115586 VexRiscv._zz_42_[1]
.sym 115587 VexRiscv._zz_41_[27]
.sym 115588 $abc$40744$n3729_1
.sym 115589 $abc$40744$n4171
.sym 115591 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 115595 $abc$40744$n3600
.sym 115596 $abc$40744$n3611_1
.sym 115597 grant
.sym 115599 VexRiscv._zz_41_[22]
.sym 115600 $abc$40744$n3729_1
.sym 115601 $abc$40744$n4135
.sym 115603 $abc$40744$n3999
.sym 115604 VexRiscv._zz_201_[15]
.sym 115605 $abc$40744$n4228
.sym 115606 VexRiscv.CsrPlugin_mepc[15]
.sym 115607 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 115611 VexRiscv.decode_to_execute_RS2[22]
.sym 115612 VexRiscv._zz_153_
.sym 115613 VexRiscv._zz_42_[0]
.sym 115614 VexRiscv._zz_42_[1]
.sym 115615 VexRiscv._zz_200_[24]
.sym 115616 VexRiscv._zz_288_[4]
.sym 115617 VexRiscv._zz_44_[1]
.sym 115618 VexRiscv._zz_44_[0]
.sym 115619 VexRiscv._zz_287_[2]
.sym 115620 VexRiscv._zz_153_
.sym 115621 VexRiscv._zz_32_[1]
.sym 115623 VexRiscv._zz_318_[5]
.sym 115624 VexRiscv._zz_195_[6]
.sym 115625 $abc$40744$n4265_1
.sym 115627 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 115628 $abc$40744$n4263_1
.sym 115629 VexRiscv.memory_arbitration_isValid
.sym 115630 VexRiscv.execute_to_memory_IS_DIV
.sym 115631 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 115632 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 115633 $abc$40744$n235
.sym 115634 VexRiscv._zz_193_
.sym 115635 $abc$40744$n5472_1
.sym 115636 $abc$40744$n5473
.sym 115639 VexRiscv.CsrPlugin_mepc[11]
.sym 115640 $abc$40744$n4384
.sym 115641 $abc$40744$n4382_1
.sym 115642 VexRiscv.CsrPlugin_mtval[11]
.sym 115643 $abc$40744$n5394_1
.sym 115644 $abc$40744$n5395
.sym 115647 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 115648 $abc$40744$n4264_1
.sym 115649 $abc$40744$n3638
.sym 115651 $abc$40744$n4155
.sym 115652 VexRiscv._zz_49_[0]
.sym 115653 VexRiscv._zz_49_[1]
.sym 115654 VexRiscv._zz_152_[21]
.sym 115655 VexRiscv._zz_318_[13]
.sym 115656 VexRiscv._zz_195_[14]
.sym 115657 $abc$40744$n4265_1
.sym 115659 VexRiscv._zz_194_[13]
.sym 115660 VexRiscv._zz_323_[0]
.sym 115663 $abc$40744$n4967
.sym 115664 VexRiscv._zz_36_[24]
.sym 115665 $abc$40744$n4873_1
.sym 115667 VexRiscv._zz_36_[24]
.sym 115668 $abc$40744$n4622_1
.sym 115669 $abc$40744$n4267_1
.sym 115671 VexRiscv._zz_35_[24]
.sym 115672 $abc$40744$n4623_1
.sym 115673 $abc$40744$n4266_1
.sym 115675 VexRiscv._zz_318_[1]
.sym 115676 VexRiscv._zz_195_[2]
.sym 115677 $abc$40744$n4265_1
.sym 115679 VexRiscv._zz_194_[8]
.sym 115680 VexRiscv._zz_323_[0]
.sym 115683 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 115684 $abc$40744$n4848_1
.sym 115685 VexRiscv.memory_arbitration_isValid
.sym 115686 VexRiscv.execute_to_memory_IS_DIV
.sym 115687 VexRiscv._zz_36_[25]
.sym 115688 $abc$40744$n4644_1
.sym 115689 $abc$40744$n4267_1
.sym 115691 $abc$40744$n4525
.sym 115692 $abc$40744$n4529
.sym 115693 $abc$40744$n4523
.sym 115694 $abc$40744$n3749
.sym 115695 VexRiscv._zz_194_[20]
.sym 115696 VexRiscv._zz_323_[0]
.sym 115699 $abc$40744$n4266_1
.sym 115700 VexRiscv._zz_35_[25]
.sym 115701 $abc$40744$n4645
.sym 115703 $abc$40744$n4971_1
.sym 115704 VexRiscv._zz_36_[25]
.sym 115705 $abc$40744$n4873_1
.sym 115707 $abc$40744$n3977
.sym 115708 $abc$40744$n3979
.sym 115711 $abc$40744$n4129
.sym 115712 VexRiscv._zz_152_[25]
.sym 115713 $abc$40744$n4235
.sym 115714 $abc$40744$n4234
.sym 115715 $abc$40744$n4235
.sym 115716 $abc$40744$n4236_1
.sym 115717 $abc$40744$n4123
.sym 115718 VexRiscv._zz_152_[26]
.sym 115719 $abc$40744$n4655
.sym 115720 $abc$40744$n4653
.sym 115721 $abc$40744$n3749
.sym 115723 VexRiscv._zz_290_[26]
.sym 115724 VexRiscv._zz_152_[26]
.sym 115725 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115726 $abc$40744$n4239_1
.sym 115727 VexRiscv._zz_194_[23]
.sym 115728 VexRiscv._zz_323_[0]
.sym 115731 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 115735 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 115739 VexRiscv._zz_194_[22]
.sym 115740 VexRiscv._zz_323_[0]
.sym 115743 VexRiscv._zz_194_[25]
.sym 115744 VexRiscv._zz_323_[0]
.sym 115747 VexRiscv._zz_194_[16]
.sym 115748 VexRiscv._zz_323_[0]
.sym 115751 $abc$40744$n4234
.sym 115752 $abc$40744$n6687_1
.sym 115753 $abc$40744$n3727_1
.sym 115754 $abc$40744$n4676_1
.sym 115755 VexRiscv.CsrPlugin_mtval[5]
.sym 115756 $abc$40744$n4230_1
.sym 115757 $abc$40744$n4227_1
.sym 115759 VexRiscv._zz_194_[24]
.sym 115760 VexRiscv._zz_323_[0]
.sym 115763 VexRiscv._zz_194_[31]
.sym 115764 VexRiscv._zz_323_[0]
.sym 115767 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 115768 $abc$40744$n4650_1
.sym 115769 VexRiscv.memory_arbitration_isValid
.sym 115770 VexRiscv.execute_to_memory_IS_DIV
.sym 115771 basesoc_ctrl_reset_reset_r
.sym 115775 $abc$40744$n4226
.sym 115776 VexRiscv._zz_171_[0]
.sym 115777 VexRiscv._zz_171_[1]
.sym 115778 VexRiscv._zz_152_[5]
.sym 115779 $abc$40744$n4069
.sym 115780 VexRiscv._zz_49_[0]
.sym 115781 VexRiscv._zz_49_[1]
.sym 115782 VexRiscv._zz_152_[19]
.sym 115783 $abc$40744$n4543
.sym 115784 $abc$40744$n4545
.sym 115785 $abc$40744$n4541
.sym 115786 $abc$40744$n3749
.sym 115787 VexRiscv._zz_35_[19]
.sym 115788 $abc$40744$n4533
.sym 115789 $abc$40744$n4266_1
.sym 115791 $abc$40744$n4947_1
.sym 115792 VexRiscv._zz_36_[19]
.sym 115793 $abc$40744$n4873_1
.sym 115795 VexRiscv._zz_35_[19]
.sym 115796 $abc$40744$n4948
.sym 115797 $abc$40744$n4872
.sym 115799 VexRiscv._zz_36_[26]
.sym 115800 $abc$40744$n4662
.sym 115801 $abc$40744$n4267_1
.sym 115803 $abc$40744$n4677
.sym 115804 $abc$40744$n6688_1
.sym 115805 $abc$40744$n4671
.sym 115806 $abc$40744$n3749
.sym 115807 VexRiscv._zz_36_[19]
.sym 115808 $abc$40744$n4532
.sym 115809 $abc$40744$n4267_1
.sym 115811 $abc$40744$n4975
.sym 115812 VexRiscv._zz_36_[26]
.sym 115813 $abc$40744$n4873_1
.sym 115815 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 115816 $abc$40744$n4239_1
.sym 115819 VexRiscv._zz_36_[19]
.sym 115823 VexRiscv._zz_41_[6]
.sym 115827 $abc$40744$n3999
.sym 115828 VexRiscv._zz_201_[5]
.sym 115829 $abc$40744$n4228
.sym 115830 VexRiscv.CsrPlugin_mepc[5]
.sym 115831 VexRiscv._zz_41_[22]
.sym 115835 VexRiscv._zz_36_[26]
.sym 115839 VexRiscv._zz_36_[25]
.sym 115843 $abc$40744$n4546
.sym 115844 $abc$40744$n4234
.sym 115845 $abc$40744$n4547
.sym 115846 $abc$40744$n3727_1
.sym 115867 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 115879 basesoc_timer0_reload_storage[1]
.sym 115880 basesoc_timer0_value[1]
.sym 115881 basesoc_timer0_eventmanager_status_w
.sym 115887 basesoc_timer0_load_storage[1]
.sym 115888 $abc$40744$n6138_1
.sym 115889 basesoc_timer0_en_storage
.sym 115907 sys_rst
.sym 115908 basesoc_timer0_value[0]
.sym 115909 basesoc_timer0_en_storage
.sym 115911 $abc$40744$n5992_1
.sym 115912 $abc$40744$n5995
.sym 115913 $abc$40744$n5998_1
.sym 115914 $abc$40744$n3895
.sym 115915 basesoc_timer0_value_status[15]
.sym 115916 $abc$40744$n5920_1
.sym 115917 $abc$40744$n5999
.sym 115919 basesoc_timer0_reload_storage[15]
.sym 115920 $abc$40744$n3907
.sym 115921 $abc$40744$n3900_1
.sym 115922 basesoc_timer0_load_storage[23]
.sym 115923 $abc$40744$n5923_1
.sym 115924 basesoc_timer0_value_status[16]
.sym 115925 $abc$40744$n3907
.sym 115926 basesoc_timer0_reload_storage[8]
.sym 115927 basesoc_timer0_load_storage[0]
.sym 115928 $abc$40744$n6136
.sym 115929 basesoc_timer0_en_storage
.sym 115931 basesoc_timer0_load_storage[15]
.sym 115932 $abc$40744$n6166
.sym 115933 basesoc_timer0_en_storage
.sym 115935 basesoc_timer0_reload_storage[15]
.sym 115936 $abc$40744$n6750
.sym 115937 basesoc_timer0_eventmanager_status_w
.sym 115939 $abc$40744$n5925_1
.sym 115940 basesoc_timer0_value_status[0]
.sym 115941 $abc$40744$n3900_1
.sym 115942 basesoc_timer0_load_storage[16]
.sym 115943 basesoc_timer0_value[6]
.sym 115947 basesoc_timer0_value[5]
.sym 115951 basesoc_timer0_value[15]
.sym 115955 basesoc_timer0_value[11]
.sym 115959 basesoc_timer0_value[27]
.sym 115963 basesoc_timer0_value[3]
.sym 115967 basesoc_timer0_value[28]
.sym 115971 basesoc_timer0_value_status[5]
.sym 115972 $abc$40744$n5925_1
.sym 115973 $abc$40744$n5920_1
.sym 115974 basesoc_timer0_value_status[13]
.sym 115975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 115979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115983 $abc$40744$n6656
.sym 115984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115987 basesoc_timer0_reload_storage[24]
.sym 115988 $abc$40744$n3913
.sym 115989 basesoc_timer0_reload_storage[16]
.sym 115990 $abc$40744$n3910_1
.sym 115991 basesoc_adr[4]
.sym 115992 $abc$40744$n3817
.sym 115995 VexRiscv._zz_136_[15]
.sym 115999 basesoc_adr[4]
.sym 116000 $abc$40744$n3814
.sym 116003 basesoc_timer0_reload_storage[24]
.sym 116004 $abc$40744$n6777
.sym 116005 basesoc_timer0_eventmanager_status_w
.sym 116007 $abc$40744$n5621
.sym 116008 $abc$40744$n5620_1
.sym 116009 VexRiscv._zz_321_
.sym 116011 $abc$40744$n5552_1
.sym 116012 $abc$40744$n5551
.sym 116013 VexRiscv._zz_321_
.sym 116015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 116016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 116018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116019 $abc$40744$n5576_1
.sym 116020 $abc$40744$n5575
.sym 116021 VexRiscv._zz_321_
.sym 116023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 116027 $abc$40744$n3850_1
.sym 116028 basesoc_uart_phy_tx_bitcount[0]
.sym 116029 basesoc_uart_phy_tx_busy
.sym 116030 basesoc_uart_phy_uart_clk_txen
.sym 116031 $abc$40744$n3714_1
.sym 116032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 116036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 116039 $abc$40744$n6041
.sym 116040 $abc$40744$n6037
.sym 116041 $abc$40744$n3795
.sym 116043 $abc$40744$n6428
.sym 116044 $abc$40744$n6426
.sym 116045 $abc$40744$n6429
.sym 116047 $abc$40744$n5876
.sym 116048 $abc$40744$n5875
.sym 116049 $abc$40744$n3840_1
.sym 116051 basesoc_uart_phy_rx_busy
.sym 116052 $abc$40744$n6906
.sym 116056 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 116057 basesoc_uart_phy_storage[0]
.sym 116059 VexRiscv._zz_195_[28]
.sym 116060 VexRiscv._zz_195_[29]
.sym 116061 VexRiscv._zz_313_
.sym 116063 basesoc_uart_phy_uart_clk_txen
.sym 116064 basesoc_uart_phy_tx_bitcount[0]
.sym 116065 basesoc_uart_phy_tx_busy
.sym 116066 $abc$40744$n3847_1
.sym 116067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 116071 VexRiscv._zz_289_[2]
.sym 116075 $abc$40744$n6427
.sym 116076 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 116077 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 116078 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 116079 $abc$40744$n4379
.sym 116080 $abc$40744$n4377
.sym 116081 $abc$40744$n4723
.sym 116082 csrbankarray_sel_r
.sym 116083 $abc$40744$n4377
.sym 116084 $abc$40744$n4379
.sym 116085 $abc$40744$n4723
.sym 116086 csrbankarray_sel_r
.sym 116087 $abc$40744$n4377
.sym 116088 $abc$40744$n4723
.sym 116089 $abc$40744$n4379
.sym 116090 csrbankarray_sel_r
.sym 116091 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 116095 $abc$40744$n4377
.sym 116096 $abc$40744$n4379
.sym 116097 $abc$40744$n4723
.sym 116098 csrbankarray_sel_r
.sym 116099 $abc$40744$n4723
.sym 116100 $abc$40744$n4379
.sym 116101 $abc$40744$n4377
.sym 116102 csrbankarray_sel_r
.sym 116103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116105 $abc$40744$n3763
.sym 116106 VexRiscv._zz_136_[25]
.sym 116107 basesoc_dat_w[1]
.sym 116111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116112 $abc$40744$n3714_1
.sym 116113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116115 basesoc_ctrl_reset_reset_r
.sym 116119 sys_rst
.sym 116120 $abc$40744$n3599
.sym 116123 basesoc_dat_w[3]
.sym 116127 $abc$40744$n3713_1
.sym 116128 $abc$40744$n3761
.sym 116129 $abc$40744$n3752
.sym 116131 $abc$40744$n190
.sym 116132 $abc$40744$n192
.sym 116133 $abc$40744$n194
.sym 116134 $abc$40744$n196
.sym 116135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116136 VexRiscv._zz_136_[25]
.sym 116137 $abc$40744$n3783
.sym 116138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 116139 $abc$40744$n3603
.sym 116140 $abc$40744$n3604_1
.sym 116143 $abc$40744$n3767
.sym 116144 $abc$40744$n3760
.sym 116145 $abc$40744$n3764
.sym 116146 $abc$40744$n3759
.sym 116147 $abc$40744$n3602
.sym 116148 $abc$40744$n3605_1
.sym 116151 $abc$40744$n3692
.sym 116152 $abc$40744$n3693
.sym 116155 $abc$40744$n3756
.sym 116156 $abc$40744$n3760
.sym 116157 $abc$40744$n3753
.sym 116158 $abc$40744$n3759
.sym 116159 count[0]
.sym 116160 $abc$40744$n200
.sym 116161 $abc$40744$n202
.sym 116162 $abc$40744$n198
.sym 116163 $abc$40744$n202
.sym 116167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 116168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 116169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 116170 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 116171 $abc$40744$n3767
.sym 116172 VexRiscv.execute_arbitration_isValid
.sym 116173 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 116174 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 116175 $abc$40744$n3605_1
.sym 116176 $abc$40744$n3602
.sym 116177 $abc$40744$n3609_1
.sym 116178 $abc$40744$n3636
.sym 116179 $abc$40744$n3756
.sym 116180 VexRiscv.execute_arbitration_isValid
.sym 116181 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 116182 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 116183 spram_bus_ack
.sym 116184 basesoc_bus_wishbone_ack
.sym 116185 spiflash_bus_ack
.sym 116187 basesoc_adr[2]
.sym 116191 $abc$40744$n5342
.sym 116192 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 116193 $abc$40744$n5315_1
.sym 116195 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 116196 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 116197 VexRiscv.execute_arbitration_isValid
.sym 116199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 116200 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 116201 $abc$40744$n3722_1
.sym 116203 VexRiscv._zz_90_
.sym 116204 $abc$40744$n3721_1
.sym 116205 VexRiscv.execute_arbitration_isValid
.sym 116206 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 116207 $abc$40744$n3724_1
.sym 116208 VexRiscv._zz_321_
.sym 116209 $abc$40744$n3726_1
.sym 116210 $abc$40744$n3634_1
.sym 116211 $abc$40744$n2586
.sym 116212 $abc$40744$n3721_1
.sym 116213 $abc$40744$n4843
.sym 116215 $abc$40744$n4840
.sym 116219 count[11]
.sym 116220 count[12]
.sym 116221 count[13]
.sym 116222 count[15]
.sym 116223 $abc$40744$n5313_1
.sym 116224 $abc$40744$n233
.sym 116225 basesoc_vexriscv_dbus_cyc
.sym 116226 $abc$40744$n3635_1
.sym 116227 VexRiscv._zz_321_
.sym 116228 $abc$40744$n3634_1
.sym 116231 basesoc_uart_phy_rx_busy
.sym 116232 $abc$40744$n6926
.sym 116235 $abc$40744$n6023
.sym 116236 $abc$40744$n6019
.sym 116237 $abc$40744$n3795
.sym 116239 VexRiscv._zz_90_
.sym 116240 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 116241 VexRiscv.execute_arbitration_isValid
.sym 116242 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 116243 $abc$40744$n6054_1
.sym 116244 $abc$40744$n6050_1
.sym 116245 $abc$40744$n3795
.sym 116247 VexRiscv.execute_arbitration_isValid
.sym 116248 VexRiscv.decode_to_execute_IS_CSR
.sym 116251 VexRiscv.CsrPlugin_mepc[11]
.sym 116252 VexRiscv.lastStagePc[11]
.sym 116253 $abc$40744$n2644
.sym 116255 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 116256 VexRiscv.CsrPlugin_mepc[13]
.sym 116257 $abc$40744$n5004
.sym 116259 basesoc_uart_phy_rx_busy
.sym 116260 $abc$40744$n6922
.sym 116264 basesoc_uart_rx_fifo_level0[0]
.sym 116269 basesoc_uart_rx_fifo_level0[1]
.sym 116273 basesoc_uart_rx_fifo_level0[2]
.sym 116274 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 116277 basesoc_uart_rx_fifo_level0[3]
.sym 116278 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 116281 basesoc_uart_rx_fifo_level0[4]
.sym 116282 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 116283 $abc$40744$n5338
.sym 116284 VexRiscv._zz_339_
.sym 116285 $abc$40744$n5315_1
.sym 116287 $abc$40744$n5320_1
.sym 116288 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 116289 $abc$40744$n5315_1
.sym 116291 basesoc_uart_rx_fifo_level0[0]
.sym 116292 basesoc_uart_rx_fifo_level0[1]
.sym 116293 basesoc_uart_rx_fifo_level0[2]
.sym 116294 basesoc_uart_rx_fifo_level0[3]
.sym 116295 $abc$40744$n3743
.sym 116296 $abc$40744$n3746
.sym 116297 $abc$40744$n3727_1
.sym 116298 $abc$40744$n3748
.sym 116299 $abc$40744$n233
.sym 116300 $abc$40744$n3727_1
.sym 116303 $abc$40744$n2649
.sym 116304 $abc$40744$n3721_1
.sym 116305 $abc$40744$n4843
.sym 116307 spiflash_bus_dat_r[27]
.sym 116311 VexRiscv._zz_35_[4]
.sym 116312 $abc$40744$n4888
.sym 116313 $abc$40744$n4872
.sym 116315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 116316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 116317 VexRiscv._zz_191_
.sym 116318 $abc$40744$n235
.sym 116319 VexRiscv._zz_35_[4]
.sym 116320 $abc$40744$n6420
.sym 116321 $abc$40744$n4266_1
.sym 116323 spiflash_bus_dat_r[26]
.sym 116327 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 116328 $abc$40744$n6660
.sym 116329 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116331 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 116332 $abc$40744$n6660
.sym 116333 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116334 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116336 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116339 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 116343 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 116344 $abc$40744$n4239_1
.sym 116347 $abc$40744$n6419
.sym 116348 VexRiscv._zz_36_[4]
.sym 116349 $abc$40744$n4267_1
.sym 116351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 116355 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 116356 $abc$40744$n3744
.sym 116357 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116360 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 116364 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116365 $PACKER_VCC_NET
.sym 116368 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 116369 $PACKER_VCC_NET
.sym 116370 $auto$alumacc.cc:474:replace_alu$4099.C[2]
.sym 116372 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 116373 $PACKER_VCC_NET
.sym 116374 $auto$alumacc.cc:474:replace_alu$4099.C[3]
.sym 116376 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116377 $PACKER_VCC_NET
.sym 116378 $auto$alumacc.cc:474:replace_alu$4099.C[4]
.sym 116379 $abc$40744$n3736
.sym 116380 $abc$40744$n3735
.sym 116381 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 116382 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116383 VexRiscv._zz_288_[1]
.sym 116384 VexRiscv._zz_41_[1]
.sym 116385 VexRiscv._zz_42_[0]
.sym 116386 VexRiscv._zz_42_[1]
.sym 116387 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116388 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 116391 VexRiscv.decode_to_execute_RS2[15]
.sym 116392 VexRiscv._zz_153_
.sym 116393 VexRiscv._zz_42_[0]
.sym 116394 VexRiscv._zz_42_[1]
.sym 116395 VexRiscv._zz_41_[4]
.sym 116396 VexRiscv._zz_288_[4]
.sym 116397 VexRiscv._zz_42_[1]
.sym 116398 VexRiscv._zz_42_[0]
.sym 116399 VexRiscv._zz_41_[15]
.sym 116400 $abc$40744$n3729_1
.sym 116401 $abc$40744$n4126_1
.sym 116403 $abc$40744$n3817
.sym 116404 basesoc_ctrl_storage[26]
.sym 116405 $abc$40744$n112
.sym 116406 $abc$40744$n3814
.sym 116407 por_rst
.sym 116408 $abc$40744$n7121
.sym 116411 por_rst
.sym 116412 $abc$40744$n7125
.sym 116415 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 116416 $abc$40744$n4174
.sym 116417 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116419 por_rst
.sym 116420 $abc$40744$n7124
.sym 116423 $abc$40744$n4144_1
.sym 116424 VexRiscv._zz_294_
.sym 116427 VexRiscv.decode_to_execute_RS2[12]
.sym 116428 VexRiscv._zz_153_
.sym 116429 VexRiscv._zz_42_[0]
.sym 116430 VexRiscv._zz_42_[1]
.sym 116431 basesoc_uart_phy_rx_busy
.sym 116432 $abc$40744$n6596
.sym 116435 $abc$40744$n4120_1
.sym 116436 VexRiscv._zz_294_
.sym 116439 basesoc_uart_phy_tx_busy
.sym 116440 $abc$40744$n7039
.sym 116443 basesoc_ctrl_bus_errors[29]
.sym 116444 $abc$40744$n3911
.sym 116445 $abc$40744$n6051
.sym 116446 $abc$40744$n6053
.sym 116447 $abc$40744$n3744
.sym 116448 VexRiscv._zz_294_
.sym 116451 VexRiscv._zz_290_[7]
.sym 116452 VexRiscv._zz_152_[7]
.sym 116453 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116455 VexRiscv._zz_152_[10]
.sym 116456 $abc$40744$n4141
.sym 116457 VexRiscv._zz_152_[18]
.sym 116458 $abc$40744$n4139
.sym 116459 basesoc_dat_w[2]
.sym 116463 basesoc_dat_w[6]
.sym 116467 $abc$40744$n4073
.sym 116468 VexRiscv._zz_152_[12]
.sym 116471 $abc$40744$n4110_1
.sym 116472 VexRiscv._zz_294_
.sym 116475 $abc$40744$n4107
.sym 116476 VexRiscv._zz_294_
.sym 116479 $abc$40744$n4073
.sym 116480 VexRiscv._zz_294_
.sym 116483 $abc$40744$n4083
.sym 116484 VexRiscv._zz_294_
.sym 116487 VexRiscv._zz_290_[18]
.sym 116488 VexRiscv._zz_152_[18]
.sym 116489 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116491 $abc$40744$n4152
.sym 116492 VexRiscv._zz_294_
.sym 116495 $abc$40744$n4125
.sym 116496 VexRiscv._zz_294_
.sym 116499 $abc$40744$n4155
.sym 116500 VexRiscv._zz_294_
.sym 116503 $abc$40744$n4069
.sym 116504 VexRiscv._zz_294_
.sym 116507 $abc$40744$n4141
.sym 116508 VexRiscv._zz_294_
.sym 116511 $abc$40744$n4133
.sym 116512 $abc$40744$n4144_1
.sym 116513 VexRiscv._zz_152_[4]
.sym 116514 $abc$40744$n4137
.sym 116515 $abc$40744$n3
.sym 116519 VexRiscv._zz_290_[19]
.sym 116520 VexRiscv._zz_152_[19]
.sym 116521 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116523 $abc$40744$n4123
.sym 116524 VexRiscv._zz_294_
.sym 116527 VexRiscv._zz_290_[22]
.sym 116528 VexRiscv._zz_152_[22]
.sym 116529 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116531 $abc$40744$n4069
.sym 116532 VexRiscv._zz_152_[19]
.sym 116535 $abc$40744$n4134_1
.sym 116536 VexRiscv._zz_152_[22]
.sym 116539 $abc$40744$n4180
.sym 116540 VexRiscv._zz_294_
.sym 116543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 116547 $abc$40744$n4134_1
.sym 116548 VexRiscv._zz_294_
.sym 116551 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 116555 $abc$40744$n4118_1
.sym 116556 $abc$40744$n4129
.sym 116557 VexRiscv._zz_152_[25]
.sym 116558 $abc$40744$n4122_1
.sym 116559 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 116563 $abc$40744$n4123
.sym 116564 $abc$40744$n4125
.sym 116565 VexRiscv._zz_152_[15]
.sym 116566 VexRiscv._zz_152_[26]
.sym 116567 VexRiscv._zz_200_[22]
.sym 116568 VexRiscv._zz_288_[2]
.sym 116569 VexRiscv._zz_44_[1]
.sym 116570 VexRiscv._zz_44_[0]
.sym 116571 VexRiscv._zz_41_[23]
.sym 116572 $abc$40744$n3729_1
.sym 116573 $abc$40744$n4078
.sym 116575 VexRiscv._zz_152_[5]
.sym 116576 $abc$40744$n4120_1
.sym 116579 VexRiscv.decode_to_execute_RS2[23]
.sym 116580 VexRiscv._zz_153_
.sym 116581 VexRiscv._zz_42_[0]
.sym 116582 VexRiscv._zz_42_[1]
.sym 116584 VexRiscv._zz_318_[0]
.sym 116585 VexRiscv._zz_316_[0]
.sym 116588 VexRiscv._zz_318_[1]
.sym 116589 VexRiscv._zz_316_[1]
.sym 116590 $auto$alumacc.cc:474:replace_alu$4039.C[1]
.sym 116592 VexRiscv._zz_318_[2]
.sym 116593 VexRiscv._zz_316_[2]
.sym 116594 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 116596 VexRiscv._zz_318_[3]
.sym 116597 VexRiscv._zz_316_[3]
.sym 116598 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 116600 VexRiscv._zz_318_[4]
.sym 116601 VexRiscv._zz_316_[4]
.sym 116602 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 116604 VexRiscv._zz_318_[5]
.sym 116605 VexRiscv._zz_316_[5]
.sym 116606 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 116608 VexRiscv._zz_318_[6]
.sym 116609 VexRiscv._zz_316_[6]
.sym 116610 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 116612 VexRiscv._zz_318_[7]
.sym 116613 VexRiscv._zz_316_[7]
.sym 116614 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 116616 VexRiscv._zz_318_[8]
.sym 116617 VexRiscv._zz_316_[8]
.sym 116618 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 116620 VexRiscv._zz_318_[9]
.sym 116621 VexRiscv._zz_316_[9]
.sym 116622 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 116624 VexRiscv._zz_318_[10]
.sym 116625 VexRiscv._zz_316_[10]
.sym 116626 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 116628 VexRiscv._zz_318_[11]
.sym 116629 VexRiscv._zz_316_[11]
.sym 116630 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 116632 VexRiscv._zz_318_[12]
.sym 116633 VexRiscv._zz_316_[12]
.sym 116634 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 116636 VexRiscv._zz_318_[13]
.sym 116637 VexRiscv._zz_316_[13]
.sym 116638 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 116640 VexRiscv._zz_318_[14]
.sym 116641 VexRiscv._zz_316_[14]
.sym 116642 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 116644 VexRiscv._zz_318_[15]
.sym 116645 VexRiscv._zz_316_[15]
.sym 116646 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 116648 VexRiscv._zz_318_[16]
.sym 116649 VexRiscv._zz_316_[16]
.sym 116650 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 116652 VexRiscv._zz_318_[17]
.sym 116653 VexRiscv._zz_316_[17]
.sym 116654 $auto$alumacc.cc:474:replace_alu$4039.C[17]
.sym 116656 VexRiscv._zz_318_[18]
.sym 116657 VexRiscv._zz_316_[18]
.sym 116658 $auto$alumacc.cc:474:replace_alu$4039.C[18]
.sym 116660 VexRiscv._zz_318_[19]
.sym 116661 VexRiscv._zz_316_[19]
.sym 116662 $auto$alumacc.cc:474:replace_alu$4039.C[19]
.sym 116664 VexRiscv._zz_318_[20]
.sym 116665 VexRiscv._zz_316_[20]
.sym 116666 $auto$alumacc.cc:474:replace_alu$4039.C[20]
.sym 116668 VexRiscv._zz_318_[21]
.sym 116669 VexRiscv._zz_316_[21]
.sym 116670 $auto$alumacc.cc:474:replace_alu$4039.C[21]
.sym 116672 VexRiscv._zz_318_[22]
.sym 116673 VexRiscv._zz_316_[22]
.sym 116674 $auto$alumacc.cc:474:replace_alu$4039.C[22]
.sym 116676 VexRiscv._zz_318_[23]
.sym 116677 VexRiscv._zz_316_[23]
.sym 116678 $auto$alumacc.cc:474:replace_alu$4039.C[23]
.sym 116680 VexRiscv._zz_318_[24]
.sym 116681 VexRiscv._zz_316_[24]
.sym 116682 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 116684 VexRiscv._zz_318_[25]
.sym 116685 VexRiscv._zz_316_[25]
.sym 116686 $auto$alumacc.cc:474:replace_alu$4039.C[25]
.sym 116688 VexRiscv._zz_318_[26]
.sym 116689 VexRiscv._zz_316_[26]
.sym 116690 $auto$alumacc.cc:474:replace_alu$4039.C[26]
.sym 116692 VexRiscv._zz_318_[27]
.sym 116693 VexRiscv._zz_316_[27]
.sym 116694 $auto$alumacc.cc:474:replace_alu$4039.C[27]
.sym 116696 VexRiscv._zz_318_[28]
.sym 116697 VexRiscv._zz_316_[28]
.sym 116698 $auto$alumacc.cc:474:replace_alu$4039.C[28]
.sym 116700 VexRiscv._zz_318_[29]
.sym 116701 VexRiscv._zz_316_[29]
.sym 116702 $auto$alumacc.cc:474:replace_alu$4039.C[29]
.sym 116704 VexRiscv._zz_318_[30]
.sym 116705 VexRiscv._zz_316_[30]
.sym 116706 $auto$alumacc.cc:474:replace_alu$4039.C[30]
.sym 116708 VexRiscv._zz_318_[31]
.sym 116709 VexRiscv._zz_316_[31]
.sym 116710 $auto$alumacc.cc:474:replace_alu$4039.C[31]
.sym 116712 VexRiscv._zz_318_[32]
.sym 116713 VexRiscv._zz_316_[32]
.sym 116714 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 116716 VexRiscv._zz_318_[32]
.sym 116717 VexRiscv._zz_316_[32]
.sym 116718 $auto$alumacc.cc:474:replace_alu$4039.C[33]
.sym 116719 $abc$40744$n4595_1
.sym 116720 VexRiscv._zz_171_[0]
.sym 116721 VexRiscv._zz_171_[1]
.sym 116722 VexRiscv._zz_152_[22]
.sym 116723 VexRiscv._zz_318_[30]
.sym 116724 VexRiscv._zz_195_[31]
.sym 116725 $abc$40744$n4265_1
.sym 116727 VexRiscv._zz_194_[28]
.sym 116728 VexRiscv._zz_323_[0]
.sym 116731 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 116732 $abc$40744$n4686_1
.sym 116733 VexRiscv.memory_arbitration_isValid
.sym 116734 VexRiscv.execute_to_memory_IS_DIV
.sym 116735 VexRiscv._zz_318_[28]
.sym 116736 VexRiscv._zz_195_[29]
.sym 116737 $abc$40744$n4265_1
.sym 116739 $abc$40744$n4134_1
.sym 116740 VexRiscv._zz_49_[0]
.sym 116741 VexRiscv._zz_49_[1]
.sym 116742 VexRiscv._zz_152_[22]
.sym 116743 VexRiscv._zz_35_[26]
.sym 116744 $abc$40744$n4663_1
.sym 116745 $abc$40744$n4266_1
.sym 116747 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 116748 $abc$40744$n4592_1
.sym 116749 VexRiscv.memory_arbitration_isValid
.sym 116750 VexRiscv.execute_to_memory_IS_DIV
.sym 116751 $abc$40744$n4597_1
.sym 116752 $abc$40744$n4599_1
.sym 116753 $abc$40744$n4595_1
.sym 116754 $abc$40744$n3749
.sym 116755 VexRiscv.CsrPlugin_mtval[22]
.sym 116756 $abc$40744$n4230_1
.sym 116757 $abc$40744$n4596_1
.sym 116759 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 116760 $abc$40744$n4651
.sym 116761 $abc$40744$n3638
.sym 116763 VexRiscv._zz_318_[25]
.sym 116764 VexRiscv._zz_195_[26]
.sym 116765 $abc$40744$n4265_1
.sym 116767 $abc$40744$n4959_1
.sym 116768 VexRiscv._zz_36_[22]
.sym 116769 $abc$40744$n4873_1
.sym 116771 VexRiscv._zz_36_[22]
.sym 116772 $abc$40744$n4586_1
.sym 116773 $abc$40744$n4267_1
.sym 116775 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 116776 $abc$40744$n4593_1
.sym 116777 $abc$40744$n3638
.sym 116779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 116780 $abc$40744$n4687
.sym 116781 $abc$40744$n3638
.sym 116783 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 116784 $abc$40744$n4239_1
.sym 116787 VexRiscv._zz_41_[4]
.sym 116791 VexRiscv._zz_318_[22]
.sym 116792 VexRiscv._zz_195_[23]
.sym 116793 $abc$40744$n4265_1
.sym 116795 VexRiscv._zz_318_[27]
.sym 116796 VexRiscv._zz_195_[28]
.sym 116797 $abc$40744$n4265_1
.sym 116799 VexRiscv._zz_36_[22]
.sym 116803 $abc$40744$n4600_1
.sym 116804 $abc$40744$n4234
.sym 116805 $abc$40744$n4601_1
.sym 116806 $abc$40744$n3727_1
.sym 116815 user_btn0
.sym 116816 $abc$40744$n6678
.sym 116823 user_btn0
.sym 116824 $abc$40744$n6692
.sym 116855 basesoc_dat_w[1]
.sym 116872 basesoc_timer0_value[0]
.sym 116874 $PACKER_VCC_NET
.sym 116875 basesoc_dat_w[3]
.sym 116879 basesoc_dat_w[2]
.sym 116883 basesoc_ctrl_reset_reset_r
.sym 116887 $abc$40744$n5919_1
.sym 116888 $abc$40744$n5922_1
.sym 116889 $abc$40744$n5924_1
.sym 116890 $abc$40744$n6783_1
.sym 116891 basesoc_dat_w[6]
.sym 116895 $abc$40744$n3907
.sym 116896 $abc$40744$n3894_1
.sym 116897 sys_rst
.sym 116899 basesoc_timer0_reload_storage[0]
.sym 116900 $abc$40744$n6705
.sym 116901 basesoc_timer0_eventmanager_status_w
.sym 116903 $abc$40744$n3898_1
.sym 116904 $abc$40744$n3894_1
.sym 116905 sys_rst
.sym 116907 basesoc_adr[4]
.sym 116908 basesoc_adr[2]
.sym 116909 basesoc_adr[3]
.sym 116910 $abc$40744$n3818
.sym 116911 basesoc_timer0_value[24]
.sym 116915 basesoc_timer0_reload_storage[8]
.sym 116916 $abc$40744$n6729
.sym 116917 basesoc_timer0_eventmanager_status_w
.sym 116919 $abc$40744$n3792
.sym 116920 basesoc_timer0_load_storage[29]
.sym 116921 basesoc_timer0_reload_storage[13]
.sym 116922 $abc$40744$n3908_1
.sym 116923 basesoc_timer0_value[13]
.sym 116927 basesoc_timer0_reload_storage[13]
.sym 116928 $abc$40744$n6744
.sym 116929 basesoc_timer0_eventmanager_status_w
.sym 116931 $abc$40744$n3894_1
.sym 116932 $abc$40744$n3917
.sym 116933 sys_rst
.sym 116935 array_muxed0[9]
.sym 116939 $abc$40744$n6827_1
.sym 116940 $abc$40744$n5931_1
.sym 116941 $abc$40744$n6823_1
.sym 116942 $abc$40744$n3895
.sym 116943 basesoc_timer0_load_storage[24]
.sym 116944 $abc$40744$n6184
.sym 116945 basesoc_timer0_en_storage
.sym 116947 array_muxed0[10]
.sym 116951 $abc$40744$n5932_1
.sym 116952 basesoc_timer0_value_status[24]
.sym 116953 $abc$40744$n3898_1
.sym 116954 basesoc_timer0_load_storage[8]
.sym 116955 basesoc_adr[3]
.sym 116956 basesoc_adr[2]
.sym 116957 $abc$40744$n3815
.sym 116958 basesoc_timer0_eventmanager_status_w
.sym 116959 basesoc_timer0_load_storage[13]
.sym 116960 $abc$40744$n6162_1
.sym 116961 basesoc_timer0_en_storage
.sym 116963 $abc$40744$n6781
.sym 116964 $abc$40744$n6826_1
.sym 116965 basesoc_adr[4]
.sym 116966 $abc$40744$n6822_1
.sym 116967 basesoc_adr[13]
.sym 116968 basesoc_adr[9]
.sym 116969 $abc$40744$n3841_1
.sym 116970 basesoc_adr[10]
.sym 116971 $abc$40744$n3793
.sym 116972 $abc$40744$n3869
.sym 116973 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 116975 basesoc_adr[13]
.sym 116976 $abc$40744$n3841_1
.sym 116977 basesoc_adr[9]
.sym 116978 basesoc_adr[10]
.sym 116979 $abc$40744$n3793
.sym 116980 $abc$40744$n3869
.sym 116981 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 116983 basesoc_adr[13]
.sym 116984 basesoc_adr[9]
.sym 116985 basesoc_adr[10]
.sym 116987 array_muxed0[13]
.sym 116991 basesoc_adr[13]
.sym 116992 basesoc_adr[10]
.sym 116993 basesoc_adr[9]
.sym 116994 $abc$40744$n3841_1
.sym 116995 $abc$40744$n3841_1
.sym 116996 $abc$40744$n3842_1
.sym 116999 $abc$40744$n3793
.sym 117000 $abc$40744$n3869
.sym 117001 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 117003 $abc$40744$n3793
.sym 117004 $abc$40744$n3869
.sym 117005 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 117007 $abc$40744$n3793
.sym 117008 $abc$40744$n3869
.sym 117009 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 117011 eventmanager_status_w[0]
.sym 117012 $abc$40744$n3818
.sym 117013 $abc$40744$n6069_1
.sym 117014 $abc$40744$n3936
.sym 117015 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 117016 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 117017 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 117018 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 117019 $abc$40744$n3936
.sym 117020 $abc$40744$n3794
.sym 117021 csrbankarray_csrbank0_leds_out0_w[4]
.sym 117023 $abc$40744$n6443
.sym 117024 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 117025 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 117026 $abc$40744$n6444_1
.sym 117027 sys_rst
.sym 117028 spiflash_i
.sym 117031 basesoc_dat_w[7]
.sym 117035 basesoc_ctrl_reset_reset_r
.sym 117039 basesoc_we
.sym 117040 $abc$40744$n3792
.sym 117041 $abc$40744$n3795
.sym 117042 sys_rst
.sym 117043 basesoc_dat_w[3]
.sym 117047 $abc$40744$n4379
.sym 117048 $abc$40744$n4377
.sym 117049 $abc$40744$n4723
.sym 117050 csrbankarray_sel_r
.sym 117051 basesoc_dat_w[4]
.sym 117055 $abc$40744$n4379
.sym 117056 $abc$40744$n4377
.sym 117057 $abc$40744$n4723
.sym 117058 csrbankarray_sel_r
.sym 117059 basesoc_dat_w[2]
.sym 117063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117064 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 117065 $abc$40744$n3765
.sym 117066 $abc$40744$n3766
.sym 117067 $abc$40744$n6562
.sym 117068 $abc$40744$n3598_1
.sym 117071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 117072 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 117073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117074 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 117075 $abc$40744$n6556
.sym 117076 $abc$40744$n3598_1
.sym 117079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117080 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 117081 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 117082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 117083 $abc$40744$n6560
.sym 117084 $abc$40744$n3598_1
.sym 117087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117088 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 117089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117090 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 117091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117092 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 117093 $abc$40744$n3754
.sym 117094 $abc$40744$n3755
.sym 117095 VexRiscv._zz_136_[6]
.sym 117099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 117100 VexRiscv._zz_289_[3]
.sym 117101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117102 VexRiscv._zz_289_[4]
.sym 117103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117105 $abc$40744$n3692
.sym 117107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 117110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117112 VexRiscv._zz_289_[0]
.sym 117113 VexRiscv._zz_289_[1]
.sym 117114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117116 VexRiscv._zz_289_[2]
.sym 117117 $abc$40744$n3757
.sym 117118 $abc$40744$n3758
.sym 117119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 117123 $abc$40744$n3598_1
.sym 117124 count[0]
.sym 117127 $abc$40744$n5
.sym 117131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117132 VexRiscv._zz_289_[3]
.sym 117133 $abc$40744$n3768
.sym 117134 $abc$40744$n3769
.sym 117135 basesoc_we
.sym 117136 $abc$40744$n3795
.sym 117137 $abc$40744$n3817
.sym 117138 sys_rst
.sym 117139 $abc$40744$n216
.sym 117143 basesoc_vexriscv_dbus_we
.sym 117144 $abc$40744$n3635_1
.sym 117145 $abc$40744$n3640
.sym 117146 VexRiscv._zz_313_
.sym 117147 $abc$40744$n3606_1
.sym 117148 $abc$40744$n3607_1
.sym 117149 $abc$40744$n3608_1
.sym 117151 VexRiscv.CsrPlugin_mepc[13]
.sym 117152 VexRiscv.lastStagePc[13]
.sym 117153 $abc$40744$n2644
.sym 117155 $abc$40744$n214
.sym 117159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 117163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117164 VexRiscv._zz_289_[2]
.sym 117165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117166 VexRiscv._zz_289_[4]
.sym 117167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 117171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 117172 VexRiscv._zz_289_[0]
.sym 117173 VexRiscv._zz_289_[1]
.sym 117174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 117175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 117179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 117183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 117184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 117191 basesoc_ctrl_storage[16]
.sym 117192 $abc$40744$n3814
.sym 117193 $abc$40744$n6020_1
.sym 117194 $abc$40744$n6022_1
.sym 117195 VexRiscv._zz_37_[1]
.sym 117196 VexRiscv._zz_37_[0]
.sym 117197 VexRiscv.execute_arbitration_isValid
.sym 117199 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 117203 $abc$40744$n3661
.sym 117204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117207 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 117211 VexRiscv._zz_136_[22]
.sym 117215 VexRiscv._zz_136_[22]
.sym 117216 VexRiscv._zz_136_[2]
.sym 117219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 117223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 117224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 117225 VexRiscv._zz_191_
.sym 117226 $abc$40744$n235
.sym 117227 $abc$40744$n4889
.sym 117228 VexRiscv._zz_79_[4]
.sym 117229 $abc$40744$n6712
.sym 117231 $abc$40744$n6421
.sym 117232 VexRiscv._zz_79_[4]
.sym 117233 $abc$40744$n6672
.sym 117235 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 117236 $abc$40744$n3812
.sym 117237 $abc$40744$n6070_1
.sym 117239 VexRiscv._zz_216_[4]
.sym 117240 VexRiscv._zz_164_[4]
.sym 117241 $abc$40744$n4868
.sym 117243 basesoc_dat_w[2]
.sym 117247 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 117248 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 117249 VexRiscv._zz_171_[0]
.sym 117250 VexRiscv._zz_171_[1]
.sym 117251 VexRiscv._zz_217_[4]
.sym 117252 VexRiscv._zz_164_[4]
.sym 117253 $abc$40744$n6675_1
.sym 117255 basesoc_ctrl_bus_errors[17]
.sym 117256 $abc$40744$n3908_1
.sym 117257 $abc$40744$n3814
.sym 117258 basesoc_ctrl_storage[17]
.sym 117259 VexRiscv._zz_290_[1]
.sym 117260 VexRiscv._zz_152_[1]
.sym 117261 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117267 VexRiscv._zz_136_[25]
.sym 117268 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 117275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117279 $abc$40744$n4043
.sym 117280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117284 $abc$40744$n4043
.sym 117285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 117287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 117291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 117295 VexRiscv._zz_200_[1]
.sym 117296 VexRiscv._zz_287_[1]
.sym 117297 VexRiscv._zz_44_[1]
.sym 117298 VexRiscv._zz_44_[0]
.sym 117299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 117303 VexRiscv._zz_290_[0]
.sym 117304 VexRiscv._zz_152_[0]
.sym 117305 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117307 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 117308 $abc$40744$n3744
.sym 117309 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 117310 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117311 $abc$40744$n6660
.sym 117312 $abc$40744$n3732
.sym 117313 $abc$40744$n3737
.sym 117314 $abc$40744$n3742
.sym 117315 VexRiscv._zz_200_[0]
.sym 117316 VexRiscv._zz_287_[0]
.sym 117317 VexRiscv._zz_44_[1]
.sym 117318 VexRiscv._zz_44_[0]
.sym 117319 VexRiscv._zz_289_[3]
.sym 117320 VexRiscv._zz_41_[3]
.sym 117321 VexRiscv._zz_42_[0]
.sym 117322 VexRiscv._zz_42_[1]
.sym 117324 VexRiscv._zz_294_
.sym 117325 VexRiscv._zz_293_[0]
.sym 117326 VexRiscv._zz_152_[0]
.sym 117327 VexRiscv._zz_130_[4]
.sym 117328 VexRiscv._zz_289_[4]
.sym 117329 VexRiscv._zz_42_[0]
.sym 117330 VexRiscv._zz_42_[1]
.sym 117331 VexRiscv._zz_289_[2]
.sym 117332 VexRiscv._zz_41_[2]
.sym 117333 VexRiscv._zz_42_[0]
.sym 117334 VexRiscv._zz_42_[1]
.sym 117335 $abc$40744$n3734
.sym 117336 $abc$40744$n3733
.sym 117337 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 117338 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117339 $abc$40744$n3746
.sym 117340 $abc$40744$n3743
.sym 117341 $abc$40744$n3721_1
.sym 117343 $abc$40744$n3733
.sym 117344 $abc$40744$n3734
.sym 117345 $abc$40744$n3735
.sym 117346 $abc$40744$n3736
.sym 117347 VexRiscv._zz_130_[1]
.sym 117348 VexRiscv._zz_289_[1]
.sym 117349 VexRiscv._zz_42_[0]
.sym 117350 $abc$40744$n6659_1
.sym 117351 $abc$40744$n3735
.sym 117352 $abc$40744$n3736
.sym 117355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 117357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 117358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 117359 $abc$40744$n6660
.sym 117360 VexRiscv._zz_294_
.sym 117363 $abc$40744$n4174
.sym 117364 VexRiscv._zz_294_
.sym 117367 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 117371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 117379 VexRiscv._zz_136_[25]
.sym 117384 VexRiscv._zz_152_[0]
.sym 117388 VexRiscv._zz_294_
.sym 117389 VexRiscv._zz_293_[0]
.sym 117392 VexRiscv._zz_293_[1]
.sym 117393 VexRiscv._zz_152_[1]
.sym 117394 $auto$maccmap.cc:240:synth$8597.C[1]
.sym 117396 VexRiscv._zz_293_[2]
.sym 117397 VexRiscv._zz_152_[2]
.sym 117398 $auto$maccmap.cc:240:synth$8597.C[2]
.sym 117400 VexRiscv._zz_293_[3]
.sym 117401 VexRiscv._zz_152_[3]
.sym 117402 $auto$maccmap.cc:240:synth$8597.C[3]
.sym 117404 VexRiscv._zz_293_[4]
.sym 117405 VexRiscv._zz_152_[4]
.sym 117406 $auto$maccmap.cc:240:synth$8597.C[4]
.sym 117408 VexRiscv._zz_293_[5]
.sym 117409 VexRiscv._zz_152_[5]
.sym 117410 $auto$maccmap.cc:240:synth$8597.C[5]
.sym 117412 VexRiscv._zz_293_[6]
.sym 117413 VexRiscv._zz_152_[6]
.sym 117414 $auto$maccmap.cc:240:synth$8597.C[6]
.sym 117416 VexRiscv._zz_293_[7]
.sym 117417 VexRiscv._zz_152_[7]
.sym 117418 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 117420 VexRiscv._zz_293_[8]
.sym 117421 VexRiscv._zz_152_[8]
.sym 117422 $auto$maccmap.cc:240:synth$8597.C[8]
.sym 117424 VexRiscv._zz_293_[9]
.sym 117425 VexRiscv._zz_152_[9]
.sym 117426 $auto$maccmap.cc:240:synth$8597.C[9]
.sym 117428 VexRiscv._zz_293_[10]
.sym 117429 VexRiscv._zz_152_[10]
.sym 117430 $auto$maccmap.cc:240:synth$8597.C[10]
.sym 117432 VexRiscv._zz_293_[11]
.sym 117433 VexRiscv._zz_152_[11]
.sym 117434 $auto$maccmap.cc:240:synth$8597.C[11]
.sym 117436 VexRiscv._zz_293_[12]
.sym 117437 VexRiscv._zz_152_[12]
.sym 117438 $auto$maccmap.cc:240:synth$8597.C[12]
.sym 117440 VexRiscv._zz_293_[13]
.sym 117441 VexRiscv._zz_152_[13]
.sym 117442 $auto$maccmap.cc:240:synth$8597.C[13]
.sym 117444 VexRiscv._zz_293_[14]
.sym 117445 VexRiscv._zz_152_[14]
.sym 117446 $auto$maccmap.cc:240:synth$8597.C[14]
.sym 117448 VexRiscv._zz_293_[15]
.sym 117449 VexRiscv._zz_152_[15]
.sym 117450 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 117452 VexRiscv._zz_293_[16]
.sym 117453 VexRiscv._zz_152_[16]
.sym 117454 $auto$maccmap.cc:240:synth$8597.C[16]
.sym 117456 VexRiscv._zz_293_[17]
.sym 117457 VexRiscv._zz_152_[17]
.sym 117458 $auto$maccmap.cc:240:synth$8597.C[17]
.sym 117460 VexRiscv._zz_293_[18]
.sym 117461 VexRiscv._zz_152_[18]
.sym 117462 $auto$maccmap.cc:240:synth$8597.C[18]
.sym 117464 VexRiscv._zz_293_[19]
.sym 117465 VexRiscv._zz_152_[19]
.sym 117466 $auto$maccmap.cc:240:synth$8597.C[19]
.sym 117468 VexRiscv._zz_293_[20]
.sym 117469 VexRiscv._zz_152_[20]
.sym 117470 $auto$maccmap.cc:240:synth$8597.C[20]
.sym 117472 VexRiscv._zz_293_[21]
.sym 117473 VexRiscv._zz_152_[21]
.sym 117474 $auto$maccmap.cc:240:synth$8597.C[21]
.sym 117476 VexRiscv._zz_293_[22]
.sym 117477 VexRiscv._zz_152_[22]
.sym 117478 $auto$maccmap.cc:240:synth$8597.C[22]
.sym 117480 VexRiscv._zz_293_[23]
.sym 117481 VexRiscv._zz_152_[23]
.sym 117482 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 117484 VexRiscv._zz_293_[24]
.sym 117485 VexRiscv._zz_152_[24]
.sym 117486 $auto$maccmap.cc:240:synth$8597.C[24]
.sym 117488 VexRiscv._zz_293_[25]
.sym 117489 VexRiscv._zz_152_[25]
.sym 117490 $auto$maccmap.cc:240:synth$8597.C[25]
.sym 117492 VexRiscv._zz_293_[26]
.sym 117493 VexRiscv._zz_152_[26]
.sym 117494 $auto$maccmap.cc:240:synth$8597.C[26]
.sym 117496 VexRiscv._zz_293_[27]
.sym 117497 VexRiscv._zz_152_[27]
.sym 117498 $auto$maccmap.cc:240:synth$8597.C[27]
.sym 117500 VexRiscv._zz_293_[28]
.sym 117501 VexRiscv._zz_152_[28]
.sym 117502 $auto$maccmap.cc:240:synth$8597.C[28]
.sym 117504 VexRiscv._zz_293_[29]
.sym 117505 VexRiscv._zz_152_[29]
.sym 117506 $auto$maccmap.cc:240:synth$8597.C[29]
.sym 117508 VexRiscv._zz_293_[30]
.sym 117509 VexRiscv._zz_152_[30]
.sym 117510 $auto$maccmap.cc:240:synth$8597.C[30]
.sym 117512 VexRiscv._zz_293_[31]
.sym 117513 VexRiscv._zz_152_[31]
.sym 117514 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 117515 $abc$40744$n4129
.sym 117516 VexRiscv._zz_294_
.sym 117519 $abc$40744$n4077
.sym 117520 VexRiscv._zz_152_[23]
.sym 117523 $abc$40744$n2821
.sym 117527 VexRiscv._zz_290_[28]
.sym 117528 VexRiscv._zz_152_[28]
.sym 117529 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117531 VexRiscv._zz_290_[23]
.sym 117532 VexRiscv._zz_152_[23]
.sym 117533 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117535 $abc$40744$n4077
.sym 117536 VexRiscv._zz_294_
.sym 117539 $abc$40744$n4170_1
.sym 117540 VexRiscv._zz_294_
.sym 117543 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 117544 $abc$40744$n4288_1
.sym 117545 VexRiscv.memory_arbitration_isValid
.sym 117546 VexRiscv.execute_to_memory_IS_DIV
.sym 117547 VexRiscv._zz_36_[27]
.sym 117551 VexRiscv._zz_194_[6]
.sym 117552 VexRiscv._zz_323_[0]
.sym 117555 VexRiscv._zz_318_[3]
.sym 117556 VexRiscv._zz_195_[4]
.sym 117557 $abc$40744$n4265_1
.sym 117559 VexRiscv._zz_318_[2]
.sym 117560 VexRiscv._zz_195_[3]
.sym 117561 $abc$40744$n4265_1
.sym 117563 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 117564 $abc$40744$n4289
.sym 117565 $abc$40744$n3638
.sym 117567 VexRiscv._zz_290_[20]
.sym 117568 VexRiscv._zz_152_[20]
.sym 117569 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117571 VexRiscv._zz_194_[1]
.sym 117572 VexRiscv._zz_323_[0]
.sym 117575 VexRiscv._zz_318_[12]
.sym 117576 VexRiscv._zz_195_[13]
.sym 117577 $abc$40744$n4265_1
.sym 117579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 117580 $abc$40744$n4849_1
.sym 117581 $abc$40744$n3638
.sym 117583 VexRiscv._zz_194_[10]
.sym 117584 VexRiscv._zz_323_[0]
.sym 117587 VexRiscv._zz_36_[27]
.sym 117588 $abc$40744$n4680_1
.sym 117589 $abc$40744$n4267_1
.sym 117591 VexRiscv._zz_318_[6]
.sym 117592 VexRiscv._zz_195_[7]
.sym 117593 $abc$40744$n4265_1
.sym 117595 VexRiscv._zz_194_[11]
.sym 117596 VexRiscv._zz_323_[0]
.sym 117599 VexRiscv._zz_35_[24]
.sym 117600 $abc$40744$n4968_1
.sym 117601 $abc$40744$n4872
.sym 117603 VexRiscv._zz_194_[9]
.sym 117604 VexRiscv._zz_323_[0]
.sym 117607 VexRiscv._zz_194_[14]
.sym 117608 VexRiscv._zz_323_[0]
.sym 117611 VexRiscv._zz_194_[18]
.sym 117612 VexRiscv._zz_323_[0]
.sym 117615 VexRiscv._zz_36_[24]
.sym 117619 VexRiscv._zz_318_[15]
.sym 117620 VexRiscv._zz_195_[16]
.sym 117621 $abc$40744$n4265_1
.sym 117623 VexRiscv._zz_194_[17]
.sym 117624 VexRiscv._zz_323_[0]
.sym 117627 $abc$40744$n4129
.sym 117628 $abc$40744$n4236_1
.sym 117629 VexRiscv._zz_152_[25]
.sym 117630 $abc$40744$n4657
.sym 117631 VexRiscv._zz_318_[11]
.sym 117632 VexRiscv._zz_195_[12]
.sym 117633 $abc$40744$n4265_1
.sym 117635 $abc$40744$n4637_1
.sym 117636 $abc$40744$n4631_1
.sym 117637 $abc$40744$n3749
.sym 117639 VexRiscv.CsrPlugin_mepc[4]
.sym 117640 VexRiscv.lastStagePc[4]
.sym 117641 $abc$40744$n2644
.sym 117643 VexRiscv._zz_290_[25]
.sym 117644 VexRiscv._zz_152_[25]
.sym 117645 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117646 $abc$40744$n4239_1
.sym 117647 $abc$40744$n5324_1
.sym 117648 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 117649 $abc$40744$n5315_1
.sym 117651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 117652 VexRiscv._zz_152_[18]
.sym 117653 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 117656 VexRiscv._zz_152_[26]
.sym 117657 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117659 VexRiscv._zz_318_[17]
.sym 117660 VexRiscv._zz_195_[18]
.sym 117661 $abc$40744$n4265_1
.sym 117663 $abc$40744$n4656_1
.sym 117664 $abc$40744$n4660_1
.sym 117665 $abc$40744$n4658_1
.sym 117666 $abc$40744$n3727_1
.sym 117667 VexRiscv._zz_318_[16]
.sym 117668 VexRiscv._zz_195_[17]
.sym 117669 $abc$40744$n4265_1
.sym 117671 $abc$40744$n4607_1
.sym 117672 $abc$40744$n4479_1
.sym 117673 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 117674 $abc$40744$n4261_1
.sym 117675 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 117676 $abc$40744$n4705
.sym 117677 $abc$40744$n3638
.sym 117679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 117680 VexRiscv._zz_152_[22]
.sym 117681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117683 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 117684 $abc$40744$n4239_1
.sym 117685 $abc$40744$n4617_1
.sym 117686 $abc$40744$n4234
.sym 117687 $abc$40744$n4077
.sym 117688 VexRiscv._zz_49_[0]
.sym 117689 VexRiscv._zz_49_[1]
.sym 117690 VexRiscv._zz_152_[23]
.sym 117691 VexRiscv._zz_255_[1]
.sym 117692 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 117695 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 117696 $abc$40744$n4704
.sym 117697 VexRiscv.memory_arbitration_isValid
.sym 117698 VexRiscv.execute_to_memory_IS_DIV
.sym 117699 $abc$40744$n4665
.sym 117700 $abc$40744$n4479_1
.sym 117701 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 117702 $abc$40744$n4261_1
.sym 117703 $abc$40744$n4977_1
.sym 117704 $abc$40744$n4976
.sym 117705 VexRiscv._zz_35_[26]
.sym 117706 $abc$40744$n4872
.sym 117707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 117708 VexRiscv._zz_152_[19]
.sym 117709 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117711 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 117712 VexRiscv._zz_152_[25]
.sym 117713 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117715 VexRiscv._zz_35_[26]
.sym 117719 VexRiscv._zz_35_[22]
.sym 117720 $abc$40744$n4960
.sym 117721 $abc$40744$n4872
.sym 117723 VexRiscv._zz_79_[26]
.sym 117724 $abc$40744$n6712
.sym 117727 $abc$40744$n4666_1
.sym 117728 VexRiscv._zz_79_[26]
.sym 117729 $abc$40744$n6672
.sym 117731 VexRiscv._zz_35_[23]
.sym 117735 spiflash_counter[6]
.sym 117736 spiflash_counter[7]
.sym 117737 $abc$40744$n3594
.sym 117739 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 117743 spiflash_counter[5]
.sym 117744 $abc$40744$n3980
.sym 117745 spiflash_counter[4]
.sym 117747 spiflash_counter[5]
.sym 117748 spiflash_counter[4]
.sym 117749 $abc$40744$n3980
.sym 117751 $abc$40744$n3979
.sym 117752 $abc$40744$n6095_1
.sym 117755 $abc$40744$n3977
.sym 117756 sys_rst
.sym 117757 $abc$40744$n3979
.sym 117759 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 117763 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 117767 $abc$40744$n6571
.sym 117768 $abc$40744$n3979
.sym 117769 $abc$40744$n6095_1
.sym 117771 $abc$40744$n6098_1
.sym 117772 $abc$40744$n6585
.sym 117775 $abc$40744$n6098_1
.sym 117776 $abc$40744$n6581
.sym 117779 $abc$40744$n6098_1
.sym 117780 $abc$40744$n6577
.sym 117783 $abc$40744$n6098_1
.sym 117784 $abc$40744$n6579
.sym 117787 $abc$40744$n6098_1
.sym 117788 $abc$40744$n6575
.sym 117791 $abc$40744$n6098_1
.sym 117792 $abc$40744$n6583
.sym 117796 $PACKER_VCC_NET
.sym 117797 spiflash_counter[0]
.sym 117811 basesoc_dat_w[1]
.sym 117815 basesoc_dat_w[2]
.sym 117835 basesoc_dat_w[5]
.sym 117839 basesoc_dat_w[6]
.sym 117851 $abc$40744$n5920_1
.sym 117852 basesoc_timer0_value_status[8]
.sym 117853 $abc$40744$n3904_1
.sym 117854 basesoc_timer0_reload_storage[0]
.sym 117855 basesoc_dat_w[2]
.sym 117859 basesoc_ctrl_reset_reset_r
.sym 117863 basesoc_adr[4]
.sym 117864 $abc$40744$n3905
.sym 117867 basesoc_adr[4]
.sym 117868 $abc$40744$n3794
.sym 117869 basesoc_adr[3]
.sym 117870 basesoc_adr[2]
.sym 117871 basesoc_timer0_load_storage[24]
.sym 117872 basesoc_timer0_eventmanager_storage
.sym 117873 basesoc_adr[4]
.sym 117874 $abc$40744$n3792
.sym 117875 $abc$40744$n3904_1
.sym 117876 $abc$40744$n3894_1
.sym 117877 sys_rst
.sym 117879 $abc$40744$n3794
.sym 117880 csrbankarray_csrbank3_bitbang0_w[0]
.sym 117881 $abc$40744$n6001
.sym 117882 $abc$40744$n3973
.sym 117883 array_muxed1[0]
.sym 117887 basesoc_timer0_load_storage[0]
.sym 117888 basesoc_timer0_eventmanager_pending_w
.sym 117889 basesoc_adr[2]
.sym 117890 basesoc_adr[3]
.sym 117895 basesoc_adr[4]
.sym 117896 $abc$40744$n3809
.sym 117899 basesoc_timer0_en_storage
.sym 117900 $abc$40744$n3915
.sym 117901 $abc$40744$n6825_1
.sym 117902 $abc$40744$n3812
.sym 117903 basesoc_ctrl_reset_reset_r
.sym 117907 basesoc_adr[3]
.sym 117908 $abc$40744$n3815
.sym 117909 basesoc_adr[2]
.sym 117911 basesoc_dat_w[6]
.sym 117915 $abc$40744$n3895
.sym 117916 basesoc_we
.sym 117919 basesoc_dat_w[3]
.sym 117923 basesoc_dat_w[4]
.sym 117927 array_muxed0[11]
.sym 117931 basesoc_adr[11]
.sym 117932 $abc$40744$n3842_1
.sym 117933 basesoc_adr[12]
.sym 117935 basesoc_adr[11]
.sym 117936 basesoc_adr[12]
.sym 117939 $abc$40744$n3796
.sym 117940 $abc$40744$n3842_1
.sym 117943 basesoc_adr[13]
.sym 117944 basesoc_adr[10]
.sym 117945 basesoc_adr[9]
.sym 117946 $abc$40744$n3796
.sym 117947 basesoc_adr[13]
.sym 117948 basesoc_adr[9]
.sym 117949 $abc$40744$n3796
.sym 117950 basesoc_adr[10]
.sym 117951 array_muxed0[12]
.sym 117955 basesoc_adr[12]
.sym 117956 basesoc_adr[11]
.sym 117959 basesoc_uart_phy_rx
.sym 117960 basesoc_uart_phy_rx_r
.sym 117961 $abc$40744$n6208_1
.sym 117962 basesoc_uart_phy_rx_busy
.sym 117963 array_muxed0[0]
.sym 117967 $abc$40744$n3793
.sym 117968 $abc$40744$n3869
.sym 117969 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 117971 $abc$40744$n3869
.sym 117972 basesoc_we
.sym 117975 $abc$40744$n6798_1
.sym 117976 $abc$40744$n6797_1
.sym 117977 $abc$40744$n3795
.sym 117979 $abc$40744$n6777_1
.sym 117980 $abc$40744$n3869
.sym 117983 basesoc_adr[3]
.sym 117984 $abc$40744$n3793
.sym 117987 basesoc_adr[0]
.sym 117988 $abc$40744$n6779_1
.sym 117989 $abc$40744$n5908_1
.sym 117990 $abc$40744$n3869
.sym 117991 basesoc_adr[4]
.sym 117992 $abc$40744$n3894_1
.sym 117993 $abc$40744$n3792
.sym 117994 sys_rst
.sym 117995 $abc$40744$n3911
.sym 117996 basesoc_ctrl_bus_errors[28]
.sym 117997 $abc$40744$n6047
.sym 117998 $abc$40744$n6048_1
.sym 117999 basesoc_adr[4]
.sym 118000 $abc$40744$n3894_1
.sym 118001 $abc$40744$n3915
.sym 118002 sys_rst
.sym 118003 VexRiscv._zz_289_[0]
.sym 118007 VexRiscv._zz_289_[3]
.sym 118011 VexRiscv._zz_289_[4]
.sym 118015 basesoc_adr[3]
.sym 118016 $abc$40744$n3818
.sym 118017 basesoc_adr[2]
.sym 118019 VexRiscv._zz_289_[1]
.sym 118023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 118027 $abc$40744$n190
.sym 118031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 118035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 118039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 118043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 118047 $abc$40744$n192
.sym 118051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 118052 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 118053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 118054 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 118055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118059 $abc$40744$n3936
.sym 118060 $abc$40744$n3815
.sym 118061 basesoc_we
.sym 118063 $abc$40744$n196
.sym 118067 $abc$40744$n3664
.sym 118068 VexRiscv._zz_136_[25]
.sym 118069 $abc$40744$n3667
.sym 118071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118073 $abc$40744$n3664
.sym 118074 $abc$40744$n3659
.sym 118075 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 118076 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 118077 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 118079 $abc$40744$n194
.sym 118083 $abc$40744$n2296
.sym 118084 basesoc_uart_phy_tx_bitcount[1]
.sym 118088 reset_delay[0]
.sym 118092 reset_delay[1]
.sym 118093 $PACKER_VCC_NET
.sym 118096 reset_delay[2]
.sym 118097 $PACKER_VCC_NET
.sym 118098 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 118100 reset_delay[3]
.sym 118101 $PACKER_VCC_NET
.sym 118102 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 118104 reset_delay[4]
.sym 118105 $PACKER_VCC_NET
.sym 118106 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 118108 reset_delay[5]
.sym 118109 $PACKER_VCC_NET
.sym 118110 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 118112 reset_delay[6]
.sym 118113 $PACKER_VCC_NET
.sym 118114 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 118116 reset_delay[7]
.sym 118117 $PACKER_VCC_NET
.sym 118118 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 118120 reset_delay[8]
.sym 118121 $PACKER_VCC_NET
.sym 118122 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 118124 reset_delay[9]
.sym 118125 $PACKER_VCC_NET
.sym 118126 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 118128 reset_delay[10]
.sym 118129 $PACKER_VCC_NET
.sym 118130 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 118132 reset_delay[11]
.sym 118133 $PACKER_VCC_NET
.sym 118134 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 118135 $abc$40744$n224
.sym 118139 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118140 $abc$40744$n3659
.sym 118141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 118143 $abc$40744$n220
.sym 118147 basesoc_dat_w[1]
.sym 118151 basesoc_ctrl_bus_errors[20]
.sym 118152 $abc$40744$n114
.sym 118153 basesoc_adr[2]
.sym 118154 $abc$40744$n3815
.sym 118155 $abc$40744$n3999
.sym 118156 VexRiscv._zz_201_[13]
.sym 118157 $abc$40744$n4228
.sym 118158 VexRiscv.CsrPlugin_mepc[13]
.sym 118159 basesoc_ctrl_bus_errors[16]
.sym 118160 $abc$40744$n3908_1
.sym 118161 $abc$40744$n3817
.sym 118162 basesoc_ctrl_storage[24]
.sym 118163 basesoc_ctrl_bus_errors[4]
.sym 118164 $abc$40744$n3793
.sym 118165 $abc$40744$n6796
.sym 118166 basesoc_adr[3]
.sym 118167 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 118171 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 118175 basesoc_ctrl_bus_errors[8]
.sym 118176 $abc$40744$n3905
.sym 118177 $abc$40744$n6021
.sym 118179 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 118183 $abc$40744$n4365_1
.sym 118184 VexRiscv._zz_36_[10]
.sym 118185 $abc$40744$n4267_1
.sym 118187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118188 $abc$40744$n3667
.sym 118189 $abc$40744$n3666
.sym 118190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118191 $abc$40744$n4899_1
.sym 118192 VexRiscv._zz_36_[7]
.sym 118193 $abc$40744$n4873_1
.sym 118195 $abc$40744$n4303_1
.sym 118196 VexRiscv._zz_36_[7]
.sym 118197 $abc$40744$n4267_1
.sym 118199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118203 VexRiscv._zz_35_[7]
.sym 118204 $abc$40744$n4900
.sym 118205 $abc$40744$n4872
.sym 118207 $abc$40744$n4901
.sym 118208 VexRiscv._zz_79_[7]
.sym 118209 $abc$40744$n6712
.sym 118211 VexRiscv._zz_35_[7]
.sym 118212 $abc$40744$n4304
.sym 118213 $abc$40744$n4266_1
.sym 118215 VexRiscv._zz_35_[1]
.sym 118216 $abc$40744$n6408
.sym 118217 $abc$40744$n4266_1
.sym 118219 basesoc_ctrl_bus_errors[25]
.sym 118220 $abc$40744$n3911
.sym 118221 $abc$40744$n6026_1
.sym 118222 $abc$40744$n6029
.sym 118223 VexRiscv._zz_41_[2]
.sym 118227 $abc$40744$n4296_1
.sym 118228 $abc$40744$n4292
.sym 118229 $abc$40744$n3749
.sym 118231 VexRiscv._zz_36_[7]
.sym 118235 VexRiscv._zz_35_[1]
.sym 118236 $abc$40744$n4876
.sym 118237 $abc$40744$n4872
.sym 118239 VexRiscv._zz_289_[1]
.sym 118240 VexRiscv._zz_32_[1]
.sym 118241 $abc$40744$n6810_1
.sym 118242 $abc$40744$n6811_1
.sym 118243 $abc$40744$n3905
.sym 118244 basesoc_ctrl_bus_errors[9]
.sym 118245 $abc$40744$n118
.sym 118246 $abc$40744$n3817
.sym 118247 basesoc_ctrl_storage[1]
.sym 118248 $abc$40744$n3809
.sym 118249 $abc$40744$n6027
.sym 118250 $abc$40744$n6028_1
.sym 118251 $abc$40744$n4860_1
.sym 118252 VexRiscv._zz_36_[0]
.sym 118253 $abc$40744$n4873_1
.sym 118255 VexRiscv._zz_136_[29]
.sym 118256 $abc$40744$n3667
.sym 118257 $abc$40744$n4194_1
.sym 118259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118262 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 118263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 118267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118268 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118271 $abc$40744$n6407
.sym 118272 VexRiscv._zz_36_[1]
.sym 118273 $abc$40744$n4267_1
.sym 118275 $abc$40744$n4875
.sym 118276 VexRiscv._zz_36_[1]
.sym 118277 $abc$40744$n4873_1
.sym 118279 VexRiscv._zz_130_[3]
.sym 118280 VexRiscv._zz_288_[3]
.sym 118281 VexRiscv._zz_42_[1]
.sym 118282 VexRiscv._zz_42_[0]
.sym 118283 $abc$40744$n3905
.sym 118284 basesoc_ctrl_bus_errors[10]
.sym 118285 $abc$40744$n6031
.sym 118286 $abc$40744$n3795
.sym 118287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 118288 VexRiscv._zz_152_[12]
.sym 118289 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118291 VexRiscv._zz_289_[0]
.sym 118292 VexRiscv._zz_41_[0]
.sym 118293 VexRiscv._zz_42_[0]
.sym 118294 VexRiscv._zz_42_[1]
.sym 118295 $abc$40744$n3738
.sym 118296 $abc$40744$n3739
.sym 118299 $abc$40744$n3738
.sym 118300 $abc$40744$n3739
.sym 118301 $abc$40744$n3740
.sym 118302 $abc$40744$n3741
.sym 118303 VexRiscv._zz_130_[0]
.sym 118304 VexRiscv._zz_288_[0]
.sym 118305 VexRiscv._zz_42_[1]
.sym 118306 VexRiscv._zz_42_[0]
.sym 118307 $abc$40744$n3740
.sym 118308 $abc$40744$n3741
.sym 118311 VexRiscv.decode_to_execute_RS2[30]
.sym 118312 VexRiscv._zz_153_
.sym 118313 VexRiscv._zz_42_[0]
.sym 118314 VexRiscv._zz_42_[1]
.sym 118315 VexRiscv._zz_130_[2]
.sym 118316 VexRiscv._zz_288_[2]
.sym 118317 VexRiscv._zz_42_[1]
.sym 118318 VexRiscv._zz_42_[0]
.sym 118319 VexRiscv._zz_136_[29]
.sym 118323 VexRiscv._zz_41_[9]
.sym 118324 $abc$40744$n3729_1
.sym 118325 $abc$40744$n4093_1
.sym 118327 $abc$40744$n3733
.sym 118328 $abc$40744$n3734
.sym 118331 VexRiscv.decode_to_execute_RS2[9]
.sym 118332 VexRiscv._zz_288_[9]
.sym 118333 VexRiscv._zz_42_[0]
.sym 118334 VexRiscv._zz_42_[1]
.sym 118335 $abc$40744$n102
.sym 118336 $abc$40744$n3811
.sym 118337 $abc$40744$n3915
.sym 118338 basesoc_ctrl_bus_errors[1]
.sym 118339 VexRiscv._zz_41_[30]
.sym 118340 $abc$40744$n3729_1
.sym 118341 $abc$40744$n4115
.sym 118343 VexRiscv.decode_to_execute_RS2[10]
.sym 118344 VexRiscv._zz_288_[10]
.sym 118345 VexRiscv._zz_42_[0]
.sym 118346 VexRiscv._zz_42_[1]
.sym 118347 VexRiscv._zz_41_[10]
.sym 118348 $abc$40744$n3729_1
.sym 118349 $abc$40744$n4140_1
.sym 118351 VexRiscv._zz_42_[0]
.sym 118352 VexRiscv._zz_42_[1]
.sym 118355 VexRiscv._zz_290_[6]
.sym 118356 VexRiscv._zz_152_[6]
.sym 118357 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118359 basesoc_ctrl_bus_errors[2]
.sym 118360 $abc$40744$n3915
.sym 118361 $abc$40744$n6033
.sym 118362 $abc$40744$n6034_1
.sym 118363 basesoc_dat_w[7]
.sym 118367 VexRiscv.decode_to_execute_RS2[31]
.sym 118368 VexRiscv._zz_153_
.sym 118369 VexRiscv._zz_42_[0]
.sym 118370 VexRiscv._zz_42_[1]
.sym 118371 $abc$40744$n4179_1
.sym 118372 VexRiscv._zz_294_
.sym 118375 basesoc_ctrl_reset_reset_r
.sym 118379 VexRiscv._zz_41_[31]
.sym 118380 $abc$40744$n3729_1
.sym 118381 $abc$40744$n4149
.sym 118383 VexRiscv._zz_290_[13]
.sym 118384 VexRiscv._zz_152_[13]
.sym 118385 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118387 $abc$40744$n4139
.sym 118388 VexRiscv._zz_294_
.sym 118391 $abc$40744$n4092
.sym 118392 VexRiscv._zz_294_
.sym 118395 VexRiscv._zz_200_[15]
.sym 118396 VexRiscv._zz_287_[0]
.sym 118397 VexRiscv._zz_44_[1]
.sym 118398 VexRiscv._zz_44_[0]
.sym 118399 basesoc_ctrl_bus_errors[24]
.sym 118400 $abc$40744$n3911
.sym 118401 $abc$40744$n3811
.sym 118402 basesoc_ctrl_storage[8]
.sym 118403 $abc$40744$n3911
.sym 118404 basesoc_ctrl_bus_errors[26]
.sym 118407 basesoc_ctrl_bus_errors[21]
.sym 118408 $abc$40744$n3908_1
.sym 118409 $abc$40744$n3811
.sym 118410 basesoc_ctrl_storage[13]
.sym 118411 basesoc_ctrl_bus_errors[28]
.sym 118412 basesoc_ctrl_bus_errors[29]
.sym 118413 basesoc_ctrl_bus_errors[30]
.sym 118414 basesoc_ctrl_bus_errors[31]
.sym 118415 basesoc_ctrl_bus_errors[24]
.sym 118416 basesoc_ctrl_bus_errors[25]
.sym 118417 basesoc_ctrl_bus_errors[26]
.sym 118418 basesoc_ctrl_bus_errors[27]
.sym 118419 $abc$40744$n4179_1
.sym 118420 $abc$40744$n4180
.sym 118421 VexRiscv._zz_152_[29]
.sym 118422 VexRiscv._zz_152_[2]
.sym 118423 basesoc_ctrl_bus_errors[16]
.sym 118424 basesoc_ctrl_bus_errors[17]
.sym 118425 basesoc_ctrl_bus_errors[18]
.sym 118426 basesoc_ctrl_bus_errors[19]
.sym 118427 basesoc_ctrl_bus_errors[20]
.sym 118428 basesoc_ctrl_bus_errors[21]
.sym 118429 basesoc_ctrl_bus_errors[22]
.sym 118430 basesoc_ctrl_bus_errors[23]
.sym 118431 $abc$40744$n3823
.sym 118432 $abc$40744$n3824
.sym 118433 $abc$40744$n3825
.sym 118434 $abc$40744$n3826
.sym 118435 VexRiscv._zz_200_[16]
.sym 118436 VexRiscv._zz_287_[1]
.sym 118437 VexRiscv._zz_44_[1]
.sym 118438 VexRiscv._zz_44_[0]
.sym 118439 $abc$40744$n3908_1
.sym 118440 basesoc_ctrl_bus_errors[18]
.sym 118441 $abc$40744$n106
.sym 118442 $abc$40744$n3811
.sym 118443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 118444 VexRiscv._zz_152_[29]
.sym 118445 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118447 $abc$40744$n4114_1
.sym 118448 VexRiscv._zz_294_
.sym 118451 basesoc_ctrl_bus_errors[23]
.sym 118452 $abc$40744$n3908_1
.sym 118453 $abc$40744$n3809
.sym 118454 basesoc_ctrl_storage[7]
.sym 118455 basesoc_dat_w[5]
.sym 118459 $abc$40744$n4068
.sym 118460 $abc$40744$n4072
.sym 118461 $abc$40744$n4076
.sym 118462 $abc$40744$n4080
.sym 118463 $abc$40744$n4175
.sym 118464 VexRiscv._zz_294_
.sym 118467 basesoc_ctrl_storage[2]
.sym 118468 $abc$40744$n3809
.sym 118469 $abc$40744$n6032_1
.sym 118470 $abc$40744$n6035
.sym 118471 $abc$40744$n4148
.sym 118472 VexRiscv._zz_294_
.sym 118475 VexRiscv._zz_290_[27]
.sym 118476 VexRiscv._zz_152_[27]
.sym 118477 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118478 $abc$40744$n4239_1
.sym 118479 VexRiscv.decode_to_execute_RS2[24]
.sym 118480 VexRiscv._zz_153_
.sym 118481 VexRiscv._zz_42_[0]
.sym 118482 VexRiscv._zz_42_[1]
.sym 118483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 118487 VexRiscv._zz_200_[23]
.sym 118488 VexRiscv._zz_288_[3]
.sym 118489 VexRiscv._zz_44_[1]
.sym 118490 VexRiscv._zz_44_[0]
.sym 118491 VexRiscv._zz_290_[24]
.sym 118492 VexRiscv._zz_152_[24]
.sym 118493 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118494 $abc$40744$n4239_1
.sym 118495 $abc$40744$n4095_1
.sym 118496 VexRiscv._zz_294_
.sym 118499 VexRiscv._zz_41_[24]
.sym 118500 $abc$40744$n3729_1
.sym 118501 $abc$40744$n4096
.sym 118503 $abc$40744$n5334_1
.sym 118504 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 118505 $abc$40744$n5315_1
.sym 118507 $abc$40744$n4481_1
.sym 118508 $abc$40744$n4479_1
.sym 118509 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 118510 $abc$40744$n4261_1
.sym 118511 $abc$40744$n6672
.sym 118512 VexRiscv._zz_79_[24]
.sym 118513 $abc$40744$n4626_1
.sym 118515 $abc$40744$n4692
.sym 118516 $abc$40744$n4696
.sym 118517 $abc$40744$n4694
.sym 118518 $abc$40744$n3727_1
.sym 118519 VexRiscv.CsrPlugin_mepc[9]
.sym 118520 VexRiscv.lastStagePc[9]
.sym 118521 $abc$40744$n2644
.sym 118523 $abc$40744$n4969
.sym 118524 VexRiscv._zz_79_[24]
.sym 118525 $abc$40744$n6712
.sym 118527 $abc$40744$n4691_1
.sym 118528 $abc$40744$n4689
.sym 118529 $abc$40744$n3749
.sym 118531 $abc$40744$n57
.sym 118532 $abc$40744$n2821
.sym 118535 $abc$40744$n4095_1
.sym 118536 VexRiscv._zz_152_[24]
.sym 118537 $abc$40744$n4235
.sym 118538 $abc$40744$n4234
.sym 118539 $abc$40744$n4095_1
.sym 118540 $abc$40744$n4236_1
.sym 118541 VexRiscv._zz_152_[24]
.sym 118542 $abc$40744$n4639_1
.sym 118543 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 118544 $abc$40744$n4418_1
.sym 118545 VexRiscv.memory_arbitration_isValid
.sym 118546 VexRiscv.execute_to_memory_IS_DIV
.sym 118547 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 118548 $abc$40744$n4419_1
.sym 118549 $abc$40744$n3638
.sym 118551 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 118552 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118555 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 118556 $abc$40744$n4239_1
.sym 118559 VexRiscv._zz_35_[16]
.sym 118563 $abc$40744$n4695
.sym 118564 $abc$40744$n4659
.sym 118565 $abc$40744$n4243
.sym 118567 VexRiscv._zz_318_[10]
.sym 118568 VexRiscv._zz_195_[11]
.sym 118569 $abc$40744$n4265_1
.sym 118571 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 118572 $abc$40744$n4474_1
.sym 118573 $abc$40744$n3638
.sym 118575 VexRiscv.CsrPlugin_mepc[7]
.sym 118576 VexRiscv.lastStagePc[7]
.sym 118577 $abc$40744$n2644
.sym 118579 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 118580 $abc$40744$n4473_1
.sym 118581 VexRiscv.memory_arbitration_isValid
.sym 118582 VexRiscv.execute_to_memory_IS_DIV
.sym 118583 VexRiscv._zz_318_[8]
.sym 118584 VexRiscv._zz_195_[9]
.sym 118585 $abc$40744$n4265_1
.sym 118587 $abc$40744$n4638_1
.sym 118588 $abc$40744$n4642_1
.sym 118589 $abc$40744$n4640_1
.sym 118590 $abc$40744$n3727_1
.sym 118591 VexRiscv._zz_35_[25]
.sym 118592 $abc$40744$n4972
.sym 118593 $abc$40744$n4872
.sym 118595 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 118599 $abc$40744$n4659
.sym 118600 $abc$40744$n4620_1
.sym 118601 $abc$40744$n4243
.sym 118603 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 118604 $abc$40744$n4484_1
.sym 118605 VexRiscv.memory_arbitration_isValid
.sym 118606 VexRiscv.execute_to_memory_IS_DIV
.sym 118607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 118608 $abc$40744$n4485_1
.sym 118609 $abc$40744$n3638
.sym 118611 VexRiscv.CsrPlugin_mtval[20]
.sym 118612 $abc$40744$n4230_1
.sym 118613 $abc$40744$n4560_1
.sym 118615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 118616 VexRiscv._zz_152_[21]
.sym 118617 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118619 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 118620 VexRiscv._zz_152_[24]
.sym 118621 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118623 VexRiscv._zz_318_[20]
.sym 118624 VexRiscv._zz_195_[21]
.sym 118625 $abc$40744$n4265_1
.sym 118627 $abc$40744$n5330_1
.sym 118628 VexRiscv._zz_336_
.sym 118629 $abc$40744$n5315_1
.sym 118631 $abc$40744$n4620_1
.sym 118632 $abc$40744$n4580_1
.sym 118633 $abc$40744$n4243
.sym 118635 $abc$40744$n4615_1
.sym 118636 $abc$40744$n4613_1
.sym 118637 $abc$40744$n3749
.sym 118639 $abc$40744$n4559_1
.sym 118640 VexRiscv._zz_171_[0]
.sym 118641 VexRiscv._zz_171_[1]
.sym 118642 VexRiscv._zz_152_[20]
.sym 118643 $abc$40744$n4580_1
.sym 118644 $abc$40744$n4544
.sym 118645 $abc$40744$n4243
.sym 118646 $abc$40744$n3727_1
.sym 118647 $abc$40744$n4544
.sym 118648 $abc$40744$n4512
.sym 118649 $abc$40744$n4243
.sym 118650 $abc$40744$n3727_1
.sym 118651 VexRiscv._zz_36_[23]
.sym 118655 VexRiscv._zz_255_[1]
.sym 118656 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 118659 $abc$40744$n4619_1
.sym 118660 $abc$40744$n4616_1
.sym 118661 $abc$40744$n3727_1
.sym 118663 VexRiscv._zz_35_[23]
.sym 118664 $abc$40744$n4964
.sym 118665 $abc$40744$n4872
.sym 118667 $abc$40744$n4963
.sym 118668 VexRiscv._zz_36_[23]
.sym 118669 $abc$40744$n4873_1
.sym 118671 $abc$40744$n4598_1
.sym 118672 $abc$40744$n4562_1
.sym 118673 $abc$40744$n4243
.sym 118674 $abc$40744$n3727_1
.sym 118675 VexRiscv._zz_36_[23]
.sym 118676 $abc$40744$n4604_1
.sym 118677 $abc$40744$n4267_1
.sym 118679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 118680 VexRiscv._zz_152_[23]
.sym 118681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118683 $abc$40744$n4678_1
.sym 118684 $abc$40744$n4641_1
.sym 118685 $abc$40744$n4243
.sym 118686 $abc$40744$n3727_1
.sym 118687 $abc$40744$n4266_1
.sym 118688 VexRiscv._zz_35_[23]
.sym 118689 $abc$40744$n4605_1
.sym 118691 $abc$40744$n4641_1
.sym 118692 $abc$40744$n4598_1
.sym 118693 $abc$40744$n4243
.sym 118695 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 118699 $abc$40744$n3596
.sym 118700 spiflash_counter[0]
.sym 118703 spiflash_counter[2]
.sym 118704 spiflash_counter[3]
.sym 118705 $abc$40744$n3971
.sym 118706 spiflash_counter[1]
.sym 118707 spiflash_counter[5]
.sym 118708 spiflash_counter[6]
.sym 118709 spiflash_counter[4]
.sym 118710 spiflash_counter[7]
.sym 118711 spiflash_counter[0]
.sym 118712 $abc$40744$n3595_1
.sym 118715 spiflash_counter[1]
.sym 118716 spiflash_counter[2]
.sym 118717 spiflash_counter[3]
.sym 118719 $abc$40744$n3596
.sym 118720 $abc$40744$n3594
.sym 118721 sys_rst
.sym 118723 $abc$40744$n3971
.sym 118724 $abc$40744$n3595_1
.sym 118728 spiflash_counter[0]
.sym 118733 spiflash_counter[1]
.sym 118737 spiflash_counter[2]
.sym 118738 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 118741 spiflash_counter[3]
.sym 118742 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 118745 spiflash_counter[4]
.sym 118746 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 118749 spiflash_counter[5]
.sym 118750 $auto$alumacc.cc:474:replace_alu$4108.C[5]
.sym 118753 spiflash_counter[6]
.sym 118754 $auto$alumacc.cc:474:replace_alu$4108.C[6]
.sym 118757 spiflash_counter[7]
.sym 118758 $auto$alumacc.cc:474:replace_alu$4108.C[7]
.sym 118787 array_muxed1[5]
.sym 118819 basesoc_ctrl_reset_reset_r
.sym 118827 spiflash_bus_dat_r[10]
.sym 118828 array_muxed0[9]
.sym 118829 $abc$40744$n3983
.sym 118839 basesoc_we
.sym 118840 $abc$40744$n3973
.sym 118841 $abc$40744$n3815
.sym 118842 sys_rst
.sym 118847 spiflash_bus_dat_r[11]
.sym 118848 array_muxed0[10]
.sym 118849 $abc$40744$n3983
.sym 118855 array_muxed0[3]
.sym 118891 basesoc_uart_eventmanager_status_w[0]
.sym 118892 $abc$40744$n6775
.sym 118893 basesoc_adr[2]
.sym 118894 $abc$40744$n6776_1
.sym 118895 $PACKER_GND_NET
.sym 118899 $abc$40744$n3793
.sym 118900 basesoc_adr[3]
.sym 118903 basesoc_uart_eventmanager_status_w[0]
.sym 118904 $abc$40744$n3793
.sym 118905 $abc$40744$n3868_1
.sym 118907 basesoc_adr[2]
.sym 118908 $abc$40744$n3794
.sym 118915 basesoc_adr[3]
.sym 118916 $abc$40744$n3794
.sym 118917 basesoc_adr[2]
.sym 118920 basesoc_uart_phy_tx_bitcount[0]
.sym 118925 basesoc_uart_phy_tx_bitcount[1]
.sym 118929 basesoc_uart_phy_tx_bitcount[2]
.sym 118930 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 118933 basesoc_uart_phy_tx_bitcount[3]
.sym 118934 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 118935 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 118939 basesoc_uart_phy_tx_bitcount[1]
.sym 118940 basesoc_uart_phy_tx_bitcount[2]
.sym 118941 basesoc_uart_phy_tx_bitcount[3]
.sym 118943 $abc$40744$n3850_1
.sym 118944 $abc$40744$n3847_1
.sym 118945 $abc$40744$n2290
.sym 118947 basesoc_we
.sym 118948 $abc$40744$n3795
.sym 118949 $abc$40744$n3809
.sym 118950 sys_rst
.sym 118951 basesoc_uart_phy_tx_reg[4]
.sym 118952 basesoc_uart_phy_sink_payload_data[3]
.sym 118953 $abc$40744$n2296
.sym 118955 $abc$40744$n2296
.sym 118956 basesoc_uart_phy_sink_payload_data[7]
.sym 118959 basesoc_uart_phy_tx_reg[5]
.sym 118960 basesoc_uart_phy_sink_payload_data[4]
.sym 118961 $abc$40744$n2296
.sym 118963 basesoc_uart_phy_tx_reg[6]
.sym 118964 basesoc_uart_phy_sink_payload_data[5]
.sym 118965 $abc$40744$n2296
.sym 118967 basesoc_uart_eventmanager_pending_w[0]
.sym 118968 basesoc_uart_eventmanager_storage[0]
.sym 118969 basesoc_adr[2]
.sym 118970 basesoc_adr[0]
.sym 118971 basesoc_uart_phy_tx_reg[7]
.sym 118972 basesoc_uart_phy_sink_payload_data[6]
.sym 118973 $abc$40744$n2296
.sym 118975 basesoc_uart_tx_fifo_wrport_we
.sym 118979 $abc$40744$n3868_1
.sym 118980 $abc$40744$n3794
.sym 118981 basesoc_adr[2]
.sym 118982 basesoc_dat_w[1]
.sym 118984 count[0]
.sym 118988 count[1]
.sym 118989 $PACKER_VCC_NET
.sym 118992 count[2]
.sym 118993 $PACKER_VCC_NET
.sym 118994 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 118996 count[3]
.sym 118997 $PACKER_VCC_NET
.sym 118998 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 119000 count[4]
.sym 119001 $PACKER_VCC_NET
.sym 119002 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 119004 count[5]
.sym 119005 $PACKER_VCC_NET
.sym 119006 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 119008 count[6]
.sym 119009 $PACKER_VCC_NET
.sym 119010 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 119012 count[7]
.sym 119013 $PACKER_VCC_NET
.sym 119014 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 119016 count[8]
.sym 119017 $PACKER_VCC_NET
.sym 119018 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 119020 count[9]
.sym 119021 $PACKER_VCC_NET
.sym 119022 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 119024 count[10]
.sym 119025 $PACKER_VCC_NET
.sym 119026 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 119028 count[11]
.sym 119029 $PACKER_VCC_NET
.sym 119030 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 119032 count[12]
.sym 119033 $PACKER_VCC_NET
.sym 119034 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 119036 count[13]
.sym 119037 $PACKER_VCC_NET
.sym 119038 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 119040 count[14]
.sym 119041 $PACKER_VCC_NET
.sym 119042 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 119044 count[15]
.sym 119045 $PACKER_VCC_NET
.sym 119046 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 119048 count[16]
.sym 119049 $PACKER_VCC_NET
.sym 119050 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 119052 count[17]
.sym 119053 $PACKER_VCC_NET
.sym 119054 $auto$alumacc.cc:474:replace_alu$4033.C[17]
.sym 119056 count[18]
.sym 119057 $PACKER_VCC_NET
.sym 119058 $auto$alumacc.cc:474:replace_alu$4033.C[18]
.sym 119060 count[19]
.sym 119061 $PACKER_VCC_NET
.sym 119062 $auto$alumacc.cc:474:replace_alu$4033.C[19]
.sym 119063 $abc$40744$n218
.sym 119067 basesoc_ctrl_reset_reset_r
.sym 119071 $abc$40744$n198
.sym 119075 $abc$40744$n200
.sym 119079 por_rst
.sym 119080 $abc$40744$n7127
.sym 119083 por_rst
.sym 119084 $abc$40744$n7129
.sym 119087 $abc$40744$n226
.sym 119091 $abc$40744$n220
.sym 119092 $abc$40744$n222
.sym 119093 $abc$40744$n224
.sym 119094 $abc$40744$n226
.sym 119095 por_rst
.sym 119096 $abc$40744$n7128
.sym 119099 $abc$40744$n222
.sym 119103 por_rst
.sym 119104 $abc$40744$n7130
.sym 119107 por_rst
.sym 119108 $abc$40744$n7123
.sym 119111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 119112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 119113 $abc$40744$n3722_1
.sym 119115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 119116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 119117 $abc$40744$n3722_1
.sym 119119 $abc$40744$n100
.sym 119120 $abc$40744$n3809
.sym 119121 $abc$40744$n3915
.sym 119122 basesoc_ctrl_bus_errors[5]
.sym 119123 basesoc_ctrl_bus_errors[7]
.sym 119124 $abc$40744$n3793
.sym 119125 $abc$40744$n6800_1
.sym 119126 basesoc_adr[3]
.sym 119127 basesoc_dat_w[6]
.sym 119131 $abc$40744$n4422_1
.sym 119132 VexRiscv._zz_171_[0]
.sym 119133 VexRiscv._zz_171_[1]
.sym 119134 VexRiscv._zz_152_[13]
.sym 119135 VexRiscv.CsrPlugin_mtval[13]
.sym 119136 $abc$40744$n4230_1
.sym 119137 $abc$40744$n4423_1
.sym 119139 basesoc_ctrl_storage[31]
.sym 119140 basesoc_ctrl_bus_errors[31]
.sym 119141 basesoc_adr[2]
.sym 119142 $abc$40744$n3818
.sym 119143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 119145 $abc$40744$n3722_1
.sym 119147 basesoc_ctrl_reset_reset_r
.sym 119151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119152 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 119153 $abc$40744$n3722_1
.sym 119155 VexRiscv._zz_216_[7]
.sym 119156 VexRiscv._zz_164_[7]
.sym 119157 $abc$40744$n4868
.sym 119159 $abc$40744$n4305_1
.sym 119160 VexRiscv._zz_79_[7]
.sym 119161 $abc$40744$n6672
.sym 119163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 119165 $abc$40744$n3722_1
.sym 119167 csrbankarray_csrbank0_leds_out0_w[0]
.sym 119168 eventmanager_pending_w[0]
.sym 119169 basesoc_adr[0]
.sym 119170 basesoc_adr[1]
.sym 119171 VexRiscv._zz_217_[7]
.sym 119172 VexRiscv._zz_164_[7]
.sym 119173 $abc$40744$n6675_1
.sym 119175 $abc$40744$n4867
.sym 119176 VexRiscv._zz_79_[0]
.sym 119177 $abc$40744$n6712
.sym 119179 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 119180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 119181 $abc$40744$n235
.sym 119182 VexRiscv._zz_193_
.sym 119183 VexRiscv._zz_216_[0]
.sym 119184 VexRiscv._zz_164_[0]
.sym 119185 $abc$40744$n4868
.sym 119187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 119188 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 119189 $abc$40744$n3722_1
.sym 119191 $abc$40744$n6409
.sym 119192 VexRiscv._zz_79_[1]
.sym 119193 $abc$40744$n6672
.sym 119195 $abc$40744$n5409_1
.sym 119196 $abc$40744$n5410
.sym 119199 VexRiscv._zz_217_[0]
.sym 119200 VexRiscv._zz_164_[0]
.sym 119201 $abc$40744$n6675_1
.sym 119203 $abc$40744$n6405
.sym 119204 VexRiscv._zz_79_[0]
.sym 119205 $abc$40744$n6672
.sym 119207 VexRiscv._zz_35_[0]
.sym 119208 $abc$40744$n6404
.sym 119209 $abc$40744$n4266_1
.sym 119211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 119212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 119213 $abc$40744$n3722_1
.sym 119215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 119216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 119217 $abc$40744$n3722_1
.sym 119219 $abc$40744$n4299_1
.sym 119220 $abc$40744$n4297_1
.sym 119221 $abc$40744$n4301
.sym 119222 $abc$40744$n3727_1
.sym 119223 VexRiscv._zz_36_[0]
.sym 119227 VexRiscv._zz_35_[0]
.sym 119228 $abc$40744$n4861
.sym 119229 $abc$40744$n4872
.sym 119231 VexRiscv._zz_35_[12]
.sym 119232 $abc$40744$n4413_1
.sym 119233 $abc$40744$n4266_1
.sym 119235 $abc$40744$n3749
.sym 119236 $abc$40744$n6695
.sym 119237 $abc$40744$n4778_1
.sym 119239 $abc$40744$n6411
.sym 119240 VexRiscv._zz_36_[2]
.sym 119241 $abc$40744$n4267_1
.sym 119243 $abc$40744$n6403
.sym 119244 VexRiscv._zz_36_[0]
.sym 119245 $abc$40744$n4267_1
.sym 119247 VexRiscv._zz_200_[13]
.sym 119248 VexRiscv._zz_171_[1]
.sym 119249 VexRiscv._zz_44_[1]
.sym 119250 VexRiscv._zz_44_[0]
.sym 119251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 119255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 119259 $abc$40744$n6415
.sym 119260 VexRiscv._zz_36_[3]
.sym 119261 $abc$40744$n4267_1
.sym 119263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 119264 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 119265 $abc$40744$n3722_1
.sym 119267 $abc$40744$n3905
.sym 119268 basesoc_ctrl_bus_errors[12]
.sym 119269 $abc$40744$n120
.sym 119270 $abc$40744$n3817
.sym 119271 basesoc_ctrl_bus_errors[0]
.sym 119272 basesoc_ctrl_bus_errors[1]
.sym 119273 basesoc_ctrl_bus_errors[2]
.sym 119274 basesoc_ctrl_bus_errors[3]
.sym 119275 basesoc_ctrl_bus_errors[4]
.sym 119276 basesoc_ctrl_bus_errors[5]
.sym 119277 basesoc_ctrl_bus_errors[6]
.sym 119278 basesoc_ctrl_bus_errors[7]
.sym 119279 basesoc_ctrl_bus_errors[12]
.sym 119280 basesoc_ctrl_bus_errors[13]
.sym 119281 basesoc_ctrl_bus_errors[14]
.sym 119282 basesoc_ctrl_bus_errors[15]
.sym 119283 $abc$40744$n3828
.sym 119284 $abc$40744$n3829_1
.sym 119287 basesoc_ctrl_bus_errors[8]
.sym 119288 basesoc_ctrl_bus_errors[9]
.sym 119289 basesoc_ctrl_bus_errors[10]
.sym 119290 basesoc_ctrl_bus_errors[11]
.sym 119291 $abc$40744$n3821
.sym 119292 $abc$40744$n231
.sym 119293 sys_rst
.sym 119295 $abc$40744$n3822
.sym 119296 $abc$40744$n3827
.sym 119297 $abc$40744$n3830_1
.sym 119298 $abc$40744$n3831_1
.sym 119300 $PACKER_VCC_NET
.sym 119301 basesoc_ctrl_bus_errors[0]
.sym 119304 basesoc_ctrl_bus_errors[0]
.sym 119309 basesoc_ctrl_bus_errors[1]
.sym 119313 basesoc_ctrl_bus_errors[2]
.sym 119314 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 119317 basesoc_ctrl_bus_errors[3]
.sym 119318 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 119321 basesoc_ctrl_bus_errors[4]
.sym 119322 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 119325 basesoc_ctrl_bus_errors[5]
.sym 119326 $auto$alumacc.cc:474:replace_alu$3997.C[5]
.sym 119329 basesoc_ctrl_bus_errors[6]
.sym 119330 $auto$alumacc.cc:474:replace_alu$3997.C[6]
.sym 119333 basesoc_ctrl_bus_errors[7]
.sym 119334 $auto$alumacc.cc:474:replace_alu$3997.C[7]
.sym 119337 basesoc_ctrl_bus_errors[8]
.sym 119338 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 119341 basesoc_ctrl_bus_errors[9]
.sym 119342 $auto$alumacc.cc:474:replace_alu$3997.C[9]
.sym 119345 basesoc_ctrl_bus_errors[10]
.sym 119346 $auto$alumacc.cc:474:replace_alu$3997.C[10]
.sym 119349 basesoc_ctrl_bus_errors[11]
.sym 119350 $auto$alumacc.cc:474:replace_alu$3997.C[11]
.sym 119353 basesoc_ctrl_bus_errors[12]
.sym 119354 $auto$alumacc.cc:474:replace_alu$3997.C[12]
.sym 119357 basesoc_ctrl_bus_errors[13]
.sym 119358 $auto$alumacc.cc:474:replace_alu$3997.C[13]
.sym 119361 basesoc_ctrl_bus_errors[14]
.sym 119362 $auto$alumacc.cc:474:replace_alu$3997.C[14]
.sym 119365 basesoc_ctrl_bus_errors[15]
.sym 119366 $auto$alumacc.cc:474:replace_alu$3997.C[15]
.sym 119369 basesoc_ctrl_bus_errors[16]
.sym 119370 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 119373 basesoc_ctrl_bus_errors[17]
.sym 119374 $auto$alumacc.cc:474:replace_alu$3997.C[17]
.sym 119377 basesoc_ctrl_bus_errors[18]
.sym 119378 $auto$alumacc.cc:474:replace_alu$3997.C[18]
.sym 119381 basesoc_ctrl_bus_errors[19]
.sym 119382 $auto$alumacc.cc:474:replace_alu$3997.C[19]
.sym 119385 basesoc_ctrl_bus_errors[20]
.sym 119386 $auto$alumacc.cc:474:replace_alu$3997.C[20]
.sym 119389 basesoc_ctrl_bus_errors[21]
.sym 119390 $auto$alumacc.cc:474:replace_alu$3997.C[21]
.sym 119393 basesoc_ctrl_bus_errors[22]
.sym 119394 $auto$alumacc.cc:474:replace_alu$3997.C[22]
.sym 119397 basesoc_ctrl_bus_errors[23]
.sym 119398 $auto$alumacc.cc:474:replace_alu$3997.C[23]
.sym 119401 basesoc_ctrl_bus_errors[24]
.sym 119402 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 119405 basesoc_ctrl_bus_errors[25]
.sym 119406 $auto$alumacc.cc:474:replace_alu$3997.C[25]
.sym 119409 basesoc_ctrl_bus_errors[26]
.sym 119410 $auto$alumacc.cc:474:replace_alu$3997.C[26]
.sym 119413 basesoc_ctrl_bus_errors[27]
.sym 119414 $auto$alumacc.cc:474:replace_alu$3997.C[27]
.sym 119417 basesoc_ctrl_bus_errors[28]
.sym 119418 $auto$alumacc.cc:474:replace_alu$3997.C[28]
.sym 119421 basesoc_ctrl_bus_errors[29]
.sym 119422 $auto$alumacc.cc:474:replace_alu$3997.C[29]
.sym 119425 basesoc_ctrl_bus_errors[30]
.sym 119426 $auto$alumacc.cc:474:replace_alu$3997.C[30]
.sym 119429 basesoc_ctrl_bus_errors[31]
.sym 119430 $auto$alumacc.cc:474:replace_alu$3997.C[31]
.sym 119431 VexRiscv._zz_217_[29]
.sym 119432 VexRiscv._zz_164_[29]
.sym 119433 $abc$40744$n6675_1
.sym 119435 $abc$40744$n4095_1
.sym 119436 VexRiscv._zz_152_[24]
.sym 119439 VexRiscv._zz_79_[29]
.sym 119443 VexRiscv._zz_216_[29]
.sym 119444 VexRiscv._zz_164_[29]
.sym 119445 $abc$40744$n4868
.sym 119447 VexRiscv._zz_79_[24]
.sym 119451 $abc$40744$n4458_1
.sym 119452 VexRiscv._zz_171_[0]
.sym 119453 VexRiscv._zz_171_[1]
.sym 119454 VexRiscv._zz_152_[15]
.sym 119455 VexRiscv._zz_200_[20]
.sym 119456 VexRiscv._zz_288_[0]
.sym 119457 VexRiscv._zz_44_[1]
.sym 119458 VexRiscv._zz_44_[0]
.sym 119459 VexRiscv.CsrPlugin_mtval[15]
.sym 119460 $abc$40744$n4230_1
.sym 119461 $abc$40744$n4459_1
.sym 119463 $abc$40744$n4482_1
.sym 119464 VexRiscv._zz_79_[16]
.sym 119465 $abc$40744$n4266_1
.sym 119466 $abc$40744$n6672
.sym 119467 VexRiscv._zz_79_[16]
.sym 119471 $abc$40744$n4266_1
.sym 119472 VexRiscv._zz_35_[16]
.sym 119473 $abc$40744$n4477_1
.sym 119475 VexRiscv._zz_216_[16]
.sym 119476 VexRiscv._zz_164_[16]
.sym 119477 $abc$40744$n4868
.sym 119479 VexRiscv._zz_217_[16]
.sym 119480 VexRiscv._zz_164_[16]
.sym 119481 $abc$40744$n6675_1
.sym 119483 VexRiscv._zz_216_[24]
.sym 119484 VexRiscv._zz_164_[24]
.sym 119485 $abc$40744$n4868
.sym 119487 VexRiscv._zz_217_[24]
.sym 119488 VexRiscv._zz_164_[24]
.sym 119489 $abc$40744$n6672
.sym 119490 $abc$40744$n6675_1
.sym 119491 $abc$40744$n4937
.sym 119492 VexRiscv._zz_79_[16]
.sym 119493 $abc$40744$n6712
.sym 119495 $abc$40744$n4979
.sym 119496 VexRiscv._zz_36_[27]
.sym 119497 $abc$40744$n4873_1
.sym 119499 $abc$40744$n4935_1
.sym 119500 VexRiscv._zz_36_[16]
.sym 119501 $abc$40744$n4873_1
.sym 119503 $abc$40744$n4564_1
.sym 119504 $abc$40744$n4234
.sym 119505 $abc$40744$n4565_1
.sym 119506 $abc$40744$n3727_1
.sym 119507 VexRiscv._zz_288_[1]
.sym 119508 VexRiscv._zz_288_[0]
.sym 119509 $abc$40744$n4383_1
.sym 119511 VexRiscv._zz_36_[20]
.sym 119512 $abc$40744$n4550_1
.sym 119513 $abc$40744$n4267_1
.sym 119515 $abc$40744$n4951
.sym 119516 VexRiscv._zz_36_[20]
.sym 119517 $abc$40744$n4873_1
.sym 119519 VexRiscv._zz_36_[16]
.sym 119520 $abc$40744$n4476_1
.sym 119521 $abc$40744$n4267_1
.sym 119523 VexRiscv._zz_35_[16]
.sym 119524 $abc$40744$n4936
.sym 119525 $abc$40744$n4872
.sym 119527 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 119528 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119529 $abc$40744$n235
.sym 119530 VexRiscv._zz_193_
.sym 119531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 119532 $abc$40744$n4372_1
.sym 119533 $abc$40744$n3638
.sym 119535 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 119536 $abc$40744$n4371_1
.sym 119537 VexRiscv.memory_arbitration_isValid
.sym 119538 VexRiscv.execute_to_memory_IS_DIV
.sym 119539 VexRiscv._zz_36_[16]
.sym 119543 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 119544 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 119545 $abc$40744$n235
.sym 119546 VexRiscv._zz_193_
.sym 119547 $abc$40744$n4647
.sym 119548 $abc$40744$n4479_1
.sym 119549 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 119550 $abc$40744$n4261_1
.sym 119551 $abc$40744$n4561_1
.sym 119552 $abc$40744$n4563_1
.sym 119553 $abc$40744$n4559_1
.sym 119554 $abc$40744$n3749
.sym 119555 VexRiscv._zz_36_[20]
.sym 119559 $abc$40744$n4562_1
.sym 119560 $abc$40744$n4530
.sym 119561 $abc$40744$n4243
.sym 119562 $abc$40744$n3727_1
.sym 119563 basesoc_dat_w[2]
.sym 119567 VexRiscv._zz_255_[1]
.sym 119568 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 119571 VexRiscv._zz_255_[1]
.sym 119572 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 119575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119576 VexRiscv._zz_152_[20]
.sym 119577 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119580 $abc$40744$n4557_1
.sym 119581 $abc$40744$n3638
.sym 119583 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 119584 $abc$40744$n4556_1
.sym 119585 VexRiscv.memory_arbitration_isValid
.sym 119586 VexRiscv.execute_to_memory_IS_DIV
.sym 119587 basesoc_dat_w[7]
.sym 119591 VexRiscv._zz_255_[1]
.sym 119592 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 119595 VexRiscv._zz_35_[27]
.sym 119599 $abc$40744$n4590_1
.sym 119600 VexRiscv._zz_79_[22]
.sym 119601 $abc$40744$n4266_1
.sym 119602 $abc$40744$n6672
.sym 119603 VexRiscv._zz_35_[22]
.sym 119607 VexRiscv._zz_35_[25]
.sym 119611 $abc$40744$n4589_1
.sym 119612 $abc$40744$n4479_1
.sym 119613 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 119614 $abc$40744$n4261_1
.sym 119615 VexRiscv._zz_216_[23]
.sym 119616 VexRiscv._zz_164_[23]
.sym 119617 $abc$40744$n4868
.sym 119619 VexRiscv._zz_217_[23]
.sym 119620 VexRiscv._zz_164_[23]
.sym 119621 $abc$40744$n6675_1
.sym 119623 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 119624 VexRiscv._zz_152_[27]
.sym 119625 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119627 VexRiscv._zz_217_[26]
.sym 119628 VexRiscv._zz_164_[26]
.sym 119629 $abc$40744$n6675_1
.sym 119631 $abc$40744$n4266_1
.sym 119632 VexRiscv._zz_35_[22]
.sym 119633 $abc$40744$n4587_1
.sym 119635 VexRiscv._zz_216_[26]
.sym 119636 VexRiscv._zz_164_[26]
.sym 119637 $abc$40744$n6712
.sym 119638 $abc$40744$n4868
.sym 119639 $abc$40744$n4608_1
.sym 119640 VexRiscv._zz_79_[23]
.sym 119641 $abc$40744$n4266_1
.sym 119642 $abc$40744$n6672
.sym 119643 $abc$40744$n4714_1
.sym 119644 $abc$40744$n4678_1
.sym 119645 $abc$40744$n4243
.sym 119646 $abc$40744$n3727_1
.sym 119647 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 119651 $abc$40744$n4965_1
.sym 119652 VexRiscv._zz_79_[23]
.sym 119653 $abc$40744$n6712
.sym 119655 VexRiscv.CsrPlugin_mepc[17]
.sym 119656 VexRiscv.lastStagePc[17]
.sym 119657 $abc$40744$n2644
.sym 119667 $abc$40744$n5350
.sym 119668 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 119669 $abc$40744$n5315_1
.sym 119683 $abc$40744$n3999
.sym 119684 VexRiscv._zz_201_[17]
.sym 119685 $abc$40744$n4228
.sym 119686 VexRiscv.CsrPlugin_mepc[17]
.sym 119707 user_btn2
.sym 119708 $abc$40744$n6616
.sym 119711 user_btn2
.sym 119712 $abc$40744$n6604
.sym 119735 basesoc_dat_w[5]
.sym 119755 basesoc_timer0_value[0]
.sym 119759 basesoc_timer0_value[8]
.sym 119783 $abc$40744$n6002_1
.sym 119784 csrbankarray_csrbank3_bitbang0_w[1]
.sym 119785 $abc$40744$n3815
.sym 119786 csrbankarray_csrbank3_bitbang_en0_w
.sym 119803 $abc$40744$n3818
.sym 119804 spiflash_miso
.sym 119807 basesoc_ctrl_reset_reset_r
.sym 119811 spiflash_bus_dat_r[7]
.sym 119812 csrbankarray_csrbank3_bitbang0_w[0]
.sym 119813 csrbankarray_csrbank3_bitbang_en0_w
.sym 119815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 119819 $abc$40744$n3976
.sym 119820 $abc$40744$n57
.sym 119827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 119828 $abc$40744$n3713_1
.sym 119847 basesoc_uart_phy_rx_reg[6]
.sym 119851 basesoc_uart_phy_rx_reg[1]
.sym 119855 basesoc_uart_phy_rx_reg[0]
.sym 119859 basesoc_uart_phy_rx_reg[4]
.sym 119863 basesoc_uart_rx_fifo_wrport_we
.sym 119867 basesoc_uart_phy_rx_reg[3]
.sym 119871 basesoc_uart_phy_rx_reg[7]
.sym 119875 basesoc_uart_rx_fifo_readable
.sym 119876 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 119877 basesoc_adr[2]
.sym 119878 basesoc_adr[1]
.sym 119879 basesoc_uart_phy_tx_reg[1]
.sym 119880 basesoc_uart_phy_sink_payload_data[0]
.sym 119881 $abc$40744$n2296
.sym 119883 basesoc_adr[1]
.sym 119884 basesoc_adr[0]
.sym 119887 basesoc_uart_phy_tx_reg[3]
.sym 119888 basesoc_uart_phy_sink_payload_data[2]
.sym 119889 $abc$40744$n2296
.sym 119891 basesoc_uart_phy_tx_reg[2]
.sym 119892 basesoc_uart_phy_sink_payload_data[1]
.sym 119893 $abc$40744$n2296
.sym 119895 $abc$40744$n96
.sym 119896 $abc$40744$n3809
.sym 119897 $abc$40744$n3915
.sym 119898 basesoc_ctrl_bus_errors[3]
.sym 119899 basesoc_adr[1]
.sym 119900 basesoc_adr[0]
.sym 119903 basesoc_uart_rx_fifo_readable
.sym 119904 basesoc_uart_eventmanager_storage[1]
.sym 119905 basesoc_adr[2]
.sym 119906 basesoc_adr[1]
.sym 119907 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 119908 basesoc_uart_eventmanager_pending_w[1]
.sym 119909 basesoc_adr[2]
.sym 119910 $abc$40744$n3794
.sym 119911 basesoc_adr[3]
.sym 119912 basesoc_adr[2]
.sym 119913 $abc$40744$n3818
.sym 119915 basesoc_vexriscv_ibus_adr[12]
.sym 119916 basesoc_vexriscv_dbus_adr[12]
.sym 119917 grant
.sym 119919 $abc$40744$n233
.sym 119920 VexRiscv._zz_313_
.sym 119923 basesoc_ctrl_reset_reset_r
.sym 119927 $abc$40744$n108
.sym 119928 $abc$40744$n3811
.sym 119929 $abc$40744$n98
.sym 119930 $abc$40744$n3809
.sym 119931 basesoc_dat_w[4]
.sym 119935 basesoc_dat_w[1]
.sym 119939 basesoc_dat_w[5]
.sym 119943 $abc$40744$n3599
.sym 119944 $abc$40744$n6534
.sym 119947 $abc$40744$n3599
.sym 119948 $abc$40744$n6536
.sym 119951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119952 $abc$40744$n3658
.sym 119953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119954 $abc$40744$n3659
.sym 119955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 119956 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 119957 $abc$40744$n3657
.sym 119959 $abc$40744$n3599
.sym 119960 $abc$40744$n6542
.sym 119963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 119964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 119967 $abc$40744$n3599
.sym 119968 $abc$40744$n6538
.sym 119971 $abc$40744$n3599
.sym 119972 $abc$40744$n6532
.sym 119975 $abc$40744$n104
.sym 119976 $abc$40744$n3809
.sym 119977 $abc$40744$n3915
.sym 119978 basesoc_ctrl_bus_errors[6]
.sym 119979 count[5]
.sym 119980 count[7]
.sym 119981 count[8]
.sym 119982 count[10]
.sym 119983 count[1]
.sym 119984 count[2]
.sym 119985 count[3]
.sym 119986 count[4]
.sym 119987 $abc$40744$n3599
.sym 119988 $abc$40744$n6554
.sym 119991 eventmanager_status_w[0]
.sym 119992 eventsourceprocess0_old_trigger
.sym 119995 sys_rst
.sym 119996 basesoc_dat_w[5]
.sym 119999 $abc$40744$n3599
.sym 120000 $abc$40744$n6544
.sym 120003 $abc$40744$n3599
.sym 120004 $abc$40744$n6548
.sym 120007 $abc$40744$n208
.sym 120011 VexRiscv._zz_171_[0]
.sym 120015 $abc$40744$n212
.sym 120019 $abc$40744$n212
.sym 120020 $abc$40744$n214
.sym 120021 $abc$40744$n216
.sym 120022 $abc$40744$n218
.sym 120023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 120024 VexRiscv.memory_arbitration_isValid
.sym 120025 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 120027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 120029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 120030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120031 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 120035 VexRiscv._zz_36_[14]
.sym 120039 sys_rst
.sym 120040 basesoc_uart_rx_fifo_do_read
.sym 120041 basesoc_uart_rx_fifo_wrport_we
.sym 120043 VexRiscv._zz_35_[10]
.sym 120047 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 120051 sys_rst
.sym 120052 basesoc_uart_rx_fifo_do_read
.sym 120053 basesoc_uart_rx_fifo_wrport_we
.sym 120054 basesoc_uart_rx_fifo_level0[0]
.sym 120055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 120056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120059 VexRiscv._zz_35_[6]
.sym 120063 $abc$40744$n4369
.sym 120064 $abc$40744$n4329_1
.sym 120065 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 120066 $abc$40744$n4261_1
.sym 120067 basesoc_ctrl_reset_reset_r
.sym 120068 $abc$40744$n3945
.sym 120069 sys_rst
.sym 120070 $abc$40744$n2459
.sym 120071 count[1]
.sym 120072 $abc$40744$n3599
.sym 120075 VexRiscv._zz_216_[13]
.sym 120076 VexRiscv._zz_164_[13]
.sym 120077 $abc$40744$n4868
.sym 120079 VexRiscv._zz_35_[13]
.sym 120080 $abc$40744$n4431_1
.sym 120081 $abc$40744$n4266_1
.sym 120083 VexRiscv._zz_35_[13]
.sym 120084 $abc$40744$n4924
.sym 120085 $abc$40744$n4872
.sym 120087 VexRiscv._zz_35_[10]
.sym 120088 $abc$40744$n4366_1
.sym 120089 $abc$40744$n4266_1
.sym 120091 VexRiscv._zz_217_[13]
.sym 120092 VexRiscv._zz_164_[13]
.sym 120093 $abc$40744$n6675_1
.sym 120095 $abc$40744$n4432_1
.sym 120096 VexRiscv._zz_79_[13]
.sym 120097 $abc$40744$n6672
.sym 120099 $abc$40744$n4925
.sym 120100 VexRiscv._zz_79_[13]
.sym 120101 $abc$40744$n6712
.sym 120103 $abc$40744$n4416_1
.sym 120104 $abc$40744$n4329_1
.sym 120105 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 120106 $abc$40744$n4261_1
.sym 120107 $abc$40744$n7766
.sym 120111 $abc$40744$n4929_1
.sym 120112 VexRiscv._zz_79_[14]
.sym 120113 $abc$40744$n6712
.sym 120115 $abc$40744$n2459
.sym 120119 $abc$40744$n4877
.sym 120120 VexRiscv._zz_79_[1]
.sym 120121 $abc$40744$n6712
.sym 120123 VexRiscv._zz_216_[1]
.sym 120124 VexRiscv._zz_164_[1]
.sym 120125 $abc$40744$n4868
.sym 120127 VexRiscv._zz_216_[14]
.sym 120128 VexRiscv._zz_164_[14]
.sym 120129 $abc$40744$n4868
.sym 120131 VexRiscv._zz_217_[1]
.sym 120132 VexRiscv._zz_164_[1]
.sym 120133 $abc$40744$n6675_1
.sym 120135 $abc$40744$n4466_1
.sym 120136 VexRiscv._zz_36_[15]
.sym 120137 $abc$40744$n4267_1
.sym 120139 $abc$40744$n4927
.sym 120140 VexRiscv._zz_36_[14]
.sym 120141 $abc$40744$n4873_1
.sym 120143 $abc$40744$n4442_1
.sym 120144 $abc$40744$n4446_1
.sym 120145 $abc$40744$n4440_1
.sym 120146 $abc$40744$n3749
.sym 120147 VexRiscv._zz_35_[14]
.sym 120148 $abc$40744$n4449_1
.sym 120149 $abc$40744$n4266_1
.sym 120151 $abc$40744$n4397_1
.sym 120152 $abc$40744$n4329_1
.sym 120153 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 120154 $abc$40744$n4261_1
.sym 120155 $abc$40744$n4448_1
.sym 120156 VexRiscv._zz_36_[14]
.sym 120157 $abc$40744$n4267_1
.sym 120159 VexRiscv._zz_35_[14]
.sym 120160 $abc$40744$n4928
.sym 120161 $abc$40744$n4872
.sym 120163 VexRiscv._zz_35_[12]
.sym 120164 $abc$40744$n4920_1
.sym 120165 $abc$40744$n4872
.sym 120167 $abc$40744$n4414_1
.sym 120168 VexRiscv._zz_79_[12]
.sym 120169 $abc$40744$n6672
.sym 120171 VexRiscv._zz_35_[12]
.sym 120175 VexRiscv._zz_35_[11]
.sym 120179 VexRiscv._zz_217_[12]
.sym 120180 VexRiscv._zz_164_[12]
.sym 120181 $abc$40744$n6675_1
.sym 120183 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 120184 VexRiscv._zz_152_[14]
.sym 120185 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120187 $abc$40744$n4239_1
.sym 120188 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 120189 $abc$40744$n4443_1
.sym 120190 $abc$40744$n3727_1
.sym 120191 $abc$40744$n4782_1
.sym 120192 $abc$40744$n4779
.sym 120193 $abc$40744$n3749
.sym 120194 $abc$40744$n3727_1
.sym 120195 VexRiscv._zz_200_[14]
.sym 120196 VexRiscv._zz_171_[2]
.sym 120197 VexRiscv._zz_44_[1]
.sym 120198 VexRiscv._zz_44_[0]
.sym 120199 VexRiscv._zz_41_[11]
.sym 120200 $abc$40744$n3729_1
.sym 120201 $abc$40744$n4169
.sym 120203 VexRiscv.decode_to_execute_RS2[13]
.sym 120204 VexRiscv._zz_153_
.sym 120205 VexRiscv._zz_42_[0]
.sym 120206 VexRiscv._zz_42_[1]
.sym 120207 VexRiscv._zz_171_[1]
.sym 120208 VexRiscv._zz_171_[2]
.sym 120209 $abc$40744$n4065
.sym 120211 $abc$40744$n4186
.sym 120212 VexRiscv._zz_171_[0]
.sym 120213 $abc$40744$n6809_1
.sym 120214 VexRiscv._zz_32_[0]
.sym 120215 VexRiscv._zz_41_[13]
.sym 120216 $abc$40744$n3729_1
.sym 120217 $abc$40744$n4111
.sym 120219 $abc$40744$n3
.sym 120223 VexRiscv._zz_290_[14]
.sym 120224 VexRiscv._zz_152_[14]
.sym 120225 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120227 VexRiscv.decode_to_execute_RS2[11]
.sym 120228 VexRiscv._zz_153_
.sym 120229 VexRiscv._zz_42_[0]
.sym 120230 VexRiscv._zz_42_[1]
.sym 120231 VexRiscv._zz_41_[7]
.sym 120232 $abc$40744$n3729_1
.sym 120233 $abc$40744$n4104_1
.sym 120235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120236 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 120237 VexRiscv._zz_191_
.sym 120238 $abc$40744$n235
.sym 120239 VexRiscv.decode_to_execute_RS2[8]
.sym 120240 VexRiscv._zz_288_[8]
.sym 120241 VexRiscv._zz_42_[0]
.sym 120242 VexRiscv._zz_42_[1]
.sym 120243 $abc$40744$n4082
.sym 120244 VexRiscv._zz_200_[10]
.sym 120247 basesoc_dat_w[7]
.sym 120251 $abc$40744$n3809
.sym 120252 basesoc_ctrl_storage[0]
.sym 120253 $abc$40744$n3915
.sym 120254 basesoc_ctrl_bus_errors[0]
.sym 120255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 120256 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 120257 VexRiscv._zz_191_
.sym 120258 $abc$40744$n235
.sym 120259 VexRiscv._zz_130_[7]
.sym 120260 VexRiscv._zz_288_[7]
.sym 120261 VexRiscv._zz_42_[0]
.sym 120262 VexRiscv._zz_42_[1]
.sym 120263 VexRiscv._zz_41_[8]
.sym 120264 $abc$40744$n3729_1
.sym 120265 $abc$40744$n4108_1
.sym 120267 VexRiscv._zz_200_[31]
.sym 120268 VexRiscv._zz_153_
.sym 120269 VexRiscv._zz_44_[1]
.sym 120270 VexRiscv._zz_44_[0]
.sym 120271 VexRiscv._zz_290_[31]
.sym 120272 VexRiscv._zz_152_[31]
.sym 120273 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120275 $abc$40744$n233
.sym 120276 $abc$40744$n5283_1
.sym 120277 $abc$40744$n4816
.sym 120279 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 120283 $abc$40744$n4082
.sym 120284 VexRiscv._zz_200_[7]
.sym 120287 basesoc_ctrl_bus_errors[0]
.sym 120288 sys_rst
.sym 120289 $abc$40744$n2266
.sym 120291 $abc$40744$n4103
.sym 120292 VexRiscv._zz_294_
.sym 120295 VexRiscv._zz_41_[14]
.sym 120296 $abc$40744$n3729_1
.sym 120297 $abc$40744$n4161_1
.sym 120299 basesoc_ctrl_bus_errors[1]
.sym 120303 $abc$40744$n4160
.sym 120304 VexRiscv._zz_294_
.sym 120307 $abc$40744$n4160
.sym 120308 VexRiscv._zz_152_[14]
.sym 120309 $abc$40744$n4235
.sym 120310 $abc$40744$n4234
.sym 120311 VexRiscv.decode_to_execute_RS2[14]
.sym 120312 VexRiscv._zz_153_
.sym 120313 VexRiscv._zz_42_[0]
.sym 120314 VexRiscv._zz_42_[1]
.sym 120315 VexRiscv._zz_152_[6]
.sym 120316 $abc$40744$n4083
.sym 120319 $abc$40744$n4160
.sym 120320 $abc$40744$n4236_1
.sym 120321 VexRiscv._zz_152_[14]
.sym 120322 $abc$40744$n4444_1
.sym 120323 $abc$40744$n4168
.sym 120324 VexRiscv._zz_294_
.sym 120327 $abc$40744$n6660
.sym 120328 $abc$40744$n4152
.sym 120329 VexRiscv._zz_152_[16]
.sym 120330 VexRiscv._zz_152_[1]
.sym 120331 $abc$40744$n4159
.sym 120332 $abc$40744$n4166
.sym 120333 $abc$40744$n4173_1
.sym 120334 $abc$40744$n4178
.sym 120335 $abc$40744$n4066
.sym 120336 $abc$40744$n4132_1
.sym 120337 $abc$40744$n4146_1
.sym 120338 $abc$40744$n4158_1
.sym 120339 $abc$40744$n4147
.sym 120340 $abc$40744$n4155
.sym 120341 VexRiscv._zz_152_[21]
.sym 120342 $abc$40744$n4151
.sym 120343 VexRiscv._zz_152_[11]
.sym 120344 $abc$40744$n4170_1
.sym 120345 VexRiscv._zz_152_[27]
.sym 120346 $abc$40744$n4168
.sym 120347 $abc$40744$n4160
.sym 120348 $abc$40744$n4162
.sym 120349 VexRiscv._zz_152_[20]
.sym 120350 VexRiscv._zz_152_[14]
.sym 120351 $abc$40744$n4162
.sym 120352 VexRiscv._zz_294_
.sym 120355 $abc$40744$n3
.sym 120359 $abc$40744$n4087_1
.sym 120360 VexRiscv._zz_294_
.sym 120363 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 120367 VexRiscv._zz_41_[20]
.sym 120368 $abc$40744$n3729_1
.sym 120369 $abc$40744$n4163
.sym 120371 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 120375 $abc$40744$n4067
.sym 120376 $abc$40744$n4085_1
.sym 120377 $abc$40744$n4100_1
.sym 120378 $abc$40744$n4117
.sym 120379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 120383 $abc$40744$n4174
.sym 120384 $abc$40744$n4175
.sym 120385 VexRiscv._zz_152_[28]
.sym 120386 VexRiscv._zz_152_[0]
.sym 120387 VexRiscv.decode_to_execute_RS2[20]
.sym 120388 VexRiscv._zz_153_
.sym 120389 VexRiscv._zz_42_[0]
.sym 120390 VexRiscv._zz_42_[1]
.sym 120391 VexRiscv._zz_41_[17]
.sym 120392 $abc$40744$n3729_1
.sym 120393 $abc$40744$n4088
.sym 120395 VexRiscv._zz_200_[28]
.sym 120396 VexRiscv._zz_288_[8]
.sym 120397 VexRiscv._zz_44_[1]
.sym 120398 VexRiscv._zz_44_[0]
.sym 120399 VexRiscv._zz_288_[9]
.sym 120403 VexRiscv.decode_to_execute_RS2[17]
.sym 120404 VexRiscv._zz_153_
.sym 120405 VexRiscv._zz_42_[0]
.sym 120406 VexRiscv._zz_42_[1]
.sym 120407 VexRiscv._zz_290_[16]
.sym 120408 VexRiscv._zz_152_[16]
.sym 120409 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120411 VexRiscv.decode_to_execute_RS2[28]
.sym 120412 VexRiscv._zz_153_
.sym 120413 VexRiscv._zz_42_[0]
.sym 120414 VexRiscv._zz_42_[1]
.sym 120415 VexRiscv._zz_41_[28]
.sym 120416 $abc$40744$n3729_1
.sym 120417 $abc$40744$n4176_1
.sym 120419 $abc$40744$n3612_1
.sym 120420 basesoc_vexriscv_ibus_adr[0]
.sym 120421 basesoc_vexriscv_ibus_adr[1]
.sym 120422 basesoc_vexriscv_ibus_adr[2]
.sym 120423 $abc$40744$n4170_1
.sym 120424 $abc$40744$n4236_1
.sym 120425 VexRiscv._zz_152_[27]
.sym 120426 $abc$40744$n4693
.sym 120427 VexRiscv._zz_217_[17]
.sym 120428 VexRiscv._zz_164_[17]
.sym 120429 $abc$40744$n6675_1
.sym 120431 $abc$40744$n4239_1
.sym 120432 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 120433 $abc$40744$n4490_1
.sym 120434 $abc$40744$n3727_1
.sym 120435 VexRiscv._zz_216_[17]
.sym 120436 VexRiscv._zz_164_[17]
.sym 120437 $abc$40744$n4868
.sym 120439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 120440 VexRiscv._zz_152_[28]
.sym 120441 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120443 spiflash_bus_dat_r[24]
.sym 120447 $abc$40744$n4162
.sym 120448 VexRiscv._zz_49_[0]
.sym 120449 VexRiscv._zz_49_[1]
.sym 120450 VexRiscv._zz_152_[20]
.sym 120451 $abc$40744$n4170_1
.sym 120452 VexRiscv._zz_152_[27]
.sym 120453 $abc$40744$n4235
.sym 120454 $abc$40744$n4234
.sym 120455 VexRiscv._zz_79_[25]
.sym 120459 $abc$40744$n4489
.sym 120460 $abc$40744$n4493_1
.sym 120461 $abc$40744$n4487_1
.sym 120462 $abc$40744$n3749
.sym 120463 VexRiscv._zz_79_[27]
.sym 120467 VexRiscv._zz_217_[25]
.sym 120468 VexRiscv._zz_164_[25]
.sym 120469 $abc$40744$n6675_1
.sym 120471 VexRiscv._zz_216_[25]
.sym 120472 VexRiscv._zz_164_[25]
.sym 120473 $abc$40744$n4868
.sym 120475 $abc$40744$n4487_1
.sym 120476 VexRiscv._zz_171_[0]
.sym 120477 VexRiscv._zz_171_[1]
.sym 120478 VexRiscv._zz_152_[16]
.sym 120479 VexRiscv.CsrPlugin_mtval[16]
.sym 120480 $abc$40744$n4230_1
.sym 120481 $abc$40744$n4488_1
.sym 120483 VexRiscv._zz_79_[17]
.sym 120487 $abc$40744$n4266_1
.sym 120488 VexRiscv._zz_35_[27]
.sym 120489 $abc$40744$n4681
.sym 120491 $abc$40744$n4648_1
.sym 120492 VexRiscv._zz_79_[25]
.sym 120493 $abc$40744$n4266_1
.sym 120494 $abc$40744$n6672
.sym 120495 $abc$40744$n3976
.sym 120496 sys_rst
.sym 120497 spiflash_counter[0]
.sym 120499 $abc$40744$n4684_1
.sym 120500 VexRiscv._zz_79_[27]
.sym 120501 $abc$40744$n4266_1
.sym 120502 $abc$40744$n6672
.sym 120503 $abc$40744$n3979
.sym 120504 spiflash_counter[1]
.sym 120507 VexRiscv._zz_216_[27]
.sym 120508 VexRiscv._zz_164_[27]
.sym 120509 $abc$40744$n4868
.sym 120511 VexRiscv._zz_217_[27]
.sym 120512 VexRiscv._zz_164_[27]
.sym 120513 $abc$40744$n6675_1
.sym 120515 $abc$40744$n4973
.sym 120516 VexRiscv._zz_79_[25]
.sym 120517 $abc$40744$n6712
.sym 120519 $abc$40744$n4981
.sym 120520 VexRiscv._zz_79_[27]
.sym 120521 $abc$40744$n6712
.sym 120523 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 120527 VexRiscv._zz_204_
.sym 120528 $abc$40744$n4843
.sym 120531 VexRiscv._zz_35_[27]
.sym 120532 $abc$40744$n4980_1
.sym 120533 $abc$40744$n4872
.sym 120535 $abc$40744$n4683
.sym 120536 $abc$40744$n4479_1
.sym 120537 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 120538 $abc$40744$n4261_1
.sym 120539 $abc$40744$n4553_1
.sym 120540 $abc$40744$n4479_1
.sym 120541 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 120542 $abc$40744$n4261_1
.sym 120543 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 120547 $abc$40744$n4175
.sym 120548 VexRiscv._zz_49_[0]
.sym 120549 VexRiscv._zz_49_[1]
.sym 120550 VexRiscv._zz_152_[28]
.sym 120551 VexRiscv._zz_216_[22]
.sym 120552 VexRiscv._zz_164_[22]
.sym 120553 $abc$40744$n4868
.sym 120555 basesoc_we
.sym 120556 $abc$40744$n3936
.sym 120557 $abc$40744$n3794
.sym 120558 sys_rst
.sym 120559 $abc$40744$n4961
.sym 120560 VexRiscv._zz_79_[22]
.sym 120561 $abc$40744$n6712
.sym 120563 basesoc_dat_w[1]
.sym 120567 basesoc_ctrl_reset_reset_r
.sym 120571 VexRiscv._zz_217_[22]
.sym 120572 VexRiscv._zz_164_[22]
.sym 120573 $abc$40744$n6675_1
.sym 120575 VexRiscv._zz_216_[19]
.sym 120576 VexRiscv._zz_164_[19]
.sym 120577 $abc$40744$n4868
.sym 120579 VexRiscv._zz_217_[19]
.sym 120580 VexRiscv._zz_164_[19]
.sym 120581 $abc$40744$n6672
.sym 120582 $abc$40744$n6675_1
.sym 120583 basesoc_ctrl_reset_reset_r
.sym 120587 basesoc_dat_w[4]
.sym 120591 basesoc_dat_w[2]
.sym 120595 basesoc_dat_w[1]
.sym 120599 $abc$40744$n4949
.sym 120600 VexRiscv._zz_79_[19]
.sym 120601 $abc$40744$n6712
.sym 120603 $abc$40744$n4709_1
.sym 120604 $abc$40744$n4713_1
.sym 120605 $abc$40744$n4707_1
.sym 120606 $abc$40744$n3749
.sym 120607 $abc$40744$n6672
.sym 120608 VexRiscv._zz_79_[19]
.sym 120609 $abc$40744$n4536
.sym 120611 basesoc_dat_w[3]
.sym 120615 VexRiscv._zz_41_[28]
.sym 120623 $abc$40744$n4234
.sym 120624 $abc$40744$n4710
.sym 120625 $abc$40744$n4711_1
.sym 120626 $abc$40744$n3727_1
.sym 120627 VexRiscv._zz_36_[28]
.sym 120631 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 120632 $abc$40744$n4239_1
.sym 120635 VexRiscv._zz_41_[20]
.sym 120643 VexRiscv._zz_41_[17]
.sym 120651 basesoc_vexriscv_ibus_adr[1]
.sym 120659 $abc$40744$n3228
.sym 120660 basesoc_vexriscv_ibus_adr[0]
.sym 120661 $abc$40744$n4843
.sym 120675 $abc$40744$n3228
.sym 120676 $abc$40744$n4843
.sym 120679 array_muxed1[2]
.sym 120715 basesoc_dat_w[7]
.sym 120747 $abc$40744$n57
.sym 120751 csrbankarray_csrbank3_bitbang0_w[1]
.sym 120752 spiflash_clk1
.sym 120753 csrbankarray_csrbank3_bitbang_en0_w
.sym 120767 csrbankarray_csrbank3_bitbang0_w[2]
.sym 120768 $abc$40744$n188
.sym 120769 csrbankarray_csrbank3_bitbang_en0_w
.sym 120775 basesoc_adr[1]
.sym 120807 basesoc_uart_rx_fifo_readable
.sym 120811 $abc$40744$n6520
.sym 120819 array_muxed1[1]
.sym 120823 array_muxed1[6]
.sym 120827 array_muxed0[1]
.sym 120831 eventmanager_status_w[0]
.sym 120839 sys_rst
.sym 120840 basesoc_dat_w[4]
.sym 120847 $abc$40744$n5
.sym 120855 $abc$40744$n3
.sym 120859 $abc$40744$n9
.sym 120863 sys_rst
.sym 120864 basesoc_dat_w[3]
.sym 120867 sys_rst
.sym 120868 $abc$40744$n6520
.sym 120871 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 120875 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 120879 VexRiscv.decode_to_execute_RS2[8]
.sym 120880 VexRiscv._zz_130_[0]
.sym 120881 VexRiscv._zz_171_[1]
.sym 120882 VexRiscv._zz_171_[0]
.sym 120883 basesoc_vexriscv_dbus_adr[0]
.sym 120884 basesoc_vexriscv_ibus_adr[0]
.sym 120885 grant
.sym 120887 VexRiscv.decode_to_execute_RS2[24]
.sym 120888 VexRiscv._zz_171_[1]
.sym 120889 $abc$40744$n5843
.sym 120891 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 120895 basesoc_vexriscv_dbus_adr[8]
.sym 120896 basesoc_vexriscv_ibus_adr[8]
.sym 120897 grant
.sym 120899 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 120903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120907 basesoc_uart_phy_rx_reg[3]
.sym 120911 $abc$40744$n3856_1
.sym 120912 basesoc_uart_phy_rx
.sym 120913 basesoc_uart_phy_uart_clk_rxen
.sym 120914 basesoc_uart_phy_rx_busy
.sym 120915 basesoc_uart_phy_rx
.sym 120916 $abc$40744$n3856_1
.sym 120917 $abc$40744$n3859_1
.sym 120918 basesoc_uart_phy_uart_clk_rxen
.sym 120919 $abc$40744$n3856_1
.sym 120920 $abc$40744$n3859_1
.sym 120923 basesoc_uart_phy_rx_reg[6]
.sym 120927 basesoc_uart_phy_rx_reg[1]
.sym 120931 basesoc_uart_phy_rx_busy
.sym 120932 $abc$40744$n3858_1
.sym 120933 basesoc_uart_phy_uart_clk_rxen
.sym 120934 sys_rst
.sym 120935 VexRiscv.dBus_cmd_payload_wr
.sym 120939 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 120943 VexRiscv._zz_41_[7]
.sym 120947 VexRiscv._zz_41_[30]
.sym 120951 basesoc_uart_rx_fifo_level0[4]
.sym 120952 $abc$40744$n3884_1
.sym 120953 $abc$40744$n3872_1
.sym 120954 basesoc_uart_rx_fifo_readable
.sym 120955 basesoc_uart_rx_fifo_level0[4]
.sym 120956 $abc$40744$n3884_1
.sym 120957 basesoc_uart_phy_source_valid
.sym 120959 VexRiscv._zz_41_[11]
.sym 120963 VexRiscv._zz_41_[13]
.sym 120967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 120969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120971 VexRiscv._zz_136_[5]
.sym 120975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 120976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120978 $abc$40744$n3659
.sym 120979 $abc$40744$n3563
.sym 120980 $abc$40744$n3564
.sym 120981 $abc$40744$n3565_1
.sym 120983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120987 VexRiscv._zz_136_[2]
.sym 120991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 120992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120993 $abc$40744$n3785
.sym 120995 $abc$40744$n4393
.sym 120996 VexRiscv._zz_36_[11]
.sym 120997 $abc$40744$n4267_1
.sym 120999 VexRiscv._zz_36_[30]
.sym 121003 VexRiscv._zz_36_[11]
.sym 121007 VexRiscv._zz_36_[10]
.sym 121011 $abc$40744$n4913
.sym 121012 VexRiscv._zz_79_[10]
.sym 121013 $abc$40744$n6712
.sym 121015 VexRiscv.decode_to_execute_IS_DIV
.sym 121019 VexRiscv._zz_216_[10]
.sym 121020 VexRiscv._zz_164_[10]
.sym 121021 $abc$40744$n4868
.sym 121023 VexRiscv._zz_36_[13]
.sym 121027 VexRiscv._zz_35_[10]
.sym 121028 $abc$40744$n4912
.sym 121029 $abc$40744$n4872
.sym 121031 $abc$40744$n4367
.sym 121032 VexRiscv._zz_79_[10]
.sym 121033 $abc$40744$n6672
.sym 121035 $abc$40744$n4424_1
.sym 121036 $abc$40744$n4428_1
.sym 121037 $abc$40744$n4422_1
.sym 121038 $abc$40744$n3749
.sym 121039 $abc$40744$n4430_1
.sym 121040 VexRiscv._zz_36_[13]
.sym 121041 $abc$40744$n4267_1
.sym 121043 $abc$40744$n4915
.sym 121044 VexRiscv._zz_36_[11]
.sym 121045 $abc$40744$n4873_1
.sym 121047 $abc$40744$n4911_1
.sym 121048 VexRiscv._zz_36_[10]
.sym 121049 $abc$40744$n4873_1
.sym 121051 VexRiscv._zz_217_[10]
.sym 121052 VexRiscv._zz_164_[10]
.sym 121053 $abc$40744$n6675_1
.sym 121055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 121056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121059 $abc$40744$n4923_1
.sym 121060 VexRiscv._zz_36_[13]
.sym 121061 $abc$40744$n4873_1
.sym 121063 $abc$40744$n4375_1
.sym 121064 $abc$40744$n6685
.sym 121065 $abc$40744$n3749
.sym 121067 $abc$40744$n4358
.sym 121068 $abc$40744$n4356_1
.sym 121069 $abc$40744$n3749
.sym 121071 VexRiscv._zz_216_[2]
.sym 121072 VexRiscv._zz_164_[2]
.sym 121073 $abc$40744$n4868
.sym 121075 $abc$40744$n4881
.sym 121076 VexRiscv._zz_79_[2]
.sym 121077 $abc$40744$n6712
.sym 121079 VexRiscv._zz_216_[12]
.sym 121080 VexRiscv._zz_164_[12]
.sym 121081 $abc$40744$n4868
.sym 121083 $abc$40744$n4921
.sym 121084 VexRiscv._zz_79_[12]
.sym 121085 $abc$40744$n6712
.sym 121087 VexRiscv._zz_35_[2]
.sym 121088 $abc$40744$n4880_1
.sym 121089 $abc$40744$n4872
.sym 121091 basesoc_adr[0]
.sym 121095 $abc$40744$n4450_1
.sym 121096 VexRiscv._zz_79_[14]
.sym 121097 $abc$40744$n6672
.sym 121099 VexRiscv._zz_79_[14]
.sym 121103 VexRiscv._zz_79_[12]
.sym 121107 VexRiscv._zz_217_[2]
.sym 121108 VexRiscv._zz_164_[2]
.sym 121109 $abc$40744$n6675_1
.sym 121111 VexRiscv._zz_79_[2]
.sym 121115 VexRiscv._zz_217_[14]
.sym 121116 VexRiscv._zz_164_[14]
.sym 121117 $abc$40744$n6675_1
.sym 121119 VexRiscv._zz_35_[2]
.sym 121120 $abc$40744$n6412
.sym 121121 $abc$40744$n4266_1
.sym 121123 $abc$40744$n6413
.sym 121124 VexRiscv._zz_79_[2]
.sym 121125 $abc$40744$n6672
.sym 121127 basesoc_uart_rx_fifo_level0[1]
.sym 121131 $abc$40744$n4447_1
.sym 121132 $abc$40744$n4407_1
.sym 121133 $abc$40744$n4243
.sym 121134 $abc$40744$n3727_1
.sym 121135 $abc$40744$n4407_1
.sym 121136 $abc$40744$n4364
.sym 121137 $abc$40744$n4243
.sym 121138 $abc$40744$n3727_1
.sym 121139 $abc$40744$n4429_1
.sym 121140 $abc$40744$n4388_1
.sym 121141 $abc$40744$n4243
.sym 121142 $abc$40744$n3727_1
.sym 121143 $abc$40744$n4168
.sym 121144 VexRiscv._zz_49_[0]
.sym 121145 VexRiscv._zz_49_[1]
.sym 121146 VexRiscv._zz_152_[11]
.sym 121147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 121148 VexRiscv._zz_152_[11]
.sym 121149 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 121152 VexRiscv._zz_152_[10]
.sym 121153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 121156 VexRiscv._zz_152_[13]
.sym 121157 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121159 $abc$40744$n4082
.sym 121160 VexRiscv._zz_200_[11]
.sym 121163 VexRiscv._zz_290_[10]
.sym 121164 VexRiscv._zz_152_[10]
.sym 121165 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121167 VexRiscv._zz_193_
.sym 121168 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 121169 VexRiscv._zz_191_
.sym 121170 $abc$40744$n235
.sym 121171 VexRiscv._zz_290_[11]
.sym 121172 VexRiscv._zz_152_[11]
.sym 121173 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121175 $abc$40744$n4234
.sym 121176 $abc$40744$n4781
.sym 121177 $abc$40744$n4780_1
.sym 121179 $abc$40744$n4174
.sym 121180 VexRiscv._zz_49_[0]
.sym 121181 VexRiscv._zz_49_[1]
.sym 121182 VexRiscv._zz_152_[0]
.sym 121183 $abc$40744$n4187
.sym 121184 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 121185 VexRiscv._zz_47_[1]
.sym 121186 VexRiscv._zz_47_[0]
.sym 121187 VexRiscv._zz_171_[1]
.sym 121188 $abc$40744$n4187
.sym 121189 VexRiscv._zz_171_[0]
.sym 121190 VexRiscv._zz_171_[2]
.sym 121191 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 121192 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 121193 $abc$40744$n235
.sym 121194 VexRiscv._zz_193_
.sym 121195 $abc$40744$n4760_1
.sym 121196 $abc$40744$n4188_1
.sym 121197 VexRiscv._zz_47_[0]
.sym 121198 VexRiscv._zz_47_[1]
.sym 121199 $abc$40744$n5388_1
.sym 121200 $abc$40744$n5389
.sym 121203 VexRiscv._zz_44_[0]
.sym 121204 VexRiscv._zz_44_[1]
.sym 121207 VexRiscv._zz_290_[2]
.sym 121208 VexRiscv._zz_152_[2]
.sym 121209 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121211 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 121212 VexRiscv._zz_152_[30]
.sym 121213 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121215 $abc$40744$n4148
.sym 121216 VexRiscv._zz_152_[31]
.sym 121217 $abc$40744$n4188_1
.sym 121218 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 121219 $abc$40744$n4148
.sym 121220 VexRiscv._zz_49_[0]
.sym 121221 VexRiscv._zz_49_[1]
.sym 121222 VexRiscv._zz_152_[31]
.sym 121223 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 121224 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 121225 VexRiscv.CsrPlugin_hadException
.sym 121227 VexRiscv._zz_290_[5]
.sym 121228 VexRiscv._zz_152_[5]
.sym 121229 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121231 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 121232 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 121233 VexRiscv.CsrPlugin_hadException
.sym 121235 VexRiscv._zz_152_[7]
.sym 121236 $abc$40744$n4103
.sym 121239 VexRiscv._zz_200_[30]
.sym 121240 VexRiscv._zz_288_[10]
.sym 121241 VexRiscv._zz_44_[1]
.sym 121242 VexRiscv._zz_44_[0]
.sym 121243 VexRiscv._zz_152_[10]
.sym 121244 $abc$40744$n4139
.sym 121245 $abc$40744$n4236_1
.sym 121246 $abc$40744$n4360_1
.sym 121247 $abc$40744$n4082
.sym 121248 VexRiscv._zz_200_[6]
.sym 121251 $abc$40744$n4139
.sym 121252 VexRiscv._zz_152_[10]
.sym 121253 $abc$40744$n4235
.sym 121254 $abc$40744$n4234
.sym 121255 $abc$40744$n4101
.sym 121256 $abc$40744$n4105
.sym 121257 $abc$40744$n4109
.sym 121258 $abc$40744$n4113
.sym 121259 $abc$40744$n4879
.sym 121260 VexRiscv._zz_36_[2]
.sym 121261 $abc$40744$n4873_1
.sym 121263 VexRiscv._zz_152_[8]
.sym 121264 $abc$40744$n4107
.sym 121267 $abc$40744$n4110_1
.sym 121268 $abc$40744$n4236_1
.sym 121269 VexRiscv._zz_152_[13]
.sym 121270 $abc$40744$n4426_1
.sym 121271 $abc$40744$n4110_1
.sym 121272 VexRiscv._zz_152_[13]
.sym 121275 $abc$40744$n4110_1
.sym 121276 VexRiscv._zz_152_[13]
.sym 121277 $abc$40744$n4235
.sym 121278 $abc$40744$n4234
.sym 121279 $abc$40744$n4239_1
.sym 121280 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 121281 $abc$40744$n4425_1
.sym 121282 $abc$40744$n3727_1
.sym 121283 $abc$40744$n4114_1
.sym 121284 VexRiscv._zz_152_[30]
.sym 121287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 121288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 121289 VexRiscv._zz_191_
.sym 121290 $abc$40744$n235
.sym 121291 VexRiscv._zz_290_[15]
.sym 121292 VexRiscv._zz_152_[15]
.sym 121293 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121295 VexRiscv._zz_255_[1]
.sym 121296 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 121299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 121300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 121301 VexRiscv._zz_191_
.sym 121302 $abc$40744$n235
.sym 121303 $abc$40744$n4148
.sym 121304 VexRiscv._zz_152_[31]
.sym 121307 VexRiscv._zz_287_[2]
.sym 121308 VexRiscv._zz_200_[2]
.sym 121309 VexRiscv._zz_44_[0]
.sym 121310 VexRiscv._zz_44_[1]
.sym 121311 $abc$40744$n3744
.sym 121312 VexRiscv._zz_152_[3]
.sym 121315 $abc$40744$n4733
.sym 121316 $abc$40744$n4695
.sym 121317 $abc$40744$n4243
.sym 121319 $abc$40744$n4125
.sym 121320 $abc$40744$n4236_1
.sym 121321 VexRiscv._zz_152_[15]
.sym 121322 $abc$40744$n4462_1
.sym 121323 VexRiscv._zz_79_[30]
.sym 121327 $abc$40744$n4738_1
.sym 121328 $abc$40744$n4479_1
.sym 121329 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 121330 $abc$40744$n4261_1
.sym 121331 $abc$40744$n4086
.sym 121332 $abc$40744$n4090
.sym 121333 $abc$40744$n4094
.sym 121334 $abc$40744$n4098
.sym 121335 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 121336 VexRiscv._zz_152_[15]
.sym 121337 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121339 $abc$40744$n4125
.sym 121340 VexRiscv._zz_152_[15]
.sym 121341 $abc$40744$n4235
.sym 121342 $abc$40744$n4234
.sym 121343 $abc$40744$n4239_1
.sym 121344 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 121345 $abc$40744$n4461_1
.sym 121346 $abc$40744$n3727_1
.sym 121347 $abc$40744$n4087_1
.sym 121348 VexRiscv._zz_152_[17]
.sym 121351 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 121352 VexRiscv.CsrPlugin_mepc[17]
.sym 121353 $abc$40744$n5004
.sym 121355 $abc$40744$n4465_1
.sym 121356 $abc$40744$n4429_1
.sym 121357 $abc$40744$n4243
.sym 121358 $abc$40744$n3727_1
.sym 121359 VexRiscv._zz_255_[1]
.sym 121360 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 121363 $abc$40744$n4499_1
.sym 121364 $abc$40744$n4479_1
.sym 121365 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 121366 $abc$40744$n4261_1
.sym 121367 VexRiscv._zz_200_[17]
.sym 121368 VexRiscv._zz_287_[2]
.sym 121369 VexRiscv._zz_44_[1]
.sym 121370 VexRiscv._zz_44_[0]
.sym 121371 $abc$40744$n4460_1
.sym 121372 $abc$40744$n4464_1
.sym 121373 $abc$40744$n4458_1
.sym 121374 $abc$40744$n3749
.sym 121375 VexRiscv._zz_35_[17]
.sym 121379 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 121383 $abc$40744$n4500_1
.sym 121384 VexRiscv._zz_79_[17]
.sym 121385 $abc$40744$n4266_1
.sym 121386 $abc$40744$n6672
.sym 121387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 121388 $abc$40744$n4852_1
.sym 121389 $abc$40744$n3638
.sym 121391 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 121392 $abc$40744$n4854_1
.sym 121393 VexRiscv.memory_arbitration_isValid
.sym 121394 VexRiscv.execute_to_memory_IS_DIV
.sym 121395 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 121396 $abc$40744$n4855
.sym 121397 $abc$40744$n3638
.sym 121399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 121400 $abc$40744$n5386
.sym 121401 $abc$40744$n5385_1
.sym 121402 VexRiscv._zz_193_
.sym 121403 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 121404 $abc$40744$n4851_1
.sym 121405 VexRiscv.memory_arbitration_isValid
.sym 121406 VexRiscv.execute_to_memory_IS_DIV
.sym 121407 $abc$40744$n5451
.sym 121408 $abc$40744$n5452
.sym 121411 $abc$40744$n4941_1
.sym 121412 VexRiscv._zz_79_[17]
.sym 121413 $abc$40744$n6712
.sym 121415 VexRiscv._zz_201_[2]
.sym 121416 $abc$40744$n4377_1
.sym 121417 $abc$40744$n4799_1
.sym 121419 $abc$40744$n4383_1
.sym 121420 VexRiscv._zz_288_[0]
.sym 121421 VexRiscv._zz_288_[1]
.sym 121423 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 121427 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 121431 VexRiscv._zz_288_[0]
.sym 121432 $abc$40744$n4383_1
.sym 121433 VexRiscv._zz_288_[1]
.sym 121435 VexRiscv.CsrPlugin_mepc[2]
.sym 121436 $abc$40744$n4384
.sym 121437 $abc$40744$n4382_1
.sym 121438 VexRiscv.CsrPlugin_mtval[2]
.sym 121439 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 121443 $abc$40744$n4758_1
.sym 121444 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 121445 $abc$40744$n4382_1
.sym 121446 VexRiscv.CsrPlugin_mtval[3]
.sym 121447 $abc$40744$n5439
.sym 121448 $abc$40744$n5440
.sym 121451 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 121452 VexRiscv._zz_152_[16]
.sym 121453 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121455 $abc$40744$n4512
.sym 121456 $abc$40744$n4465_1
.sym 121457 $abc$40744$n4243
.sym 121458 $abc$40744$n3727_1
.sym 121459 $abc$40744$n4494_1
.sym 121460 $abc$40744$n4447_1
.sym 121461 $abc$40744$n4243
.sym 121462 $abc$40744$n3727_1
.sym 121463 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 121464 $abc$40744$n4399
.sym 121465 VexRiscv.memory_arbitration_isValid
.sym 121466 VexRiscv.execute_to_memory_IS_DIV
.sym 121467 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 121468 $abc$40744$n4400_1
.sym 121469 $abc$40744$n3638
.sym 121471 $abc$40744$n5427_1
.sym 121472 $abc$40744$n5428
.sym 121475 $abc$40744$n4530
.sym 121476 $abc$40744$n4494_1
.sym 121477 $abc$40744$n4243
.sym 121478 $abc$40744$n3727_1
.sym 121479 $abc$40744$n4554_1
.sym 121480 VexRiscv._zz_79_[20]
.sym 121481 $abc$40744$n4266_1
.sym 121482 $abc$40744$n6672
.sym 121483 $abc$40744$n4266_1
.sym 121484 VexRiscv._zz_35_[20]
.sym 121485 $abc$40744$n4551_1
.sym 121487 VexRiscv._zz_35_[20]
.sym 121491 $abc$40744$n4953_1
.sym 121492 VexRiscv._zz_79_[20]
.sym 121493 $abc$40744$n4872
.sym 121494 $abc$40744$n6712
.sym 121495 VexRiscv._zz_217_[20]
.sym 121496 VexRiscv._zz_164_[20]
.sym 121497 $abc$40744$n6675_1
.sym 121499 VexRiscv._zz_216_[20]
.sym 121500 VexRiscv._zz_164_[20]
.sym 121501 $abc$40744$n4868
.sym 121503 $abc$40744$n4872
.sym 121504 VexRiscv._zz_35_[20]
.sym 121505 $abc$40744$n4952
.sym 121507 VexRiscv._zz_35_[28]
.sym 121511 VexRiscv._zz_79_[28]
.sym 121515 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 121516 $abc$40744$n4741
.sym 121517 VexRiscv.memory_arbitration_isValid
.sym 121518 VexRiscv.execute_to_memory_IS_DIV
.sym 121519 $abc$40744$n4701
.sym 121520 $abc$40744$n4479_1
.sym 121521 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 121522 $abc$40744$n4261_1
.sym 121523 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 121524 $abc$40744$n4742_1
.sym 121525 $abc$40744$n3638
.sym 121527 VexRiscv._zz_79_[19]
.sym 121531 VexRiscv._zz_79_[26]
.sym 121535 VexRiscv._zz_79_[20]
.sym 121539 VexRiscv._zz_79_[22]
.sym 121543 spiflash_bus_dat_r[25]
.sym 121547 spiflash_miso1
.sym 121551 $abc$40744$n4985
.sym 121552 VexRiscv._zz_79_[28]
.sym 121553 $abc$40744$n6712
.sym 121555 VexRiscv._zz_216_[28]
.sym 121556 VexRiscv._zz_164_[28]
.sym 121557 $abc$40744$n4868
.sym 121559 VexRiscv._zz_35_[28]
.sym 121560 $abc$40744$n4699
.sym 121561 $abc$40744$n4266_1
.sym 121563 VexRiscv._zz_217_[28]
.sym 121564 VexRiscv._zz_164_[28]
.sym 121565 $abc$40744$n6672
.sym 121566 $abc$40744$n6675_1
.sym 121567 VexRiscv._zz_35_[28]
.sym 121568 $abc$40744$n4984_1
.sym 121569 $abc$40744$n4872
.sym 121571 $abc$40744$n6672
.sym 121572 VexRiscv._zz_79_[28]
.sym 121573 $abc$40744$n4702
.sym 121575 VexRiscv._zz_36_[28]
.sym 121576 $abc$40744$n4698
.sym 121577 $abc$40744$n4267_1
.sym 121591 $abc$40744$n4983_1
.sym 121592 VexRiscv._zz_36_[28]
.sym 121593 $abc$40744$n4873_1
.sym 121608 basesoc_vexriscv_ibus_adr[0]
.sym 121613 basesoc_vexriscv_ibus_adr[1]
.sym 121617 basesoc_vexriscv_ibus_adr[2]
.sym 121618 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 121624 $PACKER_VCC_NET
.sym 121625 basesoc_vexriscv_ibus_adr[0]
.sym 121639 $abc$40744$n5859
.sym 121640 array_muxed1[8]
.sym 121643 $abc$40744$n5859
.sym 121644 array_muxed1[8]
.sym 121647 $abc$40744$n5859
.sym 121648 array_muxed1[13]
.sym 121651 $abc$40744$n5859
.sym 121652 array_muxed1[4]
.sym 121655 $abc$40744$n5859
.sym 121656 array_muxed1[2]
.sym 121659 $abc$40744$n5859
.sym 121660 array_muxed1[13]
.sym 121663 $abc$40744$n5859
.sym 121664 array_muxed1[4]
.sym 121667 $abc$40744$n5859
.sym 121668 array_muxed1[2]
.sym 121671 spiflash_miso
.sym 121675 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121676 $abc$40744$n6325_1
.sym 121677 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121678 $abc$40744$n6080_1
.sym 121679 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 121680 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 121681 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121683 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 121684 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 121685 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 121687 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 121688 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 121689 $abc$40744$n6328_1
.sym 121690 $abc$40744$n6080_1
.sym 121703 spiflash_i
.sym 121707 array_muxed1[7]
.sym 121711 sys_rst
.sym 121712 spiflash_i
.sym 121715 array_muxed1[3]
.sym 121731 spiflash_i
.sym 121735 VexRiscv._zz_130_[1]
.sym 121743 VexRiscv._zz_130_[4]
.sym 121744 VexRiscv.decode_to_execute_RS2[12]
.sym 121745 VexRiscv._zz_171_[0]
.sym 121746 VexRiscv._zz_171_[1]
.sym 121751 VexRiscv._zz_130_[0]
.sym 121752 VexRiscv.decode_to_execute_RS2[8]
.sym 121753 VexRiscv._zz_171_[0]
.sym 121754 VexRiscv._zz_171_[1]
.sym 121755 VexRiscv._zz_171_[1]
.sym 121759 VexRiscv.decode_to_execute_RS2[17]
.sym 121760 VexRiscv._zz_130_[1]
.sym 121761 VexRiscv._zz_171_[1]
.sym 121763 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 121768 basesoc_uart_rx_fifo_consume[0]
.sym 121773 basesoc_uart_rx_fifo_consume[1]
.sym 121777 basesoc_uart_rx_fifo_consume[2]
.sym 121778 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 121781 basesoc_uart_rx_fifo_consume[3]
.sym 121782 $auto$alumacc.cc:474:replace_alu$4069.C[3]
.sym 121783 basesoc_uart_rx_fifo_do_read
.sym 121784 basesoc_uart_rx_fifo_consume[0]
.sym 121785 sys_rst
.sym 121807 VexRiscv._zz_130_[6]
.sym 121811 VexRiscv._zz_130_[1]
.sym 121812 VexRiscv.decode_to_execute_RS2[9]
.sym 121813 VexRiscv._zz_171_[0]
.sym 121814 VexRiscv._zz_171_[1]
.sym 121819 VexRiscv._zz_130_[2]
.sym 121823 basesoc_uart_rx_fifo_readable
.sym 121824 basesoc_uart_rx_old_trigger
.sym 121827 $abc$40744$n3872_1
.sym 121828 sys_rst
.sym 121829 $abc$40744$n2356
.sym 121835 $abc$40744$n2296
.sym 121836 $abc$40744$n6976
.sym 121843 basesoc_uart_phy_tx_reg[0]
.sym 121844 $abc$40744$n3850_1
.sym 121845 $abc$40744$n2296
.sym 121867 basesoc_vexriscv_ibus_adr[13]
.sym 121868 basesoc_vexriscv_dbus_adr[13]
.sym 121869 grant
.sym 121875 basesoc_uart_phy_rx_reg[2]
.sym 121883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 121884 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 121885 VexRiscv._zz_191_
.sym 121886 $abc$40744$n235
.sym 121887 basesoc_uart_phy_rx_reg[5]
.sym 121891 basesoc_vexriscv_dbus_adr[1]
.sym 121892 basesoc_vexriscv_ibus_adr[1]
.sym 121893 grant
.sym 121895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121907 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 121915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121923 basesoc_uart_rx_fifo_do_read
.sym 121924 sys_rst
.sym 121927 $abc$40744$n206
.sym 121931 $abc$40744$n204
.sym 121932 $abc$40744$n206
.sym 121933 $abc$40744$n208
.sym 121934 $abc$40744$n210
.sym 121935 $abc$40744$n210
.sym 121943 basesoc_timer0_load_storage[8]
.sym 121944 $abc$40744$n6152
.sym 121945 basesoc_timer0_en_storage
.sym 121947 basesoc_uart_phy_rx
.sym 121951 $abc$40744$n2398
.sym 121952 $abc$40744$n3872_1
.sym 121955 basesoc_uart_phy_rx
.sym 121956 basesoc_uart_phy_rx_r
.sym 121957 basesoc_uart_phy_uart_clk_rxen
.sym 121958 basesoc_uart_phy_rx_busy
.sym 121959 basesoc_uart_rx_fifo_do_read
.sym 121963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 121964 VexRiscv._zz_163_[0]
.sym 121965 VexRiscv._zz_162_
.sym 121967 VexRiscv._zz_35_[11]
.sym 121968 $abc$40744$n4394_1
.sym 121969 $abc$40744$n4266_1
.sym 121971 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 121972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 121973 $abc$40744$n235
.sym 121974 VexRiscv._zz_193_
.sym 121975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 121976 VexRiscv._zz_163_[2]
.sym 121977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 121978 VexRiscv._zz_163_[3]
.sym 121979 $abc$40744$n6673_1
.sym 121980 $abc$40744$n6674_1
.sym 121981 $abc$40744$n4254_1
.sym 121983 sys_rst
.sym 121984 por_rst
.sym 121987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 121988 VexRiscv._zz_163_[4]
.sym 121989 VexRiscv._zz_163_[1]
.sym 121990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 121991 VexRiscv._zz_35_[11]
.sym 121992 $abc$40744$n4916
.sym 121993 $abc$40744$n4872
.sym 121995 $abc$40744$n4468_1
.sym 121996 VexRiscv._zz_79_[15]
.sym 121997 $abc$40744$n6672
.sym 121999 VexRiscv._zz_216_[15]
.sym 122000 VexRiscv._zz_164_[15]
.sym 122001 $abc$40744$n4868
.sym 122003 VexRiscv._zz_35_[15]
.sym 122004 $abc$40744$n4932_1
.sym 122005 $abc$40744$n4872
.sym 122007 $abc$40744$n4933
.sym 122008 VexRiscv._zz_79_[15]
.sym 122009 $abc$40744$n6712
.sym 122011 VexRiscv._zz_35_[15]
.sym 122012 $abc$40744$n4467_1
.sym 122013 $abc$40744$n4266_1
.sym 122016 $PACKER_VCC_NET
.sym 122017 basesoc_uart_rx_fifo_consume[0]
.sym 122019 VexRiscv._zz_217_[15]
.sym 122020 VexRiscv._zz_164_[15]
.sym 122021 $abc$40744$n6675_1
.sym 122023 $abc$40744$n4395_1
.sym 122024 VexRiscv._zz_79_[11]
.sym 122025 $abc$40744$n6672
.sym 122027 VexRiscv._zz_217_[11]
.sym 122028 VexRiscv._zz_164_[11]
.sym 122029 $abc$40744$n6675_1
.sym 122031 $abc$40744$n4917_1
.sym 122032 VexRiscv._zz_79_[11]
.sym 122033 $abc$40744$n6712
.sym 122035 VexRiscv._zz_216_[11]
.sym 122036 VexRiscv._zz_164_[11]
.sym 122037 $abc$40744$n4868
.sym 122039 VexRiscv._zz_79_[11]
.sym 122043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122044 VexRiscv._zz_50_[7]
.sym 122045 VexRiscv._zz_161_
.sym 122047 VexRiscv._zz_79_[1]
.sym 122051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122052 VexRiscv._zz_50_[11]
.sym 122053 $abc$40744$n4248_1
.sym 122055 basesoc_dat_w[4]
.sym 122059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122060 VexRiscv._zz_50_[9]
.sym 122061 $abc$40744$n6671_1
.sym 122062 $abc$40744$n4247
.sym 122063 VexRiscv._zz_35_[3]
.sym 122064 $abc$40744$n6416
.sym 122065 $abc$40744$n4266_1
.sym 122067 $abc$40744$n4361
.sym 122068 $abc$40744$n4359_1
.sym 122069 $abc$40744$n4363_1
.sym 122070 $abc$40744$n3727_1
.sym 122071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 122072 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 122073 VexRiscv._zz_191_
.sym 122074 $abc$40744$n235
.sym 122075 $abc$40744$n6684_1
.sym 122076 $abc$40744$n6683
.sym 122077 $abc$40744$n3727_1
.sym 122079 basesoc_dat_w[3]
.sym 122083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122084 VexRiscv._zz_50_[10]
.sym 122085 VexRiscv._zz_50_[8]
.sym 122086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122087 VexRiscv._zz_35_[3]
.sym 122091 $abc$40744$n4282_1
.sym 122092 VexRiscv._zz_79_[6]
.sym 122093 $abc$40744$n6672
.sym 122095 VexRiscv._zz_217_[6]
.sym 122096 VexRiscv._zz_164_[6]
.sym 122097 $abc$40744$n6675_1
.sym 122099 $abc$40744$n4388_1
.sym 122100 $abc$40744$n4345_1
.sym 122101 $abc$40744$n4243
.sym 122103 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 122104 $abc$40744$n4239_1
.sym 122107 VexRiscv._zz_37_[1]
.sym 122108 VexRiscv._zz_37_[0]
.sym 122111 $abc$40744$n4364
.sym 122112 $abc$40744$n4324_1
.sym 122113 $abc$40744$n4243
.sym 122115 $abc$40744$n4239_1
.sym 122116 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 122117 $abc$40744$n6682_1
.sym 122118 $abc$40744$n4234
.sym 122119 $abc$40744$n4931
.sym 122120 VexRiscv._zz_36_[15]
.sym 122121 $abc$40744$n4873_1
.sym 122123 $abc$40744$n4746_1
.sym 122124 $abc$40744$n4744_1
.sym 122125 $abc$40744$n3749
.sym 122127 $abc$40744$n4752_1
.sym 122128 $abc$40744$n4733
.sym 122129 VexRiscv._zz_37_[1]
.sym 122130 VexRiscv._zz_37_[0]
.sym 122131 VexRiscv._zz_35_[6]
.sym 122132 $abc$40744$n4281_1
.sym 122133 $abc$40744$n4266_1
.sym 122135 $abc$40744$n4883_1
.sym 122136 VexRiscv._zz_36_[3]
.sym 122137 $abc$40744$n4873_1
.sym 122139 $abc$40744$n4752_1
.sym 122140 $abc$40744$n4714_1
.sym 122141 $abc$40744$n4243
.sym 122143 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 122144 $abc$40744$n4239_1
.sym 122145 $abc$40744$n4802
.sym 122146 $abc$40744$n4234
.sym 122147 $abc$40744$n4804
.sym 122148 $abc$40744$n4801_1
.sym 122149 $abc$40744$n3727_1
.sym 122151 $abc$40744$n4280
.sym 122152 VexRiscv._zz_36_[6]
.sym 122153 $abc$40744$n4267_1
.sym 122155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 122156 VexRiscv._zz_152_[31]
.sym 122157 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122159 VexRiscv._zz_36_[30]
.sym 122160 $abc$40744$n4735
.sym 122161 $abc$40744$n4267_1
.sym 122163 basesoc_vexriscv_dbus_adr[2]
.sym 122164 basesoc_vexriscv_ibus_adr[2]
.sym 122165 grant
.sym 122167 $abc$40744$n4179_1
.sym 122168 VexRiscv._zz_49_[0]
.sym 122169 VexRiscv._zz_49_[1]
.sym 122170 VexRiscv._zz_152_[2]
.sym 122171 $abc$40744$n4082
.sym 122172 VexRiscv._zz_200_[9]
.sym 122175 $abc$40744$n4991
.sym 122176 VexRiscv._zz_36_[30]
.sym 122177 $abc$40744$n4873_1
.sym 122179 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 122180 VexRiscv._zz_152_[9]
.sym 122181 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122183 $abc$40744$n4082
.sym 122184 VexRiscv._zz_200_[8]
.sym 122187 $abc$40744$n4763
.sym 122188 $abc$40744$n6690_1
.sym 122189 $abc$40744$n3727_1
.sym 122191 VexRiscv._zz_152_[7]
.sym 122192 $abc$40744$n4103
.sym 122193 $abc$40744$n4236_1
.sym 122194 $abc$40744$n4298
.sym 122195 $abc$40744$n4324_1
.sym 122196 $abc$40744$n4278_1
.sym 122197 $abc$40744$n4243
.sym 122199 $abc$40744$n4103
.sym 122200 VexRiscv._zz_152_[7]
.sym 122201 $abc$40744$n4235
.sym 122202 $abc$40744$n4234
.sym 122203 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 122204 VexRiscv._zz_152_[7]
.sym 122205 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122207 $abc$40744$n4082
.sym 122208 VexRiscv._zz_200_[5]
.sym 122211 VexRiscv._zz_36_[31]
.sym 122215 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 122216 $abc$40744$n4239_1
.sym 122219 VexRiscv._zz_152_[8]
.sym 122220 $abc$40744$n4107
.sym 122221 $abc$40744$n4236_1
.sym 122222 $abc$40744$n4320_1
.sym 122223 $abc$40744$n4107
.sym 122224 VexRiscv._zz_152_[8]
.sym 122225 $abc$40744$n4235
.sym 122226 $abc$40744$n4234
.sym 122227 $abc$40744$n4318_1
.sym 122228 $abc$40744$n4316
.sym 122229 $abc$40744$n3749
.sym 122231 $abc$40744$n4321_1
.sym 122232 $abc$40744$n4319
.sym 122233 $abc$40744$n4323_1
.sym 122234 $abc$40744$n3727_1
.sym 122235 $abc$40744$n4800
.sym 122236 $abc$40744$n4797_1
.sym 122237 $abc$40744$n3749
.sym 122239 $abc$40744$n4755
.sym 122240 $abc$40744$n6691
.sym 122241 $abc$40744$n3749
.sym 122243 $abc$40744$n4903
.sym 122244 VexRiscv._zz_36_[8]
.sym 122245 $abc$40744$n4873_1
.sym 122247 VexRiscv._zz_290_[8]
.sym 122248 VexRiscv._zz_152_[8]
.sym 122249 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 122251 $abc$40744$n4995
.sym 122252 VexRiscv._zz_36_[31]
.sym 122253 $abc$40744$n4873_1
.sym 122255 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 122256 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 122257 $abc$40744$n3639
.sym 122258 $abc$40744$n3638
.sym 122259 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 122260 $abc$40744$n4239_1
.sym 122263 $abc$40744$n4797_1
.sym 122264 VexRiscv._zz_171_[0]
.sym 122265 VexRiscv._zz_171_[1]
.sym 122266 VexRiscv._zz_152_[2]
.sym 122267 VexRiscv._zz_152_[9]
.sym 122268 $abc$40744$n4092
.sym 122271 VexRiscv._zz_290_[17]
.sym 122272 VexRiscv._zz_152_[17]
.sym 122273 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 122275 $abc$40744$n4764_1
.sym 122276 VexRiscv._zz_36_[31]
.sym 122277 $abc$40744$n4267_1
.sym 122279 $abc$40744$n5430_1
.sym 122280 $abc$40744$n5431
.sym 122283 VexRiscv._zz_216_[30]
.sym 122284 VexRiscv._zz_164_[30]
.sym 122285 $abc$40744$n6712
.sym 122286 $abc$40744$n4868
.sym 122287 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 122288 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 122289 $abc$40744$n235
.sym 122290 VexRiscv._zz_193_
.sym 122291 VexRiscv._zz_79_[30]
.sym 122292 $abc$40744$n6712
.sym 122295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 122297 VexRiscv._zz_191_
.sym 122298 $abc$40744$n235
.sym 122299 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 122300 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 122301 $abc$40744$n235
.sym 122302 VexRiscv._zz_193_
.sym 122303 $abc$40744$n5424_1
.sym 122304 $abc$40744$n5425
.sym 122307 $abc$40744$n4993
.sym 122308 $abc$40744$n4992
.sym 122309 VexRiscv._zz_35_[30]
.sym 122310 $abc$40744$n4872
.sym 122311 VexRiscv._zz_35_[30]
.sym 122312 $abc$40744$n4736_1
.sym 122313 $abc$40744$n4266_1
.sym 122315 VexRiscv._zz_217_[30]
.sym 122316 VexRiscv._zz_164_[30]
.sym 122317 $abc$40744$n6675_1
.sym 122319 $abc$40744$n4152
.sym 122320 VexRiscv._zz_152_[16]
.sym 122321 $abc$40744$n4235
.sym 122322 $abc$40744$n4234
.sym 122323 $abc$40744$n4266_1
.sym 122324 VexRiscv._zz_35_[31]
.sym 122325 $abc$40744$n4765
.sym 122327 $abc$40744$n4739
.sym 122328 VexRiscv._zz_79_[30]
.sym 122329 $abc$40744$n6672
.sym 122331 $abc$40744$n4939
.sym 122332 VexRiscv._zz_36_[17]
.sym 122333 $abc$40744$n4873_1
.sym 122335 $abc$40744$n4152
.sym 122336 $abc$40744$n4236_1
.sym 122337 VexRiscv._zz_152_[16]
.sym 122338 $abc$40744$n4491_1
.sym 122339 VexRiscv._zz_36_[17]
.sym 122340 $abc$40744$n4496_1
.sym 122341 $abc$40744$n4267_1
.sym 122343 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 122344 $abc$40744$n4758_1
.sym 122345 VexRiscv.CsrPlugin_mtval[1]
.sym 122346 $abc$40744$n4382_1
.sym 122347 $abc$40744$n4768_1
.sym 122348 VexRiscv._zz_79_[31]
.sym 122349 $abc$40744$n4266_1
.sym 122350 $abc$40744$n6672
.sym 122351 VexRiscv._zz_35_[17]
.sym 122352 $abc$40744$n4940
.sym 122353 $abc$40744$n4872
.sym 122355 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 122359 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 122363 $abc$40744$n4266_1
.sym 122364 VexRiscv._zz_35_[17]
.sym 122365 $abc$40744$n4497_1
.sym 122367 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 122371 VexRiscv._zz_217_[31]
.sym 122372 VexRiscv._zz_164_[31]
.sym 122373 $abc$40744$n6675_1
.sym 122375 VexRiscv._zz_288_[10]
.sym 122376 $abc$40744$n4378
.sym 122379 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 122380 $abc$40744$n4758_1
.sym 122381 $abc$40744$n4798
.sym 122383 VexRiscv._zz_36_[17]
.sym 122387 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 122388 $abc$40744$n4758_1
.sym 122389 VexRiscv.CsrPlugin_mtval[0]
.sym 122390 $abc$40744$n4382_1
.sym 122391 $abc$40744$n4378
.sym 122392 VexRiscv._zz_288_[10]
.sym 122395 VexRiscv.CsrPlugin_mepc[31]
.sym 122396 $abc$40744$n4384
.sym 122397 $abc$40744$n4382_1
.sym 122398 VexRiscv.CsrPlugin_mtval[31]
.sym 122399 VexRiscv.CsrPlugin_mcause_interrupt
.sym 122400 $abc$40744$n4758_1
.sym 122401 $abc$40744$n4756_1
.sym 122403 $abc$40744$n4239_1
.sym 122404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 122405 $abc$40744$n4508
.sym 122406 $abc$40744$n3727_1
.sym 122407 $abc$40744$n4507
.sym 122408 $abc$40744$n4511
.sym 122409 $abc$40744$n4505
.sym 122410 $abc$40744$n3749
.sym 122411 $abc$40744$n4087_1
.sym 122412 $abc$40744$n4236_1
.sym 122413 VexRiscv._zz_152_[17]
.sym 122414 $abc$40744$n4509
.sym 122415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 122416 $abc$40744$n4334
.sym 122417 $abc$40744$n3638
.sym 122419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 122420 VexRiscv._zz_152_[17]
.sym 122421 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122423 VexRiscv.CsrPlugin_hadException
.sym 122427 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 122428 $abc$40744$n4333_1
.sym 122429 VexRiscv.memory_arbitration_isValid
.sym 122430 VexRiscv.execute_to_memory_IS_DIV
.sym 122431 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 122432 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 122433 VexRiscv.CsrPlugin_hadException
.sym 122435 $abc$40744$n4087_1
.sym 122436 VexRiscv._zz_152_[17]
.sym 122437 $abc$40744$n4235
.sym 122438 $abc$40744$n4234
.sym 122439 VexRiscv._zz_130_[6]
.sym 122440 VexRiscv.decode_to_execute_RS2[14]
.sym 122441 VexRiscv._zz_171_[0]
.sym 122442 VexRiscv._zz_171_[1]
.sym 122447 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 122448 $abc$40744$n4503
.sym 122449 $abc$40744$n3638
.sym 122451 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 122455 $abc$40744$n4505
.sym 122456 VexRiscv._zz_171_[0]
.sym 122457 VexRiscv._zz_171_[1]
.sym 122458 VexRiscv._zz_152_[17]
.sym 122467 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 122468 $abc$40744$n4502
.sym 122469 VexRiscv.memory_arbitration_isValid
.sym 122470 VexRiscv.execute_to_memory_IS_DIV
.sym 122472 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 122477 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 122481 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 122482 $auto$alumacc.cc:474:replace_alu$4102.C[2]
.sym 122492 $PACKER_VCC_NET
.sym 122493 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 122503 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 122519 VexRiscv.CsrPlugin_mtval[17]
.sym 122520 $abc$40744$n4230_1
.sym 122521 $abc$40744$n4506
.sym 122527 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 122535 eventmanager_status_w[2]
.sym 122536 sys_rst
.sym 122537 user_btn2
.sym 122559 sys_rst
.sym 122560 $abc$40744$n6630
.sym 122561 user_btn2
.sym 122563 $abc$40744$n184
.sym 122599 spram_dataout10[6]
.sym 122600 spram_dataout00[6]
.sym 122601 $abc$40744$n5859
.sym 122602 slave_sel_r[2]
.sym 122603 spram_dataout10[4]
.sym 122604 spram_dataout00[4]
.sym 122605 $abc$40744$n5859
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout10[13]
.sym 122608 spram_dataout00[13]
.sym 122609 $abc$40744$n5859
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout10[3]
.sym 122612 spram_dataout00[3]
.sym 122613 $abc$40744$n5859
.sym 122614 slave_sel_r[2]
.sym 122615 $abc$40744$n5859
.sym 122616 array_muxed1[5]
.sym 122619 $abc$40744$n5859
.sym 122620 array_muxed1[0]
.sym 122623 $abc$40744$n5859
.sym 122624 array_muxed1[0]
.sym 122627 $abc$40744$n5859
.sym 122628 array_muxed1[5]
.sym 122631 $abc$40744$n5859
.sym 122632 array_muxed1[1]
.sym 122635 $abc$40744$n5859
.sym 122636 array_muxed1[1]
.sym 122639 $abc$40744$n5859
.sym 122640 array_muxed1[14]
.sym 122643 $abc$40744$n6328_1
.sym 122644 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 122645 $abc$40744$n6080_1
.sym 122646 $abc$40744$n5859
.sym 122647 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 122648 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 122649 $abc$40744$n6080_1
.sym 122650 $abc$40744$n5859
.sym 122651 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 122652 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 122653 $abc$40744$n6080_1
.sym 122654 $abc$40744$n5859
.sym 122655 $abc$40744$n5859
.sym 122656 array_muxed1[14]
.sym 122659 $abc$40744$n6328_1
.sym 122660 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 122661 $abc$40744$n6080_1
.sym 122662 $abc$40744$n5859
.sym 122703 user_btn_n
.sym 122711 basesoc_uart_rx_fifo_consume[1]
.sym 122728 basesoc_uart_rx_fifo_produce[0]
.sym 122733 basesoc_uart_rx_fifo_produce[1]
.sym 122737 basesoc_uart_rx_fifo_produce[2]
.sym 122738 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 122741 basesoc_uart_rx_fifo_produce[3]
.sym 122742 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 122744 $PACKER_VCC_NET
.sym 122745 basesoc_uart_rx_fifo_produce[0]
.sym 122747 sys_rst
.sym 122748 basesoc_uart_rx_fifo_wrport_we
.sym 122751 basesoc_uart_rx_fifo_wrport_we
.sym 122752 basesoc_uart_rx_fifo_produce[0]
.sym 122753 sys_rst
.sym 122787 $abc$40744$n2356
.sym 122791 VexRiscv._zz_191_
.sym 122792 $abc$40744$n235
.sym 122793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 122794 $abc$40744$n5381
.sym 122795 VexRiscv._zz_191_
.sym 122796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 122797 $abc$40744$n5383
.sym 122798 $abc$40744$n235
.sym 122799 $abc$40744$n5403_1
.sym 122800 $abc$40744$n5404
.sym 122819 $abc$40744$n5412_1
.sym 122820 $abc$40744$n5413
.sym 122827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 122831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 122835 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 122863 basesoc_uart_eventmanager_pending_w[1]
.sym 122864 basesoc_uart_eventmanager_storage[1]
.sym 122865 basesoc_uart_eventmanager_pending_w[0]
.sym 122866 basesoc_uart_eventmanager_storage[0]
.sym 122867 $abc$40744$n5376_1
.sym 122868 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 122869 $abc$40744$n5315_1
.sym 122871 basesoc_timer0_eventmanager_storage
.sym 122872 basesoc_timer0_eventmanager_pending_w
.sym 122879 VexRiscv.CsrPlugin_mepc[30]
.sym 122880 VexRiscv.lastStagePc[30]
.sym 122881 $abc$40744$n2644
.sym 122887 $abc$40744$n5445
.sym 122888 $abc$40744$n5446
.sym 122891 $abc$40744$n204
.sym 122899 $PACKER_GND_NET
.sym 122903 $abc$40744$n204
.sym 122904 sys_rst
.sym 122905 por_rst
.sym 122907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 122908 VexRiscv._zz_50_[10]
.sym 122909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 122910 VexRiscv._zz_50_[11]
.sym 122911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 122912 VexRiscv._zz_193_
.sym 122919 $abc$40744$n6710_1
.sym 122920 $abc$40744$n6711_1
.sym 122921 $abc$40744$n4864_1
.sym 122923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 122924 VexRiscv._zz_163_[0]
.sym 122925 VexRiscv._zz_162_
.sym 122926 $abc$40744$n4870_1
.sym 122927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122928 VexRiscv._zz_50_[8]
.sym 122929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122930 VexRiscv._zz_50_[9]
.sym 122931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 122932 VexRiscv._zz_50_[7]
.sym 122933 VexRiscv._zz_161_
.sym 122935 $abc$40744$n206
.sym 122936 por_rst
.sym 122939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122940 VexRiscv._zz_163_[1]
.sym 122941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 122942 VexRiscv._zz_163_[3]
.sym 122943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122944 VexRiscv._zz_163_[2]
.sym 122945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 122946 VexRiscv._zz_163_[4]
.sym 122947 $abc$40744$n4869
.sym 122948 $abc$40744$n4871
.sym 122951 VexRiscv._zz_79_[3]
.sym 122955 VexRiscv._zz_79_[15]
.sym 122959 VexRiscv._zz_50_[8]
.sym 122963 VexRiscv._zz_79_[10]
.sym 122967 VexRiscv._zz_50_[10]
.sym 122971 VexRiscv._zz_50_[11]
.sym 122975 VexRiscv._zz_50_[9]
.sym 122979 VexRiscv._zz_79_[9]
.sym 122983 $abc$40744$n4897
.sym 122984 VexRiscv._zz_79_[6]
.sym 122985 $abc$40744$n6712
.sym 122987 $abc$40744$n4909
.sym 122988 VexRiscv._zz_79_[9]
.sym 122989 $abc$40744$n6712
.sym 122991 VexRiscv._zz_216_[3]
.sym 122992 VexRiscv._zz_164_[3]
.sym 122993 $abc$40744$n4868
.sym 122995 $abc$40744$n4885_1
.sym 122996 VexRiscv._zz_79_[3]
.sym 122997 $abc$40744$n6712
.sym 122999 VexRiscv._zz_216_[6]
.sym 123000 VexRiscv._zz_164_[6]
.sym 123001 $abc$40744$n4868
.sym 123003 VexRiscv._zz_35_[6]
.sym 123004 $abc$40744$n4896_1
.sym 123005 $abc$40744$n4872
.sym 123007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 123011 VexRiscv._zz_216_[9]
.sym 123012 VexRiscv._zz_164_[9]
.sym 123013 $abc$40744$n4868
.sym 123015 rst1
.sym 123019 VexRiscv._zz_35_[5]
.sym 123020 $abc$40744$n4892
.sym 123021 $abc$40744$n4872
.sym 123023 $abc$40744$n4905_1
.sym 123024 VexRiscv._zz_79_[8]
.sym 123025 $abc$40744$n6712
.sym 123027 $PACKER_GND_NET
.sym 123031 VexRiscv._zz_217_[3]
.sym 123032 VexRiscv._zz_164_[3]
.sym 123033 $abc$40744$n6675_1
.sym 123035 $abc$40744$n6417
.sym 123036 VexRiscv._zz_79_[3]
.sym 123037 $abc$40744$n6672
.sym 123039 VexRiscv._zz_35_[3]
.sym 123040 $abc$40744$n4884_1
.sym 123041 $abc$40744$n4872
.sym 123043 VexRiscv._zz_216_[8]
.sym 123044 VexRiscv._zz_164_[8]
.sym 123045 $abc$40744$n4868
.sym 123047 VexRiscv._zz_217_[8]
.sym 123048 VexRiscv._zz_164_[8]
.sym 123049 $abc$40744$n6675_1
.sym 123051 $abc$40744$n4348_1
.sym 123052 VexRiscv._zz_79_[9]
.sym 123053 $abc$40744$n6672
.sym 123055 $abc$40744$n4251_1
.sym 123056 VexRiscv._zz_79_[5]
.sym 123057 $abc$40744$n6672
.sym 123059 $abc$40744$n4327_1
.sym 123060 VexRiscv._zz_79_[8]
.sym 123061 $abc$40744$n6672
.sym 123063 VexRiscv._zz_50_[7]
.sym 123067 VexRiscv._zz_35_[5]
.sym 123068 $abc$40744$n4245_1
.sym 123069 $abc$40744$n4266_1
.sym 123071 VexRiscv._zz_217_[9]
.sym 123072 VexRiscv._zz_164_[9]
.sym 123073 $abc$40744$n6675_1
.sym 123075 VexRiscv._zz_217_[5]
.sym 123076 VexRiscv._zz_164_[5]
.sym 123077 $abc$40744$n6675_1
.sym 123079 $abc$40744$n4749
.sym 123080 $abc$40744$n4747
.sym 123081 $abc$40744$n4751
.sym 123082 $abc$40744$n3727_1
.sym 123083 VexRiscv._zz_35_[9]
.sym 123084 $abc$40744$n4908_1
.sym 123085 $abc$40744$n4872
.sym 123087 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 123088 $abc$40744$n4239_1
.sym 123091 VexRiscv._zz_35_[9]
.sym 123092 $abc$40744$n4347_1
.sym 123093 $abc$40744$n4266_1
.sym 123095 $abc$40744$n3999
.sym 123096 VexRiscv._zz_201_[30]
.sym 123097 $abc$40744$n4228
.sym 123098 VexRiscv.CsrPlugin_mepc[30]
.sym 123099 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 123103 VexRiscv.CsrPlugin_mtval[30]
.sym 123104 $abc$40744$n4230_1
.sym 123105 $abc$40744$n4745
.sym 123107 $abc$40744$n4744_1
.sym 123108 VexRiscv._zz_171_[0]
.sym 123109 VexRiscv._zz_171_[1]
.sym 123110 VexRiscv._zz_152_[30]
.sym 123111 VexRiscv._zz_290_[30]
.sym 123112 VexRiscv._zz_152_[30]
.sym 123113 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 123115 $abc$40744$n4325
.sym 123116 VexRiscv._zz_36_[8]
.sym 123117 $abc$40744$n4267_1
.sym 123119 VexRiscv._zz_35_[8]
.sym 123120 $abc$40744$n4326_1
.sym 123121 $abc$40744$n4266_1
.sym 123123 $abc$40744$n4907
.sym 123124 VexRiscv._zz_36_[9]
.sym 123125 $abc$40744$n4873_1
.sym 123127 $abc$40744$n4346
.sym 123128 VexRiscv._zz_36_[9]
.sym 123129 $abc$40744$n4267_1
.sym 123131 $abc$40744$n4895
.sym 123132 VexRiscv._zz_36_[6]
.sym 123133 $abc$40744$n4873_1
.sym 123135 $abc$40744$n4244
.sym 123136 VexRiscv._zz_36_[5]
.sym 123137 $abc$40744$n4267_1
.sym 123139 $abc$40744$n4891
.sym 123140 VexRiscv._zz_36_[5]
.sym 123141 $abc$40744$n4873_1
.sym 123143 VexRiscv._zz_36_[6]
.sym 123147 $abc$40744$n4272_1
.sym 123148 $abc$40744$n4270_1
.sym 123149 $abc$40744$n3749
.sym 123151 VexRiscv._zz_290_[3]
.sym 123152 VexRiscv._zz_152_[3]
.sym 123153 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 123155 $abc$40744$n4279
.sym 123156 $abc$40744$n4278_1
.sym 123157 $abc$40744$n4243
.sym 123159 VexRiscv._zz_36_[9]
.sym 123163 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 123164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 123165 $abc$40744$n235
.sym 123166 VexRiscv._zz_193_
.sym 123167 $abc$40744$n4275_1
.sym 123168 $abc$40744$n4273_1
.sym 123169 $abc$40744$n4277_1
.sym 123170 $abc$40744$n3727_1
.sym 123171 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 123172 $abc$40744$n4239_1
.sym 123175 VexRiscv._zz_41_[1]
.sym 123179 $abc$40744$n4812_1
.sym 123180 $abc$40744$n4816_1
.sym 123181 $abc$40744$n4807_1
.sym 123182 $abc$40744$n3749
.sym 123183 $abc$40744$n4239_1
.sym 123184 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 123185 $abc$40744$n4813
.sym 123186 $abc$40744$n3727_1
.sym 123187 VexRiscv._zz_36_[3]
.sym 123191 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 123192 VexRiscv._zz_152_[5]
.sym 123193 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123195 VexRiscv._zz_36_[2]
.sym 123199 VexRiscv._zz_35_[8]
.sym 123200 $abc$40744$n4904
.sym 123201 $abc$40744$n4872
.sym 123203 VexRiscv._zz_36_[8]
.sym 123207 VexRiscv._zz_152_[5]
.sym 123208 $abc$40744$n4120_1
.sym 123209 $abc$40744$n4236_1
.sym 123210 $abc$40744$n4233_1
.sym 123211 $abc$40744$n4237
.sym 123212 $abc$40744$n4232
.sym 123213 $abc$40744$n4240
.sym 123214 $abc$40744$n3727_1
.sym 123215 VexRiscv._zz_35_[31]
.sym 123216 $abc$40744$n4996
.sym 123217 $abc$40744$n4872
.sym 123219 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 123223 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 123227 $abc$40744$n4120_1
.sym 123228 VexRiscv._zz_152_[5]
.sym 123229 $abc$40744$n4235
.sym 123230 $abc$40744$n4234
.sym 123231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 123235 $abc$40744$n4997
.sym 123236 VexRiscv._zz_79_[31]
.sym 123237 $abc$40744$n6712
.sym 123239 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 123240 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 123241 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 123242 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 123243 $abc$40744$n233
.sym 123244 $abc$40744$n4795
.sym 123247 $abc$40744$n4231
.sym 123248 $abc$40744$n4226
.sym 123249 $abc$40744$n3749
.sym 123251 $abc$40744$n233
.sym 123252 $abc$40744$n4801
.sym 123256 VexRiscv._zz_313_
.sym 123257 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 123259 $abc$40744$n233
.sym 123260 $abc$40744$n4803
.sym 123263 VexRiscv._zz_35_[30]
.sym 123267 $abc$40744$n233
.sym 123268 $abc$40744$n4797
.sym 123271 VexRiscv._zz_216_[31]
.sym 123272 VexRiscv._zz_164_[31]
.sym 123273 $abc$40744$n4868
.sym 123275 $abc$40744$n3744
.sym 123276 VexRiscv._zz_152_[3]
.sym 123277 $abc$40744$n4236_1
.sym 123278 $abc$40744$n4814_1
.sym 123279 VexRiscv._zz_41_[29]
.sym 123283 VexRiscv._zz_36_[5]
.sym 123287 VexRiscv._zz_36_[15]
.sym 123291 VexRiscv._zz_41_[0]
.sym 123295 $abc$40744$n4235
.sym 123296 $abc$40744$n3744
.sym 123297 VexRiscv._zz_152_[3]
.sym 123298 $abc$40744$n4234
.sym 123299 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 123300 VexRiscv.CsrPlugin_mepc[9]
.sym 123301 $abc$40744$n5004
.sym 123303 VexRiscv.externalInterruptArray_regNext[1]
.sym 123304 $abc$40744$n4776_1
.sym 123305 $abc$40744$n4377_1
.sym 123306 VexRiscv._zz_201_[1]
.sym 123307 VexRiscv.CsrPlugin_mepc[1]
.sym 123308 VexRiscv.lastStagePc[1]
.sym 123309 $abc$40744$n2644
.sym 123311 $abc$40744$n6701
.sym 123312 VexRiscv._zz_171_[0]
.sym 123313 VexRiscv._zz_171_[1]
.sym 123314 VexRiscv._zz_152_[1]
.sym 123315 $abc$40744$n4755
.sym 123316 VexRiscv._zz_171_[0]
.sym 123317 VexRiscv._zz_171_[1]
.sym 123318 VexRiscv._zz_152_[31]
.sym 123319 VexRiscv._zz_201_[1]
.sym 123320 VexRiscv.externalInterruptArray_regNext[1]
.sym 123321 VexRiscv._zz_201_[0]
.sym 123322 VexRiscv.externalInterruptArray_regNext[0]
.sym 123323 $abc$40744$n4384
.sym 123324 VexRiscv.CsrPlugin_mepc[1]
.sym 123325 $abc$40744$n6700_1
.sym 123326 $abc$40744$n6699
.sym 123327 $abc$40744$n3999
.sym 123328 VexRiscv._zz_201_[9]
.sym 123329 $abc$40744$n4228
.sym 123330 VexRiscv.CsrPlugin_mepc[9]
.sym 123331 $abc$40744$n5318_1
.sym 123332 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123333 $abc$40744$n5315_1
.sym 123335 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 123339 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 123343 $abc$40744$n6695
.sym 123344 VexRiscv._zz_171_[0]
.sym 123345 VexRiscv._zz_171_[1]
.sym 123346 VexRiscv._zz_152_[0]
.sym 123347 $abc$40744$n4384
.sym 123348 VexRiscv.CsrPlugin_mepc[0]
.sym 123349 $abc$40744$n6694_1
.sym 123350 $abc$40744$n6693_1
.sym 123351 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123355 VexRiscv.externalInterruptArray_regNext[0]
.sym 123356 $abc$40744$n4776_1
.sym 123357 $abc$40744$n4377_1
.sym 123358 VexRiscv._zz_201_[0]
.sym 123359 VexRiscv._zz_201_[31]
.sym 123360 $abc$40744$n4377_1
.sym 123361 $abc$40744$n4757
.sym 123363 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 123367 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 123371 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 123383 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 123395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 123396 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 123397 $abc$40744$n235
.sym 123398 VexRiscv._zz_193_
.sym 123419 VexRiscv._zz_193_
.sym 123435 VexRiscv.CsrPlugin_mepc[31]
.sym 123436 VexRiscv.lastStagePc[31]
.sym 123437 $abc$40744$n2644
.sym 123447 VexRiscv.CsrPlugin_mepc[0]
.sym 123448 VexRiscv.lastStagePc[0]
.sym 123449 $abc$40744$n2644
.sym 123455 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 123463 $abc$40744$n176
.sym 123471 $abc$40744$n5316_1
.sym 123472 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 123473 $abc$40744$n5315_1
.sym 123483 $abc$40744$n5378
.sym 123484 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 123485 $abc$40744$n5315_1
.sym 123495 sys_rst
.sym 123496 $abc$40744$n6624
.sym 123497 user_btn2
.sym 123499 $abc$40744$n182
.sym 123503 $abc$40744$n178
.sym 123507 $abc$40744$n180
.sym 123511 sys_rst
.sym 123512 $abc$40744$n6614
.sym 123513 user_btn2
.sym 123515 sys_rst
.sym 123516 $abc$40744$n6628
.sym 123517 user_btn2
.sym 123519 $abc$40744$n3960
.sym 123520 $abc$40744$n3964
.sym 123521 $abc$40744$n174
.sym 123522 $abc$40744$n176
.sym 123523 $abc$40744$n178
.sym 123524 $abc$40744$n180
.sym 123525 $abc$40744$n182
.sym 123526 $abc$40744$n184
.sym 123539 user_btn2
.sym 123540 $abc$40744$n6626
.sym 123543 user_btn2
.sym 123544 $abc$40744$n6610
.sym 123559 spram_dataout10[1]
.sym 123560 spram_dataout00[1]
.sym 123561 $abc$40744$n5859
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout10[12]
.sym 123564 spram_dataout00[12]
.sym 123565 $abc$40744$n5859
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout10[5]
.sym 123568 spram_dataout00[5]
.sym 123569 $abc$40744$n5859
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout10[8]
.sym 123572 spram_dataout00[8]
.sym 123573 $abc$40744$n5859
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout10[11]
.sym 123576 spram_dataout00[11]
.sym 123577 $abc$40744$n5859
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout10[0]
.sym 123580 spram_dataout00[0]
.sym 123581 $abc$40744$n5859
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout10[10]
.sym 123584 spram_dataout00[10]
.sym 123585 $abc$40744$n5859
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout10[9]
.sym 123588 spram_dataout00[9]
.sym 123589 $abc$40744$n5859
.sym 123590 slave_sel_r[2]
.sym 123591 $abc$40744$n5859
.sym 123592 array_muxed1[12]
.sym 123595 $abc$40744$n5859
.sym 123596 array_muxed1[3]
.sym 123599 $abc$40744$n5859
.sym 123600 array_muxed1[3]
.sym 123603 spram_dataout10[15]
.sym 123604 spram_dataout00[15]
.sym 123605 $abc$40744$n5859
.sym 123606 slave_sel_r[2]
.sym 123607 $abc$40744$n5859
.sym 123608 array_muxed1[12]
.sym 123611 spram_dataout10[7]
.sym 123612 spram_dataout00[7]
.sym 123613 $abc$40744$n5859
.sym 123614 slave_sel_r[2]
.sym 123615 spram_dataout10[2]
.sym 123616 spram_dataout00[2]
.sym 123617 $abc$40744$n5859
.sym 123618 slave_sel_r[2]
.sym 123619 spram_dataout10[14]
.sym 123620 spram_dataout00[14]
.sym 123621 $abc$40744$n5859
.sym 123622 slave_sel_r[2]
.sym 123623 $abc$40744$n5859
.sym 123624 array_muxed1[9]
.sym 123627 $abc$40744$n5859
.sym 123628 array_muxed1[15]
.sym 123631 $abc$40744$n5859
.sym 123632 array_muxed1[7]
.sym 123635 $abc$40744$n5859
.sym 123636 array_muxed1[9]
.sym 123639 $abc$40744$n5859
.sym 123640 array_muxed1[10]
.sym 123643 $abc$40744$n5859
.sym 123644 array_muxed1[7]
.sym 123647 $abc$40744$n5859
.sym 123648 array_muxed1[10]
.sym 123651 $abc$40744$n5859
.sym 123652 array_muxed1[15]
.sym 123655 $abc$40744$n5859
.sym 123656 array_muxed1[11]
.sym 123667 $abc$40744$n5859
.sym 123668 array_muxed1[11]
.sym 123671 $abc$40744$n5859
.sym 123672 array_muxed1[6]
.sym 123679 $abc$40744$n5859
.sym 123680 array_muxed1[6]
.sym 123711 basesoc_uart_rx_fifo_produce[1]
.sym 123752 basesoc_uart_tx_fifo_produce[0]
.sym 123757 basesoc_uart_tx_fifo_produce[1]
.sym 123761 basesoc_uart_tx_fifo_produce[2]
.sym 123762 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 123765 basesoc_uart_tx_fifo_produce[3]
.sym 123766 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 123799 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 123803 basesoc_uart_tx_fifo_wrport_we
.sym 123804 sys_rst
.sym 123811 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 123819 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 123827 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 123831 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 123835 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 123847 basesoc_uart_tx_fifo_wrport_we
.sym 123848 basesoc_uart_tx_fifo_produce[0]
.sym 123849 sys_rst
.sym 123860 reset_delay[0]
.sym 123862 $PACKER_VCC_NET
.sym 123863 por_rst
.sym 123864 $abc$40744$n7122
.sym 123867 por_rst
.sym 123868 $abc$40744$n7120
.sym 123871 por_rst
.sym 123872 $abc$40744$n7126
.sym 123903 basesoc_uart_tx_fifo_produce[1]
.sym 123911 basesoc_uart_phy_rx_bitcount[0]
.sym 123912 basesoc_uart_phy_rx_busy
.sym 123913 $abc$40744$n3861
.sym 123914 sys_rst
.sym 123915 basesoc_uart_phy_rx_bitcount[0]
.sym 123916 basesoc_uart_phy_rx_bitcount[1]
.sym 123917 basesoc_uart_phy_rx_bitcount[2]
.sym 123918 basesoc_uart_phy_rx_bitcount[3]
.sym 123919 VexRiscv._zz_130_[7]
.sym 123923 VexRiscv._zz_130_[7]
.sym 123924 VexRiscv.decode_to_execute_RS2[15]
.sym 123925 VexRiscv._zz_171_[0]
.sym 123926 VexRiscv._zz_171_[1]
.sym 123927 VexRiscv._zz_171_[0]
.sym 123931 VexRiscv._zz_130_[3]
.sym 123935 sys_rst
.sym 123936 $abc$40744$n3861
.sym 123939 basesoc_uart_phy_rx_bitcount[1]
.sym 123940 basesoc_uart_phy_rx_bitcount[2]
.sym 123941 basesoc_uart_phy_rx_bitcount[0]
.sym 123942 basesoc_uart_phy_rx_bitcount[3]
.sym 123944 basesoc_uart_phy_rx_bitcount[0]
.sym 123949 basesoc_uart_phy_rx_bitcount[1]
.sym 123953 basesoc_uart_phy_rx_bitcount[2]
.sym 123954 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 123957 basesoc_uart_phy_rx_bitcount[3]
.sym 123958 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 123960 $PACKER_VCC_NET
.sym 123961 basesoc_uart_phy_rx_bitcount[0]
.sym 123963 basesoc_uart_phy_rx_busy
.sym 123964 $abc$40744$n6899
.sym 123967 basesoc_uart_phy_rx_busy
.sym 123968 $abc$40744$n6901
.sym 123971 basesoc_uart_phy_rx_busy
.sym 123972 $abc$40744$n6895
.sym 123976 $PACKER_VCC_NET
.sym 123977 basesoc_uart_tx_fifo_produce[0]
.sym 123983 VexRiscv._zz_216_[5]
.sym 123984 VexRiscv._zz_164_[5]
.sym 123985 $abc$40744$n4868
.sym 123991 $abc$40744$n4893_1
.sym 123992 VexRiscv._zz_79_[5]
.sym 123993 $abc$40744$n6712
.sym 124011 $abc$40744$n4783
.sym 124012 $abc$40744$n4243
.sym 124015 $abc$40744$n6660
.sym 124016 VexRiscv._zz_152_[1]
.sym 124017 VexRiscv._zz_49_[0]
.sym 124018 VexRiscv._zz_49_[1]
.sym 124019 $abc$40744$n4239_1
.sym 124020 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 124021 $abc$40744$n4791
.sym 124022 $abc$40744$n3727_1
.sym 124023 VexRiscv._zz_79_[8]
.sym 124027 VexRiscv._zz_152_[1]
.sym 124028 $abc$40744$n6660
.sym 124029 $abc$40744$n4792_1
.sym 124030 $abc$40744$n4234
.sym 124031 VexRiscv._zz_79_[5]
.sym 124035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 124036 VexRiscv._zz_152_[1]
.sym 124037 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124039 $abc$40744$n4824_1
.sym 124040 $abc$40744$n4821
.sym 124041 $abc$40744$n3727_1
.sym 124043 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 124044 VexRiscv.CsrPlugin_mepc[30]
.sym 124045 $abc$40744$n5004
.sym 124047 $abc$40744$n4805_1
.sym 124048 $abc$40744$n4783
.sym 124049 $abc$40744$n4243
.sym 124051 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 124055 $abc$40744$n4114_1
.sym 124056 VexRiscv._zz_152_[30]
.sym 124057 VexRiscv._zz_49_[0]
.sym 124058 VexRiscv._zz_49_[1]
.sym 124059 VexRiscv._zz_47_[0]
.sym 124060 VexRiscv._zz_47_[1]
.sym 124063 $abc$40744$n4805_1
.sym 124064 $abc$40744$n4279
.sym 124065 $abc$40744$n4243
.sym 124067 VexRiscv._zz_152_[30]
.sym 124068 $abc$40744$n4114_1
.sym 124069 $abc$40744$n4748_1
.sym 124070 $abc$40744$n4234
.sym 124071 $abc$40744$n4822_1
.sym 124072 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 124073 VexRiscv._zz_47_[0]
.sym 124074 VexRiscv._zz_47_[1]
.sym 124075 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 124079 $abc$40744$n4345_1
.sym 124080 $abc$40744$n4302_1
.sym 124081 $abc$40744$n4243
.sym 124083 $abc$40744$n4302_1
.sym 124084 $abc$40744$n4241
.sym 124085 $abc$40744$n4243
.sym 124087 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 124091 $abc$40744$n4144_1
.sym 124092 VexRiscv._zz_49_[0]
.sym 124093 VexRiscv._zz_49_[1]
.sym 124094 VexRiscv._zz_152_[4]
.sym 124095 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 124096 VexRiscv._zz_152_[3]
.sym 124097 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124099 VexRiscv._zz_47_[0]
.sym 124100 VexRiscv._zz_47_[1]
.sym 124103 VexRiscv._zz_152_[9]
.sym 124104 $abc$40744$n4092
.sym 124105 $abc$40744$n4236_1
.sym 124106 $abc$40744$n4341_1
.sym 124107 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 124108 VexRiscv._zz_152_[8]
.sym 124109 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124111 $abc$40744$n4342_1
.sym 124112 $abc$40744$n4340
.sym 124113 $abc$40744$n4344_1
.sym 124114 $abc$40744$n3727_1
.sym 124115 $abc$40744$n4339_1
.sym 124116 $abc$40744$n4337
.sym 124117 $abc$40744$n3749
.sym 124119 VexRiscv._zz_290_[4]
.sym 124120 VexRiscv._zz_152_[4]
.sym 124121 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 124123 basesoc_uart_phy_rx_bitcount[1]
.sym 124124 basesoc_uart_phy_rx_busy
.sym 124127 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 124128 $abc$40744$n4239_1
.sym 124131 $abc$40744$n4092
.sym 124132 VexRiscv._zz_152_[9]
.sym 124133 $abc$40744$n4235
.sym 124134 $abc$40744$n4234
.sym 124139 $abc$40744$n4083
.sym 124140 VexRiscv._zz_152_[6]
.sym 124141 $abc$40744$n4235
.sym 124142 $abc$40744$n4234
.sym 124143 VexRiscv._zz_290_[9]
.sym 124144 VexRiscv._zz_152_[9]
.sym 124145 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 124147 VexRiscv._zz_36_[1]
.sym 124151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 124152 VexRiscv._zz_152_[6]
.sym 124153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124159 $abc$40744$n4790_1
.sym 124160 $abc$40744$n6697_1
.sym 124161 $abc$40744$n6701
.sym 124162 $abc$40744$n3749
.sym 124163 VexRiscv._zz_152_[6]
.sym 124164 $abc$40744$n4083
.sym 124165 $abc$40744$n4236_1
.sym 124166 $abc$40744$n4274_1
.sym 124167 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 124171 VexRiscv._zz_152_[0]
.sym 124172 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 124173 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124175 VexRiscv._zz_49_[0]
.sym 124176 VexRiscv._zz_49_[1]
.sym 124179 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 124180 VexRiscv._zz_152_[4]
.sym 124181 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124183 $abc$40744$n4794_1
.sym 124184 $abc$40744$n4242_1
.sym 124185 $abc$40744$n4243
.sym 124186 $abc$40744$n3727_1
.sym 124187 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 124188 VexRiscv._zz_152_[2]
.sym 124189 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124191 $abc$40744$n4242_1
.sym 124192 $abc$40744$n4241
.sym 124193 $abc$40744$n4243
.sym 124195 $abc$40744$n4794_1
.sym 124196 $abc$40744$n6696_1
.sym 124197 $abc$40744$n4243
.sym 124198 $abc$40744$n3727_1
.sym 124200 VexRiscv._zz_313_
.sym 124201 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 124205 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 124206 $auto$alumacc.cc:474:replace_alu$4054.C[1]
.sym 124209 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 124210 $auto$alumacc.cc:474:replace_alu$4054.C[2]
.sym 124213 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 124214 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 124217 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 124218 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 124221 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 124222 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 124223 $abc$40744$n233
.sym 124224 $abc$40744$n4805
.sym 124227 $abc$40744$n233
.sym 124228 $abc$40744$n4799
.sym 124231 VexRiscv._zz_49_[0]
.sym 124232 VexRiscv._zz_49_[1]
.sym 124235 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 124239 $abc$40744$n4337
.sym 124240 VexRiscv._zz_171_[0]
.sym 124241 VexRiscv._zz_171_[1]
.sym 124242 VexRiscv._zz_152_[9]
.sym 124243 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 124244 VexRiscv.CsrPlugin_mepc[31]
.sym 124245 $abc$40744$n5004
.sym 124247 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 124251 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 124255 VexRiscv.CsrPlugin_mtval[9]
.sym 124256 $abc$40744$n4230_1
.sym 124257 $abc$40744$n4338_1
.sym 124263 VexRiscv._zz_79_[31]
.sym 124299 sys_rst
.sym 124300 $abc$40744$n6620
.sym 124301 user_btn2
.sym 124303 sys_rst
.sym 124304 $abc$40744$n6612
.sym 124305 user_btn2
.sym 124319 sys_rst
.sym 124320 $abc$40744$n6632
.sym 124321 user_btn2
.sym 124339 $PACKER_GND_NET
.sym 124343 VexRiscv._zz_41_[31]
.sym 124368 waittimer2_count[0]
.sym 124370 $PACKER_VCC_NET
.sym 124375 user_btn2
.sym 124376 $abc$40744$n6600
.sym 124391 waittimer2_count[0]
.sym 124392 waittimer2_count[1]
.sym 124393 waittimer2_count[2]
.sym 124394 $abc$40744$n186
.sym 124395 $abc$40744$n174
.sym 124399 waittimer2_count[1]
.sym 124400 user_btn2
.sym 124407 $abc$40744$n186
.sym 124411 waittimer2_count[0]
.sym 124412 eventmanager_status_w[2]
.sym 124413 sys_rst
.sym 124414 user_btn2
.sym 124424 waittimer2_count[0]
.sym 124428 waittimer2_count[1]
.sym 124429 $PACKER_VCC_NET
.sym 124432 waittimer2_count[2]
.sym 124433 $PACKER_VCC_NET
.sym 124434 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 124436 waittimer2_count[3]
.sym 124437 $PACKER_VCC_NET
.sym 124438 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 124440 waittimer2_count[4]
.sym 124441 $PACKER_VCC_NET
.sym 124442 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 124444 waittimer2_count[5]
.sym 124445 $PACKER_VCC_NET
.sym 124446 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 124448 waittimer2_count[6]
.sym 124449 $PACKER_VCC_NET
.sym 124450 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 124452 waittimer2_count[7]
.sym 124453 $PACKER_VCC_NET
.sym 124454 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 124456 waittimer2_count[8]
.sym 124457 $PACKER_VCC_NET
.sym 124458 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 124460 waittimer2_count[9]
.sym 124461 $PACKER_VCC_NET
.sym 124462 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 124464 waittimer2_count[10]
.sym 124465 $PACKER_VCC_NET
.sym 124466 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 124468 waittimer2_count[11]
.sym 124469 $PACKER_VCC_NET
.sym 124470 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 124472 waittimer2_count[12]
.sym 124473 $PACKER_VCC_NET
.sym 124474 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 124476 waittimer2_count[13]
.sym 124477 $PACKER_VCC_NET
.sym 124478 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 124480 waittimer2_count[14]
.sym 124481 $PACKER_VCC_NET
.sym 124482 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 124484 waittimer2_count[15]
.sym 124485 $PACKER_VCC_NET
.sym 124486 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 124488 waittimer2_count[16]
.sym 124489 $PACKER_VCC_NET
.sym 124490 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 124491 user_btn2
.sym 124492 $abc$40744$n6618
.sym 124495 waittimer2_count[3]
.sym 124496 waittimer2_count[4]
.sym 124497 waittimer2_count[5]
.sym 124498 waittimer2_count[8]
.sym 124499 user_btn2
.sym 124500 $abc$40744$n6606
.sym 124503 user_btn2
.sym 124504 $abc$40744$n6622
.sym 124507 $abc$40744$n3961
.sym 124508 $abc$40744$n3962
.sym 124509 $abc$40744$n3963
.sym 124511 user_btn2
.sym 124512 $abc$40744$n6608
.sym 124515 waittimer2_count[9]
.sym 124516 waittimer2_count[11]
.sym 124517 waittimer2_count[13]
