// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v15\digital_filter1.v
// Created: 2021-06-18 11:42:55
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: digital_filter1
// Source Path: CustArch_v15/cust_architecture/process_and_retrieve/digital_filter1
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module digital_filter1
          (clk,
           reset,
           enb,
           current_sample,
           Out1_0,
           Out1_1,
           Out1_2,
           Out1_3,
           Out1_4,
           Out1_5,
           Out1_6,
           Out1_7);


  input   clk;
  input   reset;
  input   enb;
  input   [8:0] current_sample;  // ufix9
  output  [8:0] Out1_0;  // ufix9
  output  [8:0] Out1_1;  // ufix9
  output  [8:0] Out1_2;  // ufix9
  output  [8:0] Out1_3;  // ufix9
  output  [8:0] Out1_4;  // ufix9
  output  [8:0] Out1_5;  // ufix9
  output  [8:0] Out1_6;  // ufix9
  output  [8:0] Out1_7;  // ufix9


  reg [8:0] Delay_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay_out1;  // ufix9
  reg [8:0] Delay1_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay1_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay1_out1;  // ufix9
  reg [8:0] Delay2_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay2_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay2_out1;  // ufix9
  reg [8:0] Delay3_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay3_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay3_out1;  // ufix9
  reg [8:0] Delay4_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay4_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay4_out1;  // ufix9
  reg [8:0] Delay5_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay5_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay5_out1;  // ufix9
  reg [8:0] Delay6_reg [0:1];  // ufix9 [2]
  wire [8:0] Delay6_reg_next [0:1];  // ufix9 [2]
  wire [8:0] Delay6_out1;  // ufix9


  always @(posedge clk or posedge reset)
    begin : Delay_process
      if (reset == 1'b1) begin
        Delay_reg[0] <= 9'b000000000;
        Delay_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay_reg[0] <= Delay_reg_next[0];
          Delay_reg[1] <= Delay_reg_next[1];
        end
      end
    end

  assign Delay_out1 = Delay_reg[1];
  assign Delay_reg_next[0] = current_sample;
  assign Delay_reg_next[1] = Delay_reg[0];



  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        Delay1_reg[0] <= 9'b000000000;
        Delay1_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay1_reg[0] <= Delay1_reg_next[0];
          Delay1_reg[1] <= Delay1_reg_next[1];
        end
      end
    end

  assign Delay1_out1 = Delay1_reg[1];
  assign Delay1_reg_next[0] = Delay_out1;
  assign Delay1_reg_next[1] = Delay1_reg[0];



  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_reg[0] <= 9'b000000000;
        Delay2_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay2_reg[0] <= Delay2_reg_next[0];
          Delay2_reg[1] <= Delay2_reg_next[1];
        end
      end
    end

  assign Delay2_out1 = Delay2_reg[1];
  assign Delay2_reg_next[0] = Delay1_out1;
  assign Delay2_reg_next[1] = Delay2_reg[0];



  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_reg[0] <= 9'b000000000;
        Delay3_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay3_reg[0] <= Delay3_reg_next[0];
          Delay3_reg[1] <= Delay3_reg_next[1];
        end
      end
    end

  assign Delay3_out1 = Delay3_reg[1];
  assign Delay3_reg_next[0] = Delay2_out1;
  assign Delay3_reg_next[1] = Delay3_reg[0];



  always @(posedge clk or posedge reset)
    begin : Delay4_process
      if (reset == 1'b1) begin
        Delay4_reg[0] <= 9'b000000000;
        Delay4_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay4_reg[0] <= Delay4_reg_next[0];
          Delay4_reg[1] <= Delay4_reg_next[1];
        end
      end
    end

  assign Delay4_out1 = Delay4_reg[1];
  assign Delay4_reg_next[0] = Delay3_out1;
  assign Delay4_reg_next[1] = Delay4_reg[0];



  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        Delay5_reg[0] <= 9'b000000000;
        Delay5_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay5_reg[0] <= Delay5_reg_next[0];
          Delay5_reg[1] <= Delay5_reg_next[1];
        end
      end
    end

  assign Delay5_out1 = Delay5_reg[1];
  assign Delay5_reg_next[0] = Delay4_out1;
  assign Delay5_reg_next[1] = Delay5_reg[0];



  always @(posedge clk or posedge reset)
    begin : Delay6_process
      if (reset == 1'b1) begin
        Delay6_reg[0] <= 9'b000000000;
        Delay6_reg[1] <= 9'b000000000;
      end
      else begin
        if (enb) begin
          Delay6_reg[0] <= Delay6_reg_next[0];
          Delay6_reg[1] <= Delay6_reg_next[1];
        end
      end
    end

  assign Delay6_out1 = Delay6_reg[1];
  assign Delay6_reg_next[0] = Delay5_out1;
  assign Delay6_reg_next[1] = Delay6_reg[0];



  assign Out1_0 = Delay6_out1;

  assign Out1_1 = Delay5_out1;

  assign Out1_2 = Delay4_out1;

  assign Out1_3 = Delay3_out1;

  assign Out1_4 = Delay2_out1;

  assign Out1_5 = Delay1_out1;

  assign Out1_6 = Delay_out1;

  assign Out1_7 = current_sample;

endmodule  // digital_filter1

