static bool rt5660_volatile_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5660_ranges); i++)\r\nif ((reg >= rt5660_ranges[i].window_start &&\r\nreg <= rt5660_ranges[i].window_start +\r\nrt5660_ranges[i].window_len) ||\r\n(reg >= rt5660_ranges[i].range_min &&\r\nreg <= rt5660_ranges[i].range_max))\r\nreturn true;\r\nswitch (reg) {\r\ncase RT5660_RESET:\r\ncase RT5660_PRIV_DATA:\r\ncase RT5660_EQ_CTRL1:\r\ncase RT5660_IRQ_CTRL2:\r\ncase RT5660_INT_IRQ_ST:\r\ncase RT5660_VENDOR_ID:\r\ncase RT5660_VENDOR_ID1:\r\ncase RT5660_VENDOR_ID2:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool rt5660_readable_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5660_ranges); i++)\r\nif ((reg >= rt5660_ranges[i].window_start &&\r\nreg <= rt5660_ranges[i].window_start +\r\nrt5660_ranges[i].window_len) ||\r\n(reg >= rt5660_ranges[i].range_min &&\r\nreg <= rt5660_ranges[i].range_max))\r\nreturn true;\r\nswitch (reg) {\r\ncase RT5660_RESET:\r\ncase RT5660_SPK_VOL:\r\ncase RT5660_LOUT_VOL:\r\ncase RT5660_IN1_IN2:\r\ncase RT5660_IN3_IN4:\r\ncase RT5660_DAC1_DIG_VOL:\r\ncase RT5660_STO1_ADC_DIG_VOL:\r\ncase RT5660_ADC_BST_VOL1:\r\ncase RT5660_STO1_ADC_MIXER:\r\ncase RT5660_AD_DA_MIXER:\r\ncase RT5660_STO_DAC_MIXER:\r\ncase RT5660_DIG_INF1_DATA:\r\ncase RT5660_REC_L1_MIXER:\r\ncase RT5660_REC_L2_MIXER:\r\ncase RT5660_REC_R1_MIXER:\r\ncase RT5660_REC_R2_MIXER:\r\ncase RT5660_LOUT_MIXER:\r\ncase RT5660_SPK_MIXER:\r\ncase RT5660_SPO_MIXER:\r\ncase RT5660_SPO_CLSD_RATIO:\r\ncase RT5660_OUT_L_GAIN1:\r\ncase RT5660_OUT_L_GAIN2:\r\ncase RT5660_OUT_L1_MIXER:\r\ncase RT5660_OUT_R_GAIN1:\r\ncase RT5660_OUT_R_GAIN2:\r\ncase RT5660_OUT_R1_MIXER:\r\ncase RT5660_PWR_DIG1:\r\ncase RT5660_PWR_DIG2:\r\ncase RT5660_PWR_ANLG1:\r\ncase RT5660_PWR_ANLG2:\r\ncase RT5660_PWR_MIXER:\r\ncase RT5660_PWR_VOL:\r\ncase RT5660_PRIV_INDEX:\r\ncase RT5660_PRIV_DATA:\r\ncase RT5660_I2S1_SDP:\r\ncase RT5660_ADDA_CLK1:\r\ncase RT5660_ADDA_CLK2:\r\ncase RT5660_DMIC_CTRL1:\r\ncase RT5660_GLB_CLK:\r\ncase RT5660_PLL_CTRL1:\r\ncase RT5660_PLL_CTRL2:\r\ncase RT5660_CLSD_AMP_OC_CTRL:\r\ncase RT5660_CLSD_AMP_CTRL:\r\ncase RT5660_LOUT_AMP_CTRL:\r\ncase RT5660_SPK_AMP_SPKVDD:\r\ncase RT5660_MICBIAS:\r\ncase RT5660_CLSD_OUT_CTRL1:\r\ncase RT5660_CLSD_OUT_CTRL2:\r\ncase RT5660_DIPOLE_MIC_CTRL1:\r\ncase RT5660_DIPOLE_MIC_CTRL2:\r\ncase RT5660_DIPOLE_MIC_CTRL3:\r\ncase RT5660_DIPOLE_MIC_CTRL4:\r\ncase RT5660_DIPOLE_MIC_CTRL5:\r\ncase RT5660_DIPOLE_MIC_CTRL6:\r\ncase RT5660_DIPOLE_MIC_CTRL7:\r\ncase RT5660_DIPOLE_MIC_CTRL8:\r\ncase RT5660_DIPOLE_MIC_CTRL9:\r\ncase RT5660_DIPOLE_MIC_CTRL10:\r\ncase RT5660_DIPOLE_MIC_CTRL11:\r\ncase RT5660_DIPOLE_MIC_CTRL12:\r\ncase RT5660_EQ_CTRL1:\r\ncase RT5660_EQ_CTRL2:\r\ncase RT5660_DRC_AGC_CTRL1:\r\ncase RT5660_DRC_AGC_CTRL2:\r\ncase RT5660_DRC_AGC_CTRL3:\r\ncase RT5660_DRC_AGC_CTRL4:\r\ncase RT5660_DRC_AGC_CTRL5:\r\ncase RT5660_JD_CTRL:\r\ncase RT5660_IRQ_CTRL1:\r\ncase RT5660_IRQ_CTRL2:\r\ncase RT5660_INT_IRQ_ST:\r\ncase RT5660_GPIO_CTRL1:\r\ncase RT5660_GPIO_CTRL2:\r\ncase RT5660_WIND_FILTER_CTRL1:\r\ncase RT5660_SV_ZCD1:\r\ncase RT5660_SV_ZCD2:\r\ncase RT5660_DRC1_LM_CTRL1:\r\ncase RT5660_DRC1_LM_CTRL2:\r\ncase RT5660_DRC2_LM_CTRL1:\r\ncase RT5660_DRC2_LM_CTRL2:\r\ncase RT5660_MULTI_DRC_CTRL:\r\ncase RT5660_DRC2_CTRL1:\r\ncase RT5660_DRC2_CTRL2:\r\ncase RT5660_DRC2_CTRL3:\r\ncase RT5660_DRC2_CTRL4:\r\ncase RT5660_DRC2_CTRL5:\r\ncase RT5660_ALC_PGA_CTRL1:\r\ncase RT5660_ALC_PGA_CTRL2:\r\ncase RT5660_ALC_PGA_CTRL3:\r\ncase RT5660_ALC_PGA_CTRL4:\r\ncase RT5660_ALC_PGA_CTRL5:\r\ncase RT5660_ALC_PGA_CTRL6:\r\ncase RT5660_ALC_PGA_CTRL7:\r\ncase RT5660_GEN_CTRL1:\r\ncase RT5660_GEN_CTRL2:\r\ncase RT5660_GEN_CTRL3:\r\ncase RT5660_VENDOR_ID:\r\ncase RT5660_VENDOR_ID1:\r\ncase RT5660_VENDOR_ID2:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic int rt5660_set_dmic_clk(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nint idx, rate;\r\nrate = rt5660->sysclk / rl6231_get_pre_div(rt5660->regmap,\r\nRT5660_ADDA_CLK1, RT5660_I2S_PD1_SFT);\r\nidx = rl6231_calc_dmic_clk(rate);\r\nif (idx < 0)\r\ndev_err(codec->dev, "Failed to set DMIC clock\n");\r\nelse\r\nsnd_soc_update_bits(codec, RT5660_DMIC_CTRL1,\r\nRT5660_DMIC_CLK_MASK, idx << RT5660_DMIC_CLK_SFT);\r\nreturn idx;\r\n}\r\nstatic int rt5660_is_sys_clk_from_pll(struct snd_soc_dapm_widget *source,\r\nstruct snd_soc_dapm_widget *sink)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(source->dapm);\r\nunsigned int val;\r\nval = snd_soc_read(codec, RT5660_GLB_CLK);\r\nval &= RT5660_SCLK_SRC_MASK;\r\nif (val == RT5660_SCLK_SRC_PLL1)\r\nreturn 1;\r\nelse\r\nreturn 0;\r\n}\r\nstatic int rt5660_lout_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5660_LOUT_AMP_CTRL,\r\nRT5660_LOUT_CO_MASK | RT5660_LOUT_CB_MASK,\r\nRT5660_LOUT_CO_EN | RT5660_LOUT_CB_PU);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5660_LOUT_AMP_CTRL,\r\nRT5660_LOUT_CO_MASK | RT5660_LOUT_CB_MASK,\r\nRT5660_LOUT_CO_DIS | RT5660_LOUT_CB_PD);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5660_hw_params(struct snd_pcm_substream *substream,\r\nstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int val_len = 0, val_clk, mask_clk;\r\nint pre_div, bclk_ms, frame_size;\r\nrt5660->lrck[dai->id] = params_rate(params);\r\npre_div = rl6231_get_clk_info(rt5660->sysclk, rt5660->lrck[dai->id]);\r\nif (pre_div < 0) {\r\ndev_err(codec->dev, "Unsupported clock setting %d for DAI %d\n",\r\nrt5660->lrck[dai->id], dai->id);\r\nreturn -EINVAL;\r\n}\r\nframe_size = snd_soc_params_to_frame_size(params);\r\nif (frame_size < 0) {\r\ndev_err(codec->dev, "Unsupported frame size: %d\n", frame_size);\r\nreturn frame_size;\r\n}\r\nif (frame_size > 32)\r\nbclk_ms = 1;\r\nelse\r\nbclk_ms = 0;\r\nrt5660->bclk[dai->id] = rt5660->lrck[dai->id] * (32 << bclk_ms);\r\ndev_dbg(dai->dev, "bclk is %dHz and lrck is %dHz\n",\r\nrt5660->bclk[dai->id], rt5660->lrck[dai->id]);\r\ndev_dbg(dai->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",\r\nbclk_ms, pre_div, dai->id);\r\nswitch (params_width(params)) {\r\ncase 16:\r\nbreak;\r\ncase 20:\r\nval_len |= RT5660_I2S_DL_20;\r\nbreak;\r\ncase 24:\r\nval_len |= RT5660_I2S_DL_24;\r\nbreak;\r\ncase 8:\r\nval_len |= RT5660_I2S_DL_8;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (dai->id) {\r\ncase RT5660_AIF1:\r\nmask_clk = RT5660_I2S_BCLK_MS1_MASK | RT5660_I2S_PD1_MASK;\r\nval_clk = bclk_ms << RT5660_I2S_BCLK_MS1_SFT |\r\npre_div << RT5660_I2S_PD1_SFT;\r\nsnd_soc_update_bits(codec, RT5660_I2S1_SDP, RT5660_I2S_DL_MASK,\r\nval_len);\r\nsnd_soc_update_bits(codec, RT5660_ADDA_CLK1, mask_clk, val_clk);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Invalid dai->id: %d\n", dai->id);\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5660_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\r\ncase SND_SOC_DAIFMT_CBM_CFM:\r\nrt5660->master[dai->id] = 1;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBS_CFS:\r\nreg_val |= RT5660_I2S_MS_S;\r\nrt5660->master[dai->id] = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\r\ncase SND_SOC_DAIFMT_NB_NF:\r\nbreak;\r\ncase SND_SOC_DAIFMT_IB_NF:\r\nreg_val |= RT5660_I2S_BP_INV;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nreg_val |= RT5660_I2S_DF_LEFT;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_A:\r\nreg_val |= RT5660_I2S_DF_PCM_A;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_B:\r\nreg_val |= RT5660_I2S_DF_PCM_B;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (dai->id) {\r\ncase RT5660_AIF1:\r\nsnd_soc_update_bits(codec, RT5660_I2S1_SDP,\r\nRT5660_I2S_MS_MASK | RT5660_I2S_BP_MASK |\r\nRT5660_I2S_DF_MASK, reg_val);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Invalid dai->id: %d\n", dai->id);\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5660_set_dai_sysclk(struct snd_soc_dai *dai,\r\nint clk_id, unsigned int freq, int dir)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nif (freq == rt5660->sysclk && clk_id == rt5660->sysclk_src)\r\nreturn 0;\r\nswitch (clk_id) {\r\ncase RT5660_SCLK_S_MCLK:\r\nreg_val |= RT5660_SCLK_SRC_MCLK;\r\nbreak;\r\ncase RT5660_SCLK_S_PLL1:\r\nreg_val |= RT5660_SCLK_SRC_PLL1;\r\nbreak;\r\ncase RT5660_SCLK_S_RCCLK:\r\nreg_val |= RT5660_SCLK_SRC_RCCLK;\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Invalid clock id (%d)\n", clk_id);\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, RT5660_GLB_CLK, RT5660_SCLK_SRC_MASK,\r\nreg_val);\r\nrt5660->sysclk = freq;\r\nrt5660->sysclk_src = clk_id;\r\ndev_dbg(dai->dev, "Sysclk is %dHz and clock id is %d\n", freq, clk_id);\r\nreturn 0;\r\n}\r\nstatic int rt5660_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\r\nunsigned int freq_in, unsigned int freq_out)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nstruct rl6231_pll_code pll_code;\r\nint ret;\r\nif (source == rt5660->pll_src && freq_in == rt5660->pll_in &&\r\nfreq_out == rt5660->pll_out)\r\nreturn 0;\r\nif (!freq_in || !freq_out) {\r\ndev_dbg(codec->dev, "PLL disabled\n");\r\nrt5660->pll_in = 0;\r\nrt5660->pll_out = 0;\r\nsnd_soc_update_bits(codec, RT5660_GLB_CLK,\r\nRT5660_SCLK_SRC_MASK, RT5660_SCLK_SRC_MCLK);\r\nreturn 0;\r\n}\r\nswitch (source) {\r\ncase RT5660_PLL1_S_MCLK:\r\nsnd_soc_update_bits(codec, RT5660_GLB_CLK,\r\nRT5660_PLL1_SRC_MASK, RT5660_PLL1_SRC_MCLK);\r\nbreak;\r\ncase RT5660_PLL1_S_BCLK:\r\nsnd_soc_update_bits(codec, RT5660_GLB_CLK,\r\nRT5660_PLL1_SRC_MASK, RT5660_PLL1_SRC_BCLK1);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Unknown PLL source %d\n", source);\r\nreturn -EINVAL;\r\n}\r\nret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\r\nif (ret < 0) {\r\ndev_err(codec->dev, "Unsupport input clock %d\n", freq_in);\r\nreturn ret;\r\n}\r\ndev_dbg(codec->dev, "bypass=%d m=%d n=%d k=%d\n",\r\npll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\r\npll_code.n_code, pll_code.k_code);\r\nsnd_soc_write(codec, RT5660_PLL_CTRL1,\r\npll_code.n_code << RT5660_PLL_N_SFT | pll_code.k_code);\r\nsnd_soc_write(codec, RT5660_PLL_CTRL2,\r\n(pll_code.m_bp ? 0 : pll_code.m_code) << RT5660_PLL_M_SFT |\r\npll_code.m_bp << RT5660_PLL_M_BP_SFT);\r\nrt5660->pll_in = freq_in;\r\nrt5660->pll_out = freq_out;\r\nrt5660->pll_src = source;\r\nreturn 0;\r\n}\r\nstatic int rt5660_set_bias_level(struct snd_soc_codec *codec,\r\nenum snd_soc_bias_level level)\r\n{\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nint ret;\r\nswitch (level) {\r\ncase SND_SOC_BIAS_ON:\r\nbreak;\r\ncase SND_SOC_BIAS_PREPARE:\r\nsnd_soc_update_bits(codec, RT5660_GEN_CTRL1,\r\nRT5660_DIG_GATE_CTRL, RT5660_DIG_GATE_CTRL);\r\nif (IS_ERR(rt5660->mclk))\r\nbreak;\r\nif (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_ON) {\r\nclk_disable_unprepare(rt5660->mclk);\r\n} else {\r\nret = clk_prepare_enable(rt5660->mclk);\r\nif (ret)\r\nreturn ret;\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_STANDBY:\r\nif (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) {\r\nsnd_soc_update_bits(codec, RT5660_PWR_ANLG1,\r\nRT5660_PWR_VREF1 | RT5660_PWR_MB |\r\nRT5660_PWR_BG | RT5660_PWR_VREF2,\r\nRT5660_PWR_VREF1 | RT5660_PWR_MB |\r\nRT5660_PWR_BG | RT5660_PWR_VREF2);\r\nusleep_range(10000, 15000);\r\nsnd_soc_update_bits(codec, RT5660_PWR_ANLG1,\r\nRT5660_PWR_FV1 | RT5660_PWR_FV2,\r\nRT5660_PWR_FV1 | RT5660_PWR_FV2);\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_OFF:\r\nsnd_soc_update_bits(codec, RT5660_GEN_CTRL1,\r\nRT5660_DIG_GATE_CTRL, 0);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5660_probe(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nrt5660->codec = codec;\r\nreturn 0;\r\n}\r\nstatic int rt5660_remove(struct snd_soc_codec *codec)\r\n{\r\nreturn snd_soc_write(codec, RT5660_RESET, 0);\r\n}\r\nstatic int rt5660_suspend(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nregcache_cache_only(rt5660->regmap, true);\r\nregcache_mark_dirty(rt5660->regmap);\r\nreturn 0;\r\n}\r\nstatic int rt5660_resume(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5660_priv *rt5660 = snd_soc_codec_get_drvdata(codec);\r\nif (rt5660->pdata.poweroff_codec_in_suspend)\r\nmsleep(350);\r\nregcache_cache_only(rt5660->regmap, false);\r\nregcache_sync(rt5660->regmap);\r\nreturn 0;\r\n}\r\nstatic int rt5660_parse_dt(struct rt5660_priv *rt5660, struct device *dev)\r\n{\r\nrt5660->pdata.in1_diff = device_property_read_bool(dev,\r\n"realtek,in1-differential");\r\nrt5660->pdata.in3_diff = device_property_read_bool(dev,\r\n"realtek,in3-differential");\r\nrt5660->pdata.poweroff_codec_in_suspend = device_property_read_bool(dev,\r\n"realtek,poweroff-in-suspend");\r\ndevice_property_read_u32(dev, "realtek,dmic1-data-pin",\r\n&rt5660->pdata.dmic1_data_pin);\r\nreturn 0;\r\n}\r\nstatic int rt5660_i2c_probe(struct i2c_client *i2c,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct rt5660_platform_data *pdata = dev_get_platdata(&i2c->dev);\r\nstruct rt5660_priv *rt5660;\r\nint ret;\r\nunsigned int val;\r\nrt5660 = devm_kzalloc(&i2c->dev, sizeof(struct rt5660_priv),\r\nGFP_KERNEL);\r\nif (rt5660 == NULL)\r\nreturn -ENOMEM;\r\nrt5660->mclk = devm_clk_get(&i2c->dev, "mclk");\r\nif (PTR_ERR(rt5660->mclk) == -EPROBE_DEFER)\r\nreturn -EPROBE_DEFER;\r\ni2c_set_clientdata(i2c, rt5660);\r\nif (pdata)\r\nrt5660->pdata = *pdata;\r\nelse if (i2c->dev.of_node)\r\nrt5660_parse_dt(rt5660, &i2c->dev);\r\nrt5660->regmap = devm_regmap_init_i2c(i2c, &rt5660_regmap);\r\nif (IS_ERR(rt5660->regmap)) {\r\nret = PTR_ERR(rt5660->regmap);\r\ndev_err(&i2c->dev, "Failed to allocate register map: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nregmap_read(rt5660->regmap, RT5660_VENDOR_ID2, &val);\r\nif (val != RT5660_DEVICE_ID) {\r\ndev_err(&i2c->dev,\r\n"Device with ID register %#x is not rt5660\n", val);\r\nreturn -ENODEV;\r\n}\r\nregmap_write(rt5660->regmap, RT5660_RESET, 0);\r\nret = regmap_register_patch(rt5660->regmap, rt5660_patch,\r\nARRAY_SIZE(rt5660_patch));\r\nif (ret != 0)\r\ndev_warn(&i2c->dev, "Failed to apply regmap patch: %d\n", ret);\r\nregmap_update_bits(rt5660->regmap, RT5660_GEN_CTRL1,\r\nRT5660_AUTO_DIS_AMP | RT5660_MCLK_DET | RT5660_POW_CLKDET,\r\nRT5660_AUTO_DIS_AMP | RT5660_MCLK_DET | RT5660_POW_CLKDET);\r\nif (rt5660->pdata.dmic1_data_pin) {\r\nregmap_update_bits(rt5660->regmap, RT5660_GPIO_CTRL1,\r\nRT5660_GP1_PIN_MASK, RT5660_GP1_PIN_DMIC1_SCL);\r\nif (rt5660->pdata.dmic1_data_pin == RT5660_DMIC1_DATA_GPIO2)\r\nregmap_update_bits(rt5660->regmap, RT5660_DMIC_CTRL1,\r\nRT5660_SEL_DMIC_DATA_MASK,\r\nRT5660_SEL_DMIC_DATA_GPIO2);\r\nelse if (rt5660->pdata.dmic1_data_pin == RT5660_DMIC1_DATA_IN1P)\r\nregmap_update_bits(rt5660->regmap, RT5660_DMIC_CTRL1,\r\nRT5660_SEL_DMIC_DATA_MASK,\r\nRT5660_SEL_DMIC_DATA_IN1P);\r\n}\r\nreturn snd_soc_register_codec(&i2c->dev, &soc_codec_dev_rt5660,\r\nrt5660_dai, ARRAY_SIZE(rt5660_dai));\r\n}\r\nstatic int rt5660_i2c_remove(struct i2c_client *i2c)\r\n{\r\nsnd_soc_unregister_codec(&i2c->dev);\r\nreturn 0;\r\n}
