INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/BranchComparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchComparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/Digital Logic Files/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/EXMERegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMERegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/FinalProject.srcs/sources_1/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/FinalProject.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/MEWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/Mux32Bit4To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/Mux64Bit4To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux64Bit4To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/Digital Logic Files/SevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/SignExtension8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/Digital Logic Files/TwoDigitDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoDigitDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE 369A Computer Fundamentals/FinalProject/Files for Labs 1-18/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
